#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002f844b2fbb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002f844b2d450 .scope module, "tb_alu_div_32" "tb_alu_div_32" 3 3;
 .timescale -9 -12;
v000002f844c5c380_0 .net "ALUFlags", 4 0, v000002f844c59180_0;  1 drivers
v000002f844c5d0a0_0 .var "a", 31 0;
v000002f844c5c7e0_0 .var "b", 31 0;
v000002f844c5bc00_0 .var "expected", 31 0;
v000002f844c5c740_0 .var "expectedFlags", 4 0;
v000002f844c5d140_0 .var "op", 1 0;
v000002f844c5c4c0_0 .net "y", 31 0, v000002f844c5d000_0;  1 drivers
S_000002f844b2c7b0 .scope module, "DUT" "alu" 3 14, 4 8 0, S_000002f844b2d450;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 5 "ALUFlags";
P_000002f844b33d80 .param/l "BS" 1 4 31, +C4<00000000000000000000000000011111>;
P_000002f844b33db8 .param/l "EBS" 1 4 30, +C4<00000000000000000000000000000111>;
P_000002f844b33df0 .param/l "EXP_BITS" 1 4 24, +C4<00000000000000000000000000001000>;
P_000002f844b33e28 .param/l "FRAC_BITS" 1 4 25, +C4<00000000000000000000000000010111>;
P_000002f844b33e60 .param/l "MBS" 1 4 29, +C4<00000000000000000000000000010110>;
P_000002f844b33e98 .param/l "SIGN_POS" 1 4 26, +C4<00000000000000000000000000011111>;
P_000002f844b33ed0 .param/l "system" 0 4 8, +C4<00000000000000000000000000100000>;
L_000002f844dc8e00 .functor NOT 1, L_000002f844d73480, C4<0>, C4<0>, C4<0>;
L_000002f844dcbb10 .functor AND 1, L_000002f844d5b920, L_000002f844d5be20, C4<1>, C4<1>;
L_000002f844dcb8e0 .functor AND 1, L_000002f844d5b9c0, L_000002f844d5ad40, C4<1>, C4<1>;
L_000002f844dcdb00 .functor OR 1, L_000002f844dcbaa0, L_000002f844dca990, C4<0>, C4<0>;
L_000002f844dcc830 .functor OR 1, L_000002f844dcbbf0, L_000002f844dcc050, C4<0>, C4<0>;
v000002f844c59180_0 .var "ALUFlags", 4 0;
v000002f844c597c0_0 .net *"_ivl_1", 0 0, L_000002f844d73480;  1 drivers
L_000002f844cc0e00 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000002f844c59860_0 .net/2u *"_ivl_12", 7 0, L_000002f844cc0e00;  1 drivers
v000002f844c5aee0_0 .net *"_ivl_14", 0 0, L_000002f844d5b920;  1 drivers
L_000002f844cc0e48 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844c59900_0 .net/2u *"_ivl_16", 22 0, L_000002f844cc0e48;  1 drivers
v000002f844c58f00_0 .net *"_ivl_18", 0 0, L_000002f844d5be20;  1 drivers
v000002f844c59fe0_0 .net *"_ivl_2", 0 0, L_000002f844dc8e00;  1 drivers
L_000002f844cc0e90 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002f844c592c0_0 .net/2u *"_ivl_22", 7 0, L_000002f844cc0e90;  1 drivers
v000002f844c58aa0_0 .net *"_ivl_24", 0 0, L_000002f844d5b9c0;  1 drivers
L_000002f844cc0ed8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844c59a40_0 .net/2u *"_ivl_26", 22 0, L_000002f844cc0ed8;  1 drivers
v000002f844c5a4e0_0 .net *"_ivl_28", 0 0, L_000002f844d5ad40;  1 drivers
v000002f844c59c20_0 .net *"_ivl_5", 30 0, L_000002f844d74560;  1 drivers
v000002f844c58d20_0 .net "a", 31 0, v000002f844c5d0a0_0;  1 drivers
v000002f844c59e00_0 .var "a_exp", 7 0;
v000002f844c59360_0 .var "a_frac", 22 0;
v000002f844c5a080_0 .var "a_is_zero", 0 0;
v000002f844c5a940_0 .net "add_y", 31 0, L_000002f844d62a40;  1 drivers
v000002f844c59540_0 .net "any_neg_inf", 0 0, L_000002f844dcc830;  1 drivers
v000002f844c5a760_0 .net "any_pos_inf", 0 0, L_000002f844dcdb00;  1 drivers
v000002f844c5a120_0 .net "b", 31 0, v000002f844c5c7e0_0;  1 drivers
v000002f844c595e0_0 .var "b_exp", 7 0;
v000002f844c58e60_0 .var "b_frac", 22 0;
v000002f844c58b40_0 .var "b_is_zero", 0 0;
v000002f844c59040_0 .net "div_y", 31 0, L_000002f844d571e0;  1 drivers
v000002f844c5ac60_0 .var "inx", 0 0;
v000002f844c5ab20_0 .net "is_inv_a", 0 0, L_000002f844dccfa0;  1 drivers
v000002f844c5a1c0_0 .net "is_inv_b", 0 0, L_000002f844dcc360;  1 drivers
v000002f844c58be0_0 .net "is_neg_inf_a", 0 0, L_000002f844dcbbf0;  1 drivers
v000002f844c5ada0_0 .net "is_neg_inf_b", 0 0, L_000002f844dcc050;  1 drivers
v000002f844c5a9e0_0 .net "is_pos_inf_a", 0 0, L_000002f844dcbaa0;  1 drivers
v000002f844c590e0_0 .net "is_pos_inf_b", 0 0, L_000002f844dca990;  1 drivers
v000002f844c59400_0 .net "is_special", 0 0, L_000002f844a8f1a0;  1 drivers
v000002f844c5a260_0 .net "iv_div", 0 0, L_000002f844dcba30;  1 drivers
v000002f844c58960_0 .net "iv_mul", 0 0, L_000002f844dca5a0;  1 drivers
v000002f844c59680_0 .var "iv_sel", 0 0;
v000002f844c59cc0_0 .net "ix_add", 0 0, L_000002f844d536d0;  1 drivers
v000002f844c58a00_0 .net "ix_div", 0 0, L_000002f844d5a340;  1 drivers
v000002f844c5a300_0 .net "ix_mul", 0 0, L_000002f844d75820;  1 drivers
v000002f844c5a620_0 .var "ix_sel", 0 0;
v000002f844c5a800_0 .net "ix_sub", 0 0, L_000002f844dc8af0;  1 drivers
v000002f844c58c80_0 .net "mul_y", 31 0, L_000002f844d75c80;  1 drivers
v000002f844c5a8a0_0 .net "op", 1 0, v000002f844c5d140_0;  1 drivers
v000002f844c594a0_0 .net "ov_add", 0 0, L_000002f844d63620;  1 drivers
v000002f844c5abc0_0 .net "ov_div", 0 0, L_000002f844d5a980;  1 drivers
v000002f844c5af80_0 .net "ov_mul", 0 0, L_000002f844d75b40;  1 drivers
v000002f844c5d6e0_0 .var "ov_raw", 0 0;
v000002f844c5c420_0 .net "ov_sub", 0 0, L_000002f844d74060;  1 drivers
v000002f844c5c1a0_0 .var "ovf", 0 0;
v000002f844c5c060_0 .var "r_exp", 7 0;
v000002f844c5bf20_0 .var "r_frac", 22 0;
v000002f844c5b5c0_0 .var "r_is_inf", 0 0;
v000002f844c5b200_0 .var "r_is_sub", 0 0;
v000002f844c5c6a0_0 .var "r_is_zero", 0 0;
v000002f844c5be80_0 .var "sign_res", 0 0;
v000002f844c5b160_0 .net "sp_exp", 7 0, L_000002f844d5b740;  1 drivers
v000002f844c5b660_0 .net "sp_frac", 22 0, L_000002f844d5a700;  1 drivers
v000002f844c5b840_0 .net "special_div_zero", 0 0, L_000002f844a8f280;  1 drivers
v000002f844c5bfc0_0 .net "special_invalid", 0 0, L_000002f844a8ecd0;  1 drivers
v000002f844c5cce0_0 .net "special_is_denorm", 0 0, L_000002f844dcb8e0;  1 drivers
v000002f844c5c560_0 .net "special_is_inf", 0 0, L_000002f844dcbb10;  1 drivers
v000002f844c5c9c0_0 .net "special_result", 31 0, v000002f844c59b80_0;  1 drivers
v000002f844c5c100_0 .net "sub_y", 31 0, L_000002f844d73b60;  1 drivers
v000002f844c5b700_0 .net "un_add", 0 0, L_000002f844d55b90;  1 drivers
v000002f844c5bd40_0 .net "un_div", 0 0, L_000002f844d5b880;  1 drivers
v000002f844c5c240_0 .net "un_mul", 0 0, L_000002f844d75320;  1 drivers
v000002f844c5cf60_0 .var "un_raw", 0 0;
v000002f844c5c2e0_0 .net "un_sub", 0 0, L_000002f844dc8d90;  1 drivers
v000002f844c5d460_0 .var "unf", 0 0;
v000002f844c5d000_0 .var "y", 31 0;
v000002f844c5bde0_0 .var "y_pre", 31 0;
v000002f844c5b480_0 .var "y_sel", 31 0;
E_000002f844a3f770/0 .event anyedge, v000002f844bdee50_0, v000002f844bdd5f0_0, v000002f844c59e00_0, v000002f844c59360_0;
E_000002f844a3f770/1 .event anyedge, v000002f844c595e0_0, v000002f844c58e60_0, v000002f844c59ae0_0, v000002f844c59f40_0;
E_000002f844a3f770/2 .event anyedge, v000002f844c5ae40_0, v000002f844c59d60_0, v000002f844c55e40_0, v000002f844c54b80_0;
E_000002f844a3f770/3 .event anyedge, v000002f844c5c560_0, v000002f844c59540_0, v000002f844c5a760_0, v000002f844c5cce0_0;
E_000002f844a3f770/4 .event anyedge, v000002f844c59ea0_0, v000002f844bdcd30_0, v000002f844be0430_0, v000002f844be0cf0_0;
E_000002f844a3f770/5 .event anyedge, v000002f844be3c70_0, v000002f844c4fcc0_0, v000002f844c521a0_0, v000002f844c52920_0;
E_000002f844a3f770/6 .event anyedge, v000002f844c52b00_0, v000002f844bed3b0_0, v000002f844bf0470_0, v000002f844be7c30_0;
E_000002f844a3f770/7 .event anyedge, v000002f844bee710_0, v000002f844bee7b0_0, v000002f844be4530_0, v000002f844be8450_0;
E_000002f844a3f770/8 .event anyedge, v000002f844be5930_0, v000002f844be7b90_0, v000002f844be7690_0, v000002f844c5b480_0;
E_000002f844a3f770/9 .event anyedge, v000002f844c5d6e0_0, v000002f844c5be80_0, v000002f844c5bde0_0, v000002f844c5c060_0;
E_000002f844a3f770/10 .event anyedge, v000002f844c5bf20_0, v000002f844c5b5c0_0, v000002f844c5b200_0, v000002f844c5cf60_0;
E_000002f844a3f770/11 .event anyedge, v000002f844c5c6a0_0, v000002f844c5a080_0, v000002f844c58b40_0, v000002f844c5a620_0;
E_000002f844a3f770/12 .event anyedge, v000002f844c5c1a0_0, v000002f844c5d460_0, v000002f844c59680_0, v000002f844c5ac60_0;
E_000002f844a3f770 .event/or E_000002f844a3f770/0, E_000002f844a3f770/1, E_000002f844a3f770/2, E_000002f844a3f770/3, E_000002f844a3f770/4, E_000002f844a3f770/5, E_000002f844a3f770/6, E_000002f844a3f770/7, E_000002f844a3f770/8, E_000002f844a3f770/9, E_000002f844a3f770/10, E_000002f844a3f770/11, E_000002f844a3f770/12;
L_000002f844d73480 .part v000002f844c5c7e0_0, 31, 1;
L_000002f844d74560 .part v000002f844c5c7e0_0, 0, 31;
L_000002f844d74380 .concat [ 31 1 0 0], L_000002f844d74560, L_000002f844dc8e00;
L_000002f844d5b740 .part v000002f844c59b80_0, 23, 8;
L_000002f844d5a700 .part v000002f844c59b80_0, 0, 23;
L_000002f844d5b920 .cmp/eq 8, L_000002f844d5b740, L_000002f844cc0e00;
L_000002f844d5be20 .cmp/eq 23, L_000002f844d5a700, L_000002f844cc0e48;
L_000002f844d5b9c0 .cmp/eq 8, L_000002f844d5b740, L_000002f844cc0e90;
L_000002f844d5ad40 .cmp/ne 23, L_000002f844d5a700, L_000002f844cc0ed8;
S_000002f844b2ee50 .scope module, "U_ADD" "Suma16Bits" 4 55, 5 219 0, S_000002f844b2c7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_000002f844b33f10 .param/l "BS" 0 5 219, +C4<00000000000000000000000000011111>;
P_000002f844b33f48 .param/l "EBS" 0 5 219, +C4<00000000000000000000000000000111>;
P_000002f844b33f80 .param/l "MBS" 0 5 219, +C4<00000000000000000000000000010110>;
L_000002f844d16d60 .functor OR 1, L_000002f844c5e0e0, L_000002f844c600c0, C4<0>, C4<0>;
L_000002f844d16740 .functor OR 1, L_000002f844c60de0, L_000002f844c60660, C4<0>, C4<0>;
L_000002f844d16580 .functor XOR 1, L_000002f844c5f760, L_000002f844c5f8a0, C4<0>, C4<0>;
L_000002f844d16820 .functor AND 1, L_000002f844d16580, L_000002f844c60980, C4<1>, C4<1>;
L_000002f844d16c10 .functor AND 1, L_000002f844d16820, L_000002f844c60520, C4<1>, C4<1>;
L_000002f844d17070 .functor NOT 23, L_000002f844c5ba20, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000002f844d164a0 .functor AND 1, L_000002f844c614c0, L_000002f844c602a0, C4<1>, C4<1>;
L_000002f844d16f20 .functor NOT 23, L_000002f844c5bac0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000002f844d165f0 .functor AND 1, L_000002f844d164a0, L_000002f844c60ac0, C4<1>, C4<1>;
L_000002f844d17c40 .functor NOT 8, L_000002f844c5bb60, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002f844d163c0 .functor AND 1, L_000002f844d165f0, L_000002f844c611a0, C4<1>, C4<1>;
L_000002f844d17540 .functor NOT 8, L_000002f844c5e540, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002f844d167b0 .functor AND 1, L_000002f844d163c0, L_000002f844c60d40, C4<1>, C4<1>;
L_000002f844d17bd0 .functor OR 1, L_000002f844d16c10, L_000002f844d167b0, C4<0>, C4<0>;
L_000002f844d54fc0 .functor AND 1, L_000002f844d16580, L_000002f844d17bd0, C4<1>, C4<1>;
L_000002f844d53660 .functor BUFZ 8, L_000002f844d62400, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002f844d55030 .functor BUFZ 23, L_000002f844d62900, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000002f844d536d0 .functor BUFZ 1, L_000002f844d16740, C4<0>, C4<0>, C4<0>;
L_000002f844d55b90 .functor AND 1, L_000002f844d616e0, L_000002f844d536d0, C4<1>, C4<1>;
v000002f844bdcd30_0 .net "F", 31 0, L_000002f844d62a40;  alias, 1 drivers
v000002f844bdd5f0_0 .net "R", 31 0, v000002f844c5c7e0_0;  alias, 1 drivers
v000002f844bdee50_0 .net "S", 31 0, v000002f844c5d0a0_0;  alias, 1 drivers
v000002f844bdd690_0 .net *"_ivl_109", 0 0, L_000002f844d54fc0;  1 drivers
L_000002f844cbefe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844bde6d0_0 .net/2u *"_ivl_110", 0 0, L_000002f844cbefe8;  1 drivers
v000002f844bde950_0 .net *"_ivl_112", 0 0, L_000002f844d624a0;  1 drivers
v000002f844bdd190_0 .net *"_ivl_117", 7 0, L_000002f844d53660;  1 drivers
v000002f844bddc30_0 .net *"_ivl_122", 22 0, L_000002f844d55030;  1 drivers
L_000002f844cbf030 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000002f844bdde10_0 .net/2u *"_ivl_125", 7 0, L_000002f844cbf030;  1 drivers
L_000002f844cbf078 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002f844bdeef0_0 .net/2u *"_ivl_129", 7 0, L_000002f844cbf078;  1 drivers
v000002f844bde770_0 .net *"_ivl_131", 0 0, L_000002f844d616e0;  1 drivers
L_000002f844cbe970 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002f844bde810_0 .net/2u *"_ivl_16", 0 0, L_000002f844cbe970;  1 drivers
v000002f844bdef90_0 .net *"_ivl_18", 23 0, L_000002f844c61420;  1 drivers
L_000002f844cbe9b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002f844bdf030_0 .net/2u *"_ivl_22", 0 0, L_000002f844cbe9b8;  1 drivers
v000002f844bdc8d0_0 .net *"_ivl_24", 23 0, L_000002f844c60f20;  1 drivers
L_000002f844cbea00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844be09d0_0 .net/2u *"_ivl_28", 0 0, L_000002f844cbea00;  1 drivers
L_000002f844cbea48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844be1290_0 .net/2u *"_ivl_32", 0 0, L_000002f844cbea48;  1 drivers
v000002f844be0d90_0 .net *"_ivl_41", 22 0, L_000002f844c60ca0;  1 drivers
v000002f844bdff30_0 .net *"_ivl_45", 22 0, L_000002f844c60b60;  1 drivers
v000002f844be1510_0 .net *"_ivl_52", 0 0, L_000002f844c61ec0;  1 drivers
v000002f844bdf210_0 .net *"_ivl_54", 0 0, L_000002f844c61100;  1 drivers
v000002f844be0ed0_0 .net *"_ivl_56", 0 0, L_000002f844c60700;  1 drivers
v000002f844be0e30_0 .net *"_ivl_58", 0 0, L_000002f844c612e0;  1 drivers
v000002f844bdf8f0_0 .net *"_ivl_60", 0 0, L_000002f844c61ba0;  1 drivers
v000002f844be0b10_0 .net *"_ivl_62", 0 0, L_000002f844c61d80;  1 drivers
v000002f844bdfb70_0 .net *"_ivl_66", 0 0, L_000002f844c60980;  1 drivers
v000002f844be07f0_0 .net *"_ivl_69", 0 0, L_000002f844d16820;  1 drivers
v000002f844bdfc10_0 .net *"_ivl_70", 0 0, L_000002f844c60520;  1 drivers
v000002f844bdfcb0_0 .net *"_ivl_73", 0 0, L_000002f844d16c10;  1 drivers
v000002f844bdffd0_0 .net *"_ivl_75", 0 0, L_000002f844c614c0;  1 drivers
v000002f844bdf3f0_0 .net *"_ivl_76", 22 0, L_000002f844d17070;  1 drivers
v000002f844be10b0_0 .net *"_ivl_79", 0 0, L_000002f844c602a0;  1 drivers
v000002f844bdf350_0 .net *"_ivl_81", 0 0, L_000002f844d164a0;  1 drivers
v000002f844be02f0_0 .net *"_ivl_82", 22 0, L_000002f844d16f20;  1 drivers
v000002f844be11f0_0 .net *"_ivl_85", 0 0, L_000002f844c60ac0;  1 drivers
v000002f844bdf990_0 .net *"_ivl_87", 0 0, L_000002f844d165f0;  1 drivers
v000002f844bdf170_0 .net *"_ivl_88", 7 0, L_000002f844d17c40;  1 drivers
v000002f844be13d0_0 .net *"_ivl_91", 0 0, L_000002f844c611a0;  1 drivers
v000002f844bdfa30_0 .net *"_ivl_93", 0 0, L_000002f844d163c0;  1 drivers
v000002f844be0f70_0 .net *"_ivl_94", 7 0, L_000002f844d17540;  1 drivers
v000002f844bdfad0_0 .net *"_ivl_97", 0 0, L_000002f844c60d40;  1 drivers
v000002f844be0a70_0 .net *"_ivl_99", 0 0, L_000002f844d167b0;  1 drivers
v000002f844bdf2b0_0 .net "boolean1", 0 0, L_000002f844c5fa80;  1 drivers
v000002f844bdf850_0 .net "boolean2", 0 0, L_000002f844d16580;  1 drivers
v000002f844bdfd50_0 .net "diff_exp1", 7 0, L_000002f844c5e400;  1 drivers
v000002f844be1330_0 .net "diff_exp2", 7 0, L_000002f844c5ddc0;  1 drivers
v000002f844bdfdf0_0 .net "e1", 7 0, L_000002f844c5bb60;  1 drivers
v000002f844bdf490_0 .net "e2", 7 0, L_000002f844c5e540;  1 drivers
v000002f844be0390_0 .net "exp_aux", 7 0, L_000002f844c61060;  1 drivers
v000002f844bdfe90_0 .net "exp_sum_add", 7 0, L_000002f844d48b50;  1 drivers
v000002f844be0070_0 .net "exp_sum_sub", 7 0, L_000002f844d54ee0;  1 drivers
v000002f844be0110_0 .net "final_exp", 7 0, L_000002f844d62400;  1 drivers
v000002f844bdf0d0_0 .net "g1", 0 0, L_000002f844c603e0;  1 drivers
v000002f844be01b0_0 .net "g1_shift", 0 0, L_000002f844c5de60;  1 drivers
v000002f844bdf7b0_0 .net "g2", 0 0, L_000002f844c61740;  1 drivers
v000002f844be0250_0 .net "g2_shift", 0 0, L_000002f844c60c00;  1 drivers
v000002f844be0430_0 .net "inexact", 0 0, L_000002f844d536d0;  alias, 1 drivers
v000002f844be04d0_0 .net "inexact_m1", 0 0, L_000002f844c60de0;  1 drivers
v000002f844be1150_0 .net "inexact_m2", 0 0, L_000002f844c60660;  1 drivers
v000002f844bdf530_0 .net "is_same_exp", 0 0, L_000002f844c5fb20;  1 drivers
v000002f844be0570_0 .net "is_zero_result", 0 0, L_000002f844d17bd0;  1 drivers
v000002f844be0750_0 .net "lost_align", 0 0, L_000002f844d16740;  1 drivers
v000002f844be06b0_0 .net "m1_10", 22 0, L_000002f844c61b00;  1 drivers
v000002f844bdf5d0_0 .net "m1_11", 23 0, L_000002f844c60e80;  1 drivers
v000002f844be1470_0 .net "m1_init", 22 0, L_000002f844c5ba20;  1 drivers
v000002f844be0610_0 .net "m1_shift", 23 0, L_000002f844c5dc80;  1 drivers
v000002f844be1650_0 .net "m2_10", 22 0, L_000002f844c61a60;  1 drivers
v000002f844bdf670_0 .net "m2_11", 23 0, L_000002f844c60fc0;  1 drivers
v000002f844be0890_0 .net "m2_init", 22 0, L_000002f844c5bac0;  1 drivers
v000002f844be0930_0 .net "m2_shift", 23 0, L_000002f844c60840;  1 drivers
v000002f844be0bb0_0 .net "op_sum", 22 0, L_000002f844d62900;  1 drivers
v000002f844be1830_0 .net "op_sum_add", 22 0, L_000002f844d48140;  1 drivers
v000002f844be0c50_0 .net "op_sum_sub", 22 0, L_000002f844d54f50;  1 drivers
v000002f844be0cf0_0 .net "overflow", 0 0, L_000002f844d63620;  alias, 1 drivers
v000002f844be1010_0 .net "s1", 0 0, L_000002f844c5f760;  1 drivers
v000002f844be15b0_0 .net "s2", 0 0, L_000002f844c5f8a0;  1 drivers
v000002f844be16f0_0 .net "sign", 0 0, L_000002f844c616a0;  1 drivers
v000002f844be1790_0 .net "sticky_for_round", 0 0, L_000002f844d16d60;  1 drivers
v000002f844bdf710_0 .net "sticky_m1", 0 0, L_000002f844c5e0e0;  1 drivers
v000002f844be2910_0 .net "sticky_m2", 0 0, L_000002f844c600c0;  1 drivers
v000002f844be3c70_0 .net "underflow", 0 0, L_000002f844d55b90;  alias, 1 drivers
L_000002f844c5ba20 .part v000002f844c5d0a0_0, 0, 23;
L_000002f844c5bac0 .part v000002f844c5c7e0_0, 0, 23;
L_000002f844c5bb60 .part v000002f844c5d0a0_0, 23, 8;
L_000002f844c5e540 .part v000002f844c5c7e0_0, 23, 8;
L_000002f844c5f760 .part v000002f844c5d0a0_0, 31, 1;
L_000002f844c5f8a0 .part v000002f844c5c7e0_0, 31, 1;
L_000002f844c5fa80 .cmp/gt 8, L_000002f844c5bb60, L_000002f844c5e540;
L_000002f844c5fb20 .cmp/eq 8, L_000002f844c5bb60, L_000002f844c5e540;
L_000002f844c61420 .concat [ 23 1 0 0], L_000002f844c5ba20, L_000002f844cbe970;
L_000002f844c60e80 .functor MUXZ 24, L_000002f844c5dc80, L_000002f844c61420, L_000002f844c5fa80, C4<>;
L_000002f844c60f20 .concat [ 23 1 0 0], L_000002f844c5bac0, L_000002f844cbe9b8;
L_000002f844c60fc0 .functor MUXZ 24, L_000002f844c60f20, L_000002f844c60840, L_000002f844c5fa80, C4<>;
L_000002f844c603e0 .functor MUXZ 1, L_000002f844c5de60, L_000002f844cbea00, L_000002f844c5fa80, C4<>;
L_000002f844c61740 .functor MUXZ 1, L_000002f844cbea48, L_000002f844c60c00, L_000002f844c5fa80, C4<>;
L_000002f844c60ca0 .part L_000002f844c5dc80, 0, 23;
L_000002f844c61b00 .functor MUXZ 23, L_000002f844c60ca0, L_000002f844c5ba20, L_000002f844c5fa80, C4<>;
L_000002f844c60b60 .part L_000002f844c60840, 0, 23;
L_000002f844c61a60 .functor MUXZ 23, L_000002f844c5bac0, L_000002f844c60b60, L_000002f844c5fa80, C4<>;
L_000002f844c61060 .functor MUXZ 8, L_000002f844c5e540, L_000002f844c5bb60, L_000002f844c5fa80, C4<>;
L_000002f844c61ec0 .cmp/gt 8, L_000002f844c5bb60, L_000002f844c5e540;
L_000002f844c61100 .cmp/gt 8, L_000002f844c5e540, L_000002f844c5bb60;
L_000002f844c60700 .cmp/ge 23, L_000002f844c5ba20, L_000002f844c5bac0;
L_000002f844c612e0 .functor MUXZ 1, L_000002f844c5f8a0, L_000002f844c5f760, L_000002f844c60700, C4<>;
L_000002f844c61ba0 .functor MUXZ 1, L_000002f844c612e0, L_000002f844c5f8a0, L_000002f844c61100, C4<>;
L_000002f844c61d80 .functor MUXZ 1, L_000002f844c61ba0, L_000002f844c5f760, L_000002f844c61ec0, C4<>;
L_000002f844c616a0 .functor MUXZ 1, L_000002f844c5f760, L_000002f844c61d80, L_000002f844d16580, C4<>;
L_000002f844c60980 .cmp/eq 23, L_000002f844c5ba20, L_000002f844c5bac0;
L_000002f844c60520 .cmp/eq 8, L_000002f844c5bb60, L_000002f844c5e540;
L_000002f844c614c0 .reduce/nor L_000002f844d16580;
L_000002f844c602a0 .reduce/and L_000002f844d17070;
L_000002f844c60ac0 .reduce/and L_000002f844d16f20;
L_000002f844c611a0 .reduce/and L_000002f844d17c40;
L_000002f844c60d40 .reduce/and L_000002f844d17540;
L_000002f844d62900 .functor MUXZ 23, L_000002f844d48140, L_000002f844d54f50, L_000002f844d16580, C4<>;
L_000002f844d62400 .functor MUXZ 8, L_000002f844d48b50, L_000002f844d54ee0, L_000002f844d16580, C4<>;
L_000002f844d624a0 .functor MUXZ 1, L_000002f844c616a0, L_000002f844cbefe8, L_000002f844d54fc0, C4<>;
L_000002f844d62a40 .concat8 [ 23 8 1 0], L_000002f844d55030, L_000002f844d53660, L_000002f844d624a0;
L_000002f844d63620 .cmp/eq 8, L_000002f844d62400, L_000002f844cbf030;
L_000002f844d616e0 .cmp/eq 8, L_000002f844d62400, L_000002f844cbf078;
S_000002f844b32090 .scope module, "mshift1" "right_shift_pf_sum" 5 249, 5 61 0, S_000002f844b2ee50;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000002f84480e540 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_000002f84480e578 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_000002f84480e5b0 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v000002f844acb840_0 .net "F", 23 0, L_000002f844c5dc80;  alias, 1 drivers
L_000002f844cbe850 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002f844accec0_0 .net/2u *"_ivl_0", 0 0, L_000002f844cbe850;  1 drivers
v000002f844acb980_0 .net *"_ivl_13", 21 0, L_000002f844c5e040;  1 drivers
v000002f844acc2e0_0 .net *"_ivl_17", 22 0, L_000002f844c5e360;  1 drivers
L_000002f844cbe898 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000002f844acad00_0 .net/2u *"_ivl_2", 9 0, L_000002f844cbe898;  1 drivers
v000002f844acba20_0 .net "full_value", 33 0, L_000002f844c5d960;  1 drivers
v000002f844acc420_0 .net "guard_bit", 0 0, L_000002f844c5de60;  alias, 1 drivers
v000002f844acae40_0 .net "inexact_flag", 0 0, L_000002f844c60de0;  alias, 1 drivers
v000002f844acbb60_0 .net "mantisa", 22 0, L_000002f844c5ba20;  alias, 1 drivers
v000002f844aca940_0 .net "shifted", 33 0, L_000002f844c5da00;  1 drivers
v000002f844acaee0_0 .net "shifts", 7 0, L_000002f844c5ddc0;  alias, 1 drivers
v000002f844acc6a0_0 .net "sticky_bits", 0 0, L_000002f844c5e0e0;  alias, 1 drivers
L_000002f844c5d960 .concat [ 10 23 1 0], L_000002f844cbe898, L_000002f844c5ba20, L_000002f844cbe850;
L_000002f844c5da00 .shift/r 34, L_000002f844c5d960, L_000002f844c5ddc0;
L_000002f844c5dc80 .part L_000002f844c5da00, 10, 24;
L_000002f844c5de60 .part L_000002f844c5da00, 22, 1;
L_000002f844c5e040 .part L_000002f844c5da00, 0, 22;
L_000002f844c5e0e0 .reduce/or L_000002f844c5e040;
L_000002f844c5e360 .part L_000002f844c5da00, 0, 23;
L_000002f844c60de0 .reduce/or L_000002f844c5e360;
S_000002f844b2e0b0 .scope module, "mshift2" "right_shift_pf_sum" 5 252, 5 61 0, S_000002f844b2ee50;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000002f844b314a0 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_000002f844b314d8 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_000002f844b31510 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v000002f844acbc00_0 .net "F", 23 0, L_000002f844c60840;  alias, 1 drivers
L_000002f844cbe8e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002f844acb020_0 .net/2u *"_ivl_0", 0 0, L_000002f844cbe8e0;  1 drivers
v000002f844acb0c0_0 .net *"_ivl_13", 21 0, L_000002f844c61ce0;  1 drivers
v000002f844acc600_0 .net *"_ivl_17", 22 0, L_000002f844c61380;  1 drivers
L_000002f844cbe928 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000002f844acc9c0_0 .net/2u *"_ivl_2", 9 0, L_000002f844cbe928;  1 drivers
v000002f844acbca0_0 .net "full_value", 33 0, L_000002f844c61f60;  1 drivers
v000002f844acc740_0 .net "guard_bit", 0 0, L_000002f844c60c00;  alias, 1 drivers
v000002f844acc7e0_0 .net "inexact_flag", 0 0, L_000002f844c60660;  alias, 1 drivers
v000002f844acc880_0 .net "mantisa", 22 0, L_000002f844c5bac0;  alias, 1 drivers
v000002f844acc920_0 .net "shifted", 33 0, L_000002f844c619c0;  1 drivers
v000002f844acce20_0 .net "shifts", 7 0, L_000002f844c5e400;  alias, 1 drivers
v000002f844acd5a0_0 .net "sticky_bits", 0 0, L_000002f844c600c0;  alias, 1 drivers
L_000002f844c61f60 .concat [ 10 23 1 0], L_000002f844cbe928, L_000002f844c5bac0, L_000002f844cbe8e0;
L_000002f844c619c0 .shift/r 34, L_000002f844c61f60, L_000002f844c5e400;
L_000002f844c60840 .part L_000002f844c619c0, 10, 24;
L_000002f844c60c00 .part L_000002f844c619c0, 22, 1;
L_000002f844c61ce0 .part L_000002f844c619c0, 0, 22;
L_000002f844c600c0 .reduce/or L_000002f844c61ce0;
L_000002f844c61380 .part L_000002f844c619c0, 0, 23;
L_000002f844c60660 .reduce/or L_000002f844c61380;
S_000002f844b1e180 .scope module, "rm" "RestaMantisa" 5 294, 5 130 0, S_000002f844b2ee50;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "S";
    .port_info 1 /INPUT 23 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
P_000002f844b2efe0 .param/l "BS" 0 5 130, +C4<00000000000000000000000000011111>;
P_000002f844b2f018 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000111>;
P_000002f844b2f050 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000010110>;
L_000002f844d53350 .functor AND 1, L_000002f844d60920, L_000002f844d60420, C4<1>, C4<1>;
L_000002f844d52a90 .functor AND 1, L_000002f844c5fb20, L_000002f844d5eda0, C4<1>, C4<1>;
L_000002f844d52b00 .functor OR 1, L_000002f844d53350, L_000002f844d52a90, C4<0>, C4<0>;
L_000002f844d52e80 .functor AND 1, L_000002f844d5fb60, L_000002f844d610a0, C4<1>, C4<1>;
L_000002f844d525c0 .functor OR 1, L_000002f844d52e80, L_000002f844c5fb20, C4<0>, C4<0>;
L_000002f844d52320 .functor AND 1, L_000002f844c5fa80, L_000002f844d5e940, C4<1>, C4<1>;
L_000002f844d522b0 .functor OR 1, L_000002f844d525c0, L_000002f844d52320, C4<0>, C4<0>;
L_000002f844d54ee0 .functor BUFZ 8, L_000002f844d63580, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002f844d54f50 .functor BUFZ 23, L_000002f844d627c0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
v000002f844ba9300_0 .net "Debe", 23 0, L_000002f844d5fd40;  1 drivers
v000002f844ba8a40_0 .net "Debe_e", 23 0, L_000002f844d5fa20;  1 drivers
v000002f844baae80_0 .net "ExpAux", 7 0, L_000002f844d61be0;  1 drivers
v000002f844ba8d60_0 .net "ExpFinal", 7 0, L_000002f844d63580;  1 drivers
v000002f844bacdc0_0 .net "ExpIn", 7 0, L_000002f844c61060;  alias, 1 drivers
v000002f844bac0a0_0 .net "ExpOut", 7 0, L_000002f844d54ee0;  alias, 1 drivers
v000002f844bac000_0 .net "ExpOutTemp", 7 0, L_000002f844d61c80;  1 drivers
v000002f844bab100_0 .net "F", 22 0, L_000002f844d54f50;  alias, 1 drivers
v000002f844babba0_0 .net "FFinal", 22 0, L_000002f844d627c0;  1 drivers
v000002f844babf60_0 .net "FTemp", 22 0, L_000002f844d625e0;  1 drivers
v000002f844babe20_0 .net "FToRound", 27 0, L_000002f844d622c0;  1 drivers
v000002f844baca00_0 .net "F_aux", 22 0, L_000002f844d60240;  1 drivers
v000002f844bac320_0 .net "F_aux_e", 22 0, L_000002f844d61000;  1 drivers
v000002f844bad220_0 .net "F_to_use", 22 0, L_000002f844d606a0;  1 drivers
v000002f844bad0e0_0 .net "R", 22 0, L_000002f844c61a60;  alias, 1 drivers
v000002f844bab560_0 .net "S", 22 0, L_000002f844c61b00;  alias, 1 drivers
L_000002f844cbed60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844bac640_0 .net/2u *"_ivl_327", 0 0, L_000002f844cbed60;  1 drivers
L_000002f844cbeda8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844baba60_0 .net/2u *"_ivl_332", 0 0, L_000002f844cbeda8;  1 drivers
v000002f844bab1a0_0 .net *"_ivl_339", 0 0, L_000002f844d60920;  1 drivers
v000002f844bad860_0 .net *"_ivl_341", 0 0, L_000002f844d60420;  1 drivers
v000002f844bac3c0_0 .net *"_ivl_343", 0 0, L_000002f844d53350;  1 drivers
v000002f844bab920_0 .net *"_ivl_345", 0 0, L_000002f844d5eda0;  1 drivers
v000002f844bac820_0 .net *"_ivl_347", 0 0, L_000002f844d52a90;  1 drivers
v000002f844babec0_0 .net *"_ivl_351", 0 0, L_000002f844d5fb60;  1 drivers
v000002f844bac140_0 .net *"_ivl_353", 0 0, L_000002f844d610a0;  1 drivers
v000002f844bad720_0 .net *"_ivl_355", 0 0, L_000002f844d52e80;  1 drivers
v000002f844bacbe0_0 .net *"_ivl_357", 0 0, L_000002f844d525c0;  1 drivers
v000002f844bac1e0_0 .net *"_ivl_359", 0 0, L_000002f844d5e940;  1 drivers
v000002f844bac780_0 .net *"_ivl_361", 0 0, L_000002f844d52320;  1 drivers
v000002f844bac5a0_0 .net *"_ivl_367", 0 0, L_000002f844d5f200;  1 drivers
v000002f844bab420_0 .net *"_ivl_372", 22 0, L_000002f844d63440;  1 drivers
L_000002f844cbee38 .functor BUFT 1, C4<00000000000000000000000000010111>, C4<0>, C4<0>, C4<0>;
v000002f844bad180_0 .net/2u *"_ivl_376", 31 0, L_000002f844cbee38;  1 drivers
v000002f844bac8c0_0 .net *"_ivl_378", 31 0, L_000002f844d61dc0;  1 drivers
L_000002f844cbee80 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844bab9c0_0 .net *"_ivl_381", 23 0, L_000002f844cbee80;  1 drivers
v000002f844bad2c0_0 .net *"_ivl_382", 31 0, L_000002f844d61b40;  1 drivers
v000002f844babd80_0 .net *"_ivl_387", 4 0, L_000002f844d62540;  1 drivers
v000002f844bab240_0 .net "cond_F_shift", 0 0, L_000002f844d522b0;  1 drivers
v000002f844bace60_0 .net "cond_idx", 0 0, L_000002f844d52b00;  1 drivers
v000002f844bac460_0 .net "idx", 7 0, L_000002f844d5ef80;  1 drivers
v000002f844bab2e0_0 .net "idx_e", 7 0, L_000002f844d602e0;  1 drivers
v000002f844bacc80_0 .net "idx_to_use", 7 0, L_000002f844d604c0;  1 drivers
v000002f844bacd20_0 .net "is_mayus_exp", 0 0, L_000002f844c5fa80;  alias, 1 drivers
v000002f844babb00_0 .net "is_same_exp", 0 0, L_000002f844c5fb20;  alias, 1 drivers
v000002f844babc40_0 .net "lost_bits", 22 0, L_000002f844d62ea0;  1 drivers
L_000002f844c46300 .part L_000002f844c61b00, 0, 1;
L_000002f844c44f00 .part L_000002f844c61a60, 0, 1;
L_000002f844c45400 .part L_000002f844d5fd40, 0, 1;
L_000002f844c448c0 .part L_000002f844c61a60, 0, 1;
L_000002f844c463a0 .part L_000002f844c61b00, 0, 1;
L_000002f844c45cc0 .part L_000002f844d5fa20, 0, 1;
L_000002f844c45900 .part L_000002f844c61b00, 1, 1;
L_000002f844c466c0 .part L_000002f844c61a60, 1, 1;
L_000002f844c45ea0 .part L_000002f844d5fd40, 1, 1;
L_000002f844c44aa0 .part L_000002f844c61a60, 1, 1;
L_000002f844c459a0 .part L_000002f844c61b00, 1, 1;
L_000002f844c469e0 .part L_000002f844d5fa20, 1, 1;
L_000002f844c46b20 .part L_000002f844c61b00, 2, 1;
L_000002f844c44be0 .part L_000002f844c61a60, 2, 1;
L_000002f844c45d60 .part L_000002f844d5fd40, 2, 1;
L_000002f844c44fa0 .part L_000002f844c61a60, 2, 1;
L_000002f844c46760 .part L_000002f844c61b00, 2, 1;
L_000002f844c46940 .part L_000002f844d5fa20, 2, 1;
L_000002f844c46bc0 .part L_000002f844c61b00, 3, 1;
L_000002f844c452c0 .part L_000002f844c61a60, 3, 1;
L_000002f844c46800 .part L_000002f844d5fd40, 3, 1;
L_000002f844c450e0 .part L_000002f844c61a60, 3, 1;
L_000002f844c46d00 .part L_000002f844c61b00, 3, 1;
L_000002f844c46da0 .part L_000002f844d5fa20, 3, 1;
L_000002f844c45220 .part L_000002f844c61b00, 4, 1;
L_000002f844c44960 .part L_000002f844c61a60, 4, 1;
L_000002f844c45a40 .part L_000002f844d5fd40, 4, 1;
L_000002f844c45b80 .part L_000002f844c61a60, 4, 1;
L_000002f844c44d20 .part L_000002f844c61b00, 4, 1;
L_000002f844c45040 .part L_000002f844d5fa20, 4, 1;
L_000002f844c44a00 .part L_000002f844c61b00, 5, 1;
L_000002f844c44b40 .part L_000002f844c61a60, 5, 1;
L_000002f844c44dc0 .part L_000002f844d5fd40, 5, 1;
L_000002f844c44e60 .part L_000002f844c61a60, 5, 1;
L_000002f844c45180 .part L_000002f844c61b00, 5, 1;
L_000002f844c45360 .part L_000002f844d5fa20, 5, 1;
L_000002f844c454a0 .part L_000002f844c61b00, 6, 1;
L_000002f844c45540 .part L_000002f844c61a60, 6, 1;
L_000002f844c49460 .part L_000002f844d5fd40, 6, 1;
L_000002f844c49320 .part L_000002f844c61a60, 6, 1;
L_000002f844c47f20 .part L_000002f844c61b00, 6, 1;
L_000002f844c49640 .part L_000002f844d5fa20, 6, 1;
L_000002f844c487e0 .part L_000002f844c61b00, 7, 1;
L_000002f844c47660 .part L_000002f844c61a60, 7, 1;
L_000002f844c48ce0 .part L_000002f844d5fd40, 7, 1;
L_000002f844c482e0 .part L_000002f844c61a60, 7, 1;
L_000002f844c48c40 .part L_000002f844c61b00, 7, 1;
L_000002f844c47a20 .part L_000002f844d5fa20, 7, 1;
L_000002f844c47700 .part L_000002f844c61b00, 8, 1;
L_000002f844c49500 .part L_000002f844c61a60, 8, 1;
L_000002f844c491e0 .part L_000002f844d5fd40, 8, 1;
L_000002f844c496e0 .part L_000002f844c61a60, 8, 1;
L_000002f844c48420 .part L_000002f844c61b00, 8, 1;
L_000002f844c481a0 .part L_000002f844d5fa20, 8, 1;
L_000002f844c47de0 .part L_000002f844c61b00, 9, 1;
L_000002f844c48d80 .part L_000002f844c61a60, 9, 1;
L_000002f844c486a0 .part L_000002f844d5fd40, 9, 1;
L_000002f844c48380 .part L_000002f844c61a60, 9, 1;
L_000002f844c49820 .part L_000002f844c61b00, 9, 1;
L_000002f844c47ac0 .part L_000002f844d5fa20, 9, 1;
L_000002f844c48740 .part L_000002f844c61b00, 10, 1;
L_000002f844c490a0 .part L_000002f844c61a60, 10, 1;
L_000002f844c472a0 .part L_000002f844d5fd40, 10, 1;
L_000002f844c495a0 .part L_000002f844c61a60, 10, 1;
L_000002f844c49280 .part L_000002f844c61b00, 10, 1;
L_000002f844c475c0 .part L_000002f844d5fa20, 10, 1;
L_000002f844c473e0 .part L_000002f844c61b00, 11, 1;
L_000002f844c48240 .part L_000002f844c61a60, 11, 1;
L_000002f844c47840 .part L_000002f844d5fd40, 11, 1;
L_000002f844c477a0 .part L_000002f844c61a60, 11, 1;
L_000002f844c47480 .part L_000002f844c61b00, 11, 1;
L_000002f844c48880 .part L_000002f844d5fa20, 11, 1;
L_000002f844c48e20 .part L_000002f844c61b00, 12, 1;
L_000002f844c48ec0 .part L_000002f844c61a60, 12, 1;
L_000002f844c493c0 .part L_000002f844d5fd40, 12, 1;
L_000002f844c48920 .part L_000002f844c61a60, 12, 1;
L_000002f844c484c0 .part L_000002f844c61b00, 12, 1;
L_000002f844c478e0 .part L_000002f844d5fa20, 12, 1;
L_000002f844c49140 .part L_000002f844c61b00, 13, 1;
L_000002f844c49780 .part L_000002f844c61a60, 13, 1;
L_000002f844c48f60 .part L_000002f844d5fd40, 13, 1;
L_000002f844c47fc0 .part L_000002f844c61a60, 13, 1;
L_000002f844c49000 .part L_000002f844c61b00, 13, 1;
L_000002f844c48560 .part L_000002f844d5fa20, 13, 1;
L_000002f844c47b60 .part L_000002f844c61b00, 14, 1;
L_000002f844c470c0 .part L_000002f844c61a60, 14, 1;
L_000002f844c48ba0 .part L_000002f844d5fd40, 14, 1;
L_000002f844c47160 .part L_000002f844c61a60, 14, 1;
L_000002f844c47200 .part L_000002f844c61b00, 14, 1;
L_000002f844c489c0 .part L_000002f844d5fa20, 14, 1;
L_000002f844c47980 .part L_000002f844c61b00, 15, 1;
L_000002f844c48a60 .part L_000002f844c61a60, 15, 1;
L_000002f844c48600 .part L_000002f844d5fd40, 15, 1;
L_000002f844c47c00 .part L_000002f844c61a60, 15, 1;
L_000002f844c47340 .part L_000002f844c61b00, 15, 1;
L_000002f844c48b00 .part L_000002f844d5fa20, 15, 1;
L_000002f844c47520 .part L_000002f844c61b00, 16, 1;
L_000002f844c47ca0 .part L_000002f844c61a60, 16, 1;
L_000002f844c47d40 .part L_000002f844d5fd40, 16, 1;
L_000002f844c47e80 .part L_000002f844c61a60, 16, 1;
L_000002f844c48060 .part L_000002f844c61b00, 16, 1;
L_000002f844c48100 .part L_000002f844d5fa20, 16, 1;
L_000002f844d60d80 .part L_000002f844c61b00, 17, 1;
L_000002f844d5fe80 .part L_000002f844c61a60, 17, 1;
L_000002f844d5fca0 .part L_000002f844d5fd40, 17, 1;
L_000002f844d60560 .part L_000002f844c61a60, 17, 1;
L_000002f844d5f520 .part L_000002f844c61b00, 17, 1;
L_000002f844d5f480 .part L_000002f844d5fa20, 17, 1;
L_000002f844d5eb20 .part L_000002f844c61b00, 18, 1;
L_000002f844d60ce0 .part L_000002f844c61a60, 18, 1;
L_000002f844d60a60 .part L_000002f844d5fd40, 18, 1;
L_000002f844d60060 .part L_000002f844c61a60, 18, 1;
L_000002f844d60ba0 .part L_000002f844c61b00, 18, 1;
L_000002f844d60ec0 .part L_000002f844d5fa20, 18, 1;
L_000002f844d5f840 .part L_000002f844c61b00, 19, 1;
L_000002f844d60100 .part L_000002f844c61a60, 19, 1;
L_000002f844d60e20 .part L_000002f844d5fd40, 19, 1;
L_000002f844d60600 .part L_000002f844c61a60, 19, 1;
L_000002f844d60f60 .part L_000002f844c61b00, 19, 1;
L_000002f844d5f700 .part L_000002f844d5fa20, 19, 1;
L_000002f844d5f7a0 .part L_000002f844c61b00, 20, 1;
L_000002f844d5f2a0 .part L_000002f844c61a60, 20, 1;
L_000002f844d60b00 .part L_000002f844d5fd40, 20, 1;
L_000002f844d5ff20 .part L_000002f844c61a60, 20, 1;
L_000002f844d5ffc0 .part L_000002f844c61b00, 20, 1;
L_000002f844d5f980 .part L_000002f844d5fa20, 20, 1;
L_000002f844d5e9e0 .part L_000002f844c61b00, 21, 1;
L_000002f844d5fac0 .part L_000002f844c61a60, 21, 1;
L_000002f844d60380 .part L_000002f844d5fd40, 21, 1;
L_000002f844d5ebc0 .part L_000002f844c61a60, 21, 1;
L_000002f844d5f8e0 .part L_000002f844c61b00, 21, 1;
L_000002f844d601a0 .part L_000002f844d5fa20, 21, 1;
L_000002f844d5ee40 .part L_000002f844c61b00, 22, 1;
L_000002f844d60c40 .part L_000002f844c61a60, 22, 1;
L_000002f844d5ec60 .part L_000002f844d5fd40, 22, 1;
LS_000002f844d60240_0_0 .concat8 [ 1 1 1 1], L_000002f844d472d0, L_000002f844d47ff0, L_000002f844d47500, L_000002f844d4a130;
LS_000002f844d60240_0_4 .concat8 [ 1 1 1 1], L_000002f844d49e20, L_000002f844d49f70, L_000002f844d495d0, L_000002f844d4bc50;
LS_000002f844d60240_0_8 .concat8 [ 1 1 1 1], L_000002f844d4abb0, L_000002f844d4c200, L_000002f844d4cd60, L_000002f844d4d690;
LS_000002f844d60240_0_12 .concat8 [ 1 1 1 1], L_000002f844d4d8c0, L_000002f844d4c820, L_000002f844d4e8f0, L_000002f844d4e500;
LS_000002f844d60240_0_16 .concat8 [ 1 1 1 1], L_000002f844d4e810, L_000002f844d50090, L_000002f844d51590, L_000002f844d50950;
LS_000002f844d60240_0_20 .concat8 [ 1 1 1 0], L_000002f844d512f0, L_000002f844d52da0, L_000002f844d52ef0;
LS_000002f844d60240_1_0 .concat8 [ 4 4 4 4], LS_000002f844d60240_0_0, LS_000002f844d60240_0_4, LS_000002f844d60240_0_8, LS_000002f844d60240_0_12;
LS_000002f844d60240_1_4 .concat8 [ 4 3 0 0], LS_000002f844d60240_0_16, LS_000002f844d60240_0_20;
L_000002f844d60240 .concat8 [ 16 7 0 0], LS_000002f844d60240_1_0, LS_000002f844d60240_1_4;
L_000002f844d5f340 .part L_000002f844c61a60, 22, 1;
L_000002f844d5f5c0 .part L_000002f844c61b00, 22, 1;
L_000002f844d5ed00 .part L_000002f844d5fa20, 22, 1;
LS_000002f844d61000_0_0 .concat8 [ 1 1 1 1], L_000002f844d477a0, L_000002f844d48530, L_000002f844d476c0, L_000002f844d49090;
LS_000002f844d61000_0_4 .concat8 [ 1 1 1 1], L_000002f844d49aa0, L_000002f844d4a6e0, L_000002f844d4b6a0, L_000002f844d4be80;
LS_000002f844d61000_0_8 .concat8 [ 1 1 1 1], L_000002f844d4af30, L_000002f844d4c2e0, L_000002f844d4d460, L_000002f844d4cf90;
LS_000002f844d61000_0_12 .concat8 [ 1 1 1 1], L_000002f844d4dfc0, L_000002f844d4e490, L_000002f844d4e110, L_000002f844d4f450;
LS_000002f844d61000_0_16 .concat8 [ 1 1 1 1], L_000002f844d4e3b0, L_000002f844d508e0, L_000002f844d50330, L_000002f844d506b0;
LS_000002f844d61000_0_20 .concat8 [ 1 1 1 0], L_000002f844d53200, L_000002f844d52d30, L_000002f844d52c50;
LS_000002f844d61000_1_0 .concat8 [ 4 4 4 4], LS_000002f844d61000_0_0, LS_000002f844d61000_0_4, LS_000002f844d61000_0_8, LS_000002f844d61000_0_12;
LS_000002f844d61000_1_4 .concat8 [ 4 3 0 0], LS_000002f844d61000_0_16, LS_000002f844d61000_0_20;
L_000002f844d61000 .concat8 [ 16 7 0 0], LS_000002f844d61000_1_0, LS_000002f844d61000_1_4;
LS_000002f844d5fd40_0_0 .concat8 [ 1 1 1 1], L_000002f844cbed60, L_000002f844d48060, L_000002f844d483e0, L_000002f844d48300;
LS_000002f844d5fd40_0_4 .concat8 [ 1 1 1 1], L_000002f844d493a0, L_000002f844d49fe0, L_000002f844d4a2f0, L_000002f844d48df0;
LS_000002f844d5fd40_0_8 .concat8 [ 1 1 1 1], L_000002f844d4b160, L_000002f844d4ac20, L_000002f844d4b080, L_000002f844d4ccf0;
LS_000002f844d5fd40_0_12 .concat8 [ 1 1 1 1], L_000002f844d4dd20, L_000002f844d4db60, L_000002f844d4c660, L_000002f844d4f0d0;
LS_000002f844d5fd40_0_16 .concat8 [ 1 1 1 1], L_000002f844d4f060, L_000002f844d4f7d0, L_000002f844d514b0, L_000002f844d50b80;
LS_000002f844d5fd40_0_20 .concat8 [ 1 1 1 1], L_000002f844d51050, L_000002f844d51360, L_000002f844d521d0, L_000002f844d53270;
LS_000002f844d5fd40_1_0 .concat8 [ 4 4 4 4], LS_000002f844d5fd40_0_0, LS_000002f844d5fd40_0_4, LS_000002f844d5fd40_0_8, LS_000002f844d5fd40_0_12;
LS_000002f844d5fd40_1_4 .concat8 [ 4 4 0 0], LS_000002f844d5fd40_0_16, LS_000002f844d5fd40_0_20;
L_000002f844d5fd40 .concat8 [ 16 8 0 0], LS_000002f844d5fd40_1_0, LS_000002f844d5fd40_1_4;
LS_000002f844d5fa20_0_0 .concat8 [ 1 1 1 1], L_000002f844cbeda8, L_000002f844d47e30, L_000002f844d47d50, L_000002f844d48920;
LS_000002f844d5fa20_0_4 .concat8 [ 1 1 1 1], L_000002f844d49c60, L_000002f844d49950, L_000002f844d494f0, L_000002f844d4bd30;
LS_000002f844d5fa20_0_8 .concat8 [ 1 1 1 1], L_000002f844d4b860, L_000002f844d4ae50, L_000002f844d4b7f0, L_000002f844d4ca50;
LS_000002f844d5fa20_0_12 .concat8 [ 1 1 1 1], L_000002f844d4d700, L_000002f844d4dd90, L_000002f844d4f530, L_000002f844d4f5a0;
LS_000002f844d5fa20_0_16 .concat8 [ 1 1 1 1], L_000002f844d4e880, L_000002f844d4e420, L_000002f844d4fdf0, L_000002f844d50bf0;
LS_000002f844d5fa20_0_20 .concat8 [ 1 1 1 1], L_000002f844d518a0, L_000002f844d51f30, L_000002f844d51980, L_000002f844d52a20;
LS_000002f844d5fa20_1_0 .concat8 [ 4 4 4 4], LS_000002f844d5fa20_0_0, LS_000002f844d5fa20_0_4, LS_000002f844d5fa20_0_8, LS_000002f844d5fa20_0_12;
LS_000002f844d5fa20_1_4 .concat8 [ 4 4 0 0], LS_000002f844d5fa20_0_16, LS_000002f844d5fa20_0_20;
L_000002f844d5fa20 .concat8 [ 16 8 0 0], LS_000002f844d5fa20_1_0, LS_000002f844d5fa20_1_4;
L_000002f844d5ef80 .ufunc/vec4 TD_tb_alu_div_32.DUT.U_ADD.rm.first_one_9bits, 8, L_000002f844d60240 (v000002f844acdfa0_0) S_000002f844b1d3a0;
L_000002f844d602e0 .ufunc/vec4 TD_tb_alu_div_32.DUT.U_ADD.rm.first_one_9bits, 8, L_000002f844d61000 (v000002f844acdfa0_0) S_000002f844b1d3a0;
L_000002f844d60920 .reduce/nor L_000002f844c5fa80;
L_000002f844d60420 .reduce/nor L_000002f844c5fb20;
L_000002f844d5eda0 .part L_000002f844d5fd40, 23, 1;
L_000002f844d5fb60 .reduce/nor L_000002f844c5fa80;
L_000002f844d610a0 .part L_000002f844d5fa20, 23, 1;
L_000002f844d5e940 .part L_000002f844d5fd40, 23, 1;
L_000002f844d604c0 .functor MUXZ 8, L_000002f844d5ef80, L_000002f844d602e0, L_000002f844d52b00, C4<>;
L_000002f844d5f200 .reduce/nor L_000002f844c5fa80;
L_000002f844d606a0 .functor MUXZ 23, L_000002f844d60240, L_000002f844d61000, L_000002f844d5f200, C4<>;
L_000002f844d61c80 .functor MUXZ 8, L_000002f844c61060, L_000002f844d61be0, L_000002f844d522b0, C4<>;
L_000002f844d63440 .shift/l 23, L_000002f844d606a0, L_000002f844d604c0;
L_000002f844d625e0 .functor MUXZ 23, L_000002f844d606a0, L_000002f844d63440, L_000002f844d522b0, C4<>;
L_000002f844d61dc0 .concat [ 8 24 0 0], L_000002f844d604c0, L_000002f844cbee80;
L_000002f844d61b40 .arith/sub 32, L_000002f844cbee38, L_000002f844d61dc0;
L_000002f844d62ea0 .shift/r 23, L_000002f844d606a0, L_000002f844d61b40;
L_000002f844d62540 .part L_000002f844d62ea0, 0, 5;
L_000002f844d622c0 .concat [ 5 23 0 0], L_000002f844d62540, L_000002f844d625e0;
L_000002f844d62d60 .part L_000002f844d622c0, 0, 15;
S_000002f844b1d3a0 .scope function.vec4.s8, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_000002f844b1e180;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_000002f844b1d3a0
v000002f844acd500_0 .var "found", 0 0;
v000002f844acda00_0 .var/i "idx", 31 0;
v000002f844acdfa0_0 .var "val", 22 0;
TD_tb_alu_div_32.DUT.U_ADD.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844acd500_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 22, 0, 32;
    %store/vec4 v000002f844acda00_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002f844acda00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000002f844acdfa0_0;
    %load/vec4 v000002f844acda00_0;
    %part/s 1;
    %load/vec4 v000002f844acd500_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v000002f844acda00_0;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844acd500_0, 0, 1;
T_0.2 ;
    %load/vec4 v000002f844acda00_0;
    %subi 1, 0, 32;
    %store/vec4 v000002f844acda00_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000002f844b21b00 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a3fb30 .param/l "i" 0 5 168, +C4<00>;
S_000002f844b237c0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844b21b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d47ea0 .functor NOT 1, L_000002f844c46300, C4<0>, C4<0>, C4<0>;
L_000002f844d484c0 .functor AND 1, L_000002f844d47ea0, L_000002f844c44f00, C4<1>, C4<1>;
L_000002f844d488b0 .functor NOT 1, L_000002f844c46300, C4<0>, C4<0>, C4<0>;
L_000002f844d481b0 .functor AND 1, L_000002f844d488b0, L_000002f844c45400, C4<1>, C4<1>;
L_000002f844d47960 .functor OR 1, L_000002f844d484c0, L_000002f844d481b0, C4<0>, C4<0>;
L_000002f844d475e0 .functor AND 1, L_000002f844c44f00, L_000002f844c45400, C4<1>, C4<1>;
L_000002f844d48060 .functor OR 1, L_000002f844d47960, L_000002f844d475e0, C4<0>, C4<0>;
L_000002f844d47ab0 .functor XOR 1, L_000002f844c46300, L_000002f844c44f00, C4<0>, C4<0>;
L_000002f844d472d0 .functor XOR 1, L_000002f844d47ab0, L_000002f844c45400, C4<0>, C4<0>;
v000002f844acd3c0_0 .net "Debe", 0 0, L_000002f844d48060;  1 drivers
v000002f844ace0e0_0 .net "Din", 0 0, L_000002f844c45400;  1 drivers
v000002f844acd460_0 .net "Dout", 0 0, L_000002f844d472d0;  1 drivers
v000002f844aceea0_0 .net "Ri", 0 0, L_000002f844c44f00;  1 drivers
v000002f844ace2c0_0 .net "Si", 0 0, L_000002f844c46300;  1 drivers
v000002f844ace680_0 .net *"_ivl_0", 0 0, L_000002f844d47ea0;  1 drivers
v000002f844ace180_0 .net *"_ivl_10", 0 0, L_000002f844d475e0;  1 drivers
v000002f844acf1c0_0 .net *"_ivl_14", 0 0, L_000002f844d47ab0;  1 drivers
v000002f844acd1e0_0 .net *"_ivl_2", 0 0, L_000002f844d484c0;  1 drivers
v000002f844acd280_0 .net *"_ivl_4", 0 0, L_000002f844d488b0;  1 drivers
v000002f844acd960_0 .net *"_ivl_6", 0 0, L_000002f844d481b0;  1 drivers
v000002f844acecc0_0 .net *"_ivl_8", 0 0, L_000002f844d47960;  1 drivers
S_000002f844b20ca0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844b21b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d48a70 .functor NOT 1, L_000002f844c448c0, C4<0>, C4<0>, C4<0>;
L_000002f844d48c30 .functor AND 1, L_000002f844d48a70, L_000002f844c463a0, C4<1>, C4<1>;
L_000002f844d47340 .functor NOT 1, L_000002f844c448c0, C4<0>, C4<0>, C4<0>;
L_000002f844d47dc0 .functor AND 1, L_000002f844d47340, L_000002f844c45cc0, C4<1>, C4<1>;
L_000002f844d47c70 .functor OR 1, L_000002f844d48c30, L_000002f844d47dc0, C4<0>, C4<0>;
L_000002f844d48ca0 .functor AND 1, L_000002f844c463a0, L_000002f844c45cc0, C4<1>, C4<1>;
L_000002f844d47e30 .functor OR 1, L_000002f844d47c70, L_000002f844d48ca0, C4<0>, C4<0>;
L_000002f844d47110 .functor XOR 1, L_000002f844c448c0, L_000002f844c463a0, C4<0>, C4<0>;
L_000002f844d477a0 .functor XOR 1, L_000002f844d47110, L_000002f844c45cc0, C4<0>, C4<0>;
v000002f844aced60_0 .net "Debe", 0 0, L_000002f844d47e30;  1 drivers
v000002f844acd8c0_0 .net "Din", 0 0, L_000002f844c45cc0;  1 drivers
v000002f844aceae0_0 .net "Dout", 0 0, L_000002f844d477a0;  1 drivers
v000002f844acdb40_0 .net "Ri", 0 0, L_000002f844c463a0;  1 drivers
v000002f844ace7c0_0 .net "Si", 0 0, L_000002f844c448c0;  1 drivers
v000002f844acd780_0 .net *"_ivl_0", 0 0, L_000002f844d48a70;  1 drivers
v000002f844acdf00_0 .net *"_ivl_10", 0 0, L_000002f844d48ca0;  1 drivers
v000002f844acddc0_0 .net *"_ivl_14", 0 0, L_000002f844d47110;  1 drivers
v000002f844ace9a0_0 .net *"_ivl_2", 0 0, L_000002f844d48c30;  1 drivers
v000002f844ace360_0 .net *"_ivl_4", 0 0, L_000002f844d47340;  1 drivers
v000002f844ace720_0 .net *"_ivl_6", 0 0, L_000002f844d47dc0;  1 drivers
v000002f844acd140_0 .net *"_ivl_8", 0 0, L_000002f844d47c70;  1 drivers
S_000002f844b22920 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a3f370 .param/l "i" 0 5 168, +C4<01>;
S_000002f844b22ab0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844b22920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d480d0 .functor NOT 1, L_000002f844c45900, C4<0>, C4<0>, C4<0>;
L_000002f844d478f0 .functor AND 1, L_000002f844d480d0, L_000002f844c466c0, C4<1>, C4<1>;
L_000002f844d47c00 .functor NOT 1, L_000002f844c45900, C4<0>, C4<0>, C4<0>;
L_000002f844d47570 .functor AND 1, L_000002f844d47c00, L_000002f844c45ea0, C4<1>, C4<1>;
L_000002f844d48760 .functor OR 1, L_000002f844d478f0, L_000002f844d47570, C4<0>, C4<0>;
L_000002f844d48ae0 .functor AND 1, L_000002f844c466c0, L_000002f844c45ea0, C4<1>, C4<1>;
L_000002f844d483e0 .functor OR 1, L_000002f844d48760, L_000002f844d48ae0, C4<0>, C4<0>;
L_000002f844d47ce0 .functor XOR 1, L_000002f844c45900, L_000002f844c466c0, C4<0>, C4<0>;
L_000002f844d47ff0 .functor XOR 1, L_000002f844d47ce0, L_000002f844c45ea0, C4<0>, C4<0>;
v000002f844ace220_0 .net "Debe", 0 0, L_000002f844d483e0;  1 drivers
v000002f844acf120_0 .net "Din", 0 0, L_000002f844c45ea0;  1 drivers
v000002f844ace400_0 .net "Dout", 0 0, L_000002f844d47ff0;  1 drivers
v000002f844acdaa0_0 .net "Ri", 0 0, L_000002f844c466c0;  1 drivers
v000002f844ace540_0 .net "Si", 0 0, L_000002f844c45900;  1 drivers
v000002f844acf4e0_0 .net *"_ivl_0", 0 0, L_000002f844d480d0;  1 drivers
v000002f844acdbe0_0 .net *"_ivl_10", 0 0, L_000002f844d48ae0;  1 drivers
v000002f844ace4a0_0 .net *"_ivl_14", 0 0, L_000002f844d47ce0;  1 drivers
v000002f844acdc80_0 .net *"_ivl_2", 0 0, L_000002f844d478f0;  1 drivers
v000002f844acd320_0 .net *"_ivl_4", 0 0, L_000002f844d47c00;  1 drivers
v000002f844acf260_0 .net *"_ivl_6", 0 0, L_000002f844d47570;  1 drivers
v000002f844acdd20_0 .net *"_ivl_8", 0 0, L_000002f844d48760;  1 drivers
S_000002f844b1fe00 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844b22920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d48220 .functor NOT 1, L_000002f844c44aa0, C4<0>, C4<0>, C4<0>;
L_000002f844d47880 .functor AND 1, L_000002f844d48220, L_000002f844c459a0, C4<1>, C4<1>;
L_000002f844d48290 .functor NOT 1, L_000002f844c44aa0, C4<0>, C4<0>, C4<0>;
L_000002f844d47180 .functor AND 1, L_000002f844d48290, L_000002f844c469e0, C4<1>, C4<1>;
L_000002f844d47810 .functor OR 1, L_000002f844d47880, L_000002f844d47180, C4<0>, C4<0>;
L_000002f844d479d0 .functor AND 1, L_000002f844c459a0, L_000002f844c469e0, C4<1>, C4<1>;
L_000002f844d47d50 .functor OR 1, L_000002f844d47810, L_000002f844d479d0, C4<0>, C4<0>;
L_000002f844d47260 .functor XOR 1, L_000002f844c44aa0, L_000002f844c459a0, C4<0>, C4<0>;
L_000002f844d48530 .functor XOR 1, L_000002f844d47260, L_000002f844c469e0, C4<0>, C4<0>;
v000002f844acd640_0 .net "Debe", 0 0, L_000002f844d47d50;  1 drivers
v000002f844ace5e0_0 .net "Din", 0 0, L_000002f844c469e0;  1 drivers
v000002f844ace860_0 .net "Dout", 0 0, L_000002f844d48530;  1 drivers
v000002f844acd6e0_0 .net "Ri", 0 0, L_000002f844c459a0;  1 drivers
v000002f844ace040_0 .net "Si", 0 0, L_000002f844c44aa0;  1 drivers
v000002f844acd0a0_0 .net *"_ivl_0", 0 0, L_000002f844d48220;  1 drivers
v000002f844acde60_0 .net *"_ivl_10", 0 0, L_000002f844d479d0;  1 drivers
v000002f844acea40_0 .net *"_ivl_14", 0 0, L_000002f844d47260;  1 drivers
v000002f844acd820_0 .net *"_ivl_2", 0 0, L_000002f844d47880;  1 drivers
v000002f844aceb80_0 .net *"_ivl_4", 0 0, L_000002f844d48290;  1 drivers
v000002f844acec20_0 .net *"_ivl_6", 0 0, L_000002f844d47180;  1 drivers
v000002f844acf300_0 .net *"_ivl_8", 0 0, L_000002f844d47810;  1 drivers
S_000002f844b1ff90 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a3f1f0 .param/l "i" 0 5 168, +C4<010>;
S_000002f844b1ef60 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844b1ff90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d47a40 .functor NOT 1, L_000002f844c46b20, C4<0>, C4<0>, C4<0>;
L_000002f844d473b0 .functor AND 1, L_000002f844d47a40, L_000002f844c44be0, C4<1>, C4<1>;
L_000002f844d47420 .functor NOT 1, L_000002f844c46b20, C4<0>, C4<0>, C4<0>;
L_000002f844d48450 .functor AND 1, L_000002f844d47420, L_000002f844c45d60, C4<1>, C4<1>;
L_000002f844d48680 .functor OR 1, L_000002f844d473b0, L_000002f844d48450, C4<0>, C4<0>;
L_000002f844d47490 .functor AND 1, L_000002f844c44be0, L_000002f844c45d60, C4<1>, C4<1>;
L_000002f844d48300 .functor OR 1, L_000002f844d48680, L_000002f844d47490, C4<0>, C4<0>;
L_000002f844d48370 .functor XOR 1, L_000002f844c46b20, L_000002f844c44be0, C4<0>, C4<0>;
L_000002f844d47500 .functor XOR 1, L_000002f844d48370, L_000002f844c45d60, C4<0>, C4<0>;
v000002f844acee00_0 .net "Debe", 0 0, L_000002f844d48300;  1 drivers
v000002f844acef40_0 .net "Din", 0 0, L_000002f844c45d60;  1 drivers
v000002f844acefe0_0 .net "Dout", 0 0, L_000002f844d47500;  1 drivers
v000002f844acf3a0_0 .net "Ri", 0 0, L_000002f844c44be0;  1 drivers
v000002f844acf620_0 .net "Si", 0 0, L_000002f844c46b20;  1 drivers
v000002f844acf760_0 .net *"_ivl_0", 0 0, L_000002f844d47a40;  1 drivers
v000002f844acf080_0 .net *"_ivl_10", 0 0, L_000002f844d47490;  1 drivers
v000002f844acf440_0 .net *"_ivl_14", 0 0, L_000002f844d48370;  1 drivers
v000002f844acf580_0 .net *"_ivl_2", 0 0, L_000002f844d473b0;  1 drivers
v000002f844acf6c0_0 .net *"_ivl_4", 0 0, L_000002f844d47420;  1 drivers
v000002f844acf800_0 .net *"_ivl_6", 0 0, L_000002f844d48450;  1 drivers
v000002f844acfbc0_0 .net *"_ivl_8", 0 0, L_000002f844d48680;  1 drivers
S_000002f844b84830 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844b1ff90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d47b20 .functor NOT 1, L_000002f844c44fa0, C4<0>, C4<0>, C4<0>;
L_000002f844d47b90 .functor AND 1, L_000002f844d47b20, L_000002f844c46760, C4<1>, C4<1>;
L_000002f844d48610 .functor NOT 1, L_000002f844c44fa0, C4<0>, C4<0>, C4<0>;
L_000002f844d486f0 .functor AND 1, L_000002f844d48610, L_000002f844c46940, C4<1>, C4<1>;
L_000002f844d47650 .functor OR 1, L_000002f844d47b90, L_000002f844d486f0, C4<0>, C4<0>;
L_000002f844d487d0 .functor AND 1, L_000002f844c46760, L_000002f844c46940, C4<1>, C4<1>;
L_000002f844d48920 .functor OR 1, L_000002f844d47650, L_000002f844d487d0, C4<0>, C4<0>;
L_000002f844d48990 .functor XOR 1, L_000002f844c44fa0, L_000002f844c46760, C4<0>, C4<0>;
L_000002f844d476c0 .functor XOR 1, L_000002f844d48990, L_000002f844c46940, C4<0>, C4<0>;
v000002f844ad0520_0 .net "Debe", 0 0, L_000002f844d48920;  1 drivers
v000002f844ad2000_0 .net "Din", 0 0, L_000002f844c46940;  1 drivers
v000002f844ad16a0_0 .net "Dout", 0 0, L_000002f844d476c0;  1 drivers
v000002f844ad1380_0 .net "Ri", 0 0, L_000002f844c46760;  1 drivers
v000002f844ad1600_0 .net "Si", 0 0, L_000002f844c44fa0;  1 drivers
v000002f844acfda0_0 .net *"_ivl_0", 0 0, L_000002f844d47b20;  1 drivers
v000002f844ad1920_0 .net *"_ivl_10", 0 0, L_000002f844d487d0;  1 drivers
v000002f844ad05c0_0 .net *"_ivl_14", 0 0, L_000002f844d48990;  1 drivers
v000002f844ad0b60_0 .net *"_ivl_2", 0 0, L_000002f844d47b90;  1 drivers
v000002f844ad07a0_0 .net *"_ivl_4", 0 0, L_000002f844d48610;  1 drivers
v000002f844ad08e0_0 .net *"_ivl_6", 0 0, L_000002f844d486f0;  1 drivers
v000002f844ad0480_0 .net *"_ivl_8", 0 0, L_000002f844d47650;  1 drivers
S_000002f844b84510 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a3ffb0 .param/l "i" 0 5 168, +C4<011>;
S_000002f844b84b50 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844b84510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d47730 .functor NOT 1, L_000002f844c46bc0, C4<0>, C4<0>, C4<0>;
L_000002f844d4a4b0 .functor AND 1, L_000002f844d47730, L_000002f844c452c0, C4<1>, C4<1>;
L_000002f844d4a670 .functor NOT 1, L_000002f844c46bc0, C4<0>, C4<0>, C4<0>;
L_000002f844d4a1a0 .functor AND 1, L_000002f844d4a670, L_000002f844c46800, C4<1>, C4<1>;
L_000002f844d499c0 .functor OR 1, L_000002f844d4a4b0, L_000002f844d4a1a0, C4<0>, C4<0>;
L_000002f844d4a8a0 .functor AND 1, L_000002f844c452c0, L_000002f844c46800, C4<1>, C4<1>;
L_000002f844d493a0 .functor OR 1, L_000002f844d499c0, L_000002f844d4a8a0, C4<0>, C4<0>;
L_000002f844d49410 .functor XOR 1, L_000002f844c46bc0, L_000002f844c452c0, C4<0>, C4<0>;
L_000002f844d4a130 .functor XOR 1, L_000002f844d49410, L_000002f844c46800, C4<0>, C4<0>;
v000002f844ad0660_0 .net "Debe", 0 0, L_000002f844d493a0;  1 drivers
v000002f844ad11a0_0 .net "Din", 0 0, L_000002f844c46800;  1 drivers
v000002f844ad0840_0 .net "Dout", 0 0, L_000002f844d4a130;  1 drivers
v000002f844acfe40_0 .net "Ri", 0 0, L_000002f844c452c0;  1 drivers
v000002f844ad0700_0 .net "Si", 0 0, L_000002f844c46bc0;  1 drivers
v000002f844acfee0_0 .net *"_ivl_0", 0 0, L_000002f844d47730;  1 drivers
v000002f844ad0a20_0 .net *"_ivl_10", 0 0, L_000002f844d4a8a0;  1 drivers
v000002f844ad1d80_0 .net *"_ivl_14", 0 0, L_000002f844d49410;  1 drivers
v000002f844ad1a60_0 .net *"_ivl_2", 0 0, L_000002f844d4a4b0;  1 drivers
v000002f844acf940_0 .net *"_ivl_4", 0 0, L_000002f844d4a670;  1 drivers
v000002f844ad1740_0 .net *"_ivl_6", 0 0, L_000002f844d4a1a0;  1 drivers
v000002f844ad1100_0 .net *"_ivl_8", 0 0, L_000002f844d499c0;  1 drivers
S_000002f844b841f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844b84510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d49790 .functor NOT 1, L_000002f844c450e0, C4<0>, C4<0>, C4<0>;
L_000002f844d49720 .functor AND 1, L_000002f844d49790, L_000002f844c46d00, C4<1>, C4<1>;
L_000002f844d498e0 .functor NOT 1, L_000002f844c450e0, C4<0>, C4<0>, C4<0>;
L_000002f844d49cd0 .functor AND 1, L_000002f844d498e0, L_000002f844c46da0, C4<1>, C4<1>;
L_000002f844d48e60 .functor OR 1, L_000002f844d49720, L_000002f844d49cd0, C4<0>, C4<0>;
L_000002f844d4a280 .functor AND 1, L_000002f844c46d00, L_000002f844c46da0, C4<1>, C4<1>;
L_000002f844d49c60 .functor OR 1, L_000002f844d48e60, L_000002f844d4a280, C4<0>, C4<0>;
L_000002f844d49d40 .functor XOR 1, L_000002f844c450e0, L_000002f844c46d00, C4<0>, C4<0>;
L_000002f844d49090 .functor XOR 1, L_000002f844d49d40, L_000002f844c46da0, C4<0>, C4<0>;
v000002f844ad03e0_0 .net "Debe", 0 0, L_000002f844d49c60;  1 drivers
v000002f844ad0f20_0 .net "Din", 0 0, L_000002f844c46da0;  1 drivers
v000002f844ad0980_0 .net "Dout", 0 0, L_000002f844d49090;  1 drivers
v000002f844ad17e0_0 .net "Ri", 0 0, L_000002f844c46d00;  1 drivers
v000002f844acfc60_0 .net "Si", 0 0, L_000002f844c450e0;  1 drivers
v000002f844ad0ac0_0 .net *"_ivl_0", 0 0, L_000002f844d49790;  1 drivers
v000002f844acfd00_0 .net *"_ivl_10", 0 0, L_000002f844d4a280;  1 drivers
v000002f844ad0c00_0 .net *"_ivl_14", 0 0, L_000002f844d49d40;  1 drivers
v000002f844ad1240_0 .net *"_ivl_2", 0 0, L_000002f844d49720;  1 drivers
v000002f844acf9e0_0 .net *"_ivl_4", 0 0, L_000002f844d498e0;  1 drivers
v000002f844ad0fc0_0 .net *"_ivl_6", 0 0, L_000002f844d49cd0;  1 drivers
v000002f844ad0ca0_0 .net *"_ivl_8", 0 0, L_000002f844d48e60;  1 drivers
S_000002f844b849c0 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a3fcb0 .param/l "i" 0 5 168, +C4<0100>;
S_000002f844b84ce0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844b849c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d49250 .functor NOT 1, L_000002f844c45220, C4<0>, C4<0>, C4<0>;
L_000002f844d49800 .functor AND 1, L_000002f844d49250, L_000002f844c44960, C4<1>, C4<1>;
L_000002f844d49b80 .functor NOT 1, L_000002f844c45220, C4<0>, C4<0>, C4<0>;
L_000002f844d48ed0 .functor AND 1, L_000002f844d49b80, L_000002f844c45a40, C4<1>, C4<1>;
L_000002f844d49870 .functor OR 1, L_000002f844d49800, L_000002f844d48ed0, C4<0>, C4<0>;
L_000002f844d49db0 .functor AND 1, L_000002f844c44960, L_000002f844c45a40, C4<1>, C4<1>;
L_000002f844d49fe0 .functor OR 1, L_000002f844d49870, L_000002f844d49db0, C4<0>, C4<0>;
L_000002f844d4a520 .functor XOR 1, L_000002f844c45220, L_000002f844c44960, C4<0>, C4<0>;
L_000002f844d49e20 .functor XOR 1, L_000002f844d4a520, L_000002f844c45a40, C4<0>, C4<0>;
v000002f844ad1e20_0 .net "Debe", 0 0, L_000002f844d49fe0;  1 drivers
v000002f844acff80_0 .net "Din", 0 0, L_000002f844c45a40;  1 drivers
v000002f844ad0200_0 .net "Dout", 0 0, L_000002f844d49e20;  1 drivers
v000002f844ad1880_0 .net "Ri", 0 0, L_000002f844c44960;  1 drivers
v000002f844ad1ce0_0 .net "Si", 0 0, L_000002f844c45220;  1 drivers
v000002f844ad0020_0 .net *"_ivl_0", 0 0, L_000002f844d49250;  1 drivers
v000002f844ad1060_0 .net *"_ivl_10", 0 0, L_000002f844d49db0;  1 drivers
v000002f844ad19c0_0 .net *"_ivl_14", 0 0, L_000002f844d4a520;  1 drivers
v000002f844acf8a0_0 .net *"_ivl_2", 0 0, L_000002f844d49800;  1 drivers
v000002f844ad0d40_0 .net *"_ivl_4", 0 0, L_000002f844d49b80;  1 drivers
v000002f844ad00c0_0 .net *"_ivl_6", 0 0, L_000002f844d48ed0;  1 drivers
v000002f844ad1b00_0 .net *"_ivl_8", 0 0, L_000002f844d49870;  1 drivers
S_000002f844b84e70 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844b849c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d49e90 .functor NOT 1, L_000002f844c45b80, C4<0>, C4<0>, C4<0>;
L_000002f844d4a210 .functor AND 1, L_000002f844d49e90, L_000002f844c44d20, C4<1>, C4<1>;
L_000002f844d49a30 .functor NOT 1, L_000002f844c45b80, C4<0>, C4<0>, C4<0>;
L_000002f844d4a7c0 .functor AND 1, L_000002f844d49a30, L_000002f844c45040, C4<1>, C4<1>;
L_000002f844d4a440 .functor OR 1, L_000002f844d4a210, L_000002f844d4a7c0, C4<0>, C4<0>;
L_000002f844d4a590 .functor AND 1, L_000002f844c44d20, L_000002f844c45040, C4<1>, C4<1>;
L_000002f844d49950 .functor OR 1, L_000002f844d4a440, L_000002f844d4a590, C4<0>, C4<0>;
L_000002f844d49480 .functor XOR 1, L_000002f844c45b80, L_000002f844c44d20, C4<0>, C4<0>;
L_000002f844d49aa0 .functor XOR 1, L_000002f844d49480, L_000002f844c45040, C4<0>, C4<0>;
v000002f844acfa80_0 .net "Debe", 0 0, L_000002f844d49950;  1 drivers
v000002f844ad1ba0_0 .net "Din", 0 0, L_000002f844c45040;  1 drivers
v000002f844ad02a0_0 .net "Dout", 0 0, L_000002f844d49aa0;  1 drivers
v000002f844ad0de0_0 .net "Ri", 0 0, L_000002f844c44d20;  1 drivers
v000002f844ad1560_0 .net "Si", 0 0, L_000002f844c45b80;  1 drivers
v000002f844ad0e80_0 .net *"_ivl_0", 0 0, L_000002f844d49e90;  1 drivers
v000002f844ad1ec0_0 .net *"_ivl_10", 0 0, L_000002f844d4a590;  1 drivers
v000002f844ad12e0_0 .net *"_ivl_14", 0 0, L_000002f844d49480;  1 drivers
v000002f844ad1c40_0 .net *"_ivl_2", 0 0, L_000002f844d4a210;  1 drivers
v000002f844ad1420_0 .net *"_ivl_4", 0 0, L_000002f844d49a30;  1 drivers
v000002f844ad14c0_0 .net *"_ivl_6", 0 0, L_000002f844d4a7c0;  1 drivers
v000002f844acfb20_0 .net *"_ivl_8", 0 0, L_000002f844d4a440;  1 drivers
S_000002f844b84060 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a3fe70 .param/l "i" 0 5 168, +C4<0101>;
S_000002f844b84380 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844b84060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d49f00 .functor NOT 1, L_000002f844c44a00, C4<0>, C4<0>, C4<0>;
L_000002f844d48d80 .functor AND 1, L_000002f844d49f00, L_000002f844c44b40, C4<1>, C4<1>;
L_000002f844d49100 .functor NOT 1, L_000002f844c44a00, C4<0>, C4<0>, C4<0>;
L_000002f844d4a050 .functor AND 1, L_000002f844d49100, L_000002f844c44dc0, C4<1>, C4<1>;
L_000002f844d49b10 .functor OR 1, L_000002f844d48d80, L_000002f844d4a050, C4<0>, C4<0>;
L_000002f844d49170 .functor AND 1, L_000002f844c44b40, L_000002f844c44dc0, C4<1>, C4<1>;
L_000002f844d4a2f0 .functor OR 1, L_000002f844d49b10, L_000002f844d49170, C4<0>, C4<0>;
L_000002f844d49bf0 .functor XOR 1, L_000002f844c44a00, L_000002f844c44b40, C4<0>, C4<0>;
L_000002f844d49f70 .functor XOR 1, L_000002f844d49bf0, L_000002f844c44dc0, C4<0>, C4<0>;
v000002f844ad0160_0 .net "Debe", 0 0, L_000002f844d4a2f0;  1 drivers
v000002f844ad0340_0 .net "Din", 0 0, L_000002f844c44dc0;  1 drivers
v000002f844ad1f60_0 .net "Dout", 0 0, L_000002f844d49f70;  1 drivers
v000002f844ad3e00_0 .net "Ri", 0 0, L_000002f844c44b40;  1 drivers
v000002f844ad4620_0 .net "Si", 0 0, L_000002f844c44a00;  1 drivers
v000002f844ad2500_0 .net *"_ivl_0", 0 0, L_000002f844d49f00;  1 drivers
v000002f844ad35e0_0 .net *"_ivl_10", 0 0, L_000002f844d49170;  1 drivers
v000002f844ad2b40_0 .net *"_ivl_14", 0 0, L_000002f844d49bf0;  1 drivers
v000002f844ad3720_0 .net *"_ivl_2", 0 0, L_000002f844d48d80;  1 drivers
v000002f844ad43a0_0 .net *"_ivl_4", 0 0, L_000002f844d49100;  1 drivers
v000002f844ad2e60_0 .net *"_ivl_6", 0 0, L_000002f844d4a050;  1 drivers
v000002f844ad28c0_0 .net *"_ivl_8", 0 0, L_000002f844d49b10;  1 drivers
S_000002f844b846a0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844b84060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d48f40 .functor NOT 1, L_000002f844c44e60, C4<0>, C4<0>, C4<0>;
L_000002f844d49330 .functor AND 1, L_000002f844d48f40, L_000002f844c45180, C4<1>, C4<1>;
L_000002f844d4a360 .functor NOT 1, L_000002f844c44e60, C4<0>, C4<0>, C4<0>;
L_000002f844d4a0c0 .functor AND 1, L_000002f844d4a360, L_000002f844c45360, C4<1>, C4<1>;
L_000002f844d4a3d0 .functor OR 1, L_000002f844d49330, L_000002f844d4a0c0, C4<0>, C4<0>;
L_000002f844d491e0 .functor AND 1, L_000002f844c45180, L_000002f844c45360, C4<1>, C4<1>;
L_000002f844d494f0 .functor OR 1, L_000002f844d4a3d0, L_000002f844d491e0, C4<0>, C4<0>;
L_000002f844d4a600 .functor XOR 1, L_000002f844c44e60, L_000002f844c45180, C4<0>, C4<0>;
L_000002f844d4a6e0 .functor XOR 1, L_000002f844d4a600, L_000002f844c45360, C4<0>, C4<0>;
v000002f844ad37c0_0 .net "Debe", 0 0, L_000002f844d494f0;  1 drivers
v000002f844ad3b80_0 .net "Din", 0 0, L_000002f844c45360;  1 drivers
v000002f844ad3ea0_0 .net "Dout", 0 0, L_000002f844d4a6e0;  1 drivers
v000002f844ad2780_0 .net "Ri", 0 0, L_000002f844c45180;  1 drivers
v000002f844ad3860_0 .net "Si", 0 0, L_000002f844c44e60;  1 drivers
v000002f844ad3900_0 .net *"_ivl_0", 0 0, L_000002f844d48f40;  1 drivers
v000002f844ad4800_0 .net *"_ivl_10", 0 0, L_000002f844d491e0;  1 drivers
v000002f844ad3f40_0 .net *"_ivl_14", 0 0, L_000002f844d4a600;  1 drivers
v000002f844ad3680_0 .net *"_ivl_2", 0 0, L_000002f844d49330;  1 drivers
v000002f844ad3360_0 .net *"_ivl_4", 0 0, L_000002f844d4a360;  1 drivers
v000002f844ad3fe0_0 .net *"_ivl_6", 0 0, L_000002f844d4a0c0;  1 drivers
v000002f844ad25a0_0 .net *"_ivl_8", 0 0, L_000002f844d4a3d0;  1 drivers
S_000002f844b86e20 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a3fd30 .param/l "i" 0 5 168, +C4<0110>;
S_000002f844b86010 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844b86e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4a750 .functor NOT 1, L_000002f844c454a0, C4<0>, C4<0>, C4<0>;
L_000002f844d48fb0 .functor AND 1, L_000002f844d4a750, L_000002f844c45540, C4<1>, C4<1>;
L_000002f844d4a830 .functor NOT 1, L_000002f844c454a0, C4<0>, C4<0>, C4<0>;
L_000002f844d49560 .functor AND 1, L_000002f844d4a830, L_000002f844c49460, C4<1>, C4<1>;
L_000002f844d48d10 .functor OR 1, L_000002f844d48fb0, L_000002f844d49560, C4<0>, C4<0>;
L_000002f844d492c0 .functor AND 1, L_000002f844c45540, L_000002f844c49460, C4<1>, C4<1>;
L_000002f844d48df0 .functor OR 1, L_000002f844d48d10, L_000002f844d492c0, C4<0>, C4<0>;
L_000002f844d49020 .functor XOR 1, L_000002f844c454a0, L_000002f844c45540, C4<0>, C4<0>;
L_000002f844d495d0 .functor XOR 1, L_000002f844d49020, L_000002f844c49460, C4<0>, C4<0>;
v000002f844ad2640_0 .net "Debe", 0 0, L_000002f844d48df0;  1 drivers
v000002f844ad46c0_0 .net "Din", 0 0, L_000002f844c49460;  1 drivers
v000002f844ad2f00_0 .net "Dout", 0 0, L_000002f844d495d0;  1 drivers
v000002f844ad2820_0 .net "Ri", 0 0, L_000002f844c45540;  1 drivers
v000002f844ad2c80_0 .net "Si", 0 0, L_000002f844c454a0;  1 drivers
v000002f844ad3cc0_0 .net *"_ivl_0", 0 0, L_000002f844d4a750;  1 drivers
v000002f844ad4080_0 .net *"_ivl_10", 0 0, L_000002f844d492c0;  1 drivers
v000002f844ad4760_0 .net *"_ivl_14", 0 0, L_000002f844d49020;  1 drivers
v000002f844ad2be0_0 .net *"_ivl_2", 0 0, L_000002f844d48fb0;  1 drivers
v000002f844ad2d20_0 .net *"_ivl_4", 0 0, L_000002f844d4a830;  1 drivers
v000002f844ad4120_0 .net *"_ivl_6", 0 0, L_000002f844d49560;  1 drivers
v000002f844ad41c0_0 .net *"_ivl_8", 0 0, L_000002f844d48d10;  1 drivers
S_000002f844b86c90 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844b86e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d49640 .functor NOT 1, L_000002f844c49320, C4<0>, C4<0>, C4<0>;
L_000002f844d496b0 .functor AND 1, L_000002f844d49640, L_000002f844c47f20, C4<1>, C4<1>;
L_000002f844d4bcc0 .functor NOT 1, L_000002f844c49320, C4<0>, C4<0>, C4<0>;
L_000002f844d4c4a0 .functor AND 1, L_000002f844d4bcc0, L_000002f844c49640, C4<1>, C4<1>;
L_000002f844d4a980 .functor OR 1, L_000002f844d496b0, L_000002f844d4c4a0, C4<0>, C4<0>;
L_000002f844d4bbe0 .functor AND 1, L_000002f844c47f20, L_000002f844c49640, C4<1>, C4<1>;
L_000002f844d4bd30 .functor OR 1, L_000002f844d4a980, L_000002f844d4bbe0, C4<0>, C4<0>;
L_000002f844d4aad0 .functor XOR 1, L_000002f844c49320, L_000002f844c47f20, C4<0>, C4<0>;
L_000002f844d4b6a0 .functor XOR 1, L_000002f844d4aad0, L_000002f844c49640, C4<0>, C4<0>;
v000002f844ad32c0_0 .net "Debe", 0 0, L_000002f844d4bd30;  1 drivers
v000002f844ad39a0_0 .net "Din", 0 0, L_000002f844c49640;  1 drivers
v000002f844ad21e0_0 .net "Dout", 0 0, L_000002f844d4b6a0;  1 drivers
v000002f844ad4580_0 .net "Ri", 0 0, L_000002f844c47f20;  1 drivers
v000002f844ad20a0_0 .net "Si", 0 0, L_000002f844c49320;  1 drivers
v000002f844ad2dc0_0 .net *"_ivl_0", 0 0, L_000002f844d49640;  1 drivers
v000002f844ad2fa0_0 .net *"_ivl_10", 0 0, L_000002f844d4bbe0;  1 drivers
v000002f844ad23c0_0 .net *"_ivl_14", 0 0, L_000002f844d4aad0;  1 drivers
v000002f844ad4260_0 .net *"_ivl_2", 0 0, L_000002f844d496b0;  1 drivers
v000002f844ad3400_0 .net *"_ivl_4", 0 0, L_000002f844d4bcc0;  1 drivers
v000002f844ad4300_0 .net *"_ivl_6", 0 0, L_000002f844d4c4a0;  1 drivers
v000002f844ad4440_0 .net *"_ivl_8", 0 0, L_000002f844d4a980;  1 drivers
S_000002f844b85200 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a3f3b0 .param/l "i" 0 5 168, +C4<0111>;
S_000002f844b85840 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844b85200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4bda0 .functor NOT 1, L_000002f844c487e0, C4<0>, C4<0>, C4<0>;
L_000002f844d4b2b0 .functor AND 1, L_000002f844d4bda0, L_000002f844c47660, C4<1>, C4<1>;
L_000002f844d4b4e0 .functor NOT 1, L_000002f844c487e0, C4<0>, C4<0>, C4<0>;
L_000002f844d4be10 .functor AND 1, L_000002f844d4b4e0, L_000002f844c48ce0, C4<1>, C4<1>;
L_000002f844d4aa60 .functor OR 1, L_000002f844d4b2b0, L_000002f844d4be10, C4<0>, C4<0>;
L_000002f844d4b940 .functor AND 1, L_000002f844c47660, L_000002f844c48ce0, C4<1>, C4<1>;
L_000002f844d4b160 .functor OR 1, L_000002f844d4aa60, L_000002f844d4b940, C4<0>, C4<0>;
L_000002f844d4ade0 .functor XOR 1, L_000002f844c487e0, L_000002f844c47660, C4<0>, C4<0>;
L_000002f844d4bc50 .functor XOR 1, L_000002f844d4ade0, L_000002f844c48ce0, C4<0>, C4<0>;
v000002f844ad3a40_0 .net "Debe", 0 0, L_000002f844d4b160;  1 drivers
v000002f844ad2140_0 .net "Din", 0 0, L_000002f844c48ce0;  1 drivers
v000002f844ad2280_0 .net "Dout", 0 0, L_000002f844d4bc50;  1 drivers
v000002f844ad2320_0 .net "Ri", 0 0, L_000002f844c47660;  1 drivers
v000002f844ad44e0_0 .net "Si", 0 0, L_000002f844c487e0;  1 drivers
v000002f844ad3040_0 .net *"_ivl_0", 0 0, L_000002f844d4bda0;  1 drivers
v000002f844ad2460_0 .net *"_ivl_10", 0 0, L_000002f844d4b940;  1 drivers
v000002f844ad30e0_0 .net *"_ivl_14", 0 0, L_000002f844d4ade0;  1 drivers
v000002f844ad26e0_0 .net *"_ivl_2", 0 0, L_000002f844d4b2b0;  1 drivers
v000002f844ad3c20_0 .net *"_ivl_4", 0 0, L_000002f844d4b4e0;  1 drivers
v000002f844ad2960_0 .net *"_ivl_6", 0 0, L_000002f844d4be10;  1 drivers
v000002f844ad2a00_0 .net *"_ivl_8", 0 0, L_000002f844d4aa60;  1 drivers
S_000002f844b86b00 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844b85200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4ab40 .functor NOT 1, L_000002f844c482e0, C4<0>, C4<0>, C4<0>;
L_000002f844d4b9b0 .functor AND 1, L_000002f844d4ab40, L_000002f844c48c40, C4<1>, C4<1>;
L_000002f844d4b0f0 .functor NOT 1, L_000002f844c482e0, C4<0>, C4<0>, C4<0>;
L_000002f844d4bf60 .functor AND 1, L_000002f844d4b0f0, L_000002f844c47a20, C4<1>, C4<1>;
L_000002f844d4ac90 .functor OR 1, L_000002f844d4b9b0, L_000002f844d4bf60, C4<0>, C4<0>;
L_000002f844d4ba20 .functor AND 1, L_000002f844c48c40, L_000002f844c47a20, C4<1>, C4<1>;
L_000002f844d4b860 .functor OR 1, L_000002f844d4ac90, L_000002f844d4ba20, C4<0>, C4<0>;
L_000002f844d4b400 .functor XOR 1, L_000002f844c482e0, L_000002f844c48c40, C4<0>, C4<0>;
L_000002f844d4be80 .functor XOR 1, L_000002f844d4b400, L_000002f844c47a20, C4<0>, C4<0>;
v000002f844ad3ae0_0 .net "Debe", 0 0, L_000002f844d4b860;  1 drivers
v000002f844ad34a0_0 .net "Din", 0 0, L_000002f844c47a20;  1 drivers
v000002f844ad2aa0_0 .net "Dout", 0 0, L_000002f844d4be80;  1 drivers
v000002f844ad3d60_0 .net "Ri", 0 0, L_000002f844c48c40;  1 drivers
v000002f844ad3180_0 .net "Si", 0 0, L_000002f844c482e0;  1 drivers
v000002f844ad3220_0 .net *"_ivl_0", 0 0, L_000002f844d4ab40;  1 drivers
v000002f844ad3540_0 .net *"_ivl_10", 0 0, L_000002f844d4ba20;  1 drivers
v000002f844ad6ec0_0 .net *"_ivl_14", 0 0, L_000002f844d4b400;  1 drivers
v000002f844ad57a0_0 .net *"_ivl_2", 0 0, L_000002f844d4b9b0;  1 drivers
v000002f844ad5d40_0 .net *"_ivl_4", 0 0, L_000002f844d4b0f0;  1 drivers
v000002f844ad62e0_0 .net *"_ivl_6", 0 0, L_000002f844d4bf60;  1 drivers
v000002f844ad6560_0 .net *"_ivl_8", 0 0, L_000002f844d4ac90;  1 drivers
S_000002f844b85070 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a40030 .param/l "i" 0 5 168, +C4<01000>;
S_000002f844b86970 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844b85070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4c0b0 .functor NOT 1, L_000002f844c47700, C4<0>, C4<0>, C4<0>;
L_000002f844d4c040 .functor AND 1, L_000002f844d4c0b0, L_000002f844c49500, C4<1>, C4<1>;
L_000002f844d4c120 .functor NOT 1, L_000002f844c47700, C4<0>, C4<0>, C4<0>;
L_000002f844d4b710 .functor AND 1, L_000002f844d4c120, L_000002f844c491e0, C4<1>, C4<1>;
L_000002f844d4b390 .functor OR 1, L_000002f844d4c040, L_000002f844d4b710, C4<0>, C4<0>;
L_000002f844d4afa0 .functor AND 1, L_000002f844c49500, L_000002f844c491e0, C4<1>, C4<1>;
L_000002f844d4ac20 .functor OR 1, L_000002f844d4b390, L_000002f844d4afa0, C4<0>, C4<0>;
L_000002f844d4b8d0 .functor XOR 1, L_000002f844c47700, L_000002f844c49500, C4<0>, C4<0>;
L_000002f844d4abb0 .functor XOR 1, L_000002f844d4b8d0, L_000002f844c491e0, C4<0>, C4<0>;
v000002f844ad61a0_0 .net "Debe", 0 0, L_000002f844d4ac20;  1 drivers
v000002f844ad5840_0 .net "Din", 0 0, L_000002f844c491e0;  1 drivers
v000002f844ad4da0_0 .net "Dout", 0 0, L_000002f844d4abb0;  1 drivers
v000002f844ad6f60_0 .net "Ri", 0 0, L_000002f844c49500;  1 drivers
v000002f844ad4ee0_0 .net "Si", 0 0, L_000002f844c47700;  1 drivers
v000002f844ad5a20_0 .net *"_ivl_0", 0 0, L_000002f844d4c0b0;  1 drivers
v000002f844ad6d80_0 .net *"_ivl_10", 0 0, L_000002f844d4afa0;  1 drivers
v000002f844ad6a60_0 .net *"_ivl_14", 0 0, L_000002f844d4b8d0;  1 drivers
v000002f844ad49e0_0 .net *"_ivl_2", 0 0, L_000002f844d4c040;  1 drivers
v000002f844ad6600_0 .net *"_ivl_4", 0 0, L_000002f844d4c120;  1 drivers
v000002f844ad6100_0 .net *"_ivl_6", 0 0, L_000002f844d4b710;  1 drivers
v000002f844ad5520_0 .net *"_ivl_8", 0 0, L_000002f844d4b390;  1 drivers
S_000002f844b85390 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844b85070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4ad00 .functor NOT 1, L_000002f844c496e0, C4<0>, C4<0>, C4<0>;
L_000002f844d4b470 .functor AND 1, L_000002f844d4ad00, L_000002f844c48420, C4<1>, C4<1>;
L_000002f844d4ad70 .functor NOT 1, L_000002f844c496e0, C4<0>, C4<0>, C4<0>;
L_000002f844d4aec0 .functor AND 1, L_000002f844d4ad70, L_000002f844c481a0, C4<1>, C4<1>;
L_000002f844d4ba90 .functor OR 1, L_000002f844d4b470, L_000002f844d4aec0, C4<0>, C4<0>;
L_000002f844d4bb00 .functor AND 1, L_000002f844c48420, L_000002f844c481a0, C4<1>, C4<1>;
L_000002f844d4ae50 .functor OR 1, L_000002f844d4ba90, L_000002f844d4bb00, C4<0>, C4<0>;
L_000002f844d4b550 .functor XOR 1, L_000002f844c496e0, L_000002f844c48420, C4<0>, C4<0>;
L_000002f844d4af30 .functor XOR 1, L_000002f844d4b550, L_000002f844c481a0, C4<0>, C4<0>;
v000002f844ad5f20_0 .net "Debe", 0 0, L_000002f844d4ae50;  1 drivers
v000002f844ad66a0_0 .net "Din", 0 0, L_000002f844c481a0;  1 drivers
v000002f844ad53e0_0 .net "Dout", 0 0, L_000002f844d4af30;  1 drivers
v000002f844ad4e40_0 .net "Ri", 0 0, L_000002f844c48420;  1 drivers
v000002f844ad6b00_0 .net "Si", 0 0, L_000002f844c496e0;  1 drivers
v000002f844ad5de0_0 .net *"_ivl_0", 0 0, L_000002f844d4ad00;  1 drivers
v000002f844ad6ce0_0 .net *"_ivl_10", 0 0, L_000002f844d4bb00;  1 drivers
v000002f844ad5200_0 .net *"_ivl_14", 0 0, L_000002f844d4b550;  1 drivers
v000002f844ad5160_0 .net *"_ivl_2", 0 0, L_000002f844d4b470;  1 drivers
v000002f844ad6380_0 .net *"_ivl_4", 0 0, L_000002f844d4ad70;  1 drivers
v000002f844ad6240_0 .net *"_ivl_6", 0 0, L_000002f844d4aec0;  1 drivers
v000002f844ad6c40_0 .net *"_ivl_8", 0 0, L_000002f844d4ba90;  1 drivers
S_000002f844b86330 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a3fdb0 .param/l "i" 0 5 168, +C4<01001>;
S_000002f844b861a0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844b86330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4b5c0 .functor NOT 1, L_000002f844c47de0, C4<0>, C4<0>, C4<0>;
L_000002f844d4c350 .functor AND 1, L_000002f844d4b5c0, L_000002f844c48d80, C4<1>, C4<1>;
L_000002f844d4bb70 .functor NOT 1, L_000002f844c47de0, C4<0>, C4<0>, C4<0>;
L_000002f844d4b010 .functor AND 1, L_000002f844d4bb70, L_000002f844c486a0, C4<1>, C4<1>;
L_000002f844d4b320 .functor OR 1, L_000002f844d4c350, L_000002f844d4b010, C4<0>, C4<0>;
L_000002f844d4bef0 .functor AND 1, L_000002f844c48d80, L_000002f844c486a0, C4<1>, C4<1>;
L_000002f844d4b080 .functor OR 1, L_000002f844d4b320, L_000002f844d4bef0, C4<0>, C4<0>;
L_000002f844d4bfd0 .functor XOR 1, L_000002f844c47de0, L_000002f844c48d80, C4<0>, C4<0>;
L_000002f844d4c200 .functor XOR 1, L_000002f844d4bfd0, L_000002f844c486a0, C4<0>, C4<0>;
v000002f844ad5480_0 .net "Debe", 0 0, L_000002f844d4b080;  1 drivers
v000002f844ad6420_0 .net "Din", 0 0, L_000002f844c486a0;  1 drivers
v000002f844ad5c00_0 .net "Dout", 0 0, L_000002f844d4c200;  1 drivers
v000002f844ad6e20_0 .net "Ri", 0 0, L_000002f844c48d80;  1 drivers
v000002f844ad5e80_0 .net "Si", 0 0, L_000002f844c47de0;  1 drivers
v000002f844ad64c0_0 .net *"_ivl_0", 0 0, L_000002f844d4b5c0;  1 drivers
v000002f844ad6740_0 .net *"_ivl_10", 0 0, L_000002f844d4bef0;  1 drivers
v000002f844ad5fc0_0 .net *"_ivl_14", 0 0, L_000002f844d4bfd0;  1 drivers
v000002f844ad69c0_0 .net *"_ivl_2", 0 0, L_000002f844d4c350;  1 drivers
v000002f844ad55c0_0 .net *"_ivl_4", 0 0, L_000002f844d4bb70;  1 drivers
v000002f844ad67e0_0 .net *"_ivl_6", 0 0, L_000002f844d4b010;  1 drivers
v000002f844ad6880_0 .net *"_ivl_8", 0 0, L_000002f844d4b320;  1 drivers
S_000002f844b85520 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844b86330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4b630 .functor NOT 1, L_000002f844c48380, C4<0>, C4<0>, C4<0>;
L_000002f844d4c190 .functor AND 1, L_000002f844d4b630, L_000002f844c49820, C4<1>, C4<1>;
L_000002f844d4b780 .functor NOT 1, L_000002f844c48380, C4<0>, C4<0>, C4<0>;
L_000002f844d4b1d0 .functor AND 1, L_000002f844d4b780, L_000002f844c47ac0, C4<1>, C4<1>;
L_000002f844d4b240 .functor OR 1, L_000002f844d4c190, L_000002f844d4b1d0, C4<0>, C4<0>;
L_000002f844d4c3c0 .functor AND 1, L_000002f844c49820, L_000002f844c47ac0, C4<1>, C4<1>;
L_000002f844d4b7f0 .functor OR 1, L_000002f844d4b240, L_000002f844d4c3c0, C4<0>, C4<0>;
L_000002f844d4c270 .functor XOR 1, L_000002f844c48380, L_000002f844c49820, C4<0>, C4<0>;
L_000002f844d4c2e0 .functor XOR 1, L_000002f844d4c270, L_000002f844c47ac0, C4<0>, C4<0>;
v000002f844ad7000_0 .net "Debe", 0 0, L_000002f844d4b7f0;  1 drivers
v000002f844ad6920_0 .net "Din", 0 0, L_000002f844c47ac0;  1 drivers
v000002f844ad5340_0 .net "Dout", 0 0, L_000002f844d4c2e0;  1 drivers
v000002f844ad58e0_0 .net "Ri", 0 0, L_000002f844c49820;  1 drivers
v000002f844ad6ba0_0 .net "Si", 0 0, L_000002f844c48380;  1 drivers
v000002f844ad4a80_0 .net *"_ivl_0", 0 0, L_000002f844d4b630;  1 drivers
v000002f844ad48a0_0 .net *"_ivl_10", 0 0, L_000002f844d4c3c0;  1 drivers
v000002f844ad4bc0_0 .net *"_ivl_14", 0 0, L_000002f844d4c270;  1 drivers
v000002f844ad6060_0 .net *"_ivl_2", 0 0, L_000002f844d4c190;  1 drivers
v000002f844ad4940_0 .net *"_ivl_4", 0 0, L_000002f844d4b780;  1 drivers
v000002f844ad4f80_0 .net *"_ivl_6", 0 0, L_000002f844d4b1d0;  1 drivers
v000002f844ad4b20_0 .net *"_ivl_8", 0 0, L_000002f844d4b240;  1 drivers
S_000002f844b856b0 .scope generate, "genblk1[10]" "genblk1[10]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a3f6b0 .param/l "i" 0 5 168, +C4<01010>;
S_000002f844b86650 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844b856b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4a910 .functor NOT 1, L_000002f844c48740, C4<0>, C4<0>, C4<0>;
L_000002f844d4c430 .functor AND 1, L_000002f844d4a910, L_000002f844c490a0, C4<1>, C4<1>;
L_000002f844d4a9f0 .functor NOT 1, L_000002f844c48740, C4<0>, C4<0>, C4<0>;
L_000002f844d4d930 .functor AND 1, L_000002f844d4a9f0, L_000002f844c472a0, C4<1>, C4<1>;
L_000002f844d4d850 .functor OR 1, L_000002f844d4c430, L_000002f844d4d930, C4<0>, C4<0>;
L_000002f844d4cb30 .functor AND 1, L_000002f844c490a0, L_000002f844c472a0, C4<1>, C4<1>;
L_000002f844d4ccf0 .functor OR 1, L_000002f844d4d850, L_000002f844d4cb30, C4<0>, C4<0>;
L_000002f844d4d000 .functor XOR 1, L_000002f844c48740, L_000002f844c490a0, C4<0>, C4<0>;
L_000002f844d4cd60 .functor XOR 1, L_000002f844d4d000, L_000002f844c472a0, C4<0>, C4<0>;
v000002f844ad4c60_0 .net "Debe", 0 0, L_000002f844d4ccf0;  1 drivers
v000002f844ad5ac0_0 .net "Din", 0 0, L_000002f844c472a0;  1 drivers
v000002f844ad4d00_0 .net "Dout", 0 0, L_000002f844d4cd60;  1 drivers
v000002f844ad5980_0 .net "Ri", 0 0, L_000002f844c490a0;  1 drivers
v000002f844ad50c0_0 .net "Si", 0 0, L_000002f844c48740;  1 drivers
v000002f844ad5020_0 .net *"_ivl_0", 0 0, L_000002f844d4a910;  1 drivers
v000002f844ad5660_0 .net *"_ivl_10", 0 0, L_000002f844d4cb30;  1 drivers
v000002f844ad52a0_0 .net *"_ivl_14", 0 0, L_000002f844d4d000;  1 drivers
v000002f844ad5700_0 .net *"_ivl_2", 0 0, L_000002f844d4c430;  1 drivers
v000002f844ad5b60_0 .net *"_ivl_4", 0 0, L_000002f844d4a9f0;  1 drivers
v000002f844ad5ca0_0 .net *"_ivl_6", 0 0, L_000002f844d4d930;  1 drivers
v000002f844ad7d20_0 .net *"_ivl_8", 0 0, L_000002f844d4d850;  1 drivers
S_000002f844b867e0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844b856b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4d230 .functor NOT 1, L_000002f844c495a0, C4<0>, C4<0>, C4<0>;
L_000002f844d4de00 .functor AND 1, L_000002f844d4d230, L_000002f844c49280, C4<1>, C4<1>;
L_000002f844d4dcb0 .functor NOT 1, L_000002f844c495a0, C4<0>, C4<0>, C4<0>;
L_000002f844d4d540 .functor AND 1, L_000002f844d4dcb0, L_000002f844c475c0, C4<1>, C4<1>;
L_000002f844d4d070 .functor OR 1, L_000002f844d4de00, L_000002f844d4d540, C4<0>, C4<0>;
L_000002f844d4d5b0 .functor AND 1, L_000002f844c49280, L_000002f844c475c0, C4<1>, C4<1>;
L_000002f844d4ca50 .functor OR 1, L_000002f844d4d070, L_000002f844d4d5b0, C4<0>, C4<0>;
L_000002f844d4d620 .functor XOR 1, L_000002f844c495a0, L_000002f844c49280, C4<0>, C4<0>;
L_000002f844d4d460 .functor XOR 1, L_000002f844d4d620, L_000002f844c475c0, C4<0>, C4<0>;
v000002f844ad7460_0 .net "Debe", 0 0, L_000002f844d4ca50;  1 drivers
v000002f844ad7640_0 .net "Din", 0 0, L_000002f844c475c0;  1 drivers
v000002f844ad7500_0 .net "Dout", 0 0, L_000002f844d4d460;  1 drivers
v000002f844ad73c0_0 .net "Ri", 0 0, L_000002f844c49280;  1 drivers
v000002f844ad75a0_0 .net "Si", 0 0, L_000002f844c495a0;  1 drivers
v000002f844ad7a00_0 .net *"_ivl_0", 0 0, L_000002f844d4d230;  1 drivers
v000002f844ad7780_0 .net *"_ivl_10", 0 0, L_000002f844d4d5b0;  1 drivers
v000002f844ad7dc0_0 .net *"_ivl_14", 0 0, L_000002f844d4d620;  1 drivers
v000002f844ad7c80_0 .net *"_ivl_2", 0 0, L_000002f844d4de00;  1 drivers
v000002f844ad7e60_0 .net *"_ivl_4", 0 0, L_000002f844d4dcb0;  1 drivers
v000002f844ad76e0_0 .net *"_ivl_6", 0 0, L_000002f844d4d540;  1 drivers
v000002f844ad7f00_0 .net *"_ivl_8", 0 0, L_000002f844d4d070;  1 drivers
S_000002f844b864c0 .scope generate, "genblk1[11]" "genblk1[11]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a3fef0 .param/l "i" 0 5 168, +C4<01011>;
S_000002f844b859d0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844b864c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4cc10 .functor NOT 1, L_000002f844c473e0, C4<0>, C4<0>, C4<0>;
L_000002f844d4de70 .functor AND 1, L_000002f844d4cc10, L_000002f844c48240, C4<1>, C4<1>;
L_000002f844d4d770 .functor NOT 1, L_000002f844c473e0, C4<0>, C4<0>, C4<0>;
L_000002f844d4d7e0 .functor AND 1, L_000002f844d4d770, L_000002f844c47840, C4<1>, C4<1>;
L_000002f844d4c970 .functor OR 1, L_000002f844d4de70, L_000002f844d4d7e0, C4<0>, C4<0>;
L_000002f844d4d2a0 .functor AND 1, L_000002f844c48240, L_000002f844c47840, C4<1>, C4<1>;
L_000002f844d4dd20 .functor OR 1, L_000002f844d4c970, L_000002f844d4d2a0, C4<0>, C4<0>;
L_000002f844d4d9a0 .functor XOR 1, L_000002f844c473e0, L_000002f844c48240, C4<0>, C4<0>;
L_000002f844d4d690 .functor XOR 1, L_000002f844d4d9a0, L_000002f844c47840, C4<0>, C4<0>;
v000002f844ad70a0_0 .net "Debe", 0 0, L_000002f844d4dd20;  1 drivers
v000002f844ad7320_0 .net "Din", 0 0, L_000002f844c47840;  1 drivers
v000002f844ad7be0_0 .net "Dout", 0 0, L_000002f844d4d690;  1 drivers
v000002f844ad7140_0 .net "Ri", 0 0, L_000002f844c48240;  1 drivers
v000002f844ad7820_0 .net "Si", 0 0, L_000002f844c473e0;  1 drivers
v000002f844ad78c0_0 .net *"_ivl_0", 0 0, L_000002f844d4cc10;  1 drivers
v000002f844ad7960_0 .net *"_ivl_10", 0 0, L_000002f844d4d2a0;  1 drivers
v000002f844ad7aa0_0 .net *"_ivl_14", 0 0, L_000002f844d4d9a0;  1 drivers
v000002f844ad71e0_0 .net *"_ivl_2", 0 0, L_000002f844d4de70;  1 drivers
v000002f844ad7280_0 .net *"_ivl_4", 0 0, L_000002f844d4d770;  1 drivers
v000002f844ad7b40_0 .net *"_ivl_6", 0 0, L_000002f844d4d7e0;  1 drivers
v000002f8446948a0_0 .net *"_ivl_8", 0 0, L_000002f844d4c970;  1 drivers
S_000002f844b85b60 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844b864c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4cf20 .functor NOT 1, L_000002f844c477a0, C4<0>, C4<0>, C4<0>;
L_000002f844d4cdd0 .functor AND 1, L_000002f844d4cf20, L_000002f844c47480, C4<1>, C4<1>;
L_000002f844d4d3f0 .functor NOT 1, L_000002f844c477a0, C4<0>, C4<0>, C4<0>;
L_000002f844d4d150 .functor AND 1, L_000002f844d4d3f0, L_000002f844c48880, C4<1>, C4<1>;
L_000002f844d4dee0 .functor OR 1, L_000002f844d4cdd0, L_000002f844d4d150, C4<0>, C4<0>;
L_000002f844d4ceb0 .functor AND 1, L_000002f844c47480, L_000002f844c48880, C4<1>, C4<1>;
L_000002f844d4d700 .functor OR 1, L_000002f844d4dee0, L_000002f844d4ceb0, C4<0>, C4<0>;
L_000002f844d4d4d0 .functor XOR 1, L_000002f844c477a0, L_000002f844c47480, C4<0>, C4<0>;
L_000002f844d4cf90 .functor XOR 1, L_000002f844d4d4d0, L_000002f844c48880, C4<0>, C4<0>;
v000002f844694a80_0 .net "Debe", 0 0, L_000002f844d4d700;  1 drivers
v000002f844694c60_0 .net "Din", 0 0, L_000002f844c48880;  1 drivers
v000002f844693360_0 .net "Dout", 0 0, L_000002f844d4cf90;  1 drivers
v000002f844693540_0 .net "Ri", 0 0, L_000002f844c47480;  1 drivers
v000002f844693ea0_0 .net "Si", 0 0, L_000002f844c477a0;  1 drivers
v000002f844694260_0 .net *"_ivl_0", 0 0, L_000002f844d4cf20;  1 drivers
v000002f844694300_0 .net *"_ivl_10", 0 0, L_000002f844d4ceb0;  1 drivers
v000002f844a5e970_0 .net *"_ivl_14", 0 0, L_000002f844d4d4d0;  1 drivers
v000002f844a5d890_0 .net *"_ivl_2", 0 0, L_000002f844d4cdd0;  1 drivers
v000002f844a65450_0 .net *"_ivl_4", 0 0, L_000002f844d4d3f0;  1 drivers
v000002f844a5c2b0_0 .net *"_ivl_6", 0 0, L_000002f844d4d150;  1 drivers
v000002f8449cc760_0 .net *"_ivl_8", 0 0, L_000002f844d4dee0;  1 drivers
S_000002f844b85cf0 .scope generate, "genblk1[12]" "genblk1[12]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a3f230 .param/l "i" 0 5 168, +C4<01100>;
S_000002f844b85e80 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844b85cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4cc80 .functor NOT 1, L_000002f844c48e20, C4<0>, C4<0>, C4<0>;
L_000002f844d4d0e0 .functor AND 1, L_000002f844d4cc80, L_000002f844c48ec0, C4<1>, C4<1>;
L_000002f844d4d1c0 .functor NOT 1, L_000002f844c48e20, C4<0>, C4<0>, C4<0>;
L_000002f844d4df50 .functor AND 1, L_000002f844d4d1c0, L_000002f844c493c0, C4<1>, C4<1>;
L_000002f844d4d310 .functor OR 1, L_000002f844d4d0e0, L_000002f844d4df50, C4<0>, C4<0>;
L_000002f844d4e0a0 .functor AND 1, L_000002f844c48ec0, L_000002f844c493c0, C4<1>, C4<1>;
L_000002f844d4db60 .functor OR 1, L_000002f844d4d310, L_000002f844d4e0a0, C4<0>, C4<0>;
L_000002f844d4da10 .functor XOR 1, L_000002f844c48e20, L_000002f844c48ec0, C4<0>, C4<0>;
L_000002f844d4d8c0 .functor XOR 1, L_000002f844d4da10, L_000002f844c493c0, C4<0>, C4<0>;
v000002f8449cca80_0 .net "Debe", 0 0, L_000002f844d4db60;  1 drivers
v000002f8449c5820_0 .net "Din", 0 0, L_000002f844c493c0;  1 drivers
v000002f8449c4560_0 .net "Dout", 0 0, L_000002f844d4d8c0;  1 drivers
v000002f844627ec0_0 .net "Ri", 0 0, L_000002f844c48ec0;  1 drivers
v000002f8446280a0_0 .net "Si", 0 0, L_000002f844c48e20;  1 drivers
v000002f8447c49a0_0 .net *"_ivl_0", 0 0, L_000002f844d4cc80;  1 drivers
v000002f8447c51c0_0 .net *"_ivl_10", 0 0, L_000002f844d4e0a0;  1 drivers
v000002f844b9da00_0 .net *"_ivl_14", 0 0, L_000002f844d4da10;  1 drivers
v000002f844b9c600_0 .net *"_ivl_2", 0 0, L_000002f844d4d0e0;  1 drivers
v000002f844b9c420_0 .net *"_ivl_4", 0 0, L_000002f844d4d1c0;  1 drivers
v000002f844b9df00_0 .net *"_ivl_6", 0 0, L_000002f844d4df50;  1 drivers
v000002f844b9ce20_0 .net *"_ivl_8", 0 0, L_000002f844d4d310;  1 drivers
S_000002f844bb8e60 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844b85cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4da80 .functor NOT 1, L_000002f844c48920, C4<0>, C4<0>, C4<0>;
L_000002f844d4daf0 .functor AND 1, L_000002f844d4da80, L_000002f844c484c0, C4<1>, C4<1>;
L_000002f844d4c9e0 .functor NOT 1, L_000002f844c48920, C4<0>, C4<0>, C4<0>;
L_000002f844d4c740 .functor AND 1, L_000002f844d4c9e0, L_000002f844c478e0, C4<1>, C4<1>;
L_000002f844d4ce40 .functor OR 1, L_000002f844d4daf0, L_000002f844d4c740, C4<0>, C4<0>;
L_000002f844d4cba0 .functor AND 1, L_000002f844c484c0, L_000002f844c478e0, C4<1>, C4<1>;
L_000002f844d4dd90 .functor OR 1, L_000002f844d4ce40, L_000002f844d4cba0, C4<0>, C4<0>;
L_000002f844d4dc40 .functor XOR 1, L_000002f844c48920, L_000002f844c484c0, C4<0>, C4<0>;
L_000002f844d4dfc0 .functor XOR 1, L_000002f844d4dc40, L_000002f844c478e0, C4<0>, C4<0>;
v000002f844b9c240_0 .net "Debe", 0 0, L_000002f844d4dd90;  1 drivers
v000002f844b9c9c0_0 .net "Din", 0 0, L_000002f844c478e0;  1 drivers
v000002f844b9dd20_0 .net "Dout", 0 0, L_000002f844d4dfc0;  1 drivers
v000002f844b9e2c0_0 .net "Ri", 0 0, L_000002f844c484c0;  1 drivers
v000002f844b9ddc0_0 .net "Si", 0 0, L_000002f844c48920;  1 drivers
v000002f844b9e220_0 .net *"_ivl_0", 0 0, L_000002f844d4da80;  1 drivers
v000002f844b9dfa0_0 .net *"_ivl_10", 0 0, L_000002f844d4cba0;  1 drivers
v000002f844b9ca60_0 .net *"_ivl_14", 0 0, L_000002f844d4dc40;  1 drivers
v000002f844b9d0a0_0 .net *"_ivl_2", 0 0, L_000002f844d4daf0;  1 drivers
v000002f844b9e5e0_0 .net *"_ivl_4", 0 0, L_000002f844d4c9e0;  1 drivers
v000002f844b9d820_0 .net *"_ivl_6", 0 0, L_000002f844d4c740;  1 drivers
v000002f844b9c7e0_0 .net *"_ivl_8", 0 0, L_000002f844d4ce40;  1 drivers
S_000002f844bb8370 .scope generate, "genblk1[13]" "genblk1[13]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a400f0 .param/l "i" 0 5 168, +C4<01101>;
S_000002f844bb81e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bb8370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4d380 .functor NOT 1, L_000002f844c49140, C4<0>, C4<0>, C4<0>;
L_000002f844d4dbd0 .functor AND 1, L_000002f844d4d380, L_000002f844c49780, C4<1>, C4<1>;
L_000002f844d4e030 .functor NOT 1, L_000002f844c49140, C4<0>, C4<0>, C4<0>;
L_000002f844d4c510 .functor AND 1, L_000002f844d4e030, L_000002f844c48f60, C4<1>, C4<1>;
L_000002f844d4c580 .functor OR 1, L_000002f844d4dbd0, L_000002f844d4c510, C4<0>, C4<0>;
L_000002f844d4c5f0 .functor AND 1, L_000002f844c49780, L_000002f844c48f60, C4<1>, C4<1>;
L_000002f844d4c660 .functor OR 1, L_000002f844d4c580, L_000002f844d4c5f0, C4<0>, C4<0>;
L_000002f844d4c6d0 .functor XOR 1, L_000002f844c49140, L_000002f844c49780, C4<0>, C4<0>;
L_000002f844d4c820 .functor XOR 1, L_000002f844d4c6d0, L_000002f844c48f60, C4<0>, C4<0>;
v000002f844b9db40_0 .net "Debe", 0 0, L_000002f844d4c660;  1 drivers
v000002f844b9c920_0 .net "Din", 0 0, L_000002f844c48f60;  1 drivers
v000002f844b9c2e0_0 .net "Dout", 0 0, L_000002f844d4c820;  1 drivers
v000002f844b9dbe0_0 .net "Ri", 0 0, L_000002f844c49780;  1 drivers
v000002f844b9d6e0_0 .net "Si", 0 0, L_000002f844c49140;  1 drivers
v000002f844b9cb00_0 .net *"_ivl_0", 0 0, L_000002f844d4d380;  1 drivers
v000002f844b9cba0_0 .net *"_ivl_10", 0 0, L_000002f844d4c5f0;  1 drivers
v000002f844b9c100_0 .net *"_ivl_14", 0 0, L_000002f844d4c6d0;  1 drivers
v000002f844b9e400_0 .net *"_ivl_2", 0 0, L_000002f844d4dbd0;  1 drivers
v000002f844b9cc40_0 .net *"_ivl_4", 0 0, L_000002f844d4e030;  1 drivers
v000002f844b9e4a0_0 .net *"_ivl_6", 0 0, L_000002f844d4c510;  1 drivers
v000002f844b9cec0_0 .net *"_ivl_8", 0 0, L_000002f844d4c580;  1 drivers
S_000002f844bb7560 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bb8370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4c7b0 .functor NOT 1, L_000002f844c47fc0, C4<0>, C4<0>, C4<0>;
L_000002f844d4c890 .functor AND 1, L_000002f844d4c7b0, L_000002f844c49000, C4<1>, C4<1>;
L_000002f844d4c900 .functor NOT 1, L_000002f844c47fc0, C4<0>, C4<0>, C4<0>;
L_000002f844d4cac0 .functor AND 1, L_000002f844d4c900, L_000002f844c48560, C4<1>, C4<1>;
L_000002f844d4eea0 .functor OR 1, L_000002f844d4c890, L_000002f844d4cac0, C4<0>, C4<0>;
L_000002f844d4f920 .functor AND 1, L_000002f844c49000, L_000002f844c48560, C4<1>, C4<1>;
L_000002f844d4f530 .functor OR 1, L_000002f844d4eea0, L_000002f844d4f920, C4<0>, C4<0>;
L_000002f844d4f990 .functor XOR 1, L_000002f844c47fc0, L_000002f844c49000, C4<0>, C4<0>;
L_000002f844d4e490 .functor XOR 1, L_000002f844d4f990, L_000002f844c48560, C4<0>, C4<0>;
v000002f844b9c4c0_0 .net "Debe", 0 0, L_000002f844d4f530;  1 drivers
v000002f844b9e180_0 .net "Din", 0 0, L_000002f844c48560;  1 drivers
v000002f844b9d8c0_0 .net "Dout", 0 0, L_000002f844d4e490;  1 drivers
v000002f844b9cce0_0 .net "Ri", 0 0, L_000002f844c49000;  1 drivers
v000002f844b9daa0_0 .net "Si", 0 0, L_000002f844c47fc0;  1 drivers
v000002f844b9e540_0 .net *"_ivl_0", 0 0, L_000002f844d4c7b0;  1 drivers
v000002f844b9d460_0 .net *"_ivl_10", 0 0, L_000002f844d4f920;  1 drivers
v000002f844b9de60_0 .net *"_ivl_14", 0 0, L_000002f844d4f990;  1 drivers
v000002f844b9d3c0_0 .net *"_ivl_2", 0 0, L_000002f844d4c890;  1 drivers
v000002f844b9d320_0 .net *"_ivl_4", 0 0, L_000002f844d4c900;  1 drivers
v000002f844b9d780_0 .net *"_ivl_6", 0 0, L_000002f844d4cac0;  1 drivers
v000002f844b9c380_0 .net *"_ivl_8", 0 0, L_000002f844d4eea0;  1 drivers
S_000002f844bb76f0 .scope generate, "genblk1[14]" "genblk1[14]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a3f4b0 .param/l "i" 0 5 168, +C4<01110>;
S_000002f844bb7d30 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bb76f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4f290 .functor NOT 1, L_000002f844c47b60, C4<0>, C4<0>, C4<0>;
L_000002f844d4eff0 .functor AND 1, L_000002f844d4f290, L_000002f844c470c0, C4<1>, C4<1>;
L_000002f844d4e570 .functor NOT 1, L_000002f844c47b60, C4<0>, C4<0>, C4<0>;
L_000002f844d4fa00 .functor AND 1, L_000002f844d4e570, L_000002f844c48ba0, C4<1>, C4<1>;
L_000002f844d4eab0 .functor OR 1, L_000002f844d4eff0, L_000002f844d4fa00, C4<0>, C4<0>;
L_000002f844d4f140 .functor AND 1, L_000002f844c470c0, L_000002f844c48ba0, C4<1>, C4<1>;
L_000002f844d4f0d0 .functor OR 1, L_000002f844d4eab0, L_000002f844d4f140, C4<0>, C4<0>;
L_000002f844d4f1b0 .functor XOR 1, L_000002f844c47b60, L_000002f844c470c0, C4<0>, C4<0>;
L_000002f844d4e8f0 .functor XOR 1, L_000002f844d4f1b0, L_000002f844c48ba0, C4<0>, C4<0>;
v000002f844b9d500_0 .net "Debe", 0 0, L_000002f844d4f0d0;  1 drivers
v000002f844b9e360_0 .net "Din", 0 0, L_000002f844c48ba0;  1 drivers
v000002f844b9e0e0_0 .net "Dout", 0 0, L_000002f844d4e8f0;  1 drivers
v000002f844b9dc80_0 .net "Ri", 0 0, L_000002f844c470c0;  1 drivers
v000002f844b9cd80_0 .net "Si", 0 0, L_000002f844c47b60;  1 drivers
v000002f844b9e040_0 .net *"_ivl_0", 0 0, L_000002f844d4f290;  1 drivers
v000002f844b9d960_0 .net *"_ivl_10", 0 0, L_000002f844d4f140;  1 drivers
v000002f844b9e680_0 .net *"_ivl_14", 0 0, L_000002f844d4f1b0;  1 drivers
v000002f844b9cf60_0 .net *"_ivl_2", 0 0, L_000002f844d4eff0;  1 drivers
v000002f844b9d280_0 .net *"_ivl_4", 0 0, L_000002f844d4e570;  1 drivers
v000002f844b9e720_0 .net *"_ivl_6", 0 0, L_000002f844d4fa00;  1 drivers
v000002f844b9d5a0_0 .net *"_ivl_8", 0 0, L_000002f844d4eab0;  1 drivers
S_000002f844bb7a10 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bb76f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4fb50 .functor NOT 1, L_000002f844c47160, C4<0>, C4<0>, C4<0>;
L_000002f844d4ed50 .functor AND 1, L_000002f844d4fb50, L_000002f844c47200, C4<1>, C4<1>;
L_000002f844d4edc0 .functor NOT 1, L_000002f844c47160, C4<0>, C4<0>, C4<0>;
L_000002f844d4ece0 .functor AND 1, L_000002f844d4edc0, L_000002f844c489c0, C4<1>, C4<1>;
L_000002f844d4fca0 .functor OR 1, L_000002f844d4ed50, L_000002f844d4ece0, C4<0>, C4<0>;
L_000002f844d4f760 .functor AND 1, L_000002f844c47200, L_000002f844c489c0, C4<1>, C4<1>;
L_000002f844d4f5a0 .functor OR 1, L_000002f844d4fca0, L_000002f844d4f760, C4<0>, C4<0>;
L_000002f844d4fa70 .functor XOR 1, L_000002f844c47160, L_000002f844c47200, C4<0>, C4<0>;
L_000002f844d4e110 .functor XOR 1, L_000002f844d4fa70, L_000002f844c489c0, C4<0>, C4<0>;
v000002f844b9e7c0_0 .net "Debe", 0 0, L_000002f844d4f5a0;  1 drivers
v000002f844b9d640_0 .net "Din", 0 0, L_000002f844c489c0;  1 drivers
v000002f844b9e860_0 .net "Dout", 0 0, L_000002f844d4e110;  1 drivers
v000002f844b9c560_0 .net "Ri", 0 0, L_000002f844c47200;  1 drivers
v000002f844b9c1a0_0 .net "Si", 0 0, L_000002f844c47160;  1 drivers
v000002f844b9d000_0 .net *"_ivl_0", 0 0, L_000002f844d4fb50;  1 drivers
v000002f844b9c6a0_0 .net *"_ivl_10", 0 0, L_000002f844d4f760;  1 drivers
v000002f844b9c740_0 .net *"_ivl_14", 0 0, L_000002f844d4fa70;  1 drivers
v000002f844b9c880_0 .net *"_ivl_2", 0 0, L_000002f844d4ed50;  1 drivers
v000002f844b9d140_0 .net *"_ivl_4", 0 0, L_000002f844d4edc0;  1 drivers
v000002f844b9d1e0_0 .net *"_ivl_6", 0 0, L_000002f844d4ece0;  1 drivers
v000002f844ba03e0_0 .net *"_ivl_8", 0 0, L_000002f844d4fca0;  1 drivers
S_000002f844bb7880 .scope generate, "genblk1[15]" "genblk1[15]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a3f530 .param/l "i" 0 5 168, +C4<01111>;
S_000002f844bb7ec0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bb7880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4eb90 .functor NOT 1, L_000002f844c47980, C4<0>, C4<0>, C4<0>;
L_000002f844d4eb20 .functor AND 1, L_000002f844d4eb90, L_000002f844c48a60, C4<1>, C4<1>;
L_000002f844d4ee30 .functor NOT 1, L_000002f844c47980, C4<0>, C4<0>, C4<0>;
L_000002f844d4f220 .functor AND 1, L_000002f844d4ee30, L_000002f844c48600, C4<1>, C4<1>;
L_000002f844d4e260 .functor OR 1, L_000002f844d4eb20, L_000002f844d4f220, C4<0>, C4<0>;
L_000002f844d4f680 .functor AND 1, L_000002f844c48a60, L_000002f844c48600, C4<1>, C4<1>;
L_000002f844d4f060 .functor OR 1, L_000002f844d4e260, L_000002f844d4f680, C4<0>, C4<0>;
L_000002f844d4f300 .functor XOR 1, L_000002f844c47980, L_000002f844c48a60, C4<0>, C4<0>;
L_000002f844d4e500 .functor XOR 1, L_000002f844d4f300, L_000002f844c48600, C4<0>, C4<0>;
v000002f844b9fda0_0 .net "Debe", 0 0, L_000002f844d4f060;  1 drivers
v000002f844ba0340_0 .net "Din", 0 0, L_000002f844c48600;  1 drivers
v000002f844ba05c0_0 .net "Dout", 0 0, L_000002f844d4e500;  1 drivers
v000002f844b9fee0_0 .net "Ri", 0 0, L_000002f844c48a60;  1 drivers
v000002f844b9f6c0_0 .net "Si", 0 0, L_000002f844c47980;  1 drivers
v000002f844b9efe0_0 .net *"_ivl_0", 0 0, L_000002f844d4eb90;  1 drivers
v000002f844ba0480_0 .net *"_ivl_10", 0 0, L_000002f844d4f680;  1 drivers
v000002f844b9f800_0 .net *"_ivl_14", 0 0, L_000002f844d4f300;  1 drivers
v000002f844ba0520_0 .net *"_ivl_2", 0 0, L_000002f844d4eb20;  1 drivers
v000002f844ba0200_0 .net *"_ivl_4", 0 0, L_000002f844d4ee30;  1 drivers
v000002f844b9f8a0_0 .net *"_ivl_6", 0 0, L_000002f844d4f220;  1 drivers
v000002f844b9ee00_0 .net *"_ivl_8", 0 0, L_000002f844d4e260;  1 drivers
S_000002f844bb7ba0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bb7880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4f370 .functor NOT 1, L_000002f844c47c00, C4<0>, C4<0>, C4<0>;
L_000002f844d4f3e0 .functor AND 1, L_000002f844d4f370, L_000002f844c47340, C4<1>, C4<1>;
L_000002f844d4fae0 .functor NOT 1, L_000002f844c47c00, C4<0>, C4<0>, C4<0>;
L_000002f844d4e2d0 .functor AND 1, L_000002f844d4fae0, L_000002f844c48b00, C4<1>, C4<1>;
L_000002f844d4e5e0 .functor OR 1, L_000002f844d4f3e0, L_000002f844d4e2d0, C4<0>, C4<0>;
L_000002f844d4fc30 .functor AND 1, L_000002f844c47340, L_000002f844c48b00, C4<1>, C4<1>;
L_000002f844d4e880 .functor OR 1, L_000002f844d4e5e0, L_000002f844d4fc30, C4<0>, C4<0>;
L_000002f844d4ea40 .functor XOR 1, L_000002f844c47c00, L_000002f844c47340, C4<0>, C4<0>;
L_000002f844d4f450 .functor XOR 1, L_000002f844d4ea40, L_000002f844c48b00, C4<0>, C4<0>;
v000002f844ba0ac0_0 .net "Debe", 0 0, L_000002f844d4e880;  1 drivers
v000002f844b9ea40_0 .net "Din", 0 0, L_000002f844c48b00;  1 drivers
v000002f844ba02a0_0 .net "Dout", 0 0, L_000002f844d4f450;  1 drivers
v000002f844b9ec20_0 .net "Ri", 0 0, L_000002f844c47340;  1 drivers
v000002f844ba0e80_0 .net "Si", 0 0, L_000002f844c47c00;  1 drivers
v000002f844b9ed60_0 .net *"_ivl_0", 0 0, L_000002f844d4f370;  1 drivers
v000002f844b9f260_0 .net *"_ivl_10", 0 0, L_000002f844d4fc30;  1 drivers
v000002f844ba0700_0 .net *"_ivl_14", 0 0, L_000002f844d4ea40;  1 drivers
v000002f844b9ef40_0 .net *"_ivl_2", 0 0, L_000002f844d4f3e0;  1 drivers
v000002f844b9ff80_0 .net *"_ivl_4", 0 0, L_000002f844d4fae0;  1 drivers
v000002f844b9f1c0_0 .net *"_ivl_6", 0 0, L_000002f844d4e2d0;  1 drivers
v000002f844b9f080_0 .net *"_ivl_8", 0 0, L_000002f844d4e5e0;  1 drivers
S_000002f844bb8050 .scope generate, "genblk1[16]" "genblk1[16]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a404b0 .param/l "i" 0 5 168, +C4<010000>;
S_000002f844bb8500 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bb8050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4ef10 .functor NOT 1, L_000002f844c47520, C4<0>, C4<0>, C4<0>;
L_000002f844d4ec00 .functor AND 1, L_000002f844d4ef10, L_000002f844c47ca0, C4<1>, C4<1>;
L_000002f844d4f4c0 .functor NOT 1, L_000002f844c47520, C4<0>, C4<0>, C4<0>;
L_000002f844d4f6f0 .functor AND 1, L_000002f844d4f4c0, L_000002f844c47d40, C4<1>, C4<1>;
L_000002f844d4ec70 .functor OR 1, L_000002f844d4ec00, L_000002f844d4f6f0, C4<0>, C4<0>;
L_000002f844d4f610 .functor AND 1, L_000002f844c47ca0, L_000002f844c47d40, C4<1>, C4<1>;
L_000002f844d4f7d0 .functor OR 1, L_000002f844d4ec70, L_000002f844d4f610, C4<0>, C4<0>;
L_000002f844d4ef80 .functor XOR 1, L_000002f844c47520, L_000002f844c47ca0, C4<0>, C4<0>;
L_000002f844d4e810 .functor XOR 1, L_000002f844d4ef80, L_000002f844c47d40, C4<0>, C4<0>;
v000002f844ba0020_0 .net "Debe", 0 0, L_000002f844d4f7d0;  1 drivers
v000002f844ba1060_0 .net "Din", 0 0, L_000002f844c47d40;  1 drivers
v000002f844b9f300_0 .net "Dout", 0 0, L_000002f844d4e810;  1 drivers
v000002f844ba07a0_0 .net "Ri", 0 0, L_000002f844c47ca0;  1 drivers
v000002f844b9f3a0_0 .net "Si", 0 0, L_000002f844c47520;  1 drivers
v000002f844ba0660_0 .net *"_ivl_0", 0 0, L_000002f844d4ef10;  1 drivers
v000002f844ba0b60_0 .net *"_ivl_10", 0 0, L_000002f844d4f610;  1 drivers
v000002f844b9f440_0 .net *"_ivl_14", 0 0, L_000002f844d4ef80;  1 drivers
v000002f844b9eae0_0 .net *"_ivl_2", 0 0, L_000002f844d4ec00;  1 drivers
v000002f844ba0840_0 .net *"_ivl_4", 0 0, L_000002f844d4f4c0;  1 drivers
v000002f844b9f4e0_0 .net *"_ivl_6", 0 0, L_000002f844d4f6f0;  1 drivers
v000002f844ba0c00_0 .net *"_ivl_8", 0 0, L_000002f844d4ec70;  1 drivers
S_000002f844bb8690 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bb8050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4f8b0 .functor NOT 1, L_000002f844c47e80, C4<0>, C4<0>, C4<0>;
L_000002f844d4f840 .functor AND 1, L_000002f844d4f8b0, L_000002f844c48060, C4<1>, C4<1>;
L_000002f844d4fbc0 .functor NOT 1, L_000002f844c47e80, C4<0>, C4<0>, C4<0>;
L_000002f844d4e180 .functor AND 1, L_000002f844d4fbc0, L_000002f844c48100, C4<1>, C4<1>;
L_000002f844d4e1f0 .functor OR 1, L_000002f844d4f840, L_000002f844d4e180, C4<0>, C4<0>;
L_000002f844d4e7a0 .functor AND 1, L_000002f844c48060, L_000002f844c48100, C4<1>, C4<1>;
L_000002f844d4e420 .functor OR 1, L_000002f844d4e1f0, L_000002f844d4e7a0, C4<0>, C4<0>;
L_000002f844d4e340 .functor XOR 1, L_000002f844c47e80, L_000002f844c48060, C4<0>, C4<0>;
L_000002f844d4e3b0 .functor XOR 1, L_000002f844d4e340, L_000002f844c48100, C4<0>, C4<0>;
v000002f844ba0ca0_0 .net "Debe", 0 0, L_000002f844d4e420;  1 drivers
v000002f844ba00c0_0 .net "Din", 0 0, L_000002f844c48100;  1 drivers
v000002f844b9f760_0 .net "Dout", 0 0, L_000002f844d4e3b0;  1 drivers
v000002f844ba08e0_0 .net "Ri", 0 0, L_000002f844c48060;  1 drivers
v000002f844ba0980_0 .net "Si", 0 0, L_000002f844c47e80;  1 drivers
v000002f844ba0160_0 .net *"_ivl_0", 0 0, L_000002f844d4f8b0;  1 drivers
v000002f844b9f580_0 .net *"_ivl_10", 0 0, L_000002f844d4e7a0;  1 drivers
v000002f844ba0fc0_0 .net *"_ivl_14", 0 0, L_000002f844d4e340;  1 drivers
v000002f844b9eea0_0 .net *"_ivl_2", 0 0, L_000002f844d4f840;  1 drivers
v000002f844b9f120_0 .net *"_ivl_4", 0 0, L_000002f844d4fbc0;  1 drivers
v000002f844b9f620_0 .net *"_ivl_6", 0 0, L_000002f844d4e180;  1 drivers
v000002f844b9f940_0 .net *"_ivl_8", 0 0, L_000002f844d4e1f0;  1 drivers
S_000002f844bb8820 .scope generate, "genblk1[17]" "genblk1[17]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a405f0 .param/l "i" 0 5 168, +C4<010001>;
S_000002f844bb8cd0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bb8820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4e650 .functor NOT 1, L_000002f844d60d80, C4<0>, C4<0>, C4<0>;
L_000002f844d4e6c0 .functor AND 1, L_000002f844d4e650, L_000002f844d5fe80, C4<1>, C4<1>;
L_000002f844d4e730 .functor NOT 1, L_000002f844d60d80, C4<0>, C4<0>, C4<0>;
L_000002f844d4e960 .functor AND 1, L_000002f844d4e730, L_000002f844d5fca0, C4<1>, C4<1>;
L_000002f844d4e9d0 .functor OR 1, L_000002f844d4e6c0, L_000002f844d4e960, C4<0>, C4<0>;
L_000002f844d50f00 .functor AND 1, L_000002f844d5fe80, L_000002f844d5fca0, C4<1>, C4<1>;
L_000002f844d514b0 .functor OR 1, L_000002f844d4e9d0, L_000002f844d50f00, C4<0>, C4<0>;
L_000002f844d51600 .functor XOR 1, L_000002f844d60d80, L_000002f844d5fe80, C4<0>, C4<0>;
L_000002f844d50090 .functor XOR 1, L_000002f844d51600, L_000002f844d5fca0, C4<0>, C4<0>;
v000002f844ba0a20_0 .net "Debe", 0 0, L_000002f844d514b0;  1 drivers
v000002f844b9ecc0_0 .net "Din", 0 0, L_000002f844d5fca0;  1 drivers
v000002f844b9fb20_0 .net "Dout", 0 0, L_000002f844d50090;  1 drivers
v000002f844ba0d40_0 .net "Ri", 0 0, L_000002f844d5fe80;  1 drivers
v000002f844ba0de0_0 .net "Si", 0 0, L_000002f844d60d80;  1 drivers
v000002f844b9f9e0_0 .net *"_ivl_0", 0 0, L_000002f844d4e650;  1 drivers
v000002f844b9fa80_0 .net *"_ivl_10", 0 0, L_000002f844d50f00;  1 drivers
v000002f844ba0f20_0 .net *"_ivl_14", 0 0, L_000002f844d51600;  1 drivers
v000002f844b9e900_0 .net *"_ivl_2", 0 0, L_000002f844d4e6c0;  1 drivers
v000002f844b9eb80_0 .net *"_ivl_4", 0 0, L_000002f844d4e730;  1 drivers
v000002f844b9fbc0_0 .net *"_ivl_6", 0 0, L_000002f844d4e960;  1 drivers
v000002f844b9e9a0_0 .net *"_ivl_8", 0 0, L_000002f844d4e9d0;  1 drivers
S_000002f844bb89b0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bb8820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4fd80 .functor NOT 1, L_000002f844d60560, C4<0>, C4<0>, C4<0>;
L_000002f844d50170 .functor AND 1, L_000002f844d4fd80, L_000002f844d5f520, C4<1>, C4<1>;
L_000002f844d50790 .functor NOT 1, L_000002f844d60560, C4<0>, C4<0>, C4<0>;
L_000002f844d504f0 .functor AND 1, L_000002f844d50790, L_000002f844d5f480, C4<1>, C4<1>;
L_000002f844d50aa0 .functor OR 1, L_000002f844d50170, L_000002f844d504f0, C4<0>, C4<0>;
L_000002f844d510c0 .functor AND 1, L_000002f844d5f520, L_000002f844d5f480, C4<1>, C4<1>;
L_000002f844d4fdf0 .functor OR 1, L_000002f844d50aa0, L_000002f844d510c0, C4<0>, C4<0>;
L_000002f844d4fe60 .functor XOR 1, L_000002f844d60560, L_000002f844d5f520, C4<0>, C4<0>;
L_000002f844d508e0 .functor XOR 1, L_000002f844d4fe60, L_000002f844d5f480, C4<0>, C4<0>;
v000002f844b9fc60_0 .net "Debe", 0 0, L_000002f844d4fdf0;  1 drivers
v000002f844b9fd00_0 .net "Din", 0 0, L_000002f844d5f480;  1 drivers
v000002f844b9fe40_0 .net "Dout", 0 0, L_000002f844d508e0;  1 drivers
v000002f844ba2280_0 .net "Ri", 0 0, L_000002f844d5f520;  1 drivers
v000002f844ba23c0_0 .net "Si", 0 0, L_000002f844d60560;  1 drivers
v000002f844ba26e0_0 .net *"_ivl_0", 0 0, L_000002f844d4fd80;  1 drivers
v000002f844ba11a0_0 .net *"_ivl_10", 0 0, L_000002f844d510c0;  1 drivers
v000002f844ba3400_0 .net *"_ivl_14", 0 0, L_000002f844d4fe60;  1 drivers
v000002f844ba1c40_0 .net *"_ivl_2", 0 0, L_000002f844d50170;  1 drivers
v000002f844ba28c0_0 .net *"_ivl_4", 0 0, L_000002f844d50790;  1 drivers
v000002f844ba2780_0 .net *"_ivl_6", 0 0, L_000002f844d504f0;  1 drivers
v000002f844ba1b00_0 .net *"_ivl_8", 0 0, L_000002f844d50aa0;  1 drivers
S_000002f844bb8b40 .scope generate, "genblk1[18]" "genblk1[18]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a407f0 .param/l "i" 0 5 168, +C4<010010>;
S_000002f844bb70b0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bb8b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4fed0 .functor NOT 1, L_000002f844d5eb20, C4<0>, C4<0>, C4<0>;
L_000002f844d50100 .functor AND 1, L_000002f844d4fed0, L_000002f844d60ce0, C4<1>, C4<1>;
L_000002f844d50020 .functor NOT 1, L_000002f844d5eb20, C4<0>, C4<0>, C4<0>;
L_000002f844d50870 .functor AND 1, L_000002f844d50020, L_000002f844d60a60, C4<1>, C4<1>;
L_000002f844d501e0 .functor OR 1, L_000002f844d50100, L_000002f844d50870, C4<0>, C4<0>;
L_000002f844d51210 .functor AND 1, L_000002f844d60ce0, L_000002f844d60a60, C4<1>, C4<1>;
L_000002f844d50b80 .functor OR 1, L_000002f844d501e0, L_000002f844d51210, C4<0>, C4<0>;
L_000002f844d50480 .functor XOR 1, L_000002f844d5eb20, L_000002f844d60ce0, C4<0>, C4<0>;
L_000002f844d51590 .functor XOR 1, L_000002f844d50480, L_000002f844d60a60, C4<0>, C4<0>;
v000002f844ba1240_0 .net "Debe", 0 0, L_000002f844d50b80;  1 drivers
v000002f844ba2be0_0 .net "Din", 0 0, L_000002f844d60a60;  1 drivers
v000002f844ba25a0_0 .net "Dout", 0 0, L_000002f844d51590;  1 drivers
v000002f844ba2640_0 .net "Ri", 0 0, L_000002f844d60ce0;  1 drivers
v000002f844ba2c80_0 .net "Si", 0 0, L_000002f844d5eb20;  1 drivers
v000002f844ba2e60_0 .net *"_ivl_0", 0 0, L_000002f844d4fed0;  1 drivers
v000002f844ba1d80_0 .net *"_ivl_10", 0 0, L_000002f844d51210;  1 drivers
v000002f844ba2b40_0 .net *"_ivl_14", 0 0, L_000002f844d50480;  1 drivers
v000002f844ba2a00_0 .net *"_ivl_2", 0 0, L_000002f844d50100;  1 drivers
v000002f844ba1e20_0 .net *"_ivl_4", 0 0, L_000002f844d50020;  1 drivers
v000002f844ba3860_0 .net *"_ivl_6", 0 0, L_000002f844d50870;  1 drivers
v000002f844ba2f00_0 .net *"_ivl_8", 0 0, L_000002f844d501e0;  1 drivers
S_000002f844bb7240 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bb8b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d50250 .functor NOT 1, L_000002f844d60060, C4<0>, C4<0>, C4<0>;
L_000002f844d50f70 .functor AND 1, L_000002f844d50250, L_000002f844d60ba0, C4<1>, C4<1>;
L_000002f844d50b10 .functor NOT 1, L_000002f844d60060, C4<0>, C4<0>, C4<0>;
L_000002f844d50fe0 .functor AND 1, L_000002f844d50b10, L_000002f844d60ec0, C4<1>, C4<1>;
L_000002f844d502c0 .functor OR 1, L_000002f844d50f70, L_000002f844d50fe0, C4<0>, C4<0>;
L_000002f844d50560 .functor AND 1, L_000002f844d60ba0, L_000002f844d60ec0, C4<1>, C4<1>;
L_000002f844d50bf0 .functor OR 1, L_000002f844d502c0, L_000002f844d50560, C4<0>, C4<0>;
L_000002f844d51130 .functor XOR 1, L_000002f844d60060, L_000002f844d60ba0, C4<0>, C4<0>;
L_000002f844d50330 .functor XOR 1, L_000002f844d51130, L_000002f844d60ec0, C4<0>, C4<0>;
v000002f844ba1ce0_0 .net "Debe", 0 0, L_000002f844d50bf0;  1 drivers
v000002f844ba2960_0 .net "Din", 0 0, L_000002f844d60ec0;  1 drivers
v000002f844ba2460_0 .net "Dout", 0 0, L_000002f844d50330;  1 drivers
v000002f844ba35e0_0 .net "Ri", 0 0, L_000002f844d60ba0;  1 drivers
v000002f844ba2820_0 .net "Si", 0 0, L_000002f844d60060;  1 drivers
v000002f844ba2d20_0 .net *"_ivl_0", 0 0, L_000002f844d50250;  1 drivers
v000002f844ba2dc0_0 .net *"_ivl_10", 0 0, L_000002f844d50560;  1 drivers
v000002f844ba2aa0_0 .net *"_ivl_14", 0 0, L_000002f844d51130;  1 drivers
v000002f844ba3220_0 .net *"_ivl_2", 0 0, L_000002f844d50f70;  1 drivers
v000002f844ba1ec0_0 .net *"_ivl_4", 0 0, L_000002f844d50b10;  1 drivers
v000002f844ba2fa0_0 .net *"_ivl_6", 0 0, L_000002f844d50fe0;  1 drivers
v000002f844ba3040_0 .net *"_ivl_8", 0 0, L_000002f844d502c0;  1 drivers
S_000002f844bb73d0 .scope generate, "genblk1[19]" "genblk1[19]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a40670 .param/l "i" 0 5 168, +C4<010011>;
S_000002f844bb9a20 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bb73d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d503a0 .functor NOT 1, L_000002f844d5f840, C4<0>, C4<0>, C4<0>;
L_000002f844d50720 .functor AND 1, L_000002f844d503a0, L_000002f844d60100, C4<1>, C4<1>;
L_000002f844d50e90 .functor NOT 1, L_000002f844d5f840, C4<0>, C4<0>, C4<0>;
L_000002f844d50c60 .functor AND 1, L_000002f844d50e90, L_000002f844d60e20, C4<1>, C4<1>;
L_000002f844d50410 .functor OR 1, L_000002f844d50720, L_000002f844d50c60, C4<0>, C4<0>;
L_000002f844d50800 .functor AND 1, L_000002f844d60100, L_000002f844d60e20, C4<1>, C4<1>;
L_000002f844d51050 .functor OR 1, L_000002f844d50410, L_000002f844d50800, C4<0>, C4<0>;
L_000002f844d4ff40 .functor XOR 1, L_000002f844d5f840, L_000002f844d60100, C4<0>, C4<0>;
L_000002f844d50950 .functor XOR 1, L_000002f844d4ff40, L_000002f844d60e20, C4<0>, C4<0>;
v000002f844ba30e0_0 .net "Debe", 0 0, L_000002f844d51050;  1 drivers
v000002f844ba1f60_0 .net "Din", 0 0, L_000002f844d60e20;  1 drivers
v000002f844ba3720_0 .net "Dout", 0 0, L_000002f844d50950;  1 drivers
v000002f844ba2000_0 .net "Ri", 0 0, L_000002f844d60100;  1 drivers
v000002f844ba3180_0 .net "Si", 0 0, L_000002f844d5f840;  1 drivers
v000002f844ba32c0_0 .net *"_ivl_0", 0 0, L_000002f844d503a0;  1 drivers
v000002f844ba1420_0 .net *"_ivl_10", 0 0, L_000002f844d50800;  1 drivers
v000002f844ba3360_0 .net *"_ivl_14", 0 0, L_000002f844d4ff40;  1 drivers
v000002f844ba34a0_0 .net *"_ivl_2", 0 0, L_000002f844d50720;  1 drivers
v000002f844ba3540_0 .net *"_ivl_4", 0 0, L_000002f844d50e90;  1 drivers
v000002f844ba1100_0 .net *"_ivl_6", 0 0, L_000002f844d50c60;  1 drivers
v000002f844ba3680_0 .net *"_ivl_8", 0 0, L_000002f844d50410;  1 drivers
S_000002f844bbae70 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bb73d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d505d0 .functor NOT 1, L_000002f844d60600, C4<0>, C4<0>, C4<0>;
L_000002f844d50640 .functor AND 1, L_000002f844d505d0, L_000002f844d60f60, C4<1>, C4<1>;
L_000002f844d51750 .functor NOT 1, L_000002f844d60600, C4<0>, C4<0>, C4<0>;
L_000002f844d509c0 .functor AND 1, L_000002f844d51750, L_000002f844d5f700, C4<1>, C4<1>;
L_000002f844d50a30 .functor OR 1, L_000002f844d50640, L_000002f844d509c0, C4<0>, C4<0>;
L_000002f844d50cd0 .functor AND 1, L_000002f844d60f60, L_000002f844d5f700, C4<1>, C4<1>;
L_000002f844d518a0 .functor OR 1, L_000002f844d50a30, L_000002f844d50cd0, C4<0>, C4<0>;
L_000002f844d50d40 .functor XOR 1, L_000002f844d60600, L_000002f844d60f60, C4<0>, C4<0>;
L_000002f844d506b0 .functor XOR 1, L_000002f844d50d40, L_000002f844d5f700, C4<0>, C4<0>;
v000002f844ba20a0_0 .net "Debe", 0 0, L_000002f844d518a0;  1 drivers
v000002f844ba1a60_0 .net "Din", 0 0, L_000002f844d5f700;  1 drivers
v000002f844ba12e0_0 .net "Dout", 0 0, L_000002f844d506b0;  1 drivers
v000002f844ba37c0_0 .net "Ri", 0 0, L_000002f844d60f60;  1 drivers
v000002f844ba2500_0 .net "Si", 0 0, L_000002f844d60600;  1 drivers
v000002f844ba1380_0 .net *"_ivl_0", 0 0, L_000002f844d505d0;  1 drivers
v000002f844ba14c0_0 .net *"_ivl_10", 0 0, L_000002f844d50cd0;  1 drivers
v000002f844ba1560_0 .net *"_ivl_14", 0 0, L_000002f844d50d40;  1 drivers
v000002f844ba1600_0 .net *"_ivl_2", 0 0, L_000002f844d50640;  1 drivers
v000002f844ba2140_0 .net *"_ivl_4", 0 0, L_000002f844d51750;  1 drivers
v000002f844ba17e0_0 .net *"_ivl_6", 0 0, L_000002f844d509c0;  1 drivers
v000002f844ba16a0_0 .net *"_ivl_8", 0 0, L_000002f844d50a30;  1 drivers
S_000002f844bb9890 .scope generate, "genblk1[20]" "genblk1[20]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a40ef0 .param/l "i" 0 5 168, +C4<010100>;
S_000002f844bb93e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bb9890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d4fd10 .functor NOT 1, L_000002f844d5f7a0, C4<0>, C4<0>, C4<0>;
L_000002f844d511a0 .functor AND 1, L_000002f844d4fd10, L_000002f844d5f2a0, C4<1>, C4<1>;
L_000002f844d51280 .functor NOT 1, L_000002f844d5f7a0, C4<0>, C4<0>, C4<0>;
L_000002f844d50db0 .functor AND 1, L_000002f844d51280, L_000002f844d60b00, C4<1>, C4<1>;
L_000002f844d517c0 .functor OR 1, L_000002f844d511a0, L_000002f844d50db0, C4<0>, C4<0>;
L_000002f844d50e20 .functor AND 1, L_000002f844d5f2a0, L_000002f844d60b00, C4<1>, C4<1>;
L_000002f844d51360 .functor OR 1, L_000002f844d517c0, L_000002f844d50e20, C4<0>, C4<0>;
L_000002f844d513d0 .functor XOR 1, L_000002f844d5f7a0, L_000002f844d5f2a0, C4<0>, C4<0>;
L_000002f844d512f0 .functor XOR 1, L_000002f844d513d0, L_000002f844d60b00, C4<0>, C4<0>;
v000002f844ba1740_0 .net "Debe", 0 0, L_000002f844d51360;  1 drivers
v000002f844ba2320_0 .net "Din", 0 0, L_000002f844d60b00;  1 drivers
v000002f844ba1880_0 .net "Dout", 0 0, L_000002f844d512f0;  1 drivers
v000002f844ba1920_0 .net "Ri", 0 0, L_000002f844d5f2a0;  1 drivers
v000002f844ba21e0_0 .net "Si", 0 0, L_000002f844d5f7a0;  1 drivers
v000002f844ba19c0_0 .net *"_ivl_0", 0 0, L_000002f844d4fd10;  1 drivers
v000002f844ba1ba0_0 .net *"_ivl_10", 0 0, L_000002f844d50e20;  1 drivers
v000002f844ba5e80_0 .net *"_ivl_14", 0 0, L_000002f844d513d0;  1 drivers
v000002f844ba3d60_0 .net *"_ivl_2", 0 0, L_000002f844d511a0;  1 drivers
v000002f844ba4260_0 .net *"_ivl_4", 0 0, L_000002f844d51280;  1 drivers
v000002f844ba4800_0 .net *"_ivl_6", 0 0, L_000002f844d50db0;  1 drivers
v000002f844ba4440_0 .net *"_ivl_8", 0 0, L_000002f844d517c0;  1 drivers
S_000002f844bb9570 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bb9890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d51440 .functor NOT 1, L_000002f844d5ff20, C4<0>, C4<0>, C4<0>;
L_000002f844d51520 .functor AND 1, L_000002f844d51440, L_000002f844d5ffc0, C4<1>, C4<1>;
L_000002f844d51670 .functor NOT 1, L_000002f844d5ff20, C4<0>, C4<0>, C4<0>;
L_000002f844d516e0 .functor AND 1, L_000002f844d51670, L_000002f844d5f980, C4<1>, C4<1>;
L_000002f844d4ffb0 .functor OR 1, L_000002f844d51520, L_000002f844d516e0, C4<0>, C4<0>;
L_000002f844d51830 .functor AND 1, L_000002f844d5ffc0, L_000002f844d5f980, C4<1>, C4<1>;
L_000002f844d51f30 .functor OR 1, L_000002f844d4ffb0, L_000002f844d51830, C4<0>, C4<0>;
L_000002f844d530b0 .functor XOR 1, L_000002f844d5ff20, L_000002f844d5ffc0, C4<0>, C4<0>;
L_000002f844d53200 .functor XOR 1, L_000002f844d530b0, L_000002f844d5f980, C4<0>, C4<0>;
v000002f844ba4940_0 .net "Debe", 0 0, L_000002f844d51f30;  1 drivers
v000002f844ba3c20_0 .net "Din", 0 0, L_000002f844d5f980;  1 drivers
v000002f844ba5700_0 .net "Dout", 0 0, L_000002f844d53200;  1 drivers
v000002f844ba4620_0 .net "Ri", 0 0, L_000002f844d5ffc0;  1 drivers
v000002f844ba4ee0_0 .net "Si", 0 0, L_000002f844d5ff20;  1 drivers
v000002f844ba49e0_0 .net *"_ivl_0", 0 0, L_000002f844d51440;  1 drivers
v000002f844ba48a0_0 .net *"_ivl_10", 0 0, L_000002f844d51830;  1 drivers
v000002f844ba6060_0 .net *"_ivl_14", 0 0, L_000002f844d530b0;  1 drivers
v000002f844ba5980_0 .net *"_ivl_2", 0 0, L_000002f844d51520;  1 drivers
v000002f844ba41c0_0 .net *"_ivl_4", 0 0, L_000002f844d51670;  1 drivers
v000002f844ba5520_0 .net *"_ivl_6", 0 0, L_000002f844d516e0;  1 drivers
v000002f844ba5ac0_0 .net *"_ivl_8", 0 0, L_000002f844d4ffb0;  1 drivers
S_000002f844bb9ed0 .scope generate, "genblk1[21]" "genblk1[21]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a40c30 .param/l "i" 0 5 168, +C4<010101>;
S_000002f844bba510 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bb9ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d52940 .functor NOT 1, L_000002f844d5e9e0, C4<0>, C4<0>, C4<0>;
L_000002f844d52630 .functor AND 1, L_000002f844d52940, L_000002f844d5fac0, C4<1>, C4<1>;
L_000002f844d52860 .functor NOT 1, L_000002f844d5e9e0, C4<0>, C4<0>, C4<0>;
L_000002f844d52780 .functor AND 1, L_000002f844d52860, L_000002f844d60380, C4<1>, C4<1>;
L_000002f844d52080 .functor OR 1, L_000002f844d52630, L_000002f844d52780, C4<0>, C4<0>;
L_000002f844d528d0 .functor AND 1, L_000002f844d5fac0, L_000002f844d60380, C4<1>, C4<1>;
L_000002f844d521d0 .functor OR 1, L_000002f844d52080, L_000002f844d528d0, C4<0>, C4<0>;
L_000002f844d52f60 .functor XOR 1, L_000002f844d5e9e0, L_000002f844d5fac0, C4<0>, C4<0>;
L_000002f844d52da0 .functor XOR 1, L_000002f844d52f60, L_000002f844d60380, C4<0>, C4<0>;
v000002f844ba5020_0 .net "Debe", 0 0, L_000002f844d521d0;  1 drivers
v000002f844ba3fe0_0 .net "Din", 0 0, L_000002f844d60380;  1 drivers
v000002f844ba4760_0 .net "Dout", 0 0, L_000002f844d52da0;  1 drivers
v000002f844ba46c0_0 .net "Ri", 0 0, L_000002f844d5fac0;  1 drivers
v000002f844ba58e0_0 .net "Si", 0 0, L_000002f844d5e9e0;  1 drivers
v000002f844ba4a80_0 .net *"_ivl_0", 0 0, L_000002f844d52940;  1 drivers
v000002f844ba4f80_0 .net *"_ivl_10", 0 0, L_000002f844d528d0;  1 drivers
v000002f844ba4300_0 .net *"_ivl_14", 0 0, L_000002f844d52f60;  1 drivers
v000002f844ba3ae0_0 .net *"_ivl_2", 0 0, L_000002f844d52630;  1 drivers
v000002f844ba4120_0 .net *"_ivl_4", 0 0, L_000002f844d52860;  1 drivers
v000002f844ba3b80_0 .net *"_ivl_6", 0 0, L_000002f844d52780;  1 drivers
v000002f844ba4b20_0 .net *"_ivl_8", 0 0, L_000002f844d52080;  1 drivers
S_000002f844bbace0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bb9ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d52be0 .functor NOT 1, L_000002f844d5ebc0, C4<0>, C4<0>, C4<0>;
L_000002f844d52390 .functor AND 1, L_000002f844d52be0, L_000002f844d5f8e0, C4<1>, C4<1>;
L_000002f844d51a60 .functor NOT 1, L_000002f844d5ebc0, C4<0>, C4<0>, C4<0>;
L_000002f844d526a0 .functor AND 1, L_000002f844d51a60, L_000002f844d601a0, C4<1>, C4<1>;
L_000002f844d52cc0 .functor OR 1, L_000002f844d52390, L_000002f844d526a0, C4<0>, C4<0>;
L_000002f844d519f0 .functor AND 1, L_000002f844d5f8e0, L_000002f844d601a0, C4<1>, C4<1>;
L_000002f844d51980 .functor OR 1, L_000002f844d52cc0, L_000002f844d519f0, C4<0>, C4<0>;
L_000002f844d51e50 .functor XOR 1, L_000002f844d5ebc0, L_000002f844d5f8e0, C4<0>, C4<0>;
L_000002f844d52d30 .functor XOR 1, L_000002f844d51e50, L_000002f844d601a0, C4<0>, C4<0>;
v000002f844ba5fc0_0 .net "Debe", 0 0, L_000002f844d51980;  1 drivers
v000002f844ba3ea0_0 .net "Din", 0 0, L_000002f844d601a0;  1 drivers
v000002f844ba5d40_0 .net "Dout", 0 0, L_000002f844d52d30;  1 drivers
v000002f844ba3cc0_0 .net "Ri", 0 0, L_000002f844d5f8e0;  1 drivers
v000002f844ba50c0_0 .net "Si", 0 0, L_000002f844d5ebc0;  1 drivers
v000002f844ba43a0_0 .net *"_ivl_0", 0 0, L_000002f844d52be0;  1 drivers
v000002f844ba4080_0 .net *"_ivl_10", 0 0, L_000002f844d519f0;  1 drivers
v000002f844ba5b60_0 .net *"_ivl_14", 0 0, L_000002f844d51e50;  1 drivers
v000002f844ba5c00_0 .net *"_ivl_2", 0 0, L_000002f844d52390;  1 drivers
v000002f844ba5160_0 .net *"_ivl_4", 0 0, L_000002f844d51a60;  1 drivers
v000002f844ba4bc0_0 .net *"_ivl_6", 0 0, L_000002f844d526a0;  1 drivers
v000002f844ba5200_0 .net *"_ivl_8", 0 0, L_000002f844d52cc0;  1 drivers
S_000002f844bb90c0 .scope generate, "genblk1[22]" "genblk1[22]" 5 168, 5 168 0, S_000002f844b1e180;
 .timescale -9 -12;
P_000002f844a40f30 .param/l "i" 0 5 168, +C4<010110>;
S_000002f844bb9bb0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bb90c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d52e10 .functor NOT 1, L_000002f844d5ee40, C4<0>, C4<0>, C4<0>;
L_000002f844d52160 .functor AND 1, L_000002f844d52e10, L_000002f844d60c40, C4<1>, C4<1>;
L_000002f844d51de0 .functor NOT 1, L_000002f844d5ee40, C4<0>, C4<0>, C4<0>;
L_000002f844d51bb0 .functor AND 1, L_000002f844d51de0, L_000002f844d5ec60, C4<1>, C4<1>;
L_000002f844d51d00 .functor OR 1, L_000002f844d52160, L_000002f844d51bb0, C4<0>, C4<0>;
L_000002f844d52710 .functor AND 1, L_000002f844d60c40, L_000002f844d5ec60, C4<1>, C4<1>;
L_000002f844d53270 .functor OR 1, L_000002f844d51d00, L_000002f844d52710, C4<0>, C4<0>;
L_000002f844d529b0 .functor XOR 1, L_000002f844d5ee40, L_000002f844d60c40, C4<0>, C4<0>;
L_000002f844d52ef0 .functor XOR 1, L_000002f844d529b0, L_000002f844d5ec60, C4<0>, C4<0>;
v000002f844ba5f20_0 .net "Debe", 0 0, L_000002f844d53270;  1 drivers
v000002f844ba55c0_0 .net "Din", 0 0, L_000002f844d5ec60;  1 drivers
v000002f844ba5a20_0 .net "Dout", 0 0, L_000002f844d52ef0;  1 drivers
v000002f844ba57a0_0 .net "Ri", 0 0, L_000002f844d60c40;  1 drivers
v000002f844ba5660_0 .net "Si", 0 0, L_000002f844d5ee40;  1 drivers
v000002f844ba44e0_0 .net *"_ivl_0", 0 0, L_000002f844d52e10;  1 drivers
v000002f844ba5340_0 .net *"_ivl_10", 0 0, L_000002f844d52710;  1 drivers
v000002f844ba4580_0 .net *"_ivl_14", 0 0, L_000002f844d529b0;  1 drivers
v000002f844ba4c60_0 .net *"_ivl_2", 0 0, L_000002f844d52160;  1 drivers
v000002f844ba4d00_0 .net *"_ivl_4", 0 0, L_000002f844d51de0;  1 drivers
v000002f844ba3e00_0 .net *"_ivl_6", 0 0, L_000002f844d51bb0;  1 drivers
v000002f844ba5ca0_0 .net *"_ivl_8", 0 0, L_000002f844d51d00;  1 drivers
S_000002f844bb9d40 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bb90c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d52240 .functor NOT 1, L_000002f844d5f340, C4<0>, C4<0>, C4<0>;
L_000002f844d527f0 .functor AND 1, L_000002f844d52240, L_000002f844d5f5c0, C4<1>, C4<1>;
L_000002f844d532e0 .functor NOT 1, L_000002f844d5f340, C4<0>, C4<0>, C4<0>;
L_000002f844d520f0 .functor AND 1, L_000002f844d532e0, L_000002f844d5ed00, C4<1>, C4<1>;
L_000002f844d51fa0 .functor OR 1, L_000002f844d527f0, L_000002f844d520f0, C4<0>, C4<0>;
L_000002f844d52b70 .functor AND 1, L_000002f844d5f5c0, L_000002f844d5ed00, C4<1>, C4<1>;
L_000002f844d52a20 .functor OR 1, L_000002f844d51fa0, L_000002f844d52b70, C4<0>, C4<0>;
L_000002f844d51d70 .functor XOR 1, L_000002f844d5f340, L_000002f844d5f5c0, C4<0>, C4<0>;
L_000002f844d52c50 .functor XOR 1, L_000002f844d51d70, L_000002f844d5ed00, C4<0>, C4<0>;
v000002f844ba5de0_0 .net "Debe", 0 0, L_000002f844d52a20;  1 drivers
v000002f844ba4da0_0 .net "Din", 0 0, L_000002f844d5ed00;  1 drivers
v000002f844ba3900_0 .net "Dout", 0 0, L_000002f844d52c50;  1 drivers
v000002f844ba3f40_0 .net "Ri", 0 0, L_000002f844d5f5c0;  1 drivers
v000002f844ba39a0_0 .net "Si", 0 0, L_000002f844d5f340;  1 drivers
v000002f844ba4e40_0 .net *"_ivl_0", 0 0, L_000002f844d52240;  1 drivers
v000002f844ba52a0_0 .net *"_ivl_10", 0 0, L_000002f844d52b70;  1 drivers
v000002f844ba3a40_0 .net *"_ivl_14", 0 0, L_000002f844d51d70;  1 drivers
v000002f844ba53e0_0 .net *"_ivl_2", 0 0, L_000002f844d527f0;  1 drivers
v000002f844ba5480_0 .net *"_ivl_4", 0 0, L_000002f844d532e0;  1 drivers
v000002f844ba5840_0 .net *"_ivl_6", 0 0, L_000002f844d520f0;  1 drivers
v000002f844ba7e60_0 .net *"_ivl_8", 0 0, L_000002f844d51fa0;  1 drivers
S_000002f844bba380 .scope module, "rounder" "RoundNearestEven" 5 201, 6 22 0, S_000002f844b1e180;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000002f844b250c0 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000002f844b250f8 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000002f844b25130 .param/l "FSIZE" 0 6 22, +C4<00000000000000000000000000001110>;
P_000002f844b25168 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000002f844d54c40 .functor NOT 1, L_000002f844d629a0, C4<0>, C4<0>, C4<0>;
L_000002f844d54d20 .functor OR 1, L_000002f844d61780, L_000002f844d61f00, C4<0>, C4<0>;
L_000002f844d54d90 .functor AND 1, L_000002f844d62fe0, L_000002f844d54d20, C4<1>, C4<1>;
v000002f844ba80e0_0 .net *"_ivl_11", 9 0, L_000002f844d633a0;  1 drivers
v000002f844ba7f00_0 .net *"_ivl_12", 23 0, L_000002f844d636c0;  1 drivers
L_000002f844cbeec8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844ba7fa0_0 .net *"_ivl_15", 13 0, L_000002f844cbeec8;  1 drivers
v000002f844ba7be0_0 .net *"_ivl_17", 0 0, L_000002f844d61f00;  1 drivers
v000002f844ba8040_0 .net *"_ivl_19", 0 0, L_000002f844d54d20;  1 drivers
v000002f844ba6600_0 .net *"_ivl_21", 0 0, L_000002f844d54d90;  1 drivers
L_000002f844cbef10 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002f844ba7d20_0 .net/2u *"_ivl_22", 23 0, L_000002f844cbef10;  1 drivers
L_000002f844cbef58 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844ba6740_0 .net/2u *"_ivl_24", 23 0, L_000002f844cbef58;  1 drivers
v000002f844ba6380_0 .net *"_ivl_26", 23 0, L_000002f844d62220;  1 drivers
v000002f844ba7460_0 .net *"_ivl_3", 3 0, L_000002f844d62180;  1 drivers
v000002f844ba85e0_0 .net *"_ivl_33", 0 0, L_000002f844d61fa0;  1 drivers
v000002f844ba6240_0 .net *"_ivl_34", 7 0, L_000002f844d634e0;  1 drivers
L_000002f844cbefa0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000002f844ba8680_0 .net *"_ivl_37", 6 0, L_000002f844cbefa0;  1 drivers
v000002f844ba62e0_0 .net *"_ivl_7", 0 0, L_000002f844d629a0;  1 drivers
v000002f844ba7820_0 .net "boolean", 0 0, L_000002f844d61780;  1 drivers
v000002f844ba8220_0 .net "exp", 7 0, L_000002f844d61c80;  alias, 1 drivers
v000002f844ba84a0_0 .net "exp_round", 7 0, L_000002f844d63580;  alias, 1 drivers
v000002f844ba7dc0_0 .net "guard", 0 0, L_000002f844d62fe0;  1 drivers
v000002f844ba6f60_0 .net "is_even", 0 0, L_000002f844d54c40;  1 drivers
v000002f844ba8180_0 .net "ms", 14 0, L_000002f844d62d60;  1 drivers
v000002f844ba6c40_0 .net "ms_round", 22 0, L_000002f844d627c0;  alias, 1 drivers
v000002f844ba82c0_0 .net "temp", 23 0, L_000002f844d62720;  1 drivers
L_000002f844d62fe0 .part L_000002f844d62d60, 4, 1;
L_000002f844d62180 .part L_000002f844d62d60, 0, 4;
L_000002f844d61780 .reduce/or L_000002f844d62180;
L_000002f844d629a0 .part L_000002f844d62d60, 5, 1;
L_000002f844d633a0 .part L_000002f844d62d60, 5, 10;
L_000002f844d636c0 .concat [ 10 14 0 0], L_000002f844d633a0, L_000002f844cbeec8;
L_000002f844d61f00 .reduce/nor L_000002f844d54c40;
L_000002f844d62220 .functor MUXZ 24, L_000002f844cbef58, L_000002f844cbef10, L_000002f844d54d90, C4<>;
L_000002f844d62720 .arith/sum 24, L_000002f844d636c0, L_000002f844d62220;
L_000002f844d627c0 .part L_000002f844d62720, 0, 23;
L_000002f844d61fa0 .part L_000002f844d62720, 23, 1;
L_000002f844d634e0 .concat [ 1 7 0 0], L_000002f844d61fa0, L_000002f844cbefa0;
L_000002f844d63580 .arith/sum 8, L_000002f844d61c80, L_000002f844d634e0;
S_000002f844bba060 .scope module, "sub_exp" "RestaExp_sum" 5 187, 5 19 0, S_000002f844b1e180;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000002f844b2e240 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000002f844b2e278 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000002f844b2e2b0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000002f844baa840_0 .net "Debe", 8 0, L_000002f844d62f40;  1 drivers
v000002f844baaca0_0 .net "F", 7 0, L_000002f844d61be0;  alias, 1 drivers
v000002f844baad40_0 .net "R", 7 0, L_000002f844d604c0;  alias, 1 drivers
v000002f844baade0_0 .net "S", 7 0, L_000002f844c61060;  alias, 1 drivers
L_000002f844cbedf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844ba8900_0 .net/2u *"_ivl_60", 0 0, L_000002f844cbedf0;  1 drivers
L_000002f844d5ea80 .part L_000002f844c61060, 0, 1;
L_000002f844d5eee0 .part L_000002f844d604c0, 0, 1;
L_000002f844d60740 .part L_000002f844d62f40, 0, 1;
L_000002f844d5f020 .part L_000002f844c61060, 1, 1;
L_000002f844d5f0c0 .part L_000002f844d604c0, 1, 1;
L_000002f844d607e0 .part L_000002f844d62f40, 1, 1;
L_000002f844d5fc00 .part L_000002f844c61060, 2, 1;
L_000002f844d5f160 .part L_000002f844d604c0, 2, 1;
L_000002f844d5f3e0 .part L_000002f844d62f40, 2, 1;
L_000002f844d5f660 .part L_000002f844c61060, 3, 1;
L_000002f844d5fde0 .part L_000002f844d604c0, 3, 1;
L_000002f844d60880 .part L_000002f844d62f40, 3, 1;
L_000002f844d609c0 .part L_000002f844c61060, 4, 1;
L_000002f844d611e0 .part L_000002f844d604c0, 4, 1;
L_000002f844d61640 .part L_000002f844d62f40, 4, 1;
L_000002f844d62040 .part L_000002f844c61060, 5, 1;
L_000002f844d61280 .part L_000002f844d604c0, 5, 1;
L_000002f844d620e0 .part L_000002f844d62f40, 5, 1;
L_000002f844d62360 .part L_000002f844c61060, 6, 1;
L_000002f844d61aa0 .part L_000002f844d604c0, 6, 1;
L_000002f844d63300 .part L_000002f844d62f40, 6, 1;
L_000002f844d62860 .part L_000002f844c61060, 7, 1;
L_000002f844d615a0 .part L_000002f844d604c0, 7, 1;
L_000002f844d62680 .part L_000002f844d62f40, 7, 1;
LS_000002f844d61be0_0_0 .concat8 [ 1 1 1 1], L_000002f844d52470, L_000002f844d52010, L_000002f844d53f20, L_000002f844d53c80;
LS_000002f844d61be0_0_4 .concat8 [ 1 1 1 1], L_000002f844d53970, L_000002f844d53eb0, L_000002f844d53c10, L_000002f844d54cb0;
L_000002f844d61be0 .concat8 [ 4 4 0 0], LS_000002f844d61be0_0_0, LS_000002f844d61be0_0_4;
LS_000002f844d62f40_0_0 .concat8 [ 1 1 1 1], L_000002f844cbedf0, L_000002f844d53190, L_000002f844d52550, L_000002f844d547e0;
LS_000002f844d62f40_0_4 .concat8 [ 1 1 1 1], L_000002f844d545b0, L_000002f844d542a0, L_000002f844d539e0, L_000002f844d54a80;
LS_000002f844d62f40_0_8 .concat8 [ 1 0 0 0], L_000002f844d53820;
L_000002f844d62f40 .concat8 [ 4 4 1 0], LS_000002f844d62f40_0_0, LS_000002f844d62f40_0_4, LS_000002f844d62f40_0_8;
S_000002f844bb9250 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000002f844bba060;
 .timescale -9 -12;
P_000002f844a40930 .param/l "i" 0 5 28, +C4<00>;
S_000002f844bba830 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bb9250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d51ec0 .functor NOT 1, L_000002f844d5ea80, C4<0>, C4<0>, C4<0>;
L_000002f844d51b40 .functor AND 1, L_000002f844d51ec0, L_000002f844d5eee0, C4<1>, C4<1>;
L_000002f844d52400 .functor NOT 1, L_000002f844d5ea80, C4<0>, C4<0>, C4<0>;
L_000002f844d52fd0 .functor AND 1, L_000002f844d52400, L_000002f844d60740, C4<1>, C4<1>;
L_000002f844d53040 .functor OR 1, L_000002f844d51b40, L_000002f844d52fd0, C4<0>, C4<0>;
L_000002f844d53120 .functor AND 1, L_000002f844d5eee0, L_000002f844d60740, C4<1>, C4<1>;
L_000002f844d53190 .functor OR 1, L_000002f844d53040, L_000002f844d53120, C4<0>, C4<0>;
L_000002f844d533c0 .functor XOR 1, L_000002f844d5ea80, L_000002f844d5eee0, C4<0>, C4<0>;
L_000002f844d52470 .functor XOR 1, L_000002f844d533c0, L_000002f844d60740, C4<0>, C4<0>;
v000002f844ba76e0_0 .net "Debe", 0 0, L_000002f844d53190;  1 drivers
v000002f844ba6420_0 .net "Din", 0 0, L_000002f844d60740;  1 drivers
v000002f844ba7780_0 .net "Dout", 0 0, L_000002f844d52470;  1 drivers
v000002f844ba78c0_0 .net "Ri", 0 0, L_000002f844d5eee0;  1 drivers
v000002f844ba8360_0 .net "Si", 0 0, L_000002f844d5ea80;  1 drivers
v000002f844ba6d80_0 .net *"_ivl_0", 0 0, L_000002f844d51ec0;  1 drivers
v000002f844ba8860_0 .net *"_ivl_10", 0 0, L_000002f844d53120;  1 drivers
v000002f844ba8400_0 .net *"_ivl_14", 0 0, L_000002f844d533c0;  1 drivers
v000002f844ba7c80_0 .net *"_ivl_2", 0 0, L_000002f844d51b40;  1 drivers
v000002f844ba8540_0 .net *"_ivl_4", 0 0, L_000002f844d52400;  1 drivers
v000002f844ba8720_0 .net *"_ivl_6", 0 0, L_000002f844d52fd0;  1 drivers
v000002f844ba67e0_0 .net *"_ivl_8", 0 0, L_000002f844d53040;  1 drivers
S_000002f844bba6a0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000002f844bba060;
 .timescale -9 -12;
P_000002f844a406b0 .param/l "i" 0 5 28, +C4<01>;
S_000002f844bba1f0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bba6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d53430 .functor NOT 1, L_000002f844d5f020, C4<0>, C4<0>, C4<0>;
L_000002f844d524e0 .functor AND 1, L_000002f844d53430, L_000002f844d5f0c0, C4<1>, C4<1>;
L_000002f844d534a0 .functor NOT 1, L_000002f844d5f020, C4<0>, C4<0>, C4<0>;
L_000002f844d51910 .functor AND 1, L_000002f844d534a0, L_000002f844d607e0, C4<1>, C4<1>;
L_000002f844d51ad0 .functor OR 1, L_000002f844d524e0, L_000002f844d51910, C4<0>, C4<0>;
L_000002f844d51c20 .functor AND 1, L_000002f844d5f0c0, L_000002f844d607e0, C4<1>, C4<1>;
L_000002f844d52550 .functor OR 1, L_000002f844d51ad0, L_000002f844d51c20, C4<0>, C4<0>;
L_000002f844d51c90 .functor XOR 1, L_000002f844d5f020, L_000002f844d5f0c0, C4<0>, C4<0>;
L_000002f844d52010 .functor XOR 1, L_000002f844d51c90, L_000002f844d607e0, C4<0>, C4<0>;
v000002f844ba7960_0 .net "Debe", 0 0, L_000002f844d52550;  1 drivers
v000002f844ba87c0_0 .net "Din", 0 0, L_000002f844d607e0;  1 drivers
v000002f844ba6ce0_0 .net "Dout", 0 0, L_000002f844d52010;  1 drivers
v000002f844ba6100_0 .net "Ri", 0 0, L_000002f844d5f0c0;  1 drivers
v000002f844ba7000_0 .net "Si", 0 0, L_000002f844d5f020;  1 drivers
v000002f844ba6e20_0 .net *"_ivl_0", 0 0, L_000002f844d53430;  1 drivers
v000002f844ba7a00_0 .net *"_ivl_10", 0 0, L_000002f844d51c20;  1 drivers
v000002f844ba70a0_0 .net *"_ivl_14", 0 0, L_000002f844d51c90;  1 drivers
v000002f844ba66a0_0 .net *"_ivl_2", 0 0, L_000002f844d524e0;  1 drivers
v000002f844ba7280_0 .net *"_ivl_4", 0 0, L_000002f844d534a0;  1 drivers
v000002f844ba6ec0_0 .net *"_ivl_6", 0 0, L_000002f844d51910;  1 drivers
v000002f844ba61a0_0 .net *"_ivl_8", 0 0, L_000002f844d51ad0;  1 drivers
S_000002f844bb9700 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000002f844bba060;
 .timescale -9 -12;
P_000002f844a41370 .param/l "i" 0 5 28, +C4<010>;
S_000002f844bba9c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bb9700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d537b0 .functor NOT 1, L_000002f844d5fc00, C4<0>, C4<0>, C4<0>;
L_000002f844d550a0 .functor AND 1, L_000002f844d537b0, L_000002f844d5f160, C4<1>, C4<1>;
L_000002f844d541c0 .functor NOT 1, L_000002f844d5fc00, C4<0>, C4<0>, C4<0>;
L_000002f844d54930 .functor AND 1, L_000002f844d541c0, L_000002f844d5f3e0, C4<1>, C4<1>;
L_000002f844d54e70 .functor OR 1, L_000002f844d550a0, L_000002f844d54930, C4<0>, C4<0>;
L_000002f844d53e40 .functor AND 1, L_000002f844d5f160, L_000002f844d5f3e0, C4<1>, C4<1>;
L_000002f844d547e0 .functor OR 1, L_000002f844d54e70, L_000002f844d53e40, C4<0>, C4<0>;
L_000002f844d53f90 .functor XOR 1, L_000002f844d5fc00, L_000002f844d5f160, C4<0>, C4<0>;
L_000002f844d53f20 .functor XOR 1, L_000002f844d53f90, L_000002f844d5f3e0, C4<0>, C4<0>;
v000002f844ba6a60_0 .net "Debe", 0 0, L_000002f844d547e0;  1 drivers
v000002f844ba7140_0 .net "Din", 0 0, L_000002f844d5f3e0;  1 drivers
v000002f844ba71e0_0 .net "Dout", 0 0, L_000002f844d53f20;  1 drivers
v000002f844ba7aa0_0 .net "Ri", 0 0, L_000002f844d5f160;  1 drivers
v000002f844ba7320_0 .net "Si", 0 0, L_000002f844d5fc00;  1 drivers
v000002f844ba73c0_0 .net *"_ivl_0", 0 0, L_000002f844d537b0;  1 drivers
v000002f844ba64c0_0 .net *"_ivl_10", 0 0, L_000002f844d53e40;  1 drivers
v000002f844ba7500_0 .net *"_ivl_14", 0 0, L_000002f844d53f90;  1 drivers
v000002f844ba6560_0 .net *"_ivl_2", 0 0, L_000002f844d550a0;  1 drivers
v000002f844ba6880_0 .net *"_ivl_4", 0 0, L_000002f844d541c0;  1 drivers
v000002f844ba6b00_0 .net *"_ivl_6", 0 0, L_000002f844d54930;  1 drivers
v000002f844ba75a0_0 .net *"_ivl_8", 0 0, L_000002f844d54e70;  1 drivers
S_000002f844bbab50 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000002f844bba060;
 .timescale -9 -12;
P_000002f844a420b0 .param/l "i" 0 5 28, +C4<011>;
S_000002f844bbba30 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bbab50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d54460 .functor NOT 1, L_000002f844d5f660, C4<0>, C4<0>, C4<0>;
L_000002f844d54770 .functor AND 1, L_000002f844d54460, L_000002f844d5fde0, C4<1>, C4<1>;
L_000002f844d54e00 .functor NOT 1, L_000002f844d5f660, C4<0>, C4<0>, C4<0>;
L_000002f844d544d0 .functor AND 1, L_000002f844d54e00, L_000002f844d60880, C4<1>, C4<1>;
L_000002f844d54540 .functor OR 1, L_000002f844d54770, L_000002f844d544d0, C4<0>, C4<0>;
L_000002f844d54070 .functor AND 1, L_000002f844d5fde0, L_000002f844d60880, C4<1>, C4<1>;
L_000002f844d545b0 .functor OR 1, L_000002f844d54540, L_000002f844d54070, C4<0>, C4<0>;
L_000002f844d53a50 .functor XOR 1, L_000002f844d5f660, L_000002f844d5fde0, C4<0>, C4<0>;
L_000002f844d53c80 .functor XOR 1, L_000002f844d53a50, L_000002f844d60880, C4<0>, C4<0>;
v000002f844ba6920_0 .net "Debe", 0 0, L_000002f844d545b0;  1 drivers
v000002f844ba69c0_0 .net "Din", 0 0, L_000002f844d60880;  1 drivers
v000002f844ba6ba0_0 .net "Dout", 0 0, L_000002f844d53c80;  1 drivers
v000002f844ba7640_0 .net "Ri", 0 0, L_000002f844d5fde0;  1 drivers
v000002f844ba7b40_0 .net "Si", 0 0, L_000002f844d5f660;  1 drivers
v000002f844baa340_0 .net *"_ivl_0", 0 0, L_000002f844d54460;  1 drivers
v000002f844ba93a0_0 .net *"_ivl_10", 0 0, L_000002f844d54070;  1 drivers
v000002f844ba9800_0 .net *"_ivl_14", 0 0, L_000002f844d53a50;  1 drivers
v000002f844ba9440_0 .net *"_ivl_2", 0 0, L_000002f844d54770;  1 drivers
v000002f844ba8c20_0 .net *"_ivl_4", 0 0, L_000002f844d54e00;  1 drivers
v000002f844baa8e0_0 .net *"_ivl_6", 0 0, L_000002f844d544d0;  1 drivers
v000002f844ba9a80_0 .net *"_ivl_8", 0 0, L_000002f844d54540;  1 drivers
S_000002f844bbb260 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000002f844bba060;
 .timescale -9 -12;
P_000002f844a414f0 .param/l "i" 0 5 28, +C4<0100>;
S_000002f844bbccf0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bbb260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d53890 .functor NOT 1, L_000002f844d609c0, C4<0>, C4<0>, C4<0>;
L_000002f844d54850 .functor AND 1, L_000002f844d53890, L_000002f844d611e0, C4<1>, C4<1>;
L_000002f844d54310 .functor NOT 1, L_000002f844d609c0, C4<0>, C4<0>, C4<0>;
L_000002f844d548c0 .functor AND 1, L_000002f844d54310, L_000002f844d61640, C4<1>, C4<1>;
L_000002f844d53900 .functor OR 1, L_000002f844d54850, L_000002f844d548c0, C4<0>, C4<0>;
L_000002f844d53cf0 .functor AND 1, L_000002f844d611e0, L_000002f844d61640, C4<1>, C4<1>;
L_000002f844d542a0 .functor OR 1, L_000002f844d53900, L_000002f844d53cf0, C4<0>, C4<0>;
L_000002f844d549a0 .functor XOR 1, L_000002f844d609c0, L_000002f844d611e0, C4<0>, C4<0>;
L_000002f844d53970 .functor XOR 1, L_000002f844d549a0, L_000002f844d61640, C4<0>, C4<0>;
v000002f844baaac0_0 .net "Debe", 0 0, L_000002f844d542a0;  1 drivers
v000002f844ba9940_0 .net "Din", 0 0, L_000002f844d61640;  1 drivers
v000002f844ba9b20_0 .net "Dout", 0 0, L_000002f844d53970;  1 drivers
v000002f844baa980_0 .net "Ri", 0 0, L_000002f844d611e0;  1 drivers
v000002f844baac00_0 .net "Si", 0 0, L_000002f844d609c0;  1 drivers
v000002f844ba9120_0 .net *"_ivl_0", 0 0, L_000002f844d53890;  1 drivers
v000002f844baa020_0 .net *"_ivl_10", 0 0, L_000002f844d53cf0;  1 drivers
v000002f844ba8ae0_0 .net *"_ivl_14", 0 0, L_000002f844d549a0;  1 drivers
v000002f844ba94e0_0 .net *"_ivl_2", 0 0, L_000002f844d54850;  1 drivers
v000002f844ba8b80_0 .net *"_ivl_4", 0 0, L_000002f844d54310;  1 drivers
v000002f844baa3e0_0 .net *"_ivl_6", 0 0, L_000002f844d548c0;  1 drivers
v000002f844baab60_0 .net *"_ivl_8", 0 0, L_000002f844d53900;  1 drivers
S_000002f844bbc9d0 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000002f844bba060;
 .timescale -9 -12;
P_000002f844a41970 .param/l "i" 0 5 28, +C4<0101>;
S_000002f844bbc200 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bbc9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d53ac0 .functor NOT 1, L_000002f844d62040, C4<0>, C4<0>, C4<0>;
L_000002f844d53d60 .functor AND 1, L_000002f844d53ac0, L_000002f844d61280, C4<1>, C4<1>;
L_000002f844d53740 .functor NOT 1, L_000002f844d62040, C4<0>, C4<0>, C4<0>;
L_000002f844d54000 .functor AND 1, L_000002f844d53740, L_000002f844d620e0, C4<1>, C4<1>;
L_000002f844d53dd0 .functor OR 1, L_000002f844d53d60, L_000002f844d54000, C4<0>, C4<0>;
L_000002f844d535f0 .functor AND 1, L_000002f844d61280, L_000002f844d620e0, C4<1>, C4<1>;
L_000002f844d539e0 .functor OR 1, L_000002f844d53dd0, L_000002f844d535f0, C4<0>, C4<0>;
L_000002f844d540e0 .functor XOR 1, L_000002f844d62040, L_000002f844d61280, C4<0>, C4<0>;
L_000002f844d53eb0 .functor XOR 1, L_000002f844d540e0, L_000002f844d620e0, C4<0>, C4<0>;
v000002f844ba9620_0 .net "Debe", 0 0, L_000002f844d539e0;  1 drivers
v000002f844baaf20_0 .net "Din", 0 0, L_000002f844d620e0;  1 drivers
v000002f844ba96c0_0 .net "Dout", 0 0, L_000002f844d53eb0;  1 drivers
v000002f844ba8f40_0 .net "Ri", 0 0, L_000002f844d61280;  1 drivers
v000002f844ba9da0_0 .net "Si", 0 0, L_000002f844d62040;  1 drivers
v000002f844ba8cc0_0 .net *"_ivl_0", 0 0, L_000002f844d53ac0;  1 drivers
v000002f844baaa20_0 .net *"_ivl_10", 0 0, L_000002f844d535f0;  1 drivers
v000002f844baa0c0_0 .net *"_ivl_14", 0 0, L_000002f844d540e0;  1 drivers
v000002f844ba91c0_0 .net *"_ivl_2", 0 0, L_000002f844d53d60;  1 drivers
v000002f844bab060_0 .net *"_ivl_4", 0 0, L_000002f844d53740;  1 drivers
v000002f844baa700_0 .net *"_ivl_6", 0 0, L_000002f844d54000;  1 drivers
v000002f844ba9ee0_0 .net *"_ivl_8", 0 0, L_000002f844d53dd0;  1 drivers
S_000002f844bbc520 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000002f844bba060;
 .timescale -9 -12;
P_000002f844a41cb0 .param/l "i" 0 5 28, +C4<0110>;
S_000002f844bbb8a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bbc520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d54380 .functor NOT 1, L_000002f844d62360, C4<0>, C4<0>, C4<0>;
L_000002f844d54150 .functor AND 1, L_000002f844d54380, L_000002f844d61aa0, C4<1>, C4<1>;
L_000002f844d54620 .functor NOT 1, L_000002f844d62360, C4<0>, C4<0>, C4<0>;
L_000002f844d54af0 .functor AND 1, L_000002f844d54620, L_000002f844d63300, C4<1>, C4<1>;
L_000002f844d54230 .functor OR 1, L_000002f844d54150, L_000002f844d54af0, C4<0>, C4<0>;
L_000002f844d54a10 .functor AND 1, L_000002f844d61aa0, L_000002f844d63300, C4<1>, C4<1>;
L_000002f844d54a80 .functor OR 1, L_000002f844d54230, L_000002f844d54a10, C4<0>, C4<0>;
L_000002f844d543f0 .functor XOR 1, L_000002f844d62360, L_000002f844d61aa0, C4<0>, C4<0>;
L_000002f844d53c10 .functor XOR 1, L_000002f844d543f0, L_000002f844d63300, C4<0>, C4<0>;
v000002f844ba9c60_0 .net "Debe", 0 0, L_000002f844d54a80;  1 drivers
v000002f844ba9bc0_0 .net "Din", 0 0, L_000002f844d63300;  1 drivers
v000002f844ba9e40_0 .net "Dout", 0 0, L_000002f844d53c10;  1 drivers
v000002f844baa480_0 .net "Ri", 0 0, L_000002f844d61aa0;  1 drivers
v000002f844ba8e00_0 .net "Si", 0 0, L_000002f844d62360;  1 drivers
v000002f844baafc0_0 .net *"_ivl_0", 0 0, L_000002f844d54380;  1 drivers
v000002f844ba9760_0 .net *"_ivl_10", 0 0, L_000002f844d54a10;  1 drivers
v000002f844ba8fe0_0 .net *"_ivl_14", 0 0, L_000002f844d543f0;  1 drivers
v000002f844baa520_0 .net *"_ivl_2", 0 0, L_000002f844d54150;  1 drivers
v000002f844ba98a0_0 .net *"_ivl_4", 0 0, L_000002f844d54620;  1 drivers
v000002f844ba9580_0 .net *"_ivl_6", 0 0, L_000002f844d54af0;  1 drivers
v000002f844baa200_0 .net *"_ivl_8", 0 0, L_000002f844d54230;  1 drivers
S_000002f844bbce80 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000002f844bba060;
 .timescale -9 -12;
P_000002f844a41170 .param/l "i" 0 5 28, +C4<0111>;
S_000002f844bbcb60 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bbce80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d53ba0 .functor NOT 1, L_000002f844d62860, C4<0>, C4<0>, C4<0>;
L_000002f844d53510 .functor AND 1, L_000002f844d53ba0, L_000002f844d615a0, C4<1>, C4<1>;
L_000002f844d54b60 .functor NOT 1, L_000002f844d62860, C4<0>, C4<0>, C4<0>;
L_000002f844d54690 .functor AND 1, L_000002f844d54b60, L_000002f844d62680, C4<1>, C4<1>;
L_000002f844d54700 .functor OR 1, L_000002f844d53510, L_000002f844d54690, C4<0>, C4<0>;
L_000002f844d54bd0 .functor AND 1, L_000002f844d615a0, L_000002f844d62680, C4<1>, C4<1>;
L_000002f844d53820 .functor OR 1, L_000002f844d54700, L_000002f844d54bd0, C4<0>, C4<0>;
L_000002f844d53580 .functor XOR 1, L_000002f844d62860, L_000002f844d615a0, C4<0>, C4<0>;
L_000002f844d54cb0 .functor XOR 1, L_000002f844d53580, L_000002f844d62680, C4<0>, C4<0>;
v000002f844ba9080_0 .net "Debe", 0 0, L_000002f844d53820;  1 drivers
v000002f844ba89a0_0 .net "Din", 0 0, L_000002f844d62680;  1 drivers
v000002f844baa660_0 .net "Dout", 0 0, L_000002f844d54cb0;  1 drivers
v000002f844baa160_0 .net "Ri", 0 0, L_000002f844d615a0;  1 drivers
v000002f844ba9f80_0 .net "Si", 0 0, L_000002f844d62860;  1 drivers
v000002f844baa5c0_0 .net *"_ivl_0", 0 0, L_000002f844d53ba0;  1 drivers
v000002f844ba9260_0 .net *"_ivl_10", 0 0, L_000002f844d54bd0;  1 drivers
v000002f844ba99e0_0 .net *"_ivl_14", 0 0, L_000002f844d53580;  1 drivers
v000002f844ba9d00_0 .net *"_ivl_2", 0 0, L_000002f844d53510;  1 drivers
v000002f844baa2a0_0 .net *"_ivl_4", 0 0, L_000002f844d54b60;  1 drivers
v000002f844ba8ea0_0 .net *"_ivl_6", 0 0, L_000002f844d54690;  1 drivers
v000002f844baa7a0_0 .net *"_ivl_8", 0 0, L_000002f844d54700;  1 drivers
S_000002f844bbc070 .scope module, "sm" "SumMantisa" 5 291, 5 81 0, S_000002f844b2ee50;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "S";
    .port_info 1 /INPUT 24 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_000002f844b32220 .param/l "BS" 0 5 81, +C4<00000000000000000000000000011111>;
P_000002f844b32258 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000111>;
P_000002f844b32290 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000010110>;
L_000002f844d48140 .functor BUFZ 23, L_000002f844c45720, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000002f844d48b50 .functor BUFZ 8, L_000002f844c45c20, C4<00000000>, C4<00000000>, C4<00000000>;
v000002f844b98320_0 .net "A", 24 0, L_000002f844c42340;  1 drivers
v000002f844b97b00_0 .net "B", 24 0, L_000002f844c423e0;  1 drivers
v000002f844b972e0_0 .net "C", 25 0, L_000002f844c42660;  1 drivers
v000002f844b97d80_0 .net "ExpIn", 7 0, L_000002f844c61060;  alias, 1 drivers
v000002f844b992c0_0 .net "ExpOut", 7 0, L_000002f844d48b50;  alias, 1 drivers
v000002f844b995e0_0 .net "F", 22 0, L_000002f844d48140;  alias, 1 drivers
v000002f844b98460_0 .net "R", 23 0, L_000002f844c60fc0;  alias, 1 drivers
v000002f844b98dc0_0 .net "S", 23 0, L_000002f844c60e80;  alias, 1 drivers
L_000002f844cbea90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844b97920_0 .net/2u *"_ivl_183", 0 0, L_000002f844cbea90;  1 drivers
v000002f844b98000_0 .net *"_ivl_188", 22 0, L_000002f844c461c0;  1 drivers
v000002f844b97100_0 .net *"_ivl_190", 0 0, L_000002f844c457c0;  1 drivers
v000002f844b97ba0_0 .net *"_ivl_192", 0 0, L_000002f844c45e00;  1 drivers
L_000002f844cbead8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002f844b97f60_0 .net/2u *"_ivl_193", 1 0, L_000002f844cbead8;  1 drivers
v000002f844b97420_0 .net *"_ivl_195", 27 0, L_000002f844c46f80;  1 drivers
v000002f844b990e0_0 .net *"_ivl_197", 30 0, L_000002f844c46c60;  1 drivers
L_000002f844cbeb20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002f844b983c0_0 .net *"_ivl_200", 2 0, L_000002f844cbeb20;  1 drivers
v000002f844b98780_0 .net *"_ivl_202", 22 0, L_000002f844c45680;  1 drivers
v000002f844b99180_0 .net *"_ivl_204", 0 0, L_000002f844c44c80;  1 drivers
L_000002f844cbeb68 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002f844b98b40_0 .net/2u *"_ivl_205", 2 0, L_000002f844cbeb68;  1 drivers
v000002f844b979c0_0 .net *"_ivl_207", 27 0, L_000002f844c45ae0;  1 drivers
v000002f844b97380_0 .net *"_ivl_209", 30 0, L_000002f844c45f40;  1 drivers
L_000002f844cbebb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002f844b98be0_0 .net *"_ivl_212", 2 0, L_000002f844cbebb0;  1 drivers
L_000002f844cbebf8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000002f844b99360_0 .net/2u *"_ivl_215", 7 0, L_000002f844cbebf8;  1 drivers
v000002f844b981e0_0 .net *"_ivl_217", 7 0, L_000002f844c46080;  1 drivers
v000002f844b98500_0 .net "carry", 0 0, L_000002f844c428e0;  1 drivers
v000002f844b971a0_0 .net "exp_for_round", 7 0, L_000002f844c468a0;  1 drivers
v000002f844b99400_0 .net "exp_rounded", 7 0, L_000002f844c45c20;  1 drivers
v000002f844b97c40_0 .net "frac_rounded", 22 0, L_000002f844c45720;  1 drivers
v000002f844b98820_0 .net "guard_R", 0 0, L_000002f844c61740;  alias, 1 drivers
v000002f844b97e20_0 .net "guard_S", 0 0, L_000002f844c603e0;  alias, 1 drivers
v000002f844b97ec0_0 .net "ms_for_round", 30 0, L_000002f844c45fe0;  1 drivers
v000002f844b99720_0 .net "sticky_for_round", 0 0, L_000002f844d16d60;  alias, 1 drivers
v000002f844b98c80_0 .net "sum_bits", 24 0, L_000002f844c42200;  1 drivers
L_000002f844c607a0 .part L_000002f844c42340, 0, 1;
L_000002f844c60a20 .part L_000002f844c423e0, 0, 1;
L_000002f844c608e0 .part L_000002f844c42660, 0, 1;
L_000002f844c61c40 .part L_000002f844c42340, 1, 1;
L_000002f844c61240 .part L_000002f844c423e0, 1, 1;
L_000002f844c61560 .part L_000002f844c42660, 1, 1;
L_000002f844c61600 .part L_000002f844c42340, 2, 1;
L_000002f844c617e0 .part L_000002f844c423e0, 2, 1;
L_000002f844c61880 .part L_000002f844c42660, 2, 1;
L_000002f844c61920 .part L_000002f844c42340, 3, 1;
L_000002f844c61e20 .part L_000002f844c423e0, 3, 1;
L_000002f844c60160 .part L_000002f844c42660, 3, 1;
L_000002f844c60200 .part L_000002f844c42340, 4, 1;
L_000002f844c60340 .part L_000002f844c423e0, 4, 1;
L_000002f844c60480 .part L_000002f844c42660, 4, 1;
L_000002f844c605c0 .part L_000002f844c42340, 5, 1;
L_000002f844c43740 .part L_000002f844c423e0, 5, 1;
L_000002f844c44500 .part L_000002f844c42660, 5, 1;
L_000002f844c43240 .part L_000002f844c42340, 6, 1;
L_000002f844c437e0 .part L_000002f844c423e0, 6, 1;
L_000002f844c432e0 .part L_000002f844c42660, 6, 1;
L_000002f844c427a0 .part L_000002f844c42340, 7, 1;
L_000002f844c42fc0 .part L_000002f844c423e0, 7, 1;
L_000002f844c42f20 .part L_000002f844c42660, 7, 1;
L_000002f844c43100 .part L_000002f844c42340, 8, 1;
L_000002f844c42d40 .part L_000002f844c423e0, 8, 1;
L_000002f844c43ec0 .part L_000002f844c42660, 8, 1;
L_000002f844c43380 .part L_000002f844c42340, 9, 1;
L_000002f844c43b00 .part L_000002f844c423e0, 9, 1;
L_000002f844c43ba0 .part L_000002f844c42660, 9, 1;
L_000002f844c43060 .part L_000002f844c42340, 10, 1;
L_000002f844c43ce0 .part L_000002f844c423e0, 10, 1;
L_000002f844c42ca0 .part L_000002f844c42660, 10, 1;
L_000002f844c431a0 .part L_000002f844c42340, 11, 1;
L_000002f844c43880 .part L_000002f844c423e0, 11, 1;
L_000002f844c445a0 .part L_000002f844c42660, 11, 1;
L_000002f844c43d80 .part L_000002f844c42340, 12, 1;
L_000002f844c43c40 .part L_000002f844c423e0, 12, 1;
L_000002f844c440a0 .part L_000002f844c42660, 12, 1;
L_000002f844c43420 .part L_000002f844c42340, 13, 1;
L_000002f844c42de0 .part L_000002f844c423e0, 13, 1;
L_000002f844c42480 .part L_000002f844c42660, 13, 1;
L_000002f844c42520 .part L_000002f844c42340, 14, 1;
L_000002f844c425c0 .part L_000002f844c423e0, 14, 1;
L_000002f844c422a0 .part L_000002f844c42660, 14, 1;
L_000002f844c43e20 .part L_000002f844c42340, 15, 1;
L_000002f844c42a20 .part L_000002f844c423e0, 15, 1;
L_000002f844c42c00 .part L_000002f844c42660, 15, 1;
L_000002f844c434c0 .part L_000002f844c42340, 16, 1;
L_000002f844c43600 .part L_000002f844c423e0, 16, 1;
L_000002f844c43920 .part L_000002f844c42660, 16, 1;
L_000002f844c42840 .part L_000002f844c42340, 17, 1;
L_000002f844c43f60 .part L_000002f844c423e0, 17, 1;
L_000002f844c44280 .part L_000002f844c42660, 17, 1;
L_000002f844c42980 .part L_000002f844c42340, 18, 1;
L_000002f844c42160 .part L_000002f844c423e0, 18, 1;
L_000002f844c44000 .part L_000002f844c42660, 18, 1;
L_000002f844c439c0 .part L_000002f844c42340, 19, 1;
L_000002f844c443c0 .part L_000002f844c423e0, 19, 1;
L_000002f844c436a0 .part L_000002f844c42660, 19, 1;
L_000002f844c446e0 .part L_000002f844c42340, 20, 1;
L_000002f844c43560 .part L_000002f844c423e0, 20, 1;
L_000002f844c43a60 .part L_000002f844c42660, 20, 1;
L_000002f844c42700 .part L_000002f844c42340, 21, 1;
L_000002f844c42e80 .part L_000002f844c423e0, 21, 1;
L_000002f844c42b60 .part L_000002f844c42660, 21, 1;
L_000002f844c44140 .part L_000002f844c42340, 22, 1;
L_000002f844c441e0 .part L_000002f844c423e0, 22, 1;
L_000002f844c44320 .part L_000002f844c42660, 22, 1;
L_000002f844c44460 .part L_000002f844c42340, 23, 1;
L_000002f844c44640 .part L_000002f844c423e0, 23, 1;
L_000002f844c44780 .part L_000002f844c42660, 23, 1;
L_000002f844c44820 .part L_000002f844c42340, 24, 1;
L_000002f844c42ac0 .part L_000002f844c423e0, 24, 1;
L_000002f844c420c0 .part L_000002f844c42660, 24, 1;
LS_000002f844c42200_0_0 .concat8 [ 1 1 1 1], L_000002f844d166d0, L_000002f844d16e40, L_000002f844d17930, L_000002f844d160b0;
LS_000002f844c42200_0_4 .concat8 [ 1 1 1 1], L_000002f844d17230, L_000002f844d17770, L_000002f844d196f0, L_000002f844d18ff0;
LS_000002f844c42200_0_8 .concat8 [ 1 1 1 1], L_000002f844d19370, L_000002f844d191b0, L_000002f844d17f50, L_000002f844d188f0;
LS_000002f844c42200_0_12 .concat8 [ 1 1 1 1], L_000002f844d18c70, L_000002f844d18ab0, L_000002f844d18d50, L_000002f844d1ad40;
LS_000002f844c42200_0_16 .concat8 [ 1 1 1 1], L_000002f844d1a720, L_000002f844d1b440, L_000002f844d19d10, L_000002f844d1b130;
LS_000002f844c42200_0_20 .concat8 [ 1 1 1 1], L_000002f844d19df0, L_000002f844d19ca0, L_000002f844d1af70, L_000002f844d1b360;
LS_000002f844c42200_0_24 .concat8 [ 1 0 0 0], L_000002f844d47f80;
LS_000002f844c42200_1_0 .concat8 [ 4 4 4 4], LS_000002f844c42200_0_0, LS_000002f844c42200_0_4, LS_000002f844c42200_0_8, LS_000002f844c42200_0_12;
LS_000002f844c42200_1_4 .concat8 [ 4 4 1 0], LS_000002f844c42200_0_16, LS_000002f844c42200_0_20, LS_000002f844c42200_0_24;
L_000002f844c42200 .concat8 [ 16 9 0 0], LS_000002f844c42200_1_0, LS_000002f844c42200_1_4;
L_000002f844c42340 .concat [ 1 24 0 0], L_000002f844c603e0, L_000002f844c60e80;
L_000002f844c423e0 .concat [ 1 24 0 0], L_000002f844c61740, L_000002f844c60fc0;
LS_000002f844c42660_0_0 .concat8 [ 1 1 1 1], L_000002f844cbea90, L_000002f844d17460, L_000002f844d16890, L_000002f844d178c0;
LS_000002f844c42660_0_4 .concat8 [ 1 1 1 1], L_000002f844d17a10, L_000002f844d16120, L_000002f844d17690, L_000002f844d19840;
LS_000002f844c42660_0_8 .concat8 [ 1 1 1 1], L_000002f844d19060, L_000002f844d193e0, L_000002f844d18340, L_000002f844d18030;
LS_000002f844c42660_0_12 .concat8 [ 1 1 1 1], L_000002f844d190d0, L_000002f844d19220, L_000002f844d197d0, L_000002f844d18260;
LS_000002f844c42660_0_16 .concat8 [ 1 1 1 1], L_000002f844d1adb0, L_000002f844d19ae0, L_000002f844d1a3a0, L_000002f844d1a330;
LS_000002f844c42660_0_20 .concat8 [ 1 1 1 1], L_000002f844d19e60, L_000002f844d19d80, L_000002f844d1ae20, L_000002f844d1ab10;
LS_000002f844c42660_0_24 .concat8 [ 1 1 0 0], L_000002f844d1b210, L_000002f844d47f10;
LS_000002f844c42660_1_0 .concat8 [ 4 4 4 4], LS_000002f844c42660_0_0, LS_000002f844c42660_0_4, LS_000002f844c42660_0_8, LS_000002f844c42660_0_12;
LS_000002f844c42660_1_4 .concat8 [ 4 4 2 0], LS_000002f844c42660_0_16, LS_000002f844c42660_0_20, LS_000002f844c42660_0_24;
L_000002f844c42660 .concat8 [ 16 10 0 0], LS_000002f844c42660_1_0, LS_000002f844c42660_1_4;
L_000002f844c428e0 .part L_000002f844c42660, 25, 1;
L_000002f844c461c0 .part L_000002f844c42200, 2, 23;
L_000002f844c457c0 .part L_000002f844c42200, 1, 1;
L_000002f844c45e00 .part L_000002f844c42200, 0, 1;
LS_000002f844c46f80_0_0 .concat [ 1 2 1 1], L_000002f844d16d60, L_000002f844cbead8, L_000002f844c45e00, L_000002f844c457c0;
LS_000002f844c46f80_0_4 .concat [ 23 0 0 0], L_000002f844c461c0;
L_000002f844c46f80 .concat [ 5 23 0 0], LS_000002f844c46f80_0_0, LS_000002f844c46f80_0_4;
L_000002f844c46c60 .concat [ 28 3 0 0], L_000002f844c46f80, L_000002f844cbeb20;
L_000002f844c45680 .part L_000002f844c42200, 1, 23;
L_000002f844c44c80 .part L_000002f844c42200, 0, 1;
L_000002f844c45ae0 .concat [ 1 3 1 23], L_000002f844d16d60, L_000002f844cbeb68, L_000002f844c44c80, L_000002f844c45680;
L_000002f844c45f40 .concat [ 28 3 0 0], L_000002f844c45ae0, L_000002f844cbebb0;
L_000002f844c45fe0 .functor MUXZ 31, L_000002f844c45f40, L_000002f844c46c60, L_000002f844c428e0, C4<>;
L_000002f844c46080 .arith/sum 8, L_000002f844c61060, L_000002f844cbebf8;
L_000002f844c468a0 .functor MUXZ 8, L_000002f844c61060, L_000002f844c46080, L_000002f844c428e0, C4<>;
L_000002f844c47020 .part L_000002f844c45fe0, 0, 28;
S_000002f844bbc6b0 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a3fbb0 .param/l "i" 0 5 102, +C4<00>;
S_000002f844bbbbc0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bbc6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d16cf0 .functor AND 1, L_000002f844c607a0, L_000002f844c60a20, C4<1>, C4<1>;
L_000002f844d16660 .functor AND 1, L_000002f844c60a20, L_000002f844c608e0, C4<1>, C4<1>;
L_000002f844d16b30 .functor OR 1, L_000002f844d16cf0, L_000002f844d16660, C4<0>, C4<0>;
L_000002f844d16dd0 .functor AND 1, L_000002f844c607a0, L_000002f844c608e0, C4<1>, C4<1>;
L_000002f844d17460 .functor OR 1, L_000002f844d16b30, L_000002f844d16dd0, C4<0>, C4<0>;
L_000002f844d17850 .functor XOR 1, L_000002f844c607a0, L_000002f844c60a20, C4<0>, C4<0>;
L_000002f844d166d0 .functor XOR 1, L_000002f844d17850, L_000002f844c608e0, C4<0>, C4<0>;
v000002f844babce0_0 .net "Debe", 0 0, L_000002f844d17460;  1 drivers
v000002f844bad360_0 .net "Din", 0 0, L_000002f844c608e0;  1 drivers
v000002f844bac6e0_0 .net "Dout", 0 0, L_000002f844d166d0;  1 drivers
v000002f844bac280_0 .net "Ri", 0 0, L_000002f844c60a20;  1 drivers
v000002f844bac500_0 .net "Si", 0 0, L_000002f844c607a0;  1 drivers
v000002f844bac960_0 .net *"_ivl_0", 0 0, L_000002f844d16cf0;  1 drivers
v000002f844bad4a0_0 .net *"_ivl_10", 0 0, L_000002f844d17850;  1 drivers
v000002f844bacaa0_0 .net *"_ivl_2", 0 0, L_000002f844d16660;  1 drivers
v000002f844bacb40_0 .net *"_ivl_4", 0 0, L_000002f844d16b30;  1 drivers
v000002f844bacf00_0 .net *"_ivl_6", 0 0, L_000002f844d16dd0;  1 drivers
S_000002f844bbc840 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a41730 .param/l "i" 0 5 102, +C4<01>;
S_000002f844bbb580 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bbc840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d173f0 .functor AND 1, L_000002f844c61c40, L_000002f844c61240, C4<1>, C4<1>;
L_000002f844d16190 .functor AND 1, L_000002f844c61240, L_000002f844c61560, C4<1>, C4<1>;
L_000002f844d16270 .functor OR 1, L_000002f844d173f0, L_000002f844d16190, C4<0>, C4<0>;
L_000002f844d17380 .functor AND 1, L_000002f844c61c40, L_000002f844c61560, C4<1>, C4<1>;
L_000002f844d16890 .functor OR 1, L_000002f844d16270, L_000002f844d17380, C4<0>, C4<0>;
L_000002f844d174d0 .functor XOR 1, L_000002f844c61c40, L_000002f844c61240, C4<0>, C4<0>;
L_000002f844d16e40 .functor XOR 1, L_000002f844d174d0, L_000002f844c61560, C4<0>, C4<0>;
v000002f844bacfa0_0 .net "Debe", 0 0, L_000002f844d16890;  1 drivers
v000002f844bab6a0_0 .net "Din", 0 0, L_000002f844c61560;  1 drivers
v000002f844bad040_0 .net "Dout", 0 0, L_000002f844d16e40;  1 drivers
v000002f844bab600_0 .net "Ri", 0 0, L_000002f844c61240;  1 drivers
v000002f844bad400_0 .net "Si", 0 0, L_000002f844c61c40;  1 drivers
v000002f844bad540_0 .net *"_ivl_0", 0 0, L_000002f844d173f0;  1 drivers
v000002f844bad5e0_0 .net *"_ivl_10", 0 0, L_000002f844d174d0;  1 drivers
v000002f844bad680_0 .net *"_ivl_2", 0 0, L_000002f844d16190;  1 drivers
v000002f844bad7c0_0 .net *"_ivl_4", 0 0, L_000002f844d16270;  1 drivers
v000002f844bab380_0 .net *"_ivl_6", 0 0, L_000002f844d17380;  1 drivers
S_000002f844bbb3f0 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a41af0 .param/l "i" 0 5 102, +C4<010>;
S_000002f844bbbd50 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bbb3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d16900 .functor AND 1, L_000002f844c61600, L_000002f844c617e0, C4<1>, C4<1>;
L_000002f844d162e0 .functor AND 1, L_000002f844c617e0, L_000002f844c61880, C4<1>, C4<1>;
L_000002f844d16970 .functor OR 1, L_000002f844d16900, L_000002f844d162e0, C4<0>, C4<0>;
L_000002f844d169e0 .functor AND 1, L_000002f844c61600, L_000002f844c61880, C4<1>, C4<1>;
L_000002f844d178c0 .functor OR 1, L_000002f844d16970, L_000002f844d169e0, C4<0>, C4<0>;
L_000002f844d177e0 .functor XOR 1, L_000002f844c61600, L_000002f844c617e0, C4<0>, C4<0>;
L_000002f844d17930 .functor XOR 1, L_000002f844d177e0, L_000002f844c61880, C4<0>, C4<0>;
v000002f844bab4c0_0 .net "Debe", 0 0, L_000002f844d178c0;  1 drivers
v000002f844bab740_0 .net "Din", 0 0, L_000002f844c61880;  1 drivers
v000002f844bab7e0_0 .net "Dout", 0 0, L_000002f844d17930;  1 drivers
v000002f844bab880_0 .net "Ri", 0 0, L_000002f844c617e0;  1 drivers
v000002f844bae800_0 .net "Si", 0 0, L_000002f844c61600;  1 drivers
v000002f844bad900_0 .net *"_ivl_0", 0 0, L_000002f844d16900;  1 drivers
v000002f844bae3a0_0 .net *"_ivl_10", 0 0, L_000002f844d177e0;  1 drivers
v000002f844bae760_0 .net *"_ivl_2", 0 0, L_000002f844d162e0;  1 drivers
v000002f844badc20_0 .net *"_ivl_4", 0 0, L_000002f844d16970;  1 drivers
v000002f844baf200_0 .net *"_ivl_6", 0 0, L_000002f844d169e0;  1 drivers
S_000002f844bbb0d0 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a411b0 .param/l "i" 0 5 102, +C4<011>;
S_000002f844bbbee0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bbb0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d16eb0 .functor AND 1, L_000002f844c61920, L_000002f844c61e20, C4<1>, C4<1>;
L_000002f844d170e0 .functor AND 1, L_000002f844c61e20, L_000002f844c60160, C4<1>, C4<1>;
L_000002f844d16350 .functor OR 1, L_000002f844d16eb0, L_000002f844d170e0, C4<0>, C4<0>;
L_000002f844d179a0 .functor AND 1, L_000002f844c61920, L_000002f844c60160, C4<1>, C4<1>;
L_000002f844d17a10 .functor OR 1, L_000002f844d16350, L_000002f844d179a0, C4<0>, C4<0>;
L_000002f844d16f90 .functor XOR 1, L_000002f844c61920, L_000002f844c61e20, C4<0>, C4<0>;
L_000002f844d160b0 .functor XOR 1, L_000002f844d16f90, L_000002f844c60160, C4<0>, C4<0>;
v000002f844bae120_0 .net "Debe", 0 0, L_000002f844d17a10;  1 drivers
v000002f844badae0_0 .net "Din", 0 0, L_000002f844c60160;  1 drivers
v000002f844baf3e0_0 .net "Dout", 0 0, L_000002f844d160b0;  1 drivers
v000002f844bafac0_0 .net "Ri", 0 0, L_000002f844c61e20;  1 drivers
v000002f844bae300_0 .net "Si", 0 0, L_000002f844c61920;  1 drivers
v000002f844bae260_0 .net *"_ivl_0", 0 0, L_000002f844d16eb0;  1 drivers
v000002f844bad9a0_0 .net *"_ivl_10", 0 0, L_000002f844d16f90;  1 drivers
v000002f844bafc00_0 .net *"_ivl_2", 0 0, L_000002f844d170e0;  1 drivers
v000002f844bae1c0_0 .net *"_ivl_4", 0 0, L_000002f844d16350;  1 drivers
v000002f844baee40_0 .net *"_ivl_6", 0 0, L_000002f844d179a0;  1 drivers
S_000002f844bbc390 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a41230 .param/l "i" 0 5 102, +C4<0100>;
S_000002f844bbb710 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bbc390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d17150 .functor AND 1, L_000002f844c60200, L_000002f844c60340, C4<1>, C4<1>;
L_000002f844d16200 .functor AND 1, L_000002f844c60340, L_000002f844c60480, C4<1>, C4<1>;
L_000002f844d175b0 .functor OR 1, L_000002f844d17150, L_000002f844d16200, C4<0>, C4<0>;
L_000002f844d171c0 .functor AND 1, L_000002f844c60200, L_000002f844c60480, C4<1>, C4<1>;
L_000002f844d16120 .functor OR 1, L_000002f844d175b0, L_000002f844d171c0, C4<0>, C4<0>;
L_000002f844d17af0 .functor XOR 1, L_000002f844c60200, L_000002f844c60340, C4<0>, C4<0>;
L_000002f844d17230 .functor XOR 1, L_000002f844d17af0, L_000002f844c60480, C4<0>, C4<0>;
v000002f844bae580_0 .net "Debe", 0 0, L_000002f844d16120;  1 drivers
v000002f844baf340_0 .net "Din", 0 0, L_000002f844c60480;  1 drivers
v000002f844baf2a0_0 .net "Dout", 0 0, L_000002f844d17230;  1 drivers
v000002f844bafca0_0 .net "Ri", 0 0, L_000002f844c60340;  1 drivers
v000002f844baf700_0 .net "Si", 0 0, L_000002f844c60200;  1 drivers
v000002f844baeee0_0 .net *"_ivl_0", 0 0, L_000002f844d17150;  1 drivers
v000002f844baeb20_0 .net *"_ivl_10", 0 0, L_000002f844d17af0;  1 drivers
v000002f844bb0060_0 .net *"_ivl_2", 0 0, L_000002f844d16200;  1 drivers
v000002f844baf480_0 .net *"_ivl_4", 0 0, L_000002f844d175b0;  1 drivers
v000002f844baf980_0 .net *"_ivl_6", 0 0, L_000002f844d171c0;  1 drivers
S_000002f844bbe530 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a427b0 .param/l "i" 0 5 102, +C4<0101>;
S_000002f844bbdef0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bbe530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d17000 .functor AND 1, L_000002f844c605c0, L_000002f844c43740, C4<1>, C4<1>;
L_000002f844d172a0 .functor AND 1, L_000002f844c43740, L_000002f844c44500, C4<1>, C4<1>;
L_000002f844d17310 .functor OR 1, L_000002f844d17000, L_000002f844d172a0, C4<0>, C4<0>;
L_000002f844d17620 .functor AND 1, L_000002f844c605c0, L_000002f844c44500, C4<1>, C4<1>;
L_000002f844d17690 .functor OR 1, L_000002f844d17310, L_000002f844d17620, C4<0>, C4<0>;
L_000002f844d17700 .functor XOR 1, L_000002f844c605c0, L_000002f844c43740, C4<0>, C4<0>;
L_000002f844d17770 .functor XOR 1, L_000002f844d17700, L_000002f844c44500, C4<0>, C4<0>;
v000002f844baff20_0 .net "Debe", 0 0, L_000002f844d17690;  1 drivers
v000002f844bae6c0_0 .net "Din", 0 0, L_000002f844c44500;  1 drivers
v000002f844badfe0_0 .net "Dout", 0 0, L_000002f844d17770;  1 drivers
v000002f844baf520_0 .net "Ri", 0 0, L_000002f844c43740;  1 drivers
v000002f844baf5c0_0 .net "Si", 0 0, L_000002f844c605c0;  1 drivers
v000002f844baf660_0 .net *"_ivl_0", 0 0, L_000002f844d17000;  1 drivers
v000002f844baeda0_0 .net *"_ivl_10", 0 0, L_000002f844d17700;  1 drivers
v000002f844badb80_0 .net *"_ivl_2", 0 0, L_000002f844d172a0;  1 drivers
v000002f844bada40_0 .net *"_ivl_4", 0 0, L_000002f844d17310;  1 drivers
v000002f844bae620_0 .net *"_ivl_6", 0 0, L_000002f844d17620;  1 drivers
S_000002f844bbed00 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a42fb0 .param/l "i" 0 5 102, +C4<0110>;
S_000002f844bbd0e0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bbed00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d17a80 .functor AND 1, L_000002f844c43240, L_000002f844c437e0, C4<1>, C4<1>;
L_000002f844d19450 .functor AND 1, L_000002f844c437e0, L_000002f844c432e0, C4<1>, C4<1>;
L_000002f844d19610 .functor OR 1, L_000002f844d17a80, L_000002f844d19450, C4<0>, C4<0>;
L_000002f844d18880 .functor AND 1, L_000002f844c43240, L_000002f844c432e0, C4<1>, C4<1>;
L_000002f844d19840 .functor OR 1, L_000002f844d19610, L_000002f844d18880, C4<0>, C4<0>;
L_000002f844d19300 .functor XOR 1, L_000002f844c43240, L_000002f844c437e0, C4<0>, C4<0>;
L_000002f844d196f0 .functor XOR 1, L_000002f844d19300, L_000002f844c432e0, C4<0>, C4<0>;
v000002f844badcc0_0 .net "Debe", 0 0, L_000002f844d19840;  1 drivers
v000002f844baef80_0 .net "Din", 0 0, L_000002f844c432e0;  1 drivers
v000002f844baf7a0_0 .net "Dout", 0 0, L_000002f844d196f0;  1 drivers
v000002f844bae440_0 .net "Ri", 0 0, L_000002f844c437e0;  1 drivers
v000002f844baf840_0 .net "Si", 0 0, L_000002f844c43240;  1 drivers
v000002f844badf40_0 .net *"_ivl_0", 0 0, L_000002f844d17a80;  1 drivers
v000002f844bae4e0_0 .net *"_ivl_10", 0 0, L_000002f844d19300;  1 drivers
v000002f844bae8a0_0 .net *"_ivl_2", 0 0, L_000002f844d19450;  1 drivers
v000002f844baebc0_0 .net *"_ivl_4", 0 0, L_000002f844d19610;  1 drivers
v000002f844bafb60_0 .net *"_ivl_6", 0 0, L_000002f844d18880;  1 drivers
S_000002f844bbee90 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a42530 .param/l "i" 0 5 102, +C4<0111>;
S_000002f844bbe080 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bbee90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d18c00 .functor AND 1, L_000002f844c427a0, L_000002f844c42fc0, C4<1>, C4<1>;
L_000002f844d187a0 .functor AND 1, L_000002f844c42fc0, L_000002f844c42f20, C4<1>, C4<1>;
L_000002f844d18f80 .functor OR 1, L_000002f844d18c00, L_000002f844d187a0, C4<0>, C4<0>;
L_000002f844d18180 .functor AND 1, L_000002f844c427a0, L_000002f844c42f20, C4<1>, C4<1>;
L_000002f844d19060 .functor OR 1, L_000002f844d18f80, L_000002f844d18180, C4<0>, C4<0>;
L_000002f844d17cb0 .functor XOR 1, L_000002f844c427a0, L_000002f844c42fc0, C4<0>, C4<0>;
L_000002f844d18ff0 .functor XOR 1, L_000002f844d17cb0, L_000002f844c42f20, C4<0>, C4<0>;
v000002f844badd60_0 .net "Debe", 0 0, L_000002f844d19060;  1 drivers
v000002f844bae940_0 .net "Din", 0 0, L_000002f844c42f20;  1 drivers
v000002f844baf020_0 .net "Dout", 0 0, L_000002f844d18ff0;  1 drivers
v000002f844bae080_0 .net "Ri", 0 0, L_000002f844c42fc0;  1 drivers
v000002f844bae9e0_0 .net "Si", 0 0, L_000002f844c427a0;  1 drivers
v000002f844bafd40_0 .net *"_ivl_0", 0 0, L_000002f844d18c00;  1 drivers
v000002f844baea80_0 .net *"_ivl_10", 0 0, L_000002f844d17cb0;  1 drivers
v000002f844bade00_0 .net *"_ivl_2", 0 0, L_000002f844d187a0;  1 drivers
v000002f844baec60_0 .net *"_ivl_4", 0 0, L_000002f844d18f80;  1 drivers
v000002f844baed00_0 .net *"_ivl_6", 0 0, L_000002f844d18180;  1 drivers
S_000002f844bbdd60 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a429b0 .param/l "i" 0 5 102, +C4<01000>;
S_000002f844bbdbd0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bbdd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d17ee0 .functor AND 1, L_000002f844c43100, L_000002f844c42d40, C4<1>, C4<1>;
L_000002f844d18500 .functor AND 1, L_000002f844c42d40, L_000002f844c43ec0, C4<1>, C4<1>;
L_000002f844d182d0 .functor OR 1, L_000002f844d17ee0, L_000002f844d18500, C4<0>, C4<0>;
L_000002f844d194c0 .functor AND 1, L_000002f844c43100, L_000002f844c43ec0, C4<1>, C4<1>;
L_000002f844d193e0 .functor OR 1, L_000002f844d182d0, L_000002f844d194c0, C4<0>, C4<0>;
L_000002f844d183b0 .functor XOR 1, L_000002f844c43100, L_000002f844c42d40, C4<0>, C4<0>;
L_000002f844d19370 .functor XOR 1, L_000002f844d183b0, L_000002f844c43ec0, C4<0>, C4<0>;
v000002f844baf0c0_0 .net "Debe", 0 0, L_000002f844d193e0;  1 drivers
v000002f844baf160_0 .net "Din", 0 0, L_000002f844c43ec0;  1 drivers
v000002f844baf8e0_0 .net "Dout", 0 0, L_000002f844d19370;  1 drivers
v000002f844badea0_0 .net "Ri", 0 0, L_000002f844c42d40;  1 drivers
v000002f844bafde0_0 .net "Si", 0 0, L_000002f844c43100;  1 drivers
v000002f844bafe80_0 .net *"_ivl_0", 0 0, L_000002f844d17ee0;  1 drivers
v000002f844bafa20_0 .net *"_ivl_10", 0 0, L_000002f844d183b0;  1 drivers
v000002f844baffc0_0 .net *"_ivl_2", 0 0, L_000002f844d18500;  1 drivers
v000002f844bb0240_0 .net *"_ivl_4", 0 0, L_000002f844d182d0;  1 drivers
v000002f844bb0ec0_0 .net *"_ivl_6", 0 0, L_000002f844d194c0;  1 drivers
S_000002f844bbe210 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a42cf0 .param/l "i" 0 5 102, +C4<01001>;
S_000002f844bbe6c0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bbe210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d18ce0 .functor AND 1, L_000002f844c43380, L_000002f844c43b00, C4<1>, C4<1>;
L_000002f844d17fc0 .functor AND 1, L_000002f844c43b00, L_000002f844c43ba0, C4<1>, C4<1>;
L_000002f844d18dc0 .functor OR 1, L_000002f844d18ce0, L_000002f844d17fc0, C4<0>, C4<0>;
L_000002f844d18490 .functor AND 1, L_000002f844c43380, L_000002f844c43ba0, C4<1>, C4<1>;
L_000002f844d18340 .functor OR 1, L_000002f844d18dc0, L_000002f844d18490, C4<0>, C4<0>;
L_000002f844d19530 .functor XOR 1, L_000002f844c43380, L_000002f844c43b00, C4<0>, C4<0>;
L_000002f844d191b0 .functor XOR 1, L_000002f844d19530, L_000002f844c43ba0, C4<0>, C4<0>;
v000002f844bb1640_0 .net "Debe", 0 0, L_000002f844d18340;  1 drivers
v000002f844bb0d80_0 .net "Din", 0 0, L_000002f844c43ba0;  1 drivers
v000002f844bb0740_0 .net "Dout", 0 0, L_000002f844d191b0;  1 drivers
v000002f844bb1280_0 .net "Ri", 0 0, L_000002f844c43b00;  1 drivers
v000002f844bb24a0_0 .net "Si", 0 0, L_000002f844c43380;  1 drivers
v000002f844bb1780_0 .net *"_ivl_0", 0 0, L_000002f844d18ce0;  1 drivers
v000002f844bb0f60_0 .net *"_ivl_10", 0 0, L_000002f844d19530;  1 drivers
v000002f844bb1d20_0 .net *"_ivl_2", 0 0, L_000002f844d17fc0;  1 drivers
v000002f844bb0a60_0 .net *"_ivl_4", 0 0, L_000002f844d18dc0;  1 drivers
v000002f844bb16e0_0 .net *"_ivl_6", 0 0, L_000002f844d18490;  1 drivers
S_000002f844bbe3a0 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a426b0 .param/l "i" 0 5 102, +C4<01010>;
S_000002f844bbe850 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bbe3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d17d20 .functor AND 1, L_000002f844c43060, L_000002f844c43ce0, C4<1>, C4<1>;
L_000002f844d18420 .functor AND 1, L_000002f844c43ce0, L_000002f844c42ca0, C4<1>, C4<1>;
L_000002f844d19760 .functor OR 1, L_000002f844d17d20, L_000002f844d18420, C4<0>, C4<0>;
L_000002f844d18810 .functor AND 1, L_000002f844c43060, L_000002f844c42ca0, C4<1>, C4<1>;
L_000002f844d18030 .functor OR 1, L_000002f844d19760, L_000002f844d18810, C4<0>, C4<0>;
L_000002f844d18650 .functor XOR 1, L_000002f844c43060, L_000002f844c43ce0, C4<0>, C4<0>;
L_000002f844d17f50 .functor XOR 1, L_000002f844d18650, L_000002f844c42ca0, C4<0>, C4<0>;
v000002f844bb07e0_0 .net "Debe", 0 0, L_000002f844d18030;  1 drivers
v000002f844bb2360_0 .net "Din", 0 0, L_000002f844c42ca0;  1 drivers
v000002f844bb22c0_0 .net "Dout", 0 0, L_000002f844d17f50;  1 drivers
v000002f844bb15a0_0 .net "Ri", 0 0, L_000002f844c43ce0;  1 drivers
v000002f844bb1f00_0 .net "Si", 0 0, L_000002f844c43060;  1 drivers
v000002f844bb0e20_0 .net *"_ivl_0", 0 0, L_000002f844d17d20;  1 drivers
v000002f844bb1e60_0 .net *"_ivl_10", 0 0, L_000002f844d18650;  1 drivers
v000002f844bb04c0_0 .net *"_ivl_2", 0 0, L_000002f844d18420;  1 drivers
v000002f844bb1320_0 .net *"_ivl_4", 0 0, L_000002f844d19760;  1 drivers
v000002f844bb0b00_0 .net *"_ivl_6", 0 0, L_000002f844d18810;  1 drivers
S_000002f844bbe9e0 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a42c70 .param/l "i" 0 5 102, +C4<01011>;
S_000002f844bbeb70 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bbe9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d18570 .functor AND 1, L_000002f844c431a0, L_000002f844c43880, C4<1>, C4<1>;
L_000002f844d18b90 .functor AND 1, L_000002f844c43880, L_000002f844c445a0, C4<1>, C4<1>;
L_000002f844d18110 .functor OR 1, L_000002f844d18570, L_000002f844d18b90, C4<0>, C4<0>;
L_000002f844d186c0 .functor AND 1, L_000002f844c431a0, L_000002f844c445a0, C4<1>, C4<1>;
L_000002f844d190d0 .functor OR 1, L_000002f844d18110, L_000002f844d186c0, C4<0>, C4<0>;
L_000002f844d17d90 .functor XOR 1, L_000002f844c431a0, L_000002f844c43880, C4<0>, C4<0>;
L_000002f844d188f0 .functor XOR 1, L_000002f844d17d90, L_000002f844c445a0, C4<0>, C4<0>;
v000002f844bb1dc0_0 .net "Debe", 0 0, L_000002f844d190d0;  1 drivers
v000002f844bb0920_0 .net "Din", 0 0, L_000002f844c445a0;  1 drivers
v000002f844bb1b40_0 .net "Dout", 0 0, L_000002f844d188f0;  1 drivers
v000002f844bb0ba0_0 .net "Ri", 0 0, L_000002f844c43880;  1 drivers
v000002f844bb1820_0 .net "Si", 0 0, L_000002f844c431a0;  1 drivers
v000002f844bb0880_0 .net *"_ivl_0", 0 0, L_000002f844d18570;  1 drivers
v000002f844bb1000_0 .net *"_ivl_10", 0 0, L_000002f844d17d90;  1 drivers
v000002f844bb10a0_0 .net *"_ivl_2", 0 0, L_000002f844d18b90;  1 drivers
v000002f844bb1a00_0 .net *"_ivl_4", 0 0, L_000002f844d18110;  1 drivers
v000002f844bb13c0_0 .net *"_ivl_6", 0 0, L_000002f844d186c0;  1 drivers
S_000002f844bbd270 .scope generate, "genblk1[12]" "genblk1[12]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a42d30 .param/l "i" 0 5 102, +C4<01100>;
S_000002f844bbd400 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bbd270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d185e0 .functor AND 1, L_000002f844c43d80, L_000002f844c43c40, C4<1>, C4<1>;
L_000002f844d18730 .functor AND 1, L_000002f844c43c40, L_000002f844c440a0, C4<1>, C4<1>;
L_000002f844d19290 .functor OR 1, L_000002f844d185e0, L_000002f844d18730, C4<0>, C4<0>;
L_000002f844d18960 .functor AND 1, L_000002f844c43d80, L_000002f844c440a0, C4<1>, C4<1>;
L_000002f844d19220 .functor OR 1, L_000002f844d19290, L_000002f844d18960, C4<0>, C4<0>;
L_000002f844d19140 .functor XOR 1, L_000002f844c43d80, L_000002f844c43c40, C4<0>, C4<0>;
L_000002f844d18c70 .functor XOR 1, L_000002f844d19140, L_000002f844c440a0, C4<0>, C4<0>;
v000002f844bb18c0_0 .net "Debe", 0 0, L_000002f844d19220;  1 drivers
v000002f844bb0c40_0 .net "Din", 0 0, L_000002f844c440a0;  1 drivers
v000002f844bb1960_0 .net "Dout", 0 0, L_000002f844d18c70;  1 drivers
v000002f844bb2860_0 .net "Ri", 0 0, L_000002f844c43c40;  1 drivers
v000002f844bb1460_0 .net "Si", 0 0, L_000002f844c43d80;  1 drivers
v000002f844bb1fa0_0 .net *"_ivl_0", 0 0, L_000002f844d185e0;  1 drivers
v000002f844bb1aa0_0 .net *"_ivl_10", 0 0, L_000002f844d19140;  1 drivers
v000002f844bb1140_0 .net *"_ivl_2", 0 0, L_000002f844d18730;  1 drivers
v000002f844bb2720_0 .net *"_ivl_4", 0 0, L_000002f844d19290;  1 drivers
v000002f844bb11e0_0 .net *"_ivl_6", 0 0, L_000002f844d18960;  1 drivers
S_000002f844bbd590 .scope generate, "genblk1[13]" "genblk1[13]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a42df0 .param/l "i" 0 5 102, +C4<01101>;
S_000002f844bbd720 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bbd590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d189d0 .functor AND 1, L_000002f844c43420, L_000002f844c42de0, C4<1>, C4<1>;
L_000002f844d195a0 .functor AND 1, L_000002f844c42de0, L_000002f844c42480, C4<1>, C4<1>;
L_000002f844d18a40 .functor OR 1, L_000002f844d189d0, L_000002f844d195a0, C4<0>, C4<0>;
L_000002f844d19680 .functor AND 1, L_000002f844c43420, L_000002f844c42480, C4<1>, C4<1>;
L_000002f844d197d0 .functor OR 1, L_000002f844d18a40, L_000002f844d19680, C4<0>, C4<0>;
L_000002f844d181f0 .functor XOR 1, L_000002f844c43420, L_000002f844c42de0, C4<0>, C4<0>;
L_000002f844d18ab0 .functor XOR 1, L_000002f844d181f0, L_000002f844c42480, C4<0>, C4<0>;
v000002f844bb2540_0 .net "Debe", 0 0, L_000002f844d197d0;  1 drivers
v000002f844bb1500_0 .net "Din", 0 0, L_000002f844c42480;  1 drivers
v000002f844bb2040_0 .net "Dout", 0 0, L_000002f844d18ab0;  1 drivers
v000002f844bb1be0_0 .net "Ri", 0 0, L_000002f844c42de0;  1 drivers
v000002f844bb0100_0 .net "Si", 0 0, L_000002f844c43420;  1 drivers
v000002f844bb1c80_0 .net *"_ivl_0", 0 0, L_000002f844d189d0;  1 drivers
v000002f844bb20e0_0 .net *"_ivl_10", 0 0, L_000002f844d181f0;  1 drivers
v000002f844bb09c0_0 .net *"_ivl_2", 0 0, L_000002f844d195a0;  1 drivers
v000002f844bb0380_0 .net *"_ivl_4", 0 0, L_000002f844d18a40;  1 drivers
v000002f844bb2180_0 .net *"_ivl_6", 0 0, L_000002f844d19680;  1 drivers
S_000002f844bbd8b0 .scope generate, "genblk1[14]" "genblk1[14]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a43030 .param/l "i" 0 5 102, +C4<01110>;
S_000002f844bbda40 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bbd8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d17e00 .functor AND 1, L_000002f844c42520, L_000002f844c425c0, C4<1>, C4<1>;
L_000002f844d18f10 .functor AND 1, L_000002f844c425c0, L_000002f844c422a0, C4<1>, C4<1>;
L_000002f844d17e70 .functor OR 1, L_000002f844d17e00, L_000002f844d18f10, C4<0>, C4<0>;
L_000002f844d180a0 .functor AND 1, L_000002f844c42520, L_000002f844c422a0, C4<1>, C4<1>;
L_000002f844d18260 .functor OR 1, L_000002f844d17e70, L_000002f844d180a0, C4<0>, C4<0>;
L_000002f844d18b20 .functor XOR 1, L_000002f844c42520, L_000002f844c425c0, C4<0>, C4<0>;
L_000002f844d18d50 .functor XOR 1, L_000002f844d18b20, L_000002f844c422a0, C4<0>, C4<0>;
v000002f844bb25e0_0 .net "Debe", 0 0, L_000002f844d18260;  1 drivers
v000002f844bb2220_0 .net "Din", 0 0, L_000002f844c422a0;  1 drivers
v000002f844bb2400_0 .net "Dout", 0 0, L_000002f844d18d50;  1 drivers
v000002f844bb2680_0 .net "Ri", 0 0, L_000002f844c425c0;  1 drivers
v000002f844bb27c0_0 .net "Si", 0 0, L_000002f844c42520;  1 drivers
v000002f844bb01a0_0 .net *"_ivl_0", 0 0, L_000002f844d17e00;  1 drivers
v000002f844bb02e0_0 .net *"_ivl_10", 0 0, L_000002f844d18b20;  1 drivers
v000002f844bb0420_0 .net *"_ivl_2", 0 0, L_000002f844d18f10;  1 drivers
v000002f844bb06a0_0 .net *"_ivl_4", 0 0, L_000002f844d17e70;  1 drivers
v000002f844bb0ce0_0 .net *"_ivl_6", 0 0, L_000002f844d180a0;  1 drivers
S_000002f844bc0ea0 .scope generate, "genblk1[15]" "genblk1[15]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a430b0 .param/l "i" 0 5 102, +C4<01111>;
S_000002f844bbfd70 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bc0ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d18e30 .functor AND 1, L_000002f844c43e20, L_000002f844c42a20, C4<1>, C4<1>;
L_000002f844d18ea0 .functor AND 1, L_000002f844c42a20, L_000002f844c42c00, C4<1>, C4<1>;
L_000002f844d1a170 .functor OR 1, L_000002f844d18e30, L_000002f844d18ea0, C4<0>, C4<0>;
L_000002f844d1a950 .functor AND 1, L_000002f844c43e20, L_000002f844c42c00, C4<1>, C4<1>;
L_000002f844d1adb0 .functor OR 1, L_000002f844d1a170, L_000002f844d1a950, C4<0>, C4<0>;
L_000002f844d1a250 .functor XOR 1, L_000002f844c43e20, L_000002f844c42a20, C4<0>, C4<0>;
L_000002f844d1ad40 .functor XOR 1, L_000002f844d1a250, L_000002f844c42c00, C4<0>, C4<0>;
v000002f844bb0560_0 .net "Debe", 0 0, L_000002f844d1adb0;  1 drivers
v000002f844bb0600_0 .net "Din", 0 0, L_000002f844c42c00;  1 drivers
v000002f844bb39e0_0 .net "Dout", 0 0, L_000002f844d1ad40;  1 drivers
v000002f844bb3ee0_0 .net "Ri", 0 0, L_000002f844c42a20;  1 drivers
v000002f844bb3b20_0 .net "Si", 0 0, L_000002f844c43e20;  1 drivers
v000002f844bb45c0_0 .net *"_ivl_0", 0 0, L_000002f844d18e30;  1 drivers
v000002f844bb4200_0 .net *"_ivl_10", 0 0, L_000002f844d1a250;  1 drivers
v000002f844bb4ac0_0 .net *"_ivl_2", 0 0, L_000002f844d18ea0;  1 drivers
v000002f844bb3580_0 .net *"_ivl_4", 0 0, L_000002f844d1a170;  1 drivers
v000002f844bb3760_0 .net *"_ivl_6", 0 0, L_000002f844d1a950;  1 drivers
S_000002f844bc06d0 .scope generate, "genblk1[16]" "genblk1[16]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a430f0 .param/l "i" 0 5 102, +C4<010000>;
S_000002f844bc0d10 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bc06d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d19a70 .functor AND 1, L_000002f844c434c0, L_000002f844c43600, C4<1>, C4<1>;
L_000002f844d1a480 .functor AND 1, L_000002f844c43600, L_000002f844c43920, C4<1>, C4<1>;
L_000002f844d1a640 .functor OR 1, L_000002f844d19a70, L_000002f844d1a480, C4<0>, C4<0>;
L_000002f844d1a800 .functor AND 1, L_000002f844c434c0, L_000002f844c43920, C4<1>, C4<1>;
L_000002f844d19ae0 .functor OR 1, L_000002f844d1a640, L_000002f844d1a800, C4<0>, C4<0>;
L_000002f844d1a2c0 .functor XOR 1, L_000002f844c434c0, L_000002f844c43600, C4<0>, C4<0>;
L_000002f844d1a720 .functor XOR 1, L_000002f844d1a2c0, L_000002f844c43920, C4<0>, C4<0>;
v000002f844bb33a0_0 .net "Debe", 0 0, L_000002f844d19ae0;  1 drivers
v000002f844bb3800_0 .net "Din", 0 0, L_000002f844c43920;  1 drivers
v000002f844bb2c20_0 .net "Dout", 0 0, L_000002f844d1a720;  1 drivers
v000002f844bb48e0_0 .net "Ri", 0 0, L_000002f844c43600;  1 drivers
v000002f844bb2b80_0 .net "Si", 0 0, L_000002f844c434c0;  1 drivers
v000002f844bb3bc0_0 .net *"_ivl_0", 0 0, L_000002f844d19a70;  1 drivers
v000002f844bb3f80_0 .net *"_ivl_10", 0 0, L_000002f844d1a2c0;  1 drivers
v000002f844bb29a0_0 .net *"_ivl_2", 0 0, L_000002f844d1a480;  1 drivers
v000002f844bb4c00_0 .net *"_ivl_4", 0 0, L_000002f844d1a640;  1 drivers
v000002f844bb4660_0 .net *"_ivl_6", 0 0, L_000002f844d1a800;  1 drivers
S_000002f844bbf8c0 .scope generate, "genblk1[17]" "genblk1[17]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a42230 .param/l "i" 0 5 102, +C4<010001>;
S_000002f844bc09f0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bbf8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d1b3d0 .functor AND 1, L_000002f844c42840, L_000002f844c43f60, C4<1>, C4<1>;
L_000002f844d1a020 .functor AND 1, L_000002f844c43f60, L_000002f844c44280, C4<1>, C4<1>;
L_000002f844d1a1e0 .functor OR 1, L_000002f844d1b3d0, L_000002f844d1a020, C4<0>, C4<0>;
L_000002f844d1a560 .functor AND 1, L_000002f844c42840, L_000002f844c44280, C4<1>, C4<1>;
L_000002f844d1a3a0 .functor OR 1, L_000002f844d1a1e0, L_000002f844d1a560, C4<0>, C4<0>;
L_000002f844d1acd0 .functor XOR 1, L_000002f844c42840, L_000002f844c43f60, C4<0>, C4<0>;
L_000002f844d1b440 .functor XOR 1, L_000002f844d1acd0, L_000002f844c44280, C4<0>, C4<0>;
v000002f844bb3120_0 .net "Debe", 0 0, L_000002f844d1a3a0;  1 drivers
v000002f844bb4020_0 .net "Din", 0 0, L_000002f844c44280;  1 drivers
v000002f844bb40c0_0 .net "Dout", 0 0, L_000002f844d1b440;  1 drivers
v000002f844bb2a40_0 .net "Ri", 0 0, L_000002f844c43f60;  1 drivers
v000002f844bb4700_0 .net "Si", 0 0, L_000002f844c42840;  1 drivers
v000002f844bb3940_0 .net *"_ivl_0", 0 0, L_000002f844d1b3d0;  1 drivers
v000002f844bb4160_0 .net *"_ivl_10", 0 0, L_000002f844d1acd0;  1 drivers
v000002f844bb43e0_0 .net *"_ivl_2", 0 0, L_000002f844d1a020;  1 drivers
v000002f844bb47a0_0 .net *"_ivl_4", 0 0, L_000002f844d1a1e0;  1 drivers
v000002f844bb42a0_0 .net *"_ivl_6", 0 0, L_000002f844d1a560;  1 drivers
S_000002f844bbfa50 .scope generate, "genblk1[18]" "genblk1[18]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a423b0 .param/l "i" 0 5 102, +C4<010010>;
S_000002f844bbff00 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bbfa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d1ac60 .functor AND 1, L_000002f844c42980, L_000002f844c42160, C4<1>, C4<1>;
L_000002f844d198b0 .functor AND 1, L_000002f844c42160, L_000002f844c44000, C4<1>, C4<1>;
L_000002f844d1b2f0 .functor OR 1, L_000002f844d1ac60, L_000002f844d198b0, C4<0>, C4<0>;
L_000002f844d1a870 .functor AND 1, L_000002f844c42980, L_000002f844c44000, C4<1>, C4<1>;
L_000002f844d1a330 .functor OR 1, L_000002f844d1b2f0, L_000002f844d1a870, C4<0>, C4<0>;
L_000002f844d1a410 .functor XOR 1, L_000002f844c42980, L_000002f844c42160, C4<0>, C4<0>;
L_000002f844d19d10 .functor XOR 1, L_000002f844d1a410, L_000002f844c44000, C4<0>, C4<0>;
v000002f844bb2900_0 .net "Debe", 0 0, L_000002f844d1a330;  1 drivers
v000002f844bb38a0_0 .net "Din", 0 0, L_000002f844c44000;  1 drivers
v000002f844bb3260_0 .net "Dout", 0 0, L_000002f844d19d10;  1 drivers
v000002f844bb2ae0_0 .net "Ri", 0 0, L_000002f844c42160;  1 drivers
v000002f844bb4340_0 .net "Si", 0 0, L_000002f844c42980;  1 drivers
v000002f844bb3c60_0 .net *"_ivl_0", 0 0, L_000002f844d1ac60;  1 drivers
v000002f844bb4d40_0 .net *"_ivl_10", 0 0, L_000002f844d1a410;  1 drivers
v000002f844bb4520_0 .net *"_ivl_2", 0 0, L_000002f844d198b0;  1 drivers
v000002f844bb4e80_0 .net *"_ivl_4", 0 0, L_000002f844d1b2f0;  1 drivers
v000002f844bb4f20_0 .net *"_ivl_6", 0 0, L_000002f844d1a870;  1 drivers
S_000002f844bc0540 .scope generate, "genblk1[19]" "genblk1[19]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a423f0 .param/l "i" 0 5 102, +C4<010011>;
S_000002f844bc0b80 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bc0540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d1b050 .functor AND 1, L_000002f844c439c0, L_000002f844c443c0, C4<1>, C4<1>;
L_000002f844d1afe0 .functor AND 1, L_000002f844c443c0, L_000002f844c436a0, C4<1>, C4<1>;
L_000002f844d19fb0 .functor OR 1, L_000002f844d1b050, L_000002f844d1afe0, C4<0>, C4<0>;
L_000002f844d1a6b0 .functor AND 1, L_000002f844c439c0, L_000002f844c436a0, C4<1>, C4<1>;
L_000002f844d19e60 .functor OR 1, L_000002f844d19fb0, L_000002f844d1a6b0, C4<0>, C4<0>;
L_000002f844d1a8e0 .functor XOR 1, L_000002f844c439c0, L_000002f844c443c0, C4<0>, C4<0>;
L_000002f844d1b130 .functor XOR 1, L_000002f844d1a8e0, L_000002f844c436a0, C4<0>, C4<0>;
v000002f844bb2cc0_0 .net "Debe", 0 0, L_000002f844d19e60;  1 drivers
v000002f844bb3440_0 .net "Din", 0 0, L_000002f844c436a0;  1 drivers
v000002f844bb4840_0 .net "Dout", 0 0, L_000002f844d1b130;  1 drivers
v000002f844bb4480_0 .net "Ri", 0 0, L_000002f844c443c0;  1 drivers
v000002f844bb2d60_0 .net "Si", 0 0, L_000002f844c439c0;  1 drivers
v000002f844bb3e40_0 .net *"_ivl_0", 0 0, L_000002f844d1b050;  1 drivers
v000002f844bb34e0_0 .net *"_ivl_10", 0 0, L_000002f844d1a8e0;  1 drivers
v000002f844bb4980_0 .net *"_ivl_2", 0 0, L_000002f844d1afe0;  1 drivers
v000002f844bb5060_0 .net *"_ivl_4", 0 0, L_000002f844d19fb0;  1 drivers
v000002f844bb31c0_0 .net *"_ivl_6", 0 0, L_000002f844d1a6b0;  1 drivers
S_000002f844bbf0f0 .scope generate, "genblk1[20]" "genblk1[20]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a43db0 .param/l "i" 0 5 102, +C4<010100>;
S_000002f844bbf280 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bbf0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d1a090 .functor AND 1, L_000002f844c446e0, L_000002f844c43560, C4<1>, C4<1>;
L_000002f844d19ed0 .functor AND 1, L_000002f844c43560, L_000002f844c43a60, C4<1>, C4<1>;
L_000002f844d1af00 .functor OR 1, L_000002f844d1a090, L_000002f844d19ed0, C4<0>, C4<0>;
L_000002f844d1a790 .functor AND 1, L_000002f844c446e0, L_000002f844c43a60, C4<1>, C4<1>;
L_000002f844d19d80 .functor OR 1, L_000002f844d1af00, L_000002f844d1a790, C4<0>, C4<0>;
L_000002f844d1a4f0 .functor XOR 1, L_000002f844c446e0, L_000002f844c43560, C4<0>, C4<0>;
L_000002f844d19df0 .functor XOR 1, L_000002f844d1a4f0, L_000002f844c43a60, C4<0>, C4<0>;
v000002f844bb2e00_0 .net "Debe", 0 0, L_000002f844d19d80;  1 drivers
v000002f844bb4ca0_0 .net "Din", 0 0, L_000002f844c43a60;  1 drivers
v000002f844bb4de0_0 .net "Dout", 0 0, L_000002f844d19df0;  1 drivers
v000002f844bb4a20_0 .net "Ri", 0 0, L_000002f844c43560;  1 drivers
v000002f844bb2ea0_0 .net "Si", 0 0, L_000002f844c446e0;  1 drivers
v000002f844bb4b60_0 .net *"_ivl_0", 0 0, L_000002f844d1a090;  1 drivers
v000002f844bb4fc0_0 .net *"_ivl_10", 0 0, L_000002f844d1a4f0;  1 drivers
v000002f844bb3d00_0 .net *"_ivl_2", 0 0, L_000002f844d19ed0;  1 drivers
v000002f844bb2f40_0 .net *"_ivl_4", 0 0, L_000002f844d1af00;  1 drivers
v000002f844bb2fe0_0 .net *"_ivl_6", 0 0, L_000002f844d1a790;  1 drivers
S_000002f844bc0860 .scope generate, "genblk1[21]" "genblk1[21]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a439b0 .param/l "i" 0 5 102, +C4<010101>;
S_000002f844bc0090 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bc0860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d1a5d0 .functor AND 1, L_000002f844c42700, L_000002f844c42e80, C4<1>, C4<1>;
L_000002f844d19c30 .functor AND 1, L_000002f844c42e80, L_000002f844c42b60, C4<1>, C4<1>;
L_000002f844d1a9c0 .functor OR 1, L_000002f844d1a5d0, L_000002f844d19c30, C4<0>, C4<0>;
L_000002f844d1aa30 .functor AND 1, L_000002f844c42700, L_000002f844c42b60, C4<1>, C4<1>;
L_000002f844d1ae20 .functor OR 1, L_000002f844d1a9c0, L_000002f844d1aa30, C4<0>, C4<0>;
L_000002f844d1b0c0 .functor XOR 1, L_000002f844c42700, L_000002f844c42e80, C4<0>, C4<0>;
L_000002f844d19ca0 .functor XOR 1, L_000002f844d1b0c0, L_000002f844c42b60, C4<0>, C4<0>;
v000002f844bb3080_0 .net "Debe", 0 0, L_000002f844d1ae20;  1 drivers
v000002f844bb3300_0 .net "Din", 0 0, L_000002f844c42b60;  1 drivers
v000002f844bb3620_0 .net "Dout", 0 0, L_000002f844d19ca0;  1 drivers
v000002f844bb36c0_0 .net "Ri", 0 0, L_000002f844c42e80;  1 drivers
v000002f844bb3a80_0 .net "Si", 0 0, L_000002f844c42700;  1 drivers
v000002f844bb3da0_0 .net *"_ivl_0", 0 0, L_000002f844d1a5d0;  1 drivers
v000002f844bb5c40_0 .net *"_ivl_10", 0 0, L_000002f844d1b0c0;  1 drivers
v000002f844bb5a60_0 .net *"_ivl_2", 0 0, L_000002f844d19c30;  1 drivers
v000002f844bb6460_0 .net *"_ivl_4", 0 0, L_000002f844d1a9c0;  1 drivers
v000002f844bb51a0_0 .net *"_ivl_6", 0 0, L_000002f844d1aa30;  1 drivers
S_000002f844bc0220 .scope generate, "genblk1[22]" "genblk1[22]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a43ff0 .param/l "i" 0 5 102, +C4<010110>;
S_000002f844bbf410 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bc0220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d1aaa0 .functor AND 1, L_000002f844c44140, L_000002f844c441e0, C4<1>, C4<1>;
L_000002f844d1abf0 .functor AND 1, L_000002f844c441e0, L_000002f844c44320, C4<1>, C4<1>;
L_000002f844d19990 .functor OR 1, L_000002f844d1aaa0, L_000002f844d1abf0, C4<0>, C4<0>;
L_000002f844d19b50 .functor AND 1, L_000002f844c44140, L_000002f844c44320, C4<1>, C4<1>;
L_000002f844d1ab10 .functor OR 1, L_000002f844d19990, L_000002f844d19b50, C4<0>, C4<0>;
L_000002f844d1ab80 .functor XOR 1, L_000002f844c44140, L_000002f844c441e0, C4<0>, C4<0>;
L_000002f844d1af70 .functor XOR 1, L_000002f844d1ab80, L_000002f844c44320, C4<0>, C4<0>;
v000002f844bb66e0_0 .net "Debe", 0 0, L_000002f844d1ab10;  1 drivers
v000002f844bb57e0_0 .net "Din", 0 0, L_000002f844c44320;  1 drivers
v000002f844bb6e60_0 .net "Dout", 0 0, L_000002f844d1af70;  1 drivers
v000002f844bb54c0_0 .net "Ri", 0 0, L_000002f844c441e0;  1 drivers
v000002f844bb6fa0_0 .net "Si", 0 0, L_000002f844c44140;  1 drivers
v000002f844bb5560_0 .net *"_ivl_0", 0 0, L_000002f844d1aaa0;  1 drivers
v000002f844bb6d20_0 .net *"_ivl_10", 0 0, L_000002f844d1ab80;  1 drivers
v000002f844bb5380_0 .net *"_ivl_2", 0 0, L_000002f844d1abf0;  1 drivers
v000002f844bb6320_0 .net *"_ivl_4", 0 0, L_000002f844d19990;  1 drivers
v000002f844bb6a00_0 .net *"_ivl_6", 0 0, L_000002f844d19b50;  1 drivers
S_000002f844bbf730 .scope generate, "genblk1[23]" "genblk1[23]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a43eb0 .param/l "i" 0 5 102, +C4<010111>;
S_000002f844bbfbe0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bbf730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d1ae90 .functor AND 1, L_000002f844c44460, L_000002f844c44640, C4<1>, C4<1>;
L_000002f844d19f40 .functor AND 1, L_000002f844c44640, L_000002f844c44780, C4<1>, C4<1>;
L_000002f844d1b1a0 .functor OR 1, L_000002f844d1ae90, L_000002f844d19f40, C4<0>, C4<0>;
L_000002f844d1a100 .functor AND 1, L_000002f844c44460, L_000002f844c44780, C4<1>, C4<1>;
L_000002f844d1b210 .functor OR 1, L_000002f844d1b1a0, L_000002f844d1a100, C4<0>, C4<0>;
L_000002f844d1b280 .functor XOR 1, L_000002f844c44460, L_000002f844c44640, C4<0>, C4<0>;
L_000002f844d1b360 .functor XOR 1, L_000002f844d1b280, L_000002f844c44780, C4<0>, C4<0>;
v000002f844bb5420_0 .net "Debe", 0 0, L_000002f844d1b210;  1 drivers
v000002f844bb5ec0_0 .net "Din", 0 0, L_000002f844c44780;  1 drivers
v000002f844bb6780_0 .net "Dout", 0 0, L_000002f844d1b360;  1 drivers
v000002f844bb6500_0 .net "Ri", 0 0, L_000002f844c44640;  1 drivers
v000002f844bb5240_0 .net "Si", 0 0, L_000002f844c44460;  1 drivers
v000002f844bb5e20_0 .net *"_ivl_0", 0 0, L_000002f844d1ae90;  1 drivers
v000002f844bb6f00_0 .net *"_ivl_10", 0 0, L_000002f844d1b280;  1 drivers
v000002f844bb6820_0 .net *"_ivl_2", 0 0, L_000002f844d19f40;  1 drivers
v000002f844bb6aa0_0 .net *"_ivl_4", 0 0, L_000002f844d1b1a0;  1 drivers
v000002f844bb5f60_0 .net *"_ivl_6", 0 0, L_000002f844d1a100;  1 drivers
S_000002f844bbf5a0 .scope generate, "genblk1[24]" "genblk1[24]" 5 102, 5 102 0, S_000002f844bbc070;
 .timescale -9 -12;
P_000002f844a43b30 .param/l "i" 0 5 102, +C4<011000>;
S_000002f844bc03b0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844bbf5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d19920 .functor AND 1, L_000002f844c44820, L_000002f844c42ac0, C4<1>, C4<1>;
L_000002f844d19a00 .functor AND 1, L_000002f844c42ac0, L_000002f844c420c0, C4<1>, C4<1>;
L_000002f844d19bc0 .functor OR 1, L_000002f844d19920, L_000002f844d19a00, C4<0>, C4<0>;
L_000002f844a8f910 .functor AND 1, L_000002f844c44820, L_000002f844c420c0, C4<1>, C4<1>;
L_000002f844d47f10 .functor OR 1, L_000002f844d19bc0, L_000002f844a8f910, C4<0>, C4<0>;
L_000002f844d48a00 .functor XOR 1, L_000002f844c44820, L_000002f844c42ac0, C4<0>, C4<0>;
L_000002f844d47f80 .functor XOR 1, L_000002f844d48a00, L_000002f844c420c0, C4<0>, C4<0>;
v000002f844bb5b00_0 .net "Debe", 0 0, L_000002f844d47f10;  1 drivers
v000002f844bb65a0_0 .net "Din", 0 0, L_000002f844c420c0;  1 drivers
v000002f844bb6000_0 .net "Dout", 0 0, L_000002f844d47f80;  1 drivers
v000002f844bb5600_0 .net "Ri", 0 0, L_000002f844c42ac0;  1 drivers
v000002f844bb52e0_0 .net "Si", 0 0, L_000002f844c44820;  1 drivers
v000002f844bb5100_0 .net *"_ivl_0", 0 0, L_000002f844d19920;  1 drivers
v000002f844bb6be0_0 .net *"_ivl_10", 0 0, L_000002f844d48a00;  1 drivers
v000002f844bb6280_0 .net *"_ivl_2", 0 0, L_000002f844d19a00;  1 drivers
v000002f844bb61e0_0 .net *"_ivl_4", 0 0, L_000002f844d19bc0;  1 drivers
v000002f844bb6dc0_0 .net *"_ivl_6", 0 0, L_000002f844a8f910;  1 drivers
S_000002f844bd3380 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_000002f844bbc070;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000002f844b24620 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000002f844b24658 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000002f844b24690 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_000002f844b246c8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000002f844d485a0 .functor NOT 1, L_000002f844c455e0, C4<0>, C4<0>, C4<0>;
L_000002f844d48bc0 .functor OR 1, L_000002f844c46120, L_000002f844c46440, C4<0>, C4<0>;
L_000002f844d48840 .functor AND 1, L_000002f844c46e40, L_000002f844d48bc0, C4<1>, C4<1>;
v000002f844bb68c0_0 .net *"_ivl_11", 22 0, L_000002f844c45860;  1 drivers
v000002f844bb56a0_0 .net *"_ivl_12", 23 0, L_000002f844c46580;  1 drivers
L_000002f844cbec40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844bb60a0_0 .net *"_ivl_15", 0 0, L_000002f844cbec40;  1 drivers
v000002f844bb5740_0 .net *"_ivl_17", 0 0, L_000002f844c46440;  1 drivers
v000002f844bb6b40_0 .net *"_ivl_19", 0 0, L_000002f844d48bc0;  1 drivers
v000002f844bb63c0_0 .net *"_ivl_21", 0 0, L_000002f844d48840;  1 drivers
L_000002f844cbec88 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002f844bb5880_0 .net/2u *"_ivl_22", 23 0, L_000002f844cbec88;  1 drivers
L_000002f844cbecd0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844bb5920_0 .net/2u *"_ivl_24", 23 0, L_000002f844cbecd0;  1 drivers
v000002f844bb6c80_0 .net *"_ivl_26", 23 0, L_000002f844c464e0;  1 drivers
v000002f844bb5d80_0 .net *"_ivl_3", 3 0, L_000002f844c46a80;  1 drivers
v000002f844bb6140_0 .net *"_ivl_33", 0 0, L_000002f844c46ee0;  1 drivers
v000002f844bb59c0_0 .net *"_ivl_34", 7 0, L_000002f844c46620;  1 drivers
L_000002f844cbed18 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000002f844bb6640_0 .net *"_ivl_37", 6 0, L_000002f844cbed18;  1 drivers
v000002f844bb6960_0 .net *"_ivl_7", 0 0, L_000002f844c455e0;  1 drivers
v000002f844bb5ba0_0 .net "boolean", 0 0, L_000002f844c46120;  1 drivers
v000002f844bb5ce0_0 .net "exp", 7 0, L_000002f844c468a0;  alias, 1 drivers
v000002f844b98aa0_0 .net "exp_round", 7 0, L_000002f844c45c20;  alias, 1 drivers
v000002f844b98140_0 .net "guard", 0 0, L_000002f844c46e40;  1 drivers
v000002f844b98280_0 .net "is_even", 0 0, L_000002f844d485a0;  1 drivers
v000002f844b985a0_0 .net "ms", 27 0, L_000002f844c47020;  1 drivers
v000002f844b99540_0 .net "ms_round", 22 0, L_000002f844c45720;  alias, 1 drivers
v000002f844b97a60_0 .net "temp", 23 0, L_000002f844c46260;  1 drivers
L_000002f844c46e40 .part L_000002f844c47020, 4, 1;
L_000002f844c46a80 .part L_000002f844c47020, 0, 4;
L_000002f844c46120 .reduce/or L_000002f844c46a80;
L_000002f844c455e0 .part L_000002f844c47020, 5, 1;
L_000002f844c45860 .part L_000002f844c47020, 5, 23;
L_000002f844c46580 .concat [ 23 1 0 0], L_000002f844c45860, L_000002f844cbec40;
L_000002f844c46440 .reduce/nor L_000002f844d485a0;
L_000002f844c464e0 .functor MUXZ 24, L_000002f844cbecd0, L_000002f844cbec88, L_000002f844d48840, C4<>;
L_000002f844c46260 .arith/sum 24, L_000002f844c46580, L_000002f844c464e0;
L_000002f844c45720 .part L_000002f844c46260, 0, 23;
L_000002f844c46ee0 .part L_000002f844c46260, 23, 1;
L_000002f844c46620 .concat [ 1 7 0 0], L_000002f844c46ee0, L_000002f844cbed18;
L_000002f844c45c20 .arith/sum 8, L_000002f844c468a0, L_000002f844c46620;
S_000002f844bd3510 .scope module, "subsito1" "RestaExp_sum" 5 233, 5 19 0, S_000002f844b2ee50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000002f8445995f0 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000002f844599628 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000002f844599660 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000002f844bda210_0 .net "Debe", 8 0, L_000002f844c5ea40;  1 drivers
v000002f844bdae90_0 .net "F", 7 0, L_000002f844c5e400;  alias, 1 drivers
v000002f844bda3f0_0 .net "R", 7 0, L_000002f844c5e540;  alias, 1 drivers
v000002f844bda850_0 .net "S", 7 0, L_000002f844c5bb60;  alias, 1 drivers
L_000002f844cbe7c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844bdbd90_0 .net/2u *"_ivl_60", 0 0, L_000002f844cbe7c0;  1 drivers
L_000002f844c5f940 .part L_000002f844c5bb60, 0, 1;
L_000002f844c5daa0 .part L_000002f844c5e540, 0, 1;
L_000002f844c5ec20 .part L_000002f844c5ea40, 0, 1;
L_000002f844c5fbc0 .part L_000002f844c5bb60, 1, 1;
L_000002f844c5f440 .part L_000002f844c5e540, 1, 1;
L_000002f844c5e7c0 .part L_000002f844c5ea40, 1, 1;
L_000002f844c5f580 .part L_000002f844c5bb60, 2, 1;
L_000002f844c60020 .part L_000002f844c5e540, 2, 1;
L_000002f844c5eae0 .part L_000002f844c5ea40, 2, 1;
L_000002f844c5f6c0 .part L_000002f844c5bb60, 3, 1;
L_000002f844c5db40 .part L_000002f844c5e540, 3, 1;
L_000002f844c5e860 .part L_000002f844c5ea40, 3, 1;
L_000002f844c5e220 .part L_000002f844c5bb60, 4, 1;
L_000002f844c5e900 .part L_000002f844c5e540, 4, 1;
L_000002f844c5df00 .part L_000002f844c5ea40, 4, 1;
L_000002f844c5fc60 .part L_000002f844c5bb60, 5, 1;
L_000002f844c5ed60 .part L_000002f844c5e540, 5, 1;
L_000002f844c5e680 .part L_000002f844c5ea40, 5, 1;
L_000002f844c5fee0 .part L_000002f844c5bb60, 6, 1;
L_000002f844c5e720 .part L_000002f844c5e540, 6, 1;
L_000002f844c5fe40 .part L_000002f844c5ea40, 6, 1;
L_000002f844c5f620 .part L_000002f844c5bb60, 7, 1;
L_000002f844c5e9a0 .part L_000002f844c5e540, 7, 1;
L_000002f844c5dfa0 .part L_000002f844c5ea40, 7, 1;
LS_000002f844c5e400_0_0 .concat8 [ 1 1 1 1], L_000002f844a8f6e0, L_000002f844a8fbb0, L_000002f844a90010, L_000002f844a90550;
LS_000002f844c5e400_0_4 .concat8 [ 1 1 1 1], L_000002f844d1bbb0, L_000002f844d1b6e0, L_000002f844d1c240, L_000002f844d1c4e0;
L_000002f844c5e400 .concat8 [ 4 4 0 0], LS_000002f844c5e400_0_0, LS_000002f844c5e400_0_4;
LS_000002f844c5ea40_0_0 .concat8 [ 1 1 1 1], L_000002f844cbe7c0, L_000002f844a8fde0, L_000002f844a8ff30, L_000002f844a902b0;
LS_000002f844c5ea40_0_4 .concat8 [ 1 1 1 1], L_000002f844a90400, L_000002f844d1c320, L_000002f844d1c470, L_000002f844d1cf60;
LS_000002f844c5ea40_0_8 .concat8 [ 1 0 0 0], L_000002f844d1b750;
L_000002f844c5ea40 .concat8 [ 4 4 1 0], LS_000002f844c5ea40_0_0, LS_000002f844c5ea40_0_4, LS_000002f844c5ea40_0_8;
S_000002f844bd3e70 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000002f844bd3510;
 .timescale -9 -12;
P_000002f844a44070 .param/l "i" 0 5 28, +C4<00>;
S_000002f844bd4e10 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bd3e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844a8f0c0 .functor NOT 1, L_000002f844c5f940, C4<0>, C4<0>, C4<0>;
L_000002f844a8ed40 .functor AND 1, L_000002f844a8f0c0, L_000002f844c5daa0, C4<1>, C4<1>;
L_000002f844a8f2f0 .functor NOT 1, L_000002f844c5f940, C4<0>, C4<0>, C4<0>;
L_000002f844a8f3d0 .functor AND 1, L_000002f844a8f2f0, L_000002f844c5ec20, C4<1>, C4<1>;
L_000002f844a8fc20 .functor OR 1, L_000002f844a8ed40, L_000002f844a8f3d0, C4<0>, C4<0>;
L_000002f844a90160 .functor AND 1, L_000002f844c5daa0, L_000002f844c5ec20, C4<1>, C4<1>;
L_000002f844a8fde0 .functor OR 1, L_000002f844a8fc20, L_000002f844a90160, C4<0>, C4<0>;
L_000002f844a900f0 .functor XOR 1, L_000002f844c5f940, L_000002f844c5daa0, C4<0>, C4<0>;
L_000002f844a8f6e0 .functor XOR 1, L_000002f844a900f0, L_000002f844c5ec20, C4<0>, C4<0>;
v000002f844b980a0_0 .net "Debe", 0 0, L_000002f844a8fde0;  1 drivers
v000002f844b97ce0_0 .net "Din", 0 0, L_000002f844c5ec20;  1 drivers
v000002f844b994a0_0 .net "Dout", 0 0, L_000002f844a8f6e0;  1 drivers
v000002f844b98640_0 .net "Ri", 0 0, L_000002f844c5daa0;  1 drivers
v000002f844b986e0_0 .net "Si", 0 0, L_000002f844c5f940;  1 drivers
v000002f844b97240_0 .net *"_ivl_0", 0 0, L_000002f844a8f0c0;  1 drivers
v000002f844b99680_0 .net *"_ivl_10", 0 0, L_000002f844a90160;  1 drivers
v000002f844b988c0_0 .net *"_ivl_14", 0 0, L_000002f844a900f0;  1 drivers
v000002f844b98960_0 .net *"_ivl_2", 0 0, L_000002f844a8ed40;  1 drivers
v000002f844b98a00_0 .net *"_ivl_4", 0 0, L_000002f844a8f2f0;  1 drivers
v000002f844b997c0_0 .net *"_ivl_6", 0 0, L_000002f844a8f3d0;  1 drivers
v000002f844b98d20_0 .net *"_ivl_8", 0 0, L_000002f844a8fc20;  1 drivers
S_000002f844bd31f0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000002f844bd3510;
 .timescale -9 -12;
P_000002f844a440b0 .param/l "i" 0 5 28, +C4<01>;
S_000002f844bd47d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bd31f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844a904e0 .functor NOT 1, L_000002f844c5fbc0, C4<0>, C4<0>, C4<0>;
L_000002f844a8fec0 .functor AND 1, L_000002f844a904e0, L_000002f844c5f440, C4<1>, C4<1>;
L_000002f844a8ffa0 .functor NOT 1, L_000002f844c5fbc0, C4<0>, C4<0>, C4<0>;
L_000002f844a905c0 .functor AND 1, L_000002f844a8ffa0, L_000002f844c5e7c0, C4<1>, C4<1>;
L_000002f844a8fd00 .functor OR 1, L_000002f844a8fec0, L_000002f844a905c0, C4<0>, C4<0>;
L_000002f844a8fb40 .functor AND 1, L_000002f844c5f440, L_000002f844c5e7c0, C4<1>, C4<1>;
L_000002f844a8ff30 .functor OR 1, L_000002f844a8fd00, L_000002f844a8fb40, C4<0>, C4<0>;
L_000002f844a8f980 .functor XOR 1, L_000002f844c5fbc0, L_000002f844c5f440, C4<0>, C4<0>;
L_000002f844a8fbb0 .functor XOR 1, L_000002f844a8f980, L_000002f844c5e7c0, C4<0>, C4<0>;
v000002f844b99860_0 .net "Debe", 0 0, L_000002f844a8ff30;  1 drivers
v000002f844b98e60_0 .net "Din", 0 0, L_000002f844c5e7c0;  1 drivers
v000002f844b98f00_0 .net "Dout", 0 0, L_000002f844a8fbb0;  1 drivers
v000002f844b98fa0_0 .net "Ri", 0 0, L_000002f844c5f440;  1 drivers
v000002f844b974c0_0 .net "Si", 0 0, L_000002f844c5fbc0;  1 drivers
v000002f844b99040_0 .net *"_ivl_0", 0 0, L_000002f844a904e0;  1 drivers
v000002f844b99220_0 .net *"_ivl_10", 0 0, L_000002f844a8fb40;  1 drivers
v000002f844b97740_0 .net *"_ivl_14", 0 0, L_000002f844a8f980;  1 drivers
v000002f844b97560_0 .net *"_ivl_2", 0 0, L_000002f844a8fec0;  1 drivers
v000002f844b97600_0 .net *"_ivl_4", 0 0, L_000002f844a8ffa0;  1 drivers
v000002f844b976a0_0 .net *"_ivl_6", 0 0, L_000002f844a905c0;  1 drivers
v000002f844b977e0_0 .net *"_ivl_8", 0 0, L_000002f844a8fd00;  1 drivers
S_000002f844bd4190 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000002f844bd3510;
 .timescale -9 -12;
P_000002f844a44130 .param/l "i" 0 5 28, +C4<010>;
S_000002f844bd4000 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bd4190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844a8f9f0 .functor NOT 1, L_000002f844c5f580, C4<0>, C4<0>, C4<0>;
L_000002f844a8f830 .functor AND 1, L_000002f844a8f9f0, L_000002f844c60020, C4<1>, C4<1>;
L_000002f844a8fd70 .functor NOT 1, L_000002f844c5f580, C4<0>, C4<0>, C4<0>;
L_000002f844a8fc90 .functor AND 1, L_000002f844a8fd70, L_000002f844c5eae0, C4<1>, C4<1>;
L_000002f844a90320 .functor OR 1, L_000002f844a8f830, L_000002f844a8fc90, C4<0>, C4<0>;
L_000002f844a8fe50 .functor AND 1, L_000002f844c60020, L_000002f844c5eae0, C4<1>, C4<1>;
L_000002f844a902b0 .functor OR 1, L_000002f844a90320, L_000002f844a8fe50, C4<0>, C4<0>;
L_000002f844a90240 .functor XOR 1, L_000002f844c5f580, L_000002f844c60020, C4<0>, C4<0>;
L_000002f844a90010 .functor XOR 1, L_000002f844a90240, L_000002f844c5eae0, C4<0>, C4<0>;
v000002f844b97880_0 .net "Debe", 0 0, L_000002f844a902b0;  1 drivers
v000002f844b9a440_0 .net "Din", 0 0, L_000002f844c5eae0;  1 drivers
v000002f844b9bac0_0 .net "Dout", 0 0, L_000002f844a90010;  1 drivers
v000002f844b9ae40_0 .net "Ri", 0 0, L_000002f844c60020;  1 drivers
v000002f844b9b020_0 .net "Si", 0 0, L_000002f844c5f580;  1 drivers
v000002f844b9aa80_0 .net *"_ivl_0", 0 0, L_000002f844a8f9f0;  1 drivers
v000002f844b9a4e0_0 .net *"_ivl_10", 0 0, L_000002f844a8fe50;  1 drivers
v000002f844b9bca0_0 .net *"_ivl_14", 0 0, L_000002f844a90240;  1 drivers
v000002f844b9af80_0 .net *"_ivl_2", 0 0, L_000002f844a8f830;  1 drivers
v000002f844b99a40_0 .net *"_ivl_4", 0 0, L_000002f844a8fd70;  1 drivers
v000002f844b9b2a0_0 .net *"_ivl_6", 0 0, L_000002f844a8fc90;  1 drivers
v000002f844b99c20_0 .net *"_ivl_8", 0 0, L_000002f844a90320;  1 drivers
S_000002f844bd36a0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000002f844bd3510;
 .timescale -9 -12;
P_000002f844a43830 .param/l "i" 0 5 28, +C4<011>;
S_000002f844bd3830 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bd36a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844a8fad0 .functor NOT 1, L_000002f844c5f6c0, C4<0>, C4<0>, C4<0>;
L_000002f844a901d0 .functor AND 1, L_000002f844a8fad0, L_000002f844c5db40, C4<1>, C4<1>;
L_000002f844a90470 .functor NOT 1, L_000002f844c5f6c0, C4<0>, C4<0>, C4<0>;
L_000002f844a8fa60 .functor AND 1, L_000002f844a90470, L_000002f844c5e860, C4<1>, C4<1>;
L_000002f844a90080 .functor OR 1, L_000002f844a901d0, L_000002f844a8fa60, C4<0>, C4<0>;
L_000002f844a90390 .functor AND 1, L_000002f844c5db40, L_000002f844c5e860, C4<1>, C4<1>;
L_000002f844a90400 .functor OR 1, L_000002f844a90080, L_000002f844a90390, C4<0>, C4<0>;
L_000002f844a8f8a0 .functor XOR 1, L_000002f844c5f6c0, L_000002f844c5db40, C4<0>, C4<0>;
L_000002f844a90550 .functor XOR 1, L_000002f844a8f8a0, L_000002f844c5e860, C4<0>, C4<0>;
v000002f844b9aee0_0 .net "Debe", 0 0, L_000002f844a90400;  1 drivers
v000002f844b9c060_0 .net "Din", 0 0, L_000002f844c5e860;  1 drivers
v000002f844b9b520_0 .net "Dout", 0 0, L_000002f844a90550;  1 drivers
v000002f844b9bb60_0 .net "Ri", 0 0, L_000002f844c5db40;  1 drivers
v000002f844b99cc0_0 .net "Si", 0 0, L_000002f844c5f6c0;  1 drivers
v000002f844b9b700_0 .net *"_ivl_0", 0 0, L_000002f844a8fad0;  1 drivers
v000002f844b9a620_0 .net *"_ivl_10", 0 0, L_000002f844a90390;  1 drivers
v000002f844b9b660_0 .net *"_ivl_14", 0 0, L_000002f844a8f8a0;  1 drivers
v000002f844b99d60_0 .net *"_ivl_2", 0 0, L_000002f844a901d0;  1 drivers
v000002f844b99900_0 .net *"_ivl_4", 0 0, L_000002f844a90470;  1 drivers
v000002f844b9a300_0 .net *"_ivl_6", 0 0, L_000002f844a8fa60;  1 drivers
v000002f844b9b0c0_0 .net *"_ivl_8", 0 0, L_000002f844a90080;  1 drivers
S_000002f844bd3b50 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000002f844bd3510;
 .timescale -9 -12;
P_000002f844a43470 .param/l "i" 0 5 28, +C4<0100>;
S_000002f844bd4320 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bd3b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844a8f750 .functor NOT 1, L_000002f844c5e220, C4<0>, C4<0>, C4<0>;
L_000002f844a8f7c0 .functor AND 1, L_000002f844a8f750, L_000002f844c5e900, C4<1>, C4<1>;
L_000002f844d1c010 .functor NOT 1, L_000002f844c5e220, C4<0>, C4<0>, C4<0>;
L_000002f844d1c400 .functor AND 1, L_000002f844d1c010, L_000002f844c5df00, C4<1>, C4<1>;
L_000002f844d1b830 .functor OR 1, L_000002f844a8f7c0, L_000002f844d1c400, C4<0>, C4<0>;
L_000002f844d1b8a0 .functor AND 1, L_000002f844c5e900, L_000002f844c5df00, C4<1>, C4<1>;
L_000002f844d1c320 .functor OR 1, L_000002f844d1b830, L_000002f844d1b8a0, C4<0>, C4<0>;
L_000002f844d1cbe0 .functor XOR 1, L_000002f844c5e220, L_000002f844c5e900, C4<0>, C4<0>;
L_000002f844d1bbb0 .functor XOR 1, L_000002f844d1cbe0, L_000002f844c5df00, C4<0>, C4<0>;
v000002f844b9a8a0_0 .net "Debe", 0 0, L_000002f844d1c320;  1 drivers
v000002f844b9a800_0 .net "Din", 0 0, L_000002f844c5df00;  1 drivers
v000002f844b999a0_0 .net "Dout", 0 0, L_000002f844d1bbb0;  1 drivers
v000002f844b9a3a0_0 .net "Ri", 0 0, L_000002f844c5e900;  1 drivers
v000002f844b9a580_0 .net "Si", 0 0, L_000002f844c5e220;  1 drivers
v000002f844b9a260_0 .net *"_ivl_0", 0 0, L_000002f844a8f750;  1 drivers
v000002f844b9a940_0 .net *"_ivl_10", 0 0, L_000002f844d1b8a0;  1 drivers
v000002f844b99b80_0 .net *"_ivl_14", 0 0, L_000002f844d1cbe0;  1 drivers
v000002f844b9abc0_0 .net *"_ivl_2", 0 0, L_000002f844a8f7c0;  1 drivers
v000002f844b9a1c0_0 .net *"_ivl_4", 0 0, L_000002f844d1c010;  1 drivers
v000002f844b99ae0_0 .net *"_ivl_6", 0 0, L_000002f844d1c400;  1 drivers
v000002f844b9a6c0_0 .net *"_ivl_8", 0 0, L_000002f844d1b830;  1 drivers
S_000002f844bd39c0 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000002f844bd3510;
 .timescale -9 -12;
P_000002f844a439f0 .param/l "i" 0 5 28, +C4<0101>;
S_000002f844bd3ce0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bd39c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d1cc50 .functor NOT 1, L_000002f844c5fc60, C4<0>, C4<0>, C4<0>;
L_000002f844d1b600 .functor AND 1, L_000002f844d1cc50, L_000002f844c5ed60, C4<1>, C4<1>;
L_000002f844d1c7f0 .functor NOT 1, L_000002f844c5fc60, C4<0>, C4<0>, C4<0>;
L_000002f844d1b7c0 .functor AND 1, L_000002f844d1c7f0, L_000002f844c5e680, C4<1>, C4<1>;
L_000002f844d1bc20 .functor OR 1, L_000002f844d1b600, L_000002f844d1b7c0, C4<0>, C4<0>;
L_000002f844d1c1d0 .functor AND 1, L_000002f844c5ed60, L_000002f844c5e680, C4<1>, C4<1>;
L_000002f844d1c470 .functor OR 1, L_000002f844d1bc20, L_000002f844d1c1d0, C4<0>, C4<0>;
L_000002f844d1b910 .functor XOR 1, L_000002f844c5fc60, L_000002f844c5ed60, C4<0>, C4<0>;
L_000002f844d1b6e0 .functor XOR 1, L_000002f844d1b910, L_000002f844c5e680, C4<0>, C4<0>;
v000002f844b9bc00_0 .net "Debe", 0 0, L_000002f844d1c470;  1 drivers
v000002f844b9a760_0 .net "Din", 0 0, L_000002f844c5e680;  1 drivers
v000002f844b9bd40_0 .net "Dout", 0 0, L_000002f844d1b6e0;  1 drivers
v000002f844b9a9e0_0 .net "Ri", 0 0, L_000002f844c5ed60;  1 drivers
v000002f844b9ba20_0 .net "Si", 0 0, L_000002f844c5fc60;  1 drivers
v000002f844b9b7a0_0 .net *"_ivl_0", 0 0, L_000002f844d1cc50;  1 drivers
v000002f844b9ab20_0 .net *"_ivl_10", 0 0, L_000002f844d1c1d0;  1 drivers
v000002f844b9ac60_0 .net *"_ivl_14", 0 0, L_000002f844d1b910;  1 drivers
v000002f844b9ad00_0 .net *"_ivl_2", 0 0, L_000002f844d1b600;  1 drivers
v000002f844b9b160_0 .net *"_ivl_4", 0 0, L_000002f844d1c7f0;  1 drivers
v000002f844b99fe0_0 .net *"_ivl_6", 0 0, L_000002f844d1b7c0;  1 drivers
v000002f844b9ada0_0 .net *"_ivl_8", 0 0, L_000002f844d1bc20;  1 drivers
S_000002f844bd44b0 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000002f844bd3510;
 .timescale -9 -12;
P_000002f844a436b0 .param/l "i" 0 5 28, +C4<0110>;
S_000002f844bd3060 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bd44b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d1ccc0 .functor NOT 1, L_000002f844c5fee0, C4<0>, C4<0>, C4<0>;
L_000002f844d1c550 .functor AND 1, L_000002f844d1ccc0, L_000002f844c5e720, C4<1>, C4<1>;
L_000002f844d1c9b0 .functor NOT 1, L_000002f844c5fee0, C4<0>, C4<0>, C4<0>;
L_000002f844d1c0f0 .functor AND 1, L_000002f844d1c9b0, L_000002f844c5fe40, C4<1>, C4<1>;
L_000002f844d1b4b0 .functor OR 1, L_000002f844d1c550, L_000002f844d1c0f0, C4<0>, C4<0>;
L_000002f844d1bb40 .functor AND 1, L_000002f844c5e720, L_000002f844c5fe40, C4<1>, C4<1>;
L_000002f844d1cf60 .functor OR 1, L_000002f844d1b4b0, L_000002f844d1bb40, C4<0>, C4<0>;
L_000002f844d1bfa0 .functor XOR 1, L_000002f844c5fee0, L_000002f844c5e720, C4<0>, C4<0>;
L_000002f844d1c240 .functor XOR 1, L_000002f844d1bfa0, L_000002f844c5fe40, C4<0>, C4<0>;
v000002f844b9a120_0 .net "Debe", 0 0, L_000002f844d1cf60;  1 drivers
v000002f844b99e00_0 .net "Din", 0 0, L_000002f844c5fe40;  1 drivers
v000002f844b9b3e0_0 .net "Dout", 0 0, L_000002f844d1c240;  1 drivers
v000002f844b9bde0_0 .net "Ri", 0 0, L_000002f844c5e720;  1 drivers
v000002f844b9b200_0 .net "Si", 0 0, L_000002f844c5fee0;  1 drivers
v000002f844b9b340_0 .net *"_ivl_0", 0 0, L_000002f844d1ccc0;  1 drivers
v000002f844b99ea0_0 .net *"_ivl_10", 0 0, L_000002f844d1bb40;  1 drivers
v000002f844b9be80_0 .net *"_ivl_14", 0 0, L_000002f844d1bfa0;  1 drivers
v000002f844b9b480_0 .net *"_ivl_2", 0 0, L_000002f844d1c550;  1 drivers
v000002f844b9b5c0_0 .net *"_ivl_4", 0 0, L_000002f844d1c9b0;  1 drivers
v000002f844b9b840_0 .net *"_ivl_6", 0 0, L_000002f844d1c0f0;  1 drivers
v000002f844b9bf20_0 .net *"_ivl_8", 0 0, L_000002f844d1b4b0;  1 drivers
S_000002f844bd4640 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000002f844bd3510;
 .timescale -9 -12;
P_000002f844a43bb0 .param/l "i" 0 5 28, +C4<0111>;
S_000002f844bd4960 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bd4640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d1c080 .functor NOT 1, L_000002f844c5f620, C4<0>, C4<0>, C4<0>;
L_000002f844d1c860 .functor AND 1, L_000002f844d1c080, L_000002f844c5e9a0, C4<1>, C4<1>;
L_000002f844d1b670 .functor NOT 1, L_000002f844c5f620, C4<0>, C4<0>, C4<0>;
L_000002f844d1b980 .functor AND 1, L_000002f844d1b670, L_000002f844c5dfa0, C4<1>, C4<1>;
L_000002f844d1ca20 .functor OR 1, L_000002f844d1c860, L_000002f844d1b980, C4<0>, C4<0>;
L_000002f844d1ca90 .functor AND 1, L_000002f844c5e9a0, L_000002f844c5dfa0, C4<1>, C4<1>;
L_000002f844d1b750 .functor OR 1, L_000002f844d1ca20, L_000002f844d1ca90, C4<0>, C4<0>;
L_000002f844d1b9f0 .functor XOR 1, L_000002f844c5f620, L_000002f844c5e9a0, C4<0>, C4<0>;
L_000002f844d1c4e0 .functor XOR 1, L_000002f844d1b9f0, L_000002f844c5dfa0, C4<0>, C4<0>;
v000002f844b9b8e0_0 .net "Debe", 0 0, L_000002f844d1b750;  1 drivers
v000002f844b99f40_0 .net "Din", 0 0, L_000002f844c5dfa0;  1 drivers
v000002f844b9b980_0 .net "Dout", 0 0, L_000002f844d1c4e0;  1 drivers
v000002f844b9bfc0_0 .net "Ri", 0 0, L_000002f844c5e9a0;  1 drivers
v000002f844b9a080_0 .net "Si", 0 0, L_000002f844c5f620;  1 drivers
v000002f844bdbbb0_0 .net *"_ivl_0", 0 0, L_000002f844d1c080;  1 drivers
v000002f844bdbc50_0 .net *"_ivl_10", 0 0, L_000002f844d1ca90;  1 drivers
v000002f844bdbcf0_0 .net *"_ivl_14", 0 0, L_000002f844d1b9f0;  1 drivers
v000002f844bda710_0 .net *"_ivl_2", 0 0, L_000002f844d1c860;  1 drivers
v000002f844bdb930_0 .net *"_ivl_4", 0 0, L_000002f844d1b670;  1 drivers
v000002f844bdb430_0 .net *"_ivl_6", 0 0, L_000002f844d1b980;  1 drivers
v000002f844bdc510_0 .net *"_ivl_8", 0 0, L_000002f844d1ca20;  1 drivers
S_000002f844bd4af0 .scope module, "subsito2" "RestaExp_sum" 5 234, 5 19 0, S_000002f844b2ee50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000002f8445a2480 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000002f8445a24b8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000002f8445a24f0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000002f844bdcfb0_0 .net "Debe", 8 0, L_000002f844c5d8c0;  1 drivers
v000002f844bdd370_0 .net "F", 7 0, L_000002f844c5ddc0;  alias, 1 drivers
v000002f844bddf50_0 .net "R", 7 0, L_000002f844c5bb60;  alias, 1 drivers
v000002f844bdcbf0_0 .net "S", 7 0, L_000002f844c5e540;  alias, 1 drivers
L_000002f844cbe808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844bdd9b0_0 .net/2u *"_ivl_60", 0 0, L_000002f844cbe808;  1 drivers
L_000002f844c5eb80 .part L_000002f844c5e540, 0, 1;
L_000002f844c5eea0 .part L_000002f844c5bb60, 0, 1;
L_000002f844c5ecc0 .part L_000002f844c5d8c0, 0, 1;
L_000002f844c5e4a0 .part L_000002f844c5e540, 1, 1;
L_000002f844c5ef40 .part L_000002f844c5bb60, 1, 1;
L_000002f844c5e180 .part L_000002f844c5d8c0, 1, 1;
L_000002f844c5ee00 .part L_000002f844c5e540, 2, 1;
L_000002f844c5f9e0 .part L_000002f844c5bb60, 2, 1;
L_000002f844c5f4e0 .part L_000002f844c5d8c0, 2, 1;
L_000002f844c5ff80 .part L_000002f844c5e540, 3, 1;
L_000002f844c5efe0 .part L_000002f844c5bb60, 3, 1;
L_000002f844c5f080 .part L_000002f844c5d8c0, 3, 1;
L_000002f844c5e5e0 .part L_000002f844c5e540, 4, 1;
L_000002f844c5e2c0 .part L_000002f844c5bb60, 4, 1;
L_000002f844c5f800 .part L_000002f844c5d8c0, 4, 1;
L_000002f844c5f120 .part L_000002f844c5e540, 5, 1;
L_000002f844c5fd00 .part L_000002f844c5bb60, 5, 1;
L_000002f844c5f3a0 .part L_000002f844c5d8c0, 5, 1;
L_000002f844c5fda0 .part L_000002f844c5e540, 6, 1;
L_000002f844c5f1c0 .part L_000002f844c5bb60, 6, 1;
L_000002f844c5dd20 .part L_000002f844c5d8c0, 6, 1;
L_000002f844c5f260 .part L_000002f844c5e540, 7, 1;
L_000002f844c5dbe0 .part L_000002f844c5bb60, 7, 1;
L_000002f844c5f300 .part L_000002f844c5d8c0, 7, 1;
LS_000002f844c5ddc0_0_0 .concat8 [ 1 1 1 1], L_000002f844d1cb00, L_000002f844d1d040, L_000002f844d1ce80, L_000002f844d1d970;
LS_000002f844c5ddc0_0_4 .concat8 [ 1 1 1 1], L_000002f844d1d7b0, L_000002f844d1de40, L_000002f844d1d200, L_000002f844d16ac0;
L_000002f844c5ddc0 .concat8 [ 4 4 0 0], LS_000002f844c5ddc0_0_0, LS_000002f844c5ddc0_0_4;
LS_000002f844c5d8c0_0_0 .concat8 [ 1 1 1 1], L_000002f844cbe808, L_000002f844d1c940, L_000002f844d1c390, L_000002f844d1bde0;
LS_000002f844c5d8c0_0_4 .concat8 [ 1 1 1 1], L_000002f844d1d6d0, L_000002f844d1d740, L_000002f844d1dac0, L_000002f844d1d120;
LS_000002f844c5d8c0_0_8 .concat8 [ 1 0 0 0], L_000002f844d16a50;
L_000002f844c5d8c0 .concat8 [ 4 4 1 0], LS_000002f844c5d8c0_0_0, LS_000002f844c5d8c0_0_4, LS_000002f844c5d8c0_0_8;
S_000002f844bd4c80 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000002f844bd4af0;
 .timescale -9 -12;
P_000002f844a442f0 .param/l "i" 0 5 28, +C4<00>;
S_000002f844bf61b0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bd4c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d1bc90 .functor NOT 1, L_000002f844c5eb80, C4<0>, C4<0>, C4<0>;
L_000002f844d1ba60 .functor AND 1, L_000002f844d1bc90, L_000002f844c5eea0, C4<1>, C4<1>;
L_000002f844d1c8d0 .functor NOT 1, L_000002f844c5eb80, C4<0>, C4<0>, C4<0>;
L_000002f844d1c160 .functor AND 1, L_000002f844d1c8d0, L_000002f844c5ecc0, C4<1>, C4<1>;
L_000002f844d1cfd0 .functor OR 1, L_000002f844d1ba60, L_000002f844d1c160, C4<0>, C4<0>;
L_000002f844d1cd30 .functor AND 1, L_000002f844c5eea0, L_000002f844c5ecc0, C4<1>, C4<1>;
L_000002f844d1c940 .functor OR 1, L_000002f844d1cfd0, L_000002f844d1cd30, C4<0>, C4<0>;
L_000002f844d1bad0 .functor XOR 1, L_000002f844c5eb80, L_000002f844c5eea0, C4<0>, C4<0>;
L_000002f844d1cb00 .functor XOR 1, L_000002f844d1bad0, L_000002f844c5ecc0, C4<0>, C4<0>;
v000002f844bda670_0 .net "Debe", 0 0, L_000002f844d1c940;  1 drivers
v000002f844bdad50_0 .net "Din", 0 0, L_000002f844c5ecc0;  1 drivers
v000002f844bdc790_0 .net "Dout", 0 0, L_000002f844d1cb00;  1 drivers
v000002f844bda7b0_0 .net "Ri", 0 0, L_000002f844c5eea0;  1 drivers
v000002f844bdafd0_0 .net "Si", 0 0, L_000002f844c5eb80;  1 drivers
v000002f844bdac10_0 .net *"_ivl_0", 0 0, L_000002f844d1bc90;  1 drivers
v000002f844bdb750_0 .net *"_ivl_10", 0 0, L_000002f844d1cd30;  1 drivers
v000002f844bdb6b0_0 .net *"_ivl_14", 0 0, L_000002f844d1bad0;  1 drivers
v000002f844bdc830_0 .net *"_ivl_2", 0 0, L_000002f844d1ba60;  1 drivers
v000002f844bda5d0_0 .net *"_ivl_4", 0 0, L_000002f844d1c8d0;  1 drivers
v000002f844bdb250_0 .net *"_ivl_6", 0 0, L_000002f844d1c160;  1 drivers
v000002f844bdb7f0_0 .net *"_ivl_8", 0 0, L_000002f844d1cfd0;  1 drivers
S_000002f844bf6660 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000002f844bd4af0;
 .timescale -9 -12;
P_000002f844a44cb0 .param/l "i" 0 5 28, +C4<01>;
S_000002f844bf6020 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bf6660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d1c2b0 .functor NOT 1, L_000002f844c5e4a0, C4<0>, C4<0>, C4<0>;
L_000002f844d1c780 .functor AND 1, L_000002f844d1c2b0, L_000002f844c5ef40, C4<1>, C4<1>;
L_000002f844d1bd00 .functor NOT 1, L_000002f844c5e4a0, C4<0>, C4<0>, C4<0>;
L_000002f844d1bec0 .functor AND 1, L_000002f844d1bd00, L_000002f844c5e180, C4<1>, C4<1>;
L_000002f844d1c5c0 .functor OR 1, L_000002f844d1c780, L_000002f844d1bec0, C4<0>, C4<0>;
L_000002f844d1cb70 .functor AND 1, L_000002f844c5ef40, L_000002f844c5e180, C4<1>, C4<1>;
L_000002f844d1c390 .functor OR 1, L_000002f844d1c5c0, L_000002f844d1cb70, C4<0>, C4<0>;
L_000002f844d1bf30 .functor XOR 1, L_000002f844c5e4a0, L_000002f844c5ef40, C4<0>, C4<0>;
L_000002f844d1d040 .functor XOR 1, L_000002f844d1bf30, L_000002f844c5e180, C4<0>, C4<0>;
v000002f844bdb2f0_0 .net "Debe", 0 0, L_000002f844d1c390;  1 drivers
v000002f844bdc150_0 .net "Din", 0 0, L_000002f844c5e180;  1 drivers
v000002f844bdb390_0 .net "Dout", 0 0, L_000002f844d1d040;  1 drivers
v000002f844bdbed0_0 .net "Ri", 0 0, L_000002f844c5ef40;  1 drivers
v000002f844bdb890_0 .net "Si", 0 0, L_000002f844c5e4a0;  1 drivers
v000002f844bdb9d0_0 .net *"_ivl_0", 0 0, L_000002f844d1c2b0;  1 drivers
v000002f844bda170_0 .net *"_ivl_10", 0 0, L_000002f844d1cb70;  1 drivers
v000002f844bdbe30_0 .net *"_ivl_14", 0 0, L_000002f844d1bf30;  1 drivers
v000002f844bdba70_0 .net *"_ivl_2", 0 0, L_000002f844d1c780;  1 drivers
v000002f844bdbb10_0 .net *"_ivl_4", 0 0, L_000002f844d1bd00;  1 drivers
v000002f844bda2b0_0 .net *"_ivl_6", 0 0, L_000002f844d1bec0;  1 drivers
v000002f844bdb610_0 .net *"_ivl_8", 0 0, L_000002f844d1c5c0;  1 drivers
S_000002f844bf6e30 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000002f844bd4af0;
 .timescale -9 -12;
P_000002f844a44970 .param/l "i" 0 5 28, +C4<010>;
S_000002f844bf5d00 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bf6e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d1c710 .functor NOT 1, L_000002f844c5ee00, C4<0>, C4<0>, C4<0>;
L_000002f844d1cda0 .functor AND 1, L_000002f844d1c710, L_000002f844c5f9e0, C4<1>, C4<1>;
L_000002f844d1c630 .functor NOT 1, L_000002f844c5ee00, C4<0>, C4<0>, C4<0>;
L_000002f844d1bd70 .functor AND 1, L_000002f844d1c630, L_000002f844c5f4e0, C4<1>, C4<1>;
L_000002f844d1c6a0 .functor OR 1, L_000002f844d1cda0, L_000002f844d1bd70, C4<0>, C4<0>;
L_000002f844d1ce10 .functor AND 1, L_000002f844c5f9e0, L_000002f844c5f4e0, C4<1>, C4<1>;
L_000002f844d1bde0 .functor OR 1, L_000002f844d1c6a0, L_000002f844d1ce10, C4<0>, C4<0>;
L_000002f844d1be50 .functor XOR 1, L_000002f844c5ee00, L_000002f844c5f9e0, C4<0>, C4<0>;
L_000002f844d1ce80 .functor XOR 1, L_000002f844d1be50, L_000002f844c5f4e0, C4<0>, C4<0>;
v000002f844bdbf70_0 .net "Debe", 0 0, L_000002f844d1bde0;  1 drivers
v000002f844bda8f0_0 .net "Din", 0 0, L_000002f844c5f4e0;  1 drivers
v000002f844bdc1f0_0 .net "Dout", 0 0, L_000002f844d1ce80;  1 drivers
v000002f844bdacb0_0 .net "Ri", 0 0, L_000002f844c5f9e0;  1 drivers
v000002f844bda350_0 .net "Si", 0 0, L_000002f844c5ee00;  1 drivers
v000002f844bdb4d0_0 .net *"_ivl_0", 0 0, L_000002f844d1c710;  1 drivers
v000002f844bdb1b0_0 .net *"_ivl_10", 0 0, L_000002f844d1ce10;  1 drivers
v000002f844bdc330_0 .net *"_ivl_14", 0 0, L_000002f844d1be50;  1 drivers
v000002f844bdb570_0 .net *"_ivl_2", 0 0, L_000002f844d1cda0;  1 drivers
v000002f844bda490_0 .net *"_ivl_4", 0 0, L_000002f844d1c630;  1 drivers
v000002f844bdc010_0 .net *"_ivl_6", 0 0, L_000002f844d1bd70;  1 drivers
v000002f844bda530_0 .net *"_ivl_8", 0 0, L_000002f844d1c6a0;  1 drivers
S_000002f844bf67f0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000002f844bd4af0;
 .timescale -9 -12;
P_000002f844a449f0 .param/l "i" 0 5 28, +C4<011>;
S_000002f844bf6980 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bf67f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d1cef0 .functor NOT 1, L_000002f844c5ff80, C4<0>, C4<0>, C4<0>;
L_000002f844d1b520 .functor AND 1, L_000002f844d1cef0, L_000002f844c5efe0, C4<1>, C4<1>;
L_000002f844d1b590 .functor NOT 1, L_000002f844c5ff80, C4<0>, C4<0>, C4<0>;
L_000002f844d1d0b0 .functor AND 1, L_000002f844d1b590, L_000002f844c5f080, C4<1>, C4<1>;
L_000002f844d1d4a0 .functor OR 1, L_000002f844d1b520, L_000002f844d1d0b0, C4<0>, C4<0>;
L_000002f844d1df90 .functor AND 1, L_000002f844c5efe0, L_000002f844c5f080, C4<1>, C4<1>;
L_000002f844d1d6d0 .functor OR 1, L_000002f844d1d4a0, L_000002f844d1df90, C4<0>, C4<0>;
L_000002f844d1d2e0 .functor XOR 1, L_000002f844c5ff80, L_000002f844c5efe0, C4<0>, C4<0>;
L_000002f844d1d970 .functor XOR 1, L_000002f844d1d2e0, L_000002f844c5f080, C4<0>, C4<0>;
v000002f844bdc0b0_0 .net "Debe", 0 0, L_000002f844d1d6d0;  1 drivers
v000002f844bdc290_0 .net "Din", 0 0, L_000002f844c5f080;  1 drivers
v000002f844bdadf0_0 .net "Dout", 0 0, L_000002f844d1d970;  1 drivers
v000002f844bdc470_0 .net "Ri", 0 0, L_000002f844c5efe0;  1 drivers
v000002f844bdb070_0 .net "Si", 0 0, L_000002f844c5ff80;  1 drivers
v000002f844bda990_0 .net *"_ivl_0", 0 0, L_000002f844d1cef0;  1 drivers
v000002f844bdaa30_0 .net *"_ivl_10", 0 0, L_000002f844d1df90;  1 drivers
v000002f844bdc3d0_0 .net *"_ivl_14", 0 0, L_000002f844d1d2e0;  1 drivers
v000002f844bdaad0_0 .net *"_ivl_2", 0 0, L_000002f844d1b520;  1 drivers
v000002f844bdab70_0 .net *"_ivl_4", 0 0, L_000002f844d1b590;  1 drivers
v000002f844bdaf30_0 .net *"_ivl_6", 0 0, L_000002f844d1d0b0;  1 drivers
v000002f844bdc5b0_0 .net *"_ivl_8", 0 0, L_000002f844d1d4a0;  1 drivers
S_000002f844bf5b70 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000002f844bd4af0;
 .timescale -9 -12;
P_000002f844a44370 .param/l "i" 0 5 28, +C4<0100>;
S_000002f844bf53a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bf5b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d1d580 .functor NOT 1, L_000002f844c5e5e0, C4<0>, C4<0>, C4<0>;
L_000002f844d1ddd0 .functor AND 1, L_000002f844d1d580, L_000002f844c5e2c0, C4<1>, C4<1>;
L_000002f844d1d5f0 .functor NOT 1, L_000002f844c5e5e0, C4<0>, C4<0>, C4<0>;
L_000002f844d1d660 .functor AND 1, L_000002f844d1d5f0, L_000002f844c5f800, C4<1>, C4<1>;
L_000002f844d1d3c0 .functor OR 1, L_000002f844d1ddd0, L_000002f844d1d660, C4<0>, C4<0>;
L_000002f844d1d9e0 .functor AND 1, L_000002f844c5e2c0, L_000002f844c5f800, C4<1>, C4<1>;
L_000002f844d1d740 .functor OR 1, L_000002f844d1d3c0, L_000002f844d1d9e0, C4<0>, C4<0>;
L_000002f844d1dcf0 .functor XOR 1, L_000002f844c5e5e0, L_000002f844c5e2c0, C4<0>, C4<0>;
L_000002f844d1d7b0 .functor XOR 1, L_000002f844d1dcf0, L_000002f844c5f800, C4<0>, C4<0>;
v000002f844bdc650_0 .net "Debe", 0 0, L_000002f844d1d740;  1 drivers
v000002f844bdc6f0_0 .net "Din", 0 0, L_000002f844c5f800;  1 drivers
v000002f844bdb110_0 .net "Dout", 0 0, L_000002f844d1d7b0;  1 drivers
v000002f844bda0d0_0 .net "Ri", 0 0, L_000002f844c5e2c0;  1 drivers
v000002f844bdcc90_0 .net "Si", 0 0, L_000002f844c5e5e0;  1 drivers
v000002f844bddaf0_0 .net *"_ivl_0", 0 0, L_000002f844d1d580;  1 drivers
v000002f844bde590_0 .net *"_ivl_10", 0 0, L_000002f844d1d9e0;  1 drivers
v000002f844bde1d0_0 .net *"_ivl_14", 0 0, L_000002f844d1dcf0;  1 drivers
v000002f844bdea90_0 .net *"_ivl_2", 0 0, L_000002f844d1ddd0;  1 drivers
v000002f844bde630_0 .net *"_ivl_4", 0 0, L_000002f844d1d5f0;  1 drivers
v000002f844bdd730_0 .net *"_ivl_6", 0 0, L_000002f844d1d660;  1 drivers
v000002f844bded10_0 .net *"_ivl_8", 0 0, L_000002f844d1d3c0;  1 drivers
S_000002f844bf56c0 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000002f844bd4af0;
 .timescale -9 -12;
P_000002f844a44d30 .param/l "i" 0 5 28, +C4<0101>;
S_000002f844bf5080 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bf56c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d1df20 .functor NOT 1, L_000002f844c5f120, C4<0>, C4<0>, C4<0>;
L_000002f844d1d820 .functor AND 1, L_000002f844d1df20, L_000002f844c5fd00, C4<1>, C4<1>;
L_000002f844d1d890 .functor NOT 1, L_000002f844c5f120, C4<0>, C4<0>, C4<0>;
L_000002f844d1dd60 .functor AND 1, L_000002f844d1d890, L_000002f844c5f3a0, C4<1>, C4<1>;
L_000002f844d1d900 .functor OR 1, L_000002f844d1d820, L_000002f844d1dd60, C4<0>, C4<0>;
L_000002f844d1da50 .functor AND 1, L_000002f844c5fd00, L_000002f844c5f3a0, C4<1>, C4<1>;
L_000002f844d1dac0 .functor OR 1, L_000002f844d1d900, L_000002f844d1da50, C4<0>, C4<0>;
L_000002f844d1db30 .functor XOR 1, L_000002f844c5f120, L_000002f844c5fd00, C4<0>, C4<0>;
L_000002f844d1de40 .functor XOR 1, L_000002f844d1db30, L_000002f844c5f3a0, C4<0>, C4<0>;
v000002f844bdd410_0 .net "Debe", 0 0, L_000002f844d1dac0;  1 drivers
v000002f844bdd230_0 .net "Din", 0 0, L_000002f844c5f3a0;  1 drivers
v000002f844bdd910_0 .net "Dout", 0 0, L_000002f844d1de40;  1 drivers
v000002f844bdcb50_0 .net "Ri", 0 0, L_000002f844c5fd00;  1 drivers
v000002f844bddb90_0 .net "Si", 0 0, L_000002f844c5f120;  1 drivers
v000002f844bde9f0_0 .net *"_ivl_0", 0 0, L_000002f844d1df20;  1 drivers
v000002f844bde8b0_0 .net *"_ivl_10", 0 0, L_000002f844d1da50;  1 drivers
v000002f844bde310_0 .net *"_ivl_14", 0 0, L_000002f844d1db30;  1 drivers
v000002f844bdd0f0_0 .net *"_ivl_2", 0 0, L_000002f844d1d820;  1 drivers
v000002f844bde090_0 .net *"_ivl_4", 0 0, L_000002f844d1d890;  1 drivers
v000002f844bddeb0_0 .net *"_ivl_6", 0 0, L_000002f844d1dd60;  1 drivers
v000002f844bdd2d0_0 .net *"_ivl_8", 0 0, L_000002f844d1d900;  1 drivers
S_000002f844bf6ca0 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000002f844bd4af0;
 .timescale -9 -12;
P_000002f844a444f0 .param/l "i" 0 5 28, +C4<0110>;
S_000002f844bf6340 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bf6ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d1deb0 .functor NOT 1, L_000002f844c5fda0, C4<0>, C4<0>, C4<0>;
L_000002f844d1dba0 .functor AND 1, L_000002f844d1deb0, L_000002f844c5f1c0, C4<1>, C4<1>;
L_000002f844d1dc10 .functor NOT 1, L_000002f844c5fda0, C4<0>, C4<0>, C4<0>;
L_000002f844d1dc80 .functor AND 1, L_000002f844d1dc10, L_000002f844c5dd20, C4<1>, C4<1>;
L_000002f844d1d350 .functor OR 1, L_000002f844d1dba0, L_000002f844d1dc80, C4<0>, C4<0>;
L_000002f844d1d430 .functor AND 1, L_000002f844c5f1c0, L_000002f844c5dd20, C4<1>, C4<1>;
L_000002f844d1d120 .functor OR 1, L_000002f844d1d350, L_000002f844d1d430, C4<0>, C4<0>;
L_000002f844d1d190 .functor XOR 1, L_000002f844c5fda0, L_000002f844c5f1c0, C4<0>, C4<0>;
L_000002f844d1d200 .functor XOR 1, L_000002f844d1d190, L_000002f844c5dd20, C4<0>, C4<0>;
v000002f844bdc970_0 .net "Debe", 0 0, L_000002f844d1d120;  1 drivers
v000002f844bde3b0_0 .net "Din", 0 0, L_000002f844c5dd20;  1 drivers
v000002f844bde130_0 .net "Dout", 0 0, L_000002f844d1d200;  1 drivers
v000002f844bdeb30_0 .net "Ri", 0 0, L_000002f844c5f1c0;  1 drivers
v000002f844bddd70_0 .net "Si", 0 0, L_000002f844c5fda0;  1 drivers
v000002f844bdcdd0_0 .net *"_ivl_0", 0 0, L_000002f844d1deb0;  1 drivers
v000002f844bdebd0_0 .net *"_ivl_10", 0 0, L_000002f844d1d430;  1 drivers
v000002f844bdec70_0 .net *"_ivl_14", 0 0, L_000002f844d1d190;  1 drivers
v000002f844bde270_0 .net *"_ivl_2", 0 0, L_000002f844d1dba0;  1 drivers
v000002f844bdd550_0 .net *"_ivl_4", 0 0, L_000002f844d1dc10;  1 drivers
v000002f844bddcd0_0 .net *"_ivl_6", 0 0, L_000002f844d1dc80;  1 drivers
v000002f844bdda50_0 .net *"_ivl_8", 0 0, L_000002f844d1d350;  1 drivers
S_000002f844bf5e90 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000002f844bd4af0;
 .timescale -9 -12;
P_000002f844a44570 .param/l "i" 0 5 28, +C4<0111>;
S_000002f844bf5530 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844bf5e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d1d270 .functor NOT 1, L_000002f844c5f260, C4<0>, C4<0>, C4<0>;
L_000002f844d1d510 .functor AND 1, L_000002f844d1d270, L_000002f844c5dbe0, C4<1>, C4<1>;
L_000002f844d16510 .functor NOT 1, L_000002f844c5f260, C4<0>, C4<0>, C4<0>;
L_000002f844d17b60 .functor AND 1, L_000002f844d16510, L_000002f844c5f300, C4<1>, C4<1>;
L_000002f844d16ba0 .functor OR 1, L_000002f844d1d510, L_000002f844d17b60, C4<0>, C4<0>;
L_000002f844d16430 .functor AND 1, L_000002f844c5dbe0, L_000002f844c5f300, C4<1>, C4<1>;
L_000002f844d16a50 .functor OR 1, L_000002f844d16ba0, L_000002f844d16430, C4<0>, C4<0>;
L_000002f844d16c80 .functor XOR 1, L_000002f844c5f260, L_000002f844c5dbe0, C4<0>, C4<0>;
L_000002f844d16ac0 .functor XOR 1, L_000002f844d16c80, L_000002f844c5f300, C4<0>, C4<0>;
v000002f844bde450_0 .net "Debe", 0 0, L_000002f844d16a50;  1 drivers
v000002f844bdd870_0 .net "Din", 0 0, L_000002f844c5f300;  1 drivers
v000002f844bdd7d0_0 .net "Dout", 0 0, L_000002f844d16ac0;  1 drivers
v000002f844bdce70_0 .net "Ri", 0 0, L_000002f844c5dbe0;  1 drivers
v000002f844bdca10_0 .net "Si", 0 0, L_000002f844c5f260;  1 drivers
v000002f844bddff0_0 .net *"_ivl_0", 0 0, L_000002f844d1d270;  1 drivers
v000002f844bdcab0_0 .net *"_ivl_10", 0 0, L_000002f844d16430;  1 drivers
v000002f844bdcf10_0 .net *"_ivl_14", 0 0, L_000002f844d16c80;  1 drivers
v000002f844bdd050_0 .net *"_ivl_2", 0 0, L_000002f844d1d510;  1 drivers
v000002f844bde4f0_0 .net *"_ivl_4", 0 0, L_000002f844d16510;  1 drivers
v000002f844bdd4b0_0 .net *"_ivl_6", 0 0, L_000002f844d17b60;  1 drivers
v000002f844bdedb0_0 .net *"_ivl_8", 0 0, L_000002f844d16ba0;  1 drivers
S_000002f844bf64d0 .scope module, "U_DIV" "DivHP" 4 72, 7 70 0, S_000002f844b2c7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_000002f8445b3930 .param/l "BS" 0 7 70, +C4<00000000000000000000000000011111>;
P_000002f8445b3968 .param/l "EBS" 0 7 70, +C4<00000000000000000000000000000111>;
P_000002f8445b39a0 .param/l "MBS" 0 7 70, +C4<00000000000000000000000000010110>;
L_000002f844dcb3a0 .functor XOR 1, L_000002f844d76ea0, L_000002f844d75280, C4<0>, C4<0>;
L_000002f844dcbdb0 .functor AND 1, L_000002f844d753c0, L_000002f844d75460, C4<1>, C4<1>;
L_000002f844dcb090 .functor AND 1, L_000002f844d75500, L_000002f844d755a0, C4<1>, C4<1>;
L_000002f844dca4c0 .functor AND 1, L_000002f844dcbdb0, L_000002f844d596c0, C4<1>, C4<1>;
L_000002f844dcb480 .functor AND 1, L_000002f844dcbdb0, L_000002f844d59800, C4<1>, C4<1>;
L_000002f844dca530 .functor AND 1, L_000002f844dcbdb0, L_000002f844d57640, C4<1>, C4<1>;
L_000002f844dca840 .functor AND 1, L_000002f844d5b100, L_000002f844d5b420, C4<1>, C4<1>;
L_000002f844dca680 .functor AND 1, L_000002f844dcbdb0, L_000002f844d5aa20, C4<1>, C4<1>;
L_000002f844cc0d28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002f844dcaca0 .functor OR 1, L_000002f844cc0d28, L_000002f844dca840, C4<0>, C4<0>;
L_000002f844dcb020 .functor AND 1, L_000002f844dcbdb0, L_000002f844d5a840, C4<1>, C4<1>;
L_000002f844dcb720 .functor OR 1, L_000002f844dcbcd0, L_000002f844d5a2a0, C4<0>, C4<0>;
L_000002f844dcb250 .functor AND 1, L_000002f844dcbdb0, L_000002f844d5b1a0, C4<1>, C4<1>;
v000002f844be4530_0 .net "F", 31 0, L_000002f844d571e0;  alias, 1 drivers
v000002f844be48f0_0 .net "R", 31 0, v000002f844c5c7e0_0;  alias, 1 drivers
v000002f844be4ad0_0 .net "S", 31 0, v000002f844c5d0a0_0;  alias, 1 drivers
v000002f844be4b70_0 .net *"_ivl_100", 0 0, L_000002f844dca530;  1 drivers
L_000002f844cc0bc0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844be5ed0_0 .net/2u *"_ivl_101", 22 0, L_000002f844cc0bc0;  1 drivers
v000002f844be5a70_0 .net *"_ivl_103", 22 0, L_000002f844d576e0;  1 drivers
v000002f844be4710_0 .net *"_ivl_105", 8 0, L_000002f844d5bd80;  1 drivers
L_000002f844cc0c08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844be4d50_0 .net *"_ivl_108", 0 0, L_000002f844cc0c08;  1 drivers
v000002f844be5b10_0 .net *"_ivl_109", 0 0, L_000002f844d5b100;  1 drivers
L_000002f844cc0c50 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v000002f844be4df0_0 .net/2u *"_ivl_111", 8 0, L_000002f844cc0c50;  1 drivers
v000002f844be6010_0 .net *"_ivl_113", 0 0, L_000002f844d5b420;  1 drivers
v000002f844be63d0_0 .net *"_ivl_117", 8 0, L_000002f844d5b060;  1 drivers
L_000002f844cc0c98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844be5610_0 .net *"_ivl_120", 0 0, L_000002f844cc0c98;  1 drivers
v000002f844be5bb0_0 .net *"_ivl_124", 0 0, L_000002f844d5aa20;  1 drivers
v000002f844be60b0_0 .net *"_ivl_126", 0 0, L_000002f844dca680;  1 drivers
L_000002f844cc0ce0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844be6150_0 .net/2u *"_ivl_127", 0 0, L_000002f844cc0ce0;  1 drivers
v000002f844be6510_0 .net/2u *"_ivl_129", 0 0, L_000002f844cc0d28;  1 drivers
v000002f844be65b0_0 .net *"_ivl_132", 0 0, L_000002f844dcaca0;  1 drivers
v000002f844be6650_0 .net *"_ivl_136", 0 0, L_000002f844d5a840;  1 drivers
v000002f844be7ff0_0 .net *"_ivl_138", 0 0, L_000002f844dcb020;  1 drivers
L_000002f844cc0d70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844be7370_0 .net/2u *"_ivl_139", 0 0, L_000002f844cc0d70;  1 drivers
L_000002f844cc0398 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002f844be7730_0 .net/2u *"_ivl_14", 7 0, L_000002f844cc0398;  1 drivers
v000002f844be6bf0_0 .net *"_ivl_142", 0 0, L_000002f844dcb720;  1 drivers
v000002f844be7910_0 .net *"_ivl_146", 0 0, L_000002f844d5b1a0;  1 drivers
v000002f844be81d0_0 .net *"_ivl_148", 0 0, L_000002f844dcb250;  1 drivers
L_000002f844cc0db8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844be7a50_0 .net/2u *"_ivl_149", 0 0, L_000002f844cc0db8;  1 drivers
v000002f844be7f50_0 .net *"_ivl_16", 0 0, L_000002f844d753c0;  1 drivers
L_000002f844cc03e0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844be7eb0_0 .net/2u *"_ivl_18", 22 0, L_000002f844cc03e0;  1 drivers
v000002f844be6970_0 .net *"_ivl_20", 0 0, L_000002f844d75460;  1 drivers
L_000002f844cc0428 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002f844be8310_0 .net/2u *"_ivl_24", 7 0, L_000002f844cc0428;  1 drivers
v000002f844be70f0_0 .net *"_ivl_26", 0 0, L_000002f844d75500;  1 drivers
L_000002f844cc0470 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844be8630_0 .net/2u *"_ivl_28", 22 0, L_000002f844cc0470;  1 drivers
v000002f844be8090_0 .net *"_ivl_30", 0 0, L_000002f844d755a0;  1 drivers
v000002f844be6d30_0 .net *"_ivl_36", 7 0, L_000002f844d75640;  1 drivers
v000002f844be7e10_0 .net *"_ivl_40", 8 0, L_000002f844d58860;  1 drivers
L_000002f844cc0500 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844be7410_0 .net *"_ivl_43", 0 0, L_000002f844cc0500;  1 drivers
L_000002f844cc1040 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000002f844be8130_0 .net *"_ivl_44", 8 0, L_000002f844cc1040;  1 drivers
v000002f844be9030_0 .net *"_ivl_50", 8 0, L_000002f844d57a00;  1 drivers
L_000002f844cc0548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844be7550_0 .net *"_ivl_53", 0 0, L_000002f844cc0548;  1 drivers
v000002f844be8270_0 .net *"_ivl_54", 8 0, L_000002f844d57f00;  1 drivers
L_000002f844cc0590 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844be75f0_0 .net *"_ivl_57", 0 0, L_000002f844cc0590;  1 drivers
v000002f844be86d0_0 .net *"_ivl_58", 8 0, L_000002f844d57aa0;  1 drivers
L_000002f844cc1088 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000002f844be8770_0 .net *"_ivl_60", 8 0, L_000002f844cc1088;  1 drivers
L_000002f844cc05d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002f844be79b0_0 .net/2u *"_ivl_66", 0 0, L_000002f844cc05d8;  1 drivers
L_000002f844cc0620 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002f844be8bd0_0 .net/2u *"_ivl_70", 0 0, L_000002f844cc0620;  1 drivers
v000002f844be7d70_0 .net *"_ivl_77", 0 0, L_000002f844d596c0;  1 drivers
v000002f844be6ab0_0 .net *"_ivl_79", 0 0, L_000002f844dca4c0;  1 drivers
L_000002f844cc0b30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844be6dd0_0 .net/2u *"_ivl_80", 0 0, L_000002f844cc0b30;  1 drivers
v000002f844be6f10_0 .net *"_ivl_82", 0 0, L_000002f844d59760;  1 drivers
v000002f844be8810_0 .net *"_ivl_87", 0 0, L_000002f844d59800;  1 drivers
v000002f844be83b0_0 .net *"_ivl_89", 0 0, L_000002f844dcb480;  1 drivers
L_000002f844cc0b78 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002f844be68d0_0 .net/2u *"_ivl_90", 7 0, L_000002f844cc0b78;  1 drivers
v000002f844be88b0_0 .net *"_ivl_92", 7 0, L_000002f844d598a0;  1 drivers
v000002f844be6a10_0 .net *"_ivl_98", 0 0, L_000002f844d57640;  1 drivers
L_000002f844cc04b8 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000002f844be7af0_0 .net "bias", 7 0, L_000002f844cc04b8;  1 drivers
v000002f844be6fb0_0 .net "despues_la_borro", 8 0, L_000002f844d57820;  1 drivers
v000002f844be6b50_0 .net "e1", 7 0, L_000002f844d76900;  1 drivers
v000002f844be77d0_0 .net "e2", 7 0, L_000002f844d76cc0;  1 drivers
v000002f844be7230_0 .net "evaluate_flags", 8 0, L_000002f844d59300;  1 drivers
v000002f844be6c90_0 .net "exp_final", 7 0, L_000002f844d59080;  1 drivers
v000002f844be8ef0_0 .net "exp_to_use", 7 0, L_000002f844d756e0;  1 drivers
v000002f844be8450_0 .net "inexact", 0 0, L_000002f844d5a340;  alias, 1 drivers
v000002f844be8d10_0 .net "inv_op", 0 0, L_000002f844dcba30;  alias, 1 drivers
v000002f844be8b30_0 .net "is_zero_dividend", 0 0, L_000002f844dcbdb0;  1 drivers
v000002f844be7870_0 .net "is_zero_divisor", 0 0, L_000002f844dcb090;  1 drivers
v000002f844be8e50_0 .net "ix_core", 0 0, L_000002f844dcadf0;  1 drivers
v000002f844be8590_0 .net "m1", 22 0, L_000002f844d76e00;  1 drivers
v000002f844be84f0_0 .net "m2", 22 0, L_000002f844d75960;  1 drivers
v000002f844be8c70_0 .net "m_final", 22 0, L_000002f844d57280;  1 drivers
v000002f844be6e70_0 .net "over_op_handle", 0 0, L_000002f844dca840;  1 drivers
v000002f844be7b90_0 .net "overflow", 0 0, L_000002f844d5a980;  alias, 1 drivers
v000002f844be7050_0 .net "param_m1", 23 0, L_000002f844d57b40;  1 drivers
v000002f844be8950_0 .net "param_m2", 23 0, L_000002f844d587c0;  1 drivers
v000002f844be89f0_0 .net "s1", 0 0, L_000002f844d76ea0;  1 drivers
v000002f844be8a90_0 .net "s2", 0 0, L_000002f844d75280;  1 drivers
v000002f844be8db0_0 .net "sign", 0 0, L_000002f844dcb3a0;  1 drivers
v000002f844be7190_0 .net "uf_core", 0 0, L_000002f844dcbcd0;  1 drivers
v000002f844be72d0_0 .net "under_op_handle", 0 0, L_000002f844d5a2a0;  1 drivers
v000002f844be7690_0 .net "underflow", 0 0, L_000002f844d5b880;  alias, 1 drivers
E_000002f844a44bb0 .event anyedge, v000002f844be7230_0, v000002f844be6330_0, v000002f844be4990_0, v000002f844be72d0_0;
L_000002f844d76e00 .part v000002f844c5d0a0_0, 0, 23;
L_000002f844d75960 .part v000002f844c5c7e0_0, 0, 23;
L_000002f844d76900 .part v000002f844c5d0a0_0, 23, 8;
L_000002f844d76cc0 .part v000002f844c5c7e0_0, 23, 8;
L_000002f844d76ea0 .part v000002f844c5d0a0_0, 31, 1;
L_000002f844d75280 .part v000002f844c5c7e0_0, 31, 1;
L_000002f844d753c0 .cmp/eq 8, L_000002f844d76900, L_000002f844cc0398;
L_000002f844d75460 .cmp/eq 23, L_000002f844d76e00, L_000002f844cc03e0;
L_000002f844d75500 .cmp/eq 8, L_000002f844d76cc0, L_000002f844cc0428;
L_000002f844d755a0 .cmp/eq 23, L_000002f844d75960, L_000002f844cc0470;
L_000002f844d75640 .arith/sub 8, L_000002f844d76900, L_000002f844d76cc0;
L_000002f844d756e0 .arith/sum 8, L_000002f844d75640, L_000002f844cc04b8;
L_000002f844d58860 .concat [ 8 1 0 0], L_000002f844d76900, L_000002f844cc0500;
L_000002f844d59300 .arith/sum 9, L_000002f844d58860, L_000002f844cc1040;
L_000002f844d57a00 .concat [ 8 1 0 0], L_000002f844d76900, L_000002f844cc0548;
L_000002f844d57f00 .concat [ 8 1 0 0], L_000002f844d76cc0, L_000002f844cc0590;
L_000002f844d57aa0 .arith/sub 9, L_000002f844d57a00, L_000002f844d57f00;
L_000002f844d57820 .arith/sum 9, L_000002f844d57aa0, L_000002f844cc1088;
L_000002f844d57b40 .concat [ 23 1 0 0], L_000002f844d76e00, L_000002f844cc05d8;
L_000002f844d587c0 .concat [ 23 1 0 0], L_000002f844d75960, L_000002f844cc0620;
L_000002f844d596c0 .reduce/nor L_000002f844dcb090;
L_000002f844d59760 .functor MUXZ 1, L_000002f844dcb3a0, L_000002f844cc0b30, L_000002f844dca4c0, C4<>;
L_000002f844d59800 .reduce/nor L_000002f844dcb090;
L_000002f844d598a0 .functor MUXZ 8, L_000002f844d59080, L_000002f844cc0b78, L_000002f844dcb480, C4<>;
L_000002f844d571e0 .concat8 [ 23 8 1 0], L_000002f844d576e0, L_000002f844d598a0, L_000002f844d59760;
L_000002f844d57640 .reduce/nor L_000002f844dcb090;
L_000002f844d576e0 .functor MUXZ 23, L_000002f844d57280, L_000002f844cc0bc0, L_000002f844dca530, C4<>;
L_000002f844d5bd80 .concat [ 8 1 0 0], L_000002f844d76cc0, L_000002f844cc0c08;
L_000002f844d5b100 .cmp/ge 9, L_000002f844d59300, L_000002f844d5bd80;
L_000002f844d5b420 .cmp/ge 9, L_000002f844d57820, L_000002f844cc0c50;
L_000002f844d5b060 .concat [ 8 1 0 0], L_000002f844d76cc0, L_000002f844cc0c98;
L_000002f844d5a2a0 .cmp/gt 9, L_000002f844d5b060, L_000002f844d59300;
L_000002f844d5aa20 .reduce/nor L_000002f844dcb090;
L_000002f844d5a980 .functor MUXZ 1, L_000002f844dcaca0, L_000002f844cc0ce0, L_000002f844dca680, C4<>;
L_000002f844d5a840 .reduce/nor L_000002f844dcb090;
L_000002f844d5b880 .functor MUXZ 1, L_000002f844dcb720, L_000002f844cc0d70, L_000002f844dcb020, C4<>;
L_000002f844d5b1a0 .reduce/nor L_000002f844dcb090;
L_000002f844d5a340 .functor MUXZ 1, L_000002f844dcadf0, L_000002f844cc0db8, L_000002f844dcb250, C4<>;
S_000002f844bf6b10 .scope module, "div" "Division" 7 108, 7 3 0, S_000002f844bf64d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "Sm";
    .port_info 1 /INPUT 24 "Rm";
    .port_info 2 /INPUT 8 "ExpIn";
    .port_info 3 /OUTPUT 23 "Fm";
    .port_info 4 /OUTPUT 8 "ExpOut";
    .port_info 5 /OUTPUT 1 "underflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_000002f844b1d530 .param/l "BS" 0 7 3, +C4<00000000000000000000000000011111>;
P_000002f844b1d568 .param/l "EBS" 0 7 3, +C4<00000000000000000000000000000111>;
P_000002f844b1d5a0 .param/l "FSIZE" 0 7 12, +C4<000000000000000000000000000011011>;
P_000002f844b1d5d8 .param/l "MBS" 0 7 3, +C4<00000000000000000000000000010110>;
L_000002f844dcab50 .functor AND 1, L_000002f844d58720, L_000002f844d578c0, C4<1>, C4<1>;
L_000002f844dcaae0 .functor AND 1, L_000002f844d58360, L_000002f844d58400, C4<1>, C4<1>;
L_000002f844dcaf40 .functor AND 30, L_000002f844d58540, L_000002f844d58f40, C4<111111111111111111111111111111>, C4<111111111111111111111111111111>;
L_000002f844dcb560 .functor OR 1, L_000002f844d59440, L_000002f844d59620, C4<0>, C4<0>;
L_000002f844dcac30 .functor OR 1, L_000002f844dcb560, L_000002f844d59120, C4<0>, C4<0>;
L_000002f844dcaa70 .functor OR 1, L_000002f844dcac30, L_000002f844d593a0, C4<0>, C4<0>;
L_000002f844dcadf0 .functor OR 1, L_000002f844dcaa70, L_000002f844d57500, C4<0>, C4<0>;
L_000002f844dcbcd0 .functor AND 1, L_000002f844d575a0, L_000002f844dcadf0, C4<1>, C4<1>;
v000002f844be3630_0 .net "Debe", 0 0, L_000002f844d580e0;  1 drivers
v000002f844be1c90_0 .net "ExpIn", 7 0, L_000002f844d756e0;  alias, 1 drivers
v000002f844be4030_0 .net "ExpOut", 7 0, L_000002f844d59080;  alias, 1 drivers
v000002f844be31d0_0 .net "ExpOut_temp", 7 0, L_000002f844d57d20;  1 drivers
v000002f844be2af0_0 .net "Faux", 29 0, L_000002f844d58540;  1 drivers
v000002f844be2eb0_0 .net "Fm", 22 0, L_000002f844d57280;  alias, 1 drivers
v000002f844be1a10_0 .net "Fm_out", 27 0, L_000002f844d58a40;  1 drivers
v000002f844be3bd0_0 .net "Result", 37 0, L_000002f844d57780;  1 drivers
v000002f844be2550_0 .net "Rm", 23 0, L_000002f844d587c0;  alias, 1 drivers
v000002f844be3310_0 .net "ShiftCondition", 0 0, L_000002f844dcab50;  1 drivers
v000002f844be1dd0_0 .net "Sm", 23 0, L_000002f844d57b40;  alias, 1 drivers
L_000002f844cc0668 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844be2e10_0 .net/2u *"_ivl_0", 27 0, L_000002f844cc0668;  1 drivers
v000002f844be2370_0 .net *"_ivl_100", 0 0, L_000002f844dcb560;  1 drivers
v000002f844be2f50_0 .net *"_ivl_102", 0 0, L_000002f844dcac30;  1 drivers
v000002f844be18d0_0 .net *"_ivl_104", 0 0, L_000002f844dcaa70;  1 drivers
L_000002f844cc0ae8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002f844be25f0_0 .net/2u *"_ivl_108", 7 0, L_000002f844cc0ae8;  1 drivers
v000002f844be33b0_0 .net *"_ivl_110", 0 0, L_000002f844d575a0;  1 drivers
v000002f844be2730_0 .net *"_ivl_17", 0 0, L_000002f844d58720;  1 drivers
v000002f844be2a50_0 .net *"_ivl_19", 0 0, L_000002f844d58900;  1 drivers
v000002f844be3ef0_0 .net *"_ivl_2", 51 0, L_000002f844d58b80;  1 drivers
v000002f844be2b90_0 .net *"_ivl_21", 0 0, L_000002f844d578c0;  1 drivers
v000002f844be3450_0 .net *"_ivl_25", 7 0, L_000002f844d589a0;  1 drivers
L_000002f844cc06f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002f844be3b30_0 .net/2u *"_ivl_26", 7 0, L_000002f844cc06f8;  1 drivers
v000002f844be3770_0 .net *"_ivl_31", 27 0, L_000002f844d57be0;  1 drivers
v000002f844be1e70_0 .net *"_ivl_33", 27 0, L_000002f844d585e0;  1 drivers
v000002f844be20f0_0 .net *"_ivl_34", 27 0, L_000002f844d58680;  1 drivers
L_000002f844cc0740 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000002f844be3810_0 .net/2u *"_ivl_38", 7 0, L_000002f844cc0740;  1 drivers
v000002f844be38b0_0 .net *"_ivl_4", 51 0, L_000002f844d58fe0;  1 drivers
v000002f844be39f0_0 .net *"_ivl_40", 7 0, L_000002f844d57320;  1 drivers
v000002f844be3db0_0 .net *"_ivl_42", 7 0, L_000002f844d57c80;  1 drivers
L_000002f844cc08a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844be3e50_0 .net/2u *"_ivl_46", 27 0, L_000002f844cc08a8;  1 drivers
v000002f844be2190_0 .net *"_ivl_48", 51 0, L_000002f844d58e00;  1 drivers
v000002f844be1ab0_0 .net *"_ivl_50", 51 0, L_000002f844d57460;  1 drivers
L_000002f844cc08f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844be3f90_0 .net *"_ivl_53", 27 0, L_000002f844cc08f0;  1 drivers
v000002f844be22d0_0 .net *"_ivl_54", 51 0, L_000002f844d58c20;  1 drivers
v000002f844be1b50_0 .net *"_ivl_61", 0 0, L_000002f844d58180;  1 drivers
L_000002f844cc0938 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844be66f0_0 .net/2u *"_ivl_62", 0 0, L_000002f844cc0938;  1 drivers
L_000002f844cc0980 .functor BUFT 1, C4<000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002f844be5c50_0 .net/2s *"_ivl_66", 29 0, L_000002f844cc0980;  1 drivers
v000002f844be5070_0 .net *"_ivl_68", 29 0, L_000002f844d58220;  1 drivers
L_000002f844cc06b0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844be4f30_0 .net *"_ivl_7", 27 0, L_000002f844cc06b0;  1 drivers
L_000002f844cc09c8 .functor BUFT 1, C4<000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002f844be45d0_0 .net/2s *"_ivl_70", 29 0, L_000002f844cc09c8;  1 drivers
v000002f844be6790_0 .net *"_ivl_75", 0 0, L_000002f844d58360;  1 drivers
v000002f844be57f0_0 .net *"_ivl_76", 31 0, L_000002f844d591c0;  1 drivers
L_000002f844cc0a10 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844be4170_0 .net *"_ivl_79", 23 0, L_000002f844cc0a10;  1 drivers
v000002f844be4670_0 .net *"_ivl_8", 51 0, L_000002f844d59580;  1 drivers
L_000002f844cc0a58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844be4850_0 .net/2u *"_ivl_80", 31 0, L_000002f844cc0a58;  1 drivers
v000002f844be5cf0_0 .net *"_ivl_82", 0 0, L_000002f844d58400;  1 drivers
v000002f844be4cb0_0 .net *"_ivl_85", 0 0, L_000002f844dcaae0;  1 drivers
v000002f844be4c10_0 .net *"_ivl_86", 29 0, L_000002f844dcaf40;  1 drivers
v000002f844be6290_0 .net *"_ivl_89", 0 0, L_000002f844d59260;  1 drivers
L_000002f844cc0aa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844be4210_0 .net/2u *"_ivl_90", 0 0, L_000002f844cc0aa0;  1 drivers
v000002f844be5890_0 .net *"_ivl_97", 3 0, L_000002f844d594e0;  1 drivers
v000002f844be5250_0 .net "guard_bit", 0 0, L_000002f844d59440;  1 drivers
v000002f844be5f70_0 .net "inexact", 0 0, L_000002f844dcadf0;  alias, 1 drivers
v000002f844be52f0_0 .net "lost_pre_bit", 0 0, L_000002f844d59120;  1 drivers
v000002f844be6470_0 .net "lost_shift_bits", 0 0, L_000002f844d593a0;  1 drivers
v000002f844be5110_0 .net "low_mask", 29 0, L_000002f844d58f40;  1 drivers
v000002f844be47b0_0 .net "rem_nz", 0 0, L_000002f844d57500;  1 drivers
v000002f844be42b0_0 .net "remainder", 23 0, L_000002f844d58040;  1 drivers
v000002f844be4fd0_0 .net "shifts", 7 0, L_000002f844d57dc0;  1 drivers
v000002f844be4350_0 .net "tail_bits_nz", 0 0, L_000002f844d59620;  1 drivers
v000002f844be4e90_0 .net "underflow", 0 0, L_000002f844dcbcd0;  alias, 1 drivers
L_000002f844d58b80 .concat [ 28 24 0 0], L_000002f844cc0668, L_000002f844d57b40;
L_000002f844d58fe0 .concat [ 24 28 0 0], L_000002f844d587c0, L_000002f844cc06b0;
L_000002f844d59580 .arith/div 52, L_000002f844d58b80, L_000002f844d58fe0;
L_000002f844d57780 .part L_000002f844d59580, 0, 38;
L_000002f844d58540 .part L_000002f844d57780, 0, 30;
L_000002f844d580e0 .part L_000002f844d58540, 29, 1;
L_000002f844d58720 .reduce/nor L_000002f844d580e0;
L_000002f844d58900 .part L_000002f844d58540, 28, 1;
L_000002f844d578c0 .reduce/nor L_000002f844d58900;
L_000002f844d589a0 .ufunc/vec4 TD_tb_alu_div_32.DUT.U_DIV.div.first_one_div, 8, L_000002f844d58540 (v000002f844be2c30_0) S_000002f844bf5210;
L_000002f844d57dc0 .functor MUXZ 8, L_000002f844cc06f8, L_000002f844d589a0, L_000002f844dcab50, C4<>;
L_000002f844d57be0 .part L_000002f844d58540, 1, 28;
L_000002f844d585e0 .part L_000002f844d58540, 0, 28;
L_000002f844d58680 .shift/l 28, L_000002f844d585e0, L_000002f844d57dc0;
L_000002f844d58a40 .functor MUXZ 28, L_000002f844d58680, L_000002f844d57be0, L_000002f844d580e0, C4<>;
L_000002f844d57320 .arith/sum 8, L_000002f844d756e0, L_000002f844cc0740;
L_000002f844d57c80 .arith/sub 8, L_000002f844d756e0, L_000002f844d57dc0;
L_000002f844d57d20 .functor MUXZ 8, L_000002f844d57c80, L_000002f844d57320, L_000002f844d580e0, C4<>;
L_000002f844d58e00 .concat [ 28 24 0 0], L_000002f844cc08a8, L_000002f844d57b40;
L_000002f844d57460 .concat [ 24 28 0 0], L_000002f844d587c0, L_000002f844cc08f0;
L_000002f844d58c20 .arith/mod 52, L_000002f844d58e00, L_000002f844d57460;
L_000002f844d58040 .part L_000002f844d58c20, 0, 24;
L_000002f844d57500 .reduce/or L_000002f844d58040;
L_000002f844d58180 .part L_000002f844d58540, 0, 1;
L_000002f844d59120 .functor MUXZ 1, L_000002f844cc0938, L_000002f844d58180, L_000002f844d580e0, C4<>;
L_000002f844d58220 .shift/l 30, L_000002f844cc0980, L_000002f844d57dc0;
L_000002f844d58f40 .arith/sub 30, L_000002f844d58220, L_000002f844cc09c8;
L_000002f844d58360 .reduce/nor L_000002f844d580e0;
L_000002f844d591c0 .concat [ 8 24 0 0], L_000002f844d57dc0, L_000002f844cc0a10;
L_000002f844d58400 .cmp/ne 32, L_000002f844d591c0, L_000002f844cc0a58;
L_000002f844d59260 .reduce/or L_000002f844dcaf40;
L_000002f844d593a0 .functor MUXZ 1, L_000002f844cc0aa0, L_000002f844d59260, L_000002f844dcaae0, C4<>;
L_000002f844d59440 .part L_000002f844d58a40, 4, 1;
L_000002f844d594e0 .part L_000002f844d58a40, 0, 4;
L_000002f844d59620 .reduce/or L_000002f844d594e0;
L_000002f844d575a0 .cmp/eq 8, L_000002f844d59080, L_000002f844cc0ae8;
S_000002f844bf5210 .scope function.vec4.s8, "first_one_div" "first_one_div" 7 14, 7 14 0, S_000002f844bf6b10;
 .timescale -9 -12;
v000002f844be2c30_0 .var "bits", 29 0;
; Variable first_one_div is vec4 return value of scope S_000002f844bf5210
v000002f844be2cd0_0 .var "found", 0 0;
v000002f844be3590_0 .var/i "idx", 31 0;
TD_tb_alu_div_32.DUT.U_DIV.div.first_one_div ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844be2cd0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 27, 0, 32;
    %store/vec4 v000002f844be3590_0, 0, 32;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002f844be3590_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000002f844be2cd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %load/vec4 v000002f844be2c30_0;
    %load/vec4 v000002f844be3590_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 28, 0, 33;
    %load/vec4 v000002f844be3590_0;
    %pad/s 33;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844be2cd0_0, 0, 1;
T_1.6 ;
    %load/vec4 v000002f844be3590_0;
    %subi 1, 0, 32;
    %store/vec4 v000002f844be3590_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_000002f844bf5850 .scope module, "rounder" "RoundNearestEven" 7 46, 6 22 0, S_000002f844bf6b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000002f844b1e310 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000002f844b1e348 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000002f844b1e380 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_000002f844b1e3b8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000002f844dcb1e0 .functor NOT 1, L_000002f844d58d60, C4<0>, C4<0>, C4<0>;
L_000002f844dca7d0 .functor OR 1, L_000002f844d58cc0, L_000002f844d57140, C4<0>, C4<0>;
L_000002f844dcad80 .functor AND 1, L_000002f844d58ae0, L_000002f844dca7d0, C4<1>, C4<1>;
v000002f844be2410_0 .net *"_ivl_11", 22 0, L_000002f844d573c0;  1 drivers
v000002f844be27d0_0 .net *"_ivl_12", 23 0, L_000002f844d584a0;  1 drivers
L_000002f844cc0788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844be2ff0_0 .net *"_ivl_15", 0 0, L_000002f844cc0788;  1 drivers
v000002f844be1f10_0 .net *"_ivl_17", 0 0, L_000002f844d57140;  1 drivers
v000002f844be24b0_0 .net *"_ivl_19", 0 0, L_000002f844dca7d0;  1 drivers
v000002f844be3d10_0 .net *"_ivl_21", 0 0, L_000002f844dcad80;  1 drivers
L_000002f844cc07d0 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002f844be29b0_0 .net/2u *"_ivl_22", 23 0, L_000002f844cc07d0;  1 drivers
L_000002f844cc0818 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844be1fb0_0 .net/2u *"_ivl_24", 23 0, L_000002f844cc0818;  1 drivers
v000002f844be1970_0 .net *"_ivl_26", 23 0, L_000002f844d57960;  1 drivers
v000002f844be3090_0 .net *"_ivl_3", 3 0, L_000002f844d582c0;  1 drivers
v000002f844be2690_0 .net *"_ivl_33", 0 0, L_000002f844d58ea0;  1 drivers
v000002f844be1d30_0 .net *"_ivl_34", 7 0, L_000002f844d57fa0;  1 drivers
L_000002f844cc0860 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000002f844be2230_0 .net *"_ivl_37", 6 0, L_000002f844cc0860;  1 drivers
v000002f844be36d0_0 .net *"_ivl_7", 0 0, L_000002f844d58d60;  1 drivers
v000002f844be2050_0 .net "boolean", 0 0, L_000002f844d58cc0;  1 drivers
v000002f844be1bf0_0 .net "exp", 7 0, L_000002f844d57d20;  alias, 1 drivers
v000002f844be3130_0 .net "exp_round", 7 0, L_000002f844d59080;  alias, 1 drivers
v000002f844be3950_0 .net "guard", 0 0, L_000002f844d58ae0;  1 drivers
v000002f844be3270_0 .net "is_even", 0 0, L_000002f844dcb1e0;  1 drivers
v000002f844be34f0_0 .net "ms", 27 0, L_000002f844d58a40;  alias, 1 drivers
v000002f844be3a90_0 .net "ms_round", 22 0, L_000002f844d57280;  alias, 1 drivers
v000002f844be2d70_0 .net "temp", 23 0, L_000002f844d57e60;  1 drivers
L_000002f844d58ae0 .part L_000002f844d58a40, 4, 1;
L_000002f844d582c0 .part L_000002f844d58a40, 0, 4;
L_000002f844d58cc0 .reduce/or L_000002f844d582c0;
L_000002f844d58d60 .part L_000002f844d58a40, 5, 1;
L_000002f844d573c0 .part L_000002f844d58a40, 5, 23;
L_000002f844d584a0 .concat [ 23 1 0 0], L_000002f844d573c0, L_000002f844cc0788;
L_000002f844d57140 .reduce/nor L_000002f844dcb1e0;
L_000002f844d57960 .functor MUXZ 24, L_000002f844cc0818, L_000002f844cc07d0, L_000002f844dcad80, C4<>;
L_000002f844d57e60 .arith/sum 24, L_000002f844d584a0, L_000002f844d57960;
L_000002f844d57280 .part L_000002f844d57e60, 0, 23;
L_000002f844d58ea0 .part L_000002f844d57e60, 23, 1;
L_000002f844d57fa0 .concat [ 1 7 0 0], L_000002f844d58ea0, L_000002f844cc0860;
L_000002f844d59080 .arith/sum 8, L_000002f844d57d20, L_000002f844d57fa0;
S_000002f844bf59e0 .scope module, "flag4" "is_invalid_op" 7 116, 8 34 0, S_000002f844bf64d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Exp1";
    .port_info 1 /INPUT 8 "Exp2";
    .port_info 2 /INPUT 23 "Man1";
    .port_info 3 /INPUT 23 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_000002f84480eea0 .param/l "BS" 0 8 34, +C4<00000000000000000000000000011111>;
P_000002f84480eed8 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000111>;
P_000002f84480ef10 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000010110>;
L_000002f844dcb330 .functor AND 1, L_000002f844d5a7a0, L_000002f844d5b600, C4<1>, C4<1>;
L_000002f844dcaed0 .functor AND 1, L_000002f844d59c60, L_000002f844d5aca0, C4<1>, C4<1>;
L_000002f844dcb5d0 .functor AND 1, L_000002f844d5b240, L_000002f844d5c000, C4<1>, C4<1>;
L_000002f844dca8b0 .functor AND 1, L_000002f844d5a520, L_000002f844d5bce0, C4<1>, C4<1>;
L_000002f844dcb640 .functor OR 1, L_000002f844dcb330, L_000002f844dcaed0, C4<0>, C4<0>;
L_000002f844dcafb0 .functor OR 1, L_000002f844dcb640, L_000002f844dcb5d0, C4<0>, C4<0>;
L_000002f844dcba30 .functor OR 1, L_000002f844dcafb0, L_000002f844dca8b0, C4<0>, C4<0>;
v000002f844be4990_0 .net "Exp1", 7 0, L_000002f844d76900;  alias, 1 drivers
v000002f844be6330_0 .net "Exp2", 7 0, L_000002f844d76cc0;  alias, 1 drivers
v000002f844be5930_0 .net "InvalidOp", 0 0, L_000002f844dcba30;  alias, 1 drivers
v000002f844be5390_0 .net "Man1", 22 0, L_000002f844d76e00;  alias, 1 drivers
v000002f844be56b0_0 .net "Man2", 22 0, L_000002f844d75960;  alias, 1 drivers
v000002f844be4490_0 .net *"_ivl_1", 0 0, L_000002f844d5a7a0;  1 drivers
v000002f844be51b0_0 .net *"_ivl_13", 0 0, L_000002f844d5b240;  1 drivers
v000002f844be6830_0 .net *"_ivl_15", 0 0, L_000002f844d5c000;  1 drivers
v000002f844be5d90_0 .net *"_ivl_19", 0 0, L_000002f844d5a520;  1 drivers
v000002f844be59d0_0 .net *"_ivl_21", 0 0, L_000002f844d5bce0;  1 drivers
v000002f844be43f0_0 .net *"_ivl_24", 0 0, L_000002f844dcb640;  1 drivers
v000002f844be5430_0 .net *"_ivl_26", 0 0, L_000002f844dcafb0;  1 drivers
v000002f844be40d0_0 .net *"_ivl_3", 0 0, L_000002f844d5b600;  1 drivers
v000002f844be54d0_0 .net *"_ivl_7", 0 0, L_000002f844d59c60;  1 drivers
v000002f844be4a30_0 .net *"_ivl_9", 0 0, L_000002f844d5aca0;  1 drivers
v000002f844be61f0_0 .net "is_inf_Val1", 0 0, L_000002f844dcb330;  1 drivers
v000002f844be5570_0 .net "is_inf_Val2", 0 0, L_000002f844dcaed0;  1 drivers
v000002f844be5e30_0 .net "is_invalid_Val1", 0 0, L_000002f844dcb5d0;  1 drivers
v000002f844be5750_0 .net "is_invalid_Val2", 0 0, L_000002f844dca8b0;  1 drivers
L_000002f844d5a7a0 .reduce/and L_000002f844d76900;
L_000002f844d5b600 .reduce/nor L_000002f844d76e00;
L_000002f844d59c60 .reduce/and L_000002f844d76cc0;
L_000002f844d5aca0 .reduce/nor L_000002f844d75960;
L_000002f844d5b240 .reduce/and L_000002f844d76900;
L_000002f844d5c000 .reduce/or L_000002f844d76e00;
L_000002f844d5a520 .reduce/and L_000002f844d76cc0;
L_000002f844d5bce0 .reduce/or L_000002f844d75960;
S_000002f844bf7b80 .scope module, "U_MUL" "ProductHP" 4 66, 9 90 0, S_000002f844b2c7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_000002f8445a6730 .param/l "BS" 0 9 90, +C4<00000000000000000000000000011111>;
P_000002f8445a6768 .param/l "EBS" 0 9 90, +C4<00000000000000000000000000000111>;
P_000002f8445a67a0 .param/l "MBS" 0 9 90, +C4<00000000000000000000000000010110>;
L_000002f844dc9110 .functor XOR 1, L_000002f844d72a80, L_000002f844d75000, C4<0>, C4<0>;
L_000002f844dcb800 .functor AND 1, L_000002f844d74600, L_000002f844d746a0, C4<1>, C4<1>;
L_000002f844dcb790 .functor AND 1, L_000002f844d729e0, L_000002f844d73ca0, C4<1>, C4<1>;
L_000002f844dcbe90 .functor OR 1, L_000002f844dcb800, L_000002f844dcb790, C4<0>, C4<0>;
L_000002f844dca760 .functor AND 1, L_000002f844d764a0, L_000002f844d75140, C4<1>, C4<1>;
L_000002f844dca610 .functor OR 1, L_000002f844dca760, L_000002f844d76f40, C4<0>, C4<0>;
L_000002f844dcae60 .functor OR 1, L_000002f844dca610, L_000002f844dca5a0, C4<0>, C4<0>;
v000002f844bed3b0_0 .net "F", 31 0, L_000002f844d75c80;  alias, 1 drivers
v000002f844bed770_0 .net "R", 31 0, v000002f844c5c7e0_0;  alias, 1 drivers
v000002f844bed950_0 .net "S", 31 0, v000002f844c5d0a0_0;  alias, 1 drivers
L_000002f844cc0278 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v000002f844bed810_0 .net/2u *"_ivl_101", 8 0, L_000002f844cc0278;  1 drivers
v000002f844bed8b0_0 .net *"_ivl_103", 0 0, L_000002f844d75140;  1 drivers
L_000002f844cc0ff8 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000002f844bed9f0_0 .net *"_ivl_107", 8 0, L_000002f844cc0ff8;  1 drivers
L_000002f844cc02c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844bedb30_0 .net/2u *"_ivl_113", 0 0, L_000002f844cc02c0;  1 drivers
v000002f844bedbd0_0 .net *"_ivl_115", 0 0, L_000002f844dca610;  1 drivers
v000002f844bedc70_0 .net *"_ivl_117", 0 0, L_000002f844dcae60;  1 drivers
L_000002f844cc0308 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844bede50_0 .net/2u *"_ivl_121", 0 0, L_000002f844cc0308;  1 drivers
L_000002f844cc0350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844bedef0_0 .net/2u *"_ivl_125", 0 0, L_000002f844cc0350;  1 drivers
L_000002f844cbf9c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002f844bebdd0_0 .net/2u *"_ivl_14", 7 0, L_000002f844cbf9c0;  1 drivers
v000002f844bebf10_0 .net *"_ivl_16", 0 0, L_000002f844d74600;  1 drivers
L_000002f844cbfa08 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844bedf90_0 .net/2u *"_ivl_18", 22 0, L_000002f844cbfa08;  1 drivers
v000002f844beb970_0 .net *"_ivl_20", 0 0, L_000002f844d746a0;  1 drivers
L_000002f844cbfa50 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002f844beba10_0 .net/2u *"_ivl_24", 7 0, L_000002f844cbfa50;  1 drivers
v000002f844bebb50_0 .net *"_ivl_26", 0 0, L_000002f844d729e0;  1 drivers
L_000002f844cbfa98 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844bebbf0_0 .net/2u *"_ivl_28", 22 0, L_000002f844cbfa98;  1 drivers
v000002f844bebc90_0 .net *"_ivl_30", 0 0, L_000002f844d73ca0;  1 drivers
v000002f844bebd30_0 .net *"_ivl_38", 7 0, L_000002f844d74740;  1 drivers
v000002f844bebe70_0 .net *"_ivl_42", 8 0, L_000002f844d730c0;  1 drivers
L_000002f844cbfb28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844beefd0_0 .net *"_ivl_45", 0 0, L_000002f844cbfb28;  1 drivers
v000002f844beea30_0 .net *"_ivl_46", 8 0, L_000002f844d73f20;  1 drivers
L_000002f844cbfb70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844bee2b0_0 .net *"_ivl_49", 0 0, L_000002f844cbfb70;  1 drivers
v000002f844bf06f0_0 .net *"_ivl_52", 8 0, L_000002f844d74880;  1 drivers
L_000002f844cbfbb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844befc50_0 .net *"_ivl_55", 0 0, L_000002f844cbfbb8;  1 drivers
v000002f844bef070_0 .net *"_ivl_56", 8 0, L_000002f844d73160;  1 drivers
L_000002f844cbfc00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844beef30_0 .net *"_ivl_59", 0 0, L_000002f844cbfc00;  1 drivers
v000002f844bee5d0_0 .net *"_ivl_60", 8 0, L_000002f844d73340;  1 drivers
L_000002f844cc0f20 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000002f844bf0790_0 .net *"_ivl_62", 8 0, L_000002f844cc0f20;  1 drivers
L_000002f844cbfc48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002f844beee90_0 .net/2u *"_ivl_68", 0 0, L_000002f844cbfc48;  1 drivers
L_000002f844cbfc90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002f844bf0650_0 .net/2u *"_ivl_72", 0 0, L_000002f844cbfc90;  1 drivers
L_000002f844cc01a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844bef1b0_0 .net/2u *"_ivl_78", 0 0, L_000002f844cc01a0;  1 drivers
v000002f844bef110_0 .net *"_ivl_80", 0 0, L_000002f844d76fe0;  1 drivers
L_000002f844cc01e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002f844bee670_0 .net/2u *"_ivl_84", 7 0, L_000002f844cc01e8;  1 drivers
v000002f844bf0830_0 .net *"_ivl_86", 7 0, L_000002f844d75be0;  1 drivers
L_000002f844cc0230 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844bef250_0 .net/2u *"_ivl_91", 22 0, L_000002f844cc0230;  1 drivers
v000002f844bee0d0_0 .net *"_ivl_93", 22 0, L_000002f844d751e0;  1 drivers
L_000002f844cc0fb0 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000002f844bef2f0_0 .net *"_ivl_95", 8 0, L_000002f844cc0fb0;  1 drivers
v000002f844bef390_0 .net *"_ivl_99", 0 0, L_000002f844d764a0;  1 drivers
L_000002f844cbfae0 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000002f844befcf0_0 .net "bias", 7 0, L_000002f844cbfae0;  1 drivers
v000002f844bef570_0 .net "despues_la_borro", 8 0, L_000002f844d74ec0;  1 drivers
v000002f844bee350_0 .net "e1", 7 0, L_000002f844d73020;  1 drivers
v000002f844bee170_0 .net "e2", 7 0, L_000002f844d744c0;  1 drivers
v000002f844bef7f0_0 .net "evaluate_flags", 8 0, L_000002f844d73700;  1 drivers
v000002f844bef430_0 .net "exp_final", 7 0, L_000002f844dcbc60;  1 drivers
v000002f844beecb0_0 .net "exp_to_use", 7 0, L_000002f844d73c00;  1 drivers
v000002f844bf0470_0 .net "inexact", 0 0, L_000002f844d75820;  alias, 1 drivers
v000002f844beff70_0 .net "inexact_core", 0 0, L_000002f844dcb870;  1 drivers
v000002f844bf03d0_0 .net "inv_op", 0 0, L_000002f844dca5a0;  alias, 1 drivers
v000002f844bef4d0_0 .net "is_zero_r", 0 0, L_000002f844dcb790;  1 drivers
v000002f844bee490_0 .net "is_zero_s", 0 0, L_000002f844dcb800;  1 drivers
v000002f844bef610_0 .net "m1", 22 0, L_000002f844d73d40;  1 drivers
v000002f844bee210_0 .net "m2", 22 0, L_000002f844d73ac0;  1 drivers
v000002f844befd90_0 .net "m_final", 22 0, L_000002f844dcb170;  1 drivers
v000002f844befe30_0 .net "over_t1", 0 0, L_000002f844dca760;  1 drivers
v000002f844beead0_0 .net "over_t2", 0 0, L_000002f844d76f40;  1 drivers
v000002f844bee710_0 .net "overflow", 0 0, L_000002f844d75b40;  alias, 1 drivers
v000002f844bef6b0_0 .net "param_m1", 23 0, L_000002f844d73fc0;  1 drivers
v000002f844beec10_0 .net "param_m2", 23 0, L_000002f844d74100;  1 drivers
v000002f844bef750_0 .net "result_is_zero", 0 0, L_000002f844dcbe90;  1 drivers
v000002f844bef890_0 .net "s1", 0 0, L_000002f844d72a80;  1 drivers
v000002f844bee530_0 .net "s2", 0 0, L_000002f844d75000;  1 drivers
v000002f844bee3f0_0 .net "sign", 0 0, L_000002f844dc9110;  1 drivers
v000002f844bee990_0 .net "under_t1", 0 0, L_000002f844d75d20;  1 drivers
v000002f844bee7b0_0 .net "underflow", 0 0, L_000002f844d75320;  alias, 1 drivers
L_000002f844d73d40 .part v000002f844c5d0a0_0, 0, 23;
L_000002f844d73ac0 .part v000002f844c5c7e0_0, 0, 23;
L_000002f844d73020 .part v000002f844c5d0a0_0, 23, 8;
L_000002f844d744c0 .part v000002f844c5c7e0_0, 23, 8;
L_000002f844d72a80 .part v000002f844c5d0a0_0, 31, 1;
L_000002f844d75000 .part v000002f844c5c7e0_0, 31, 1;
L_000002f844d74600 .cmp/eq 8, L_000002f844d73020, L_000002f844cbf9c0;
L_000002f844d746a0 .cmp/eq 23, L_000002f844d73d40, L_000002f844cbfa08;
L_000002f844d729e0 .cmp/eq 8, L_000002f844d744c0, L_000002f844cbfa50;
L_000002f844d73ca0 .cmp/eq 23, L_000002f844d73ac0, L_000002f844cbfa98;
L_000002f844d74740 .arith/sum 8, L_000002f844d73020, L_000002f844d744c0;
L_000002f844d73c00 .arith/sub 8, L_000002f844d74740, L_000002f844cbfae0;
L_000002f844d730c0 .concat [ 8 1 0 0], L_000002f844d73020, L_000002f844cbfb28;
L_000002f844d73f20 .concat [ 8 1 0 0], L_000002f844d744c0, L_000002f844cbfb70;
L_000002f844d73700 .arith/sum 9, L_000002f844d730c0, L_000002f844d73f20;
L_000002f844d74880 .concat [ 8 1 0 0], L_000002f844d73020, L_000002f844cbfbb8;
L_000002f844d73160 .concat [ 8 1 0 0], L_000002f844d744c0, L_000002f844cbfc00;
L_000002f844d73340 .arith/sum 9, L_000002f844d74880, L_000002f844d73160;
L_000002f844d74ec0 .arith/sub 9, L_000002f844d73340, L_000002f844cc0f20;
L_000002f844d73fc0 .concat [ 23 1 0 0], L_000002f844d73d40, L_000002f844cbfc48;
L_000002f844d74100 .concat [ 23 1 0 0], L_000002f844d73ac0, L_000002f844cbfc90;
L_000002f844d76fe0 .functor MUXZ 1, L_000002f844dc9110, L_000002f844cc01a0, L_000002f844dcbe90, C4<>;
L_000002f844d75be0 .functor MUXZ 8, L_000002f844dcbc60, L_000002f844cc01e8, L_000002f844dcbe90, C4<>;
L_000002f844d75c80 .concat8 [ 23 8 1 0], L_000002f844d751e0, L_000002f844d75be0, L_000002f844d76fe0;
L_000002f844d751e0 .functor MUXZ 23, L_000002f844dcb170, L_000002f844cc0230, L_000002f844dcbe90, C4<>;
L_000002f844d764a0 .cmp/ge 9, L_000002f844d73700, L_000002f844cc0fb0;
L_000002f844d75140 .cmp/ge 9, L_000002f844d74ec0, L_000002f844cc0278;
L_000002f844d75d20 .cmp/gt 9, L_000002f844cc0ff8, L_000002f844d73700;
L_000002f844d75b40 .functor MUXZ 1, L_000002f844dcae60, L_000002f844cc02c0, L_000002f844dcbe90, C4<>;
L_000002f844d75320 .functor MUXZ 1, L_000002f844d75d20, L_000002f844cc0308, L_000002f844dcbe90, C4<>;
L_000002f844d75820 .functor MUXZ 1, L_000002f844dcb870, L_000002f844cc0350, L_000002f844dcbe90, C4<>;
S_000002f844bf8350 .scope module, "flag4" "is_invalid_op" 9 132, 8 34 0, S_000002f844bf7b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Exp1";
    .port_info 1 /INPUT 8 "Exp2";
    .port_info 2 /INPUT 23 "Man1";
    .port_info 3 /INPUT 23 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_000002f844b26640 .param/l "BS" 0 8 34, +C4<00000000000000000000000000011111>;
P_000002f844b26678 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000111>;
P_000002f844b266b0 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000010110>;
L_000002f844dcb410 .functor AND 1, L_000002f844d762c0, L_000002f844d76a40, C4<1>, C4<1>;
L_000002f844dcb9c0 .functor AND 1, L_000002f844d75aa0, L_000002f844d758c0, C4<1>, C4<1>;
L_000002f844dcbd40 .functor AND 1, L_000002f844d75dc0, L_000002f844d76400, C4<1>, C4<1>;
L_000002f844dca450 .functor AND 1, L_000002f844d76540, L_000002f844d75e60, C4<1>, C4<1>;
L_000002f844dcb6b0 .functor OR 1, L_000002f844dcb410, L_000002f844dcb9c0, C4<0>, C4<0>;
L_000002f844dca3e0 .functor OR 1, L_000002f844dcb6b0, L_000002f844dcbd40, C4<0>, C4<0>;
L_000002f844dca5a0 .functor OR 1, L_000002f844dca3e0, L_000002f844dca450, C4<0>, C4<0>;
v000002f844be8f90_0 .net "Exp1", 7 0, L_000002f844d73020;  alias, 1 drivers
v000002f844be74b0_0 .net "Exp2", 7 0, L_000002f844d744c0;  alias, 1 drivers
v000002f844be7c30_0 .net "InvalidOp", 0 0, L_000002f844dca5a0;  alias, 1 drivers
v000002f844be7cd0_0 .net "Man1", 22 0, L_000002f844d73d40;  alias, 1 drivers
v000002f844be93f0_0 .net "Man2", 22 0, L_000002f844d73ac0;  alias, 1 drivers
v000002f844beb510_0 .net *"_ivl_1", 0 0, L_000002f844d762c0;  1 drivers
v000002f844be9f30_0 .net *"_ivl_13", 0 0, L_000002f844d75dc0;  1 drivers
v000002f844beacf0_0 .net *"_ivl_15", 0 0, L_000002f844d76400;  1 drivers
v000002f844bea570_0 .net *"_ivl_19", 0 0, L_000002f844d76540;  1 drivers
v000002f844be92b0_0 .net *"_ivl_21", 0 0, L_000002f844d75e60;  1 drivers
v000002f844be9fd0_0 .net *"_ivl_24", 0 0, L_000002f844dcb6b0;  1 drivers
v000002f844be95d0_0 .net *"_ivl_26", 0 0, L_000002f844dca3e0;  1 drivers
v000002f844beb790_0 .net *"_ivl_3", 0 0, L_000002f844d76a40;  1 drivers
v000002f844be9710_0 .net *"_ivl_7", 0 0, L_000002f844d75aa0;  1 drivers
v000002f844be9cb0_0 .net *"_ivl_9", 0 0, L_000002f844d758c0;  1 drivers
v000002f844be9b70_0 .net "is_inf_Val1", 0 0, L_000002f844dcb410;  1 drivers
v000002f844bea070_0 .net "is_inf_Val2", 0 0, L_000002f844dcb9c0;  1 drivers
v000002f844beb3d0_0 .net "is_invalid_Val1", 0 0, L_000002f844dcbd40;  1 drivers
v000002f844be9e90_0 .net "is_invalid_Val2", 0 0, L_000002f844dca450;  1 drivers
L_000002f844d762c0 .reduce/and L_000002f844d73020;
L_000002f844d76a40 .reduce/nor L_000002f844d73d40;
L_000002f844d75aa0 .reduce/and L_000002f844d744c0;
L_000002f844d758c0 .reduce/nor L_000002f844d73ac0;
L_000002f844d75dc0 .reduce/and L_000002f844d73020;
L_000002f844d76400 .reduce/or L_000002f844d73d40;
L_000002f844d76540 .reduce/and L_000002f844d744c0;
L_000002f844d75e60 .reduce/or L_000002f844d73ac0;
S_000002f844bf79f0 .scope module, "product_mantisa" "Prod" 9 124, 9 3 0, S_000002f844bf7b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "Sm";
    .port_info 1 /INPUT 24 "Rm";
    .port_info 2 /INPUT 8 "ExpIn";
    .port_info 3 /OUTPUT 23 "Fm";
    .port_info 4 /OUTPUT 8 "ExpOut";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_000002f844b27c80 .param/l "BS" 0 9 3, +C4<00000000000000000000000000011111>;
P_000002f844b27cb8 .param/l "EBS" 0 9 3, +C4<00000000000000000000000000000111>;
P_000002f844b27cf0 .param/l "FSIZE" 0 9 12, +C4<000000000000000000000000000011011>;
P_000002f844b27d28 .param/l "MBS" 0 9 3, +C4<00000000000000000000000000010110>;
P_000002f844b27d60 .param/l "MSIZE" 0 9 13, +C4<0000000000000000000000000000101111>;
P_000002f844b27d98 .param/l "STEAMSIZE" 0 9 14, +C4<00000000000000000000000000000110101>;
L_000002f844dcbe20 .functor AND 1, L_000002f844d74a60, L_000002f844d749c0, C4<1>, C4<1>;
L_000002f844dcb170 .functor BUFZ 23, L_000002f844d75f00, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000002f844dcbc60 .functor BUFZ 8, L_000002f844d75a00, C4<00000000>, C4<00000000>, C4<00000000>;
v000002f844beb010_0 .net "Debe", 0 0, L_000002f844d73980;  1 drivers
v000002f844beab10_0 .net "ExpIn", 7 0, L_000002f844d73c00;  alias, 1 drivers
v000002f844be9210_0 .net "ExpOut", 7 0, L_000002f844dcbc60;  alias, 1 drivers
v000002f844beac50_0 .net "Fm", 22 0, L_000002f844dcb170;  alias, 1 drivers
v000002f844beb0b0_0 .net "Result", 47 0, L_000002f844d747e0;  1 drivers
v000002f844beb150_0 .net "Rm", 23 0, L_000002f844d74100;  alias, 1 drivers
v000002f844beb1f0_0 .net "ShiftCondition", 0 0, L_000002f844dcbe20;  1 drivers
v000002f844beb330_0 .net "Sm", 23 0, L_000002f844d73fc0;  alias, 1 drivers
v000002f844be9990_0 .net *"_ivl_0", 47 0, L_000002f844d738e0;  1 drivers
v000002f844be9a30_0 .net *"_ivl_13", 0 0, L_000002f844d74a60;  1 drivers
v000002f844be9ad0_0 .net *"_ivl_15", 0 0, L_000002f844d74f60;  1 drivers
v000002f844bec730_0 .net *"_ivl_17", 0 0, L_000002f844d749c0;  1 drivers
v000002f844bebfb0_0 .net *"_ivl_21", 7 0, L_000002f844d74920;  1 drivers
v000002f844bec690_0 .net *"_ivl_23", 46 0, L_000002f844d73e80;  1 drivers
v000002f844beceb0_0 .net *"_ivl_24", 12 0, L_000002f844d74b00;  1 drivers
L_000002f844cbfd68 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002f844becff0_0 .net *"_ivl_27", 4 0, L_000002f844cbfd68;  1 drivers
L_000002f844cbfdb0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844bec7d0_0 .net/2u *"_ivl_28", 12 0, L_000002f844cbfdb0;  1 drivers
L_000002f844cbfcd8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844bed450_0 .net *"_ivl_3", 23 0, L_000002f844cbfcd8;  1 drivers
v000002f844bec230_0 .net *"_ivl_32", 12 0, L_000002f844d74ba0;  1 drivers
L_000002f844cbfdf8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002f844bec870_0 .net *"_ivl_35", 4 0, L_000002f844cbfdf8;  1 drivers
L_000002f844cbfe40 .functor BUFT 1, C4<0000000000001>, C4<0>, C4<0>, C4<0>;
v000002f844bec410_0 .net/2u *"_ivl_36", 12 0, L_000002f844cbfe40;  1 drivers
v000002f844becf50_0 .net *"_ivl_38", 12 0, L_000002f844d74c40;  1 drivers
v000002f844bed090_0 .net *"_ivl_4", 47 0, L_000002f844d737a0;  1 drivers
v000002f844bee030_0 .net *"_ivl_40", 12 0, L_000002f844d74ce0;  1 drivers
L_000002f844cbfe88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002f844bed4f0_0 .net *"_ivl_43", 4 0, L_000002f844cbfe88;  1 drivers
v000002f844beda90_0 .net *"_ivl_44", 12 0, L_000002f844d74240;  1 drivers
v000002f844becd70_0 .net *"_ivl_46", 12 0, L_000002f844d73200;  1 drivers
L_000002f844cbfed0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002f844bedd10_0 .net/2u *"_ivl_50", 5 0, L_000002f844cbfed0;  1 drivers
v000002f844bec2d0_0 .net *"_ivl_54", 53 0, L_000002f844d72940;  1 drivers
v000002f844bec9b0_0 .net *"_ivl_56", 29 0, L_000002f844d72b20;  1 drivers
L_000002f844cbff18 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844bed130_0 .net *"_ivl_58", 23 0, L_000002f844cbff18;  1 drivers
v000002f844beb8d0_0 .net *"_ivl_60", 53 0, L_000002f844d72bc0;  1 drivers
v000002f844bec370_0 .net *"_ivl_62", 30 0, L_000002f844d732a0;  1 drivers
L_000002f844cbff60 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844bed1d0_0 .net *"_ivl_64", 22 0, L_000002f844cbff60;  1 drivers
v000002f844bec050_0 .net *"_ivl_68", 53 0, L_000002f844d72d00;  1 drivers
L_000002f844cbfd20 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844bed590_0 .net *"_ivl_7", 23 0, L_000002f844cbfd20;  1 drivers
v000002f844bec910_0 .net *"_ivl_79", 1 0, L_000002f844d733e0;  1 drivers
L_000002f844cc0158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844beddb0_0 .net/2u *"_ivl_99", 0 0, L_000002f844cc0158;  1 drivers
v000002f844becc30_0 .net "exp_pre", 7 0, L_000002f844d74e20;  1 drivers
v000002f844bed630_0 .net "exp_rnd", 7 0, L_000002f844d75a00;  1 drivers
v000002f844bec0f0_0 .net "frac_rnd", 22 0, L_000002f844d75f00;  1 drivers
v000002f844bed6d0_0 .net "guard", 0 0, L_000002f844d72e40;  1 drivers
v000002f844bec190_0 .net "h_overflow", 0 0, L_000002f844d760e0;  1 drivers
v000002f844beca50_0 .net "inexact", 0 0, L_000002f844dcb870;  alias, 1 drivers
v000002f844becaf0_0 .net "ms15", 27 0, L_000002f844d76b80;  1 drivers
v000002f844bec4b0_0 .net "overflow", 0 0, L_000002f844d76f40;  alias, 1 drivers
v000002f844becb90_0 .net "rest3", 2 0, L_000002f844d72ee0;  1 drivers
v000002f844bec5f0_0 .net "rest4", 3 0, L_000002f844d73660;  1 drivers
v000002f844bed270_0 .net "shifts", 12 0, L_000002f844d741a0;  1 drivers
v000002f844beccd0_0 .net "sticky", 0 0, L_000002f844d735c0;  1 drivers
v000002f844bed310_0 .net "stream0", 53 0, L_000002f844d750a0;  1 drivers
v000002f844bec550_0 .net "stream1", 53 0, L_000002f844d72c60;  1 drivers
v000002f844bebab0_0 .net "stream2", 53 0, L_000002f844d73520;  1 drivers
v000002f844bece10_0 .net "top10", 22 0, L_000002f844d72da0;  1 drivers
L_000002f844d738e0 .concat [ 24 24 0 0], L_000002f844d73fc0, L_000002f844cbfcd8;
L_000002f844d737a0 .concat [ 24 24 0 0], L_000002f844d74100, L_000002f844cbfd20;
L_000002f844d747e0 .arith/mult 48, L_000002f844d738e0, L_000002f844d737a0;
L_000002f844d73980 .part L_000002f844d747e0, 47, 1;
L_000002f844d74a60 .reduce/nor L_000002f844d73980;
L_000002f844d74f60 .part L_000002f844d747e0, 46, 1;
L_000002f844d749c0 .reduce/nor L_000002f844d74f60;
L_000002f844d74920 .ufunc/vec4 TD_tb_alu_div_32.DUT.U_MUL.product_mantisa.first_one, 8, L_000002f844d73e80 (v000002f844bead90_0) S_000002f844bfad80;
L_000002f844d73e80 .part L_000002f844d747e0, 0, 47;
L_000002f844d74b00 .concat [ 8 5 0 0], L_000002f844d74920, L_000002f844cbfd68;
L_000002f844d741a0 .functor MUXZ 13, L_000002f844cbfdb0, L_000002f844d74b00, L_000002f844dcbe20, C4<>;
L_000002f844d74ba0 .concat [ 8 5 0 0], L_000002f844d73c00, L_000002f844cbfdf8;
L_000002f844d74c40 .arith/sum 13, L_000002f844d74ba0, L_000002f844cbfe40;
L_000002f844d74ce0 .concat [ 8 5 0 0], L_000002f844d73c00, L_000002f844cbfe88;
L_000002f844d74240 .arith/sub 13, L_000002f844d74ce0, L_000002f844d741a0;
L_000002f844d73200 .functor MUXZ 13, L_000002f844d74240, L_000002f844d74c40, L_000002f844d73980, C4<>;
L_000002f844d74e20 .part L_000002f844d73200, 0, 8;
L_000002f844d750a0 .concat [ 6 48 0 0], L_000002f844cbfed0, L_000002f844d747e0;
L_000002f844d72b20 .part L_000002f844d750a0, 24, 30;
L_000002f844d72940 .concat [ 30 24 0 0], L_000002f844d72b20, L_000002f844cbff18;
L_000002f844d732a0 .part L_000002f844d750a0, 23, 31;
L_000002f844d72bc0 .concat [ 31 23 0 0], L_000002f844d732a0, L_000002f844cbff60;
L_000002f844d72c60 .functor MUXZ 54, L_000002f844d72bc0, L_000002f844d72940, L_000002f844d73980, C4<>;
L_000002f844d72d00 .shift/l 54, L_000002f844d72c60, L_000002f844d741a0;
L_000002f844d73520 .functor MUXZ 54, L_000002f844d72c60, L_000002f844d72d00, L_000002f844dcbe20, C4<>;
L_000002f844d72da0 .part L_000002f844d73520, 6, 23;
L_000002f844d72e40 .part L_000002f844d73520, 5, 1;
L_000002f844d72ee0 .part L_000002f844d73520, 2, 3;
L_000002f844d733e0 .part L_000002f844d73520, 0, 2;
L_000002f844d735c0 .reduce/or L_000002f844d733e0;
L_000002f844d73660 .concat [ 1 3 0 0], L_000002f844d735c0, L_000002f844d72ee0;
L_000002f844d76b80 .concat [ 4 1 23 0], L_000002f844d73660, L_000002f844d72e40, L_000002f844d72da0;
L_000002f844d76360 .part L_000002f844d747e0, 23, 23;
L_000002f844d76f40 .functor MUXZ 1, L_000002f844cc0158, L_000002f844d760e0, L_000002f844d73980, C4<>;
S_000002f844bfad80 .scope function.vec4.s8, "first_one" "first_one" 9 17, 9 17 0, S_000002f844bf79f0;
 .timescale -9 -12;
v000002f844bead90_0 .var "bits", 46 0;
; Variable first_one is vec4 return value of scope S_000002f844bfad80
v000002f844beaed0_0 .var "found", 0 0;
v000002f844be9df0_0 .var/i "idx", 31 0;
TD_tb_alu_div_32.DUT.U_MUL.product_mantisa.first_one ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844beaed0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 44, 0, 32;
    %store/vec4 v000002f844be9df0_0, 0, 32;
T_2.8 ;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v000002f844be9df0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000002f844beaed0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_2.9, 8;
    %load/vec4 v000002f844bead90_0;
    %load/vec4 v000002f844be9df0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 46, 0, 32;
    %load/vec4 v000002f844be9df0_0;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844beaed0_0, 0, 1;
T_2.10 ;
    %load/vec4 v000002f844be9df0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002f844be9df0_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %end;
S_000002f844bf9de0 .scope module, "flag1" "is_inexact" 9 78, 8 24 0, S_000002f844bf79f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "Man";
    .port_info 1 /INPUT 1 "CarryOut";
    .port_info 2 /OUTPUT 1 "inexact";
P_000002f844b21c90 .param/l "BS" 0 8 24, +C4<00000000000000000000000000011111>;
P_000002f844b21cc8 .param/l "EBS" 0 8 24, +C4<00000000000000000000000000000111>;
P_000002f844b21d00 .param/l "MBS" 0 8 24, +C4<00000000000000000000000000010110>;
L_000002f844dcb870 .functor AND 1, L_000002f844d767c0, L_000002f844d73980, C4<1>, C4<1>;
v000002f844be9350_0 .net "CarryOut", 0 0, L_000002f844d73980;  alias, 1 drivers
v000002f844bea1b0_0 .net "Man", 22 0, L_000002f844d76360;  1 drivers
v000002f844beb290_0 .net *"_ivl_1", 0 0, L_000002f844d767c0;  1 drivers
v000002f844beb5b0_0 .net "inexact", 0 0, L_000002f844dcb870;  alias, 1 drivers
L_000002f844d767c0 .part L_000002f844d76360, 0, 1;
S_000002f844bf9f70 .scope module, "flag2" "is_overflow" 9 81, 8 1 0, S_000002f844bf79f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Exp";
    .port_info 1 /INPUT 8 "AddExp";
    .port_info 2 /OUTPUT 1 "OverFlow";
P_000002f844bfbc50 .param/l "BS" 0 8 1, +C4<00000000000000000000000000011111>;
P_000002f844bfbc88 .param/l "EBS" 0 8 1, +C4<00000000000000000000000000000111>;
P_000002f844bfbcc0 .param/l "MBS" 0 8 1, +C4<00000000000000000000000000010110>;
L_000002f844cc0f68 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000002f844bea110_0 .net "AddExp", 7 0, L_000002f844cc0f68;  1 drivers
v000002f844bea2f0_0 .net "Exp", 7 0, L_000002f844d73c00;  alias, 1 drivers
v000002f844be9490_0 .net "NewExp", 8 0, L_000002f844d76040;  1 drivers
v000002f844bea750_0 .net "OverFlow", 0 0, L_000002f844d760e0;  alias, 1 drivers
v000002f844bea6b0_0 .net *"_ivl_0", 8 0, L_000002f844d76c20;  1 drivers
L_000002f844cc0110 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v000002f844be9530_0 .net/2u *"_ivl_10", 8 0, L_000002f844cc0110;  1 drivers
L_000002f844cc00c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844be9c10_0 .net *"_ivl_3", 0 0, L_000002f844cc00c8;  1 drivers
L_000002f844cc10d0 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v000002f844beae30_0 .net *"_ivl_4", 8 0, L_000002f844cc10d0;  1 drivers
L_000002f844d76c20 .concat [ 8 1 0 0], L_000002f844d73c00, L_000002f844cc00c8;
L_000002f844d76040 .arith/sum 9, L_000002f844d76c20, L_000002f844cc10d0;
L_000002f844d760e0 .cmp/ge 9, L_000002f844d76040, L_000002f844cc0110;
S_000002f844bfa5b0 .scope module, "rne_mul" "RoundNearestEven" 9 66, 6 22 0, S_000002f844bf79f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000002f844b25b20 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000002f844b25b58 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000002f844b25b90 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_000002f844b25bc8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000002f844dcb100 .functor NOT 1, L_000002f844d75fa0, C4<0>, C4<0>, C4<0>;
L_000002f844dcb4f0 .functor OR 1, L_000002f844d769a0, L_000002f844d765e0, C4<0>, C4<0>;
L_000002f844dcabc0 .functor AND 1, L_000002f844d76ae0, L_000002f844dcb4f0, C4<1>, C4<1>;
v000002f844bea7f0_0 .net *"_ivl_11", 22 0, L_000002f844d76860;  1 drivers
v000002f844bea890_0 .net *"_ivl_12", 23 0, L_000002f844d76220;  1 drivers
L_000002f844cbffa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844beb6f0_0 .net *"_ivl_15", 0 0, L_000002f844cbffa8;  1 drivers
v000002f844bea390_0 .net *"_ivl_17", 0 0, L_000002f844d765e0;  1 drivers
v000002f844beb470_0 .net *"_ivl_19", 0 0, L_000002f844dcb4f0;  1 drivers
v000002f844bea930_0 .net *"_ivl_21", 0 0, L_000002f844dcabc0;  1 drivers
L_000002f844cbfff0 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002f844be9d50_0 .net/2u *"_ivl_22", 23 0, L_000002f844cbfff0;  1 drivers
L_000002f844cc0038 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844be9670_0 .net/2u *"_ivl_24", 23 0, L_000002f844cc0038;  1 drivers
v000002f844be97b0_0 .net *"_ivl_26", 23 0, L_000002f844d76720;  1 drivers
v000002f844bea9d0_0 .net *"_ivl_3", 3 0, L_000002f844d76d60;  1 drivers
v000002f844beb830_0 .net *"_ivl_33", 0 0, L_000002f844d76680;  1 drivers
v000002f844beaf70_0 .net *"_ivl_34", 7 0, L_000002f844d75780;  1 drivers
L_000002f844cc0080 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000002f844be9170_0 .net *"_ivl_37", 6 0, L_000002f844cc0080;  1 drivers
v000002f844bea430_0 .net *"_ivl_7", 0 0, L_000002f844d75fa0;  1 drivers
v000002f844beabb0_0 .net "boolean", 0 0, L_000002f844d769a0;  1 drivers
v000002f844be90d0_0 .net "exp", 7 0, L_000002f844d74e20;  alias, 1 drivers
v000002f844bea4d0_0 .net "exp_round", 7 0, L_000002f844d75a00;  alias, 1 drivers
v000002f844be9850_0 .net "guard", 0 0, L_000002f844d76ae0;  1 drivers
v000002f844be98f0_0 .net "is_even", 0 0, L_000002f844dcb100;  1 drivers
v000002f844beaa70_0 .net "ms", 27 0, L_000002f844d76b80;  alias, 1 drivers
v000002f844bea610_0 .net "ms_round", 22 0, L_000002f844d75f00;  alias, 1 drivers
v000002f844beb650_0 .net "temp", 23 0, L_000002f844d76180;  1 drivers
L_000002f844d76ae0 .part L_000002f844d76b80, 4, 1;
L_000002f844d76d60 .part L_000002f844d76b80, 0, 4;
L_000002f844d769a0 .reduce/or L_000002f844d76d60;
L_000002f844d75fa0 .part L_000002f844d76b80, 5, 1;
L_000002f844d76860 .part L_000002f844d76b80, 5, 23;
L_000002f844d76220 .concat [ 23 1 0 0], L_000002f844d76860, L_000002f844cbffa8;
L_000002f844d765e0 .reduce/nor L_000002f844dcb100;
L_000002f844d76720 .functor MUXZ 24, L_000002f844cc0038, L_000002f844cbfff0, L_000002f844dcabc0, C4<>;
L_000002f844d76180 .arith/sum 24, L_000002f844d76220, L_000002f844d76720;
L_000002f844d75f00 .part L_000002f844d76180, 0, 23;
L_000002f844d76680 .part L_000002f844d76180, 23, 1;
L_000002f844d75780 .concat [ 1 7 0 0], L_000002f844d76680, L_000002f844cc0080;
L_000002f844d75a00 .arith/sum 8, L_000002f844d74e20, L_000002f844d75780;
S_000002f844bf84e0 .scope module, "U_SUB" "Suma16Bits" 4 61, 5 219 0, S_000002f844b2c7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_000002f844bfb8e0 .param/l "BS" 0 5 219, +C4<00000000000000000000000000011111>;
P_000002f844bfb918 .param/l "EBS" 0 5 219, +C4<00000000000000000000000000000111>;
P_000002f844bfb950 .param/l "MBS" 0 5 219, +C4<00000000000000000000000000010110>;
L_000002f844d85c70 .functor OR 1, L_000002f844d64c00, L_000002f844d65c40, C4<0>, C4<0>;
L_000002f844d85ce0 .functor OR 1, L_000002f844d64d40, L_000002f844d63940, C4<0>, C4<0>;
L_000002f844d84cb0 .functor XOR 1, L_000002f844d63da0, L_000002f844d64b60, C4<0>, C4<0>;
L_000002f844d860d0 .functor AND 1, L_000002f844d84cb0, L_000002f844d66140, C4<1>, C4<1>;
L_000002f844d85340 .functor AND 1, L_000002f844d860d0, L_000002f844d679a0, C4<1>, C4<1>;
L_000002f844d85030 .functor NOT 23, L_000002f844d62ae0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000002f844d850a0 .functor AND 1, L_000002f844d684e0, L_000002f844d68760, C4<1>, C4<1>;
L_000002f844d85110 .functor NOT 23, L_000002f844d63760, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000002f844d853b0 .functor AND 1, L_000002f844d850a0, L_000002f844d67d60, C4<1>, C4<1>;
L_000002f844d84540 .functor NOT 8, L_000002f844d61320, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002f844d849a0 .functor AND 1, L_000002f844d853b0, L_000002f844d67ea0, C4<1>, C4<1>;
L_000002f844d85180 .functor NOT 8, L_000002f844d62b80, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002f844d847e0 .functor AND 1, L_000002f844d849a0, L_000002f844d66e60, C4<1>, C4<1>;
L_000002f844d84930 .functor OR 1, L_000002f844d85340, L_000002f844d847e0, C4<0>, C4<0>;
L_000002f844dca060 .functor AND 1, L_000002f844d84cb0, L_000002f844d84930, C4<1>, C4<1>;
L_000002f844dc8930 .functor BUFZ 8, L_000002f844d73a20, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002f844dc89a0 .functor BUFZ 23, L_000002f844d74420, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000002f844dc8af0 .functor BUFZ 1, L_000002f844d85ce0, C4<0>, C4<0>, C4<0>;
L_000002f844dc8d90 .functor AND 1, L_000002f844d742e0, L_000002f844dc8af0, C4<1>, C4<1>;
v000002f844c4fcc0_0 .net "F", 31 0, L_000002f844d73b60;  alias, 1 drivers
v000002f844c50e40_0 .net "R", 31 0, L_000002f844d74380;  1 drivers
v000002f844c501c0_0 .net "S", 31 0, v000002f844c5d0a0_0;  alias, 1 drivers
v000002f844c4fe00_0 .net *"_ivl_109", 0 0, L_000002f844dca060;  1 drivers
L_000002f844cbf8e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844c50260_0 .net/2u *"_ivl_110", 0 0, L_000002f844cbf8e8;  1 drivers
v000002f844c4e960_0 .net *"_ivl_112", 0 0, L_000002f844d74d80;  1 drivers
v000002f844c50da0_0 .net *"_ivl_117", 7 0, L_000002f844dc8930;  1 drivers
v000002f844c50300_0 .net *"_ivl_122", 22 0, L_000002f844dc89a0;  1 drivers
L_000002f844cbf930 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000002f844c503a0_0 .net/2u *"_ivl_125", 7 0, L_000002f844cbf930;  1 drivers
L_000002f844cbf978 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002f844c50440_0 .net/2u *"_ivl_129", 7 0, L_000002f844cbf978;  1 drivers
v000002f844c50ee0_0 .net *"_ivl_131", 0 0, L_000002f844d742e0;  1 drivers
L_000002f844cbf270 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002f844c504e0_0 .net/2u *"_ivl_16", 0 0, L_000002f844cbf270;  1 drivers
v000002f844c50580_0 .net *"_ivl_18", 23 0, L_000002f844d639e0;  1 drivers
L_000002f844cbf2b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002f844c50f80_0 .net/2u *"_ivl_22", 0 0, L_000002f844cbf2b8;  1 drivers
v000002f844c50800_0 .net *"_ivl_24", 23 0, L_000002f844d63e40;  1 drivers
L_000002f844cbf300 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844c4ea00_0 .net/2u *"_ivl_28", 0 0, L_000002f844cbf300;  1 drivers
L_000002f844cbf348 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844c4eb40_0 .net/2u *"_ivl_32", 0 0, L_000002f844cbf348;  1 drivers
v000002f844c52880_0 .net *"_ivl_41", 22 0, L_000002f844d64020;  1 drivers
v000002f844c53820_0 .net *"_ivl_45", 22 0, L_000002f844d64200;  1 drivers
v000002f844c52ec0_0 .net *"_ivl_52", 0 0, L_000002f844d67720;  1 drivers
v000002f844c524c0_0 .net *"_ivl_54", 0 0, L_000002f844d66320;  1 drivers
v000002f844c51520_0 .net *"_ivl_56", 0 0, L_000002f844d66dc0;  1 drivers
v000002f844c51e80_0 .net *"_ivl_58", 0 0, L_000002f844d66640;  1 drivers
v000002f844c52ba0_0 .net *"_ivl_60", 0 0, L_000002f844d67b80;  1 drivers
v000002f844c52c40_0 .net *"_ivl_62", 0 0, L_000002f844d665a0;  1 drivers
v000002f844c52ce0_0 .net *"_ivl_66", 0 0, L_000002f844d66140;  1 drivers
v000002f844c51a20_0 .net *"_ivl_69", 0 0, L_000002f844d860d0;  1 drivers
v000002f844c51c00_0 .net *"_ivl_70", 0 0, L_000002f844d679a0;  1 drivers
v000002f844c51340_0 .net *"_ivl_73", 0 0, L_000002f844d85340;  1 drivers
v000002f844c536e0_0 .net *"_ivl_75", 0 0, L_000002f844d684e0;  1 drivers
v000002f844c52420_0 .net *"_ivl_76", 22 0, L_000002f844d85030;  1 drivers
v000002f844c53500_0 .net *"_ivl_79", 0 0, L_000002f844d68760;  1 drivers
v000002f844c53320_0 .net *"_ivl_81", 0 0, L_000002f844d850a0;  1 drivers
v000002f844c51f20_0 .net *"_ivl_82", 22 0, L_000002f844d85110;  1 drivers
v000002f844c515c0_0 .net *"_ivl_85", 0 0, L_000002f844d67d60;  1 drivers
v000002f844c51200_0 .net *"_ivl_87", 0 0, L_000002f844d853b0;  1 drivers
v000002f844c526a0_0 .net *"_ivl_88", 7 0, L_000002f844d84540;  1 drivers
v000002f844c533c0_0 .net *"_ivl_91", 0 0, L_000002f844d67ea0;  1 drivers
v000002f844c53640_0 .net *"_ivl_93", 0 0, L_000002f844d849a0;  1 drivers
v000002f844c51660_0 .net *"_ivl_94", 7 0, L_000002f844d85180;  1 drivers
v000002f844c51840_0 .net *"_ivl_97", 0 0, L_000002f844d66e60;  1 drivers
v000002f844c51fc0_0 .net *"_ivl_99", 0 0, L_000002f844d847e0;  1 drivers
v000002f844c52d80_0 .net "boolean1", 0 0, L_000002f844d63ee0;  1 drivers
v000002f844c52560_0 .net "boolean2", 0 0, L_000002f844d84cb0;  1 drivers
v000002f844c529c0_0 .net "diff_exp1", 7 0, L_000002f844d65600;  1 drivers
v000002f844c52060_0 .net "diff_exp2", 7 0, L_000002f844d66000;  1 drivers
v000002f844c51700_0 .net "e1", 7 0, L_000002f844d61320;  1 drivers
v000002f844c53780_0 .net "e2", 7 0, L_000002f844d62b80;  1 drivers
v000002f844c52f60_0 .net "exp_aux", 7 0, L_000002f844d668c0;  1 drivers
v000002f844c52240_0 .net "exp_sum_add", 7 0, L_000002f844d8ac80;  1 drivers
v000002f844c52100_0 .net "exp_sum_sub", 7 0, L_000002f844dc8a10;  1 drivers
v000002f844c53460_0 .net "final_exp", 7 0, L_000002f844d73a20;  1 drivers
v000002f844c52e20_0 .net "g1", 0 0, L_000002f844d63bc0;  1 drivers
v000002f844c52740_0 .net "g1_shift", 0 0, L_000002f844d65420;  1 drivers
v000002f844c522e0_0 .net "g2", 0 0, L_000002f844d63f80;  1 drivers
v000002f844c512a0_0 .net "g2_shift", 0 0, L_000002f844d65b00;  1 drivers
v000002f844c521a0_0 .net "inexact", 0 0, L_000002f844dc8af0;  alias, 1 drivers
v000002f844c52380_0 .net "inexact_m1", 0 0, L_000002f844d64d40;  1 drivers
v000002f844c513e0_0 .net "inexact_m2", 0 0, L_000002f844d63940;  1 drivers
v000002f844c53000_0 .net "is_same_exp", 0 0, L_000002f844d648e0;  1 drivers
v000002f844c530a0_0 .net "is_zero_result", 0 0, L_000002f844d84930;  1 drivers
v000002f844c52600_0 .net "lost_align", 0 0, L_000002f844d85ce0;  1 drivers
v000002f844c517a0_0 .net "m1_10", 22 0, L_000002f844d640c0;  1 drivers
v000002f844c51ca0_0 .net "m1_11", 23 0, L_000002f844d65380;  1 drivers
v000002f844c51ac0_0 .net "m1_init", 22 0, L_000002f844d62ae0;  1 drivers
v000002f844c53140_0 .net "m1_shift", 23 0, L_000002f844d643e0;  1 drivers
v000002f844c510c0_0 .net "m2_10", 22 0, L_000002f844d642a0;  1 drivers
v000002f844c527e0_0 .net "m2_11", 23 0, L_000002f844d63a80;  1 drivers
v000002f844c51480_0 .net "m2_init", 22 0, L_000002f844d63760;  1 drivers
v000002f844c531e0_0 .net "m2_shift", 23 0, L_000002f844d64e80;  1 drivers
v000002f844c51de0_0 .net "op_sum", 22 0, L_000002f844d74420;  1 drivers
v000002f844c53280_0 .net "op_sum_add", 22 0, L_000002f844d89e80;  1 drivers
v000002f844c518e0_0 .net "op_sum_sub", 22 0, L_000002f844dc8ee0;  1 drivers
v000002f844c52920_0 .net "overflow", 0 0, L_000002f844d74060;  alias, 1 drivers
v000002f844c51160_0 .net "s1", 0 0, L_000002f844d63da0;  1 drivers
v000002f844c51b60_0 .net "s2", 0 0, L_000002f844d64b60;  1 drivers
v000002f844c51980_0 .net "sign", 0 0, L_000002f844d67180;  1 drivers
v000002f844c52a60_0 .net "sticky_for_round", 0 0, L_000002f844d85c70;  1 drivers
v000002f844c535a0_0 .net "sticky_m1", 0 0, L_000002f844d64c00;  1 drivers
v000002f844c51d40_0 .net "sticky_m2", 0 0, L_000002f844d65c40;  1 drivers
v000002f844c52b00_0 .net "underflow", 0 0, L_000002f844dc8d90;  alias, 1 drivers
L_000002f844d62ae0 .part v000002f844c5d0a0_0, 0, 23;
L_000002f844d63760 .part L_000002f844d74380, 0, 23;
L_000002f844d61320 .part v000002f844c5d0a0_0, 23, 8;
L_000002f844d62b80 .part L_000002f844d74380, 23, 8;
L_000002f844d63da0 .part v000002f844c5d0a0_0, 31, 1;
L_000002f844d64b60 .part L_000002f844d74380, 31, 1;
L_000002f844d63ee0 .cmp/gt 8, L_000002f844d61320, L_000002f844d62b80;
L_000002f844d648e0 .cmp/eq 8, L_000002f844d61320, L_000002f844d62b80;
L_000002f844d639e0 .concat [ 23 1 0 0], L_000002f844d62ae0, L_000002f844cbf270;
L_000002f844d65380 .functor MUXZ 24, L_000002f844d643e0, L_000002f844d639e0, L_000002f844d63ee0, C4<>;
L_000002f844d63e40 .concat [ 23 1 0 0], L_000002f844d63760, L_000002f844cbf2b8;
L_000002f844d63a80 .functor MUXZ 24, L_000002f844d63e40, L_000002f844d64e80, L_000002f844d63ee0, C4<>;
L_000002f844d63bc0 .functor MUXZ 1, L_000002f844d65420, L_000002f844cbf300, L_000002f844d63ee0, C4<>;
L_000002f844d63f80 .functor MUXZ 1, L_000002f844cbf348, L_000002f844d65b00, L_000002f844d63ee0, C4<>;
L_000002f844d64020 .part L_000002f844d643e0, 0, 23;
L_000002f844d640c0 .functor MUXZ 23, L_000002f844d64020, L_000002f844d62ae0, L_000002f844d63ee0, C4<>;
L_000002f844d64200 .part L_000002f844d64e80, 0, 23;
L_000002f844d642a0 .functor MUXZ 23, L_000002f844d63760, L_000002f844d64200, L_000002f844d63ee0, C4<>;
L_000002f844d668c0 .functor MUXZ 8, L_000002f844d62b80, L_000002f844d61320, L_000002f844d63ee0, C4<>;
L_000002f844d67720 .cmp/gt 8, L_000002f844d61320, L_000002f844d62b80;
L_000002f844d66320 .cmp/gt 8, L_000002f844d62b80, L_000002f844d61320;
L_000002f844d66dc0 .cmp/ge 23, L_000002f844d62ae0, L_000002f844d63760;
L_000002f844d66640 .functor MUXZ 1, L_000002f844d64b60, L_000002f844d63da0, L_000002f844d66dc0, C4<>;
L_000002f844d67b80 .functor MUXZ 1, L_000002f844d66640, L_000002f844d64b60, L_000002f844d66320, C4<>;
L_000002f844d665a0 .functor MUXZ 1, L_000002f844d67b80, L_000002f844d63da0, L_000002f844d67720, C4<>;
L_000002f844d67180 .functor MUXZ 1, L_000002f844d63da0, L_000002f844d665a0, L_000002f844d84cb0, C4<>;
L_000002f844d66140 .cmp/eq 23, L_000002f844d62ae0, L_000002f844d63760;
L_000002f844d679a0 .cmp/eq 8, L_000002f844d61320, L_000002f844d62b80;
L_000002f844d684e0 .reduce/nor L_000002f844d84cb0;
L_000002f844d68760 .reduce/and L_000002f844d85030;
L_000002f844d67d60 .reduce/and L_000002f844d85110;
L_000002f844d67ea0 .reduce/and L_000002f844d84540;
L_000002f844d66e60 .reduce/and L_000002f844d85180;
L_000002f844d74420 .functor MUXZ 23, L_000002f844d89e80, L_000002f844dc8ee0, L_000002f844d84cb0, C4<>;
L_000002f844d73a20 .functor MUXZ 8, L_000002f844d8ac80, L_000002f844dc8a10, L_000002f844d84cb0, C4<>;
L_000002f844d74d80 .functor MUXZ 1, L_000002f844d67180, L_000002f844cbf8e8, L_000002f844dca060, C4<>;
L_000002f844d73b60 .concat8 [ 23 8 1 0], L_000002f844dc89a0, L_000002f844dc8930, L_000002f844d74d80;
L_000002f844d74060 .cmp/eq 8, L_000002f844d73a20, L_000002f844cbf930;
L_000002f844d742e0 .cmp/eq 8, L_000002f844d73a20, L_000002f844cbf978;
S_000002f844bf7ea0 .scope module, "mshift1" "right_shift_pf_sum" 5 249, 5 61 0, S_000002f844bf84e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000002f844bfb150 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_000002f844bfb188 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_000002f844bfb1c0 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v000002f844bf01f0_0 .net "F", 23 0, L_000002f844d643e0;  alias, 1 drivers
L_000002f844cbf150 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002f844bef930_0 .net/2u *"_ivl_0", 0 0, L_000002f844cbf150;  1 drivers
v000002f844bee8f0_0 .net *"_ivl_13", 21 0, L_000002f844d64ac0;  1 drivers
v000002f844bee850_0 .net *"_ivl_17", 22 0, L_000002f844d65a60;  1 drivers
L_000002f844cbf198 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000002f844bef9d0_0 .net/2u *"_ivl_2", 9 0, L_000002f844cbf198;  1 drivers
v000002f844beeb70_0 .net "full_value", 33 0, L_000002f844d64a20;  1 drivers
v000002f844befa70_0 .net "guard_bit", 0 0, L_000002f844d65420;  alias, 1 drivers
v000002f844beed50_0 .net "inexact_flag", 0 0, L_000002f844d64d40;  alias, 1 drivers
v000002f844befb10_0 .net "mantisa", 22 0, L_000002f844d62ae0;  alias, 1 drivers
v000002f844befbb0_0 .net "shifted", 33 0, L_000002f844d64660;  1 drivers
v000002f844befed0_0 .net "shifts", 7 0, L_000002f844d66000;  alias, 1 drivers
v000002f844beedf0_0 .net "sticky_bits", 0 0, L_000002f844d64c00;  alias, 1 drivers
L_000002f844d64a20 .concat [ 10 23 1 0], L_000002f844cbf198, L_000002f844d62ae0, L_000002f844cbf150;
L_000002f844d64660 .shift/r 34, L_000002f844d64a20, L_000002f844d66000;
L_000002f844d643e0 .part L_000002f844d64660, 10, 24;
L_000002f844d65420 .part L_000002f844d64660, 22, 1;
L_000002f844d64ac0 .part L_000002f844d64660, 0, 22;
L_000002f844d64c00 .reduce/or L_000002f844d64ac0;
L_000002f844d65a60 .part L_000002f844d64660, 0, 23;
L_000002f844d64d40 .reduce/or L_000002f844d65a60;
S_000002f844bfa100 .scope module, "mshift2" "right_shift_pf_sum" 5 252, 5 61 0, S_000002f844bf84e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000002f844bfb990 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_000002f844bfb9c8 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_000002f844bfba00 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v000002f844bf0010_0 .net "F", 23 0, L_000002f844d64e80;  alias, 1 drivers
L_000002f844cbf1e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002f844bf00b0_0 .net/2u *"_ivl_0", 0 0, L_000002f844cbf1e0;  1 drivers
v000002f844bf0150_0 .net *"_ivl_13", 21 0, L_000002f844d652e0;  1 drivers
v000002f844bf0290_0 .net *"_ivl_17", 22 0, L_000002f844d660a0;  1 drivers
L_000002f844cbf228 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000002f844bf0330_0 .net/2u *"_ivl_2", 9 0, L_000002f844cbf228;  1 drivers
v000002f844bf0510_0 .net "full_value", 33 0, L_000002f844d65100;  1 drivers
v000002f844bf05b0_0 .net "guard_bit", 0 0, L_000002f844d65b00;  alias, 1 drivers
v000002f844bf2a90_0 .net "inexact_flag", 0 0, L_000002f844d63940;  alias, 1 drivers
v000002f844bf1d70_0 .net "mantisa", 22 0, L_000002f844d63760;  alias, 1 drivers
v000002f844bf0dd0_0 .net "shifted", 33 0, L_000002f844d64de0;  1 drivers
v000002f844bf0f10_0 .net "shifts", 7 0, L_000002f844d65600;  alias, 1 drivers
v000002f844bf2810_0 .net "sticky_bits", 0 0, L_000002f844d65c40;  alias, 1 drivers
L_000002f844d65100 .concat [ 10 23 1 0], L_000002f844cbf228, L_000002f844d63760, L_000002f844cbf1e0;
L_000002f844d64de0 .shift/r 34, L_000002f844d65100, L_000002f844d65600;
L_000002f844d64e80 .part L_000002f844d64de0, 10, 24;
L_000002f844d65b00 .part L_000002f844d64de0, 22, 1;
L_000002f844d652e0 .part L_000002f844d64de0, 0, 22;
L_000002f844d65c40 .reduce/or L_000002f844d652e0;
L_000002f844d660a0 .part L_000002f844d64de0, 0, 23;
L_000002f844d63940 .reduce/or L_000002f844d660a0;
S_000002f844bf8fd0 .scope module, "rm" "RestaMantisa" 5 294, 5 130 0, S_000002f844bf84e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "S";
    .port_info 1 /INPUT 23 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
P_000002f844bfb6d0 .param/l "BS" 0 5 130, +C4<00000000000000000000000000011111>;
P_000002f844bfb708 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000111>;
P_000002f844bfb740 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000010110>;
L_000002f844dc7890 .functor AND 1, L_000002f844d71540, L_000002f844d701e0, C4<1>, C4<1>;
L_000002f844dc7f20 .functor AND 1, L_000002f844d648e0, L_000002f844d71ae0, C4<1>, C4<1>;
L_000002f844dc73c0 .functor OR 1, L_000002f844dc7890, L_000002f844dc7f20, C4<0>, C4<0>;
L_000002f844dc7430 .functor AND 1, L_000002f844d715e0, L_000002f844d71c20, C4<1>, C4<1>;
L_000002f844dc6f60 .functor OR 1, L_000002f844dc7430, L_000002f844d648e0, C4<0>, C4<0>;
L_000002f844dc83f0 .functor AND 1, L_000002f844d63ee0, L_000002f844d71860, C4<1>, C4<1>;
L_000002f844dc77b0 .functor OR 1, L_000002f844dc6f60, L_000002f844dc83f0, C4<0>, C4<0>;
L_000002f844dc8a10 .functor BUFZ 8, L_000002f844d73840, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002f844dc8ee0 .functor BUFZ 23, L_000002f844d705a0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
v000002f844c26250_0 .net "Debe", 23 0, L_000002f844d70f00;  1 drivers
v000002f844c24b30_0 .net "Debe_e", 23 0, L_000002f844d71680;  1 drivers
v000002f844c26390_0 .net "ExpAux", 7 0, L_000002f844d710e0;  1 drivers
v000002f844c26570_0 .net "ExpFinal", 7 0, L_000002f844d73840;  1 drivers
v000002f844c26610_0 .net "ExpIn", 7 0, L_000002f844d668c0;  alias, 1 drivers
v000002f844c267f0_0 .net "ExpOut", 7 0, L_000002f844dc8a10;  alias, 1 drivers
v000002f844c26a70_0 .net "ExpOutTemp", 7 0, L_000002f844d70320;  1 drivers
v000002f844c28550_0 .net "F", 22 0, L_000002f844dc8ee0;  alias, 1 drivers
v000002f844c284b0_0 .net "FFinal", 22 0, L_000002f844d705a0;  1 drivers
v000002f844c26ed0_0 .net "FTemp", 22 0, L_000002f844d71fe0;  1 drivers
v000002f844c28d70_0 .net "FToRound", 27 0, L_000002f844d703c0;  1 drivers
v000002f844c26c50_0 .net "F_aux", 22 0, L_000002f844d71b80;  1 drivers
v000002f844c280f0_0 .net "F_aux_e", 22 0, L_000002f844d70d20;  1 drivers
v000002f844c26d90_0 .net "F_to_use", 22 0, L_000002f844d72800;  1 drivers
v000002f844c282d0_0 .net "R", 22 0, L_000002f844d642a0;  alias, 1 drivers
v000002f844c26e30_0 .net "S", 22 0, L_000002f844d640c0;  alias, 1 drivers
L_000002f844cbf660 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844c27ab0_0 .net/2u *"_ivl_327", 0 0, L_000002f844cbf660;  1 drivers
L_000002f844cbf6a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844c28730_0 .net/2u *"_ivl_332", 0 0, L_000002f844cbf6a8;  1 drivers
v000002f844c27650_0 .net *"_ivl_339", 0 0, L_000002f844d71540;  1 drivers
v000002f844c27f10_0 .net *"_ivl_341", 0 0, L_000002f844d701e0;  1 drivers
v000002f844c27a10_0 .net *"_ivl_343", 0 0, L_000002f844dc7890;  1 drivers
v000002f844c26cf0_0 .net *"_ivl_345", 0 0, L_000002f844d71ae0;  1 drivers
v000002f844c27b50_0 .net *"_ivl_347", 0 0, L_000002f844dc7f20;  1 drivers
v000002f844c29090_0 .net *"_ivl_351", 0 0, L_000002f844d715e0;  1 drivers
v000002f844c27330_0 .net *"_ivl_353", 0 0, L_000002f844d71c20;  1 drivers
v000002f844c27fb0_0 .net *"_ivl_355", 0 0, L_000002f844dc7430;  1 drivers
v000002f844c28af0_0 .net *"_ivl_357", 0 0, L_000002f844dc6f60;  1 drivers
v000002f844c27bf0_0 .net *"_ivl_359", 0 0, L_000002f844d71860;  1 drivers
v000002f844c28f50_0 .net *"_ivl_361", 0 0, L_000002f844dc83f0;  1 drivers
v000002f844c27790_0 .net *"_ivl_367", 0 0, L_000002f844d72760;  1 drivers
v000002f844c27290_0 .net *"_ivl_372", 22 0, L_000002f844d72260;  1 drivers
L_000002f844cbf738 .functor BUFT 1, C4<00000000000000000000000000010111>, C4<0>, C4<0>, C4<0>;
v000002f844c27470_0 .net/2u *"_ivl_376", 31 0, L_000002f844cbf738;  1 drivers
v000002f844c27510_0 .net *"_ivl_378", 31 0, L_000002f844d72620;  1 drivers
L_000002f844cbf780 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844c285f0_0 .net *"_ivl_381", 23 0, L_000002f844cbf780;  1 drivers
v000002f844c275b0_0 .net *"_ivl_382", 31 0, L_000002f844d72080;  1 drivers
v000002f844c271f0_0 .net *"_ivl_387", 4 0, L_000002f844d721c0;  1 drivers
v000002f844c28690_0 .net "cond_F_shift", 0 0, L_000002f844dc77b0;  1 drivers
v000002f844c273d0_0 .net "cond_idx", 0 0, L_000002f844dc73c0;  1 drivers
v000002f844c276f0_0 .net "idx", 7 0, L_000002f844d70b40;  1 drivers
v000002f844c27830_0 .net "idx_e", 7 0, L_000002f844d72580;  1 drivers
v000002f844c27970_0 .net "idx_to_use", 7 0, L_000002f844d71e00;  1 drivers
v000002f844c26bb0_0 .net "is_mayus_exp", 0 0, L_000002f844d63ee0;  alias, 1 drivers
v000002f844c27c90_0 .net "is_same_exp", 0 0, L_000002f844d648e0;  alias, 1 drivers
v000002f844c28050_0 .net "lost_bits", 22 0, L_000002f844d72120;  1 drivers
L_000002f844d69b60 .part L_000002f844d640c0, 0, 1;
L_000002f844d6a6a0 .part L_000002f844d642a0, 0, 1;
L_000002f844d69a20 .part L_000002f844d70f00, 0, 1;
L_000002f844d6a380 .part L_000002f844d642a0, 0, 1;
L_000002f844d6a420 .part L_000002f844d640c0, 0, 1;
L_000002f844d6a560 .part L_000002f844d71680, 0, 1;
L_000002f844d6a740 .part L_000002f844d640c0, 1, 1;
L_000002f844d6ce00 .part L_000002f844d642a0, 1, 1;
L_000002f844d6bfa0 .part L_000002f844d70f00, 1, 1;
L_000002f844d6cc20 .part L_000002f844d642a0, 1, 1;
L_000002f844d6d300 .part L_000002f844d640c0, 1, 1;
L_000002f844d6c180 .part L_000002f844d71680, 1, 1;
L_000002f844d6c2c0 .part L_000002f844d640c0, 2, 1;
L_000002f844d6b780 .part L_000002f844d642a0, 2, 1;
L_000002f844d6cae0 .part L_000002f844d70f00, 2, 1;
L_000002f844d6d260 .part L_000002f844d642a0, 2, 1;
L_000002f844d6bb40 .part L_000002f844d640c0, 2, 1;
L_000002f844d6d580 .part L_000002f844d71680, 2, 1;
L_000002f844d6b8c0 .part L_000002f844d640c0, 3, 1;
L_000002f844d6cd60 .part L_000002f844d642a0, 3, 1;
L_000002f844d6c5e0 .part L_000002f844d70f00, 3, 1;
L_000002f844d6d120 .part L_000002f844d642a0, 3, 1;
L_000002f844d6c220 .part L_000002f844d640c0, 3, 1;
L_000002f844d6b640 .part L_000002f844d71680, 3, 1;
L_000002f844d6ba00 .part L_000002f844d640c0, 4, 1;
L_000002f844d6c9a0 .part L_000002f844d642a0, 4, 1;
L_000002f844d6c040 .part L_000002f844d70f00, 4, 1;
L_000002f844d6c720 .part L_000002f844d642a0, 4, 1;
L_000002f844d6c680 .part L_000002f844d640c0, 4, 1;
L_000002f844d6c7c0 .part L_000002f844d71680, 4, 1;
L_000002f844d6bf00 .part L_000002f844d640c0, 5, 1;
L_000002f844d6b1e0 .part L_000002f844d642a0, 5, 1;
L_000002f844d6b460 .part L_000002f844d70f00, 5, 1;
L_000002f844d6cea0 .part L_000002f844d642a0, 5, 1;
L_000002f844d6c0e0 .part L_000002f844d640c0, 5, 1;
L_000002f844d6b820 .part L_000002f844d71680, 5, 1;
L_000002f844d6baa0 .part L_000002f844d640c0, 6, 1;
L_000002f844d6d3a0 .part L_000002f844d642a0, 6, 1;
L_000002f844d6cf40 .part L_000002f844d70f00, 6, 1;
L_000002f844d6c860 .part L_000002f844d642a0, 6, 1;
L_000002f844d6c900 .part L_000002f844d640c0, 6, 1;
L_000002f844d6c540 .part L_000002f844d71680, 6, 1;
L_000002f844d6cfe0 .part L_000002f844d640c0, 7, 1;
L_000002f844d6d080 .part L_000002f844d642a0, 7, 1;
L_000002f844d6ca40 .part L_000002f844d70f00, 7, 1;
L_000002f844d6c360 .part L_000002f844d642a0, 7, 1;
L_000002f844d6b960 .part L_000002f844d640c0, 7, 1;
L_000002f844d6c400 .part L_000002f844d71680, 7, 1;
L_000002f844d6b280 .part L_000002f844d640c0, 8, 1;
L_000002f844d6cb80 .part L_000002f844d642a0, 8, 1;
L_000002f844d6d800 .part L_000002f844d70f00, 8, 1;
L_000002f844d6c4a0 .part L_000002f844d642a0, 8, 1;
L_000002f844d6ccc0 .part L_000002f844d640c0, 8, 1;
L_000002f844d6d1c0 .part L_000002f844d71680, 8, 1;
L_000002f844d6bbe0 .part L_000002f844d640c0, 9, 1;
L_000002f844d6d440 .part L_000002f844d642a0, 9, 1;
L_000002f844d6bc80 .part L_000002f844d70f00, 9, 1;
L_000002f844d6d4e0 .part L_000002f844d642a0, 9, 1;
L_000002f844d6d620 .part L_000002f844d640c0, 9, 1;
L_000002f844d6d6c0 .part L_000002f844d71680, 9, 1;
L_000002f844d6d760 .part L_000002f844d640c0, 10, 1;
L_000002f844d6d8a0 .part L_000002f844d642a0, 10, 1;
L_000002f844d6b140 .part L_000002f844d70f00, 10, 1;
L_000002f844d6bdc0 .part L_000002f844d642a0, 10, 1;
L_000002f844d6b320 .part L_000002f844d640c0, 10, 1;
L_000002f844d6b3c0 .part L_000002f844d71680, 10, 1;
L_000002f844d6b500 .part L_000002f844d640c0, 11, 1;
L_000002f844d6bd20 .part L_000002f844d642a0, 11, 1;
L_000002f844d6b5a0 .part L_000002f844d70f00, 11, 1;
L_000002f844d6b6e0 .part L_000002f844d642a0, 11, 1;
L_000002f844d6be60 .part L_000002f844d640c0, 11, 1;
L_000002f844d6f560 .part L_000002f844d71680, 11, 1;
L_000002f844d6fa60 .part L_000002f844d640c0, 12, 1;
L_000002f844d6e8e0 .part L_000002f844d642a0, 12, 1;
L_000002f844d6da80 .part L_000002f844d70f00, 12, 1;
L_000002f844d6ea20 .part L_000002f844d642a0, 12, 1;
L_000002f844d6ed40 .part L_000002f844d640c0, 12, 1;
L_000002f844d6dda0 .part L_000002f844d71680, 12, 1;
L_000002f844d6ede0 .part L_000002f844d640c0, 13, 1;
L_000002f844d6f240 .part L_000002f844d642a0, 13, 1;
L_000002f844d6ff60 .part L_000002f844d70f00, 13, 1;
L_000002f844d6f420 .part L_000002f844d642a0, 13, 1;
L_000002f844d6fec0 .part L_000002f844d640c0, 13, 1;
L_000002f844d6de40 .part L_000002f844d71680, 13, 1;
L_000002f844d6f380 .part L_000002f844d640c0, 14, 1;
L_000002f844d6e3e0 .part L_000002f844d642a0, 14, 1;
L_000002f844d6f1a0 .part L_000002f844d70f00, 14, 1;
L_000002f844d6e480 .part L_000002f844d642a0, 14, 1;
L_000002f844d6f600 .part L_000002f844d640c0, 14, 1;
L_000002f844d6dee0 .part L_000002f844d71680, 14, 1;
L_000002f844d6db20 .part L_000002f844d640c0, 15, 1;
L_000002f844d6e700 .part L_000002f844d642a0, 15, 1;
L_000002f844d6e980 .part L_000002f844d70f00, 15, 1;
L_000002f844d6eac0 .part L_000002f844d642a0, 15, 1;
L_000002f844d6e660 .part L_000002f844d640c0, 15, 1;
L_000002f844d70000 .part L_000002f844d71680, 15, 1;
L_000002f844d6fce0 .part L_000002f844d640c0, 16, 1;
L_000002f844d6fb00 .part L_000002f844d642a0, 16, 1;
L_000002f844d6eb60 .part L_000002f844d70f00, 16, 1;
L_000002f844d6f920 .part L_000002f844d642a0, 16, 1;
L_000002f844d6f4c0 .part L_000002f844d640c0, 16, 1;
L_000002f844d700a0 .part L_000002f844d71680, 16, 1;
L_000002f844d6f6a0 .part L_000002f844d640c0, 17, 1;
L_000002f844d6e200 .part L_000002f844d642a0, 17, 1;
L_000002f844d6f2e0 .part L_000002f844d70f00, 17, 1;
L_000002f844d6e160 .part L_000002f844d642a0, 17, 1;
L_000002f844d6ef20 .part L_000002f844d640c0, 17, 1;
L_000002f844d6ee80 .part L_000002f844d71680, 17, 1;
L_000002f844d6df80 .part L_000002f844d640c0, 18, 1;
L_000002f844d6dbc0 .part L_000002f844d642a0, 18, 1;
L_000002f844d6f740 .part L_000002f844d70f00, 18, 1;
L_000002f844d6e520 .part L_000002f844d642a0, 18, 1;
L_000002f844d6e5c0 .part L_000002f844d640c0, 18, 1;
L_000002f844d6f100 .part L_000002f844d71680, 18, 1;
L_000002f844d6d940 .part L_000002f844d640c0, 19, 1;
L_000002f844d6f9c0 .part L_000002f844d642a0, 19, 1;
L_000002f844d6e7a0 .part L_000002f844d70f00, 19, 1;
L_000002f844d6fba0 .part L_000002f844d642a0, 19, 1;
L_000002f844d6efc0 .part L_000002f844d640c0, 19, 1;
L_000002f844d6ec00 .part L_000002f844d71680, 19, 1;
L_000002f844d6eca0 .part L_000002f844d640c0, 20, 1;
L_000002f844d6e2a0 .part L_000002f844d642a0, 20, 1;
L_000002f844d6dc60 .part L_000002f844d70f00, 20, 1;
L_000002f844d6f7e0 .part L_000002f844d642a0, 20, 1;
L_000002f844d6f060 .part L_000002f844d640c0, 20, 1;
L_000002f844d6f880 .part L_000002f844d71680, 20, 1;
L_000002f844d6e020 .part L_000002f844d640c0, 21, 1;
L_000002f844d6fc40 .part L_000002f844d642a0, 21, 1;
L_000002f844d6dd00 .part L_000002f844d70f00, 21, 1;
L_000002f844d6fd80 .part L_000002f844d642a0, 21, 1;
L_000002f844d6e840 .part L_000002f844d640c0, 21, 1;
L_000002f844d6fe20 .part L_000002f844d71680, 21, 1;
L_000002f844d6d9e0 .part L_000002f844d640c0, 22, 1;
L_000002f844d6e0c0 .part L_000002f844d642a0, 22, 1;
L_000002f844d6e340 .part L_000002f844d70f00, 22, 1;
LS_000002f844d71b80_0_0 .concat8 [ 1 1 1 1], L_000002f844d8a510, L_000002f844d8ae40, L_000002f844d8a890, L_000002f844d8cff0;
LS_000002f844d71b80_0_4 .concat8 [ 1 1 1 1], L_000002f844d8c8f0, L_000002f844d8cb20, L_000002f844d8e560, L_000002f844d8e950;
LS_000002f844d71b80_0_8 .concat8 [ 1 1 1 1], L_000002f844d8e3a0, L_000002f844d8e410, L_000002f844d7fa70, L_000002f844d7f6f0;
LS_000002f844d71b80_0_12 .concat8 [ 1 1 1 1], L_000002f844d80b10, L_000002f844d80560, L_000002f844d81d00, L_000002f844d80fe0;
LS_000002f844d71b80_0_16 .concat8 [ 1 1 1 1], L_000002f844d81e50, L_000002f844dc66a0, L_000002f844dc60f0, L_000002f844dc5670;
LS_000002f844d71b80_0_20 .concat8 [ 1 1 1 0], L_000002f844dc5c20, L_000002f844dc81c0, L_000002f844dc72e0;
LS_000002f844d71b80_1_0 .concat8 [ 4 4 4 4], LS_000002f844d71b80_0_0, LS_000002f844d71b80_0_4, LS_000002f844d71b80_0_8, LS_000002f844d71b80_0_12;
LS_000002f844d71b80_1_4 .concat8 [ 4 3 0 0], LS_000002f844d71b80_0_16, LS_000002f844d71b80_0_20;
L_000002f844d71b80 .concat8 [ 16 7 0 0], LS_000002f844d71b80_1_0, LS_000002f844d71b80_1_4;
L_000002f844d714a0 .part L_000002f844d642a0, 22, 1;
L_000002f844d71040 .part L_000002f844d640c0, 22, 1;
L_000002f844d71d60 .part L_000002f844d71680, 22, 1;
LS_000002f844d70d20_0_0 .concat8 [ 1 1 1 1], L_000002f844d8b310, L_000002f844d89d30, L_000002f844d8bd20, L_000002f844d8be00;
LS_000002f844d70d20_0_4 .concat8 [ 1 1 1 1], L_000002f844d8c0a0, L_000002f844d8cd50, L_000002f844d8e870, L_000002f844d8ded0;
LS_000002f844d70d20_0_8 .concat8 [ 1 1 1 1], L_000002f844d8ebf0, L_000002f844d8edb0, L_000002f844d7ff40, L_000002f844d7fd80;
LS_000002f844d70d20_0_12 .concat8 [ 1 1 1 1], L_000002f844d7f7d0, L_000002f844d81de0, L_000002f844d81ad0, L_000002f844d81440;
LS_000002f844d70d20_0_16 .concat8 [ 1 1 1 1], L_000002f844d81600, L_000002f844dc5360, L_000002f844dc6400, L_000002f844dc6780;
LS_000002f844d70d20_0_20 .concat8 [ 1 1 1 0], L_000002f844dc5f30, L_000002f844dc7eb0, L_000002f844dc6cc0;
LS_000002f844d70d20_1_0 .concat8 [ 4 4 4 4], LS_000002f844d70d20_0_0, LS_000002f844d70d20_0_4, LS_000002f844d70d20_0_8, LS_000002f844d70d20_0_12;
LS_000002f844d70d20_1_4 .concat8 [ 4 3 0 0], LS_000002f844d70d20_0_16, LS_000002f844d70d20_0_20;
L_000002f844d70d20 .concat8 [ 16 7 0 0], LS_000002f844d70d20_1_0, LS_000002f844d70d20_1_4;
LS_000002f844d70f00_0_0 .concat8 [ 1 1 1 1], L_000002f844cbf660, L_000002f844d89b70, L_000002f844d8a660, L_000002f844d8a0b0;
LS_000002f844d70f00_0_4 .concat8 [ 1 1 1 1], L_000002f844d8cf80, L_000002f844d8bc40, L_000002f844d8c9d0, L_000002f844d8c030;
LS_000002f844d70f00_0_8 .concat8 [ 1 1 1 1], L_000002f844d8d840, L_000002f844d8dd10, L_000002f844d8e6b0, L_000002f844d808e0;
LS_000002f844d70f00_0_12 .concat8 [ 1 1 1 1], L_000002f844d80020, L_000002f844d80100, L_000002f844d804f0, L_000002f844d81a60;
LS_000002f844d70f00_0_16 .concat8 [ 1 1 1 1], L_000002f844d81980, L_000002f844d82710, L_000002f844d81750, L_000002f844dc5050;
LS_000002f844d70f00_0_20 .concat8 [ 1 1 1 1], L_000002f844dc6320, L_000002f844dc56e0, L_000002f844dc8540, L_000002f844dc7190;
LS_000002f844d70f00_1_0 .concat8 [ 4 4 4 4], LS_000002f844d70f00_0_0, LS_000002f844d70f00_0_4, LS_000002f844d70f00_0_8, LS_000002f844d70f00_0_12;
LS_000002f844d70f00_1_4 .concat8 [ 4 4 0 0], LS_000002f844d70f00_0_16, LS_000002f844d70f00_0_20;
L_000002f844d70f00 .concat8 [ 16 8 0 0], LS_000002f844d70f00_1_0, LS_000002f844d70f00_1_4;
LS_000002f844d71680_0_0 .concat8 [ 1 1 1 1], L_000002f844cbf6a8, L_000002f844d8a580, L_000002f844d89b00, L_000002f844d8c7a0;
LS_000002f844d71680_0_4 .concat8 [ 1 1 1 1], L_000002f844d8c2d0, L_000002f844d8c500, L_000002f844d8b850, L_000002f844d8d1b0;
LS_000002f844d71680_0_8 .concat8 [ 1 1 1 1], L_000002f844d8d4c0, L_000002f844d8d370, L_000002f844d8e1e0, L_000002f844d7fc30;
LS_000002f844d71680_0_12 .concat8 [ 1 1 1 1], L_000002f844d802c0, L_000002f844d7f450, L_000002f844d80950, L_000002f844d80e20;
LS_000002f844d71680_0_16 .concat8 [ 1 1 1 1], L_000002f844d82400, L_000002f844d81f30, L_000002f844dc6940, L_000002f844dc6a90;
LS_000002f844d71680_0_20 .concat8 [ 1 1 1 1], L_000002f844dc5280, L_000002f844dc5ec0, L_000002f844dc7200, L_000002f844dc7660;
LS_000002f844d71680_1_0 .concat8 [ 4 4 4 4], LS_000002f844d71680_0_0, LS_000002f844d71680_0_4, LS_000002f844d71680_0_8, LS_000002f844d71680_0_12;
LS_000002f844d71680_1_4 .concat8 [ 4 4 0 0], LS_000002f844d71680_0_16, LS_000002f844d71680_0_20;
L_000002f844d71680 .concat8 [ 16 8 0 0], LS_000002f844d71680_1_0, LS_000002f844d71680_1_4;
L_000002f844d70b40 .ufunc/vec4 TD_tb_alu_div_32.DUT.U_SUB.rm.first_one_9bits, 8, L_000002f844d71b80 (v000002f844bf24f0_0) S_000002f844bf8030;
L_000002f844d72580 .ufunc/vec4 TD_tb_alu_div_32.DUT.U_SUB.rm.first_one_9bits, 8, L_000002f844d70d20 (v000002f844bf24f0_0) S_000002f844bf8030;
L_000002f844d71540 .reduce/nor L_000002f844d63ee0;
L_000002f844d701e0 .reduce/nor L_000002f844d648e0;
L_000002f844d71ae0 .part L_000002f844d70f00, 23, 1;
L_000002f844d715e0 .reduce/nor L_000002f844d63ee0;
L_000002f844d71c20 .part L_000002f844d71680, 23, 1;
L_000002f844d71860 .part L_000002f844d70f00, 23, 1;
L_000002f844d71e00 .functor MUXZ 8, L_000002f844d70b40, L_000002f844d72580, L_000002f844dc73c0, C4<>;
L_000002f844d72760 .reduce/nor L_000002f844d63ee0;
L_000002f844d72800 .functor MUXZ 23, L_000002f844d71b80, L_000002f844d70d20, L_000002f844d72760, C4<>;
L_000002f844d70320 .functor MUXZ 8, L_000002f844d668c0, L_000002f844d710e0, L_000002f844dc77b0, C4<>;
L_000002f844d72260 .shift/l 23, L_000002f844d72800, L_000002f844d71e00;
L_000002f844d71fe0 .functor MUXZ 23, L_000002f844d72800, L_000002f844d72260, L_000002f844dc77b0, C4<>;
L_000002f844d72620 .concat [ 8 24 0 0], L_000002f844d71e00, L_000002f844cbf780;
L_000002f844d72080 .arith/sub 32, L_000002f844cbf738, L_000002f844d72620;
L_000002f844d72120 .shift/r 23, L_000002f844d72800, L_000002f844d72080;
L_000002f844d721c0 .part L_000002f844d72120, 0, 5;
L_000002f844d703c0 .concat [ 5 23 0 0], L_000002f844d721c0, L_000002f844d71fe0;
L_000002f844d72f80 .part L_000002f844d703c0, 0, 15;
S_000002f844bf8030 .scope function.vec4.s8, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_000002f844bf8fd0;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_000002f844bf8030
v000002f844bf1c30_0 .var "found", 0 0;
v000002f844bf19b0_0 .var/i "idx", 31 0;
v000002f844bf24f0_0 .var "val", 22 0;
TD_tb_alu_div_32.DUT.U_SUB.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844bf1c30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 22, 0, 32;
    %store/vec4 v000002f844bf19b0_0, 0, 32;
T_3.12 ;
    %load/vec4 v000002f844bf19b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.13, 5;
    %load/vec4 v000002f844bf24f0_0;
    %load/vec4 v000002f844bf19b0_0;
    %part/s 1;
    %load/vec4 v000002f844bf1c30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v000002f844bf19b0_0;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844bf1c30_0, 0, 1;
T_3.14 ;
    %load/vec4 v000002f844bf19b0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002f844bf19b0_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %end;
S_000002f844bfaa60 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a45e70 .param/l "i" 0 5 168, +C4<00>;
S_000002f844bf73b0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bfaa60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d8a5f0 .functor NOT 1, L_000002f844d69b60, C4<0>, C4<0>, C4<0>;
L_000002f844d8ad60 .functor AND 1, L_000002f844d8a5f0, L_000002f844d6a6a0, C4<1>, C4<1>;
L_000002f844d8a3c0 .functor NOT 1, L_000002f844d69b60, C4<0>, C4<0>, C4<0>;
L_000002f844d89ef0 .functor AND 1, L_000002f844d8a3c0, L_000002f844d69a20, C4<1>, C4<1>;
L_000002f844d8a040 .functor OR 1, L_000002f844d8ad60, L_000002f844d89ef0, C4<0>, C4<0>;
L_000002f844d8b4d0 .functor AND 1, L_000002f844d6a6a0, L_000002f844d69a20, C4<1>, C4<1>;
L_000002f844d89b70 .functor OR 1, L_000002f844d8a040, L_000002f844d8b4d0, C4<0>, C4<0>;
L_000002f844d8a270 .functor XOR 1, L_000002f844d69b60, L_000002f844d6a6a0, C4<0>, C4<0>;
L_000002f844d8a510 .functor XOR 1, L_000002f844d8a270, L_000002f844d69a20, C4<0>, C4<0>;
v000002f844bf29f0_0 .net "Debe", 0 0, L_000002f844d89b70;  1 drivers
v000002f844bf28b0_0 .net "Din", 0 0, L_000002f844d69a20;  1 drivers
v000002f844bf2310_0 .net "Dout", 0 0, L_000002f844d8a510;  1 drivers
v000002f844bf10f0_0 .net "Ri", 0 0, L_000002f844d6a6a0;  1 drivers
v000002f844bf2630_0 .net "Si", 0 0, L_000002f844d69b60;  1 drivers
v000002f844bf2090_0 .net *"_ivl_0", 0 0, L_000002f844d8a5f0;  1 drivers
v000002f844bf1eb0_0 .net *"_ivl_10", 0 0, L_000002f844d8b4d0;  1 drivers
v000002f844bf12d0_0 .net *"_ivl_14", 0 0, L_000002f844d8a270;  1 drivers
v000002f844bf1230_0 .net *"_ivl_2", 0 0, L_000002f844d8ad60;  1 drivers
v000002f844bf2950_0 .net *"_ivl_4", 0 0, L_000002f844d8a3c0;  1 drivers
v000002f844bf1af0_0 .net *"_ivl_6", 0 0, L_000002f844d89ef0;  1 drivers
v000002f844bf26d0_0 .net *"_ivl_8", 0 0, L_000002f844d8a040;  1 drivers
S_000002f844bfabf0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bfaa60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d8add0 .functor NOT 1, L_000002f844d6a380, C4<0>, C4<0>, C4<0>;
L_000002f844d8b0e0 .functor AND 1, L_000002f844d8add0, L_000002f844d6a420, C4<1>, C4<1>;
L_000002f844d8a2e0 .functor NOT 1, L_000002f844d6a380, C4<0>, C4<0>, C4<0>;
L_000002f844d89f60 .functor AND 1, L_000002f844d8a2e0, L_000002f844d6a560, C4<1>, C4<1>;
L_000002f844d8a7b0 .functor OR 1, L_000002f844d8b0e0, L_000002f844d89f60, C4<0>, C4<0>;
L_000002f844d89940 .functor AND 1, L_000002f844d6a420, L_000002f844d6a560, C4<1>, C4<1>;
L_000002f844d8a580 .functor OR 1, L_000002f844d8a7b0, L_000002f844d89940, C4<0>, C4<0>;
L_000002f844d8b2a0 .functor XOR 1, L_000002f844d6a380, L_000002f844d6a420, C4<0>, C4<0>;
L_000002f844d8b310 .functor XOR 1, L_000002f844d8b2a0, L_000002f844d6a560, C4<0>, C4<0>;
v000002f844bf2130_0 .net "Debe", 0 0, L_000002f844d8a580;  1 drivers
v000002f844bf2b30_0 .net "Din", 0 0, L_000002f844d6a560;  1 drivers
v000002f844bf1410_0 .net "Dout", 0 0, L_000002f844d8b310;  1 drivers
v000002f844bf0e70_0 .net "Ri", 0 0, L_000002f844d6a420;  1 drivers
v000002f844bf2bd0_0 .net "Si", 0 0, L_000002f844d6a380;  1 drivers
v000002f844bf2c70_0 .net *"_ivl_0", 0 0, L_000002f844d8add0;  1 drivers
v000002f844bf21d0_0 .net *"_ivl_10", 0 0, L_000002f844d89940;  1 drivers
v000002f844bf2d10_0 .net *"_ivl_14", 0 0, L_000002f844d8b2a0;  1 drivers
v000002f844bf1cd0_0 .net *"_ivl_2", 0 0, L_000002f844d8b0e0;  1 drivers
v000002f844bf1a50_0 .net *"_ivl_4", 0 0, L_000002f844d8a2e0;  1 drivers
v000002f844bf0fb0_0 .net *"_ivl_6", 0 0, L_000002f844d89f60;  1 drivers
v000002f844bf08d0_0 .net *"_ivl_8", 0 0, L_000002f844d8a7b0;  1 drivers
S_000002f844bf7220 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a45ef0 .param/l "i" 0 5 168, +C4<01>;
S_000002f844bfa8d0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bf7220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d8af20 .functor NOT 1, L_000002f844d6a740, C4<0>, C4<0>, C4<0>;
L_000002f844d899b0 .functor AND 1, L_000002f844d8af20, L_000002f844d6ce00, C4<1>, C4<1>;
L_000002f844d8aa50 .functor NOT 1, L_000002f844d6a740, C4<0>, C4<0>, C4<0>;
L_000002f844d8ac10 .functor AND 1, L_000002f844d8aa50, L_000002f844d6bfa0, C4<1>, C4<1>;
L_000002f844d8b150 .functor OR 1, L_000002f844d899b0, L_000002f844d8ac10, C4<0>, C4<0>;
L_000002f844d89a20 .functor AND 1, L_000002f844d6ce00, L_000002f844d6bfa0, C4<1>, C4<1>;
L_000002f844d8a660 .functor OR 1, L_000002f844d8b150, L_000002f844d89a20, C4<0>, C4<0>;
L_000002f844d89a90 .functor XOR 1, L_000002f844d6a740, L_000002f844d6ce00, C4<0>, C4<0>;
L_000002f844d8ae40 .functor XOR 1, L_000002f844d89a90, L_000002f844d6bfa0, C4<0>, C4<0>;
v000002f844bf1e10_0 .net "Debe", 0 0, L_000002f844d8a660;  1 drivers
v000002f844bf2590_0 .net "Din", 0 0, L_000002f844d6bfa0;  1 drivers
v000002f844bf1f50_0 .net "Dout", 0 0, L_000002f844d8ae40;  1 drivers
v000002f844bf2db0_0 .net "Ri", 0 0, L_000002f844d6ce00;  1 drivers
v000002f844bf2e50_0 .net "Si", 0 0, L_000002f844d6a740;  1 drivers
v000002f844bf1b90_0 .net *"_ivl_0", 0 0, L_000002f844d8af20;  1 drivers
v000002f844bf17d0_0 .net *"_ivl_10", 0 0, L_000002f844d89a20;  1 drivers
v000002f844bf2770_0 .net *"_ivl_14", 0 0, L_000002f844d89a90;  1 drivers
v000002f844bf14b0_0 .net *"_ivl_2", 0 0, L_000002f844d899b0;  1 drivers
v000002f844bf1870_0 .net *"_ivl_4", 0 0, L_000002f844d8aa50;  1 drivers
v000002f844bf1050_0 .net *"_ivl_6", 0 0, L_000002f844d8ac10;  1 drivers
v000002f844bf2f90_0 .net *"_ivl_8", 0 0, L_000002f844d8b150;  1 drivers
S_000002f844bfa290 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bf7220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d8b070 .functor NOT 1, L_000002f844d6cc20, C4<0>, C4<0>, C4<0>;
L_000002f844d8a350 .functor AND 1, L_000002f844d8b070, L_000002f844d6d300, C4<1>, C4<1>;
L_000002f844d8aeb0 .functor NOT 1, L_000002f844d6cc20, C4<0>, C4<0>, C4<0>;
L_000002f844d8af90 .functor AND 1, L_000002f844d8aeb0, L_000002f844d6c180, C4<1>, C4<1>;
L_000002f844d8a430 .functor OR 1, L_000002f844d8a350, L_000002f844d8af90, C4<0>, C4<0>;
L_000002f844d8a6d0 .functor AND 1, L_000002f844d6d300, L_000002f844d6c180, C4<1>, C4<1>;
L_000002f844d89b00 .functor OR 1, L_000002f844d8a430, L_000002f844d8a6d0, C4<0>, C4<0>;
L_000002f844d8aba0 .functor XOR 1, L_000002f844d6cc20, L_000002f844d6d300, C4<0>, C4<0>;
L_000002f844d89d30 .functor XOR 1, L_000002f844d8aba0, L_000002f844d6c180, C4<0>, C4<0>;
v000002f844bf2450_0 .net "Debe", 0 0, L_000002f844d89b00;  1 drivers
v000002f844bf1910_0 .net "Din", 0 0, L_000002f844d6c180;  1 drivers
v000002f844bf0a10_0 .net "Dout", 0 0, L_000002f844d89d30;  1 drivers
v000002f844bf2ef0_0 .net "Ri", 0 0, L_000002f844d6d300;  1 drivers
v000002f844bf0d30_0 .net "Si", 0 0, L_000002f844d6cc20;  1 drivers
v000002f844bf1370_0 .net *"_ivl_0", 0 0, L_000002f844d8b070;  1 drivers
v000002f844bf3030_0 .net *"_ivl_10", 0 0, L_000002f844d8a6d0;  1 drivers
v000002f844bf1190_0 .net *"_ivl_14", 0 0, L_000002f844d8aba0;  1 drivers
v000002f844bf1550_0 .net *"_ivl_2", 0 0, L_000002f844d8a350;  1 drivers
v000002f844bf1ff0_0 .net *"_ivl_4", 0 0, L_000002f844d8aeb0;  1 drivers
v000002f844bf0970_0 .net *"_ivl_6", 0 0, L_000002f844d8af90;  1 drivers
v000002f844bf0b50_0 .net *"_ivl_8", 0 0, L_000002f844d8a430;  1 drivers
S_000002f844bf7090 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a45ff0 .param/l "i" 0 5 168, +C4<010>;
S_000002f844bf8e40 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bf7090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d8a740 .functor NOT 1, L_000002f844d6c2c0, C4<0>, C4<0>, C4<0>;
L_000002f844d8a4a0 .functor AND 1, L_000002f844d8a740, L_000002f844d6b780, C4<1>, C4<1>;
L_000002f844d8a820 .functor NOT 1, L_000002f844d6c2c0, C4<0>, C4<0>, C4<0>;
L_000002f844d89fd0 .functor AND 1, L_000002f844d8a820, L_000002f844d6cae0, C4<1>, C4<1>;
L_000002f844d8aac0 .functor OR 1, L_000002f844d8a4a0, L_000002f844d89fd0, C4<0>, C4<0>;
L_000002f844d8a120 .functor AND 1, L_000002f844d6b780, L_000002f844d6cae0, C4<1>, C4<1>;
L_000002f844d8a0b0 .functor OR 1, L_000002f844d8aac0, L_000002f844d8a120, C4<0>, C4<0>;
L_000002f844d89be0 .functor XOR 1, L_000002f844d6c2c0, L_000002f844d6b780, C4<0>, C4<0>;
L_000002f844d8a890 .functor XOR 1, L_000002f844d89be0, L_000002f844d6cae0, C4<0>, C4<0>;
v000002f844bf0bf0_0 .net "Debe", 0 0, L_000002f844d8a0b0;  1 drivers
v000002f844bf15f0_0 .net "Din", 0 0, L_000002f844d6cae0;  1 drivers
v000002f844bf2270_0 .net "Dout", 0 0, L_000002f844d8a890;  1 drivers
v000002f844bf1690_0 .net "Ri", 0 0, L_000002f844d6b780;  1 drivers
v000002f844bf1730_0 .net "Si", 0 0, L_000002f844d6c2c0;  1 drivers
v000002f844bf0c90_0 .net *"_ivl_0", 0 0, L_000002f844d8a740;  1 drivers
v000002f844bf23b0_0 .net *"_ivl_10", 0 0, L_000002f844d8a120;  1 drivers
v000002f844bf3170_0 .net *"_ivl_14", 0 0, L_000002f844d89be0;  1 drivers
v000002f844bf3e90_0 .net *"_ivl_2", 0 0, L_000002f844d8a4a0;  1 drivers
v000002f844bf3710_0 .net *"_ivl_4", 0 0, L_000002f844d8a820;  1 drivers
v000002f844bf47f0_0 .net *"_ivl_6", 0 0, L_000002f844d89fd0;  1 drivers
v000002f844bf4390_0 .net *"_ivl_8", 0 0, L_000002f844d8aac0;  1 drivers
S_000002f844bf8800 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bf7090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d89c50 .functor NOT 1, L_000002f844d6d260, C4<0>, C4<0>, C4<0>;
L_000002f844d8a190 .functor AND 1, L_000002f844d89c50, L_000002f844d6bb40, C4<1>, C4<1>;
L_000002f844d8a900 .functor NOT 1, L_000002f844d6d260, C4<0>, C4<0>, C4<0>;
L_000002f844d8a200 .functor AND 1, L_000002f844d8a900, L_000002f844d6d580, C4<1>, C4<1>;
L_000002f844d8b000 .functor OR 1, L_000002f844d8a190, L_000002f844d8a200, C4<0>, C4<0>;
L_000002f844d8ab30 .functor AND 1, L_000002f844d6bb40, L_000002f844d6d580, C4<1>, C4<1>;
L_000002f844d8c7a0 .functor OR 1, L_000002f844d8b000, L_000002f844d8ab30, C4<0>, C4<0>;
L_000002f844d8cdc0 .functor XOR 1, L_000002f844d6d260, L_000002f844d6bb40, C4<0>, C4<0>;
L_000002f844d8bd20 .functor XOR 1, L_000002f844d8cdc0, L_000002f844d6d580, C4<0>, C4<0>;
v000002f844bf3df0_0 .net "Debe", 0 0, L_000002f844d8c7a0;  1 drivers
v000002f844bf38f0_0 .net "Din", 0 0, L_000002f844d6d580;  1 drivers
v000002f844bf3c10_0 .net "Dout", 0 0, L_000002f844d8bd20;  1 drivers
v000002f844bf32b0_0 .net "Ri", 0 0, L_000002f844d6bb40;  1 drivers
v000002f844bf3d50_0 .net "Si", 0 0, L_000002f844d6d260;  1 drivers
v000002f844bf3350_0 .net *"_ivl_0", 0 0, L_000002f844d89c50;  1 drivers
v000002f844bf3fd0_0 .net *"_ivl_10", 0 0, L_000002f844d8ab30;  1 drivers
v000002f844bf41b0_0 .net *"_ivl_14", 0 0, L_000002f844d8cdc0;  1 drivers
v000002f844bf3210_0 .net *"_ivl_2", 0 0, L_000002f844d8a190;  1 drivers
v000002f844bf3990_0 .net *"_ivl_4", 0 0, L_000002f844d8a900;  1 drivers
v000002f844bf4750_0 .net *"_ivl_6", 0 0, L_000002f844d8a200;  1 drivers
v000002f844bf42f0_0 .net *"_ivl_8", 0 0, L_000002f844d8b000;  1 drivers
S_000002f844bf8670 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a460b0 .param/l "i" 0 5 168, +C4<011>;
S_000002f844bf8990 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bf8670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d8c110 .functor NOT 1, L_000002f844d6b8c0, C4<0>, C4<0>, C4<0>;
L_000002f844d8c180 .functor AND 1, L_000002f844d8c110, L_000002f844d6cd60, C4<1>, C4<1>;
L_000002f844d8c730 .functor NOT 1, L_000002f844d6b8c0, C4<0>, C4<0>, C4<0>;
L_000002f844d8c260 .functor AND 1, L_000002f844d8c730, L_000002f844d6c5e0, C4<1>, C4<1>;
L_000002f844d8c650 .functor OR 1, L_000002f844d8c180, L_000002f844d8c260, C4<0>, C4<0>;
L_000002f844d8ce30 .functor AND 1, L_000002f844d6cd60, L_000002f844d6c5e0, C4<1>, C4<1>;
L_000002f844d8cf80 .functor OR 1, L_000002f844d8c650, L_000002f844d8ce30, C4<0>, C4<0>;
L_000002f844d8c570 .functor XOR 1, L_000002f844d6b8c0, L_000002f844d6cd60, C4<0>, C4<0>;
L_000002f844d8cff0 .functor XOR 1, L_000002f844d8c570, L_000002f844d6c5e0, C4<0>, C4<0>;
v000002f844bf4250_0 .net "Debe", 0 0, L_000002f844d8cf80;  1 drivers
v000002f844bf3ad0_0 .net "Din", 0 0, L_000002f844d6c5e0;  1 drivers
v000002f844bf4ed0_0 .net "Dout", 0 0, L_000002f844d8cff0;  1 drivers
v000002f844bf3b70_0 .net "Ri", 0 0, L_000002f844d6cd60;  1 drivers
v000002f844bf4430_0 .net "Si", 0 0, L_000002f844d6b8c0;  1 drivers
v000002f844bf4b10_0 .net *"_ivl_0", 0 0, L_000002f844d8c110;  1 drivers
v000002f844bf3a30_0 .net *"_ivl_10", 0 0, L_000002f844d8ce30;  1 drivers
v000002f844bf3490_0 .net *"_ivl_14", 0 0, L_000002f844d8c570;  1 drivers
v000002f844bf35d0_0 .net *"_ivl_2", 0 0, L_000002f844d8c180;  1 drivers
v000002f844bf44d0_0 .net *"_ivl_4", 0 0, L_000002f844d8c730;  1 drivers
v000002f844bf4f70_0 .net *"_ivl_6", 0 0, L_000002f844d8c260;  1 drivers
v000002f844bf4890_0 .net *"_ivl_8", 0 0, L_000002f844d8c650;  1 drivers
S_000002f844bfa420 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bf8670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d8d060 .functor NOT 1, L_000002f844d6d120, C4<0>, C4<0>, C4<0>;
L_000002f844d8c5e0 .functor AND 1, L_000002f844d8d060, L_000002f844d6c220, C4<1>, C4<1>;
L_000002f844d8bd90 .functor NOT 1, L_000002f844d6d120, C4<0>, C4<0>, C4<0>;
L_000002f844d8cab0 .functor AND 1, L_000002f844d8bd90, L_000002f844d6b640, C4<1>, C4<1>;
L_000002f844d8b7e0 .functor OR 1, L_000002f844d8c5e0, L_000002f844d8cab0, C4<0>, C4<0>;
L_000002f844d8b930 .functor AND 1, L_000002f844d6c220, L_000002f844d6b640, C4<1>, C4<1>;
L_000002f844d8c2d0 .functor OR 1, L_000002f844d8b7e0, L_000002f844d8b930, C4<0>, C4<0>;
L_000002f844d8cea0 .functor XOR 1, L_000002f844d6d120, L_000002f844d6c220, C4<0>, C4<0>;
L_000002f844d8be00 .functor XOR 1, L_000002f844d8cea0, L_000002f844d6b640, C4<0>, C4<0>;
v000002f844bf3cb0_0 .net "Debe", 0 0, L_000002f844d8c2d0;  1 drivers
v000002f844bf37b0_0 .net "Din", 0 0, L_000002f844d6b640;  1 drivers
v000002f844bf33f0_0 .net "Dout", 0 0, L_000002f844d8be00;  1 drivers
v000002f844bf4e30_0 .net "Ri", 0 0, L_000002f844d6c220;  1 drivers
v000002f844bf4070_0 .net "Si", 0 0, L_000002f844d6d120;  1 drivers
v000002f844bf4cf0_0 .net *"_ivl_0", 0 0, L_000002f844d8d060;  1 drivers
v000002f844bf46b0_0 .net *"_ivl_10", 0 0, L_000002f844d8b930;  1 drivers
v000002f844bf30d0_0 .net *"_ivl_14", 0 0, L_000002f844d8cea0;  1 drivers
v000002f844bf3670_0 .net *"_ivl_2", 0 0, L_000002f844d8c5e0;  1 drivers
v000002f844bf4110_0 .net *"_ivl_4", 0 0, L_000002f844d8bd90;  1 drivers
v000002f844bf3530_0 .net *"_ivl_6", 0 0, L_000002f844d8cab0;  1 drivers
v000002f844bf4570_0 .net *"_ivl_8", 0 0, L_000002f844d8b7e0;  1 drivers
S_000002f844bf8b20 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a453b0 .param/l "i" 0 5 168, +C4<0100>;
S_000002f844bf7d10 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bf8b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d8c1f0 .functor NOT 1, L_000002f844d6ba00, C4<0>, C4<0>, C4<0>;
L_000002f844d8cf10 .functor AND 1, L_000002f844d8c1f0, L_000002f844d6c9a0, C4<1>, C4<1>;
L_000002f844d8c340 .functor NOT 1, L_000002f844d6ba00, C4<0>, C4<0>, C4<0>;
L_000002f844d8c3b0 .functor AND 1, L_000002f844d8c340, L_000002f844d6c040, C4<1>, C4<1>;
L_000002f844d8d0d0 .functor OR 1, L_000002f844d8cf10, L_000002f844d8c3b0, C4<0>, C4<0>;
L_000002f844d8bbd0 .functor AND 1, L_000002f844d6c9a0, L_000002f844d6c040, C4<1>, C4<1>;
L_000002f844d8bc40 .functor OR 1, L_000002f844d8d0d0, L_000002f844d8bbd0, C4<0>, C4<0>;
L_000002f844d8c880 .functor XOR 1, L_000002f844d6ba00, L_000002f844d6c9a0, C4<0>, C4<0>;
L_000002f844d8c8f0 .functor XOR 1, L_000002f844d8c880, L_000002f844d6c040, C4<0>, C4<0>;
v000002f844bf3f30_0 .net "Debe", 0 0, L_000002f844d8bc40;  1 drivers
v000002f844bf4610_0 .net "Din", 0 0, L_000002f844d6c040;  1 drivers
v000002f844bf4930_0 .net "Dout", 0 0, L_000002f844d8c8f0;  1 drivers
v000002f844bf3850_0 .net "Ri", 0 0, L_000002f844d6c9a0;  1 drivers
v000002f844bf49d0_0 .net "Si", 0 0, L_000002f844d6ba00;  1 drivers
v000002f844bf4a70_0 .net *"_ivl_0", 0 0, L_000002f844d8c1f0;  1 drivers
v000002f844bf4bb0_0 .net *"_ivl_10", 0 0, L_000002f844d8bbd0;  1 drivers
v000002f844bf4c50_0 .net *"_ivl_14", 0 0, L_000002f844d8c880;  1 drivers
v000002f844bf4d90_0 .net *"_ivl_2", 0 0, L_000002f844d8cf10;  1 drivers
v000002f844bd5a30_0 .net *"_ivl_4", 0 0, L_000002f844d8c340;  1 drivers
v000002f844bd5fd0_0 .net *"_ivl_6", 0 0, L_000002f844d8c3b0;  1 drivers
v000002f844bd5c10_0 .net *"_ivl_8", 0 0, L_000002f844d8d0d0;  1 drivers
S_000002f844bf7540 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bf8b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d8ba10 .functor NOT 1, L_000002f844d6c720, C4<0>, C4<0>, C4<0>;
L_000002f844d8b770 .functor AND 1, L_000002f844d8ba10, L_000002f844d6c680, C4<1>, C4<1>;
L_000002f844d8be70 .functor NOT 1, L_000002f844d6c720, C4<0>, C4<0>, C4<0>;
L_000002f844d8c490 .functor AND 1, L_000002f844d8be70, L_000002f844d6c7c0, C4<1>, C4<1>;
L_000002f844d8c420 .functor OR 1, L_000002f844d8b770, L_000002f844d8c490, C4<0>, C4<0>;
L_000002f844d8c6c0 .functor AND 1, L_000002f844d6c680, L_000002f844d6c7c0, C4<1>, C4<1>;
L_000002f844d8c500 .functor OR 1, L_000002f844d8c420, L_000002f844d8c6c0, C4<0>, C4<0>;
L_000002f844d8c810 .functor XOR 1, L_000002f844d6c720, L_000002f844d6c680, C4<0>, C4<0>;
L_000002f844d8c0a0 .functor XOR 1, L_000002f844d8c810, L_000002f844d6c7c0, C4<0>, C4<0>;
v000002f844bd6110_0 .net "Debe", 0 0, L_000002f844d8c500;  1 drivers
v000002f844bd53f0_0 .net "Din", 0 0, L_000002f844d6c7c0;  1 drivers
v000002f844bd6ed0_0 .net "Dout", 0 0, L_000002f844d8c0a0;  1 drivers
v000002f844bd5df0_0 .net "Ri", 0 0, L_000002f844d6c680;  1 drivers
v000002f844bd66b0_0 .net "Si", 0 0, L_000002f844d6c720;  1 drivers
v000002f844bd61b0_0 .net *"_ivl_0", 0 0, L_000002f844d8ba10;  1 drivers
v000002f844bd6070_0 .net *"_ivl_10", 0 0, L_000002f844d8c6c0;  1 drivers
v000002f844bd7830_0 .net *"_ivl_14", 0 0, L_000002f844d8c810;  1 drivers
v000002f844bd5ad0_0 .net *"_ivl_2", 0 0, L_000002f844d8b770;  1 drivers
v000002f844bd7290_0 .net *"_ivl_4", 0 0, L_000002f844d8be70;  1 drivers
v000002f844bd5d50_0 .net *"_ivl_6", 0 0, L_000002f844d8c490;  1 drivers
v000002f844bd7330_0 .net *"_ivl_8", 0 0, L_000002f844d8c420;  1 drivers
S_000002f844bf92f0 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a46bb0 .param/l "i" 0 5 168, +C4<0101>;
S_000002f844bf9160 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bf92f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d8c960 .functor NOT 1, L_000002f844d6bf00, C4<0>, C4<0>, C4<0>;
L_000002f844d8b540 .functor AND 1, L_000002f844d8c960, L_000002f844d6b1e0, C4<1>, C4<1>;
L_000002f844d8b5b0 .functor NOT 1, L_000002f844d6bf00, C4<0>, C4<0>, C4<0>;
L_000002f844d8b9a0 .functor AND 1, L_000002f844d8b5b0, L_000002f844d6b460, C4<1>, C4<1>;
L_000002f844d8b620 .functor OR 1, L_000002f844d8b540, L_000002f844d8b9a0, C4<0>, C4<0>;
L_000002f844d8b690 .functor AND 1, L_000002f844d6b1e0, L_000002f844d6b460, C4<1>, C4<1>;
L_000002f844d8c9d0 .functor OR 1, L_000002f844d8b620, L_000002f844d8b690, C4<0>, C4<0>;
L_000002f844d8ca40 .functor XOR 1, L_000002f844d6bf00, L_000002f844d6b1e0, C4<0>, C4<0>;
L_000002f844d8cb20 .functor XOR 1, L_000002f844d8ca40, L_000002f844d6b460, C4<0>, C4<0>;
v000002f844bd6e30_0 .net "Debe", 0 0, L_000002f844d8c9d0;  1 drivers
v000002f844bd55d0_0 .net "Din", 0 0, L_000002f844d6b460;  1 drivers
v000002f844bd7150_0 .net "Dout", 0 0, L_000002f844d8cb20;  1 drivers
v000002f844bd5cb0_0 .net "Ri", 0 0, L_000002f844d6b1e0;  1 drivers
v000002f844bd5350_0 .net "Si", 0 0, L_000002f844d6bf00;  1 drivers
v000002f844bd6430_0 .net *"_ivl_0", 0 0, L_000002f844d8c960;  1 drivers
v000002f844bd6250_0 .net *"_ivl_10", 0 0, L_000002f844d8b690;  1 drivers
v000002f844bd73d0_0 .net *"_ivl_14", 0 0, L_000002f844d8ca40;  1 drivers
v000002f844bd64d0_0 .net *"_ivl_2", 0 0, L_000002f844d8b540;  1 drivers
v000002f844bd5210_0 .net *"_ivl_4", 0 0, L_000002f844d8b5b0;  1 drivers
v000002f844bd67f0_0 .net *"_ivl_6", 0 0, L_000002f844d8b9a0;  1 drivers
v000002f844bd5170_0 .net *"_ivl_8", 0 0, L_000002f844d8b620;  1 drivers
S_000002f844bfa740 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bf92f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d8cb90 .functor NOT 1, L_000002f844d6cea0, C4<0>, C4<0>, C4<0>;
L_000002f844d8cc00 .functor AND 1, L_000002f844d8cb90, L_000002f844d6c0e0, C4<1>, C4<1>;
L_000002f844d8b700 .functor NOT 1, L_000002f844d6cea0, C4<0>, C4<0>, C4<0>;
L_000002f844d8ba80 .functor AND 1, L_000002f844d8b700, L_000002f844d6b820, C4<1>, C4<1>;
L_000002f844d8cc70 .functor OR 1, L_000002f844d8cc00, L_000002f844d8ba80, C4<0>, C4<0>;
L_000002f844d8cce0 .functor AND 1, L_000002f844d6c0e0, L_000002f844d6b820, C4<1>, C4<1>;
L_000002f844d8b850 .functor OR 1, L_000002f844d8cc70, L_000002f844d8cce0, C4<0>, C4<0>;
L_000002f844d8baf0 .functor XOR 1, L_000002f844d6cea0, L_000002f844d6c0e0, C4<0>, C4<0>;
L_000002f844d8cd50 .functor XOR 1, L_000002f844d8baf0, L_000002f844d6b820, C4<0>, C4<0>;
v000002f844bd69d0_0 .net "Debe", 0 0, L_000002f844d8b850;  1 drivers
v000002f844bd62f0_0 .net "Din", 0 0, L_000002f844d6b820;  1 drivers
v000002f844bd5670_0 .net "Dout", 0 0, L_000002f844d8cd50;  1 drivers
v000002f844bd7790_0 .net "Ri", 0 0, L_000002f844d6c0e0;  1 drivers
v000002f844bd5710_0 .net "Si", 0 0, L_000002f844d6cea0;  1 drivers
v000002f844bd6390_0 .net *"_ivl_0", 0 0, L_000002f844d8cb90;  1 drivers
v000002f844bd5f30_0 .net *"_ivl_10", 0 0, L_000002f844d8cce0;  1 drivers
v000002f844bd7470_0 .net *"_ivl_14", 0 0, L_000002f844d8baf0;  1 drivers
v000002f844bd6c50_0 .net *"_ivl_2", 0 0, L_000002f844d8cc00;  1 drivers
v000002f844bd6570_0 .net *"_ivl_4", 0 0, L_000002f844d8b700;  1 drivers
v000002f844bd57b0_0 .net *"_ivl_6", 0 0, L_000002f844d8ba80;  1 drivers
v000002f844bd5e90_0 .net *"_ivl_8", 0 0, L_000002f844d8cc70;  1 drivers
S_000002f844bf76d0 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a463b0 .param/l "i" 0 5 168, +C4<0110>;
S_000002f844bf9480 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bf76d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d8b8c0 .functor NOT 1, L_000002f844d6baa0, C4<0>, C4<0>, C4<0>;
L_000002f844d8bb60 .functor AND 1, L_000002f844d8b8c0, L_000002f844d6d3a0, C4<1>, C4<1>;
L_000002f844d8bcb0 .functor NOT 1, L_000002f844d6baa0, C4<0>, C4<0>, C4<0>;
L_000002f844d8bee0 .functor AND 1, L_000002f844d8bcb0, L_000002f844d6cf40, C4<1>, C4<1>;
L_000002f844d8bf50 .functor OR 1, L_000002f844d8bb60, L_000002f844d8bee0, C4<0>, C4<0>;
L_000002f844d8bfc0 .functor AND 1, L_000002f844d6d3a0, L_000002f844d6cf40, C4<1>, C4<1>;
L_000002f844d8c030 .functor OR 1, L_000002f844d8bf50, L_000002f844d8bfc0, C4<0>, C4<0>;
L_000002f844d8ddf0 .functor XOR 1, L_000002f844d6baa0, L_000002f844d6d3a0, C4<0>, C4<0>;
L_000002f844d8e560 .functor XOR 1, L_000002f844d8ddf0, L_000002f844d6cf40, C4<0>, C4<0>;
v000002f844bd6a70_0 .net "Debe", 0 0, L_000002f844d8c030;  1 drivers
v000002f844bd5850_0 .net "Din", 0 0, L_000002f844d6cf40;  1 drivers
v000002f844bd6610_0 .net "Dout", 0 0, L_000002f844d8e560;  1 drivers
v000002f844bd6890_0 .net "Ri", 0 0, L_000002f844d6d3a0;  1 drivers
v000002f844bd7510_0 .net "Si", 0 0, L_000002f844d6baa0;  1 drivers
v000002f844bd5b70_0 .net *"_ivl_0", 0 0, L_000002f844d8b8c0;  1 drivers
v000002f844bd6750_0 .net *"_ivl_10", 0 0, L_000002f844d8bfc0;  1 drivers
v000002f844bd6930_0 .net *"_ivl_14", 0 0, L_000002f844d8ddf0;  1 drivers
v000002f844bd50d0_0 .net *"_ivl_2", 0 0, L_000002f844d8bb60;  1 drivers
v000002f844bd6b10_0 .net *"_ivl_4", 0 0, L_000002f844d8bcb0;  1 drivers
v000002f844bd52b0_0 .net *"_ivl_6", 0 0, L_000002f844d8bee0;  1 drivers
v000002f844bd6bb0_0 .net *"_ivl_8", 0 0, L_000002f844d8bf50;  1 drivers
S_000002f844bf7860 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bf76d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d8e480 .functor NOT 1, L_000002f844d6c860, C4<0>, C4<0>, C4<0>;
L_000002f844d8e720 .functor AND 1, L_000002f844d8e480, L_000002f844d6c900, C4<1>, C4<1>;
L_000002f844d8e250 .functor NOT 1, L_000002f844d6c860, C4<0>, C4<0>, C4<0>;
L_000002f844d8d920 .functor AND 1, L_000002f844d8e250, L_000002f844d6c540, C4<1>, C4<1>;
L_000002f844d8dc30 .functor OR 1, L_000002f844d8e720, L_000002f844d8d920, C4<0>, C4<0>;
L_000002f844d8d3e0 .functor AND 1, L_000002f844d6c900, L_000002f844d6c540, C4<1>, C4<1>;
L_000002f844d8d1b0 .functor OR 1, L_000002f844d8dc30, L_000002f844d8d3e0, C4<0>, C4<0>;
L_000002f844d8d530 .functor XOR 1, L_000002f844d6c860, L_000002f844d6c900, C4<0>, C4<0>;
L_000002f844d8e870 .functor XOR 1, L_000002f844d8d530, L_000002f844d6c540, C4<0>, C4<0>;
v000002f844bd6d90_0 .net "Debe", 0 0, L_000002f844d8d1b0;  1 drivers
v000002f844bd58f0_0 .net "Din", 0 0, L_000002f844d6c540;  1 drivers
v000002f844bd6f70_0 .net "Dout", 0 0, L_000002f844d8e870;  1 drivers
v000002f844bd6cf0_0 .net "Ri", 0 0, L_000002f844d6c900;  1 drivers
v000002f844bd7010_0 .net "Si", 0 0, L_000002f844d6c860;  1 drivers
v000002f844bd5990_0 .net *"_ivl_0", 0 0, L_000002f844d8e480;  1 drivers
v000002f844bd70b0_0 .net *"_ivl_10", 0 0, L_000002f844d8d3e0;  1 drivers
v000002f844bd71f0_0 .net *"_ivl_14", 0 0, L_000002f844d8d530;  1 drivers
v000002f844bd75b0_0 .net *"_ivl_2", 0 0, L_000002f844d8e720;  1 drivers
v000002f844bd7650_0 .net *"_ivl_4", 0 0, L_000002f844d8e250;  1 drivers
v000002f844bd76f0_0 .net *"_ivl_6", 0 0, L_000002f844d8d920;  1 drivers
v000002f844bd5490_0 .net *"_ivl_8", 0 0, L_000002f844d8dc30;  1 drivers
S_000002f844bf81c0 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a46f70 .param/l "i" 0 5 168, +C4<0111>;
S_000002f844bf8cb0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bf81c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d8de60 .functor NOT 1, L_000002f844d6cfe0, C4<0>, C4<0>, C4<0>;
L_000002f844d8e640 .functor AND 1, L_000002f844d8de60, L_000002f844d6d080, C4<1>, C4<1>;
L_000002f844d8dfb0 .functor NOT 1, L_000002f844d6cfe0, C4<0>, C4<0>, C4<0>;
L_000002f844d8e330 .functor AND 1, L_000002f844d8dfb0, L_000002f844d6ca40, C4<1>, C4<1>;
L_000002f844d8e8e0 .functor OR 1, L_000002f844d8e640, L_000002f844d8e330, C4<0>, C4<0>;
L_000002f844d8ea30 .functor AND 1, L_000002f844d6d080, L_000002f844d6ca40, C4<1>, C4<1>;
L_000002f844d8d840 .functor OR 1, L_000002f844d8e8e0, L_000002f844d8ea30, C4<0>, C4<0>;
L_000002f844d8d5a0 .functor XOR 1, L_000002f844d6cfe0, L_000002f844d6d080, C4<0>, C4<0>;
L_000002f844d8e950 .functor XOR 1, L_000002f844d8d5a0, L_000002f844d6ca40, C4<0>, C4<0>;
v000002f844bd5530_0 .net "Debe", 0 0, L_000002f844d8d840;  1 drivers
v000002f844bd9bd0_0 .net "Din", 0 0, L_000002f844d6ca40;  1 drivers
v000002f844bd80f0_0 .net "Dout", 0 0, L_000002f844d8e950;  1 drivers
v000002f844bd8ff0_0 .net "Ri", 0 0, L_000002f844d6d080;  1 drivers
v000002f844bd85f0_0 .net "Si", 0 0, L_000002f844d6cfe0;  1 drivers
v000002f844bd9630_0 .net *"_ivl_0", 0 0, L_000002f844d8de60;  1 drivers
v000002f844bd96d0_0 .net *"_ivl_10", 0 0, L_000002f844d8ea30;  1 drivers
v000002f844bd8910_0 .net *"_ivl_14", 0 0, L_000002f844d8d5a0;  1 drivers
v000002f844bd9c70_0 .net *"_ivl_2", 0 0, L_000002f844d8e640;  1 drivers
v000002f844bd8410_0 .net *"_ivl_4", 0 0, L_000002f844d8dfb0;  1 drivers
v000002f844bd7dd0_0 .net *"_ivl_6", 0 0, L_000002f844d8e330;  1 drivers
v000002f844bd7f10_0 .net *"_ivl_8", 0 0, L_000002f844d8e8e0;  1 drivers
S_000002f844bf9610 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bf81c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d8df40 .functor NOT 1, L_000002f844d6c360, C4<0>, C4<0>, C4<0>;
L_000002f844d8da00 .functor AND 1, L_000002f844d8df40, L_000002f844d6b960, C4<1>, C4<1>;
L_000002f844d8da70 .functor NOT 1, L_000002f844d6c360, C4<0>, C4<0>, C4<0>;
L_000002f844d8e020 .functor AND 1, L_000002f844d8da70, L_000002f844d6c400, C4<1>, C4<1>;
L_000002f844d8eaa0 .functor OR 1, L_000002f844d8da00, L_000002f844d8e020, C4<0>, C4<0>;
L_000002f844d8d290 .functor AND 1, L_000002f844d6b960, L_000002f844d6c400, C4<1>, C4<1>;
L_000002f844d8d4c0 .functor OR 1, L_000002f844d8eaa0, L_000002f844d8d290, C4<0>, C4<0>;
L_000002f844d8eb10 .functor XOR 1, L_000002f844d6c360, L_000002f844d6b960, C4<0>, C4<0>;
L_000002f844d8ded0 .functor XOR 1, L_000002f844d8eb10, L_000002f844d6c400, C4<0>, C4<0>;
v000002f844bd7fb0_0 .net "Debe", 0 0, L_000002f844d8d4c0;  1 drivers
v000002f844bd78d0_0 .net "Din", 0 0, L_000002f844d6c400;  1 drivers
v000002f844bd87d0_0 .net "Dout", 0 0, L_000002f844d8ded0;  1 drivers
v000002f844bd8230_0 .net "Ri", 0 0, L_000002f844d6b960;  1 drivers
v000002f844bd84b0_0 .net "Si", 0 0, L_000002f844d6c360;  1 drivers
v000002f844bd9130_0 .net *"_ivl_0", 0 0, L_000002f844d8df40;  1 drivers
v000002f844bd8c30_0 .net *"_ivl_10", 0 0, L_000002f844d8d290;  1 drivers
v000002f844bd9d10_0 .net *"_ivl_14", 0 0, L_000002f844d8eb10;  1 drivers
v000002f844bd94f0_0 .net *"_ivl_2", 0 0, L_000002f844d8da00;  1 drivers
v000002f844bd7e70_0 .net *"_ivl_4", 0 0, L_000002f844d8da70;  1 drivers
v000002f844bd9ef0_0 .net *"_ivl_6", 0 0, L_000002f844d8e020;  1 drivers
v000002f844bd8690_0 .net *"_ivl_8", 0 0, L_000002f844d8eaa0;  1 drivers
S_000002f844bf97a0 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a46fb0 .param/l "i" 0 5 168, +C4<01000>;
S_000002f844bf9930 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bf97a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d8e2c0 .functor NOT 1, L_000002f844d6b280, C4<0>, C4<0>, C4<0>;
L_000002f844d8d610 .functor AND 1, L_000002f844d8e2c0, L_000002f844d6cb80, C4<1>, C4<1>;
L_000002f844d8e090 .functor NOT 1, L_000002f844d6b280, C4<0>, C4<0>, C4<0>;
L_000002f844d8d990 .functor AND 1, L_000002f844d8e090, L_000002f844d6d800, C4<1>, C4<1>;
L_000002f844d8d680 .functor OR 1, L_000002f844d8d610, L_000002f844d8d990, C4<0>, C4<0>;
L_000002f844d8dae0 .functor AND 1, L_000002f844d6cb80, L_000002f844d6d800, C4<1>, C4<1>;
L_000002f844d8dd10 .functor OR 1, L_000002f844d8d680, L_000002f844d8dae0, C4<0>, C4<0>;
L_000002f844d8e4f0 .functor XOR 1, L_000002f844d6b280, L_000002f844d6cb80, C4<0>, C4<0>;
L_000002f844d8e3a0 .functor XOR 1, L_000002f844d8e4f0, L_000002f844d6d800, C4<0>, C4<0>;
v000002f844bd8e10_0 .net "Debe", 0 0, L_000002f844d8dd10;  1 drivers
v000002f844bd8550_0 .net "Din", 0 0, L_000002f844d6d800;  1 drivers
v000002f844bd8050_0 .net "Dout", 0 0, L_000002f844d8e3a0;  1 drivers
v000002f844bd8a50_0 .net "Ri", 0 0, L_000002f844d6cb80;  1 drivers
v000002f844bd9db0_0 .net "Si", 0 0, L_000002f844d6b280;  1 drivers
v000002f844bd8190_0 .net *"_ivl_0", 0 0, L_000002f844d8e2c0;  1 drivers
v000002f844bd8730_0 .net *"_ivl_10", 0 0, L_000002f844d8dae0;  1 drivers
v000002f844bd8eb0_0 .net *"_ivl_14", 0 0, L_000002f844d8e4f0;  1 drivers
v000002f844bd9090_0 .net *"_ivl_2", 0 0, L_000002f844d8d610;  1 drivers
v000002f844bd9590_0 .net *"_ivl_4", 0 0, L_000002f844d8e090;  1 drivers
v000002f844bd9450_0 .net *"_ivl_6", 0 0, L_000002f844d8d990;  1 drivers
v000002f844bd82d0_0 .net *"_ivl_8", 0 0, L_000002f844d8d680;  1 drivers
S_000002f844bf9ac0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bf97a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d8d6f0 .functor NOT 1, L_000002f844d6c4a0, C4<0>, C4<0>, C4<0>;
L_000002f844d8eb80 .functor AND 1, L_000002f844d8d6f0, L_000002f844d6ccc0, C4<1>, C4<1>;
L_000002f844d8db50 .functor NOT 1, L_000002f844d6c4a0, C4<0>, C4<0>, C4<0>;
L_000002f844d8e100 .functor AND 1, L_000002f844d8db50, L_000002f844d6d1c0, C4<1>, C4<1>;
L_000002f844d8dca0 .functor OR 1, L_000002f844d8eb80, L_000002f844d8e100, C4<0>, C4<0>;
L_000002f844d8e5d0 .functor AND 1, L_000002f844d6ccc0, L_000002f844d6d1c0, C4<1>, C4<1>;
L_000002f844d8d370 .functor OR 1, L_000002f844d8dca0, L_000002f844d8e5d0, C4<0>, C4<0>;
L_000002f844d8e790 .functor XOR 1, L_000002f844d6c4a0, L_000002f844d6ccc0, C4<0>, C4<0>;
L_000002f844d8ebf0 .functor XOR 1, L_000002f844d8e790, L_000002f844d6d1c0, C4<0>, C4<0>;
v000002f844bd9950_0 .net "Debe", 0 0, L_000002f844d8d370;  1 drivers
v000002f844bd8370_0 .net "Din", 0 0, L_000002f844d6d1c0;  1 drivers
v000002f844bd89b0_0 .net "Dout", 0 0, L_000002f844d8ebf0;  1 drivers
v000002f844bd7bf0_0 .net "Ri", 0 0, L_000002f844d6ccc0;  1 drivers
v000002f844bd91d0_0 .net "Si", 0 0, L_000002f844d6c4a0;  1 drivers
v000002f844bd8af0_0 .net *"_ivl_0", 0 0, L_000002f844d8d6f0;  1 drivers
v000002f844bd8f50_0 .net *"_ivl_10", 0 0, L_000002f844d8e5d0;  1 drivers
v000002f844bd8b90_0 .net *"_ivl_14", 0 0, L_000002f844d8e790;  1 drivers
v000002f844bd8870_0 .net *"_ivl_2", 0 0, L_000002f844d8eb80;  1 drivers
v000002f844bd9770_0 .net *"_ivl_4", 0 0, L_000002f844d8db50;  1 drivers
v000002f844bd9270_0 .net *"_ivl_6", 0 0, L_000002f844d8e100;  1 drivers
v000002f844bd9a90_0 .net *"_ivl_8", 0 0, L_000002f844d8dca0;  1 drivers
S_000002f844bf9c50 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a464f0 .param/l "i" 0 5 168, +C4<01001>;
S_000002f844bfde60 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bf9c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d8e170 .functor NOT 1, L_000002f844d6bbe0, C4<0>, C4<0>, C4<0>;
L_000002f844d8dd80 .functor AND 1, L_000002f844d8e170, L_000002f844d6d440, C4<1>, C4<1>;
L_000002f844d8ecd0 .functor NOT 1, L_000002f844d6bbe0, C4<0>, C4<0>, C4<0>;
L_000002f844d8d140 .functor AND 1, L_000002f844d8ecd0, L_000002f844d6bc80, C4<1>, C4<1>;
L_000002f844d8d7d0 .functor OR 1, L_000002f844d8dd80, L_000002f844d8d140, C4<0>, C4<0>;
L_000002f844d8d8b0 .functor AND 1, L_000002f844d6d440, L_000002f844d6bc80, C4<1>, C4<1>;
L_000002f844d8e6b0 .functor OR 1, L_000002f844d8d7d0, L_000002f844d8d8b0, C4<0>, C4<0>;
L_000002f844d8ec60 .functor XOR 1, L_000002f844d6bbe0, L_000002f844d6d440, C4<0>, C4<0>;
L_000002f844d8e410 .functor XOR 1, L_000002f844d8ec60, L_000002f844d6bc80, C4<0>, C4<0>;
v000002f844bd9810_0 .net "Debe", 0 0, L_000002f844d8e6b0;  1 drivers
v000002f844bd9310_0 .net "Din", 0 0, L_000002f844d6bc80;  1 drivers
v000002f844bd8cd0_0 .net "Dout", 0 0, L_000002f844d8e410;  1 drivers
v000002f844bd8d70_0 .net "Ri", 0 0, L_000002f844d6d440;  1 drivers
v000002f844bd93b0_0 .net "Si", 0 0, L_000002f844d6bbe0;  1 drivers
v000002f844bd98b0_0 .net *"_ivl_0", 0 0, L_000002f844d8e170;  1 drivers
v000002f844bd99f0_0 .net *"_ivl_10", 0 0, L_000002f844d8d8b0;  1 drivers
v000002f844bd9b30_0 .net *"_ivl_14", 0 0, L_000002f844d8ec60;  1 drivers
v000002f844bd9e50_0 .net *"_ivl_2", 0 0, L_000002f844d8dd80;  1 drivers
v000002f844bd7970_0 .net *"_ivl_4", 0 0, L_000002f844d8ecd0;  1 drivers
v000002f844bd9f90_0 .net *"_ivl_6", 0 0, L_000002f844d8d140;  1 drivers
v000002f844bda030_0 .net *"_ivl_8", 0 0, L_000002f844d8d7d0;  1 drivers
S_000002f844bfe180 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bf9c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d8dbc0 .functor NOT 1, L_000002f844d6d4e0, C4<0>, C4<0>, C4<0>;
L_000002f844d8d220 .functor AND 1, L_000002f844d8dbc0, L_000002f844d6d620, C4<1>, C4<1>;
L_000002f844d8e800 .functor NOT 1, L_000002f844d6d4e0, C4<0>, C4<0>, C4<0>;
L_000002f844d8e9c0 .functor AND 1, L_000002f844d8e800, L_000002f844d6d6c0, C4<1>, C4<1>;
L_000002f844d8d450 .functor OR 1, L_000002f844d8d220, L_000002f844d8e9c0, C4<0>, C4<0>;
L_000002f844d8d760 .functor AND 1, L_000002f844d6d620, L_000002f844d6d6c0, C4<1>, C4<1>;
L_000002f844d8e1e0 .functor OR 1, L_000002f844d8d450, L_000002f844d8d760, C4<0>, C4<0>;
L_000002f844d8d300 .functor XOR 1, L_000002f844d6d4e0, L_000002f844d6d620, C4<0>, C4<0>;
L_000002f844d8edb0 .functor XOR 1, L_000002f844d8d300, L_000002f844d6d6c0, C4<0>, C4<0>;
v000002f844bd7a10_0 .net "Debe", 0 0, L_000002f844d8e1e0;  1 drivers
v000002f844bd7ab0_0 .net "Din", 0 0, L_000002f844d6d6c0;  1 drivers
v000002f844bd7b50_0 .net "Dout", 0 0, L_000002f844d8edb0;  1 drivers
v000002f844bd7c90_0 .net "Ri", 0 0, L_000002f844d6d620;  1 drivers
v000002f844bd7d30_0 .net "Si", 0 0, L_000002f844d6d4e0;  1 drivers
v000002f844c154f0_0 .net *"_ivl_0", 0 0, L_000002f844d8dbc0;  1 drivers
v000002f844c17430_0 .net *"_ivl_10", 0 0, L_000002f844d8d760;  1 drivers
v000002f844c15590_0 .net *"_ivl_14", 0 0, L_000002f844d8d300;  1 drivers
v000002f844c174d0_0 .net *"_ivl_2", 0 0, L_000002f844d8d220;  1 drivers
v000002f844c165d0_0 .net *"_ivl_4", 0 0, L_000002f844d8e800;  1 drivers
v000002f844c15630_0 .net *"_ivl_6", 0 0, L_000002f844d8e9c0;  1 drivers
v000002f844c17570_0 .net *"_ivl_8", 0 0, L_000002f844d8d450;  1 drivers
S_000002f844bff760 .scope generate, "genblk1[10]" "genblk1[10]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a47030 .param/l "i" 0 5 168, +C4<01010>;
S_000002f844bfdb40 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bff760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d8ed40 .functor NOT 1, L_000002f844d6d760, C4<0>, C4<0>, C4<0>;
L_000002f844d8ef70 .functor AND 1, L_000002f844d8ed40, L_000002f844d6d8a0, C4<1>, C4<1>;
L_000002f844d8ee90 .functor NOT 1, L_000002f844d6d760, C4<0>, C4<0>, C4<0>;
L_000002f844d8ee20 .functor AND 1, L_000002f844d8ee90, L_000002f844d6b140, C4<1>, C4<1>;
L_000002f844d8ef00 .functor OR 1, L_000002f844d8ef70, L_000002f844d8ee20, C4<0>, C4<0>;
L_000002f844d8efe0 .functor AND 1, L_000002f844d6d8a0, L_000002f844d6b140, C4<1>, C4<1>;
L_000002f844d808e0 .functor OR 1, L_000002f844d8ef00, L_000002f844d8efe0, C4<0>, C4<0>;
L_000002f844d7fae0 .functor XOR 1, L_000002f844d6d760, L_000002f844d6d8a0, C4<0>, C4<0>;
L_000002f844d7fa70 .functor XOR 1, L_000002f844d7fae0, L_000002f844d6b140, C4<0>, C4<0>;
v000002f844c15450_0 .net "Debe", 0 0, L_000002f844d808e0;  1 drivers
v000002f844c17110_0 .net "Din", 0 0, L_000002f844d6b140;  1 drivers
v000002f844c162b0_0 .net "Dout", 0 0, L_000002f844d7fa70;  1 drivers
v000002f844c167b0_0 .net "Ri", 0 0, L_000002f844d6d8a0;  1 drivers
v000002f844c16710_0 .net "Si", 0 0, L_000002f844d6d760;  1 drivers
v000002f844c151d0_0 .net *"_ivl_0", 0 0, L_000002f844d8ed40;  1 drivers
v000002f844c17610_0 .net *"_ivl_10", 0 0, L_000002f844d8efe0;  1 drivers
v000002f844c15c70_0 .net *"_ivl_14", 0 0, L_000002f844d7fae0;  1 drivers
v000002f844c176b0_0 .net *"_ivl_2", 0 0, L_000002f844d8ef70;  1 drivers
v000002f844c16850_0 .net *"_ivl_4", 0 0, L_000002f844d8ee90;  1 drivers
v000002f844c15b30_0 .net *"_ivl_6", 0 0, L_000002f844d8ee20;  1 drivers
v000002f844c15a90_0 .net *"_ivl_8", 0 0, L_000002f844d8ef00;  1 drivers
S_000002f844bfcd30 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bff760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d80720 .functor NOT 1, L_000002f844d6bdc0, C4<0>, C4<0>, C4<0>;
L_000002f844d7fb50 .functor AND 1, L_000002f844d80720, L_000002f844d6b320, C4<1>, C4<1>;
L_000002f844d7f300 .functor NOT 1, L_000002f844d6bdc0, C4<0>, C4<0>, C4<0>;
L_000002f844d7fbc0 .functor AND 1, L_000002f844d7f300, L_000002f844d6b3c0, C4<1>, C4<1>;
L_000002f844d7f1b0 .functor OR 1, L_000002f844d7fb50, L_000002f844d7fbc0, C4<0>, C4<0>;
L_000002f844d7f530 .functor AND 1, L_000002f844d6b320, L_000002f844d6b3c0, C4<1>, C4<1>;
L_000002f844d7fc30 .functor OR 1, L_000002f844d7f1b0, L_000002f844d7f530, C4<0>, C4<0>;
L_000002f844d7f5a0 .functor XOR 1, L_000002f844d6bdc0, L_000002f844d6b320, C4<0>, C4<0>;
L_000002f844d7ff40 .functor XOR 1, L_000002f844d7f5a0, L_000002f844d6b3c0, C4<0>, C4<0>;
v000002f844c15e50_0 .net "Debe", 0 0, L_000002f844d7fc30;  1 drivers
v000002f844c156d0_0 .net "Din", 0 0, L_000002f844d6b3c0;  1 drivers
v000002f844c15310_0 .net "Dout", 0 0, L_000002f844d7ff40;  1 drivers
v000002f844c15770_0 .net "Ri", 0 0, L_000002f844d6b320;  1 drivers
v000002f844c17750_0 .net "Si", 0 0, L_000002f844d6bdc0;  1 drivers
v000002f844c168f0_0 .net *"_ivl_0", 0 0, L_000002f844d80720;  1 drivers
v000002f844c153b0_0 .net *"_ivl_10", 0 0, L_000002f844d7f530;  1 drivers
v000002f844c16670_0 .net *"_ivl_14", 0 0, L_000002f844d7f5a0;  1 drivers
v000002f844c16350_0 .net *"_ivl_2", 0 0, L_000002f844d7fb50;  1 drivers
v000002f844c16a30_0 .net *"_ivl_4", 0 0, L_000002f844d7f300;  1 drivers
v000002f844c177f0_0 .net *"_ivl_6", 0 0, L_000002f844d7fbc0;  1 drivers
v000002f844c16490_0 .net *"_ivl_8", 0 0, L_000002f844d7f1b0;  1 drivers
S_000002f844bfee00 .scope generate, "genblk1[11]" "genblk1[11]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a465f0 .param/l "i" 0 5 168, +C4<01011>;
S_000002f844bfcec0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bfee00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d7fca0 .functor NOT 1, L_000002f844d6b500, C4<0>, C4<0>, C4<0>;
L_000002f844d7ffb0 .functor AND 1, L_000002f844d7fca0, L_000002f844d6bd20, C4<1>, C4<1>;
L_000002f844d80a30 .functor NOT 1, L_000002f844d6b500, C4<0>, C4<0>, C4<0>;
L_000002f844d7f920 .functor AND 1, L_000002f844d80a30, L_000002f844d6b5a0, C4<1>, C4<1>;
L_000002f844d7f760 .functor OR 1, L_000002f844d7ffb0, L_000002f844d7f920, C4<0>, C4<0>;
L_000002f844d803a0 .functor AND 1, L_000002f844d6bd20, L_000002f844d6b5a0, C4<1>, C4<1>;
L_000002f844d80020 .functor OR 1, L_000002f844d7f760, L_000002f844d803a0, C4<0>, C4<0>;
L_000002f844d7f610 .functor XOR 1, L_000002f844d6b500, L_000002f844d6bd20, C4<0>, C4<0>;
L_000002f844d7f6f0 .functor XOR 1, L_000002f844d7f610, L_000002f844d6b5a0, C4<0>, C4<0>;
v000002f844c16990_0 .net "Debe", 0 0, L_000002f844d80020;  1 drivers
v000002f844c16530_0 .net "Din", 0 0, L_000002f844d6b5a0;  1 drivers
v000002f844c17890_0 .net "Dout", 0 0, L_000002f844d7f6f0;  1 drivers
v000002f844c16d50_0 .net "Ri", 0 0, L_000002f844d6bd20;  1 drivers
v000002f844c16ad0_0 .net "Si", 0 0, L_000002f844d6b500;  1 drivers
v000002f844c16df0_0 .net *"_ivl_0", 0 0, L_000002f844d7fca0;  1 drivers
v000002f844c16b70_0 .net *"_ivl_10", 0 0, L_000002f844d803a0;  1 drivers
v000002f844c17390_0 .net *"_ivl_14", 0 0, L_000002f844d7f610;  1 drivers
v000002f844c15810_0 .net *"_ivl_2", 0 0, L_000002f844d7ffb0;  1 drivers
v000002f844c158b0_0 .net *"_ivl_4", 0 0, L_000002f844d80a30;  1 drivers
v000002f844c16e90_0 .net *"_ivl_6", 0 0, L_000002f844d7f920;  1 drivers
v000002f844c16c10_0 .net *"_ivl_8", 0 0, L_000002f844d7f760;  1 drivers
S_000002f844bfe4a0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bfee00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d80bf0 .functor NOT 1, L_000002f844d6b6e0, C4<0>, C4<0>, C4<0>;
L_000002f844d809c0 .functor AND 1, L_000002f844d80bf0, L_000002f844d6be60, C4<1>, C4<1>;
L_000002f844d80b80 .functor NOT 1, L_000002f844d6b6e0, C4<0>, C4<0>, C4<0>;
L_000002f844d80090 .functor AND 1, L_000002f844d80b80, L_000002f844d6f560, C4<1>, C4<1>;
L_000002f844d7f370 .functor OR 1, L_000002f844d809c0, L_000002f844d80090, C4<0>, C4<0>;
L_000002f844d7fd10 .functor AND 1, L_000002f844d6be60, L_000002f844d6f560, C4<1>, C4<1>;
L_000002f844d802c0 .functor OR 1, L_000002f844d7f370, L_000002f844d7fd10, C4<0>, C4<0>;
L_000002f844d7f680 .functor XOR 1, L_000002f844d6b6e0, L_000002f844d6be60, C4<0>, C4<0>;
L_000002f844d7fd80 .functor XOR 1, L_000002f844d7f680, L_000002f844d6f560, C4<0>, C4<0>;
v000002f844c16fd0_0 .net "Debe", 0 0, L_000002f844d802c0;  1 drivers
v000002f844c15bd0_0 .net "Din", 0 0, L_000002f844d6f560;  1 drivers
v000002f844c17070_0 .net "Dout", 0 0, L_000002f844d7fd80;  1 drivers
v000002f844c15ef0_0 .net "Ri", 0 0, L_000002f844d6be60;  1 drivers
v000002f844c16cb0_0 .net "Si", 0 0, L_000002f844d6b6e0;  1 drivers
v000002f844c16030_0 .net *"_ivl_0", 0 0, L_000002f844d80bf0;  1 drivers
v000002f844c15270_0 .net *"_ivl_10", 0 0, L_000002f844d7fd10;  1 drivers
v000002f844c16f30_0 .net *"_ivl_14", 0 0, L_000002f844d7f680;  1 drivers
v000002f844c171b0_0 .net *"_ivl_2", 0 0, L_000002f844d809c0;  1 drivers
v000002f844c15950_0 .net *"_ivl_4", 0 0, L_000002f844d80b80;  1 drivers
v000002f844c15130_0 .net *"_ivl_6", 0 0, L_000002f844d80090;  1 drivers
v000002f844c159f0_0 .net *"_ivl_8", 0 0, L_000002f844d7f370;  1 drivers
S_000002f844bfe7c0 .scope generate, "genblk1[12]" "genblk1[12]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a466b0 .param/l "i" 0 5 168, +C4<01100>;
S_000002f844bfc560 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bfe7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d80aa0 .functor NOT 1, L_000002f844d6fa60, C4<0>, C4<0>, C4<0>;
L_000002f844d80480 .functor AND 1, L_000002f844d80aa0, L_000002f844d6e8e0, C4<1>, C4<1>;
L_000002f844d80c60 .functor NOT 1, L_000002f844d6fa60, C4<0>, C4<0>, C4<0>;
L_000002f844d80250 .functor AND 1, L_000002f844d80c60, L_000002f844d6da80, C4<1>, C4<1>;
L_000002f844d7fdf0 .functor OR 1, L_000002f844d80480, L_000002f844d80250, C4<0>, C4<0>;
L_000002f844d7f3e0 .functor AND 1, L_000002f844d6e8e0, L_000002f844d6da80, C4<1>, C4<1>;
L_000002f844d80100 .functor OR 1, L_000002f844d7fdf0, L_000002f844d7f3e0, C4<0>, C4<0>;
L_000002f844d7f290 .functor XOR 1, L_000002f844d6fa60, L_000002f844d6e8e0, C4<0>, C4<0>;
L_000002f844d80b10 .functor XOR 1, L_000002f844d7f290, L_000002f844d6da80, C4<0>, C4<0>;
v000002f844c163f0_0 .net "Debe", 0 0, L_000002f844d80100;  1 drivers
v000002f844c17250_0 .net "Din", 0 0, L_000002f844d6da80;  1 drivers
v000002f844c16170_0 .net "Dout", 0 0, L_000002f844d80b10;  1 drivers
v000002f844c160d0_0 .net "Ri", 0 0, L_000002f844d6e8e0;  1 drivers
v000002f844c15d10_0 .net "Si", 0 0, L_000002f844d6fa60;  1 drivers
v000002f844c15db0_0 .net *"_ivl_0", 0 0, L_000002f844d80aa0;  1 drivers
v000002f844c172f0_0 .net *"_ivl_10", 0 0, L_000002f844d7f3e0;  1 drivers
v000002f844c15f90_0 .net *"_ivl_14", 0 0, L_000002f844d7f290;  1 drivers
v000002f844c16210_0 .net *"_ivl_2", 0 0, L_000002f844d80480;  1 drivers
v000002f844c19550_0 .net *"_ivl_4", 0 0, L_000002f844d80c60;  1 drivers
v000002f844c19a50_0 .net *"_ivl_6", 0 0, L_000002f844d80250;  1 drivers
v000002f844c18f10_0 .net *"_ivl_8", 0 0, L_000002f844d7fdf0;  1 drivers
S_000002f844bfcba0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bfe7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d80790 .functor NOT 1, L_000002f844d6ea20, C4<0>, C4<0>, C4<0>;
L_000002f844d7fe60 .functor AND 1, L_000002f844d80790, L_000002f844d6ed40, C4<1>, C4<1>;
L_000002f844d7fa00 .functor NOT 1, L_000002f844d6ea20, C4<0>, C4<0>, C4<0>;
L_000002f844d80170 .functor AND 1, L_000002f844d7fa00, L_000002f844d6dda0, C4<1>, C4<1>;
L_000002f844d801e0 .functor OR 1, L_000002f844d7fe60, L_000002f844d80170, C4<0>, C4<0>;
L_000002f844d80cd0 .functor AND 1, L_000002f844d6ed40, L_000002f844d6dda0, C4<1>, C4<1>;
L_000002f844d7f450 .functor OR 1, L_000002f844d801e0, L_000002f844d80cd0, C4<0>, C4<0>;
L_000002f844d7f4c0 .functor XOR 1, L_000002f844d6ea20, L_000002f844d6ed40, C4<0>, C4<0>;
L_000002f844d7f7d0 .functor XOR 1, L_000002f844d7f4c0, L_000002f844d6dda0, C4<0>, C4<0>;
v000002f844c18830_0 .net "Debe", 0 0, L_000002f844d7f450;  1 drivers
v000002f844c18470_0 .net "Din", 0 0, L_000002f844d6dda0;  1 drivers
v000002f844c19190_0 .net "Dout", 0 0, L_000002f844d7f7d0;  1 drivers
v000002f844c19af0_0 .net "Ri", 0 0, L_000002f844d6ed40;  1 drivers
v000002f844c18dd0_0 .net "Si", 0 0, L_000002f844d6ea20;  1 drivers
v000002f844c17e30_0 .net *"_ivl_0", 0 0, L_000002f844d80790;  1 drivers
v000002f844c19c30_0 .net *"_ivl_10", 0 0, L_000002f844d80cd0;  1 drivers
v000002f844c19cd0_0 .net *"_ivl_14", 0 0, L_000002f844d7f4c0;  1 drivers
v000002f844c19230_0 .net *"_ivl_2", 0 0, L_000002f844d7fe60;  1 drivers
v000002f844c185b0_0 .net *"_ivl_4", 0 0, L_000002f844d7fa00;  1 drivers
v000002f844c18d30_0 .net *"_ivl_6", 0 0, L_000002f844d80170;  1 drivers
v000002f844c18ab0_0 .net *"_ivl_8", 0 0, L_000002f844d801e0;  1 drivers
S_000002f844bfd820 .scope generate, "genblk1[13]" "genblk1[13]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a47070 .param/l "i" 0 5 168, +C4<01101>;
S_000002f844bfc3d0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bfd820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d7fed0 .functor NOT 1, L_000002f844d6ede0, C4<0>, C4<0>, C4<0>;
L_000002f844d80330 .functor AND 1, L_000002f844d7fed0, L_000002f844d6f240, C4<1>, C4<1>;
L_000002f844d7f140 .functor NOT 1, L_000002f844d6ede0, C4<0>, C4<0>, C4<0>;
L_000002f844d80410 .functor AND 1, L_000002f844d7f140, L_000002f844d6ff60, C4<1>, C4<1>;
L_000002f844d7f220 .functor OR 1, L_000002f844d80330, L_000002f844d80410, C4<0>, C4<0>;
L_000002f844d7f840 .functor AND 1, L_000002f844d6f240, L_000002f844d6ff60, C4<1>, C4<1>;
L_000002f844d804f0 .functor OR 1, L_000002f844d7f220, L_000002f844d7f840, C4<0>, C4<0>;
L_000002f844d7f8b0 .functor XOR 1, L_000002f844d6ede0, L_000002f844d6f240, C4<0>, C4<0>;
L_000002f844d80560 .functor XOR 1, L_000002f844d7f8b0, L_000002f844d6ff60, C4<0>, C4<0>;
v000002f844c194b0_0 .net "Debe", 0 0, L_000002f844d804f0;  1 drivers
v000002f844c188d0_0 .net "Din", 0 0, L_000002f844d6ff60;  1 drivers
v000002f844c18790_0 .net "Dout", 0 0, L_000002f844d80560;  1 drivers
v000002f844c17ed0_0 .net "Ri", 0 0, L_000002f844d6f240;  1 drivers
v000002f844c17a70_0 .net "Si", 0 0, L_000002f844d6ede0;  1 drivers
v000002f844c19050_0 .net *"_ivl_0", 0 0, L_000002f844d7fed0;  1 drivers
v000002f844c179d0_0 .net *"_ivl_10", 0 0, L_000002f844d7f840;  1 drivers
v000002f844c17f70_0 .net *"_ivl_14", 0 0, L_000002f844d7f8b0;  1 drivers
v000002f844c180b0_0 .net *"_ivl_2", 0 0, L_000002f844d80330;  1 drivers
v000002f844c195f0_0 .net *"_ivl_4", 0 0, L_000002f844d7f140;  1 drivers
v000002f844c18510_0 .net *"_ivl_6", 0 0, L_000002f844d80410;  1 drivers
v000002f844c19b90_0 .net *"_ivl_8", 0 0, L_000002f844d7f220;  1 drivers
S_000002f844bfca10 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bfd820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d7f990 .functor NOT 1, L_000002f844d6f420, C4<0>, C4<0>, C4<0>;
L_000002f844d805d0 .functor AND 1, L_000002f844d7f990, L_000002f844d6fec0, C4<1>, C4<1>;
L_000002f844d80640 .functor NOT 1, L_000002f844d6f420, C4<0>, C4<0>, C4<0>;
L_000002f844d806b0 .functor AND 1, L_000002f844d80640, L_000002f844d6de40, C4<1>, C4<1>;
L_000002f844d80800 .functor OR 1, L_000002f844d805d0, L_000002f844d806b0, C4<0>, C4<0>;
L_000002f844d80870 .functor AND 1, L_000002f844d6fec0, L_000002f844d6de40, C4<1>, C4<1>;
L_000002f844d80950 .functor OR 1, L_000002f844d80800, L_000002f844d80870, C4<0>, C4<0>;
L_000002f844d81520 .functor XOR 1, L_000002f844d6f420, L_000002f844d6fec0, C4<0>, C4<0>;
L_000002f844d81de0 .functor XOR 1, L_000002f844d81520, L_000002f844d6de40, C4<0>, C4<0>;
v000002f844c19d70_0 .net "Debe", 0 0, L_000002f844d80950;  1 drivers
v000002f844c18010_0 .net "Din", 0 0, L_000002f844d6de40;  1 drivers
v000002f844c186f0_0 .net "Dout", 0 0, L_000002f844d81de0;  1 drivers
v000002f844c18fb0_0 .net "Ri", 0 0, L_000002f844d6fec0;  1 drivers
v000002f844c18b50_0 .net "Si", 0 0, L_000002f844d6f420;  1 drivers
v000002f844c18150_0 .net *"_ivl_0", 0 0, L_000002f844d7f990;  1 drivers
v000002f844c18650_0 .net *"_ivl_10", 0 0, L_000002f844d80870;  1 drivers
v000002f844c19ff0_0 .net *"_ivl_14", 0 0, L_000002f844d81520;  1 drivers
v000002f844c181f0_0 .net *"_ivl_2", 0 0, L_000002f844d805d0;  1 drivers
v000002f844c18290_0 .net *"_ivl_4", 0 0, L_000002f844d80640;  1 drivers
v000002f844c18970_0 .net *"_ivl_6", 0 0, L_000002f844d806b0;  1 drivers
v000002f844c18a10_0 .net *"_ivl_8", 0 0, L_000002f844d80800;  1 drivers
S_000002f844bfd9b0 .scope generate, "genblk1[14]" "genblk1[14]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a470b0 .param/l "i" 0 5 168, +C4<01110>;
S_000002f844bff8f0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bfd9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d824e0 .functor NOT 1, L_000002f844d6f380, C4<0>, C4<0>, C4<0>;
L_000002f844d82240 .functor AND 1, L_000002f844d824e0, L_000002f844d6e3e0, C4<1>, C4<1>;
L_000002f844d821d0 .functor NOT 1, L_000002f844d6f380, C4<0>, C4<0>, C4<0>;
L_000002f844d81830 .functor AND 1, L_000002f844d821d0, L_000002f844d6f1a0, C4<1>, C4<1>;
L_000002f844d82010 .functor OR 1, L_000002f844d82240, L_000002f844d81830, C4<0>, C4<0>;
L_000002f844d81210 .functor AND 1, L_000002f844d6e3e0, L_000002f844d6f1a0, C4<1>, C4<1>;
L_000002f844d81a60 .functor OR 1, L_000002f844d82010, L_000002f844d81210, C4<0>, C4<0>;
L_000002f844d81c90 .functor XOR 1, L_000002f844d6f380, L_000002f844d6e3e0, C4<0>, C4<0>;
L_000002f844d81d00 .functor XOR 1, L_000002f844d81c90, L_000002f844d6f1a0, C4<0>, C4<0>;
v000002f844c19690_0 .net "Debe", 0 0, L_000002f844d81a60;  1 drivers
v000002f844c17cf0_0 .net "Din", 0 0, L_000002f844d6f1a0;  1 drivers
v000002f844c18bf0_0 .net "Dout", 0 0, L_000002f844d81d00;  1 drivers
v000002f844c19730_0 .net "Ri", 0 0, L_000002f844d6e3e0;  1 drivers
v000002f844c18330_0 .net "Si", 0 0, L_000002f844d6f380;  1 drivers
v000002f844c17b10_0 .net *"_ivl_0", 0 0, L_000002f844d824e0;  1 drivers
v000002f844c18c90_0 .net *"_ivl_10", 0 0, L_000002f844d81210;  1 drivers
v000002f844c19f50_0 .net *"_ivl_14", 0 0, L_000002f844d81c90;  1 drivers
v000002f844c197d0_0 .net *"_ivl_2", 0 0, L_000002f844d82240;  1 drivers
v000002f844c192d0_0 .net *"_ivl_4", 0 0, L_000002f844d821d0;  1 drivers
v000002f844c19910_0 .net *"_ivl_6", 0 0, L_000002f844d81830;  1 drivers
v000002f844c19e10_0 .net *"_ivl_8", 0 0, L_000002f844d82010;  1 drivers
S_000002f844bfec70 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bfd9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d825c0 .functor NOT 1, L_000002f844d6e480, C4<0>, C4<0>, C4<0>;
L_000002f844d80e90 .functor AND 1, L_000002f844d825c0, L_000002f844d6f600, C4<1>, C4<1>;
L_000002f844d810c0 .functor NOT 1, L_000002f844d6e480, C4<0>, C4<0>, C4<0>;
L_000002f844d81fa0 .functor AND 1, L_000002f844d810c0, L_000002f844d6dee0, C4<1>, C4<1>;
L_000002f844d81b40 .functor OR 1, L_000002f844d80e90, L_000002f844d81fa0, C4<0>, C4<0>;
L_000002f844d811a0 .functor AND 1, L_000002f844d6f600, L_000002f844d6dee0, C4<1>, C4<1>;
L_000002f844d80e20 .functor OR 1, L_000002f844d81b40, L_000002f844d811a0, C4<0>, C4<0>;
L_000002f844d80f00 .functor XOR 1, L_000002f844d6e480, L_000002f844d6f600, C4<0>, C4<0>;
L_000002f844d81ad0 .functor XOR 1, L_000002f844d80f00, L_000002f844d6dee0, C4<0>, C4<0>;
v000002f844c18e70_0 .net "Debe", 0 0, L_000002f844d80e20;  1 drivers
v000002f844c17c50_0 .net "Din", 0 0, L_000002f844d6dee0;  1 drivers
v000002f844c199b0_0 .net "Dout", 0 0, L_000002f844d81ad0;  1 drivers
v000002f844c190f0_0 .net "Ri", 0 0, L_000002f844d6f600;  1 drivers
v000002f844c19370_0 .net "Si", 0 0, L_000002f844d6e480;  1 drivers
v000002f844c19410_0 .net *"_ivl_0", 0 0, L_000002f844d825c0;  1 drivers
v000002f844c17bb0_0 .net *"_ivl_10", 0 0, L_000002f844d811a0;  1 drivers
v000002f844c19eb0_0 .net *"_ivl_14", 0 0, L_000002f844d80f00;  1 drivers
v000002f844c19870_0 .net *"_ivl_2", 0 0, L_000002f844d80e90;  1 drivers
v000002f844c1a090_0 .net *"_ivl_4", 0 0, L_000002f844d810c0;  1 drivers
v000002f844c17930_0 .net *"_ivl_6", 0 0, L_000002f844d81fa0;  1 drivers
v000002f844c183d0_0 .net *"_ivl_8", 0 0, L_000002f844d81b40;  1 drivers
S_000002f844bffa80 .scope generate, "genblk1[15]" "genblk1[15]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a473f0 .param/l "i" 0 5 168, +C4<01111>;
S_000002f844bfd500 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bffa80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d80f70 .functor NOT 1, L_000002f844d6db20, C4<0>, C4<0>, C4<0>;
L_000002f844d82550 .functor AND 1, L_000002f844d80f70, L_000002f844d6e700, C4<1>, C4<1>;
L_000002f844d81bb0 .functor NOT 1, L_000002f844d6db20, C4<0>, C4<0>, C4<0>;
L_000002f844d820f0 .functor AND 1, L_000002f844d81bb0, L_000002f844d6e980, C4<1>, C4<1>;
L_000002f844d827f0 .functor OR 1, L_000002f844d82550, L_000002f844d820f0, C4<0>, C4<0>;
L_000002f844d822b0 .functor AND 1, L_000002f844d6e700, L_000002f844d6e980, C4<1>, C4<1>;
L_000002f844d81980 .functor OR 1, L_000002f844d827f0, L_000002f844d822b0, C4<0>, C4<0>;
L_000002f844d82630 .functor XOR 1, L_000002f844d6db20, L_000002f844d6e700, C4<0>, C4<0>;
L_000002f844d80fe0 .functor XOR 1, L_000002f844d82630, L_000002f844d6e980, C4<0>, C4<0>;
v000002f844c17d90_0 .net "Debe", 0 0, L_000002f844d81980;  1 drivers
v000002f844c1bd50_0 .net "Din", 0 0, L_000002f844d6e980;  1 drivers
v000002f844c1c250_0 .net "Dout", 0 0, L_000002f844d80fe0;  1 drivers
v000002f844c1b710_0 .net "Ri", 0 0, L_000002f844d6e700;  1 drivers
v000002f844c1b530_0 .net "Si", 0 0, L_000002f844d6db20;  1 drivers
v000002f844c1b490_0 .net *"_ivl_0", 0 0, L_000002f844d80f70;  1 drivers
v000002f844c1be90_0 .net *"_ivl_10", 0 0, L_000002f844d822b0;  1 drivers
v000002f844c1b990_0 .net *"_ivl_14", 0 0, L_000002f844d82630;  1 drivers
v000002f844c1b030_0 .net *"_ivl_2", 0 0, L_000002f844d82550;  1 drivers
v000002f844c1af90_0 .net *"_ivl_4", 0 0, L_000002f844d81bb0;  1 drivers
v000002f844c1a450_0 .net *"_ivl_6", 0 0, L_000002f844d820f0;  1 drivers
v000002f844c1c110_0 .net *"_ivl_8", 0 0, L_000002f844d827f0;  1 drivers
S_000002f844bfd050 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bffa80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d81c20 .functor NOT 1, L_000002f844d6eac0, C4<0>, C4<0>, C4<0>;
L_000002f844d817c0 .functor AND 1, L_000002f844d81c20, L_000002f844d6e660, C4<1>, C4<1>;
L_000002f844d81d70 .functor NOT 1, L_000002f844d6eac0, C4<0>, C4<0>, C4<0>;
L_000002f844d82320 .functor AND 1, L_000002f844d81d70, L_000002f844d70000, C4<1>, C4<1>;
L_000002f844d818a0 .functor OR 1, L_000002f844d817c0, L_000002f844d82320, C4<0>, C4<0>;
L_000002f844d82390 .functor AND 1, L_000002f844d6e660, L_000002f844d70000, C4<1>, C4<1>;
L_000002f844d82400 .functor OR 1, L_000002f844d818a0, L_000002f844d82390, C4<0>, C4<0>;
L_000002f844d819f0 .functor XOR 1, L_000002f844d6eac0, L_000002f844d6e660, C4<0>, C4<0>;
L_000002f844d81440 .functor XOR 1, L_000002f844d819f0, L_000002f844d70000, C4<0>, C4<0>;
v000002f844c1c430_0 .net "Debe", 0 0, L_000002f844d82400;  1 drivers
v000002f844c1ac70_0 .net "Din", 0 0, L_000002f844d70000;  1 drivers
v000002f844c1c6b0_0 .net "Dout", 0 0, L_000002f844d81440;  1 drivers
v000002f844c1a590_0 .net "Ri", 0 0, L_000002f844d6e660;  1 drivers
v000002f844c1c2f0_0 .net "Si", 0 0, L_000002f844d6eac0;  1 drivers
v000002f844c1b170_0 .net *"_ivl_0", 0 0, L_000002f844d81c20;  1 drivers
v000002f844c1b2b0_0 .net *"_ivl_10", 0 0, L_000002f844d82390;  1 drivers
v000002f844c1c1b0_0 .net *"_ivl_14", 0 0, L_000002f844d819f0;  1 drivers
v000002f844c1b350_0 .net *"_ivl_2", 0 0, L_000002f844d817c0;  1 drivers
v000002f844c1b7b0_0 .net *"_ivl_4", 0 0, L_000002f844d81d70;  1 drivers
v000002f844c1ae50_0 .net *"_ivl_6", 0 0, L_000002f844d82320;  1 drivers
v000002f844c1a630_0 .net *"_ivl_8", 0 0, L_000002f844d818a0;  1 drivers
S_000002f844bffc10 .scope generate, "genblk1[16]" "genblk1[16]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a47a30 .param/l "i" 0 5 168, +C4<010000>;
S_000002f844bfc880 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bffc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d82160 .functor NOT 1, L_000002f844d6fce0, C4<0>, C4<0>, C4<0>;
L_000002f844d82470 .functor AND 1, L_000002f844d82160, L_000002f844d6fb00, C4<1>, C4<1>;
L_000002f844d82080 .functor NOT 1, L_000002f844d6fce0, C4<0>, C4<0>, C4<0>;
L_000002f844d81360 .functor AND 1, L_000002f844d82080, L_000002f844d6eb60, C4<1>, C4<1>;
L_000002f844d81280 .functor OR 1, L_000002f844d82470, L_000002f844d81360, C4<0>, C4<0>;
L_000002f844d826a0 .functor AND 1, L_000002f844d6fb00, L_000002f844d6eb60, C4<1>, C4<1>;
L_000002f844d82710 .functor OR 1, L_000002f844d81280, L_000002f844d826a0, C4<0>, C4<0>;
L_000002f844d82780 .functor XOR 1, L_000002f844d6fce0, L_000002f844d6fb00, C4<0>, C4<0>;
L_000002f844d81e50 .functor XOR 1, L_000002f844d82780, L_000002f844d6eb60, C4<0>, C4<0>;
v000002f844c1c4d0_0 .net "Debe", 0 0, L_000002f844d82710;  1 drivers
v000002f844c1ba30_0 .net "Din", 0 0, L_000002f844d6eb60;  1 drivers
v000002f844c1c570_0 .net "Dout", 0 0, L_000002f844d81e50;  1 drivers
v000002f844c1b5d0_0 .net "Ri", 0 0, L_000002f844d6fb00;  1 drivers
v000002f844c1a1d0_0 .net "Si", 0 0, L_000002f844d6fce0;  1 drivers
v000002f844c1aef0_0 .net *"_ivl_0", 0 0, L_000002f844d82160;  1 drivers
v000002f844c1bc10_0 .net *"_ivl_10", 0 0, L_000002f844d826a0;  1 drivers
v000002f844c1bcb0_0 .net *"_ivl_14", 0 0, L_000002f844d82780;  1 drivers
v000002f844c1bdf0_0 .net *"_ivl_2", 0 0, L_000002f844d82470;  1 drivers
v000002f844c1ad10_0 .net *"_ivl_4", 0 0, L_000002f844d82080;  1 drivers
v000002f844c1bad0_0 .net *"_ivl_6", 0 0, L_000002f844d81360;  1 drivers
v000002f844c1b670_0 .net *"_ivl_8", 0 0, L_000002f844d81280;  1 drivers
S_000002f844bffda0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bffc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d81050 .functor NOT 1, L_000002f844d6f920, C4<0>, C4<0>, C4<0>;
L_000002f844d81ec0 .functor AND 1, L_000002f844d81050, L_000002f844d6f4c0, C4<1>, C4<1>;
L_000002f844d81590 .functor NOT 1, L_000002f844d6f920, C4<0>, C4<0>, C4<0>;
L_000002f844d82860 .functor AND 1, L_000002f844d81590, L_000002f844d700a0, C4<1>, C4<1>;
L_000002f844d81130 .functor OR 1, L_000002f844d81ec0, L_000002f844d82860, C4<0>, C4<0>;
L_000002f844d812f0 .functor AND 1, L_000002f844d6f4c0, L_000002f844d700a0, C4<1>, C4<1>;
L_000002f844d81f30 .functor OR 1, L_000002f844d81130, L_000002f844d812f0, C4<0>, C4<0>;
L_000002f844d828d0 .functor XOR 1, L_000002f844d6f920, L_000002f844d6f4c0, C4<0>, C4<0>;
L_000002f844d81600 .functor XOR 1, L_000002f844d828d0, L_000002f844d700a0, C4<0>, C4<0>;
v000002f844c1b850_0 .net "Debe", 0 0, L_000002f844d81f30;  1 drivers
v000002f844c1c390_0 .net "Din", 0 0, L_000002f844d700a0;  1 drivers
v000002f844c1a4f0_0 .net "Dout", 0 0, L_000002f844d81600;  1 drivers
v000002f844c1b8f0_0 .net "Ri", 0 0, L_000002f844d6f4c0;  1 drivers
v000002f844c1b0d0_0 .net "Si", 0 0, L_000002f844d6f920;  1 drivers
v000002f844c1bf30_0 .net *"_ivl_0", 0 0, L_000002f844d81050;  1 drivers
v000002f844c1adb0_0 .net *"_ivl_10", 0 0, L_000002f844d812f0;  1 drivers
v000002f844c1c610_0 .net *"_ivl_14", 0 0, L_000002f844d828d0;  1 drivers
v000002f844c1bb70_0 .net *"_ivl_2", 0 0, L_000002f844d81ec0;  1 drivers
v000002f844c1c7f0_0 .net *"_ivl_4", 0 0, L_000002f844d81590;  1 drivers
v000002f844c1bfd0_0 .net *"_ivl_6", 0 0, L_000002f844d82860;  1 drivers
v000002f844c1abd0_0 .net *"_ivl_8", 0 0, L_000002f844d81130;  1 drivers
S_000002f844bfc6f0 .scope generate, "genblk1[17]" "genblk1[17]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a47a70 .param/l "i" 0 5 168, +C4<010001>;
S_000002f844bfd690 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bfc6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d813d0 .functor NOT 1, L_000002f844d6f6a0, C4<0>, C4<0>, C4<0>;
L_000002f844d80d40 .functor AND 1, L_000002f844d813d0, L_000002f844d6e200, C4<1>, C4<1>;
L_000002f844d814b0 .functor NOT 1, L_000002f844d6f6a0, C4<0>, C4<0>, C4<0>;
L_000002f844d81670 .functor AND 1, L_000002f844d814b0, L_000002f844d6f2e0, C4<1>, C4<1>;
L_000002f844d80db0 .functor OR 1, L_000002f844d80d40, L_000002f844d81670, C4<0>, C4<0>;
L_000002f844d816e0 .functor AND 1, L_000002f844d6e200, L_000002f844d6f2e0, C4<1>, C4<1>;
L_000002f844d81750 .functor OR 1, L_000002f844d80db0, L_000002f844d816e0, C4<0>, C4<0>;
L_000002f844d81910 .functor XOR 1, L_000002f844d6f6a0, L_000002f844d6e200, C4<0>, C4<0>;
L_000002f844dc66a0 .functor XOR 1, L_000002f844d81910, L_000002f844d6f2e0, C4<0>, C4<0>;
v000002f844c1c890_0 .net "Debe", 0 0, L_000002f844d81750;  1 drivers
v000002f844c1a6d0_0 .net "Din", 0 0, L_000002f844d6f2e0;  1 drivers
v000002f844c1c750_0 .net "Dout", 0 0, L_000002f844dc66a0;  1 drivers
v000002f844c1a770_0 .net "Ri", 0 0, L_000002f844d6e200;  1 drivers
v000002f844c1c070_0 .net "Si", 0 0, L_000002f844d6f6a0;  1 drivers
v000002f844c1a130_0 .net *"_ivl_0", 0 0, L_000002f844d813d0;  1 drivers
v000002f844c1a270_0 .net *"_ivl_10", 0 0, L_000002f844d816e0;  1 drivers
v000002f844c1a310_0 .net *"_ivl_14", 0 0, L_000002f844d81910;  1 drivers
v000002f844c1a3b0_0 .net *"_ivl_2", 0 0, L_000002f844d80d40;  1 drivers
v000002f844c1a810_0 .net *"_ivl_4", 0 0, L_000002f844d814b0;  1 drivers
v000002f844c1b3f0_0 .net *"_ivl_6", 0 0, L_000002f844d81670;  1 drivers
v000002f844c1a8b0_0 .net *"_ivl_8", 0 0, L_000002f844d80db0;  1 drivers
S_000002f844bfc0b0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bfc6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844dc5a60 .functor NOT 1, L_000002f844d6e160, C4<0>, C4<0>, C4<0>;
L_000002f844dc59f0 .functor AND 1, L_000002f844dc5a60, L_000002f844d6ef20, C4<1>, C4<1>;
L_000002f844dc68d0 .functor NOT 1, L_000002f844d6e160, C4<0>, C4<0>, C4<0>;
L_000002f844dc5fa0 .functor AND 1, L_000002f844dc68d0, L_000002f844d6ee80, C4<1>, C4<1>;
L_000002f844dc5130 .functor OR 1, L_000002f844dc59f0, L_000002f844dc5fa0, C4<0>, C4<0>;
L_000002f844dc6550 .functor AND 1, L_000002f844d6ef20, L_000002f844d6ee80, C4<1>, C4<1>;
L_000002f844dc6940 .functor OR 1, L_000002f844dc5130, L_000002f844dc6550, C4<0>, C4<0>;
L_000002f844dc6010 .functor XOR 1, L_000002f844d6e160, L_000002f844d6ef20, C4<0>, C4<0>;
L_000002f844dc5360 .functor XOR 1, L_000002f844dc6010, L_000002f844d6ee80, C4<0>, C4<0>;
v000002f844c1a950_0 .net "Debe", 0 0, L_000002f844dc6940;  1 drivers
v000002f844c1a9f0_0 .net "Din", 0 0, L_000002f844d6ee80;  1 drivers
v000002f844c1aa90_0 .net "Dout", 0 0, L_000002f844dc5360;  1 drivers
v000002f844c1b210_0 .net "Ri", 0 0, L_000002f844d6ef20;  1 drivers
v000002f844c1ab30_0 .net "Si", 0 0, L_000002f844d6e160;  1 drivers
v000002f844c1dab0_0 .net *"_ivl_0", 0 0, L_000002f844dc5a60;  1 drivers
v000002f844c1e0f0_0 .net *"_ivl_10", 0 0, L_000002f844dc6550;  1 drivers
v000002f844c1f090_0 .net *"_ivl_14", 0 0, L_000002f844dc6010;  1 drivers
v000002f844c1e730_0 .net *"_ivl_2", 0 0, L_000002f844dc59f0;  1 drivers
v000002f844c1cd90_0 .net *"_ivl_4", 0 0, L_000002f844dc68d0;  1 drivers
v000002f844c1e370_0 .net *"_ivl_6", 0 0, L_000002f844dc5fa0;  1 drivers
v000002f844c1e690_0 .net *"_ivl_8", 0 0, L_000002f844dc5130;  1 drivers
S_000002f844bfd370 .scope generate, "genblk1[18]" "genblk1[18]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a47cf0 .param/l "i" 0 5 168, +C4<010010>;
S_000002f844bfef90 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bfd370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844dc6080 .functor NOT 1, L_000002f844d6df80, C4<0>, C4<0>, C4<0>;
L_000002f844dc6240 .functor AND 1, L_000002f844dc6080, L_000002f844d6dbc0, C4<1>, C4<1>;
L_000002f844dc6860 .functor NOT 1, L_000002f844d6df80, C4<0>, C4<0>, C4<0>;
L_000002f844dc51a0 .functor AND 1, L_000002f844dc6860, L_000002f844d6f740, C4<1>, C4<1>;
L_000002f844dc53d0 .functor OR 1, L_000002f844dc6240, L_000002f844dc51a0, C4<0>, C4<0>;
L_000002f844dc69b0 .functor AND 1, L_000002f844d6dbc0, L_000002f844d6f740, C4<1>, C4<1>;
L_000002f844dc5050 .functor OR 1, L_000002f844dc53d0, L_000002f844dc69b0, C4<0>, C4<0>;
L_000002f844dc62b0 .functor XOR 1, L_000002f844d6df80, L_000002f844d6dbc0, C4<0>, C4<0>;
L_000002f844dc60f0 .functor XOR 1, L_000002f844dc62b0, L_000002f844d6f740, C4<0>, C4<0>;
v000002f844c1e550_0 .net "Debe", 0 0, L_000002f844dc5050;  1 drivers
v000002f844c1eeb0_0 .net "Din", 0 0, L_000002f844d6f740;  1 drivers
v000002f844c1ca70_0 .net "Dout", 0 0, L_000002f844dc60f0;  1 drivers
v000002f844c1e050_0 .net "Ri", 0 0, L_000002f844d6dbc0;  1 drivers
v000002f844c1eb90_0 .net "Si", 0 0, L_000002f844d6df80;  1 drivers
v000002f844c1cc50_0 .net *"_ivl_0", 0 0, L_000002f844dc6080;  1 drivers
v000002f844c1dc90_0 .net *"_ivl_10", 0 0, L_000002f844dc69b0;  1 drivers
v000002f844c1d790_0 .net *"_ivl_14", 0 0, L_000002f844dc62b0;  1 drivers
v000002f844c1d510_0 .net *"_ivl_2", 0 0, L_000002f844dc6240;  1 drivers
v000002f844c1cb10_0 .net *"_ivl_4", 0 0, L_000002f844dc6860;  1 drivers
v000002f844c1c9d0_0 .net *"_ivl_6", 0 0, L_000002f844dc51a0;  1 drivers
v000002f844c1e190_0 .net *"_ivl_8", 0 0, L_000002f844dc53d0;  1 drivers
S_000002f844bfc240 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bfd370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844dc5d70 .functor NOT 1, L_000002f844d6e520, C4<0>, C4<0>, C4<0>;
L_000002f844dc57c0 .functor AND 1, L_000002f844dc5d70, L_000002f844d6e5c0, C4<1>, C4<1>;
L_000002f844dc5440 .functor NOT 1, L_000002f844d6e520, C4<0>, C4<0>, C4<0>;
L_000002f844dc6160 .functor AND 1, L_000002f844dc5440, L_000002f844d6f100, C4<1>, C4<1>;
L_000002f844dc54b0 .functor OR 1, L_000002f844dc57c0, L_000002f844dc6160, C4<0>, C4<0>;
L_000002f844dc6390 .functor AND 1, L_000002f844d6e5c0, L_000002f844d6f100, C4<1>, C4<1>;
L_000002f844dc6a90 .functor OR 1, L_000002f844dc54b0, L_000002f844dc6390, C4<0>, C4<0>;
L_000002f844dc61d0 .functor XOR 1, L_000002f844d6e520, L_000002f844d6e5c0, C4<0>, C4<0>;
L_000002f844dc6400 .functor XOR 1, L_000002f844dc61d0, L_000002f844d6f100, C4<0>, C4<0>;
v000002f844c1d650_0 .net "Debe", 0 0, L_000002f844dc6a90;  1 drivers
v000002f844c1ccf0_0 .net "Din", 0 0, L_000002f844d6f100;  1 drivers
v000002f844c1db50_0 .net "Dout", 0 0, L_000002f844dc6400;  1 drivers
v000002f844c1ced0_0 .net "Ri", 0 0, L_000002f844d6e5c0;  1 drivers
v000002f844c1e5f0_0 .net "Si", 0 0, L_000002f844d6e520;  1 drivers
v000002f844c1e4b0_0 .net *"_ivl_0", 0 0, L_000002f844dc5d70;  1 drivers
v000002f844c1d290_0 .net *"_ivl_10", 0 0, L_000002f844dc6390;  1 drivers
v000002f844c1d830_0 .net *"_ivl_14", 0 0, L_000002f844dc61d0;  1 drivers
v000002f844c1d470_0 .net *"_ivl_2", 0 0, L_000002f844dc57c0;  1 drivers
v000002f844c1e230_0 .net *"_ivl_4", 0 0, L_000002f844dc5440;  1 drivers
v000002f844c1ce30_0 .net *"_ivl_6", 0 0, L_000002f844dc6160;  1 drivers
v000002f844c1e2d0_0 .net *"_ivl_8", 0 0, L_000002f844dc54b0;  1 drivers
S_000002f844bff5d0 .scope generate, "genblk1[19]" "genblk1[19]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a47af0 .param/l "i" 0 5 168, +C4<010011>;
S_000002f844bfd1e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bff5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844dc6a20 .functor NOT 1, L_000002f844d6d940, C4<0>, C4<0>, C4<0>;
L_000002f844dc6b00 .functor AND 1, L_000002f844dc6a20, L_000002f844d6f9c0, C4<1>, C4<1>;
L_000002f844dc5210 .functor NOT 1, L_000002f844d6d940, C4<0>, C4<0>, C4<0>;
L_000002f844dc5c90 .functor AND 1, L_000002f844dc5210, L_000002f844d6e7a0, C4<1>, C4<1>;
L_000002f844dc5b40 .functor OR 1, L_000002f844dc6b00, L_000002f844dc5c90, C4<0>, C4<0>;
L_000002f844dc6b70 .functor AND 1, L_000002f844d6f9c0, L_000002f844d6e7a0, C4<1>, C4<1>;
L_000002f844dc6320 .functor OR 1, L_000002f844dc5b40, L_000002f844dc6b70, C4<0>, C4<0>;
L_000002f844dc4fe0 .functor XOR 1, L_000002f844d6d940, L_000002f844d6f9c0, C4<0>, C4<0>;
L_000002f844dc5670 .functor XOR 1, L_000002f844dc4fe0, L_000002f844d6e7a0, C4<0>, C4<0>;
v000002f844c1d8d0_0 .net "Debe", 0 0, L_000002f844dc6320;  1 drivers
v000002f844c1c930_0 .net "Din", 0 0, L_000002f844d6e7a0;  1 drivers
v000002f844c1d330_0 .net "Dout", 0 0, L_000002f844dc5670;  1 drivers
v000002f844c1cbb0_0 .net "Ri", 0 0, L_000002f844d6f9c0;  1 drivers
v000002f844c1d0b0_0 .net "Si", 0 0, L_000002f844d6d940;  1 drivers
v000002f844c1e7d0_0 .net *"_ivl_0", 0 0, L_000002f844dc6a20;  1 drivers
v000002f844c1d970_0 .net *"_ivl_10", 0 0, L_000002f844dc6b70;  1 drivers
v000002f844c1ed70_0 .net *"_ivl_14", 0 0, L_000002f844dc4fe0;  1 drivers
v000002f844c1e410_0 .net *"_ivl_2", 0 0, L_000002f844dc6b00;  1 drivers
v000002f844c1dbf0_0 .net *"_ivl_4", 0 0, L_000002f844dc5210;  1 drivers
v000002f844c1e910_0 .net *"_ivl_6", 0 0, L_000002f844dc5c90;  1 drivers
v000002f844c1d010_0 .net *"_ivl_8", 0 0, L_000002f844dc5b40;  1 drivers
S_000002f844bff2b0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bff5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844dc65c0 .functor NOT 1, L_000002f844d6fba0, C4<0>, C4<0>, C4<0>;
L_000002f844dc6470 .functor AND 1, L_000002f844dc65c0, L_000002f844d6efc0, C4<1>, C4<1>;
L_000002f844dc5830 .functor NOT 1, L_000002f844d6fba0, C4<0>, C4<0>, C4<0>;
L_000002f844dc6630 .functor AND 1, L_000002f844dc5830, L_000002f844d6ec00, C4<1>, C4<1>;
L_000002f844dc50c0 .functor OR 1, L_000002f844dc6470, L_000002f844dc6630, C4<0>, C4<0>;
L_000002f844dc6710 .functor AND 1, L_000002f844d6efc0, L_000002f844d6ec00, C4<1>, C4<1>;
L_000002f844dc5280 .functor OR 1, L_000002f844dc50c0, L_000002f844dc6710, C4<0>, C4<0>;
L_000002f844dc64e0 .functor XOR 1, L_000002f844d6fba0, L_000002f844d6efc0, C4<0>, C4<0>;
L_000002f844dc6780 .functor XOR 1, L_000002f844dc64e0, L_000002f844d6ec00, C4<0>, C4<0>;
v000002f844c1da10_0 .net "Debe", 0 0, L_000002f844dc5280;  1 drivers
v000002f844c1cf70_0 .net "Din", 0 0, L_000002f844d6ec00;  1 drivers
v000002f844c1dd30_0 .net "Dout", 0 0, L_000002f844dc6780;  1 drivers
v000002f844c1df10_0 .net "Ri", 0 0, L_000002f844d6efc0;  1 drivers
v000002f844c1e9b0_0 .net "Si", 0 0, L_000002f844d6fba0;  1 drivers
v000002f844c1e870_0 .net *"_ivl_0", 0 0, L_000002f844dc65c0;  1 drivers
v000002f844c1d150_0 .net *"_ivl_10", 0 0, L_000002f844dc6710;  1 drivers
v000002f844c1d1f0_0 .net *"_ivl_14", 0 0, L_000002f844dc64e0;  1 drivers
v000002f844c1ea50_0 .net *"_ivl_2", 0 0, L_000002f844dc6470;  1 drivers
v000002f844c1de70_0 .net *"_ivl_4", 0 0, L_000002f844dc5830;  1 drivers
v000002f844c1d3d0_0 .net *"_ivl_6", 0 0, L_000002f844dc6630;  1 drivers
v000002f844c1dfb0_0 .net *"_ivl_8", 0 0, L_000002f844dc50c0;  1 drivers
S_000002f844bfdcd0 .scope generate, "genblk1[20]" "genblk1[20]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a47830 .param/l "i" 0 5 168, +C4<010100>;
S_000002f844bfe630 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bfdcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844dc5ad0 .functor NOT 1, L_000002f844d6eca0, C4<0>, C4<0>, C4<0>;
L_000002f844dc67f0 .functor AND 1, L_000002f844dc5ad0, L_000002f844d6e2a0, C4<1>, C4<1>;
L_000002f844dc5520 .functor NOT 1, L_000002f844d6eca0, C4<0>, C4<0>, C4<0>;
L_000002f844dc5bb0 .functor AND 1, L_000002f844dc5520, L_000002f844d6dc60, C4<1>, C4<1>;
L_000002f844dc5e50 .functor OR 1, L_000002f844dc67f0, L_000002f844dc5bb0, C4<0>, C4<0>;
L_000002f844dc52f0 .functor AND 1, L_000002f844d6e2a0, L_000002f844d6dc60, C4<1>, C4<1>;
L_000002f844dc56e0 .functor OR 1, L_000002f844dc5e50, L_000002f844dc52f0, C4<0>, C4<0>;
L_000002f844dc5de0 .functor XOR 1, L_000002f844d6eca0, L_000002f844d6e2a0, C4<0>, C4<0>;
L_000002f844dc5c20 .functor XOR 1, L_000002f844dc5de0, L_000002f844d6dc60, C4<0>, C4<0>;
v000002f844c1d5b0_0 .net "Debe", 0 0, L_000002f844dc56e0;  1 drivers
v000002f844c1ec30_0 .net "Din", 0 0, L_000002f844d6dc60;  1 drivers
v000002f844c1ddd0_0 .net "Dout", 0 0, L_000002f844dc5c20;  1 drivers
v000002f844c1d6f0_0 .net "Ri", 0 0, L_000002f844d6e2a0;  1 drivers
v000002f844c1eaf0_0 .net "Si", 0 0, L_000002f844d6eca0;  1 drivers
v000002f844c1ecd0_0 .net *"_ivl_0", 0 0, L_000002f844dc5ad0;  1 drivers
v000002f844c1ee10_0 .net *"_ivl_10", 0 0, L_000002f844dc52f0;  1 drivers
v000002f844c1ef50_0 .net *"_ivl_14", 0 0, L_000002f844dc5de0;  1 drivers
v000002f844c1eff0_0 .net *"_ivl_2", 0 0, L_000002f844dc67f0;  1 drivers
v000002f844c1fbd0_0 .net *"_ivl_4", 0 0, L_000002f844dc5520;  1 drivers
v000002f844c20e90_0 .net *"_ivl_6", 0 0, L_000002f844dc5bb0;  1 drivers
v000002f844c208f0_0 .net *"_ivl_8", 0 0, L_000002f844dc5e50;  1 drivers
S_000002f844bff120 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bfdcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844dc5d00 .functor NOT 1, L_000002f844d6f7e0, C4<0>, C4<0>, C4<0>;
L_000002f844dc5590 .functor AND 1, L_000002f844dc5d00, L_000002f844d6f060, C4<1>, C4<1>;
L_000002f844dc5600 .functor NOT 1, L_000002f844d6f7e0, C4<0>, C4<0>, C4<0>;
L_000002f844dc5750 .functor AND 1, L_000002f844dc5600, L_000002f844d6f880, C4<1>, C4<1>;
L_000002f844dc58a0 .functor OR 1, L_000002f844dc5590, L_000002f844dc5750, C4<0>, C4<0>;
L_000002f844dc5910 .functor AND 1, L_000002f844d6f060, L_000002f844d6f880, C4<1>, C4<1>;
L_000002f844dc5ec0 .functor OR 1, L_000002f844dc58a0, L_000002f844dc5910, C4<0>, C4<0>;
L_000002f844dc5980 .functor XOR 1, L_000002f844d6f7e0, L_000002f844d6f060, C4<0>, C4<0>;
L_000002f844dc5f30 .functor XOR 1, L_000002f844dc5980, L_000002f844d6f880, C4<0>, C4<0>;
v000002f844c21890_0 .net "Debe", 0 0, L_000002f844dc5ec0;  1 drivers
v000002f844c1fdb0_0 .net "Din", 0 0, L_000002f844d6f880;  1 drivers
v000002f844c20710_0 .net "Dout", 0 0, L_000002f844dc5f30;  1 drivers
v000002f844c1fe50_0 .net "Ri", 0 0, L_000002f844d6f060;  1 drivers
v000002f844c1f4f0_0 .net "Si", 0 0, L_000002f844d6f7e0;  1 drivers
v000002f844c21430_0 .net *"_ivl_0", 0 0, L_000002f844dc5d00;  1 drivers
v000002f844c1f590_0 .net *"_ivl_10", 0 0, L_000002f844dc5910;  1 drivers
v000002f844c214d0_0 .net *"_ivl_14", 0 0, L_000002f844dc5980;  1 drivers
v000002f844c207b0_0 .net *"_ivl_2", 0 0, L_000002f844dc5590;  1 drivers
v000002f844c1f630_0 .net *"_ivl_4", 0 0, L_000002f844dc5600;  1 drivers
v000002f844c21570_0 .net *"_ivl_6", 0 0, L_000002f844dc5750;  1 drivers
v000002f844c21610_0 .net *"_ivl_8", 0 0, L_000002f844dc58a0;  1 drivers
S_000002f844bfdff0 .scope generate, "genblk1[21]" "genblk1[21]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a483b0 .param/l "i" 0 5 168, +C4<010101>;
S_000002f844bff440 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bfdff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844dc7820 .functor NOT 1, L_000002f844d6e020, C4<0>, C4<0>, C4<0>;
L_000002f844dc70b0 .functor AND 1, L_000002f844dc7820, L_000002f844d6fc40, C4<1>, C4<1>;
L_000002f844dc7b30 .functor NOT 1, L_000002f844d6e020, C4<0>, C4<0>, C4<0>;
L_000002f844dc6fd0 .functor AND 1, L_000002f844dc7b30, L_000002f844d6dd00, C4<1>, C4<1>;
L_000002f844dc7040 .functor OR 1, L_000002f844dc70b0, L_000002f844dc6fd0, C4<0>, C4<0>;
L_000002f844dc7970 .functor AND 1, L_000002f844d6fc40, L_000002f844d6dd00, C4<1>, C4<1>;
L_000002f844dc8540 .functor OR 1, L_000002f844dc7040, L_000002f844dc7970, C4<0>, C4<0>;
L_000002f844dc7c80 .functor XOR 1, L_000002f844d6e020, L_000002f844d6fc40, C4<0>, C4<0>;
L_000002f844dc81c0 .functor XOR 1, L_000002f844dc7c80, L_000002f844d6dd00, C4<0>, C4<0>;
v000002f844c1f6d0_0 .net "Debe", 0 0, L_000002f844dc8540;  1 drivers
v000002f844c211b0_0 .net "Din", 0 0, L_000002f844d6dd00;  1 drivers
v000002f844c1fc70_0 .net "Dout", 0 0, L_000002f844dc81c0;  1 drivers
v000002f844c20990_0 .net "Ri", 0 0, L_000002f844d6fc40;  1 drivers
v000002f844c20490_0 .net "Si", 0 0, L_000002f844d6e020;  1 drivers
v000002f844c20210_0 .net *"_ivl_0", 0 0, L_000002f844dc7820;  1 drivers
v000002f844c21390_0 .net *"_ivl_10", 0 0, L_000002f844dc7970;  1 drivers
v000002f844c20530_0 .net *"_ivl_14", 0 0, L_000002f844dc7c80;  1 drivers
v000002f844c20df0_0 .net *"_ivl_2", 0 0, L_000002f844dc70b0;  1 drivers
v000002f844c20850_0 .net *"_ivl_4", 0 0, L_000002f844dc7b30;  1 drivers
v000002f844c1f1d0_0 .net *"_ivl_6", 0 0, L_000002f844dc6fd0;  1 drivers
v000002f844c1f770_0 .net *"_ivl_8", 0 0, L_000002f844dc7040;  1 drivers
S_000002f844bfe310 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bfdff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844dc7c10 .functor NOT 1, L_000002f844d6fd80, C4<0>, C4<0>, C4<0>;
L_000002f844dc7270 .functor AND 1, L_000002f844dc7c10, L_000002f844d6e840, C4<1>, C4<1>;
L_000002f844dc7ba0 .functor NOT 1, L_000002f844d6fd80, C4<0>, C4<0>, C4<0>;
L_000002f844dc8000 .functor AND 1, L_000002f844dc7ba0, L_000002f844d6fe20, C4<1>, C4<1>;
L_000002f844dc7cf0 .functor OR 1, L_000002f844dc7270, L_000002f844dc8000, C4<0>, C4<0>;
L_000002f844dc8380 .functor AND 1, L_000002f844d6e840, L_000002f844d6fe20, C4<1>, C4<1>;
L_000002f844dc7200 .functor OR 1, L_000002f844dc7cf0, L_000002f844dc8380, C4<0>, C4<0>;
L_000002f844dc7580 .functor XOR 1, L_000002f844d6fd80, L_000002f844d6e840, C4<0>, C4<0>;
L_000002f844dc7eb0 .functor XOR 1, L_000002f844dc7580, L_000002f844d6fe20, C4<0>, C4<0>;
v000002f844c20030_0 .net "Debe", 0 0, L_000002f844dc7200;  1 drivers
v000002f844c1f810_0 .net "Din", 0 0, L_000002f844d6fe20;  1 drivers
v000002f844c217f0_0 .net "Dout", 0 0, L_000002f844dc7eb0;  1 drivers
v000002f844c20fd0_0 .net "Ri", 0 0, L_000002f844d6e840;  1 drivers
v000002f844c202b0_0 .net "Si", 0 0, L_000002f844d6fd80;  1 drivers
v000002f844c1ff90_0 .net *"_ivl_0", 0 0, L_000002f844dc7c10;  1 drivers
v000002f844c216b0_0 .net *"_ivl_10", 0 0, L_000002f844dc8380;  1 drivers
v000002f844c20cb0_0 .net *"_ivl_14", 0 0, L_000002f844dc7580;  1 drivers
v000002f844c200d0_0 .net *"_ivl_2", 0 0, L_000002f844dc7270;  1 drivers
v000002f844c1f8b0_0 .net *"_ivl_4", 0 0, L_000002f844dc7ba0;  1 drivers
v000002f844c1fef0_0 .net *"_ivl_6", 0 0, L_000002f844dc8000;  1 drivers
v000002f844c1f130_0 .net *"_ivl_8", 0 0, L_000002f844dc7cf0;  1 drivers
S_000002f844bfe950 .scope generate, "genblk1[22]" "genblk1[22]" 5 168, 5 168 0, S_000002f844bf8fd0;
 .timescale -9 -12;
P_000002f844a48c30 .param/l "i" 0 5 168, +C4<010110>;
S_000002f844bfeae0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002f844bfe950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844dc75f0 .functor NOT 1, L_000002f844d6d9e0, C4<0>, C4<0>, C4<0>;
L_000002f844dc6da0 .functor AND 1, L_000002f844dc75f0, L_000002f844d6e0c0, C4<1>, C4<1>;
L_000002f844dc7d60 .functor NOT 1, L_000002f844d6d9e0, C4<0>, C4<0>, C4<0>;
L_000002f844dc6c50 .functor AND 1, L_000002f844dc7d60, L_000002f844d6e340, C4<1>, C4<1>;
L_000002f844dc7120 .functor OR 1, L_000002f844dc6da0, L_000002f844dc6c50, C4<0>, C4<0>;
L_000002f844dc76d0 .functor AND 1, L_000002f844d6e0c0, L_000002f844d6e340, C4<1>, C4<1>;
L_000002f844dc7190 .functor OR 1, L_000002f844dc7120, L_000002f844dc76d0, C4<0>, C4<0>;
L_000002f844dc7900 .functor XOR 1, L_000002f844d6d9e0, L_000002f844d6e0c0, C4<0>, C4<0>;
L_000002f844dc72e0 .functor XOR 1, L_000002f844dc7900, L_000002f844d6e340, C4<0>, C4<0>;
v000002f844c1f950_0 .net "Debe", 0 0, L_000002f844dc7190;  1 drivers
v000002f844c20350_0 .net "Din", 0 0, L_000002f844d6e340;  1 drivers
v000002f844c20a30_0 .net "Dout", 0 0, L_000002f844dc72e0;  1 drivers
v000002f844c203f0_0 .net "Ri", 0 0, L_000002f844d6e0c0;  1 drivers
v000002f844c1fa90_0 .net "Si", 0 0, L_000002f844d6d9e0;  1 drivers
v000002f844c205d0_0 .net *"_ivl_0", 0 0, L_000002f844dc75f0;  1 drivers
v000002f844c20ad0_0 .net *"_ivl_10", 0 0, L_000002f844dc76d0;  1 drivers
v000002f844c1f270_0 .net *"_ivl_14", 0 0, L_000002f844dc7900;  1 drivers
v000002f844c1fb30_0 .net *"_ivl_2", 0 0, L_000002f844dc6da0;  1 drivers
v000002f844c1f310_0 .net *"_ivl_4", 0 0, L_000002f844dc7d60;  1 drivers
v000002f844c20670_0 .net *"_ivl_6", 0 0, L_000002f844dc6c50;  1 drivers
v000002f844c21750_0 .net *"_ivl_8", 0 0, L_000002f844dc7120;  1 drivers
S_000002f844c011f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002f844bfe950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844dc7ac0 .functor NOT 1, L_000002f844d714a0, C4<0>, C4<0>, C4<0>;
L_000002f844dc6ef0 .functor AND 1, L_000002f844dc7ac0, L_000002f844d71040, C4<1>, C4<1>;
L_000002f844dc7740 .functor NOT 1, L_000002f844d714a0, C4<0>, C4<0>, C4<0>;
L_000002f844dc6be0 .functor AND 1, L_000002f844dc7740, L_000002f844d71d60, C4<1>, C4<1>;
L_000002f844dc6e10 .functor OR 1, L_000002f844dc6ef0, L_000002f844dc6be0, C4<0>, C4<0>;
L_000002f844dc7dd0 .functor AND 1, L_000002f844d71040, L_000002f844d71d60, C4<1>, C4<1>;
L_000002f844dc7660 .functor OR 1, L_000002f844dc6e10, L_000002f844dc7dd0, C4<0>, C4<0>;
L_000002f844dc7e40 .functor XOR 1, L_000002f844d714a0, L_000002f844d71040, C4<0>, C4<0>;
L_000002f844dc6cc0 .functor XOR 1, L_000002f844dc7e40, L_000002f844d71d60, C4<0>, C4<0>;
v000002f844c21110_0 .net "Debe", 0 0, L_000002f844dc7660;  1 drivers
v000002f844c1f9f0_0 .net "Din", 0 0, L_000002f844d71d60;  1 drivers
v000002f844c20b70_0 .net "Dout", 0 0, L_000002f844dc6cc0;  1 drivers
v000002f844c1fd10_0 .net "Ri", 0 0, L_000002f844d71040;  1 drivers
v000002f844c20170_0 .net "Si", 0 0, L_000002f844d714a0;  1 drivers
v000002f844c20c10_0 .net *"_ivl_0", 0 0, L_000002f844dc7ac0;  1 drivers
v000002f844c20d50_0 .net *"_ivl_10", 0 0, L_000002f844dc7dd0;  1 drivers
v000002f844c20f30_0 .net *"_ivl_14", 0 0, L_000002f844dc7e40;  1 drivers
v000002f844c1f3b0_0 .net *"_ivl_2", 0 0, L_000002f844dc6ef0;  1 drivers
v000002f844c21070_0 .net *"_ivl_4", 0 0, L_000002f844dc7740;  1 drivers
v000002f844c1f450_0 .net *"_ivl_6", 0 0, L_000002f844dc6be0;  1 drivers
v000002f844c21250_0 .net *"_ivl_8", 0 0, L_000002f844dc6e10;  1 drivers
S_000002f844c024b0 .scope module, "rounder" "RoundNearestEven" 5 201, 6 22 0, S_000002f844bf8fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000002f844b20e30 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000002f844b20e68 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000002f844b20ea0 .param/l "FSIZE" 0 6 22, +C4<00000000000000000000000000001110>;
P_000002f844b20ed8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000002f844dca300 .functor NOT 1, L_000002f844d70140, C4<0>, C4<0>, C4<0>;
L_000002f844dc90a0 .functor OR 1, L_000002f844d723a0, L_000002f844d71220, C4<0>, C4<0>;
L_000002f844dc8850 .functor AND 1, L_000002f844d71180, L_000002f844dc90a0, C4<1>, C4<1>;
v000002f844c212f0_0 .net *"_ivl_11", 9 0, L_000002f844d72440;  1 drivers
v000002f844c22830_0 .net *"_ivl_12", 23 0, L_000002f844d70500;  1 drivers
L_000002f844cbf7c8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844c23050_0 .net *"_ivl_15", 13 0, L_000002f844cbf7c8;  1 drivers
v000002f844c21f70_0 .net *"_ivl_17", 0 0, L_000002f844d71220;  1 drivers
v000002f844c22510_0 .net *"_ivl_19", 0 0, L_000002f844dc90a0;  1 drivers
v000002f844c23cd0_0 .net *"_ivl_21", 0 0, L_000002f844dc8850;  1 drivers
L_000002f844cbf810 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002f844c237d0_0 .net/2u *"_ivl_22", 23 0, L_000002f844cbf810;  1 drivers
L_000002f844cbf858 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844c22650_0 .net/2u *"_ivl_24", 23 0, L_000002f844cbf858;  1 drivers
v000002f844c21cf0_0 .net *"_ivl_26", 23 0, L_000002f844d708c0;  1 drivers
v000002f844c230f0_0 .net *"_ivl_3", 3 0, L_000002f844d728a0;  1 drivers
v000002f844c226f0_0 .net *"_ivl_33", 0 0, L_000002f844d706e0;  1 drivers
v000002f844c21d90_0 .net *"_ivl_34", 7 0, L_000002f844d70960;  1 drivers
L_000002f844cbf8a0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000002f844c22290_0 .net *"_ivl_37", 6 0, L_000002f844cbf8a0;  1 drivers
v000002f844c23730_0 .net *"_ivl_7", 0 0, L_000002f844d70140;  1 drivers
v000002f844c22010_0 .net "boolean", 0 0, L_000002f844d723a0;  1 drivers
v000002f844c21c50_0 .net "exp", 7 0, L_000002f844d70320;  alias, 1 drivers
v000002f844c23190_0 .net "exp_round", 7 0, L_000002f844d73840;  alias, 1 drivers
v000002f844c239b0_0 .net "guard", 0 0, L_000002f844d71180;  1 drivers
v000002f844c232d0_0 .net "is_even", 0 0, L_000002f844dca300;  1 drivers
v000002f844c23550_0 .net "ms", 14 0, L_000002f844d72f80;  1 drivers
v000002f844c23af0_0 .net "ms_round", 22 0, L_000002f844d705a0;  alias, 1 drivers
v000002f844c22dd0_0 .net "temp", 23 0, L_000002f844d726c0;  1 drivers
L_000002f844d71180 .part L_000002f844d72f80, 4, 1;
L_000002f844d728a0 .part L_000002f844d72f80, 0, 4;
L_000002f844d723a0 .reduce/or L_000002f844d728a0;
L_000002f844d70140 .part L_000002f844d72f80, 5, 1;
L_000002f844d72440 .part L_000002f844d72f80, 5, 10;
L_000002f844d70500 .concat [ 10 14 0 0], L_000002f844d72440, L_000002f844cbf7c8;
L_000002f844d71220 .reduce/nor L_000002f844dca300;
L_000002f844d708c0 .functor MUXZ 24, L_000002f844cbf858, L_000002f844cbf810, L_000002f844dc8850, C4<>;
L_000002f844d726c0 .arith/sum 24, L_000002f844d70500, L_000002f844d708c0;
L_000002f844d705a0 .part L_000002f844d726c0, 0, 23;
L_000002f844d706e0 .part L_000002f844d726c0, 23, 1;
L_000002f844d70960 .concat [ 1 7 0 0], L_000002f844d706e0, L_000002f844cbf8a0;
L_000002f844d73840 .arith/sum 8, L_000002f844d70320, L_000002f844d70960;
S_000002f844c02e10 .scope module, "sub_exp" "RestaExp_sum" 5 187, 5 19 0, S_000002f844bf8fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000002f844bfb620 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000002f844bfb658 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000002f844bfb690 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000002f844c25170_0 .net "Debe", 8 0, L_000002f844d71cc0;  1 drivers
v000002f844c249f0_0 .net "F", 7 0, L_000002f844d710e0;  alias, 1 drivers
v000002f844c24a90_0 .net "R", 7 0, L_000002f844d71e00;  alias, 1 drivers
v000002f844c26110_0 .net "S", 7 0, L_000002f844d668c0;  alias, 1 drivers
L_000002f844cbf6f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844c25210_0 .net/2u *"_ivl_60", 0 0, L_000002f844cbf6f0;  1 drivers
L_000002f844d70640 .part L_000002f844d668c0, 0, 1;
L_000002f844d712c0 .part L_000002f844d71e00, 0, 1;
L_000002f844d71900 .part L_000002f844d71cc0, 0, 1;
L_000002f844d70c80 .part L_000002f844d668c0, 1, 1;
L_000002f844d70460 .part L_000002f844d71e00, 1, 1;
L_000002f844d724e0 .part L_000002f844d71cc0, 1, 1;
L_000002f844d70280 .part L_000002f844d668c0, 2, 1;
L_000002f844d71ea0 .part L_000002f844d71e00, 2, 1;
L_000002f844d70780 .part L_000002f844d71cc0, 2, 1;
L_000002f844d719a0 .part L_000002f844d668c0, 3, 1;
L_000002f844d71360 .part L_000002f844d71e00, 3, 1;
L_000002f844d71720 .part L_000002f844d71cc0, 3, 1;
L_000002f844d70aa0 .part L_000002f844d668c0, 4, 1;
L_000002f844d71f40 .part L_000002f844d71e00, 4, 1;
L_000002f844d70fa0 .part L_000002f844d71cc0, 4, 1;
L_000002f844d72300 .part L_000002f844d668c0, 5, 1;
L_000002f844d70dc0 .part L_000002f844d71e00, 5, 1;
L_000002f844d70e60 .part L_000002f844d71cc0, 5, 1;
L_000002f844d70be0 .part L_000002f844d668c0, 6, 1;
L_000002f844d70a00 .part L_000002f844d71e00, 6, 1;
L_000002f844d717c0 .part L_000002f844d71cc0, 6, 1;
L_000002f844d70820 .part L_000002f844d668c0, 7, 1;
L_000002f844d71400 .part L_000002f844d71e00, 7, 1;
L_000002f844d71a40 .part L_000002f844d71cc0, 7, 1;
LS_000002f844d710e0_0_0 .concat8 [ 1 1 1 1], L_000002f844dc8230, L_000002f844dc84d0, L_000002f844dc9960, L_000002f844dc9490;
LS_000002f844d710e0_0_4 .concat8 [ 1 1 1 1], L_000002f844dc91f0, L_000002f844dc8f50, L_000002f844dc9d50, L_000002f844dca290;
L_000002f844d710e0 .concat8 [ 4 4 0 0], LS_000002f844d710e0_0_0, LS_000002f844d710e0_0_4;
LS_000002f844d71cc0_0_0 .concat8 [ 1 1 1 1], L_000002f844cbf6f0, L_000002f844dc85b0, L_000002f844dc8310, L_000002f844dc93b0;
LS_000002f844d71cc0_0_4 .concat8 [ 1 1 1 1], L_000002f844dc9880, L_000002f844dc9ab0, L_000002f844dc99d0, L_000002f844dc9650;
LS_000002f844d71cc0_0_8 .concat8 [ 1 0 0 0], L_000002f844dc96c0;
L_000002f844d71cc0 .concat8 [ 4 4 1 0], LS_000002f844d71cc0_0_0, LS_000002f844d71cc0_0_4, LS_000002f844d71cc0_0_8;
S_000002f844c003e0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000002f844c02e10;
 .timescale -9 -12;
P_000002f844a48830 .param/l "i" 0 5 28, +C4<00>;
S_000002f844c016a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c003e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844dc8070 .functor NOT 1, L_000002f844d70640, C4<0>, C4<0>, C4<0>;
L_000002f844dc74a0 .functor AND 1, L_000002f844dc8070, L_000002f844d712c0, C4<1>, C4<1>;
L_000002f844dc7350 .functor NOT 1, L_000002f844d70640, C4<0>, C4<0>, C4<0>;
L_000002f844dc6e80 .functor AND 1, L_000002f844dc7350, L_000002f844d71900, C4<1>, C4<1>;
L_000002f844dc7510 .functor OR 1, L_000002f844dc74a0, L_000002f844dc6e80, C4<0>, C4<0>;
L_000002f844dc79e0 .functor AND 1, L_000002f844d712c0, L_000002f844d71900, C4<1>, C4<1>;
L_000002f844dc85b0 .functor OR 1, L_000002f844dc7510, L_000002f844dc79e0, C4<0>, C4<0>;
L_000002f844dc7f90 .functor XOR 1, L_000002f844d70640, L_000002f844d712c0, C4<0>, C4<0>;
L_000002f844dc8230 .functor XOR 1, L_000002f844dc7f90, L_000002f844d71900, C4<0>, C4<0>;
v000002f844c22470_0 .net "Debe", 0 0, L_000002f844dc85b0;  1 drivers
v000002f844c225b0_0 .net "Din", 0 0, L_000002f844d71900;  1 drivers
v000002f844c234b0_0 .net "Dout", 0 0, L_000002f844dc8230;  1 drivers
v000002f844c22790_0 .net "Ri", 0 0, L_000002f844d712c0;  1 drivers
v000002f844c220b0_0 .net "Si", 0 0, L_000002f844d70640;  1 drivers
v000002f844c22ab0_0 .net *"_ivl_0", 0 0, L_000002f844dc8070;  1 drivers
v000002f844c223d0_0 .net *"_ivl_10", 0 0, L_000002f844dc79e0;  1 drivers
v000002f844c228d0_0 .net *"_ivl_14", 0 0, L_000002f844dc7f90;  1 drivers
v000002f844c21e30_0 .net *"_ivl_2", 0 0, L_000002f844dc74a0;  1 drivers
v000002f844c23230_0 .net *"_ivl_4", 0 0, L_000002f844dc7350;  1 drivers
v000002f844c22b50_0 .net *"_ivl_6", 0 0, L_000002f844dc6e80;  1 drivers
v000002f844c23a50_0 .net *"_ivl_8", 0 0, L_000002f844dc7510;  1 drivers
S_000002f844c00d40 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000002f844c02e10;
 .timescale -9 -12;
P_000002f844a482b0 .param/l "i" 0 5 28, +C4<01>;
S_000002f844c02320 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c00d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844dc7a50 .functor NOT 1, L_000002f844d70c80, C4<0>, C4<0>, C4<0>;
L_000002f844dc80e0 .functor AND 1, L_000002f844dc7a50, L_000002f844d70460, C4<1>, C4<1>;
L_000002f844dc8770 .functor NOT 1, L_000002f844d70c80, C4<0>, C4<0>, C4<0>;
L_000002f844dc8150 .functor AND 1, L_000002f844dc8770, L_000002f844d724e0, C4<1>, C4<1>;
L_000002f844dc82a0 .functor OR 1, L_000002f844dc80e0, L_000002f844dc8150, C4<0>, C4<0>;
L_000002f844dc8620 .functor AND 1, L_000002f844d70460, L_000002f844d724e0, C4<1>, C4<1>;
L_000002f844dc8310 .functor OR 1, L_000002f844dc82a0, L_000002f844dc8620, C4<0>, C4<0>;
L_000002f844dc8460 .functor XOR 1, L_000002f844d70c80, L_000002f844d70460, C4<0>, C4<0>;
L_000002f844dc84d0 .functor XOR 1, L_000002f844dc8460, L_000002f844d724e0, C4<0>, C4<0>;
v000002f844c22970_0 .net "Debe", 0 0, L_000002f844dc8310;  1 drivers
v000002f844c22fb0_0 .net "Din", 0 0, L_000002f844d724e0;  1 drivers
v000002f844c24090_0 .net "Dout", 0 0, L_000002f844dc84d0;  1 drivers
v000002f844c22a10_0 .net "Ri", 0 0, L_000002f844d70460;  1 drivers
v000002f844c23870_0 .net "Si", 0 0, L_000002f844d70c80;  1 drivers
v000002f844c22e70_0 .net *"_ivl_0", 0 0, L_000002f844dc7a50;  1 drivers
v000002f844c21ed0_0 .net *"_ivl_10", 0 0, L_000002f844dc8620;  1 drivers
v000002f844c23c30_0 .net *"_ivl_14", 0 0, L_000002f844dc8460;  1 drivers
v000002f844c22150_0 .net *"_ivl_2", 0 0, L_000002f844dc80e0;  1 drivers
v000002f844c23d70_0 .net *"_ivl_4", 0 0, L_000002f844dc8770;  1 drivers
v000002f844c22f10_0 .net *"_ivl_6", 0 0, L_000002f844dc8150;  1 drivers
v000002f844c221f0_0 .net *"_ivl_8", 0 0, L_000002f844dc82a0;  1 drivers
S_000002f844c027d0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000002f844c02e10;
 .timescale -9 -12;
P_000002f844a48970 .param/l "i" 0 5 28, +C4<010>;
S_000002f844c000c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c027d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844dc8690 .functor NOT 1, L_000002f844d70280, C4<0>, C4<0>, C4<0>;
L_000002f844dc8700 .functor AND 1, L_000002f844dc8690, L_000002f844d71ea0, C4<1>, C4<1>;
L_000002f844dc6d30 .functor NOT 1, L_000002f844d70280, C4<0>, C4<0>, C4<0>;
L_000002f844dc9f10 .functor AND 1, L_000002f844dc6d30, L_000002f844d70780, C4<1>, C4<1>;
L_000002f844dc8b60 .functor OR 1, L_000002f844dc8700, L_000002f844dc9f10, C4<0>, C4<0>;
L_000002f844dc9180 .functor AND 1, L_000002f844d71ea0, L_000002f844d70780, C4<1>, C4<1>;
L_000002f844dc93b0 .functor OR 1, L_000002f844dc8b60, L_000002f844dc9180, C4<0>, C4<0>;
L_000002f844dc9b90 .functor XOR 1, L_000002f844d70280, L_000002f844d71ea0, C4<0>, C4<0>;
L_000002f844dc9960 .functor XOR 1, L_000002f844dc9b90, L_000002f844d70780, C4<0>, C4<0>;
v000002f844c22330_0 .net "Debe", 0 0, L_000002f844dc93b0;  1 drivers
v000002f844c21930_0 .net "Din", 0 0, L_000002f844d70780;  1 drivers
v000002f844c22bf0_0 .net "Dout", 0 0, L_000002f844dc9960;  1 drivers
v000002f844c23370_0 .net "Ri", 0 0, L_000002f844d71ea0;  1 drivers
v000002f844c22c90_0 .net "Si", 0 0, L_000002f844d70280;  1 drivers
v000002f844c22d30_0 .net *"_ivl_0", 0 0, L_000002f844dc8690;  1 drivers
v000002f844c23410_0 .net *"_ivl_10", 0 0, L_000002f844dc9180;  1 drivers
v000002f844c23ff0_0 .net *"_ivl_14", 0 0, L_000002f844dc9b90;  1 drivers
v000002f844c235f0_0 .net *"_ivl_2", 0 0, L_000002f844dc8700;  1 drivers
v000002f844c23690_0 .net *"_ivl_4", 0 0, L_000002f844dc6d30;  1 drivers
v000002f844c23910_0 .net *"_ivl_6", 0 0, L_000002f844dc9f10;  1 drivers
v000002f844c23b90_0 .net *"_ivl_8", 0 0, L_000002f844dc8b60;  1 drivers
S_000002f844c01b50 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000002f844c02e10;
 .timescale -9 -12;
P_000002f844a489b0 .param/l "i" 0 5 28, +C4<011>;
S_000002f844c03a90 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c01b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844dc9420 .functor NOT 1, L_000002f844d719a0, C4<0>, C4<0>, C4<0>;
L_000002f844dc8cb0 .functor AND 1, L_000002f844dc9420, L_000002f844d71360, C4<1>, C4<1>;
L_000002f844dc9730 .functor NOT 1, L_000002f844d719a0, C4<0>, C4<0>, C4<0>;
L_000002f844dc8bd0 .functor AND 1, L_000002f844dc9730, L_000002f844d71720, C4<1>, C4<1>;
L_000002f844dc9570 .functor OR 1, L_000002f844dc8cb0, L_000002f844dc8bd0, C4<0>, C4<0>;
L_000002f844dca140 .functor AND 1, L_000002f844d71360, L_000002f844d71720, C4<1>, C4<1>;
L_000002f844dc9880 .functor OR 1, L_000002f844dc9570, L_000002f844dca140, C4<0>, C4<0>;
L_000002f844dc9340 .functor XOR 1, L_000002f844d719a0, L_000002f844d71360, C4<0>, C4<0>;
L_000002f844dc9490 .functor XOR 1, L_000002f844dc9340, L_000002f844d71720, C4<0>, C4<0>;
v000002f844c23e10_0 .net "Debe", 0 0, L_000002f844dc9880;  1 drivers
v000002f844c23eb0_0 .net "Din", 0 0, L_000002f844d71720;  1 drivers
v000002f844c23f50_0 .net "Dout", 0 0, L_000002f844dc9490;  1 drivers
v000002f844c219d0_0 .net "Ri", 0 0, L_000002f844d71360;  1 drivers
v000002f844c21a70_0 .net "Si", 0 0, L_000002f844d719a0;  1 drivers
v000002f844c21b10_0 .net *"_ivl_0", 0 0, L_000002f844dc9420;  1 drivers
v000002f844c21bb0_0 .net *"_ivl_10", 0 0, L_000002f844dca140;  1 drivers
v000002f844c26750_0 .net *"_ivl_14", 0 0, L_000002f844dc9340;  1 drivers
v000002f844c25d50_0 .net *"_ivl_2", 0 0, L_000002f844dc8cb0;  1 drivers
v000002f844c24c70_0 .net *"_ivl_4", 0 0, L_000002f844dc9730;  1 drivers
v000002f844c24d10_0 .net *"_ivl_6", 0 0, L_000002f844dc8bd0;  1 drivers
v000002f844c25cb0_0 .net *"_ivl_8", 0 0, L_000002f844dc9570;  1 drivers
S_000002f844c02fa0 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000002f844c02e10;
 .timescale -9 -12;
P_000002f844a48cb0 .param/l "i" 0 5 28, +C4<0100>;
S_000002f844c00700 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c02fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844dc8a80 .functor NOT 1, L_000002f844d70aa0, C4<0>, C4<0>, C4<0>;
L_000002f844dca370 .functor AND 1, L_000002f844dc8a80, L_000002f844d71f40, C4<1>, C4<1>;
L_000002f844dc98f0 .functor NOT 1, L_000002f844d70aa0, C4<0>, C4<0>, C4<0>;
L_000002f844dc9c00 .functor AND 1, L_000002f844dc98f0, L_000002f844d70fa0, C4<1>, C4<1>;
L_000002f844dca1b0 .functor OR 1, L_000002f844dca370, L_000002f844dc9c00, C4<0>, C4<0>;
L_000002f844dc9e30 .functor AND 1, L_000002f844d71f40, L_000002f844d70fa0, C4<1>, C4<1>;
L_000002f844dc9ab0 .functor OR 1, L_000002f844dca1b0, L_000002f844dc9e30, C4<0>, C4<0>;
L_000002f844dc9260 .functor XOR 1, L_000002f844d70aa0, L_000002f844d71f40, C4<0>, C4<0>;
L_000002f844dc91f0 .functor XOR 1, L_000002f844dc9260, L_000002f844d70fa0, C4<0>, C4<0>;
v000002f844c243b0_0 .net "Debe", 0 0, L_000002f844dc9ab0;  1 drivers
v000002f844c253f0_0 .net "Din", 0 0, L_000002f844d70fa0;  1 drivers
v000002f844c25710_0 .net "Dout", 0 0, L_000002f844dc91f0;  1 drivers
v000002f844c241d0_0 .net "Ri", 0 0, L_000002f844d71f40;  1 drivers
v000002f844c25b70_0 .net "Si", 0 0, L_000002f844d70aa0;  1 drivers
v000002f844c24950_0 .net *"_ivl_0", 0 0, L_000002f844dc8a80;  1 drivers
v000002f844c24310_0 .net *"_ivl_10", 0 0, L_000002f844dc9e30;  1 drivers
v000002f844c25c10_0 .net *"_ivl_14", 0 0, L_000002f844dc9260;  1 drivers
v000002f844c262f0_0 .net *"_ivl_2", 0 0, L_000002f844dca370;  1 drivers
v000002f844c24bd0_0 .net *"_ivl_4", 0 0, L_000002f844dc98f0;  1 drivers
v000002f844c257b0_0 .net *"_ivl_6", 0 0, L_000002f844dc9c00;  1 drivers
v000002f844c26890_0 .net *"_ivl_8", 0 0, L_000002f844dca1b0;  1 drivers
S_000002f844c01830 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000002f844c02e10;
 .timescale -9 -12;
P_000002f844a49570 .param/l "i" 0 5 28, +C4<0101>;
S_000002f844c00890 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c01830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844dc97a0 .functor NOT 1, L_000002f844d72300, C4<0>, C4<0>, C4<0>;
L_000002f844dc9a40 .functor AND 1, L_000002f844dc97a0, L_000002f844d70dc0, C4<1>, C4<1>;
L_000002f844dca0d0 .functor NOT 1, L_000002f844d72300, C4<0>, C4<0>, C4<0>;
L_000002f844dca220 .functor AND 1, L_000002f844dca0d0, L_000002f844d70e60, C4<1>, C4<1>;
L_000002f844dc9810 .functor OR 1, L_000002f844dc9a40, L_000002f844dca220, C4<0>, C4<0>;
L_000002f844dc9500 .functor AND 1, L_000002f844d70dc0, L_000002f844d70e60, C4<1>, C4<1>;
L_000002f844dc99d0 .functor OR 1, L_000002f844dc9810, L_000002f844dc9500, C4<0>, C4<0>;
L_000002f844dc8d20 .functor XOR 1, L_000002f844d72300, L_000002f844d70dc0, C4<0>, C4<0>;
L_000002f844dc8f50 .functor XOR 1, L_000002f844dc8d20, L_000002f844d70e60, C4<0>, C4<0>;
v000002f844c26430_0 .net "Debe", 0 0, L_000002f844dc99d0;  1 drivers
v000002f844c255d0_0 .net "Din", 0 0, L_000002f844d70e60;  1 drivers
v000002f844c24630_0 .net "Dout", 0 0, L_000002f844dc8f50;  1 drivers
v000002f844c264d0_0 .net "Ri", 0 0, L_000002f844d70dc0;  1 drivers
v000002f844c252b0_0 .net "Si", 0 0, L_000002f844d72300;  1 drivers
v000002f844c258f0_0 .net *"_ivl_0", 0 0, L_000002f844dc97a0;  1 drivers
v000002f844c24130_0 .net *"_ivl_10", 0 0, L_000002f844dc9500;  1 drivers
v000002f844c25f30_0 .net *"_ivl_14", 0 0, L_000002f844dc8d20;  1 drivers
v000002f844c24270_0 .net *"_ivl_2", 0 0, L_000002f844dc9a40;  1 drivers
v000002f844c25df0_0 .net *"_ivl_4", 0 0, L_000002f844dca0d0;  1 drivers
v000002f844c25e90_0 .net *"_ivl_6", 0 0, L_000002f844dca220;  1 drivers
v000002f844c246d0_0 .net *"_ivl_8", 0 0, L_000002f844dc9810;  1 drivers
S_000002f844c02960 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000002f844c02e10;
 .timescale -9 -12;
P_000002f844a49b30 .param/l "i" 0 5 28, +C4<0110>;
S_000002f844c019c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c02960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844dc8c40 .functor NOT 1, L_000002f844d70be0, C4<0>, C4<0>, C4<0>;
L_000002f844dc9b20 .functor AND 1, L_000002f844dc8c40, L_000002f844d70a00, C4<1>, C4<1>;
L_000002f844dc95e0 .functor NOT 1, L_000002f844d70be0, C4<0>, C4<0>, C4<0>;
L_000002f844dc9c70 .functor AND 1, L_000002f844dc95e0, L_000002f844d717c0, C4<1>, C4<1>;
L_000002f844dc9ce0 .functor OR 1, L_000002f844dc9b20, L_000002f844dc9c70, C4<0>, C4<0>;
L_000002f844dc8fc0 .functor AND 1, L_000002f844d70a00, L_000002f844d717c0, C4<1>, C4<1>;
L_000002f844dc9650 .functor OR 1, L_000002f844dc9ce0, L_000002f844dc8fc0, C4<0>, C4<0>;
L_000002f844dc87e0 .functor XOR 1, L_000002f844d70be0, L_000002f844d70a00, C4<0>, C4<0>;
L_000002f844dc9d50 .functor XOR 1, L_000002f844dc87e0, L_000002f844d717c0, C4<0>, C4<0>;
v000002f844c266b0_0 .net "Debe", 0 0, L_000002f844dc9650;  1 drivers
v000002f844c24450_0 .net "Din", 0 0, L_000002f844d717c0;  1 drivers
v000002f844c25850_0 .net "Dout", 0 0, L_000002f844dc9d50;  1 drivers
v000002f844c244f0_0 .net "Ri", 0 0, L_000002f844d70a00;  1 drivers
v000002f844c24590_0 .net "Si", 0 0, L_000002f844d70be0;  1 drivers
v000002f844c25490_0 .net *"_ivl_0", 0 0, L_000002f844dc8c40;  1 drivers
v000002f844c24f90_0 .net *"_ivl_10", 0 0, L_000002f844dc8fc0;  1 drivers
v000002f844c24db0_0 .net *"_ivl_14", 0 0, L_000002f844dc87e0;  1 drivers
v000002f844c25a30_0 .net *"_ivl_2", 0 0, L_000002f844dc9b20;  1 drivers
v000002f844c24770_0 .net *"_ivl_4", 0 0, L_000002f844dc95e0;  1 drivers
v000002f844c25990_0 .net *"_ivl_6", 0 0, L_000002f844dc9c70;  1 drivers
v000002f844c25350_0 .net *"_ivl_8", 0 0, L_000002f844dc9ce0;  1 drivers
S_000002f844c00ed0 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000002f844c02e10;
 .timescale -9 -12;
P_000002f844a49630 .param/l "i" 0 5 28, +C4<0111>;
S_000002f844c02640 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c00ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844dc92d0 .functor NOT 1, L_000002f844d70820, C4<0>, C4<0>, C4<0>;
L_000002f844dc9ea0 .functor AND 1, L_000002f844dc92d0, L_000002f844d71400, C4<1>, C4<1>;
L_000002f844dc9030 .functor NOT 1, L_000002f844d70820, C4<0>, C4<0>, C4<0>;
L_000002f844dc8e70 .functor AND 1, L_000002f844dc9030, L_000002f844d71a40, C4<1>, C4<1>;
L_000002f844dc9dc0 .functor OR 1, L_000002f844dc9ea0, L_000002f844dc8e70, C4<0>, C4<0>;
L_000002f844dc9f80 .functor AND 1, L_000002f844d71400, L_000002f844d71a40, C4<1>, C4<1>;
L_000002f844dc96c0 .functor OR 1, L_000002f844dc9dc0, L_000002f844dc9f80, C4<0>, C4<0>;
L_000002f844dc9ff0 .functor XOR 1, L_000002f844d70820, L_000002f844d71400, C4<0>, C4<0>;
L_000002f844dca290 .functor XOR 1, L_000002f844dc9ff0, L_000002f844d71a40, C4<0>, C4<0>;
v000002f844c24e50_0 .net "Debe", 0 0, L_000002f844dc96c0;  1 drivers
v000002f844c25530_0 .net "Din", 0 0, L_000002f844d71a40;  1 drivers
v000002f844c25670_0 .net "Dout", 0 0, L_000002f844dca290;  1 drivers
v000002f844c24810_0 .net "Ri", 0 0, L_000002f844d71400;  1 drivers
v000002f844c25fd0_0 .net "Si", 0 0, L_000002f844d70820;  1 drivers
v000002f844c248b0_0 .net *"_ivl_0", 0 0, L_000002f844dc92d0;  1 drivers
v000002f844c261b0_0 .net *"_ivl_10", 0 0, L_000002f844dc9f80;  1 drivers
v000002f844c24ef0_0 .net *"_ivl_14", 0 0, L_000002f844dc9ff0;  1 drivers
v000002f844c25ad0_0 .net *"_ivl_2", 0 0, L_000002f844dc9ea0;  1 drivers
v000002f844c26070_0 .net *"_ivl_4", 0 0, L_000002f844dc9030;  1 drivers
v000002f844c250d0_0 .net *"_ivl_6", 0 0, L_000002f844dc8e70;  1 drivers
v000002f844c25030_0 .net *"_ivl_8", 0 0, L_000002f844dc9dc0;  1 drivers
S_000002f844c01380 .scope module, "sm" "SumMantisa" 5 291, 5 81 0, S_000002f844bf84e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "S";
    .port_info 1 /INPUT 24 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_000002f844bfb200 .param/l "BS" 0 5 81, +C4<00000000000000000000000000011111>;
P_000002f844bfb238 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000111>;
P_000002f844bfb270 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000010110>;
L_000002f844d89e80 .functor BUFZ 23, L_000002f844d6a100, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000002f844d8ac80 .functor BUFZ 8, L_000002f844d6a9c0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002f844c138d0_0 .net "A", 24 0, L_000002f844d6aba0;  1 drivers
v000002f844c14870_0 .net "B", 24 0, L_000002f844d6a4c0;  1 drivers
v000002f844c13830_0 .net "C", 25 0, L_000002f844d6b000;  1 drivers
v000002f844c12c50_0 .net "ExpIn", 7 0, L_000002f844d668c0;  alias, 1 drivers
v000002f844c140f0_0 .net "ExpOut", 7 0, L_000002f844d8ac80;  alias, 1 drivers
v000002f844c149b0_0 .net "F", 22 0, L_000002f844d89e80;  alias, 1 drivers
v000002f844c12cf0_0 .net "R", 23 0, L_000002f844d63a80;  alias, 1 drivers
v000002f844c13b50_0 .net "S", 23 0, L_000002f844d65380;  alias, 1 drivers
L_000002f844cbf390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844c145f0_0 .net/2u *"_ivl_183", 0 0, L_000002f844cbf390;  1 drivers
v000002f844c14910_0 .net *"_ivl_188", 22 0, L_000002f844d69ca0;  1 drivers
v000002f844c144b0_0 .net *"_ivl_190", 0 0, L_000002f844d68f80;  1 drivers
v000002f844c14690_0 .net *"_ivl_192", 0 0, L_000002f844d6b0a0;  1 drivers
L_000002f844cbf3d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002f844c13970_0 .net/2u *"_ivl_193", 1 0, L_000002f844cbf3d8;  1 drivers
v000002f844c14d70_0 .net *"_ivl_195", 27 0, L_000002f844d68da0;  1 drivers
v000002f844c13fb0_0 .net *"_ivl_197", 30 0, L_000002f844d6a060;  1 drivers
L_000002f844cbf420 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002f844c12e30_0 .net *"_ivl_200", 2 0, L_000002f844cbf420;  1 drivers
v000002f844c130b0_0 .net *"_ivl_202", 22 0, L_000002f844d69980;  1 drivers
v000002f844c13150_0 .net *"_ivl_204", 0 0, L_000002f844d695c0;  1 drivers
L_000002f844cbf468 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002f844c13ab0_0 .net/2u *"_ivl_205", 2 0, L_000002f844cbf468;  1 drivers
v000002f844c133d0_0 .net *"_ivl_207", 27 0, L_000002f844d69fc0;  1 drivers
v000002f844c13a10_0 .net *"_ivl_209", 30 0, L_000002f844d690c0;  1 drivers
L_000002f844cbf4b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002f844c12d90_0 .net *"_ivl_212", 2 0, L_000002f844cbf4b0;  1 drivers
L_000002f844cbf4f8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000002f844c14a50_0 .net/2u *"_ivl_215", 7 0, L_000002f844cbf4f8;  1 drivers
v000002f844c13bf0_0 .net *"_ivl_217", 7 0, L_000002f844d68c60;  1 drivers
v000002f844c14050_0 .net "carry", 0 0, L_000002f844d68bc0;  1 drivers
v000002f844c14190_0 .net "exp_for_round", 7 0, L_000002f844d689e0;  1 drivers
v000002f844c129d0_0 .net "exp_rounded", 7 0, L_000002f844d6a9c0;  1 drivers
v000002f844c14c30_0 .net "frac_rounded", 22 0, L_000002f844d6a100;  1 drivers
v000002f844c13470_0 .net "guard_R", 0 0, L_000002f844d63f80;  alias, 1 drivers
v000002f844c12b10_0 .net "guard_S", 0 0, L_000002f844d63bc0;  alias, 1 drivers
v000002f844c14230_0 .net "ms_for_round", 30 0, L_000002f844d6a1a0;  1 drivers
v000002f844c142d0_0 .net "sticky_for_round", 0 0, L_000002f844d85c70;  alias, 1 drivers
v000002f844c13e70_0 .net "sum_bits", 24 0, L_000002f844d69840;  1 drivers
L_000002f844d670e0 .part L_000002f844d6aba0, 0, 1;
L_000002f844d67e00 .part L_000002f844d6a4c0, 0, 1;
L_000002f844d68120 .part L_000002f844d6b000, 0, 1;
L_000002f844d66d20 .part L_000002f844d6aba0, 1, 1;
L_000002f844d68260 .part L_000002f844d6a4c0, 1, 1;
L_000002f844d661e0 .part L_000002f844d6b000, 1, 1;
L_000002f844d67a40 .part L_000002f844d6aba0, 2, 1;
L_000002f844d68300 .part L_000002f844d6a4c0, 2, 1;
L_000002f844d66c80 .part L_000002f844d6b000, 2, 1;
L_000002f844d66a00 .part L_000002f844d6aba0, 3, 1;
L_000002f844d67040 .part L_000002f844d6a4c0, 3, 1;
L_000002f844d66fa0 .part L_000002f844d6b000, 3, 1;
L_000002f844d67220 .part L_000002f844d6aba0, 4, 1;
L_000002f844d67f40 .part L_000002f844d6a4c0, 4, 1;
L_000002f844d67680 .part L_000002f844d6b000, 4, 1;
L_000002f844d67c20 .part L_000002f844d6aba0, 5, 1;
L_000002f844d66960 .part L_000002f844d6a4c0, 5, 1;
L_000002f844d66280 .part L_000002f844d6b000, 5, 1;
L_000002f844d67ae0 .part L_000002f844d6aba0, 6, 1;
L_000002f844d663c0 .part L_000002f844d6a4c0, 6, 1;
L_000002f844d66820 .part L_000002f844d6b000, 6, 1;
L_000002f844d67900 .part L_000002f844d6aba0, 7, 1;
L_000002f844d68080 .part L_000002f844d6a4c0, 7, 1;
L_000002f844d672c0 .part L_000002f844d6b000, 7, 1;
L_000002f844d683a0 .part L_000002f844d6aba0, 8, 1;
L_000002f844d67fe0 .part L_000002f844d6a4c0, 8, 1;
L_000002f844d67cc0 .part L_000002f844d6b000, 8, 1;
L_000002f844d681c0 .part L_000002f844d6aba0, 9, 1;
L_000002f844d67860 .part L_000002f844d6a4c0, 9, 1;
L_000002f844d68440 .part L_000002f844d6b000, 9, 1;
L_000002f844d68580 .part L_000002f844d6aba0, 10, 1;
L_000002f844d68620 .part L_000002f844d6a4c0, 10, 1;
L_000002f844d666e0 .part L_000002f844d6b000, 10, 1;
L_000002f844d686c0 .part L_000002f844d6aba0, 11, 1;
L_000002f844d68800 .part L_000002f844d6a4c0, 11, 1;
L_000002f844d688a0 .part L_000002f844d6b000, 11, 1;
L_000002f844d66460 .part L_000002f844d6aba0, 12, 1;
L_000002f844d66f00 .part L_000002f844d6a4c0, 12, 1;
L_000002f844d66500 .part L_000002f844d6b000, 12, 1;
L_000002f844d66780 .part L_000002f844d6aba0, 13, 1;
L_000002f844d67360 .part L_000002f844d6a4c0, 13, 1;
L_000002f844d677c0 .part L_000002f844d6b000, 13, 1;
L_000002f844d67400 .part L_000002f844d6aba0, 14, 1;
L_000002f844d66aa0 .part L_000002f844d6a4c0, 14, 1;
L_000002f844d66b40 .part L_000002f844d6b000, 14, 1;
L_000002f844d66be0 .part L_000002f844d6aba0, 15, 1;
L_000002f844d674a0 .part L_000002f844d6a4c0, 15, 1;
L_000002f844d67540 .part L_000002f844d6b000, 15, 1;
L_000002f844d675e0 .part L_000002f844d6aba0, 16, 1;
L_000002f844d6ab00 .part L_000002f844d6a4c0, 16, 1;
L_000002f844d68ee0 .part L_000002f844d6b000, 16, 1;
L_000002f844d69f20 .part L_000002f844d6aba0, 17, 1;
L_000002f844d69480 .part L_000002f844d6a4c0, 17, 1;
L_000002f844d69700 .part L_000002f844d6b000, 17, 1;
L_000002f844d6a2e0 .part L_000002f844d6aba0, 18, 1;
L_000002f844d69520 .part L_000002f844d6a4c0, 18, 1;
L_000002f844d68940 .part L_000002f844d6b000, 18, 1;
L_000002f844d693e0 .part L_000002f844d6aba0, 19, 1;
L_000002f844d69340 .part L_000002f844d6a4c0, 19, 1;
L_000002f844d6a920 .part L_000002f844d6b000, 19, 1;
L_000002f844d697a0 .part L_000002f844d6aba0, 20, 1;
L_000002f844d692a0 .part L_000002f844d6a4c0, 20, 1;
L_000002f844d6aa60 .part L_000002f844d6b000, 20, 1;
L_000002f844d69c00 .part L_000002f844d6aba0, 21, 1;
L_000002f844d6ace0 .part L_000002f844d6a4c0, 21, 1;
L_000002f844d6a7e0 .part L_000002f844d6b000, 21, 1;
L_000002f844d69de0 .part L_000002f844d6aba0, 22, 1;
L_000002f844d68b20 .part L_000002f844d6a4c0, 22, 1;
L_000002f844d6ad80 .part L_000002f844d6b000, 22, 1;
L_000002f844d6ac40 .part L_000002f844d6aba0, 23, 1;
L_000002f844d6ae20 .part L_000002f844d6a4c0, 23, 1;
L_000002f844d6a600 .part L_000002f844d6b000, 23, 1;
L_000002f844d6aec0 .part L_000002f844d6aba0, 24, 1;
L_000002f844d6a880 .part L_000002f844d6a4c0, 24, 1;
L_000002f844d6af60 .part L_000002f844d6b000, 24, 1;
LS_000002f844d69840_0_0 .concat8 [ 1 1 1 1], L_000002f844d859d0, L_000002f844d84620, L_000002f844d85730, L_000002f844d85960;
LS_000002f844d69840_0_4 .concat8 [ 1 1 1 1], L_000002f844d85a40, L_000002f844d86450, L_000002f844d874f0, L_000002f844d86610;
LS_000002f844d69840_0_8 .concat8 [ 1 1 1 1], L_000002f844d879c0, L_000002f844d873a0, L_000002f844d87100, L_000002f844d87480;
LS_000002f844d69840_0_12 .concat8 [ 1 1 1 1], L_000002f844d86ae0, L_000002f844d87720, L_000002f844d887c0, L_000002f844d89080;
LS_000002f844d69840_0_16 .concat8 [ 1 1 1 1], L_000002f844d88c90, L_000002f844d88750, L_000002f844d88e50, L_000002f844d88bb0;
LS_000002f844d69840_0_20 .concat8 [ 1 1 1 1], L_000002f844d88440, L_000002f844d884b0, L_000002f844d87db0, L_000002f844d88130;
LS_000002f844d69840_0_24 .concat8 [ 1 0 0 0], L_000002f844d89da0;
LS_000002f844d69840_1_0 .concat8 [ 4 4 4 4], LS_000002f844d69840_0_0, LS_000002f844d69840_0_4, LS_000002f844d69840_0_8, LS_000002f844d69840_0_12;
LS_000002f844d69840_1_4 .concat8 [ 4 4 1 0], LS_000002f844d69840_0_16, LS_000002f844d69840_0_20, LS_000002f844d69840_0_24;
L_000002f844d69840 .concat8 [ 16 9 0 0], LS_000002f844d69840_1_0, LS_000002f844d69840_1_4;
L_000002f844d6aba0 .concat [ 1 24 0 0], L_000002f844d63bc0, L_000002f844d65380;
L_000002f844d6a4c0 .concat [ 1 24 0 0], L_000002f844d63f80, L_000002f844d63a80;
LS_000002f844d6b000_0_0 .concat8 [ 1 1 1 1], L_000002f844cbf390, L_000002f844d85260, L_000002f844d85650, L_000002f844d84b60;
LS_000002f844d6b000_0_4 .concat8 [ 1 1 1 1], L_000002f844d84e00, L_000002f844d85810, L_000002f844d84850, L_000002f844d87950;
LS_000002f844d6b000_0_8 .concat8 [ 1 1 1 1], L_000002f844d86c30, L_000002f844d87410, L_000002f844d86990, L_000002f844d866f0;
LS_000002f844d6b000_0_12 .concat8 [ 1 1 1 1], L_000002f844d86140, L_000002f844d86220, L_000002f844d87b10, L_000002f844d864c0;
LS_000002f844d6b000_0_16 .concat8 [ 1 1 1 1], L_000002f844d889f0, L_000002f844d897f0, L_000002f844d88c20, L_000002f844d882f0;
LS_000002f844d6b000_0_20 .concat8 [ 1 1 1 1], L_000002f844d88ec0, L_000002f844d87d40, L_000002f844d88de0, L_000002f844d89780;
LS_000002f844d6b000_0_24 .concat8 [ 1 1 0 0], L_000002f844d88050, L_000002f844d8b3f0;
LS_000002f844d6b000_1_0 .concat8 [ 4 4 4 4], LS_000002f844d6b000_0_0, LS_000002f844d6b000_0_4, LS_000002f844d6b000_0_8, LS_000002f844d6b000_0_12;
LS_000002f844d6b000_1_4 .concat8 [ 4 4 2 0], LS_000002f844d6b000_0_16, LS_000002f844d6b000_0_20, LS_000002f844d6b000_0_24;
L_000002f844d6b000 .concat8 [ 16 10 0 0], LS_000002f844d6b000_1_0, LS_000002f844d6b000_1_4;
L_000002f844d68bc0 .part L_000002f844d6b000, 25, 1;
L_000002f844d69ca0 .part L_000002f844d69840, 2, 23;
L_000002f844d68f80 .part L_000002f844d69840, 1, 1;
L_000002f844d6b0a0 .part L_000002f844d69840, 0, 1;
LS_000002f844d68da0_0_0 .concat [ 1 2 1 1], L_000002f844d85c70, L_000002f844cbf3d8, L_000002f844d6b0a0, L_000002f844d68f80;
LS_000002f844d68da0_0_4 .concat [ 23 0 0 0], L_000002f844d69ca0;
L_000002f844d68da0 .concat [ 5 23 0 0], LS_000002f844d68da0_0_0, LS_000002f844d68da0_0_4;
L_000002f844d6a060 .concat [ 28 3 0 0], L_000002f844d68da0, L_000002f844cbf420;
L_000002f844d69980 .part L_000002f844d69840, 1, 23;
L_000002f844d695c0 .part L_000002f844d69840, 0, 1;
L_000002f844d69fc0 .concat [ 1 3 1 23], L_000002f844d85c70, L_000002f844cbf468, L_000002f844d695c0, L_000002f844d69980;
L_000002f844d690c0 .concat [ 28 3 0 0], L_000002f844d69fc0, L_000002f844cbf4b0;
L_000002f844d6a1a0 .functor MUXZ 31, L_000002f844d690c0, L_000002f844d6a060, L_000002f844d68bc0, C4<>;
L_000002f844d68c60 .arith/sum 8, L_000002f844d668c0, L_000002f844cbf4f8;
L_000002f844d689e0 .functor MUXZ 8, L_000002f844d668c0, L_000002f844d68c60, L_000002f844d68bc0, C4<>;
L_000002f844d698e0 .part L_000002f844d6a1a0, 0, 28;
S_000002f844c01ce0 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a45cb0 .param/l "i" 0 5 102, +C4<00>;
S_000002f844c01060 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c01ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d85420 .functor AND 1, L_000002f844d670e0, L_000002f844d67e00, C4<1>, C4<1>;
L_000002f844d85ea0 .functor AND 1, L_000002f844d67e00, L_000002f844d68120, C4<1>, C4<1>;
L_000002f844d855e0 .functor OR 1, L_000002f844d85420, L_000002f844d85ea0, C4<0>, C4<0>;
L_000002f844d851f0 .functor AND 1, L_000002f844d670e0, L_000002f844d68120, C4<1>, C4<1>;
L_000002f844d85260 .functor OR 1, L_000002f844d855e0, L_000002f844d851f0, C4<0>, C4<0>;
L_000002f844d85490 .functor XOR 1, L_000002f844d670e0, L_000002f844d67e00, C4<0>, C4<0>;
L_000002f844d859d0 .functor XOR 1, L_000002f844d85490, L_000002f844d68120, C4<0>, C4<0>;
v000002f844c278d0_0 .net "Debe", 0 0, L_000002f844d85260;  1 drivers
v000002f844c26f70_0 .net "Din", 0 0, L_000002f844d68120;  1 drivers
v000002f844c26b10_0 .net "Dout", 0 0, L_000002f844d859d0;  1 drivers
v000002f844c27010_0 .net "Ri", 0 0, L_000002f844d67e00;  1 drivers
v000002f844c28cd0_0 .net "Si", 0 0, L_000002f844d670e0;  1 drivers
v000002f844c28190_0 .net *"_ivl_0", 0 0, L_000002f844d85420;  1 drivers
v000002f844c270b0_0 .net *"_ivl_10", 0 0, L_000002f844d85490;  1 drivers
v000002f844c27e70_0 .net *"_ivl_2", 0 0, L_000002f844d85ea0;  1 drivers
v000002f844c28230_0 .net *"_ivl_4", 0 0, L_000002f844d855e0;  1 drivers
v000002f844c27150_0 .net *"_ivl_6", 0 0, L_000002f844d851f0;  1 drivers
S_000002f844c03900 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a498f0 .param/l "i" 0 5 102, +C4<01>;
S_000002f844c02af0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c03900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d84a10 .functor AND 1, L_000002f844d66d20, L_000002f844d68260, C4<1>, C4<1>;
L_000002f844d858f0 .functor AND 1, L_000002f844d68260, L_000002f844d661e0, C4<1>, C4<1>;
L_000002f844d845b0 .functor OR 1, L_000002f844d84a10, L_000002f844d858f0, C4<0>, C4<0>;
L_000002f844d85b20 .functor AND 1, L_000002f844d66d20, L_000002f844d661e0, C4<1>, C4<1>;
L_000002f844d85650 .functor OR 1, L_000002f844d845b0, L_000002f844d85b20, C4<0>, C4<0>;
L_000002f844d85500 .functor XOR 1, L_000002f844d66d20, L_000002f844d68260, C4<0>, C4<0>;
L_000002f844d84620 .functor XOR 1, L_000002f844d85500, L_000002f844d661e0, C4<0>, C4<0>;
v000002f844c28870_0 .net "Debe", 0 0, L_000002f844d85650;  1 drivers
v000002f844c28910_0 .net "Din", 0 0, L_000002f844d661e0;  1 drivers
v000002f844c27d30_0 .net "Dout", 0 0, L_000002f844d84620;  1 drivers
v000002f844c27dd0_0 .net "Ri", 0 0, L_000002f844d68260;  1 drivers
v000002f844c28370_0 .net "Si", 0 0, L_000002f844d66d20;  1 drivers
v000002f844c28410_0 .net *"_ivl_0", 0 0, L_000002f844d84a10;  1 drivers
v000002f844c287d0_0 .net *"_ivl_10", 0 0, L_000002f844d85500;  1 drivers
v000002f844c289b0_0 .net *"_ivl_2", 0 0, L_000002f844d858f0;  1 drivers
v000002f844c28a50_0 .net *"_ivl_4", 0 0, L_000002f844d845b0;  1 drivers
v000002f844c28b90_0 .net *"_ivl_6", 0 0, L_000002f844d85b20;  1 drivers
S_000002f844c01e70 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a49d30 .param/l "i" 0 5 102, +C4<010>;
S_000002f844c00570 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c01e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d85d50 .functor AND 1, L_000002f844d67a40, L_000002f844d68300, C4<1>, C4<1>;
L_000002f844d85dc0 .functor AND 1, L_000002f844d68300, L_000002f844d66c80, C4<1>, C4<1>;
L_000002f844d84c40 .functor OR 1, L_000002f844d85d50, L_000002f844d85dc0, C4<0>, C4<0>;
L_000002f844d85570 .functor AND 1, L_000002f844d67a40, L_000002f844d66c80, C4<1>, C4<1>;
L_000002f844d84b60 .functor OR 1, L_000002f844d84c40, L_000002f844d85570, C4<0>, C4<0>;
L_000002f844d856c0 .functor XOR 1, L_000002f844d67a40, L_000002f844d68300, C4<0>, C4<0>;
L_000002f844d85730 .functor XOR 1, L_000002f844d856c0, L_000002f844d66c80, C4<0>, C4<0>;
v000002f844c28c30_0 .net "Debe", 0 0, L_000002f844d84b60;  1 drivers
v000002f844c28e10_0 .net "Din", 0 0, L_000002f844d66c80;  1 drivers
v000002f844c28eb0_0 .net "Dout", 0 0, L_000002f844d85730;  1 drivers
v000002f844c28ff0_0 .net "Ri", 0 0, L_000002f844d68300;  1 drivers
v000002f844c26930_0 .net "Si", 0 0, L_000002f844d67a40;  1 drivers
v000002f844c269d0_0 .net *"_ivl_0", 0 0, L_000002f844d85d50;  1 drivers
v000002f844c2b2f0_0 .net *"_ivl_10", 0 0, L_000002f844d856c0;  1 drivers
v000002f844c2a670_0 .net *"_ivl_2", 0 0, L_000002f844d85dc0;  1 drivers
v000002f844c29db0_0 .net *"_ivl_4", 0 0, L_000002f844d84c40;  1 drivers
v000002f844c2afd0_0 .net *"_ivl_6", 0 0, L_000002f844d85570;  1 drivers
S_000002f844c02000 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a49d70 .param/l "i" 0 5 102, +C4<011>;
S_000002f844c02c80 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c02000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d85e30 .functor AND 1, L_000002f844d66a00, L_000002f844d67040, C4<1>, C4<1>;
L_000002f844d84d90 .functor AND 1, L_000002f844d67040, L_000002f844d66fa0, C4<1>, C4<1>;
L_000002f844d84690 .functor OR 1, L_000002f844d85e30, L_000002f844d84d90, C4<0>, C4<0>;
L_000002f844d84bd0 .functor AND 1, L_000002f844d66a00, L_000002f844d66fa0, C4<1>, C4<1>;
L_000002f844d84e00 .functor OR 1, L_000002f844d84690, L_000002f844d84bd0, C4<0>, C4<0>;
L_000002f844d85880 .functor XOR 1, L_000002f844d66a00, L_000002f844d67040, C4<0>, C4<0>;
L_000002f844d85960 .functor XOR 1, L_000002f844d85880, L_000002f844d66fa0, C4<0>, C4<0>;
v000002f844c29e50_0 .net "Debe", 0 0, L_000002f844d84e00;  1 drivers
v000002f844c2b7f0_0 .net "Din", 0 0, L_000002f844d66fa0;  1 drivers
v000002f844c296d0_0 .net "Dout", 0 0, L_000002f844d85960;  1 drivers
v000002f844c2b570_0 .net "Ri", 0 0, L_000002f844d67040;  1 drivers
v000002f844c29c70_0 .net "Si", 0 0, L_000002f844d66a00;  1 drivers
v000002f844c2a7b0_0 .net *"_ivl_0", 0 0, L_000002f844d85e30;  1 drivers
v000002f844c2a710_0 .net *"_ivl_10", 0 0, L_000002f844d85880;  1 drivers
v000002f844c2b890_0 .net *"_ivl_2", 0 0, L_000002f844d84d90;  1 drivers
v000002f844c2ad50_0 .net *"_ivl_4", 0 0, L_000002f844d84690;  1 drivers
v000002f844c2a2b0_0 .net *"_ivl_6", 0 0, L_000002f844d84bd0;  1 drivers
S_000002f844c03130 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a49df0 .param/l "i" 0 5 102, +C4<0100>;
S_000002f844c00250 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c03130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d84700 .functor AND 1, L_000002f844d67220, L_000002f844d67f40, C4<1>, C4<1>;
L_000002f844d84a80 .functor AND 1, L_000002f844d67f40, L_000002f844d67680, C4<1>, C4<1>;
L_000002f844d85b90 .functor OR 1, L_000002f844d84700, L_000002f844d84a80, C4<0>, C4<0>;
L_000002f844d85f10 .functor AND 1, L_000002f844d67220, L_000002f844d67680, C4<1>, C4<1>;
L_000002f844d85810 .functor OR 1, L_000002f844d85b90, L_000002f844d85f10, C4<0>, C4<0>;
L_000002f844d857a0 .functor XOR 1, L_000002f844d67220, L_000002f844d67f40, C4<0>, C4<0>;
L_000002f844d85a40 .functor XOR 1, L_000002f844d857a0, L_000002f844d67680, C4<0>, C4<0>;
v000002f844c2aa30_0 .net "Debe", 0 0, L_000002f844d85810;  1 drivers
v000002f844c2b390_0 .net "Din", 0 0, L_000002f844d67680;  1 drivers
v000002f844c29ef0_0 .net "Dout", 0 0, L_000002f844d85a40;  1 drivers
v000002f844c2b430_0 .net "Ri", 0 0, L_000002f844d67f40;  1 drivers
v000002f844c2adf0_0 .net "Si", 0 0, L_000002f844d67220;  1 drivers
v000002f844c2b250_0 .net *"_ivl_0", 0 0, L_000002f844d84700;  1 drivers
v000002f844c2b4d0_0 .net *"_ivl_10", 0 0, L_000002f844d857a0;  1 drivers
v000002f844c2ae90_0 .net *"_ivl_2", 0 0, L_000002f844d84a80;  1 drivers
v000002f844c2b110_0 .net *"_ivl_4", 0 0, L_000002f844d85b90;  1 drivers
v000002f844c299f0_0 .net *"_ivl_6", 0 0, L_000002f844d85f10;  1 drivers
S_000002f844c02190 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a49fb0 .param/l "i" 0 5 102, +C4<0101>;
S_000002f844c01510 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c02190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d85ab0 .functor AND 1, L_000002f844d67c20, L_000002f844d66960, C4<1>, C4<1>;
L_000002f844d84e70 .functor AND 1, L_000002f844d66960, L_000002f844d66280, C4<1>, C4<1>;
L_000002f844d85c00 .functor OR 1, L_000002f844d85ab0, L_000002f844d84e70, C4<0>, C4<0>;
L_000002f844d85f80 .functor AND 1, L_000002f844d67c20, L_000002f844d66280, C4<1>, C4<1>;
L_000002f844d84850 .functor OR 1, L_000002f844d85c00, L_000002f844d85f80, C4<0>, C4<0>;
L_000002f844d86d10 .functor XOR 1, L_000002f844d67c20, L_000002f844d66960, C4<0>, C4<0>;
L_000002f844d86450 .functor XOR 1, L_000002f844d86d10, L_000002f844d66280, C4<0>, C4<0>;
v000002f844c2b610_0 .net "Debe", 0 0, L_000002f844d84850;  1 drivers
v000002f844c2b1b0_0 .net "Din", 0 0, L_000002f844d66280;  1 drivers
v000002f844c2ab70_0 .net "Dout", 0 0, L_000002f844d86450;  1 drivers
v000002f844c29950_0 .net "Ri", 0 0, L_000002f844d66960;  1 drivers
v000002f844c2af30_0 .net "Si", 0 0, L_000002f844d67c20;  1 drivers
v000002f844c2a8f0_0 .net *"_ivl_0", 0 0, L_000002f844d85ab0;  1 drivers
v000002f844c2a850_0 .net *"_ivl_10", 0 0, L_000002f844d86d10;  1 drivers
v000002f844c29b30_0 .net *"_ivl_2", 0 0, L_000002f844d84e70;  1 drivers
v000002f844c29a90_0 .net *"_ivl_4", 0 0, L_000002f844d85c00;  1 drivers
v000002f844c2b6b0_0 .net *"_ivl_6", 0 0, L_000002f844d85f80;  1 drivers
S_000002f844c032c0 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a4a030 .param/l "i" 0 5 102, +C4<0110>;
S_000002f844c03450 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c032c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d865a0 .functor AND 1, L_000002f844d67ae0, L_000002f844d663c0, C4<1>, C4<1>;
L_000002f844d86ed0 .functor AND 1, L_000002f844d663c0, L_000002f844d66820, C4<1>, C4<1>;
L_000002f844d87a30 .functor OR 1, L_000002f844d865a0, L_000002f844d86ed0, C4<0>, C4<0>;
L_000002f844d87560 .functor AND 1, L_000002f844d67ae0, L_000002f844d66820, C4<1>, C4<1>;
L_000002f844d87950 .functor OR 1, L_000002f844d87a30, L_000002f844d87560, C4<0>, C4<0>;
L_000002f844d86f40 .functor XOR 1, L_000002f844d67ae0, L_000002f844d663c0, C4<0>, C4<0>;
L_000002f844d874f0 .functor XOR 1, L_000002f844d86f40, L_000002f844d66820, C4<0>, C4<0>;
v000002f844c2a030_0 .net "Debe", 0 0, L_000002f844d87950;  1 drivers
v000002f844c29d10_0 .net "Din", 0 0, L_000002f844d66820;  1 drivers
v000002f844c29bd0_0 .net "Dout", 0 0, L_000002f844d874f0;  1 drivers
v000002f844c2a170_0 .net "Ri", 0 0, L_000002f844d663c0;  1 drivers
v000002f844c2aad0_0 .net "Si", 0 0, L_000002f844d67ae0;  1 drivers
v000002f844c2a350_0 .net *"_ivl_0", 0 0, L_000002f844d865a0;  1 drivers
v000002f844c2b750_0 .net *"_ivl_10", 0 0, L_000002f844d86f40;  1 drivers
v000002f844c29130_0 .net *"_ivl_2", 0 0, L_000002f844d86ed0;  1 drivers
v000002f844c2ac10_0 .net *"_ivl_4", 0 0, L_000002f844d87a30;  1 drivers
v000002f844c29f90_0 .net *"_ivl_6", 0 0, L_000002f844d87560;  1 drivers
S_000002f844c035e0 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a49170 .param/l "i" 0 5 102, +C4<0111>;
S_000002f844c00a20 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c035e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d87c60 .functor AND 1, L_000002f844d67900, L_000002f844d68080, C4<1>, C4<1>;
L_000002f844d868b0 .functor AND 1, L_000002f844d68080, L_000002f844d672c0, C4<1>, C4<1>;
L_000002f844d86a70 .functor OR 1, L_000002f844d87c60, L_000002f844d868b0, C4<0>, C4<0>;
L_000002f844d86df0 .functor AND 1, L_000002f844d67900, L_000002f844d672c0, C4<1>, C4<1>;
L_000002f844d86c30 .functor OR 1, L_000002f844d86a70, L_000002f844d86df0, C4<0>, C4<0>;
L_000002f844d875d0 .functor XOR 1, L_000002f844d67900, L_000002f844d68080, C4<0>, C4<0>;
L_000002f844d86610 .functor XOR 1, L_000002f844d875d0, L_000002f844d672c0, C4<0>, C4<0>;
v000002f844c2a0d0_0 .net "Debe", 0 0, L_000002f844d86c30;  1 drivers
v000002f844c2a990_0 .net "Din", 0 0, L_000002f844d672c0;  1 drivers
v000002f844c2a210_0 .net "Dout", 0 0, L_000002f844d86610;  1 drivers
v000002f844c29630_0 .net "Ri", 0 0, L_000002f844d68080;  1 drivers
v000002f844c291d0_0 .net "Si", 0 0, L_000002f844d67900;  1 drivers
v000002f844c29590_0 .net *"_ivl_0", 0 0, L_000002f844d87c60;  1 drivers
v000002f844c29270_0 .net *"_ivl_10", 0 0, L_000002f844d875d0;  1 drivers
v000002f844c2acb0_0 .net *"_ivl_2", 0 0, L_000002f844d868b0;  1 drivers
v000002f844c29310_0 .net *"_ivl_4", 0 0, L_000002f844d86a70;  1 drivers
v000002f844c293b0_0 .net *"_ivl_6", 0 0, L_000002f844d86df0;  1 drivers
S_000002f844c00bb0 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a491f0 .param/l "i" 0 5 102, +C4<01000>;
S_000002f844c03770 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c00bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d878e0 .functor AND 1, L_000002f844d683a0, L_000002f844d67fe0, C4<1>, C4<1>;
L_000002f844d87aa0 .functor AND 1, L_000002f844d67fe0, L_000002f844d67cc0, C4<1>, C4<1>;
L_000002f844d86d80 .functor OR 1, L_000002f844d878e0, L_000002f844d87aa0, C4<0>, C4<0>;
L_000002f844d87cd0 .functor AND 1, L_000002f844d683a0, L_000002f844d67cc0, C4<1>, C4<1>;
L_000002f844d87410 .functor OR 1, L_000002f844d86d80, L_000002f844d87cd0, C4<0>, C4<0>;
L_000002f844d86680 .functor XOR 1, L_000002f844d683a0, L_000002f844d67fe0, C4<0>, C4<0>;
L_000002f844d879c0 .functor XOR 1, L_000002f844d86680, L_000002f844d67cc0, C4<0>, C4<0>;
v000002f844c29450_0 .net "Debe", 0 0, L_000002f844d87410;  1 drivers
v000002f844c2a3f0_0 .net "Din", 0 0, L_000002f844d67cc0;  1 drivers
v000002f844c2a490_0 .net "Dout", 0 0, L_000002f844d879c0;  1 drivers
v000002f844c294f0_0 .net "Ri", 0 0, L_000002f844d67fe0;  1 drivers
v000002f844c2b070_0 .net "Si", 0 0, L_000002f844d683a0;  1 drivers
v000002f844c2a530_0 .net *"_ivl_0", 0 0, L_000002f844d878e0;  1 drivers
v000002f844c29770_0 .net *"_ivl_10", 0 0, L_000002f844d86680;  1 drivers
v000002f844c29810_0 .net *"_ivl_2", 0 0, L_000002f844d87aa0;  1 drivers
v000002f844c298b0_0 .net *"_ivl_4", 0 0, L_000002f844d86d80;  1 drivers
v000002f844c2a5d0_0 .net *"_ivl_6", 0 0, L_000002f844d87cd0;  1 drivers
S_000002f844c03c20 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a49230 .param/l "i" 0 5 102, +C4<01001>;
S_000002f844c03db0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c03c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d87870 .functor AND 1, L_000002f844d681c0, L_000002f844d67860, C4<1>, C4<1>;
L_000002f844d87800 .functor AND 1, L_000002f844d67860, L_000002f844d68440, C4<1>, C4<1>;
L_000002f844d86920 .functor OR 1, L_000002f844d87870, L_000002f844d87800, C4<0>, C4<0>;
L_000002f844d86370 .functor AND 1, L_000002f844d681c0, L_000002f844d68440, C4<1>, C4<1>;
L_000002f844d86990 .functor OR 1, L_000002f844d86920, L_000002f844d86370, C4<0>, C4<0>;
L_000002f844d86760 .functor XOR 1, L_000002f844d681c0, L_000002f844d67860, C4<0>, C4<0>;
L_000002f844d873a0 .functor XOR 1, L_000002f844d86760, L_000002f844d68440, C4<0>, C4<0>;
v000002f844c2daf0_0 .net "Debe", 0 0, L_000002f844d86990;  1 drivers
v000002f844c2ce70_0 .net "Din", 0 0, L_000002f844d68440;  1 drivers
v000002f844c2c5b0_0 .net "Dout", 0 0, L_000002f844d873a0;  1 drivers
v000002f844c2bf70_0 .net "Ri", 0 0, L_000002f844d67860;  1 drivers
v000002f844c2c510_0 .net "Si", 0 0, L_000002f844d681c0;  1 drivers
v000002f844c2dcd0_0 .net *"_ivl_0", 0 0, L_000002f844d87870;  1 drivers
v000002f844c2c010_0 .net *"_ivl_10", 0 0, L_000002f844d86760;  1 drivers
v000002f844c2c6f0_0 .net *"_ivl_2", 0 0, L_000002f844d87800;  1 drivers
v000002f844c2cf10_0 .net *"_ivl_4", 0 0, L_000002f844d86920;  1 drivers
v000002f844c2ba70_0 .net *"_ivl_6", 0 0, L_000002f844d86370;  1 drivers
S_000002f844c06e20 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a4a470 .param/l "i" 0 5 102, +C4<01010>;
S_000002f844c05200 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c06e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d87090 .functor AND 1, L_000002f844d68580, L_000002f844d68620, C4<1>, C4<1>;
L_000002f844d87170 .functor AND 1, L_000002f844d68620, L_000002f844d666e0, C4<1>, C4<1>;
L_000002f844d86ca0 .functor OR 1, L_000002f844d87090, L_000002f844d87170, C4<0>, C4<0>;
L_000002f844d871e0 .functor AND 1, L_000002f844d68580, L_000002f844d666e0, C4<1>, C4<1>;
L_000002f844d866f0 .functor OR 1, L_000002f844d86ca0, L_000002f844d871e0, C4<0>, C4<0>;
L_000002f844d87250 .functor XOR 1, L_000002f844d68580, L_000002f844d68620, C4<0>, C4<0>;
L_000002f844d87100 .functor XOR 1, L_000002f844d87250, L_000002f844d666e0, C4<0>, C4<0>;
v000002f844c2bd90_0 .net "Debe", 0 0, L_000002f844d866f0;  1 drivers
v000002f844c2d2d0_0 .net "Din", 0 0, L_000002f844d666e0;  1 drivers
v000002f844c2be30_0 .net "Dout", 0 0, L_000002f844d87100;  1 drivers
v000002f844c2cab0_0 .net "Ri", 0 0, L_000002f844d68620;  1 drivers
v000002f844c2cdd0_0 .net "Si", 0 0, L_000002f844d68580;  1 drivers
v000002f844c2dd70_0 .net *"_ivl_0", 0 0, L_000002f844d87090;  1 drivers
v000002f844c2c290_0 .net *"_ivl_10", 0 0, L_000002f844d87250;  1 drivers
v000002f844c2ca10_0 .net *"_ivl_2", 0 0, L_000002f844d87170;  1 drivers
v000002f844c2cfb0_0 .net *"_ivl_4", 0 0, L_000002f844d86ca0;  1 drivers
v000002f844c2e090_0 .net *"_ivl_6", 0 0, L_000002f844d871e0;  1 drivers
S_000002f844c05b60 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a4a8b0 .param/l "i" 0 5 102, +C4<01011>;
S_000002f844c04ee0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c05b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d86840 .functor AND 1, L_000002f844d686c0, L_000002f844d68800, C4<1>, C4<1>;
L_000002f844d87020 .functor AND 1, L_000002f844d68800, L_000002f844d688a0, C4<1>, C4<1>;
L_000002f844d86e60 .functor OR 1, L_000002f844d86840, L_000002f844d87020, C4<0>, C4<0>;
L_000002f844d87330 .functor AND 1, L_000002f844d686c0, L_000002f844d688a0, C4<1>, C4<1>;
L_000002f844d86140 .functor OR 1, L_000002f844d86e60, L_000002f844d87330, C4<0>, C4<0>;
L_000002f844d87bf0 .functor XOR 1, L_000002f844d686c0, L_000002f844d68800, C4<0>, C4<0>;
L_000002f844d87480 .functor XOR 1, L_000002f844d87bf0, L_000002f844d688a0, C4<0>, C4<0>;
v000002f844c2dc30_0 .net "Debe", 0 0, L_000002f844d86140;  1 drivers
v000002f844c2de10_0 .net "Din", 0 0, L_000002f844d688a0;  1 drivers
v000002f844c2bc50_0 .net "Dout", 0 0, L_000002f844d87480;  1 drivers
v000002f844c2d0f0_0 .net "Ri", 0 0, L_000002f844d68800;  1 drivers
v000002f844c2d050_0 .net "Si", 0 0, L_000002f844d686c0;  1 drivers
v000002f844c2b930_0 .net *"_ivl_0", 0 0, L_000002f844d86840;  1 drivers
v000002f844c2d550_0 .net *"_ivl_10", 0 0, L_000002f844d87bf0;  1 drivers
v000002f844c2db90_0 .net *"_ivl_2", 0 0, L_000002f844d87020;  1 drivers
v000002f844c2d190_0 .net *"_ivl_4", 0 0, L_000002f844d86e60;  1 drivers
v000002f844c2cb50_0 .net *"_ivl_6", 0 0, L_000002f844d87330;  1 drivers
S_000002f844c05840 .scope generate, "genblk1[12]" "genblk1[12]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a4a970 .param/l "i" 0 5 102, +C4<01100>;
S_000002f844c067e0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c05840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d861b0 .functor AND 1, L_000002f844d66460, L_000002f844d66f00, C4<1>, C4<1>;
L_000002f844d87b80 .functor AND 1, L_000002f844d66f00, L_000002f844d66500, C4<1>, C4<1>;
L_000002f844d86bc0 .functor OR 1, L_000002f844d861b0, L_000002f844d87b80, C4<0>, C4<0>;
L_000002f844d86a00 .functor AND 1, L_000002f844d66460, L_000002f844d66500, C4<1>, C4<1>;
L_000002f844d86220 .functor OR 1, L_000002f844d86bc0, L_000002f844d86a00, C4<0>, C4<0>;
L_000002f844d867d0 .functor XOR 1, L_000002f844d66460, L_000002f844d66f00, C4<0>, C4<0>;
L_000002f844d86ae0 .functor XOR 1, L_000002f844d867d0, L_000002f844d66500, C4<0>, C4<0>;
v000002f844c2cbf0_0 .net "Debe", 0 0, L_000002f844d86220;  1 drivers
v000002f844c2df50_0 .net "Din", 0 0, L_000002f844d66500;  1 drivers
v000002f844c2d5f0_0 .net "Dout", 0 0, L_000002f844d86ae0;  1 drivers
v000002f844c2da50_0 .net "Ri", 0 0, L_000002f844d66f00;  1 drivers
v000002f844c2d230_0 .net "Si", 0 0, L_000002f844d66460;  1 drivers
v000002f844c2bed0_0 .net *"_ivl_0", 0 0, L_000002f844d861b0;  1 drivers
v000002f844c2c0b0_0 .net *"_ivl_10", 0 0, L_000002f844d867d0;  1 drivers
v000002f844c2d690_0 .net *"_ivl_2", 0 0, L_000002f844d87b80;  1 drivers
v000002f844c2d370_0 .net *"_ivl_4", 0 0, L_000002f844d86bc0;  1 drivers
v000002f844c2c3d0_0 .net *"_ivl_6", 0 0, L_000002f844d86a00;  1 drivers
S_000002f844c07140 .scope generate, "genblk1[13]" "genblk1[13]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a4a9b0 .param/l "i" 0 5 102, +C4<01101>;
S_000002f844c07460 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c07140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d86fb0 .functor AND 1, L_000002f844d66780, L_000002f844d67360, C4<1>, C4<1>;
L_000002f844d87640 .functor AND 1, L_000002f844d67360, L_000002f844d677c0, C4<1>, C4<1>;
L_000002f844d872c0 .functor OR 1, L_000002f844d86fb0, L_000002f844d87640, C4<0>, C4<0>;
L_000002f844d86b50 .functor AND 1, L_000002f844d66780, L_000002f844d677c0, C4<1>, C4<1>;
L_000002f844d87b10 .functor OR 1, L_000002f844d872c0, L_000002f844d86b50, C4<0>, C4<0>;
L_000002f844d876b0 .functor XOR 1, L_000002f844d66780, L_000002f844d67360, C4<0>, C4<0>;
L_000002f844d87720 .functor XOR 1, L_000002f844d876b0, L_000002f844d677c0, C4<0>, C4<0>;
v000002f844c2bb10_0 .net "Debe", 0 0, L_000002f844d87b10;  1 drivers
v000002f844c2c470_0 .net "Din", 0 0, L_000002f844d677c0;  1 drivers
v000002f844c2d730_0 .net "Dout", 0 0, L_000002f844d87720;  1 drivers
v000002f844c2d410_0 .net "Ri", 0 0, L_000002f844d67360;  1 drivers
v000002f844c2c150_0 .net "Si", 0 0, L_000002f844d66780;  1 drivers
v000002f844c2d4b0_0 .net *"_ivl_0", 0 0, L_000002f844d86fb0;  1 drivers
v000002f844c2c650_0 .net *"_ivl_10", 0 0, L_000002f844d876b0;  1 drivers
v000002f844c2d7d0_0 .net *"_ivl_2", 0 0, L_000002f844d87640;  1 drivers
v000002f844c2b9d0_0 .net *"_ivl_4", 0 0, L_000002f844d872c0;  1 drivers
v000002f844c2c1f0_0 .net *"_ivl_6", 0 0, L_000002f844d86b50;  1 drivers
S_000002f844c04710 .scope generate, "genblk1[14]" "genblk1[14]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a4a9f0 .param/l "i" 0 5 102, +C4<01110>;
S_000002f844c07910 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c04710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d87790 .functor AND 1, L_000002f844d67400, L_000002f844d66aa0, C4<1>, C4<1>;
L_000002f844d86290 .functor AND 1, L_000002f844d66aa0, L_000002f844d66b40, C4<1>, C4<1>;
L_000002f844d86300 .functor OR 1, L_000002f844d87790, L_000002f844d86290, C4<0>, C4<0>;
L_000002f844d863e0 .functor AND 1, L_000002f844d67400, L_000002f844d66b40, C4<1>, C4<1>;
L_000002f844d864c0 .functor OR 1, L_000002f844d86300, L_000002f844d863e0, C4<0>, C4<0>;
L_000002f844d86530 .functor XOR 1, L_000002f844d67400, L_000002f844d66aa0, C4<0>, C4<0>;
L_000002f844d887c0 .functor XOR 1, L_000002f844d86530, L_000002f844d66b40, C4<0>, C4<0>;
v000002f844c2c790_0 .net "Debe", 0 0, L_000002f844d864c0;  1 drivers
v000002f844c2c330_0 .net "Din", 0 0, L_000002f844d66b40;  1 drivers
v000002f844c2c830_0 .net "Dout", 0 0, L_000002f844d887c0;  1 drivers
v000002f844c2d870_0 .net "Ri", 0 0, L_000002f844d66aa0;  1 drivers
v000002f844c2d910_0 .net "Si", 0 0, L_000002f844d67400;  1 drivers
v000002f844c2deb0_0 .net *"_ivl_0", 0 0, L_000002f844d87790;  1 drivers
v000002f844c2cc90_0 .net *"_ivl_10", 0 0, L_000002f844d86530;  1 drivers
v000002f844c2c8d0_0 .net *"_ivl_2", 0 0, L_000002f844d86290;  1 drivers
v000002f844c2d9b0_0 .net *"_ivl_4", 0 0, L_000002f844d86300;  1 drivers
v000002f844c2bbb0_0 .net *"_ivl_6", 0 0, L_000002f844d863e0;  1 drivers
S_000002f844c04260 .scope generate, "genblk1[15]" "genblk1[15]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a4aa70 .param/l "i" 0 5 102, +C4<01111>;
S_000002f844c05cf0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c04260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d89320 .functor AND 1, L_000002f844d66be0, L_000002f844d674a0, C4<1>, C4<1>;
L_000002f844d888a0 .functor AND 1, L_000002f844d674a0, L_000002f844d67540, C4<1>, C4<1>;
L_000002f844d89240 .functor OR 1, L_000002f844d89320, L_000002f844d888a0, C4<0>, C4<0>;
L_000002f844d891d0 .functor AND 1, L_000002f844d66be0, L_000002f844d67540, C4<1>, C4<1>;
L_000002f844d889f0 .functor OR 1, L_000002f844d89240, L_000002f844d891d0, C4<0>, C4<0>;
L_000002f844d898d0 .functor XOR 1, L_000002f844d66be0, L_000002f844d674a0, C4<0>, C4<0>;
L_000002f844d89080 .functor XOR 1, L_000002f844d898d0, L_000002f844d67540, C4<0>, C4<0>;
v000002f844c2c970_0 .net "Debe", 0 0, L_000002f844d889f0;  1 drivers
v000002f844c2cd30_0 .net "Din", 0 0, L_000002f844d67540;  1 drivers
v000002f844c2dff0_0 .net "Dout", 0 0, L_000002f844d89080;  1 drivers
v000002f844c2bcf0_0 .net "Ri", 0 0, L_000002f844d674a0;  1 drivers
v000002f844c2e130_0 .net "Si", 0 0, L_000002f844d66be0;  1 drivers
v000002f844c2e590_0 .net *"_ivl_0", 0 0, L_000002f844d89320;  1 drivers
v000002f844c2e770_0 .net *"_ivl_10", 0 0, L_000002f844d898d0;  1 drivers
v000002f844c2f7b0_0 .net *"_ivl_2", 0 0, L_000002f844d888a0;  1 drivers
v000002f844c2f170_0 .net *"_ivl_4", 0 0, L_000002f844d89240;  1 drivers
v000002f844c2fc10_0 .net *"_ivl_6", 0 0, L_000002f844d891d0;  1 drivers
S_000002f844c04a30 .scope generate, "genblk1[16]" "genblk1[16]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a4ab70 .param/l "i" 0 5 102, +C4<010000>;
S_000002f844c04bc0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c04a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d886e0 .functor AND 1, L_000002f844d675e0, L_000002f844d6ab00, C4<1>, C4<1>;
L_000002f844d89010 .functor AND 1, L_000002f844d6ab00, L_000002f844d68ee0, C4<1>, C4<1>;
L_000002f844d88360 .functor OR 1, L_000002f844d886e0, L_000002f844d89010, C4<0>, C4<0>;
L_000002f844d88210 .functor AND 1, L_000002f844d675e0, L_000002f844d68ee0, C4<1>, C4<1>;
L_000002f844d897f0 .functor OR 1, L_000002f844d88360, L_000002f844d88210, C4<0>, C4<0>;
L_000002f844d881a0 .functor XOR 1, L_000002f844d675e0, L_000002f844d6ab00, C4<0>, C4<0>;
L_000002f844d88c90 .functor XOR 1, L_000002f844d881a0, L_000002f844d68ee0, C4<0>, C4<0>;
v000002f844c2e4f0_0 .net "Debe", 0 0, L_000002f844d897f0;  1 drivers
v000002f844c2ef90_0 .net "Din", 0 0, L_000002f844d68ee0;  1 drivers
v000002f844c2e630_0 .net "Dout", 0 0, L_000002f844d88c90;  1 drivers
v000002f844c2edb0_0 .net "Ri", 0 0, L_000002f844d6ab00;  1 drivers
v000002f844c2e3b0_0 .net "Si", 0 0, L_000002f844d675e0;  1 drivers
v000002f844c2ee50_0 .net *"_ivl_0", 0 0, L_000002f844d886e0;  1 drivers
v000002f844c2eef0_0 .net *"_ivl_10", 0 0, L_000002f844d881a0;  1 drivers
v000002f844c2f030_0 .net *"_ivl_2", 0 0, L_000002f844d89010;  1 drivers
v000002f844c2fad0_0 .net *"_ivl_4", 0 0, L_000002f844d88360;  1 drivers
v000002f844c2ebd0_0 .net *"_ivl_6", 0 0, L_000002f844d88210;  1 drivers
S_000002f844c048a0 .scope generate, "genblk1[17]" "genblk1[17]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a4abb0 .param/l "i" 0 5 102, +C4<010001>;
S_000002f844c06650 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c048a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d89630 .functor AND 1, L_000002f844d69f20, L_000002f844d69480, C4<1>, C4<1>;
L_000002f844d894e0 .functor AND 1, L_000002f844d69480, L_000002f844d69700, C4<1>, C4<1>;
L_000002f844d89390 .functor OR 1, L_000002f844d89630, L_000002f844d894e0, C4<0>, C4<0>;
L_000002f844d88830 .functor AND 1, L_000002f844d69f20, L_000002f844d69700, C4<1>, C4<1>;
L_000002f844d88c20 .functor OR 1, L_000002f844d89390, L_000002f844d88830, C4<0>, C4<0>;
L_000002f844d88b40 .functor XOR 1, L_000002f844d69f20, L_000002f844d69480, C4<0>, C4<0>;
L_000002f844d88750 .functor XOR 1, L_000002f844d88b40, L_000002f844d69700, C4<0>, C4<0>;
v000002f844c2f210_0 .net "Debe", 0 0, L_000002f844d88c20;  1 drivers
v000002f844c2e6d0_0 .net "Din", 0 0, L_000002f844d69700;  1 drivers
v000002f844c2fcb0_0 .net "Dout", 0 0, L_000002f844d88750;  1 drivers
v000002f844c2fdf0_0 .net "Ri", 0 0, L_000002f844d69480;  1 drivers
v000002f844c2f3f0_0 .net "Si", 0 0, L_000002f844d69f20;  1 drivers
v000002f844c2e1d0_0 .net *"_ivl_0", 0 0, L_000002f844d89630;  1 drivers
v000002f844c2f990_0 .net *"_ivl_10", 0 0, L_000002f844d88b40;  1 drivers
v000002f844c2e270_0 .net *"_ivl_2", 0 0, L_000002f844d894e0;  1 drivers
v000002f844c2f0d0_0 .net *"_ivl_4", 0 0, L_000002f844d89390;  1 drivers
v000002f844c2fa30_0 .net *"_ivl_6", 0 0, L_000002f844d88830;  1 drivers
S_000002f844c05390 .scope generate, "genblk1[18]" "genblk1[18]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a4abf0 .param/l "i" 0 5 102, +C4<010010>;
S_000002f844c06b00 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c05390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d88600 .functor AND 1, L_000002f844d6a2e0, L_000002f844d69520, C4<1>, C4<1>;
L_000002f844d89400 .functor AND 1, L_000002f844d69520, L_000002f844d68940, C4<1>, C4<1>;
L_000002f844d88910 .functor OR 1, L_000002f844d88600, L_000002f844d89400, C4<0>, C4<0>;
L_000002f844d88980 .functor AND 1, L_000002f844d6a2e0, L_000002f844d68940, C4<1>, C4<1>;
L_000002f844d882f0 .functor OR 1, L_000002f844d88910, L_000002f844d88980, C4<0>, C4<0>;
L_000002f844d88280 .functor XOR 1, L_000002f844d6a2e0, L_000002f844d69520, C4<0>, C4<0>;
L_000002f844d88e50 .functor XOR 1, L_000002f844d88280, L_000002f844d68940, C4<0>, C4<0>;
v000002f844c2f8f0_0 .net "Debe", 0 0, L_000002f844d882f0;  1 drivers
v000002f844c2e310_0 .net "Din", 0 0, L_000002f844d68940;  1 drivers
v000002f844c2e810_0 .net "Dout", 0 0, L_000002f844d88e50;  1 drivers
v000002f844c2f670_0 .net "Ri", 0 0, L_000002f844d69520;  1 drivers
v000002f844c2ff30_0 .net "Si", 0 0, L_000002f844d6a2e0;  1 drivers
v000002f844c2e8b0_0 .net *"_ivl_0", 0 0, L_000002f844d88600;  1 drivers
v000002f844c2f350_0 .net *"_ivl_10", 0 0, L_000002f844d88280;  1 drivers
v000002f844c2f2b0_0 .net *"_ivl_2", 0 0, L_000002f844d89400;  1 drivers
v000002f844c2f490_0 .net *"_ivl_4", 0 0, L_000002f844d88910;  1 drivers
v000002f844c2e950_0 .net *"_ivl_6", 0 0, L_000002f844d88980;  1 drivers
S_000002f844c05e80 .scope generate, "genblk1[19]" "genblk1[19]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a4ac70 .param/l "i" 0 5 102, +C4<010011>;
S_000002f844c056b0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c05e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d88a60 .functor AND 1, L_000002f844d693e0, L_000002f844d69340, C4<1>, C4<1>;
L_000002f844d88d00 .functor AND 1, L_000002f844d69340, L_000002f844d6a920, C4<1>, C4<1>;
L_000002f844d87f70 .functor OR 1, L_000002f844d88a60, L_000002f844d88d00, C4<0>, C4<0>;
L_000002f844d88ad0 .functor AND 1, L_000002f844d693e0, L_000002f844d6a920, C4<1>, C4<1>;
L_000002f844d88ec0 .functor OR 1, L_000002f844d87f70, L_000002f844d88ad0, C4<0>, C4<0>;
L_000002f844d883d0 .functor XOR 1, L_000002f844d693e0, L_000002f844d69340, C4<0>, C4<0>;
L_000002f844d88bb0 .functor XOR 1, L_000002f844d883d0, L_000002f844d6a920, C4<0>, C4<0>;
v000002f844c2f530_0 .net "Debe", 0 0, L_000002f844d88ec0;  1 drivers
v000002f844c2f5d0_0 .net "Din", 0 0, L_000002f844d6a920;  1 drivers
v000002f844c2f710_0 .net "Dout", 0 0, L_000002f844d88bb0;  1 drivers
v000002f844c2f850_0 .net "Ri", 0 0, L_000002f844d69340;  1 drivers
v000002f844c2fb70_0 .net "Si", 0 0, L_000002f844d693e0;  1 drivers
v000002f844c2fd50_0 .net *"_ivl_0", 0 0, L_000002f844d88a60;  1 drivers
v000002f844c2fe90_0 .net *"_ivl_10", 0 0, L_000002f844d883d0;  1 drivers
v000002f844c2e450_0 .net *"_ivl_2", 0 0, L_000002f844d88d00;  1 drivers
v000002f844c2ec70_0 .net *"_ivl_4", 0 0, L_000002f844d87f70;  1 drivers
v000002f844c2ffd0_0 .net *"_ivl_6", 0 0, L_000002f844d88ad0;  1 drivers
S_000002f844c059d0 .scope generate, "genblk1[20]" "genblk1[20]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a4acf0 .param/l "i" 0 5 102, +C4<010100>;
S_000002f844c07aa0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c059d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d890f0 .functor AND 1, L_000002f844d697a0, L_000002f844d692a0, C4<1>, C4<1>;
L_000002f844d89550 .functor AND 1, L_000002f844d692a0, L_000002f844d6aa60, C4<1>, C4<1>;
L_000002f844d896a0 .functor OR 1, L_000002f844d890f0, L_000002f844d89550, C4<0>, C4<0>;
L_000002f844d88d70 .functor AND 1, L_000002f844d697a0, L_000002f844d6aa60, C4<1>, C4<1>;
L_000002f844d87d40 .functor OR 1, L_000002f844d896a0, L_000002f844d88d70, C4<0>, C4<0>;
L_000002f844d89470 .functor XOR 1, L_000002f844d697a0, L_000002f844d692a0, C4<0>, C4<0>;
L_000002f844d88440 .functor XOR 1, L_000002f844d89470, L_000002f844d6aa60, C4<0>, C4<0>;
v000002f844c2e9f0_0 .net "Debe", 0 0, L_000002f844d87d40;  1 drivers
v000002f844c2ed10_0 .net "Din", 0 0, L_000002f844d6aa60;  1 drivers
v000002f844c2ea90_0 .net "Dout", 0 0, L_000002f844d88440;  1 drivers
v000002f844c2eb30_0 .net "Ri", 0 0, L_000002f844d692a0;  1 drivers
v000002f844c10a90_0 .net "Si", 0 0, L_000002f844d697a0;  1 drivers
v000002f844c10310_0 .net *"_ivl_0", 0 0, L_000002f844d890f0;  1 drivers
v000002f844c10b30_0 .net *"_ivl_10", 0 0, L_000002f844d89470;  1 drivers
v000002f844c122f0_0 .net *"_ivl_2", 0 0, L_000002f844d89550;  1 drivers
v000002f844c10bd0_0 .net *"_ivl_4", 0 0, L_000002f844d896a0;  1 drivers
v000002f844c11710_0 .net *"_ivl_6", 0 0, L_000002f844d88d70;  1 drivers
S_000002f844c06fb0 .scope generate, "genblk1[21]" "genblk1[21]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a4adf0 .param/l "i" 0 5 102, +C4<010101>;
S_000002f844c05070 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c06fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d89160 .functor AND 1, L_000002f844d69c00, L_000002f844d6ace0, C4<1>, C4<1>;
L_000002f844d892b0 .functor AND 1, L_000002f844d6ace0, L_000002f844d6a7e0, C4<1>, C4<1>;
L_000002f844d88f30 .functor OR 1, L_000002f844d89160, L_000002f844d892b0, C4<0>, C4<0>;
L_000002f844d88520 .functor AND 1, L_000002f844d69c00, L_000002f844d6a7e0, C4<1>, C4<1>;
L_000002f844d88de0 .functor OR 1, L_000002f844d88f30, L_000002f844d88520, C4<0>, C4<0>;
L_000002f844d87fe0 .functor XOR 1, L_000002f844d69c00, L_000002f844d6ace0, C4<0>, C4<0>;
L_000002f844d884b0 .functor XOR 1, L_000002f844d87fe0, L_000002f844d6a7e0, C4<0>, C4<0>;
v000002f844c10c70_0 .net "Debe", 0 0, L_000002f844d88de0;  1 drivers
v000002f844c11170_0 .net "Din", 0 0, L_000002f844d6a7e0;  1 drivers
v000002f844c103b0_0 .net "Dout", 0 0, L_000002f844d884b0;  1 drivers
v000002f844c113f0_0 .net "Ri", 0 0, L_000002f844d6ace0;  1 drivers
v000002f844c12250_0 .net "Si", 0 0, L_000002f844d69c00;  1 drivers
v000002f844c12110_0 .net *"_ivl_0", 0 0, L_000002f844d89160;  1 drivers
v000002f844c11b70_0 .net *"_ivl_10", 0 0, L_000002f844d87fe0;  1 drivers
v000002f844c10950_0 .net *"_ivl_2", 0 0, L_000002f844d892b0;  1 drivers
v000002f844c10450_0 .net *"_ivl_4", 0 0, L_000002f844d88f30;  1 drivers
v000002f844c10590_0 .net *"_ivl_6", 0 0, L_000002f844d88520;  1 drivers
S_000002f844c06010 .scope generate, "genblk1[22]" "genblk1[22]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a4cdb0 .param/l "i" 0 5 102, +C4<010110>;
S_000002f844c07c30 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c06010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d88fa0 .functor AND 1, L_000002f844d69de0, L_000002f844d68b20, C4<1>, C4<1>;
L_000002f844d895c0 .functor AND 1, L_000002f844d68b20, L_000002f844d6ad80, C4<1>, C4<1>;
L_000002f844d89710 .functor OR 1, L_000002f844d88fa0, L_000002f844d895c0, C4<0>, C4<0>;
L_000002f844d88670 .functor AND 1, L_000002f844d69de0, L_000002f844d6ad80, C4<1>, C4<1>;
L_000002f844d89780 .functor OR 1, L_000002f844d89710, L_000002f844d88670, C4<0>, C4<0>;
L_000002f844d89860 .functor XOR 1, L_000002f844d69de0, L_000002f844d68b20, C4<0>, C4<0>;
L_000002f844d87db0 .functor XOR 1, L_000002f844d89860, L_000002f844d6ad80, C4<0>, C4<0>;
v000002f844c11e90_0 .net "Debe", 0 0, L_000002f844d89780;  1 drivers
v000002f844c104f0_0 .net "Din", 0 0, L_000002f844d6ad80;  1 drivers
v000002f844c11350_0 .net "Dout", 0 0, L_000002f844d87db0;  1 drivers
v000002f844c11df0_0 .net "Ri", 0 0, L_000002f844d68b20;  1 drivers
v000002f844c11c10_0 .net "Si", 0 0, L_000002f844d69de0;  1 drivers
v000002f844c11490_0 .net *"_ivl_0", 0 0, L_000002f844d88fa0;  1 drivers
v000002f844c10810_0 .net *"_ivl_10", 0 0, L_000002f844d89860;  1 drivers
v000002f844c12750_0 .net *"_ivl_2", 0 0, L_000002f844d895c0;  1 drivers
v000002f844c11d50_0 .net *"_ivl_4", 0 0, L_000002f844d89710;  1 drivers
v000002f844c10d10_0 .net *"_ivl_6", 0 0, L_000002f844d88670;  1 drivers
S_000002f844c05520 .scope generate, "genblk1[23]" "genblk1[23]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a4d3b0 .param/l "i" 0 5 102, +C4<010111>;
S_000002f844c061a0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c05520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d87e20 .functor AND 1, L_000002f844d6ac40, L_000002f844d6ae20, C4<1>, C4<1>;
L_000002f844d88590 .functor AND 1, L_000002f844d6ae20, L_000002f844d6a600, C4<1>, C4<1>;
L_000002f844d87e90 .functor OR 1, L_000002f844d87e20, L_000002f844d88590, C4<0>, C4<0>;
L_000002f844d87f00 .functor AND 1, L_000002f844d6ac40, L_000002f844d6a600, C4<1>, C4<1>;
L_000002f844d88050 .functor OR 1, L_000002f844d87e90, L_000002f844d87f00, C4<0>, C4<0>;
L_000002f844d880c0 .functor XOR 1, L_000002f844d6ac40, L_000002f844d6ae20, C4<0>, C4<0>;
L_000002f844d88130 .functor XOR 1, L_000002f844d880c0, L_000002f844d6a600, C4<0>, C4<0>;
v000002f844c10f90_0 .net "Debe", 0 0, L_000002f844d88050;  1 drivers
v000002f844c10e50_0 .net "Din", 0 0, L_000002f844d6a600;  1 drivers
v000002f844c11a30_0 .net "Dout", 0 0, L_000002f844d88130;  1 drivers
v000002f844c11530_0 .net "Ri", 0 0, L_000002f844d6ae20;  1 drivers
v000002f844c117b0_0 .net "Si", 0 0, L_000002f844d6ac40;  1 drivers
v000002f844c109f0_0 .net *"_ivl_0", 0 0, L_000002f844d87e20;  1 drivers
v000002f844c10630_0 .net *"_ivl_10", 0 0, L_000002f844d880c0;  1 drivers
v000002f844c10db0_0 .net *"_ivl_2", 0 0, L_000002f844d88590;  1 drivers
v000002f844c11f30_0 .net *"_ivl_4", 0 0, L_000002f844d87e90;  1 drivers
v000002f844c11cb0_0 .net *"_ivl_6", 0 0, L_000002f844d87f00;  1 drivers
S_000002f844c06330 .scope generate, "genblk1[24]" "genblk1[24]" 5 102, 5 102 0, S_000002f844c01380;
 .timescale -9 -12;
P_000002f844a4ee70 .param/l "i" 0 5 102, +C4<011000>;
S_000002f844c064c0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002f844c06330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d8b380 .functor AND 1, L_000002f844d6aec0, L_000002f844d6a880, C4<1>, C4<1>;
L_000002f844d8a970 .functor AND 1, L_000002f844d6a880, L_000002f844d6af60, C4<1>, C4<1>;
L_000002f844d89cc0 .functor OR 1, L_000002f844d8b380, L_000002f844d8a970, C4<0>, C4<0>;
L_000002f844d8acf0 .functor AND 1, L_000002f844d6aec0, L_000002f844d6af60, C4<1>, C4<1>;
L_000002f844d8b3f0 .functor OR 1, L_000002f844d89cc0, L_000002f844d8acf0, C4<0>, C4<0>;
L_000002f844d8a9e0 .functor XOR 1, L_000002f844d6aec0, L_000002f844d6a880, C4<0>, C4<0>;
L_000002f844d89da0 .functor XOR 1, L_000002f844d8a9e0, L_000002f844d6af60, C4<0>, C4<0>;
v000002f844c11670_0 .net "Debe", 0 0, L_000002f844d8b3f0;  1 drivers
v000002f844c106d0_0 .net "Din", 0 0, L_000002f844d6af60;  1 drivers
v000002f844c12430_0 .net "Dout", 0 0, L_000002f844d89da0;  1 drivers
v000002f844c10770_0 .net "Ri", 0 0, L_000002f844d6a880;  1 drivers
v000002f844c11990_0 .net "Si", 0 0, L_000002f844d6aec0;  1 drivers
v000002f844c12390_0 .net *"_ivl_0", 0 0, L_000002f844d8b380;  1 drivers
v000002f844c10ef0_0 .net *"_ivl_10", 0 0, L_000002f844d8a9e0;  1 drivers
v000002f844c108b0_0 .net *"_ivl_2", 0 0, L_000002f844d8a970;  1 drivers
v000002f844c11030_0 .net *"_ivl_4", 0 0, L_000002f844d89cc0;  1 drivers
v000002f844c118f0_0 .net *"_ivl_6", 0 0, L_000002f844d8acf0;  1 drivers
S_000002f844c040d0 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_000002f844c01380;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000002f844b23950 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000002f844b23988 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000002f844b239c0 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_000002f844b239f8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000002f844d89e10 .functor NOT 1, L_000002f844d69ac0, C4<0>, C4<0>, C4<0>;
L_000002f844d8b1c0 .functor OR 1, L_000002f844d69d40, L_000002f844d69e80, C4<0>, C4<0>;
L_000002f844d8b460 .functor AND 1, L_000002f844d69660, L_000002f844d8b1c0, C4<1>, C4<1>;
v000002f844c110d0_0 .net *"_ivl_11", 22 0, L_000002f844d6a240;  1 drivers
v000002f844c127f0_0 .net *"_ivl_12", 23 0, L_000002f844d68d00;  1 drivers
L_000002f844cbf540 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844c11210_0 .net *"_ivl_15", 0 0, L_000002f844cbf540;  1 drivers
v000002f844c11fd0_0 .net *"_ivl_17", 0 0, L_000002f844d69e80;  1 drivers
v000002f844c115d0_0 .net *"_ivl_19", 0 0, L_000002f844d8b1c0;  1 drivers
v000002f844c12070_0 .net *"_ivl_21", 0 0, L_000002f844d8b460;  1 drivers
L_000002f844cbf588 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002f844c12890_0 .net/2u *"_ivl_22", 23 0, L_000002f844cbf588;  1 drivers
L_000002f844cbf5d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844c112b0_0 .net/2u *"_ivl_24", 23 0, L_000002f844cbf5d0;  1 drivers
v000002f844c126b0_0 .net *"_ivl_26", 23 0, L_000002f844d68e40;  1 drivers
v000002f844c11850_0 .net *"_ivl_3", 3 0, L_000002f844d68a80;  1 drivers
v000002f844c11ad0_0 .net *"_ivl_33", 0 0, L_000002f844d69020;  1 drivers
v000002f844c121b0_0 .net *"_ivl_34", 7 0, L_000002f844d69200;  1 drivers
L_000002f844cbf618 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000002f844c124d0_0 .net *"_ivl_37", 6 0, L_000002f844cbf618;  1 drivers
v000002f844c12570_0 .net *"_ivl_7", 0 0, L_000002f844d69ac0;  1 drivers
v000002f844c12610_0 .net "boolean", 0 0, L_000002f844d69d40;  1 drivers
v000002f844c10130_0 .net "exp", 7 0, L_000002f844d689e0;  alias, 1 drivers
v000002f844c101d0_0 .net "exp_round", 7 0, L_000002f844d6a9c0;  alias, 1 drivers
v000002f844c10270_0 .net "guard", 0 0, L_000002f844d69660;  1 drivers
v000002f844c13790_0 .net "is_even", 0 0, L_000002f844d89e10;  1 drivers
v000002f844c13010_0 .net "ms", 27 0, L_000002f844d698e0;  1 drivers
v000002f844c136f0_0 .net "ms_round", 22 0, L_000002f844d6a100;  alias, 1 drivers
v000002f844c13f10_0 .net "temp", 23 0, L_000002f844d69160;  1 drivers
L_000002f844d69660 .part L_000002f844d698e0, 4, 1;
L_000002f844d68a80 .part L_000002f844d698e0, 0, 4;
L_000002f844d69d40 .reduce/or L_000002f844d68a80;
L_000002f844d69ac0 .part L_000002f844d698e0, 5, 1;
L_000002f844d6a240 .part L_000002f844d698e0, 5, 23;
L_000002f844d68d00 .concat [ 23 1 0 0], L_000002f844d6a240, L_000002f844cbf540;
L_000002f844d69e80 .reduce/nor L_000002f844d89e10;
L_000002f844d68e40 .functor MUXZ 24, L_000002f844cbf5d0, L_000002f844cbf588, L_000002f844d8b460, C4<>;
L_000002f844d69160 .arith/sum 24, L_000002f844d68d00, L_000002f844d68e40;
L_000002f844d6a100 .part L_000002f844d69160, 0, 23;
L_000002f844d69020 .part L_000002f844d69160, 23, 1;
L_000002f844d69200 .concat [ 1 7 0 0], L_000002f844d69020, L_000002f844cbf618;
L_000002f844d6a9c0 .arith/sum 8, L_000002f844d689e0, L_000002f844d69200;
S_000002f844c06970 .scope module, "subsito1" "RestaExp_sum" 5 233, 5 19 0, S_000002f844bf84e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000002f844bfba40 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000002f844bfba78 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000002f844bfbab0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000002f844c4c0c0_0 .net "Debe", 8 0, L_000002f844d65ba0;  1 drivers
v000002f844c4dce0_0 .net "F", 7 0, L_000002f844d65600;  alias, 1 drivers
v000002f844c4cc00_0 .net "R", 7 0, L_000002f844d62b80;  alias, 1 drivers
v000002f844c4e6e0_0 .net "S", 7 0, L_000002f844d61320;  alias, 1 drivers
L_000002f844cbf0c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844c4dc40_0 .net/2u *"_ivl_60", 0 0, L_000002f844cbf0c0;  1 drivers
L_000002f844d63800 .part L_000002f844d61320, 0, 1;
L_000002f844d62c20 .part L_000002f844d62b80, 0, 1;
L_000002f844d61e60 .part L_000002f844d65ba0, 0, 1;
L_000002f844d61460 .part L_000002f844d61320, 1, 1;
L_000002f844d62cc0 .part L_000002f844d62b80, 1, 1;
L_000002f844d62e00 .part L_000002f844d65ba0, 1, 1;
L_000002f844d638a0 .part L_000002f844d61320, 2, 1;
L_000002f844d61a00 .part L_000002f844d62b80, 2, 1;
L_000002f844d63080 .part L_000002f844d65ba0, 2, 1;
L_000002f844d61500 .part L_000002f844d61320, 3, 1;
L_000002f844d63120 .part L_000002f844d62b80, 3, 1;
L_000002f844d631c0 .part L_000002f844d65ba0, 3, 1;
L_000002f844d63260 .part L_000002f844d61320, 4, 1;
L_000002f844d61140 .part L_000002f844d62b80, 4, 1;
L_000002f844d613c0 .part L_000002f844d65ba0, 4, 1;
L_000002f844d61820 .part L_000002f844d61320, 5, 1;
L_000002f844d618c0 .part L_000002f844d62b80, 5, 1;
L_000002f844d61960 .part L_000002f844d65ba0, 5, 1;
L_000002f844d64160 .part L_000002f844d61320, 6, 1;
L_000002f844d65060 .part L_000002f844d62b80, 6, 1;
L_000002f844d64fc0 .part L_000002f844d65ba0, 6, 1;
L_000002f844d651a0 .part L_000002f844d61320, 7, 1;
L_000002f844d64ca0 .part L_000002f844d62b80, 7, 1;
L_000002f844d65d80 .part L_000002f844d65ba0, 7, 1;
LS_000002f844d65600_0_0 .concat8 [ 1 1 1 1], L_000002f844d55ce0, L_000002f844d55650, L_000002f844d56060, L_000002f844d56300;
LS_000002f844d65600_0_4 .concat8 [ 1 1 1 1], L_000002f844d56ae0, L_000002f844d55340, L_000002f844d55ab0, L_000002f844d84460;
L_000002f844d65600 .concat8 [ 4 4 0 0], LS_000002f844d65600_0_0, LS_000002f844d65600_0_4;
LS_000002f844d65ba0_0_0 .concat8 [ 1 1 1 1], L_000002f844cbf0c0, L_000002f844d558f0, L_000002f844d566f0, L_000002f844d556c0;
LS_000002f844d65ba0_0_4 .concat8 [ 1 1 1 1], L_000002f844d56920, L_000002f844d56760, L_000002f844d55b20, L_000002f844d55500;
LS_000002f844d65ba0_0_8 .concat8 [ 1 0 0 0], L_000002f844d56d10;
L_000002f844d65ba0 .concat8 [ 4 4 1 0], LS_000002f844d65ba0_0_0, LS_000002f844d65ba0_0_4, LS_000002f844d65ba0_0_8;
S_000002f844c04d50 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000002f844c06970;
 .timescale -9 -12;
P_000002f844a4ef30 .param/l "i" 0 5 28, +C4<00>;
S_000002f844c06c90 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c04d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d55d50 .functor NOT 1, L_000002f844d63800, C4<0>, C4<0>, C4<0>;
L_000002f844d55880 .functor AND 1, L_000002f844d55d50, L_000002f844d62c20, C4<1>, C4<1>;
L_000002f844d55a40 .functor NOT 1, L_000002f844d63800, C4<0>, C4<0>, C4<0>;
L_000002f844d55c00 .functor AND 1, L_000002f844d55a40, L_000002f844d61e60, C4<1>, C4<1>;
L_000002f844d564c0 .functor OR 1, L_000002f844d55880, L_000002f844d55c00, C4<0>, C4<0>;
L_000002f844d55c70 .functor AND 1, L_000002f844d62c20, L_000002f844d61e60, C4<1>, C4<1>;
L_000002f844d558f0 .functor OR 1, L_000002f844d564c0, L_000002f844d55c70, C4<0>, C4<0>;
L_000002f844d56a70 .functor XOR 1, L_000002f844d63800, L_000002f844d62c20, C4<0>, C4<0>;
L_000002f844d55ce0 .functor XOR 1, L_000002f844d56a70, L_000002f844d61e60, C4<0>, C4<0>;
v000002f844c12f70_0 .net "Debe", 0 0, L_000002f844d558f0;  1 drivers
v000002f844c14af0_0 .net "Din", 0 0, L_000002f844d61e60;  1 drivers
v000002f844c14b90_0 .net "Dout", 0 0, L_000002f844d55ce0;  1 drivers
v000002f844c135b0_0 .net "Ri", 0 0, L_000002f844d62c20;  1 drivers
v000002f844c13c90_0 .net "Si", 0 0, L_000002f844d63800;  1 drivers
v000002f844c12ed0_0 .net *"_ivl_0", 0 0, L_000002f844d55d50;  1 drivers
v000002f844c14370_0 .net *"_ivl_10", 0 0, L_000002f844d55c70;  1 drivers
v000002f844c14730_0 .net *"_ivl_14", 0 0, L_000002f844d56a70;  1 drivers
v000002f844c131f0_0 .net *"_ivl_2", 0 0, L_000002f844d55880;  1 drivers
v000002f844c13290_0 .net *"_ivl_4", 0 0, L_000002f844d55a40;  1 drivers
v000002f844c12bb0_0 .net *"_ivl_6", 0 0, L_000002f844d55c00;  1 drivers
v000002f844c14f50_0 .net *"_ivl_8", 0 0, L_000002f844d564c0;  1 drivers
S_000002f844c072d0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000002f844c06970;
 .timescale -9 -12;
P_000002f844a4ecf0 .param/l "i" 0 5 28, +C4<01>;
S_000002f844c075f0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c072d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d55dc0 .functor NOT 1, L_000002f844d61460, C4<0>, C4<0>, C4<0>;
L_000002f844d55e30 .functor AND 1, L_000002f844d55dc0, L_000002f844d62cc0, C4<1>, C4<1>;
L_000002f844d56ca0 .functor NOT 1, L_000002f844d61460, C4<0>, C4<0>, C4<0>;
L_000002f844d555e0 .functor AND 1, L_000002f844d56ca0, L_000002f844d62e00, C4<1>, C4<1>;
L_000002f844d56530 .functor OR 1, L_000002f844d55e30, L_000002f844d555e0, C4<0>, C4<0>;
L_000002f844d55110 .functor AND 1, L_000002f844d62cc0, L_000002f844d62e00, C4<1>, C4<1>;
L_000002f844d566f0 .functor OR 1, L_000002f844d56530, L_000002f844d55110, C4<0>, C4<0>;
L_000002f844d56220 .functor XOR 1, L_000002f844d61460, L_000002f844d62cc0, C4<0>, C4<0>;
L_000002f844d55650 .functor XOR 1, L_000002f844d56220, L_000002f844d62e00, C4<0>, C4<0>;
v000002f844c13330_0 .net "Debe", 0 0, L_000002f844d566f0;  1 drivers
v000002f844c13d30_0 .net "Din", 0 0, L_000002f844d62e00;  1 drivers
v000002f844c13dd0_0 .net "Dout", 0 0, L_000002f844d55650;  1 drivers
v000002f844c13510_0 .net "Ri", 0 0, L_000002f844d62cc0;  1 drivers
v000002f844c13650_0 .net "Si", 0 0, L_000002f844d61460;  1 drivers
v000002f844c14cd0_0 .net *"_ivl_0", 0 0, L_000002f844d55dc0;  1 drivers
v000002f844c14410_0 .net *"_ivl_10", 0 0, L_000002f844d55110;  1 drivers
v000002f844c14550_0 .net *"_ivl_14", 0 0, L_000002f844d56220;  1 drivers
v000002f844c147d0_0 .net *"_ivl_2", 0 0, L_000002f844d55e30;  1 drivers
v000002f844c14e10_0 .net *"_ivl_4", 0 0, L_000002f844d56ca0;  1 drivers
v000002f844c14eb0_0 .net *"_ivl_6", 0 0, L_000002f844d555e0;  1 drivers
v000002f844c14ff0_0 .net *"_ivl_8", 0 0, L_000002f844d56530;  1 drivers
S_000002f844c07780 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000002f844c06970;
 .timescale -9 -12;
P_000002f844a4ea70 .param/l "i" 0 5 28, +C4<010>;
S_000002f844c07dc0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c07780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d56840 .functor NOT 1, L_000002f844d638a0, C4<0>, C4<0>, C4<0>;
L_000002f844d55260 .functor AND 1, L_000002f844d56840, L_000002f844d61a00, C4<1>, C4<1>;
L_000002f844d56680 .functor NOT 1, L_000002f844d638a0, C4<0>, C4<0>, C4<0>;
L_000002f844d56140 .functor AND 1, L_000002f844d56680, L_000002f844d63080, C4<1>, C4<1>;
L_000002f844d55ea0 .functor OR 1, L_000002f844d55260, L_000002f844d56140, C4<0>, C4<0>;
L_000002f844d561b0 .functor AND 1, L_000002f844d61a00, L_000002f844d63080, C4<1>, C4<1>;
L_000002f844d556c0 .functor OR 1, L_000002f844d55ea0, L_000002f844d561b0, C4<0>, C4<0>;
L_000002f844d56290 .functor XOR 1, L_000002f844d638a0, L_000002f844d61a00, C4<0>, C4<0>;
L_000002f844d56060 .functor XOR 1, L_000002f844d56290, L_000002f844d63080, C4<0>, C4<0>;
v000002f844c15090_0 .net "Debe", 0 0, L_000002f844d556c0;  1 drivers
v000002f844c12930_0 .net "Din", 0 0, L_000002f844d63080;  1 drivers
v000002f844c12a70_0 .net "Dout", 0 0, L_000002f844d56060;  1 drivers
v000002f844c4b3a0_0 .net "Ri", 0 0, L_000002f844d61a00;  1 drivers
v000002f844c4be40_0 .net "Si", 0 0, L_000002f844d638a0;  1 drivers
v000002f844c4a900_0 .net *"_ivl_0", 0 0, L_000002f844d56840;  1 drivers
v000002f844c49be0_0 .net *"_ivl_10", 0 0, L_000002f844d561b0;  1 drivers
v000002f844c4b6c0_0 .net *"_ivl_14", 0 0, L_000002f844d56290;  1 drivers
v000002f844c4a5e0_0 .net *"_ivl_2", 0 0, L_000002f844d55260;  1 drivers
v000002f844c4b800_0 .net *"_ivl_4", 0 0, L_000002f844d56680;  1 drivers
v000002f844c4bee0_0 .net *"_ivl_6", 0 0, L_000002f844d56140;  1 drivers
v000002f844c4a9a0_0 .net *"_ivl_8", 0 0, L_000002f844d55ea0;  1 drivers
S_000002f844c043f0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000002f844c06970;
 .timescale -9 -12;
P_000002f844a4ed30 .param/l "i" 0 5 28, +C4<011>;
S_000002f844c04580 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c043f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d56370 .functor NOT 1, L_000002f844d61500, C4<0>, C4<0>, C4<0>;
L_000002f844d55f10 .functor AND 1, L_000002f844d56370, L_000002f844d63120, C4<1>, C4<1>;
L_000002f844d563e0 .functor NOT 1, L_000002f844d61500, C4<0>, C4<0>, C4<0>;
L_000002f844d56450 .functor AND 1, L_000002f844d563e0, L_000002f844d631c0, C4<1>, C4<1>;
L_000002f844d55570 .functor OR 1, L_000002f844d55f10, L_000002f844d56450, C4<0>, C4<0>;
L_000002f844d55f80 .functor AND 1, L_000002f844d63120, L_000002f844d631c0, C4<1>, C4<1>;
L_000002f844d56920 .functor OR 1, L_000002f844d55570, L_000002f844d55f80, C4<0>, C4<0>;
L_000002f844d565a0 .functor XOR 1, L_000002f844d61500, L_000002f844d63120, C4<0>, C4<0>;
L_000002f844d56300 .functor XOR 1, L_000002f844d565a0, L_000002f844d631c0, C4<0>, C4<0>;
v000002f844c4b580_0 .net "Debe", 0 0, L_000002f844d56920;  1 drivers
v000002f844c4c020_0 .net "Din", 0 0, L_000002f844d631c0;  1 drivers
v000002f844c4aae0_0 .net "Dout", 0 0, L_000002f844d56300;  1 drivers
v000002f844c4a220_0 .net "Ri", 0 0, L_000002f844d63120;  1 drivers
v000002f844c4bf80_0 .net "Si", 0 0, L_000002f844d61500;  1 drivers
v000002f844c4b4e0_0 .net *"_ivl_0", 0 0, L_000002f844d56370;  1 drivers
v000002f844c4b9e0_0 .net *"_ivl_10", 0 0, L_000002f844d55f80;  1 drivers
v000002f844c4bbc0_0 .net *"_ivl_14", 0 0, L_000002f844d565a0;  1 drivers
v000002f844c4b620_0 .net *"_ivl_2", 0 0, L_000002f844d55f10;  1 drivers
v000002f844c4a4a0_0 .net *"_ivl_4", 0 0, L_000002f844d563e0;  1 drivers
v000002f844c4a180_0 .net *"_ivl_6", 0 0, L_000002f844d56450;  1 drivers
v000002f844c4b760_0 .net *"_ivl_8", 0 0, L_000002f844d55570;  1 drivers
S_000002f844c63970 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000002f844c06970;
 .timescale -9 -12;
P_000002f844a4e630 .param/l "i" 0 5 28, +C4<0100>;
S_000002f844c65720 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c63970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d55ff0 .functor NOT 1, L_000002f844d63260, C4<0>, C4<0>, C4<0>;
L_000002f844d55180 .functor AND 1, L_000002f844d55ff0, L_000002f844d61140, C4<1>, C4<1>;
L_000002f844d56c30 .functor NOT 1, L_000002f844d63260, C4<0>, C4<0>, C4<0>;
L_000002f844d560d0 .functor AND 1, L_000002f844d56c30, L_000002f844d613c0, C4<1>, C4<1>;
L_000002f844d56990 .functor OR 1, L_000002f844d55180, L_000002f844d560d0, C4<0>, C4<0>;
L_000002f844d56610 .functor AND 1, L_000002f844d61140, L_000002f844d613c0, C4<1>, C4<1>;
L_000002f844d56760 .functor OR 1, L_000002f844d56990, L_000002f844d56610, C4<0>, C4<0>;
L_000002f844d567d0 .functor XOR 1, L_000002f844d63260, L_000002f844d61140, C4<0>, C4<0>;
L_000002f844d56ae0 .functor XOR 1, L_000002f844d567d0, L_000002f844d613c0, C4<0>, C4<0>;
v000002f844c49aa0_0 .net "Debe", 0 0, L_000002f844d56760;  1 drivers
v000002f844c4a360_0 .net "Din", 0 0, L_000002f844d613c0;  1 drivers
v000002f844c4b8a0_0 .net "Dout", 0 0, L_000002f844d56ae0;  1 drivers
v000002f844c4b080_0 .net "Ri", 0 0, L_000002f844d61140;  1 drivers
v000002f844c49d20_0 .net "Si", 0 0, L_000002f844d63260;  1 drivers
v000002f844c4ae00_0 .net *"_ivl_0", 0 0, L_000002f844d55ff0;  1 drivers
v000002f844c4a400_0 .net *"_ivl_10", 0 0, L_000002f844d56610;  1 drivers
v000002f844c4af40_0 .net *"_ivl_14", 0 0, L_000002f844d567d0;  1 drivers
v000002f844c498c0_0 .net *"_ivl_2", 0 0, L_000002f844d55180;  1 drivers
v000002f844c4a0e0_0 .net *"_ivl_4", 0 0, L_000002f844d56c30;  1 drivers
v000002f844c4afe0_0 .net *"_ivl_6", 0 0, L_000002f844d560d0;  1 drivers
v000002f844c4b120_0 .net *"_ivl_8", 0 0, L_000002f844d56990;  1 drivers
S_000002f844c64780 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000002f844c06970;
 .timescale -9 -12;
P_000002f844a4efb0 .param/l "i" 0 5 28, +C4<0101>;
S_000002f844c62390 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c64780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d568b0 .functor NOT 1, L_000002f844d61820, C4<0>, C4<0>, C4<0>;
L_000002f844d56a00 .functor AND 1, L_000002f844d568b0, L_000002f844d618c0, C4<1>, C4<1>;
L_000002f844d56b50 .functor NOT 1, L_000002f844d61820, C4<0>, C4<0>, C4<0>;
L_000002f844d56bc0 .functor AND 1, L_000002f844d56b50, L_000002f844d61960, C4<1>, C4<1>;
L_000002f844d55810 .functor OR 1, L_000002f844d56a00, L_000002f844d56bc0, C4<0>, C4<0>;
L_000002f844d551f0 .functor AND 1, L_000002f844d618c0, L_000002f844d61960, C4<1>, C4<1>;
L_000002f844d55b20 .functor OR 1, L_000002f844d55810, L_000002f844d551f0, C4<0>, C4<0>;
L_000002f844d552d0 .functor XOR 1, L_000002f844d61820, L_000002f844d618c0, C4<0>, C4<0>;
L_000002f844d55340 .functor XOR 1, L_000002f844d552d0, L_000002f844d61960, C4<0>, C4<0>;
v000002f844c49f00_0 .net "Debe", 0 0, L_000002f844d55b20;  1 drivers
v000002f844c4b940_0 .net "Din", 0 0, L_000002f844d61960;  1 drivers
v000002f844c4ba80_0 .net "Dout", 0 0, L_000002f844d55340;  1 drivers
v000002f844c4a540_0 .net "Ri", 0 0, L_000002f844d618c0;  1 drivers
v000002f844c4ac20_0 .net "Si", 0 0, L_000002f844d61820;  1 drivers
v000002f844c49dc0_0 .net *"_ivl_0", 0 0, L_000002f844d568b0;  1 drivers
v000002f844c4b300_0 .net *"_ivl_10", 0 0, L_000002f844d551f0;  1 drivers
v000002f844c4bb20_0 .net *"_ivl_14", 0 0, L_000002f844d552d0;  1 drivers
v000002f844c49e60_0 .net *"_ivl_2", 0 0, L_000002f844d56a00;  1 drivers
v000002f844c4a2c0_0 .net *"_ivl_4", 0 0, L_000002f844d56b50;  1 drivers
v000002f844c49b40_0 .net *"_ivl_6", 0 0, L_000002f844d56bc0;  1 drivers
v000002f844c49960_0 .net *"_ivl_8", 0 0, L_000002f844d55810;  1 drivers
S_000002f844c637e0 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000002f844c06970;
 .timescale -9 -12;
P_000002f844a4e370 .param/l "i" 0 5 28, +C4<0110>;
S_000002f844c642d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c637e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d55960 .functor NOT 1, L_000002f844d64160, C4<0>, C4<0>, C4<0>;
L_000002f844d553b0 .functor AND 1, L_000002f844d55960, L_000002f844d65060, C4<1>, C4<1>;
L_000002f844d55730 .functor NOT 1, L_000002f844d64160, C4<0>, C4<0>, C4<0>;
L_000002f844d557a0 .functor AND 1, L_000002f844d55730, L_000002f844d64fc0, C4<1>, C4<1>;
L_000002f844d55420 .functor OR 1, L_000002f844d553b0, L_000002f844d557a0, C4<0>, C4<0>;
L_000002f844d55490 .functor AND 1, L_000002f844d65060, L_000002f844d64fc0, C4<1>, C4<1>;
L_000002f844d55500 .functor OR 1, L_000002f844d55420, L_000002f844d55490, C4<0>, C4<0>;
L_000002f844d559d0 .functor XOR 1, L_000002f844d64160, L_000002f844d65060, C4<0>, C4<0>;
L_000002f844d55ab0 .functor XOR 1, L_000002f844d559d0, L_000002f844d64fc0, C4<0>, C4<0>;
v000002f844c49a00_0 .net "Debe", 0 0, L_000002f844d55500;  1 drivers
v000002f844c4aa40_0 .net "Din", 0 0, L_000002f844d64fc0;  1 drivers
v000002f844c4a7c0_0 .net "Dout", 0 0, L_000002f844d55ab0;  1 drivers
v000002f844c4bc60_0 .net "Ri", 0 0, L_000002f844d65060;  1 drivers
v000002f844c4ad60_0 .net "Si", 0 0, L_000002f844d64160;  1 drivers
v000002f844c49c80_0 .net *"_ivl_0", 0 0, L_000002f844d55960;  1 drivers
v000002f844c49fa0_0 .net *"_ivl_10", 0 0, L_000002f844d55490;  1 drivers
v000002f844c4b1c0_0 .net *"_ivl_14", 0 0, L_000002f844d559d0;  1 drivers
v000002f844c4ab80_0 .net *"_ivl_2", 0 0, L_000002f844d553b0;  1 drivers
v000002f844c4acc0_0 .net *"_ivl_4", 0 0, L_000002f844d55730;  1 drivers
v000002f844c4a720_0 .net *"_ivl_6", 0 0, L_000002f844d557a0;  1 drivers
v000002f844c4bd00_0 .net *"_ivl_8", 0 0, L_000002f844d55420;  1 drivers
S_000002f844c62200 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000002f844c06970;
 .timescale -9 -12;
P_000002f844a4ecb0 .param/l "i" 0 5 28, +C4<0111>;
S_000002f844c63fb0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c62200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d56d80 .functor NOT 1, L_000002f844d651a0, C4<0>, C4<0>, C4<0>;
L_000002f844d56df0 .functor AND 1, L_000002f844d56d80, L_000002f844d64ca0, C4<1>, C4<1>;
L_000002f844d56e60 .functor NOT 1, L_000002f844d651a0, C4<0>, C4<0>, C4<0>;
L_000002f844d56ed0 .functor AND 1, L_000002f844d56e60, L_000002f844d65d80, C4<1>, C4<1>;
L_000002f844d56f40 .functor OR 1, L_000002f844d56df0, L_000002f844d56ed0, C4<0>, C4<0>;
L_000002f844d56fb0 .functor AND 1, L_000002f844d64ca0, L_000002f844d65d80, C4<1>, C4<1>;
L_000002f844d56d10 .functor OR 1, L_000002f844d56f40, L_000002f844d56fb0, C4<0>, C4<0>;
L_000002f844d83a50 .functor XOR 1, L_000002f844d651a0, L_000002f844d64ca0, C4<0>, C4<0>;
L_000002f844d84460 .functor XOR 1, L_000002f844d83a50, L_000002f844d65d80, C4<0>, C4<0>;
v000002f844c4a860_0 .net "Debe", 0 0, L_000002f844d56d10;  1 drivers
v000002f844c4a680_0 .net "Din", 0 0, L_000002f844d65d80;  1 drivers
v000002f844c4b260_0 .net "Dout", 0 0, L_000002f844d84460;  1 drivers
v000002f844c4bda0_0 .net "Ri", 0 0, L_000002f844d64ca0;  1 drivers
v000002f844c4a040_0 .net "Si", 0 0, L_000002f844d651a0;  1 drivers
v000002f844c4aea0_0 .net *"_ivl_0", 0 0, L_000002f844d56d80;  1 drivers
v000002f844c4b440_0 .net *"_ivl_10", 0 0, L_000002f844d56fb0;  1 drivers
v000002f844c4e3c0_0 .net *"_ivl_14", 0 0, L_000002f844d83a50;  1 drivers
v000002f844c4e460_0 .net *"_ivl_2", 0 0, L_000002f844d56df0;  1 drivers
v000002f844c4e0a0_0 .net *"_ivl_4", 0 0, L_000002f844d56e60;  1 drivers
v000002f844c4cd40_0 .net *"_ivl_6", 0 0, L_000002f844d56ed0;  1 drivers
v000002f844c4d4c0_0 .net *"_ivl_8", 0 0, L_000002f844d56f40;  1 drivers
S_000002f844c65d60 .scope module, "subsito2" "RestaExp_sum" 5 234, 5 19 0, S_000002f844bf84e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000002f844bfbaf0 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000002f844bfbb28 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000002f844bfbb60 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000002f844c509e0_0 .net "Debe", 8 0, L_000002f844d657e0;  1 drivers
v000002f844c506c0_0 .net "F", 7 0, L_000002f844d66000;  alias, 1 drivers
v000002f844c4fc20_0 .net "R", 7 0, L_000002f844d61320;  alias, 1 drivers
v000002f844c4ed20_0 .net "S", 7 0, L_000002f844d62b80;  alias, 1 drivers
L_000002f844cbf108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844c4ffe0_0 .net/2u *"_ivl_60", 0 0, L_000002f844cbf108;  1 drivers
L_000002f844d64480 .part L_000002f844d62b80, 0, 1;
L_000002f844d64340 .part L_000002f844d61320, 0, 1;
L_000002f844d65880 .part L_000002f844d657e0, 0, 1;
L_000002f844d65920 .part L_000002f844d62b80, 1, 1;
L_000002f844d659c0 .part L_000002f844d61320, 1, 1;
L_000002f844d65240 .part L_000002f844d657e0, 1, 1;
L_000002f844d63c60 .part L_000002f844d62b80, 2, 1;
L_000002f844d64980 .part L_000002f844d61320, 2, 1;
L_000002f844d64520 .part L_000002f844d657e0, 2, 1;
L_000002f844d65ce0 .part L_000002f844d62b80, 3, 1;
L_000002f844d64f20 .part L_000002f844d61320, 3, 1;
L_000002f844d63b20 .part L_000002f844d657e0, 3, 1;
L_000002f844d65f60 .part L_000002f844d62b80, 4, 1;
L_000002f844d64700 .part L_000002f844d61320, 4, 1;
L_000002f844d65ec0 .part L_000002f844d657e0, 4, 1;
L_000002f844d656a0 .part L_000002f844d62b80, 5, 1;
L_000002f844d65e20 .part L_000002f844d61320, 5, 1;
L_000002f844d63d00 .part L_000002f844d657e0, 5, 1;
L_000002f844d647a0 .part L_000002f844d62b80, 6, 1;
L_000002f844d654c0 .part L_000002f844d61320, 6, 1;
L_000002f844d65740 .part L_000002f844d657e0, 6, 1;
L_000002f844d64840 .part L_000002f844d62b80, 7, 1;
L_000002f844d65560 .part L_000002f844d61320, 7, 1;
L_000002f844d645c0 .part L_000002f844d657e0, 7, 1;
LS_000002f844d66000_0_0 .concat8 [ 1 1 1 1], L_000002f844d833c0, L_000002f844d83c80, L_000002f844d82ef0, L_000002f844d83ba0;
LS_000002f844d66000_0_4 .concat8 [ 1 1 1 1], L_000002f844d83820, L_000002f844d841c0, L_000002f844d84f50, L_000002f844d84770;
L_000002f844d66000 .concat8 [ 4 4 0 0], LS_000002f844d66000_0_0, LS_000002f844d66000_0_4;
LS_000002f844d657e0_0_0 .concat8 [ 1 1 1 1], L_000002f844cbf108, L_000002f844d832e0, L_000002f844d82940, L_000002f844d83f90;
LS_000002f844d657e0_0_4 .concat8 [ 1 1 1 1], L_000002f844d83e40, L_000002f844d82a90, L_000002f844d82c50, L_000002f844d830b0;
LS_000002f844d657e0_0_8 .concat8 [ 1 0 0 0], L_000002f844d848c0;
L_000002f844d657e0 .concat8 [ 4 4 1 0], LS_000002f844d657e0_0_0, LS_000002f844d657e0_0_4, LS_000002f844d657e0_0_8;
S_000002f844c64140 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000002f844c65d60;
 .timescale -9 -12;
P_000002f844a4ed70 .param/l "i" 0 5 28, +C4<00>;
S_000002f844c631a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c64140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d83190 .functor NOT 1, L_000002f844d64480, C4<0>, C4<0>, C4<0>;
L_000002f844d843f0 .functor AND 1, L_000002f844d83190, L_000002f844d64340, C4<1>, C4<1>;
L_000002f844d83dd0 .functor NOT 1, L_000002f844d64480, C4<0>, C4<0>, C4<0>;
L_000002f844d83200 .functor AND 1, L_000002f844d83dd0, L_000002f844d65880, C4<1>, C4<1>;
L_000002f844d82e10 .functor OR 1, L_000002f844d843f0, L_000002f844d83200, C4<0>, C4<0>;
L_000002f844d83890 .functor AND 1, L_000002f844d64340, L_000002f844d65880, C4<1>, C4<1>;
L_000002f844d832e0 .functor OR 1, L_000002f844d82e10, L_000002f844d83890, C4<0>, C4<0>;
L_000002f844d83f20 .functor XOR 1, L_000002f844d64480, L_000002f844d64340, C4<0>, C4<0>;
L_000002f844d833c0 .functor XOR 1, L_000002f844d83f20, L_000002f844d65880, C4<0>, C4<0>;
v000002f844c4c160_0 .net "Debe", 0 0, L_000002f844d832e0;  1 drivers
v000002f844c4d7e0_0 .net "Din", 0 0, L_000002f844d65880;  1 drivers
v000002f844c4d240_0 .net "Dout", 0 0, L_000002f844d833c0;  1 drivers
v000002f844c4cca0_0 .net "Ri", 0 0, L_000002f844d64340;  1 drivers
v000002f844c4cb60_0 .net "Si", 0 0, L_000002f844d64480;  1 drivers
v000002f844c4df60_0 .net *"_ivl_0", 0 0, L_000002f844d83190;  1 drivers
v000002f844c4cde0_0 .net *"_ivl_10", 0 0, L_000002f844d83890;  1 drivers
v000002f844c4c480_0 .net *"_ivl_14", 0 0, L_000002f844d83f20;  1 drivers
v000002f844c4d2e0_0 .net *"_ivl_2", 0 0, L_000002f844d843f0;  1 drivers
v000002f844c4ce80_0 .net *"_ivl_4", 0 0, L_000002f844d83dd0;  1 drivers
v000002f844c4d740_0 .net *"_ivl_6", 0 0, L_000002f844d83200;  1 drivers
v000002f844c4e000_0 .net *"_ivl_8", 0 0, L_000002f844d82e10;  1 drivers
S_000002f844c63330 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000002f844c65d60;
 .timescale -9 -12;
P_000002f844a4eff0 .param/l "i" 0 5 28, +C4<01>;
S_000002f844c63b00 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c63330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d83510 .functor NOT 1, L_000002f844d65920, C4<0>, C4<0>, C4<0>;
L_000002f844d82b70 .functor AND 1, L_000002f844d83510, L_000002f844d659c0, C4<1>, C4<1>;
L_000002f844d83270 .functor NOT 1, L_000002f844d65920, C4<0>, C4<0>, C4<0>;
L_000002f844d834a0 .functor AND 1, L_000002f844d83270, L_000002f844d65240, C4<1>, C4<1>;
L_000002f844d844d0 .functor OR 1, L_000002f844d82b70, L_000002f844d834a0, C4<0>, C4<0>;
L_000002f844d835f0 .functor AND 1, L_000002f844d659c0, L_000002f844d65240, C4<1>, C4<1>;
L_000002f844d82940 .functor OR 1, L_000002f844d844d0, L_000002f844d835f0, C4<0>, C4<0>;
L_000002f844d84070 .functor XOR 1, L_000002f844d65920, L_000002f844d659c0, C4<0>, C4<0>;
L_000002f844d83c80 .functor XOR 1, L_000002f844d84070, L_000002f844d65240, C4<0>, C4<0>;
v000002f844c4e280_0 .net "Debe", 0 0, L_000002f844d82940;  1 drivers
v000002f844c4d560_0 .net "Din", 0 0, L_000002f844d65240;  1 drivers
v000002f844c4e500_0 .net "Dout", 0 0, L_000002f844d83c80;  1 drivers
v000002f844c4ca20_0 .net "Ri", 0 0, L_000002f844d659c0;  1 drivers
v000002f844c4de20_0 .net "Si", 0 0, L_000002f844d65920;  1 drivers
v000002f844c4c520_0 .net *"_ivl_0", 0 0, L_000002f844d83510;  1 drivers
v000002f844c4d380_0 .net *"_ivl_10", 0 0, L_000002f844d835f0;  1 drivers
v000002f844c4dd80_0 .net *"_ivl_14", 0 0, L_000002f844d84070;  1 drivers
v000002f844c4e820_0 .net *"_ivl_2", 0 0, L_000002f844d82b70;  1 drivers
v000002f844c4dec0_0 .net *"_ivl_4", 0 0, L_000002f844d83270;  1 drivers
v000002f844c4e140_0 .net *"_ivl_6", 0 0, L_000002f844d834a0;  1 drivers
v000002f844c4cf20_0 .net *"_ivl_8", 0 0, L_000002f844d844d0;  1 drivers
S_000002f844c62840 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000002f844c65d60;
 .timescale -9 -12;
P_000002f844a4ee30 .param/l "i" 0 5 28, +C4<010>;
S_000002f844c62e80 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c62840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d82e80 .functor NOT 1, L_000002f844d63c60, C4<0>, C4<0>, C4<0>;
L_000002f844d82be0 .functor AND 1, L_000002f844d82e80, L_000002f844d64980, C4<1>, C4<1>;
L_000002f844d83350 .functor NOT 1, L_000002f844d63c60, C4<0>, C4<0>, C4<0>;
L_000002f844d83900 .functor AND 1, L_000002f844d83350, L_000002f844d64520, C4<1>, C4<1>;
L_000002f844d83660 .functor OR 1, L_000002f844d82be0, L_000002f844d83900, C4<0>, C4<0>;
L_000002f844d83970 .functor AND 1, L_000002f844d64980, L_000002f844d64520, C4<1>, C4<1>;
L_000002f844d83f90 .functor OR 1, L_000002f844d83660, L_000002f844d83970, C4<0>, C4<0>;
L_000002f844d83ac0 .functor XOR 1, L_000002f844d63c60, L_000002f844d64980, C4<0>, C4<0>;
L_000002f844d82ef0 .functor XOR 1, L_000002f844d83ac0, L_000002f844d64520, C4<0>, C4<0>;
v000002f844c4cfc0_0 .net "Debe", 0 0, L_000002f844d83f90;  1 drivers
v000002f844c4d060_0 .net "Din", 0 0, L_000002f844d64520;  1 drivers
v000002f844c4c3e0_0 .net "Dout", 0 0, L_000002f844d82ef0;  1 drivers
v000002f844c4d100_0 .net "Ri", 0 0, L_000002f844d64980;  1 drivers
v000002f844c4c5c0_0 .net "Si", 0 0, L_000002f844d63c60;  1 drivers
v000002f844c4c660_0 .net *"_ivl_0", 0 0, L_000002f844d82e80;  1 drivers
v000002f844c4d6a0_0 .net *"_ivl_10", 0 0, L_000002f844d83970;  1 drivers
v000002f844c4c200_0 .net *"_ivl_14", 0 0, L_000002f844d83ac0;  1 drivers
v000002f844c4e5a0_0 .net *"_ivl_2", 0 0, L_000002f844d82be0;  1 drivers
v000002f844c4e1e0_0 .net *"_ivl_4", 0 0, L_000002f844d83350;  1 drivers
v000002f844c4d880_0 .net *"_ivl_6", 0 0, L_000002f844d83900;  1 drivers
v000002f844c4d920_0 .net *"_ivl_8", 0 0, L_000002f844d83660;  1 drivers
S_000002f844c62070 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000002f844c65d60;
 .timescale -9 -12;
P_000002f844a4f030 .param/l "i" 0 5 28, +C4<011>;
S_000002f844c65590 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c62070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d839e0 .functor NOT 1, L_000002f844d65ce0, C4<0>, C4<0>, C4<0>;
L_000002f844d829b0 .functor AND 1, L_000002f844d839e0, L_000002f844d64f20, C4<1>, C4<1>;
L_000002f844d82d30 .functor NOT 1, L_000002f844d65ce0, C4<0>, C4<0>, C4<0>;
L_000002f844d83c10 .functor AND 1, L_000002f844d82d30, L_000002f844d63b20, C4<1>, C4<1>;
L_000002f844d83580 .functor OR 1, L_000002f844d829b0, L_000002f844d83c10, C4<0>, C4<0>;
L_000002f844d82cc0 .functor AND 1, L_000002f844d64f20, L_000002f844d63b20, C4<1>, C4<1>;
L_000002f844d83e40 .functor OR 1, L_000002f844d83580, L_000002f844d82cc0, C4<0>, C4<0>;
L_000002f844d837b0 .functor XOR 1, L_000002f844d65ce0, L_000002f844d64f20, C4<0>, C4<0>;
L_000002f844d83ba0 .functor XOR 1, L_000002f844d837b0, L_000002f844d63b20, C4<0>, C4<0>;
v000002f844c4d9c0_0 .net "Debe", 0 0, L_000002f844d83e40;  1 drivers
v000002f844c4c700_0 .net "Din", 0 0, L_000002f844d63b20;  1 drivers
v000002f844c4c7a0_0 .net "Dout", 0 0, L_000002f844d83ba0;  1 drivers
v000002f844c4da60_0 .net "Ri", 0 0, L_000002f844d64f20;  1 drivers
v000002f844c4c840_0 .net "Si", 0 0, L_000002f844d65ce0;  1 drivers
v000002f844c4db00_0 .net *"_ivl_0", 0 0, L_000002f844d839e0;  1 drivers
v000002f844c4e320_0 .net *"_ivl_10", 0 0, L_000002f844d82cc0;  1 drivers
v000002f844c4c8e0_0 .net *"_ivl_14", 0 0, L_000002f844d837b0;  1 drivers
v000002f844c4e640_0 .net *"_ivl_2", 0 0, L_000002f844d829b0;  1 drivers
v000002f844c4c2a0_0 .net *"_ivl_4", 0 0, L_000002f844d82d30;  1 drivers
v000002f844c4e780_0 .net *"_ivl_6", 0 0, L_000002f844d83c10;  1 drivers
v000002f844c4c340_0 .net *"_ivl_8", 0 0, L_000002f844d83580;  1 drivers
S_000002f844c62cf0 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000002f844c65d60;
 .timescale -9 -12;
P_000002f844a4ea30 .param/l "i" 0 5 28, +C4<0100>;
S_000002f844c62520 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c62cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d840e0 .functor NOT 1, L_000002f844d65f60, C4<0>, C4<0>, C4<0>;
L_000002f844d84000 .functor AND 1, L_000002f844d840e0, L_000002f844d64700, C4<1>, C4<1>;
L_000002f844d836d0 .functor NOT 1, L_000002f844d65f60, C4<0>, C4<0>, C4<0>;
L_000002f844d83740 .functor AND 1, L_000002f844d836d0, L_000002f844d65ec0, C4<1>, C4<1>;
L_000002f844d83b30 .functor OR 1, L_000002f844d84000, L_000002f844d83740, C4<0>, C4<0>;
L_000002f844d82a20 .functor AND 1, L_000002f844d64700, L_000002f844d65ec0, C4<1>, C4<1>;
L_000002f844d82a90 .functor OR 1, L_000002f844d83b30, L_000002f844d82a20, C4<0>, C4<0>;
L_000002f844d83120 .functor XOR 1, L_000002f844d65f60, L_000002f844d64700, C4<0>, C4<0>;
L_000002f844d83820 .functor XOR 1, L_000002f844d83120, L_000002f844d65ec0, C4<0>, C4<0>;
v000002f844c4d420_0 .net "Debe", 0 0, L_000002f844d82a90;  1 drivers
v000002f844c4d1a0_0 .net "Din", 0 0, L_000002f844d65ec0;  1 drivers
v000002f844c4d600_0 .net "Dout", 0 0, L_000002f844d83820;  1 drivers
v000002f844c4dba0_0 .net "Ri", 0 0, L_000002f844d64700;  1 drivers
v000002f844c4c980_0 .net "Si", 0 0, L_000002f844d65f60;  1 drivers
v000002f844c4cac0_0 .net *"_ivl_0", 0 0, L_000002f844d840e0;  1 drivers
v000002f844c4f540_0 .net *"_ivl_10", 0 0, L_000002f844d82a20;  1 drivers
v000002f844c4ef00_0 .net *"_ivl_14", 0 0, L_000002f844d83120;  1 drivers
v000002f844c4fa40_0 .net *"_ivl_2", 0 0, L_000002f844d84000;  1 drivers
v000002f844c50760_0 .net *"_ivl_4", 0 0, L_000002f844d836d0;  1 drivers
v000002f844c4f5e0_0 .net *"_ivl_6", 0 0, L_000002f844d83740;  1 drivers
v000002f844c4ec80_0 .net *"_ivl_8", 0 0, L_000002f844d83b30;  1 drivers
S_000002f844c64460 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000002f844c65d60;
 .timescale -9 -12;
P_000002f844a4eab0 .param/l "i" 0 5 28, +C4<0101>;
S_000002f844c64c30 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c64460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d83cf0 .functor NOT 1, L_000002f844d656a0, C4<0>, C4<0>, C4<0>;
L_000002f844d83d60 .functor AND 1, L_000002f844d83cf0, L_000002f844d65e20, C4<1>, C4<1>;
L_000002f844d82b00 .functor NOT 1, L_000002f844d656a0, C4<0>, C4<0>, C4<0>;
L_000002f844d82f60 .functor AND 1, L_000002f844d82b00, L_000002f844d63d00, C4<1>, C4<1>;
L_000002f844d83eb0 .functor OR 1, L_000002f844d83d60, L_000002f844d82f60, C4<0>, C4<0>;
L_000002f844d84150 .functor AND 1, L_000002f844d65e20, L_000002f844d63d00, C4<1>, C4<1>;
L_000002f844d82c50 .functor OR 1, L_000002f844d83eb0, L_000002f844d84150, C4<0>, C4<0>;
L_000002f844d82da0 .functor XOR 1, L_000002f844d656a0, L_000002f844d65e20, C4<0>, C4<0>;
L_000002f844d841c0 .functor XOR 1, L_000002f844d82da0, L_000002f844d63d00, C4<0>, C4<0>;
v000002f844c4ebe0_0 .net "Debe", 0 0, L_000002f844d82c50;  1 drivers
v000002f844c50080_0 .net "Din", 0 0, L_000002f844d63d00;  1 drivers
v000002f844c508a0_0 .net "Dout", 0 0, L_000002f844d841c0;  1 drivers
v000002f844c4f900_0 .net "Ri", 0 0, L_000002f844d65e20;  1 drivers
v000002f844c4f9a0_0 .net "Si", 0 0, L_000002f844d656a0;  1 drivers
v000002f844c50a80_0 .net *"_ivl_0", 0 0, L_000002f844d83cf0;  1 drivers
v000002f844c4fd60_0 .net *"_ivl_10", 0 0, L_000002f844d84150;  1 drivers
v000002f844c50d00_0 .net *"_ivl_14", 0 0, L_000002f844d82da0;  1 drivers
v000002f844c4f220_0 .net *"_ivl_2", 0 0, L_000002f844d83d60;  1 drivers
v000002f844c4fae0_0 .net *"_ivl_4", 0 0, L_000002f844d82b00;  1 drivers
v000002f844c4f860_0 .net *"_ivl_6", 0 0, L_000002f844d82f60;  1 drivers
v000002f844c51020_0 .net *"_ivl_8", 0 0, L_000002f844d83eb0;  1 drivers
S_000002f844c634c0 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000002f844c65d60;
 .timescale -9 -12;
P_000002f844a4f0b0 .param/l "i" 0 5 28, +C4<0110>;
S_000002f844c63650 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c634c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d84230 .functor NOT 1, L_000002f844d647a0, C4<0>, C4<0>, C4<0>;
L_000002f844d842a0 .functor AND 1, L_000002f844d84230, L_000002f844d654c0, C4<1>, C4<1>;
L_000002f844d84310 .functor NOT 1, L_000002f844d647a0, C4<0>, C4<0>, C4<0>;
L_000002f844d84380 .functor AND 1, L_000002f844d84310, L_000002f844d65740, C4<1>, C4<1>;
L_000002f844d82fd0 .functor OR 1, L_000002f844d842a0, L_000002f844d84380, C4<0>, C4<0>;
L_000002f844d83040 .functor AND 1, L_000002f844d654c0, L_000002f844d65740, C4<1>, C4<1>;
L_000002f844d830b0 .functor OR 1, L_000002f844d82fd0, L_000002f844d83040, C4<0>, C4<0>;
L_000002f844d83430 .functor XOR 1, L_000002f844d647a0, L_000002f844d654c0, C4<0>, C4<0>;
L_000002f844d84f50 .functor XOR 1, L_000002f844d83430, L_000002f844d65740, C4<0>, C4<0>;
v000002f844c50bc0_0 .net "Debe", 0 0, L_000002f844d830b0;  1 drivers
v000002f844c50620_0 .net "Din", 0 0, L_000002f844d65740;  1 drivers
v000002f844c50940_0 .net "Dout", 0 0, L_000002f844d84f50;  1 drivers
v000002f844c4efa0_0 .net "Ri", 0 0, L_000002f844d654c0;  1 drivers
v000002f844c50120_0 .net "Si", 0 0, L_000002f844d647a0;  1 drivers
v000002f844c4f7c0_0 .net *"_ivl_0", 0 0, L_000002f844d84230;  1 drivers
v000002f844c4f400_0 .net *"_ivl_10", 0 0, L_000002f844d83040;  1 drivers
v000002f844c4f2c0_0 .net *"_ivl_14", 0 0, L_000002f844d83430;  1 drivers
v000002f844c4fb80_0 .net *"_ivl_2", 0 0, L_000002f844d842a0;  1 drivers
v000002f844c4f4a0_0 .net *"_ivl_4", 0 0, L_000002f844d84310;  1 drivers
v000002f844c4ff40_0 .net *"_ivl_6", 0 0, L_000002f844d84380;  1 drivers
v000002f844c4f180_0 .net *"_ivl_8", 0 0, L_000002f844d82fd0;  1 drivers
S_000002f844c658b0 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000002f844c65d60;
 .timescale -9 -12;
P_000002f844a4eaf0 .param/l "i" 0 5 28, +C4<0111>;
S_000002f844c65ef0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002f844c658b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002f844d852d0 .functor NOT 1, L_000002f844d64840, C4<0>, C4<0>, C4<0>;
L_000002f844d84ee0 .functor AND 1, L_000002f844d852d0, L_000002f844d65560, C4<1>, C4<1>;
L_000002f844d84af0 .functor NOT 1, L_000002f844d64840, C4<0>, C4<0>, C4<0>;
L_000002f844d86060 .functor AND 1, L_000002f844d84af0, L_000002f844d645c0, C4<1>, C4<1>;
L_000002f844d85ff0 .functor OR 1, L_000002f844d84ee0, L_000002f844d86060, C4<0>, C4<0>;
L_000002f844d84d20 .functor AND 1, L_000002f844d65560, L_000002f844d645c0, C4<1>, C4<1>;
L_000002f844d848c0 .functor OR 1, L_000002f844d85ff0, L_000002f844d84d20, C4<0>, C4<0>;
L_000002f844d84fc0 .functor XOR 1, L_000002f844d64840, L_000002f844d65560, C4<0>, C4<0>;
L_000002f844d84770 .functor XOR 1, L_000002f844d84fc0, L_000002f844d645c0, C4<0>, C4<0>;
v000002f844c4f360_0 .net "Debe", 0 0, L_000002f844d848c0;  1 drivers
v000002f844c4e8c0_0 .net "Din", 0 0, L_000002f844d645c0;  1 drivers
v000002f844c50c60_0 .net "Dout", 0 0, L_000002f844d84770;  1 drivers
v000002f844c4f0e0_0 .net "Ri", 0 0, L_000002f844d65560;  1 drivers
v000002f844c4fea0_0 .net "Si", 0 0, L_000002f844d64840;  1 drivers
v000002f844c4f680_0 .net *"_ivl_0", 0 0, L_000002f844d852d0;  1 drivers
v000002f844c4edc0_0 .net *"_ivl_10", 0 0, L_000002f844d84d20;  1 drivers
v000002f844c4eaa0_0 .net *"_ivl_14", 0 0, L_000002f844d84fc0;  1 drivers
v000002f844c4ee60_0 .net *"_ivl_2", 0 0, L_000002f844d84ee0;  1 drivers
v000002f844c50b20_0 .net *"_ivl_4", 0 0, L_000002f844d84af0;  1 drivers
v000002f844c4f720_0 .net *"_ivl_6", 0 0, L_000002f844d86060;  1 drivers
v000002f844c4f040_0 .net *"_ivl_8", 0 0, L_000002f844d85ff0;  1 drivers
S_000002f844c66080 .scope module, "inf_det_R" "is_inf_detector" 4 110, 8 68 0, S_000002f844b2c7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_000002f844bfbba0 .param/l "BS" 0 8 71, +C4<00000000000000000000000000011111>;
P_000002f844bfbbd8 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000111>;
P_000002f844bfbc10 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000010110>;
L_000002f844dcbf00 .functor NOT 1, L_000002f844d59940, C4<0>, C4<0>, C4<0>;
L_000002f844dca920 .functor AND 1, L_000002f844dcbf00, L_000002f844d5a480, C4<1>, C4<1>;
L_000002f844dca990 .functor AND 1, L_000002f844dca920, L_000002f844d5b2e0, C4<1>, C4<1>;
L_000002f844dcaa00 .functor AND 1, L_000002f844d59940, L_000002f844d5a0c0, C4<1>, C4<1>;
L_000002f844dcc050 .functor AND 1, L_000002f844dcaa00, L_000002f844d5b380, C4<1>, C4<1>;
v000002f844c54360_0 .net "Exp", 7 0, L_000002f844d59f80;  1 drivers
v000002f844c54720_0 .net "Man", 22 0, L_000002f844d59bc0;  1 drivers
v000002f844c54860_0 .net *"_ivl_10", 0 0, L_000002f844dca920;  1 drivers
v000002f844c538c0_0 .net *"_ivl_13", 0 0, L_000002f844d5b2e0;  1 drivers
v000002f844c53dc0_0 .net *"_ivl_17", 0 0, L_000002f844d5a0c0;  1 drivers
v000002f844c55940_0 .net *"_ivl_18", 0 0, L_000002f844dcaa00;  1 drivers
v000002f844c54400_0 .net *"_ivl_21", 0 0, L_000002f844d5b380;  1 drivers
v000002f844c53b40_0 .net *"_ivl_6", 0 0, L_000002f844dcbf00;  1 drivers
v000002f844c54c20_0 .net *"_ivl_9", 0 0, L_000002f844d5a480;  1 drivers
v000002f844c549a0_0 .net "is_negInf", 0 0, L_000002f844dcc050;  alias, 1 drivers
v000002f844c54900_0 .net "is_posInf", 0 0, L_000002f844dca990;  alias, 1 drivers
v000002f844c554e0_0 .net "sign", 0 0, L_000002f844d59940;  1 drivers
v000002f844c54cc0_0 .net "value", 31 0, v000002f844c5c7e0_0;  alias, 1 drivers
L_000002f844d59940 .part v000002f844c5c7e0_0, 31, 1;
L_000002f844d59f80 .part v000002f844c5c7e0_0, 23, 8;
L_000002f844d59bc0 .part v000002f844c5c7e0_0, 0, 23;
L_000002f844d5a480 .reduce/and L_000002f844d59f80;
L_000002f844d5b2e0 .reduce/nor L_000002f844d59bc0;
L_000002f844d5a0c0 .reduce/and L_000002f844d59f80;
L_000002f844d5b380 .reduce/nor L_000002f844d59bc0;
S_000002f844c64910 .scope module, "inf_det_S" "is_inf_detector" 4 102, 8 68 0, S_000002f844b2c7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_000002f844bfb570 .param/l "BS" 0 8 71, +C4<00000000000000000000000000011111>;
P_000002f844bfb5a8 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000111>;
P_000002f844bfb5e0 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000010110>;
L_000002f844dcb950 .functor NOT 1, L_000002f844d5ae80, C4<0>, C4<0>, C4<0>;
L_000002f844dca6f0 .functor AND 1, L_000002f844dcb950, L_000002f844d5bb00, C4<1>, C4<1>;
L_000002f844dcbaa0 .functor AND 1, L_000002f844dca6f0, L_000002f844d59e40, C4<1>, C4<1>;
L_000002f844dcbb80 .functor AND 1, L_000002f844d5ae80, L_000002f844d5afc0, C4<1>, C4<1>;
L_000002f844dcbbf0 .functor AND 1, L_000002f844dcbb80, L_000002f844d5a8e0, C4<1>, C4<1>;
v000002f844c55580_0 .net "Exp", 7 0, L_000002f844d5ade0;  1 drivers
v000002f844c551c0_0 .net "Man", 22 0, L_000002f844d5af20;  1 drivers
v000002f844c53960_0 .net *"_ivl_10", 0 0, L_000002f844dca6f0;  1 drivers
v000002f844c54540_0 .net *"_ivl_13", 0 0, L_000002f844d59e40;  1 drivers
v000002f844c54a40_0 .net *"_ivl_17", 0 0, L_000002f844d5afc0;  1 drivers
v000002f844c544a0_0 .net *"_ivl_18", 0 0, L_000002f844dcbb80;  1 drivers
v000002f844c55c60_0 .net *"_ivl_21", 0 0, L_000002f844d5a8e0;  1 drivers
v000002f844c55760_0 .net *"_ivl_6", 0 0, L_000002f844dcb950;  1 drivers
v000002f844c545e0_0 .net *"_ivl_9", 0 0, L_000002f844d5bb00;  1 drivers
v000002f844c53c80_0 .net "is_negInf", 0 0, L_000002f844dcbbf0;  alias, 1 drivers
v000002f844c547c0_0 .net "is_posInf", 0 0, L_000002f844dcbaa0;  alias, 1 drivers
v000002f844c54fe0_0 .net "sign", 0 0, L_000002f844d5ae80;  1 drivers
v000002f844c53e60_0 .net "value", 31 0, v000002f844c5d0a0_0;  alias, 1 drivers
L_000002f844d5ae80 .part v000002f844c5d0a0_0, 31, 1;
L_000002f844d5ade0 .part v000002f844c5d0a0_0, 23, 8;
L_000002f844d5af20 .part v000002f844c5d0a0_0, 0, 23;
L_000002f844d5bb00 .reduce/and L_000002f844d5ade0;
L_000002f844d59e40 .reduce/nor L_000002f844d5af20;
L_000002f844d5afc0 .reduce/and L_000002f844d5ade0;
L_000002f844d5a8e0 .reduce/nor L_000002f844d5af20;
S_000002f844c65a40 .scope module, "inv_val_1" "is_invalid_val" 4 121, 8 51 0, S_000002f844b2c7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "InvalidVal";
P_000002f844bfbd00 .param/l "BS" 0 8 54, +C4<00000000000000000000000000011111>;
P_000002f844bfbd38 .param/l "EBS" 0 8 53, +C4<00000000000000000000000000000111>;
P_000002f844bfbd70 .param/l "MBS" 0 8 52, +C4<00000000000000000000000000010110>;
L_000002f844dccfa0 .functor AND 1, L_000002f844d5ab60, L_000002f844d59ee0, C4<1>, C4<1>;
v000002f844c558a0_0 .net "Exp", 7 0, L_000002f844d5bc40;  1 drivers
v000002f844c55e40_0 .net "InvalidVal", 0 0, L_000002f844dccfa0;  alias, 1 drivers
v000002f844c54ae0_0 .net "Man", 22 0, L_000002f844d5b4c0;  1 drivers
v000002f844c54d60_0 .net *"_ivl_7", 0 0, L_000002f844d5ab60;  1 drivers
v000002f844c556c0_0 .net *"_ivl_9", 0 0, L_000002f844d59ee0;  1 drivers
v000002f844c54680_0 .net "sign", 0 0, L_000002f844d5aac0;  1 drivers
v000002f844c54ea0_0 .net "value", 31 0, v000002f844c5d0a0_0;  alias, 1 drivers
L_000002f844d5aac0 .part v000002f844c5d0a0_0, 31, 1;
L_000002f844d5bc40 .part v000002f844c5d0a0_0, 23, 8;
L_000002f844d5b4c0 .part v000002f844c5d0a0_0, 0, 23;
L_000002f844d5ab60 .reduce/and L_000002f844d5bc40;
L_000002f844d59ee0 .reduce/or L_000002f844d5b4c0;
S_000002f844c64aa0 .scope module, "inv_val_2" "is_invalid_val" 4 122, 8 51 0, S_000002f844b2c7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "InvalidVal";
P_000002f844bfb780 .param/l "BS" 0 8 54, +C4<00000000000000000000000000011111>;
P_000002f844bfb7b8 .param/l "EBS" 0 8 53, +C4<00000000000000000000000000000111>;
P_000002f844bfb7f0 .param/l "MBS" 0 8 52, +C4<00000000000000000000000000010110>;
L_000002f844dcc360 .functor AND 1, L_000002f844d5a3e0, L_000002f844d5b6a0, C4<1>, C4<1>;
v000002f844c54220_0 .net "Exp", 7 0, L_000002f844d5a020;  1 drivers
v000002f844c54b80_0 .net "InvalidVal", 0 0, L_000002f844dcc360;  alias, 1 drivers
v000002f844c55d00_0 .net "Man", 22 0, L_000002f844d5a5c0;  1 drivers
v000002f844c55bc0_0 .net *"_ivl_7", 0 0, L_000002f844d5a3e0;  1 drivers
v000002f844c53f00_0 .net *"_ivl_9", 0 0, L_000002f844d5b6a0;  1 drivers
v000002f844c53fa0_0 .net "sign", 0 0, L_000002f844d5b560;  1 drivers
v000002f844c54e00_0 .net "value", 31 0, v000002f844c5c7e0_0;  alias, 1 drivers
L_000002f844d5b560 .part v000002f844c5c7e0_0, 31, 1;
L_000002f844d5a020 .part v000002f844c5c7e0_0, 23, 8;
L_000002f844d5a5c0 .part v000002f844c5c7e0_0, 0, 23;
L_000002f844d5a3e0 .reduce/and L_000002f844d5a020;
L_000002f844d5b6a0 .reduce/or L_000002f844d5a5c0;
S_000002f844c65400 .scope module, "special_handler" "fp16_special_case_handler" 4 38, 10 76 0, S_000002f844b2c7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 1 "is_special_case";
    .port_info 4 /OUTPUT 32 "special_result";
    .port_info 5 /OUTPUT 1 "invalid_op";
    .port_info 6 /OUTPUT 1 "div_by_zero";
P_000002f844bfb360 .param/l "BS" 0 10 76, +C4<00000000000000000000000000011111>;
P_000002f844bfb398 .param/l "EBS" 0 10 76, +C4<00000000000000000000000000000111>;
P_000002f844bfb3d0 .param/l "MBS" 0 10 76, +C4<00000000000000000000000000010110>;
L_000002f844a8ebf0 .functor XOR 1, L_000002f844c5c880, L_000002f844c5d3c0, C4<0>, C4<0>;
L_000002f844a8f1a0 .functor BUFZ 1, v000002f844c5a6c0_0, C4<0>, C4<0>, C4<0>;
L_000002f844a8ecd0 .functor BUFZ 1, v000002f844c5aa80_0, C4<0>, C4<0>, C4<0>;
L_000002f844a8f280 .functor BUFZ 1, v000002f844c58dc0_0, C4<0>, C4<0>, C4<0>;
v000002f844c57380_0 .net "a", 31 0, v000002f844c5d0a0_0;  alias, 1 drivers
v000002f844c57740_0 .net "a_denorm", 0 0, L_000002f844a8ded0;  1 drivers
v000002f844c57880_0 .net "a_inf", 0 0, L_000002f844a8e8e0;  1 drivers
v000002f844c574c0_0 .net "a_nan", 0 0, L_000002f844a8e3a0;  1 drivers
v000002f844c57a60_0 .net "a_normal", 0 0, L_000002f844a8ef00;  1 drivers
v000002f844c57b00_0 .net "a_sign", 0 0, L_000002f844c5c880;  1 drivers
v000002f844c57ba0_0 .net "a_zero", 0 0, L_000002f844a8c490;  1 drivers
v000002f844c57e20_0 .net "b", 31 0, v000002f844c5c7e0_0;  alias, 1 drivers
v000002f844c586e0_0 .net "b_denorm", 0 0, L_000002f844a8f130;  1 drivers
v000002f844c568e0_0 .net "b_inf", 0 0, L_000002f844a8ee20;  1 drivers
v000002f844c58000_0 .net "b_nan", 0 0, L_000002f844a8ef70;  1 drivers
v000002f844c56ca0_0 .net "b_normal", 0 0, L_000002f844a8e250;  1 drivers
v000002f844c56160_0 .net "b_sign", 0 0, L_000002f844c5d3c0;  1 drivers
v000002f844c5a3a0_0 .net "b_zero", 0 0, L_000002f844a8e1e0;  1 drivers
v000002f844c5ae40_0 .net "div_by_zero", 0 0, L_000002f844a8f280;  alias, 1 drivers
v000002f844c58dc0_0 .var "div_zero", 0 0;
v000002f844c5aa80_0 .var "invalid", 0 0;
v000002f844c59d60_0 .net "invalid_op", 0 0, L_000002f844a8ecd0;  alias, 1 drivers
v000002f844c5a6c0_0 .var "is_special", 0 0;
v000002f844c59ae0_0 .net "is_special_case", 0 0, L_000002f844a8f1a0;  alias, 1 drivers
v000002f844c59220_0 .net "neg_inf", 31 0, L_000002f844dccad0;  1 drivers
v000002f844c599a0_0 .net "neg_zero", 31 0, L_000002f844dcc910;  1 drivers
v000002f844c59ea0_0 .net "op", 1 0, v000002f844c5d140_0;  alias, 1 drivers
v000002f844c5b020_0 .net "pos_inf", 31 0, L_000002f844dccbb0;  1 drivers
v000002f844c588c0_0 .net "pos_zero", 31 0, L_000002f844dcd010;  1 drivers
v000002f844c5a440_0 .net "qnan", 31 0, L_000002f844dcd400;  1 drivers
v000002f844c59b80_0 .var "result", 31 0;
v000002f844c58fa0_0 .net "result_sign", 0 0, L_000002f844a8ebf0;  1 drivers
v000002f844c5a580_0 .net "signed_inf_a", 31 0, L_000002f844c5d820;  1 drivers
v000002f844c59720_0 .net "signed_zero_a", 31 0, L_000002f844c5b0c0;  1 drivers
v000002f844c5ad00_0 .net "snan", 31 0, L_000002f844dcd080;  1 drivers
v000002f844c59f40_0 .net "special_result", 31 0, v000002f844c59b80_0;  alias, 1 drivers
E_000002f844a4e430/0 .event anyedge, v000002f844c542c0_0, v000002f844c576a0_0, v000002f844c57600_0, v000002f844c59ea0_0;
E_000002f844a4e430/1 .event anyedge, v000002f844c55f80_0, v000002f844c585a0_0, v000002f844c58500_0, v000002f844c565c0_0;
E_000002f844a4e430/2 .event anyedge, v000002f844c572e0_0, v000002f844bdee50_0, v000002f844bdd5f0_0, v000002f844c57240_0;
E_000002f844a4e430/3 .event anyedge, v000002f844c56fc0_0, v000002f844c56660_0, v000002f844c57d80_0, v000002f844c55b20_0;
E_000002f844a4e430/4 .event anyedge, v000002f844c57920_0, v000002f844c58fa0_0, v000002f844c58640_0, v000002f844c56840_0;
E_000002f844a4e430 .event/or E_000002f844a4e430/0, E_000002f844a4e430/1, E_000002f844a4e430/2, E_000002f844a4e430/3, E_000002f844a4e430/4;
S_000002f844c66210 .scope module, "class_a" "fp16_classifier" 10 92, 10 9 0, S_000002f844c65400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_000002f844bfbe60 .param/l "BS" 0 10 9, +C4<00000000000000000000000000011111>;
P_000002f844bfbe98 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000111>;
P_000002f844bfbed0 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000010110>;
L_000002f844a8c490 .functor AND 1, L_000002f844c5c920, L_000002f844c5ca60, C4<1>, C4<1>;
L_000002f844a8ded0 .functor AND 1, L_000002f844c5b520, L_000002f844c5cba0, C4<1>, C4<1>;
L_000002f844a8ef00 .functor AND 1, L_000002f844c5b340, L_000002f844c5cb00, C4<1>, C4<1>;
L_000002f844a8e8e0 .functor AND 1, L_000002f844c5d780, L_000002f844c5b2a0, C4<1>, C4<1>;
L_000002f844a8e3a0 .functor AND 1, L_000002f844c5bca0, L_000002f844c5b3e0, C4<1>, C4<1>;
L_000002f844cbe070 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844c553a0_0 .net/2u *"_ivl_10", 22 0, L_000002f844cbe070;  1 drivers
v000002f844c54f40_0 .net *"_ivl_12", 0 0, L_000002f844c5ca60;  1 drivers
L_000002f844cbe0b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002f844c55080_0 .net/2u *"_ivl_16", 7 0, L_000002f844cbe0b8;  1 drivers
v000002f844c53a00_0 .net *"_ivl_18", 0 0, L_000002f844c5b520;  1 drivers
L_000002f844cbe100 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844c56020_0 .net/2u *"_ivl_20", 22 0, L_000002f844cbe100;  1 drivers
v000002f844c540e0_0 .net *"_ivl_22", 0 0, L_000002f844c5cba0;  1 drivers
L_000002f844cbe148 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002f844c55120_0 .net/2u *"_ivl_26", 7 0, L_000002f844cbe148;  1 drivers
v000002f844c55260_0 .net *"_ivl_28", 0 0, L_000002f844c5b340;  1 drivers
L_000002f844cbe190 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000002f844c53d20_0 .net/2u *"_ivl_30", 7 0, L_000002f844cbe190;  1 drivers
v000002f844c53aa0_0 .net *"_ivl_32", 0 0, L_000002f844c5cb00;  1 drivers
L_000002f844cbe1d8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000002f844c54040_0 .net/2u *"_ivl_36", 7 0, L_000002f844cbe1d8;  1 drivers
v000002f844c55da0_0 .net *"_ivl_38", 0 0, L_000002f844c5d780;  1 drivers
L_000002f844cbe220 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844c55a80_0 .net/2u *"_ivl_40", 22 0, L_000002f844cbe220;  1 drivers
v000002f844c55300_0 .net *"_ivl_42", 0 0, L_000002f844c5b2a0;  1 drivers
L_000002f844cbe268 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000002f844c54180_0 .net/2u *"_ivl_46", 7 0, L_000002f844cbe268;  1 drivers
v000002f844c55ee0_0 .net *"_ivl_48", 0 0, L_000002f844c5bca0;  1 drivers
L_000002f844cbe2b0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844c55440_0 .net/2u *"_ivl_50", 22 0, L_000002f844cbe2b0;  1 drivers
v000002f844c55620_0 .net *"_ivl_52", 0 0, L_000002f844c5b3e0;  1 drivers
L_000002f844cbe028 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002f844c53be0_0 .net/2u *"_ivl_6", 7 0, L_000002f844cbe028;  1 drivers
v000002f844c55800_0 .net *"_ivl_8", 0 0, L_000002f844c5c920;  1 drivers
v000002f844c559e0_0 .net "exp", 7 0, L_000002f844c5b7a0;  1 drivers
v000002f844c55b20_0 .net "is_denorm", 0 0, L_000002f844a8ded0;  alias, 1 drivers
v000002f844c55f80_0 .net "is_inf", 0 0, L_000002f844a8e8e0;  alias, 1 drivers
v000002f844c542c0_0 .net "is_nan", 0 0, L_000002f844a8e3a0;  alias, 1 drivers
v000002f844c57100_0 .net "is_normal", 0 0, L_000002f844a8ef00;  alias, 1 drivers
v000002f844c57240_0 .net "is_zero", 0 0, L_000002f844a8c490;  alias, 1 drivers
v000002f844c57560_0 .net "man", 22 0, L_000002f844c5c600;  1 drivers
v000002f844c58500_0 .net "sign", 0 0, L_000002f844c5c880;  alias, 1 drivers
v000002f844c56de0_0 .net "val", 31 0, v000002f844c5d0a0_0;  alias, 1 drivers
L_000002f844c5b7a0 .part v000002f844c5d0a0_0, 23, 8;
L_000002f844c5c600 .part v000002f844c5d0a0_0, 0, 23;
L_000002f844c5c880 .part v000002f844c5d0a0_0, 31, 1;
L_000002f844c5c920 .cmp/eq 8, L_000002f844c5b7a0, L_000002f844cbe028;
L_000002f844c5ca60 .cmp/eq 23, L_000002f844c5c600, L_000002f844cbe070;
L_000002f844c5b520 .cmp/eq 8, L_000002f844c5b7a0, L_000002f844cbe0b8;
L_000002f844c5cba0 .cmp/ne 23, L_000002f844c5c600, L_000002f844cbe100;
L_000002f844c5b340 .cmp/ne 8, L_000002f844c5b7a0, L_000002f844cbe148;
L_000002f844c5cb00 .cmp/ne 8, L_000002f844c5b7a0, L_000002f844cbe190;
L_000002f844c5d780 .cmp/eq 8, L_000002f844c5b7a0, L_000002f844cbe1d8;
L_000002f844c5b2a0 .cmp/eq 23, L_000002f844c5c600, L_000002f844cbe220;
L_000002f844c5bca0 .cmp/eq 8, L_000002f844c5b7a0, L_000002f844cbe268;
L_000002f844c5b3e0 .cmp/ne 23, L_000002f844c5c600, L_000002f844cbe2b0;
S_000002f844c666c0 .scope module, "class_b" "fp16_classifier" 10 95, 10 9 0, S_000002f844c65400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_000002f844bfb410 .param/l "BS" 0 10 9, +C4<00000000000000000000000000011111>;
P_000002f844bfb448 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000111>;
P_000002f844bfb480 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000010110>;
L_000002f844a8e1e0 .functor AND 1, L_000002f844c5b8e0, L_000002f844c5b980, C4<1>, C4<1>;
L_000002f844a8f130 .functor AND 1, L_000002f844c5d500, L_000002f844c5ce20, C4<1>, C4<1>;
L_000002f844a8e250 .functor AND 1, L_000002f844c5cec0, L_000002f844c5d1e0, C4<1>, C4<1>;
L_000002f844a8ee20 .functor AND 1, L_000002f844c5d280, L_000002f844c5d320, C4<1>, C4<1>;
L_000002f844a8ef70 .functor AND 1, L_000002f844c5d5a0, L_000002f844c5d640, C4<1>, C4<1>;
L_000002f844cbe340 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844c56f20_0 .net/2u *"_ivl_10", 22 0, L_000002f844cbe340;  1 drivers
v000002f844c581e0_0 .net *"_ivl_12", 0 0, L_000002f844c5b980;  1 drivers
L_000002f844cbe388 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002f844c583c0_0 .net/2u *"_ivl_16", 7 0, L_000002f844cbe388;  1 drivers
v000002f844c57c40_0 .net *"_ivl_18", 0 0, L_000002f844c5d500;  1 drivers
L_000002f844cbe3d0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844c580a0_0 .net/2u *"_ivl_20", 22 0, L_000002f844cbe3d0;  1 drivers
v000002f844c56980_0 .net *"_ivl_22", 0 0, L_000002f844c5ce20;  1 drivers
L_000002f844cbe418 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002f844c57ec0_0 .net/2u *"_ivl_26", 7 0, L_000002f844cbe418;  1 drivers
v000002f844c562a0_0 .net *"_ivl_28", 0 0, L_000002f844c5cec0;  1 drivers
L_000002f844cbe460 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000002f844c58140_0 .net/2u *"_ivl_30", 7 0, L_000002f844cbe460;  1 drivers
v000002f844c56520_0 .net *"_ivl_32", 0 0, L_000002f844c5d1e0;  1 drivers
L_000002f844cbe4a8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000002f844c58280_0 .net/2u *"_ivl_36", 7 0, L_000002f844cbe4a8;  1 drivers
v000002f844c571a0_0 .net *"_ivl_38", 0 0, L_000002f844c5d280;  1 drivers
L_000002f844cbe4f0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844c56a20_0 .net/2u *"_ivl_40", 22 0, L_000002f844cbe4f0;  1 drivers
v000002f844c560c0_0 .net *"_ivl_42", 0 0, L_000002f844c5d320;  1 drivers
L_000002f844cbe538 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000002f844c58820_0 .net/2u *"_ivl_46", 7 0, L_000002f844cbe538;  1 drivers
v000002f844c56d40_0 .net *"_ivl_48", 0 0, L_000002f844c5d5a0;  1 drivers
L_000002f844cbe580 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f844c57f60_0 .net/2u *"_ivl_50", 22 0, L_000002f844cbe580;  1 drivers
v000002f844c56e80_0 .net *"_ivl_52", 0 0, L_000002f844c5d640;  1 drivers
L_000002f844cbe2f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002f844c56480_0 .net/2u *"_ivl_6", 7 0, L_000002f844cbe2f8;  1 drivers
v000002f844c58460_0 .net *"_ivl_8", 0 0, L_000002f844c5b8e0;  1 drivers
v000002f844c563e0_0 .net "exp", 7 0, L_000002f844c5cc40;  1 drivers
v000002f844c57920_0 .net "is_denorm", 0 0, L_000002f844a8f130;  alias, 1 drivers
v000002f844c585a0_0 .net "is_inf", 0 0, L_000002f844a8ee20;  alias, 1 drivers
v000002f844c576a0_0 .net "is_nan", 0 0, L_000002f844a8ef70;  alias, 1 drivers
v000002f844c56c00_0 .net "is_normal", 0 0, L_000002f844a8e250;  alias, 1 drivers
v000002f844c56fc0_0 .net "is_zero", 0 0, L_000002f844a8e1e0;  alias, 1 drivers
v000002f844c57060_0 .net "man", 22 0, L_000002f844c5cd80;  1 drivers
v000002f844c565c0_0 .net "sign", 0 0, L_000002f844c5d3c0;  alias, 1 drivers
v000002f844c56ac0_0 .net "val", 31 0, v000002f844c5c7e0_0;  alias, 1 drivers
L_000002f844c5cc40 .part v000002f844c5c7e0_0, 23, 8;
L_000002f844c5cd80 .part v000002f844c5c7e0_0, 0, 23;
L_000002f844c5d3c0 .part v000002f844c5c7e0_0, 31, 1;
L_000002f844c5b8e0 .cmp/eq 8, L_000002f844c5cc40, L_000002f844cbe2f8;
L_000002f844c5b980 .cmp/eq 23, L_000002f844c5cd80, L_000002f844cbe340;
L_000002f844c5d500 .cmp/eq 8, L_000002f844c5cc40, L_000002f844cbe388;
L_000002f844c5ce20 .cmp/ne 23, L_000002f844c5cd80, L_000002f844cbe3d0;
L_000002f844c5cec0 .cmp/ne 8, L_000002f844c5cc40, L_000002f844cbe418;
L_000002f844c5d1e0 .cmp/ne 8, L_000002f844c5cc40, L_000002f844cbe460;
L_000002f844c5d280 .cmp/eq 8, L_000002f844c5cc40, L_000002f844cbe4a8;
L_000002f844c5d320 .cmp/eq 23, L_000002f844c5cd80, L_000002f844cbe4f0;
L_000002f844c5d5a0 .cmp/eq 8, L_000002f844c5cc40, L_000002f844cbe538;
L_000002f844c5d640 .cmp/ne 23, L_000002f844c5cd80, L_000002f844cbe580;
S_000002f844c626b0 .scope module, "special" "fp16_special_values" 10 102, 10 44 0, S_000002f844c65400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sign_in";
    .port_info 1 /OUTPUT 32 "pos_zero";
    .port_info 2 /OUTPUT 32 "neg_zero";
    .port_info 3 /OUTPUT 32 "pos_inf";
    .port_info 4 /OUTPUT 32 "neg_inf";
    .port_info 5 /OUTPUT 32 "qnan";
    .port_info 6 /OUTPUT 32 "snan";
    .port_info 7 /OUTPUT 32 "signed_inf";
    .port_info 8 /OUTPUT 32 "signed_zero";
P_000002f844bfb830 .param/l "BS" 0 10 44, +C4<00000000000000000000000000011111>;
P_000002f844bfb868 .param/l "EBS" 0 10 44, +C4<00000000000000000000000000000111>;
P_000002f844bfb8a0 .param/l "MBS" 0 10 44, +C4<00000000000000000000000000010110>;
L_000002f844cbe610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000002f844dcd010 .functor BUFT 32, L_000002f844cbe610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f844cbe658 .functor BUFT 1, C4<10000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000002f844dcc910 .functor BUFT 32, L_000002f844cbe658, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f844cbe6a0 .functor BUFT 1, C4<01111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000002f844dccbb0 .functor BUFT 32, L_000002f844cbe6a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f844cbe6e8 .functor BUFT 1, C4<11111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000002f844dccad0 .functor BUFT 32, L_000002f844cbe6e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f844cbe730 .functor BUFT 1, C4<01111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000002f844dcd400 .functor BUFT 32, L_000002f844cbe730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f844cbe778 .functor BUFT 1, C4<01111111100000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_000002f844dcd080 .functor BUFT 32, L_000002f844cbe778, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002f844c56700_0 .net/2u *"_ivl_10", 31 0, L_000002f844cbe658;  1 drivers
v000002f844c579c0_0 .net/2u *"_ivl_16", 31 0, L_000002f844cbe6a0;  1 drivers
v000002f844c57ce0_0 .net/2u *"_ivl_22", 31 0, L_000002f844cbe6e8;  1 drivers
v000002f844c58320_0 .net/2u *"_ivl_28", 31 0, L_000002f844cbe730;  1 drivers
v000002f844c57420_0 .net/2u *"_ivl_34", 31 0, L_000002f844cbe778;  1 drivers
v000002f844c56200_0 .net/2u *"_ivl_4", 31 0, L_000002f844cbe610;  1 drivers
L_000002f844cbe5c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f844c577e0_0 .net "is_half", 0 0, L_000002f844cbe5c8;  1 drivers
v000002f844c58640_0 .net "neg_inf", 31 0, L_000002f844dccad0;  alias, 1 drivers
v000002f844c56660_0 .net "neg_zero", 31 0, L_000002f844dcc910;  alias, 1 drivers
v000002f844c56840_0 .net "pos_inf", 31 0, L_000002f844dccbb0;  alias, 1 drivers
v000002f844c57d80_0 .net "pos_zero", 31 0, L_000002f844dcd010;  alias, 1 drivers
v000002f844c57600_0 .net "qnan", 31 0, L_000002f844dcd400;  alias, 1 drivers
v000002f844c56340_0 .net "sign_in", 0 0, L_000002f844c5c880;  alias, 1 drivers
v000002f844c572e0_0 .net "signed_inf", 31 0, L_000002f844c5d820;  alias, 1 drivers
v000002f844c567a0_0 .net "signed_zero", 31 0, L_000002f844c5b0c0;  alias, 1 drivers
v000002f844c58780_0 .net "snan", 31 0, L_000002f844dcd080;  alias, 1 drivers
L_000002f844c5d820 .functor MUXZ 32, L_000002f844dccbb0, L_000002f844dccad0, L_000002f844c5c880, C4<>;
L_000002f844c5b0c0 .functor MUXZ 32, L_000002f844dcd010, L_000002f844dcc910, L_000002f844c5c880, C4<>;
    .scope S_000002f844c65400;
T_4 ;
    %wait E_000002f844a4e430;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844c5a6c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f844c59b80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844c5aa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844c58dc0_0, 0, 1;
    %load/vec4 v000002f844c574c0_0;
    %flag_set/vec4 8;
    %load/vec4 v000002f844c58000_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c5a6c0_0, 0, 1;
    %load/vec4 v000002f844c5a440_0;
    %store/vec4 v000002f844c59b80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c5aa80_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002f844c59ea0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v000002f844c59ea0_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000002f844c57880_0;
    %load/vec4 v000002f844c568e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c5a6c0_0, 0, 1;
    %load/vec4 v000002f844c59ea0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002f844c57b00_0;
    %load/vec4 v000002f844c56160_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000002f844c59ea0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002f844c57b00_0;
    %load/vec4 v000002f844c56160_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.6, 9;
    %load/vec4 v000002f844c5a580_0;
    %store/vec4 v000002f844c59b80_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000002f844c5a440_0;
    %store/vec4 v000002f844c59b80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c5aa80_0, 0, 1;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000002f844c57880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c5a6c0_0, 0, 1;
    %load/vec4 v000002f844c57380_0;
    %store/vec4 v000002f844c59b80_0, 0, 32;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000002f844c568e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c5a6c0_0, 0, 1;
    %load/vec4 v000002f844c59ea0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.12, 8;
    %load/vec4 v000002f844c57e20_0;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v000002f844c57e20_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000002f844c57e20_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v000002f844c59b80_0, 0, 32;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v000002f844c57ba0_0;
    %load/vec4 v000002f844c5a3a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c5a6c0_0, 0, 1;
    %load/vec4 v000002f844c57b00_0;
    %load/vec4 v000002f844c56160_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %load/vec4 v000002f844c599a0_0;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v000002f844c588c0_0;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v000002f844c59b80_0, 0, 32;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v000002f844c57740_0;
    %load/vec4 v000002f844c5a3a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c5a6c0_0, 0, 1;
    %load/vec4 v000002f844c57380_0;
    %store/vec4 v000002f844c59b80_0, 0, 32;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v000002f844c57ba0_0;
    %load/vec4 v000002f844c586e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c5a6c0_0, 0, 1;
    %load/vec4 v000002f844c59ea0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.22, 8;
    %load/vec4 v000002f844c57e20_0;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %load/vec4 v000002f844c57e20_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000002f844c57e20_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v000002f844c59b80_0, 0, 32;
T_4.20 ;
T_4.19 ;
T_4.15 ;
T_4.11 ;
T_4.9 ;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002f844c59ea0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.24, 4;
    %load/vec4 v000002f844c57880_0;
    %load/vec4 v000002f844c5a3a0_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000002f844c57ba0_0;
    %load/vec4 v000002f844c568e0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.26, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c5a6c0_0, 0, 1;
    %load/vec4 v000002f844c5a440_0;
    %store/vec4 v000002f844c59b80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c5aa80_0, 0, 1;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v000002f844c57880_0;
    %flag_set/vec4 8;
    %load/vec4 v000002f844c568e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.28, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c5a6c0_0, 0, 1;
    %load/vec4 v000002f844c58fa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.30, 8;
    %load/vec4 v000002f844c59220_0;
    %jmp/1 T_4.31, 8;
T_4.30 ; End of true expr.
    %load/vec4 v000002f844c5b020_0;
    %jmp/0 T_4.31, 8;
 ; End of false expr.
    %blend;
T_4.31;
    %store/vec4 v000002f844c59b80_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v000002f844c57ba0_0;
    %flag_set/vec4 8;
    %load/vec4 v000002f844c5a3a0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.32, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c5a6c0_0, 0, 1;
    %load/vec4 v000002f844c58fa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.34, 8;
    %load/vec4 v000002f844c599a0_0;
    %jmp/1 T_4.35, 8;
T_4.34 ; End of true expr.
    %load/vec4 v000002f844c588c0_0;
    %jmp/0 T_4.35, 8;
 ; End of false expr.
    %blend;
T_4.35;
    %store/vec4 v000002f844c59b80_0, 0, 32;
T_4.32 ;
T_4.29 ;
T_4.27 ;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v000002f844c59ea0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.36, 4;
    %load/vec4 v000002f844c57ba0_0;
    %load/vec4 v000002f844c5a3a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c5a6c0_0, 0, 1;
    %load/vec4 v000002f844c5a440_0;
    %store/vec4 v000002f844c59b80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c5aa80_0, 0, 1;
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v000002f844c57880_0;
    %load/vec4 v000002f844c568e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c5a6c0_0, 0, 1;
    %load/vec4 v000002f844c5a440_0;
    %store/vec4 v000002f844c59b80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c5aa80_0, 0, 1;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v000002f844c5a3a0_0;
    %load/vec4 v000002f844c57ba0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.42, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c5a6c0_0, 0, 1;
    %load/vec4 v000002f844c58fa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.44, 8;
    %load/vec4 v000002f844c59220_0;
    %jmp/1 T_4.45, 8;
T_4.44 ; End of true expr.
    %load/vec4 v000002f844c5b020_0;
    %jmp/0 T_4.45, 8;
 ; End of false expr.
    %blend;
T_4.45;
    %store/vec4 v000002f844c59b80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c58dc0_0, 0, 1;
    %jmp T_4.43;
T_4.42 ;
    %load/vec4 v000002f844c57880_0;
    %load/vec4 v000002f844c568e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.46, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c5a6c0_0, 0, 1;
    %load/vec4 v000002f844c58fa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.48, 8;
    %load/vec4 v000002f844c59220_0;
    %jmp/1 T_4.49, 8;
T_4.48 ; End of true expr.
    %load/vec4 v000002f844c5b020_0;
    %jmp/0 T_4.49, 8;
 ; End of false expr.
    %blend;
T_4.49;
    %store/vec4 v000002f844c59b80_0, 0, 32;
    %jmp T_4.47;
T_4.46 ;
    %load/vec4 v000002f844c568e0_0;
    %load/vec4 v000002f844c57880_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.50, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c5a6c0_0, 0, 1;
    %load/vec4 v000002f844c58fa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.52, 8;
    %load/vec4 v000002f844c599a0_0;
    %jmp/1 T_4.53, 8;
T_4.52 ; End of true expr.
    %load/vec4 v000002f844c588c0_0;
    %jmp/0 T_4.53, 8;
 ; End of false expr.
    %blend;
T_4.53;
    %store/vec4 v000002f844c59b80_0, 0, 32;
    %jmp T_4.51;
T_4.50 ;
    %load/vec4 v000002f844c57ba0_0;
    %load/vec4 v000002f844c5a3a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.54, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f844c5a6c0_0, 0, 1;
    %load/vec4 v000002f844c58fa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.56, 8;
    %load/vec4 v000002f844c599a0_0;
    %jmp/1 T_4.57, 8;
T_4.56 ; End of true expr.
    %load/vec4 v000002f844c588c0_0;
    %jmp/0 T_4.57, 8;
 ; End of false expr.
    %blend;
T_4.57;
    %store/vec4 v000002f844c59b80_0, 0, 32;
T_4.54 ;
T_4.51 ;
T_4.47 ;
T_4.43 ;
T_4.41 ;
T_4.39 ;
T_4.36 ;
T_4.25 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002f844bf64d0;
T_5 ;
    %wait E_000002f844a44bb0;
    %vpi_call/w 7 124 "$display", "suma: %b, e2: %b, e1: %b, under: %b", v000002f844be7230_0, v000002f844be77d0_0, v000002f844be6b50_0, v000002f844be72d0_0 {0 0 0};
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002f844b2c7b0;
T_6 ;
    %end;
    .thread T_6;
    .scope S_000002f844b2c7b0;
T_7 ;
    %wait E_000002f844a3f770;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f844c5d000_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002f844c59180_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f844c5b480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f844c5bde0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844c5a620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844c59680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844c5d6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844c5cf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844c5be80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002f844c5c060_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000002f844c5bf20_0, 0, 23;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844c5b5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844c5c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844c5b200_0, 0, 1;
    %load/vec4 v000002f844c58d20_0;
    %parti/s 8, 23, 6;
    %store/vec4 v000002f844c59e00_0, 0, 8;
    %load/vec4 v000002f844c58d20_0;
    %parti/s 23, 0, 2;
    %store/vec4 v000002f844c59360_0, 0, 23;
    %load/vec4 v000002f844c5a120_0;
    %parti/s 8, 23, 6;
    %store/vec4 v000002f844c595e0_0, 0, 8;
    %load/vec4 v000002f844c5a120_0;
    %parti/s 23, 0, 2;
    %store/vec4 v000002f844c58e60_0, 0, 23;
    %load/vec4 v000002f844c59e00_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002f844c59360_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000002f844c5a080_0, 0, 1;
    %load/vec4 v000002f844c595e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002f844c58e60_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000002f844c58b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844c5c1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844c5d460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844c5ac60_0, 0, 1;
    %load/vec4 v000002f844c59400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002f844c5c9c0_0;
    %store/vec4 v000002f844c5d000_0, 0, 32;
    %load/vec4 v000002f844c5b840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002f844c5bfc0_0;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002f844c59180_0, 0, 5;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000002f844c5bfc0_0;
    %load/vec4 v000002f844c5ab20_0;
    %load/vec4 v000002f844c5a1c0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000002f844c59180_0, 0, 5;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v000002f844c5c560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002f844c59180_0, 0, 5;
    %load/vec4 v000002f844c59540_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002f844c59180_0, 4, 1;
    %load/vec4 v000002f844c5a760_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002f844c59180_0, 4, 1;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v000002f844c5cce0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002f844c59180_0, 0, 5;
T_7.7 ;
T_7.5 ;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002f844c5a8a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f844c5b480_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844c5a620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844c59680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844c5d6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844c5cf60_0, 0, 1;
    %jmp T_7.15;
T_7.10 ;
    %load/vec4 v000002f844c5a940_0;
    %store/vec4 v000002f844c5b480_0, 0, 32;
    %load/vec4 v000002f844c59cc0_0;
    %store/vec4 v000002f844c5a620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844c59680_0, 0, 1;
    %load/vec4 v000002f844c594a0_0;
    %store/vec4 v000002f844c5d6e0_0, 0, 1;
    %load/vec4 v000002f844c5b700_0;
    %store/vec4 v000002f844c5cf60_0, 0, 1;
    %jmp T_7.15;
T_7.11 ;
    %load/vec4 v000002f844c5c100_0;
    %store/vec4 v000002f844c5b480_0, 0, 32;
    %load/vec4 v000002f844c5a800_0;
    %store/vec4 v000002f844c5a620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f844c59680_0, 0, 1;
    %load/vec4 v000002f844c5c420_0;
    %store/vec4 v000002f844c5d6e0_0, 0, 1;
    %load/vec4 v000002f844c5c2e0_0;
    %store/vec4 v000002f844c5cf60_0, 0, 1;
    %jmp T_7.15;
T_7.12 ;
    %load/vec4 v000002f844c58c80_0;
    %store/vec4 v000002f844c5b480_0, 0, 32;
    %load/vec4 v000002f844c5a300_0;
    %store/vec4 v000002f844c5a620_0, 0, 1;
    %load/vec4 v000002f844c58960_0;
    %store/vec4 v000002f844c59680_0, 0, 1;
    %load/vec4 v000002f844c5af80_0;
    %store/vec4 v000002f844c5d6e0_0, 0, 1;
    %load/vec4 v000002f844c5c240_0;
    %store/vec4 v000002f844c5cf60_0, 0, 1;
    %jmp T_7.15;
T_7.13 ;
    %load/vec4 v000002f844c59040_0;
    %store/vec4 v000002f844c5b480_0, 0, 32;
    %load/vec4 v000002f844c58a00_0;
    %store/vec4 v000002f844c5a620_0, 0, 1;
    %load/vec4 v000002f844c5a260_0;
    %store/vec4 v000002f844c59680_0, 0, 1;
    %load/vec4 v000002f844c5abc0_0;
    %store/vec4 v000002f844c5d6e0_0, 0, 1;
    %load/vec4 v000002f844c5bd40_0;
    %store/vec4 v000002f844c5cf60_0, 0, 1;
    %jmp T_7.15;
T_7.15 ;
    %pop/vec4 1;
    %load/vec4 v000002f844c5a8a0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v000002f844c5a8a0_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.16, 8;
    %load/vec4 v000002f844c58d20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002f844c5a120_0;
    %parti/s 1, 31, 6;
    %xor;
    %jmp/1 T_7.17, 8;
T_7.16 ; End of true expr.
    %load/vec4 v000002f844c5b480_0;
    %parti/s 1, 31, 6;
    %jmp/0 T_7.17, 8;
 ; End of false expr.
    %blend;
T_7.17;
    %store/vec4 v000002f844c5be80_0, 0, 1;
    %load/vec4 v000002f844c5b480_0;
    %store/vec4 v000002f844c5bde0_0, 0, 32;
    %load/vec4 v000002f844c5d6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %load/vec4 v000002f844c5be80_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v000002f844c5bde0_0, 0, 32;
T_7.18 ;
    %load/vec4 v000002f844c5bde0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v000002f844c5c060_0, 0, 8;
    %load/vec4 v000002f844c5bde0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v000002f844c5bf20_0, 0, 23;
    %load/vec4 v000002f844c5c060_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002f844c5bf20_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000002f844c5b5c0_0, 0, 1;
    %load/vec4 v000002f844c5c060_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002f844c5bf20_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000002f844c5c6a0_0, 0, 1;
    %load/vec4 v000002f844c5c060_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002f844c5bf20_0;
    %pushi/vec4 0, 0, 23;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000002f844c5b200_0, 0, 1;
    %load/vec4 v000002f844c5b5c0_0;
    %load/vec4 v000002f844c5d6e0_0;
    %or;
    %store/vec4 v000002f844c5c1a0_0, 0, 1;
    %load/vec4 v000002f844c5b200_0;
    %load/vec4 v000002f844c5cf60_0;
    %or;
    %load/vec4 v000002f844c5a8a0_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002f844c5c6a0_0;
    %and;
    %load/vec4 v000002f844c5a080_0;
    %nor/r;
    %and;
    %load/vec4 v000002f844c58b40_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v000002f844c5d460_0, 0, 1;
    %load/vec4 v000002f844c5a620_0;
    %load/vec4 v000002f844c5c1a0_0;
    %or;
    %load/vec4 v000002f844c5d460_0;
    %or;
    %store/vec4 v000002f844c5ac60_0, 0, 1;
    %load/vec4 v000002f844c5bde0_0;
    %store/vec4 v000002f844c5d000_0, 0, 32;
    %load/vec4 v000002f844c59680_0;
    %concati/vec4 0, 0, 1;
    %load/vec4 v000002f844c5c1a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002f844c5d460_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002f844c5ac60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002f844c59180_0, 0, 5;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002f844b2d450;
T_8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002f844c5d140_0, 0, 2;
    %pushi/vec4 3265749585, 0, 32;
    %store/vec4 v000002f844c5d0a0_0, 0, 32;
    %pushi/vec4 978547900, 0, 32;
    %store/vec4 v000002f844c5c7e0_0, 0, 32;
    %pushi/vec4 3351946470, 0, 32;
    %store/vec4 v000002f844c5bc00_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002f844c5c740_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002f844c5c4c0_0;
    %load/vec4 v000002f844c5bc00_0;
    %cmp/e;
    %jmp/0xz  T_8.0, 4;
    %vpi_call/w 3 36 "$display", "\342\234\205 Test 1 OK: -83.6920 / 0.000806 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 38 "$display", "\342\235\214 Test 1 FAIL: -83.6920 / 0.000806 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
T_8.1 ;
    %delay 1000, 0;
    %load/vec4 v000002f844c5c380_0;
    %load/vec4 v000002f844c5c740_0;
    %cmp/e;
    %jmp/0xz  T_8.2, 4;
    %vpi_call/w 3 41 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 43 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
T_8.3 ;
    %delay 10000, 0;
    %pushi/vec4 1141490255, 0, 32;
    %store/vec4 v000002f844c5d0a0_0, 0, 32;
    %pushi/vec4 3288023957, 0, 32;
    %store/vec4 v000002f844c5c7e0_0, 0, 32;
    %pushi/vec4 3213646601, 0, 32;
    %store/vec4 v000002f844c5bc00_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002f844c5c740_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002f844c5c4c0_0;
    %load/vec4 v000002f844c5bc00_0;
    %cmp/e;
    %jmp/0xz  T_8.4, 4;
    %vpi_call/w 3 57 "$display", "\342\234\205 Test 2 OK: 551.03607 / -502.43524 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 59 "$display", "\342\235\214 Test 2 FAIL: 551.03607 / -502.43524 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
T_8.5 ;
    %delay 1000, 0;
    %load/vec4 v000002f844c5c380_0;
    %load/vec4 v000002f844c5c740_0;
    %cmp/e;
    %jmp/0xz  T_8.6, 4;
    %vpi_call/w 3 62 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call/w 3 64 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
T_8.7 ;
    %delay 10000, 0;
    %pushi/vec4 980267574, 0, 32;
    %store/vec4 v000002f844c5d0a0_0, 0, 32;
    %pushi/vec4 978105139, 0, 32;
    %store/vec4 v000002f844c5c7e0_0, 0, 32;
    %pushi/vec4 1066705398, 0, 32;
    %store/vec4 v000002f844c5bc00_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002f844c5c740_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002f844c5c4c0_0;
    %load/vec4 v000002f844c5bc00_0;
    %cmp/e;
    %jmp/0xz  T_8.8, 4;
    %vpi_call/w 3 78 "$display", "\342\234\205 Test 3 OK:  0.0009067 / 0.000780 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
    %jmp T_8.9;
T_8.8 ;
    %vpi_call/w 3 80 "$display", "\342\235\214 Test 3 FAIL: 0.0009067 / 0.000780 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
T_8.9 ;
    %delay 1000, 0;
    %load/vec4 v000002f844c5c380_0;
    %load/vec4 v000002f844c5c740_0;
    %cmp/e;
    %jmp/0xz  T_8.10, 4;
    %vpi_call/w 3 83 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
    %jmp T_8.11;
T_8.10 ;
    %vpi_call/w 3 85 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
T_8.11 ;
    %delay 10000, 0;
    %pushi/vec4 1120692862, 0, 32;
    %store/vec4 v000002f844c5d0a0_0, 0, 32;
    %pushi/vec4 971303017, 0, 32;
    %store/vec4 v000002f844c5c7e0_0, 0, 32;
    %pushi/vec4 1214553091, 0, 32;
    %store/vec4 v000002f844c5bc00_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002f844c5c740_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002f844c5c4c0_0;
    %load/vec4 v000002f844c5bc00_0;
    %cmp/e;
    %jmp/0xz  T_8.12, 4;
    %vpi_call/w 3 99 "$display", "\342\234\205 Test 4 OK:  102.20799 / 0.0004366 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
    %jmp T_8.13;
T_8.12 ;
    %vpi_call/w 3 101 "$display", "\342\235\214 Test 4 FAIL: 102.20799 / 0.0004366 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
T_8.13 ;
    %delay 1000, 0;
    %load/vec4 v000002f844c5c380_0;
    %load/vec4 v000002f844c5c740_0;
    %cmp/e;
    %jmp/0xz  T_8.14, 4;
    %vpi_call/w 3 104 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
    %jmp T_8.15;
T_8.14 ;
    %vpi_call/w 3 106 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
T_8.15 ;
    %delay 10000, 0;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000002f844c5d0a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f844c5c7e0_0, 0, 32;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v000002f844c5bc00_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000002f844c5c740_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002f844c5c4c0_0;
    %load/vec4 v000002f844c5bc00_0;
    %cmp/e;
    %jmp/0xz  T_8.16, 4;
    %vpi_call/w 3 120 "$display", "\342\234\205 Test 5 OK:  1 / 0 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
    %jmp T_8.17;
T_8.16 ;
    %vpi_call/w 3 122 "$display", "\342\235\214 Test 5 FAIL: 1 / 0 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
T_8.17 ;
    %delay 1000, 0;
    %load/vec4 v000002f844c5c380_0;
    %load/vec4 v000002f844c5c740_0;
    %cmp/e;
    %jmp/0xz  T_8.18, 4;
    %vpi_call/w 3 125 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
    %jmp T_8.19;
T_8.18 ;
    %vpi_call/w 3 127 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
T_8.19 ;
    %delay 10000, 0;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v000002f844c5d0a0_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000002f844c5c7e0_0, 0, 32;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v000002f844c5bc00_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000002f844c5c740_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002f844c5c4c0_0;
    %load/vec4 v000002f844c5bc00_0;
    %cmp/e;
    %jmp/0xz  T_8.20, 4;
    %vpi_call/w 3 141 "$display", "\342\234\205 Test 6 OK:  INF / 2 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
    %jmp T_8.21;
T_8.20 ;
    %vpi_call/w 3 143 "$display", "\342\235\214 Test 6 FAIL: INF / 2 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
T_8.21 ;
    %delay 1000, 0;
    %load/vec4 v000002f844c5c380_0;
    %load/vec4 v000002f844c5c740_0;
    %cmp/e;
    %jmp/0xz  T_8.22, 4;
    %vpi_call/w 3 146 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
    %jmp T_8.23;
T_8.22 ;
    %vpi_call/w 3 148 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
T_8.23 ;
    %delay 10000, 0;
    %pushi/vec4 4286578688, 0, 32;
    %store/vec4 v000002f844c5d0a0_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000002f844c5c7e0_0, 0, 32;
    %pushi/vec4 4286578688, 0, 32;
    %store/vec4 v000002f844c5bc00_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000002f844c5c740_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002f844c5c4c0_0;
    %load/vec4 v000002f844c5bc00_0;
    %cmp/e;
    %jmp/0xz  T_8.24, 4;
    %vpi_call/w 3 162 "$display", "\342\234\205 Test 7 OK:  -INF / 2 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
    %jmp T_8.25;
T_8.24 ;
    %vpi_call/w 3 164 "$display", "\342\235\214 Test 7 FAIL: -INF / 2 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
T_8.25 ;
    %delay 1000, 0;
    %load/vec4 v000002f844c5c380_0;
    %load/vec4 v000002f844c5c740_0;
    %cmp/e;
    %jmp/0xz  T_8.26, 4;
    %vpi_call/w 3 167 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
    %jmp T_8.27;
T_8.26 ;
    %vpi_call/w 3 169 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
T_8.27 ;
    %delay 10000, 0;
    %pushi/vec4 2071848960, 0, 32;
    %store/vec4 v000002f844c5d0a0_0, 0, 32;
    %pushi/vec4 973284049, 0, 32;
    %store/vec4 v000002f844c5c7e0_0, 0, 32;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v000002f844c5bc00_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000002f844c5c740_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002f844c5c4c0_0;
    %load/vec4 v000002f844c5bc00_0;
    %cmp/e;
    %jmp/0xz  T_8.28, 4;
    %vpi_call/w 3 183 "$display", "\342\234\205 Test 8 OK:  65000 / 0.001 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
    %jmp T_8.29;
T_8.28 ;
    %vpi_call/w 3 185 "$display", "\342\235\214 Test 8 FAIL: 65000 / 0.001 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
T_8.29 ;
    %delay 1000, 0;
    %load/vec4 v000002f844c5c380_0;
    %load/vec4 v000002f844c5c740_0;
    %cmp/e;
    %jmp/0xz  T_8.30, 4;
    %vpi_call/w 3 188 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
    %jmp T_8.31;
T_8.30 ;
    %vpi_call/w 3 190 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
T_8.31 ;
    %delay 10000, 0;
    %pushi/vec4 2134507520, 0, 32;
    %store/vec4 v000002f844c5d0a0_0, 0, 32;
    %pushi/vec4 816840704, 0, 32;
    %store/vec4 v000002f844c5c7e0_0, 0, 32;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v000002f844c5bc00_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000002f844c5c740_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002f844c5c4c0_0;
    %load/vec4 v000002f844c5bc00_0;
    %cmp/e;
    %jmp/0xz  T_8.32, 4;
    %vpi_call/w 3 204 "$display", "\342\234\205 Test 9 OK:  11904 / 0.0001678 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
    %jmp T_8.33;
T_8.32 ;
    %vpi_call/w 3 206 "$display", "\342\235\214 Test 9 FAIL: 11904 / 0.0001678 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
T_8.33 ;
    %delay 1000, 0;
    %load/vec4 v000002f844c5c380_0;
    %load/vec4 v000002f844c5c740_0;
    %cmp/e;
    %jmp/0xz  T_8.34, 4;
    %vpi_call/w 3 209 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
    %jmp T_8.35;
T_8.34 ;
    %vpi_call/w 3 211 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
T_8.35 ;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002f844c5d0a0_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000002f844c5c7e0_0, 0, 32;
    %pushi/vec4 2139095042, 0, 32;
    %store/vec4 v000002f844c5bc00_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000002f844c5c740_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002f844c5c4c0_0;
    %load/vec4 v000002f844c5bc00_0;
    %cmp/e;
    %jmp/0xz  T_8.36, 4;
    %vpi_call/w 3 225 "$display", "\342\234\205 Test 10 OK:  1e-7 / 2 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
    %jmp T_8.37;
T_8.36 ;
    %vpi_call/w 3 227 "$display", "\342\235\214 Test 10 FAIL: 1e-7 / 2 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
T_8.37 ;
    %delay 1000, 0;
    %load/vec4 v000002f844c5c380_0;
    %load/vec4 v000002f844c5c740_0;
    %cmp/e;
    %jmp/0xz  T_8.38, 4;
    %vpi_call/w 3 230 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
    %jmp T_8.39;
T_8.38 ;
    %vpi_call/w 3 232 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
T_8.39 ;
    %delay 10000, 0;
    %pushi/vec4 951519805, 0, 32;
    %store/vec4 v000002f844c5d0a0_0, 0, 32;
    %pushi/vec4 1326387814, 0, 32;
    %store/vec4 v000002f844c5c7e0_0, 0, 32;
    %pushi/vec4 690209272, 0, 32;
    %store/vec4 v000002f844c5bc00_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002f844c5c740_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002f844c5c4c0_0;
    %load/vec4 v000002f844c5bc00_0;
    %cmp/e;
    %jmp/0xz  T_8.40, 4;
    %vpi_call/w 3 246 "$display", "\342\234\205 Test 11 OK:  0.00279 / 36659.2 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
    %jmp T_8.41;
T_8.40 ;
    %vpi_call/w 3 248 "$display", "\342\235\214 Test 11 FAIL: 0.00279 / 36659.2 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
T_8.41 ;
    %delay 1000, 0;
    %load/vec4 v000002f844c5c380_0;
    %load/vec4 v000002f844c5c740_0;
    %cmp/e;
    %jmp/0xz  T_8.42, 4;
    %vpi_call/w 3 251 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
    %jmp T_8.43;
T_8.42 ;
    %vpi_call/w 3 253 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
T_8.43 ;
    %delay 10000, 0;
    %pushi/vec4 2142699520, 0, 32;
    %store/vec4 v000002f844c5d0a0_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000002f844c5c7e0_0, 0, 32;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v000002f844c5bc00_0, 0, 32;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000002f844c5c740_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002f844c5c4c0_0;
    %load/vec4 v000002f844c5bc00_0;
    %cmp/e;
    %jmp/0xz  T_8.44, 4;
    %vpi_call/w 3 267 "$display", "\342\234\205 Test 12 OK:  NaN / 2 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
    %jmp T_8.45;
T_8.44 ;
    %vpi_call/w 3 269 "$display", "\342\235\214 Test 12 FAIL: NaN / 2 => %b (esperado %b)", v000002f844c5c4c0_0, v000002f844c5bc00_0 {0 0 0};
T_8.45 ;
    %delay 1000, 0;
    %load/vec4 v000002f844c5c380_0;
    %load/vec4 v000002f844c5c740_0;
    %cmp/e;
    %jmp/0xz  T_8.46, 4;
    %vpi_call/w 3 272 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
    %jmp T_8.47;
T_8.46 ;
    %vpi_call/w 3 274 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000002f844c5c380_0, v000002f844c5c740_0 {0 0 0};
T_8.47 ;
    %delay 10000, 0;
    %vpi_call/w 3 278 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim_1\new\tb_alu_div_32.v";
    "sources_1\new\alu.v";
    "sources_1\new\SumaResta.v";
    "sources_1\new\RoundNearestEven.v";
    "sources_1\new\Division.v";
    "sources_1\new\flags_operations.v";
    "sources_1\new\Multiplicacion.v";
    "sources_1\new\fp16_special_cases.v";
