evBCL6_S.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devBCONST_S : device CLMS
{
    parameter
    (
        config bit CP_INITB[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODEB := "LUT6",
        config string CP_RAM_LUTB_DIH := "LI",
        config string CP_RAM_LUTB_DIL := "LI",
        config string CP_MASK_LUT6B := "FALSE",
        config string CP_RAM_MODE := "LRAM",
        config string CP_RAM32_EN := "TRUE"
    );
    port
    (
        output Y1

    );
}; // end of device devBCONST_S


structure netlist of devBCONST_S
{
    wire ntL6B;

    Y1          <= ntL6B   ;

    device LUT6S FYB
    parameter map
    (
        CP_INIT         => CP_INITB       ,
        CP_MODE         => CP_MODEB       ,
        CP_MASK_LUT6    => CP_MASK_LUT6B  ,
        CP_RAM_LUT_DIL  => CP_RAM_LUTB_DIL,
        CP_RAM_LUT_DIH  => CP_RAM_LUTB_DIH,
        CP_M1_SEL       => 1'b1           ,
        CP_M2_SEL       => 1'b0           ,
        CP_RAM32_EN     => CP_RAM32_EN    ,
        CP_RAM_MODE     => CP_RAM_MODE
    )
    port map
    (
        L6      => ntL6B
    );
}; // end of structure netlist of devBCONST_S













