
Bootloader_RIO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae20  080000c0  080000c0  000100c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009c4  0800aee0  0800aee0  0001aee0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b8a4  0800b8a4  00020664  2**0
                  CONTENTS
  4 .ARM          00000008  0800b8a4  0800b8a4  0001b8a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b8ac  0800b8ac  00020664  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b8ac  0800b8ac  0001b8ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b8b0  0800b8b0  0001b8b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000264  20000400  0800b8b4  00020400  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          0000080c  20000668  0800bb18  00020668  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000e74  0800bb18  00020e74  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020664  2**0
                  CONTENTS, READONLY
 12 .shared_mem   00000016  20000000  20000000  00030000  2**2
                  ALLOC
 13 .debug_info   00014e2b  00000000  00000000  0002068c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d92  00000000  00000000  000354b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001160  00000000  00000000  00038250  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001078  00000000  00000000  000393b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e812  00000000  00000000  0003a428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014de9  00000000  00000000  00058c3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bf7ac  00000000  00000000  0006da23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012d1cf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004f4c  00000000  00000000  0012d220  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         0000003c  00000000  00000000  0013216c  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      00000076  00000000  00000000  001321a8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000668 	.word	0x20000668
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800aeb4 	.word	0x0800aeb4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000066c 	.word	0x2000066c
 8000104:	0800aeb4 	.word	0x0800aeb4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f000 fff9 	bl	8001434 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 ff49 	bl	80012e4 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 ffeb 	bl	8001434 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 ffe1 	bl	8001434 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 ff71 	bl	8001368 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 ff67 	bl	8001368 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	; (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	; (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f806 	bl	80004e8 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			; (mov r8, r8)

080004e8 <__udivmoddi4>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	4657      	mov	r7, sl
 80004ec:	464e      	mov	r6, r9
 80004ee:	4645      	mov	r5, r8
 80004f0:	46de      	mov	lr, fp
 80004f2:	b5e0      	push	{r5, r6, r7, lr}
 80004f4:	0004      	movs	r4, r0
 80004f6:	000d      	movs	r5, r1
 80004f8:	4692      	mov	sl, r2
 80004fa:	4699      	mov	r9, r3
 80004fc:	b083      	sub	sp, #12
 80004fe:	428b      	cmp	r3, r1
 8000500:	d830      	bhi.n	8000564 <__udivmoddi4+0x7c>
 8000502:	d02d      	beq.n	8000560 <__udivmoddi4+0x78>
 8000504:	4649      	mov	r1, r9
 8000506:	4650      	mov	r0, sl
 8000508:	f001 febe 	bl	8002288 <__clzdi2>
 800050c:	0029      	movs	r1, r5
 800050e:	0006      	movs	r6, r0
 8000510:	0020      	movs	r0, r4
 8000512:	f001 feb9 	bl	8002288 <__clzdi2>
 8000516:	1a33      	subs	r3, r6, r0
 8000518:	4698      	mov	r8, r3
 800051a:	3b20      	subs	r3, #32
 800051c:	469b      	mov	fp, r3
 800051e:	d433      	bmi.n	8000588 <__udivmoddi4+0xa0>
 8000520:	465a      	mov	r2, fp
 8000522:	4653      	mov	r3, sl
 8000524:	4093      	lsls	r3, r2
 8000526:	4642      	mov	r2, r8
 8000528:	001f      	movs	r7, r3
 800052a:	4653      	mov	r3, sl
 800052c:	4093      	lsls	r3, r2
 800052e:	001e      	movs	r6, r3
 8000530:	42af      	cmp	r7, r5
 8000532:	d83a      	bhi.n	80005aa <__udivmoddi4+0xc2>
 8000534:	42af      	cmp	r7, r5
 8000536:	d100      	bne.n	800053a <__udivmoddi4+0x52>
 8000538:	e078      	b.n	800062c <__udivmoddi4+0x144>
 800053a:	465b      	mov	r3, fp
 800053c:	1ba4      	subs	r4, r4, r6
 800053e:	41bd      	sbcs	r5, r7
 8000540:	2b00      	cmp	r3, #0
 8000542:	da00      	bge.n	8000546 <__udivmoddi4+0x5e>
 8000544:	e075      	b.n	8000632 <__udivmoddi4+0x14a>
 8000546:	2200      	movs	r2, #0
 8000548:	2300      	movs	r3, #0
 800054a:	9200      	str	r2, [sp, #0]
 800054c:	9301      	str	r3, [sp, #4]
 800054e:	2301      	movs	r3, #1
 8000550:	465a      	mov	r2, fp
 8000552:	4093      	lsls	r3, r2
 8000554:	9301      	str	r3, [sp, #4]
 8000556:	2301      	movs	r3, #1
 8000558:	4642      	mov	r2, r8
 800055a:	4093      	lsls	r3, r2
 800055c:	9300      	str	r3, [sp, #0]
 800055e:	e028      	b.n	80005b2 <__udivmoddi4+0xca>
 8000560:	4282      	cmp	r2, r0
 8000562:	d9cf      	bls.n	8000504 <__udivmoddi4+0x1c>
 8000564:	2200      	movs	r2, #0
 8000566:	2300      	movs	r3, #0
 8000568:	9200      	str	r2, [sp, #0]
 800056a:	9301      	str	r3, [sp, #4]
 800056c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800056e:	2b00      	cmp	r3, #0
 8000570:	d001      	beq.n	8000576 <__udivmoddi4+0x8e>
 8000572:	601c      	str	r4, [r3, #0]
 8000574:	605d      	str	r5, [r3, #4]
 8000576:	9800      	ldr	r0, [sp, #0]
 8000578:	9901      	ldr	r1, [sp, #4]
 800057a:	b003      	add	sp, #12
 800057c:	bcf0      	pop	{r4, r5, r6, r7}
 800057e:	46bb      	mov	fp, r7
 8000580:	46b2      	mov	sl, r6
 8000582:	46a9      	mov	r9, r5
 8000584:	46a0      	mov	r8, r4
 8000586:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000588:	4642      	mov	r2, r8
 800058a:	2320      	movs	r3, #32
 800058c:	1a9b      	subs	r3, r3, r2
 800058e:	4652      	mov	r2, sl
 8000590:	40da      	lsrs	r2, r3
 8000592:	4641      	mov	r1, r8
 8000594:	0013      	movs	r3, r2
 8000596:	464a      	mov	r2, r9
 8000598:	408a      	lsls	r2, r1
 800059a:	0017      	movs	r7, r2
 800059c:	4642      	mov	r2, r8
 800059e:	431f      	orrs	r7, r3
 80005a0:	4653      	mov	r3, sl
 80005a2:	4093      	lsls	r3, r2
 80005a4:	001e      	movs	r6, r3
 80005a6:	42af      	cmp	r7, r5
 80005a8:	d9c4      	bls.n	8000534 <__udivmoddi4+0x4c>
 80005aa:	2200      	movs	r2, #0
 80005ac:	2300      	movs	r3, #0
 80005ae:	9200      	str	r2, [sp, #0]
 80005b0:	9301      	str	r3, [sp, #4]
 80005b2:	4643      	mov	r3, r8
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d0d9      	beq.n	800056c <__udivmoddi4+0x84>
 80005b8:	07fb      	lsls	r3, r7, #31
 80005ba:	0872      	lsrs	r2, r6, #1
 80005bc:	431a      	orrs	r2, r3
 80005be:	4646      	mov	r6, r8
 80005c0:	087b      	lsrs	r3, r7, #1
 80005c2:	e00e      	b.n	80005e2 <__udivmoddi4+0xfa>
 80005c4:	42ab      	cmp	r3, r5
 80005c6:	d101      	bne.n	80005cc <__udivmoddi4+0xe4>
 80005c8:	42a2      	cmp	r2, r4
 80005ca:	d80c      	bhi.n	80005e6 <__udivmoddi4+0xfe>
 80005cc:	1aa4      	subs	r4, r4, r2
 80005ce:	419d      	sbcs	r5, r3
 80005d0:	2001      	movs	r0, #1
 80005d2:	1924      	adds	r4, r4, r4
 80005d4:	416d      	adcs	r5, r5
 80005d6:	2100      	movs	r1, #0
 80005d8:	3e01      	subs	r6, #1
 80005da:	1824      	adds	r4, r4, r0
 80005dc:	414d      	adcs	r5, r1
 80005de:	2e00      	cmp	r6, #0
 80005e0:	d006      	beq.n	80005f0 <__udivmoddi4+0x108>
 80005e2:	42ab      	cmp	r3, r5
 80005e4:	d9ee      	bls.n	80005c4 <__udivmoddi4+0xdc>
 80005e6:	3e01      	subs	r6, #1
 80005e8:	1924      	adds	r4, r4, r4
 80005ea:	416d      	adcs	r5, r5
 80005ec:	2e00      	cmp	r6, #0
 80005ee:	d1f8      	bne.n	80005e2 <__udivmoddi4+0xfa>
 80005f0:	9800      	ldr	r0, [sp, #0]
 80005f2:	9901      	ldr	r1, [sp, #4]
 80005f4:	465b      	mov	r3, fp
 80005f6:	1900      	adds	r0, r0, r4
 80005f8:	4169      	adcs	r1, r5
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	db24      	blt.n	8000648 <__udivmoddi4+0x160>
 80005fe:	002b      	movs	r3, r5
 8000600:	465a      	mov	r2, fp
 8000602:	4644      	mov	r4, r8
 8000604:	40d3      	lsrs	r3, r2
 8000606:	002a      	movs	r2, r5
 8000608:	40e2      	lsrs	r2, r4
 800060a:	001c      	movs	r4, r3
 800060c:	465b      	mov	r3, fp
 800060e:	0015      	movs	r5, r2
 8000610:	2b00      	cmp	r3, #0
 8000612:	db2a      	blt.n	800066a <__udivmoddi4+0x182>
 8000614:	0026      	movs	r6, r4
 8000616:	409e      	lsls	r6, r3
 8000618:	0033      	movs	r3, r6
 800061a:	0026      	movs	r6, r4
 800061c:	4647      	mov	r7, r8
 800061e:	40be      	lsls	r6, r7
 8000620:	0032      	movs	r2, r6
 8000622:	1a80      	subs	r0, r0, r2
 8000624:	4199      	sbcs	r1, r3
 8000626:	9000      	str	r0, [sp, #0]
 8000628:	9101      	str	r1, [sp, #4]
 800062a:	e79f      	b.n	800056c <__udivmoddi4+0x84>
 800062c:	42a3      	cmp	r3, r4
 800062e:	d8bc      	bhi.n	80005aa <__udivmoddi4+0xc2>
 8000630:	e783      	b.n	800053a <__udivmoddi4+0x52>
 8000632:	4642      	mov	r2, r8
 8000634:	2320      	movs	r3, #32
 8000636:	2100      	movs	r1, #0
 8000638:	1a9b      	subs	r3, r3, r2
 800063a:	2200      	movs	r2, #0
 800063c:	9100      	str	r1, [sp, #0]
 800063e:	9201      	str	r2, [sp, #4]
 8000640:	2201      	movs	r2, #1
 8000642:	40da      	lsrs	r2, r3
 8000644:	9201      	str	r2, [sp, #4]
 8000646:	e786      	b.n	8000556 <__udivmoddi4+0x6e>
 8000648:	4642      	mov	r2, r8
 800064a:	2320      	movs	r3, #32
 800064c:	1a9b      	subs	r3, r3, r2
 800064e:	002a      	movs	r2, r5
 8000650:	4646      	mov	r6, r8
 8000652:	409a      	lsls	r2, r3
 8000654:	0023      	movs	r3, r4
 8000656:	40f3      	lsrs	r3, r6
 8000658:	4644      	mov	r4, r8
 800065a:	4313      	orrs	r3, r2
 800065c:	002a      	movs	r2, r5
 800065e:	40e2      	lsrs	r2, r4
 8000660:	001c      	movs	r4, r3
 8000662:	465b      	mov	r3, fp
 8000664:	0015      	movs	r5, r2
 8000666:	2b00      	cmp	r3, #0
 8000668:	dad4      	bge.n	8000614 <__udivmoddi4+0x12c>
 800066a:	4642      	mov	r2, r8
 800066c:	002f      	movs	r7, r5
 800066e:	2320      	movs	r3, #32
 8000670:	0026      	movs	r6, r4
 8000672:	4097      	lsls	r7, r2
 8000674:	1a9b      	subs	r3, r3, r2
 8000676:	40de      	lsrs	r6, r3
 8000678:	003b      	movs	r3, r7
 800067a:	4333      	orrs	r3, r6
 800067c:	e7cd      	b.n	800061a <__udivmoddi4+0x132>
 800067e:	46c0      	nop			; (mov r8, r8)

08000680 <__aeabi_dadd>:
 8000680:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000682:	464f      	mov	r7, r9
 8000684:	4646      	mov	r6, r8
 8000686:	46d6      	mov	lr, sl
 8000688:	000d      	movs	r5, r1
 800068a:	0004      	movs	r4, r0
 800068c:	b5c0      	push	{r6, r7, lr}
 800068e:	001f      	movs	r7, r3
 8000690:	0011      	movs	r1, r2
 8000692:	0328      	lsls	r0, r5, #12
 8000694:	0f62      	lsrs	r2, r4, #29
 8000696:	0a40      	lsrs	r0, r0, #9
 8000698:	4310      	orrs	r0, r2
 800069a:	007a      	lsls	r2, r7, #1
 800069c:	0d52      	lsrs	r2, r2, #21
 800069e:	00e3      	lsls	r3, r4, #3
 80006a0:	033c      	lsls	r4, r7, #12
 80006a2:	4691      	mov	r9, r2
 80006a4:	0a64      	lsrs	r4, r4, #9
 80006a6:	0ffa      	lsrs	r2, r7, #31
 80006a8:	0f4f      	lsrs	r7, r1, #29
 80006aa:	006e      	lsls	r6, r5, #1
 80006ac:	4327      	orrs	r7, r4
 80006ae:	4692      	mov	sl, r2
 80006b0:	46b8      	mov	r8, r7
 80006b2:	0d76      	lsrs	r6, r6, #21
 80006b4:	0fed      	lsrs	r5, r5, #31
 80006b6:	00c9      	lsls	r1, r1, #3
 80006b8:	4295      	cmp	r5, r2
 80006ba:	d100      	bne.n	80006be <__aeabi_dadd+0x3e>
 80006bc:	e099      	b.n	80007f2 <__aeabi_dadd+0x172>
 80006be:	464c      	mov	r4, r9
 80006c0:	1b34      	subs	r4, r6, r4
 80006c2:	46a4      	mov	ip, r4
 80006c4:	2c00      	cmp	r4, #0
 80006c6:	dc00      	bgt.n	80006ca <__aeabi_dadd+0x4a>
 80006c8:	e07c      	b.n	80007c4 <__aeabi_dadd+0x144>
 80006ca:	464a      	mov	r2, r9
 80006cc:	2a00      	cmp	r2, #0
 80006ce:	d100      	bne.n	80006d2 <__aeabi_dadd+0x52>
 80006d0:	e0b8      	b.n	8000844 <__aeabi_dadd+0x1c4>
 80006d2:	4ac5      	ldr	r2, [pc, #788]	; (80009e8 <__aeabi_dadd+0x368>)
 80006d4:	4296      	cmp	r6, r2
 80006d6:	d100      	bne.n	80006da <__aeabi_dadd+0x5a>
 80006d8:	e11c      	b.n	8000914 <__aeabi_dadd+0x294>
 80006da:	2280      	movs	r2, #128	; 0x80
 80006dc:	003c      	movs	r4, r7
 80006de:	0412      	lsls	r2, r2, #16
 80006e0:	4314      	orrs	r4, r2
 80006e2:	46a0      	mov	r8, r4
 80006e4:	4662      	mov	r2, ip
 80006e6:	2a38      	cmp	r2, #56	; 0x38
 80006e8:	dd00      	ble.n	80006ec <__aeabi_dadd+0x6c>
 80006ea:	e161      	b.n	80009b0 <__aeabi_dadd+0x330>
 80006ec:	2a1f      	cmp	r2, #31
 80006ee:	dd00      	ble.n	80006f2 <__aeabi_dadd+0x72>
 80006f0:	e1cc      	b.n	8000a8c <__aeabi_dadd+0x40c>
 80006f2:	4664      	mov	r4, ip
 80006f4:	2220      	movs	r2, #32
 80006f6:	1b12      	subs	r2, r2, r4
 80006f8:	4644      	mov	r4, r8
 80006fa:	4094      	lsls	r4, r2
 80006fc:	000f      	movs	r7, r1
 80006fe:	46a1      	mov	r9, r4
 8000700:	4664      	mov	r4, ip
 8000702:	4091      	lsls	r1, r2
 8000704:	40e7      	lsrs	r7, r4
 8000706:	464c      	mov	r4, r9
 8000708:	1e4a      	subs	r2, r1, #1
 800070a:	4191      	sbcs	r1, r2
 800070c:	433c      	orrs	r4, r7
 800070e:	4642      	mov	r2, r8
 8000710:	4321      	orrs	r1, r4
 8000712:	4664      	mov	r4, ip
 8000714:	40e2      	lsrs	r2, r4
 8000716:	1a80      	subs	r0, r0, r2
 8000718:	1a5c      	subs	r4, r3, r1
 800071a:	42a3      	cmp	r3, r4
 800071c:	419b      	sbcs	r3, r3
 800071e:	425f      	negs	r7, r3
 8000720:	1bc7      	subs	r7, r0, r7
 8000722:	023b      	lsls	r3, r7, #8
 8000724:	d400      	bmi.n	8000728 <__aeabi_dadd+0xa8>
 8000726:	e0d0      	b.n	80008ca <__aeabi_dadd+0x24a>
 8000728:	027f      	lsls	r7, r7, #9
 800072a:	0a7f      	lsrs	r7, r7, #9
 800072c:	2f00      	cmp	r7, #0
 800072e:	d100      	bne.n	8000732 <__aeabi_dadd+0xb2>
 8000730:	e0ff      	b.n	8000932 <__aeabi_dadd+0x2b2>
 8000732:	0038      	movs	r0, r7
 8000734:	f001 fd8a 	bl	800224c <__clzsi2>
 8000738:	0001      	movs	r1, r0
 800073a:	3908      	subs	r1, #8
 800073c:	2320      	movs	r3, #32
 800073e:	0022      	movs	r2, r4
 8000740:	1a5b      	subs	r3, r3, r1
 8000742:	408f      	lsls	r7, r1
 8000744:	40da      	lsrs	r2, r3
 8000746:	408c      	lsls	r4, r1
 8000748:	4317      	orrs	r7, r2
 800074a:	42b1      	cmp	r1, r6
 800074c:	da00      	bge.n	8000750 <__aeabi_dadd+0xd0>
 800074e:	e0ff      	b.n	8000950 <__aeabi_dadd+0x2d0>
 8000750:	1b89      	subs	r1, r1, r6
 8000752:	1c4b      	adds	r3, r1, #1
 8000754:	2b1f      	cmp	r3, #31
 8000756:	dd00      	ble.n	800075a <__aeabi_dadd+0xda>
 8000758:	e0a8      	b.n	80008ac <__aeabi_dadd+0x22c>
 800075a:	2220      	movs	r2, #32
 800075c:	0039      	movs	r1, r7
 800075e:	1ad2      	subs	r2, r2, r3
 8000760:	0020      	movs	r0, r4
 8000762:	4094      	lsls	r4, r2
 8000764:	4091      	lsls	r1, r2
 8000766:	40d8      	lsrs	r0, r3
 8000768:	1e62      	subs	r2, r4, #1
 800076a:	4194      	sbcs	r4, r2
 800076c:	40df      	lsrs	r7, r3
 800076e:	2600      	movs	r6, #0
 8000770:	4301      	orrs	r1, r0
 8000772:	430c      	orrs	r4, r1
 8000774:	0763      	lsls	r3, r4, #29
 8000776:	d009      	beq.n	800078c <__aeabi_dadd+0x10c>
 8000778:	230f      	movs	r3, #15
 800077a:	4023      	ands	r3, r4
 800077c:	2b04      	cmp	r3, #4
 800077e:	d005      	beq.n	800078c <__aeabi_dadd+0x10c>
 8000780:	1d23      	adds	r3, r4, #4
 8000782:	42a3      	cmp	r3, r4
 8000784:	41a4      	sbcs	r4, r4
 8000786:	4264      	negs	r4, r4
 8000788:	193f      	adds	r7, r7, r4
 800078a:	001c      	movs	r4, r3
 800078c:	023b      	lsls	r3, r7, #8
 800078e:	d400      	bmi.n	8000792 <__aeabi_dadd+0x112>
 8000790:	e09e      	b.n	80008d0 <__aeabi_dadd+0x250>
 8000792:	4b95      	ldr	r3, [pc, #596]	; (80009e8 <__aeabi_dadd+0x368>)
 8000794:	3601      	adds	r6, #1
 8000796:	429e      	cmp	r6, r3
 8000798:	d100      	bne.n	800079c <__aeabi_dadd+0x11c>
 800079a:	e0b7      	b.n	800090c <__aeabi_dadd+0x28c>
 800079c:	4a93      	ldr	r2, [pc, #588]	; (80009ec <__aeabi_dadd+0x36c>)
 800079e:	08e4      	lsrs	r4, r4, #3
 80007a0:	4017      	ands	r7, r2
 80007a2:	077b      	lsls	r3, r7, #29
 80007a4:	0571      	lsls	r1, r6, #21
 80007a6:	027f      	lsls	r7, r7, #9
 80007a8:	4323      	orrs	r3, r4
 80007aa:	0b3f      	lsrs	r7, r7, #12
 80007ac:	0d4a      	lsrs	r2, r1, #21
 80007ae:	0512      	lsls	r2, r2, #20
 80007b0:	433a      	orrs	r2, r7
 80007b2:	07ed      	lsls	r5, r5, #31
 80007b4:	432a      	orrs	r2, r5
 80007b6:	0018      	movs	r0, r3
 80007b8:	0011      	movs	r1, r2
 80007ba:	bce0      	pop	{r5, r6, r7}
 80007bc:	46ba      	mov	sl, r7
 80007be:	46b1      	mov	r9, r6
 80007c0:	46a8      	mov	r8, r5
 80007c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007c4:	2c00      	cmp	r4, #0
 80007c6:	d04b      	beq.n	8000860 <__aeabi_dadd+0x1e0>
 80007c8:	464c      	mov	r4, r9
 80007ca:	1ba4      	subs	r4, r4, r6
 80007cc:	46a4      	mov	ip, r4
 80007ce:	2e00      	cmp	r6, #0
 80007d0:	d000      	beq.n	80007d4 <__aeabi_dadd+0x154>
 80007d2:	e123      	b.n	8000a1c <__aeabi_dadd+0x39c>
 80007d4:	0004      	movs	r4, r0
 80007d6:	431c      	orrs	r4, r3
 80007d8:	d100      	bne.n	80007dc <__aeabi_dadd+0x15c>
 80007da:	e1af      	b.n	8000b3c <__aeabi_dadd+0x4bc>
 80007dc:	4662      	mov	r2, ip
 80007de:	1e54      	subs	r4, r2, #1
 80007e0:	2a01      	cmp	r2, #1
 80007e2:	d100      	bne.n	80007e6 <__aeabi_dadd+0x166>
 80007e4:	e215      	b.n	8000c12 <__aeabi_dadd+0x592>
 80007e6:	4d80      	ldr	r5, [pc, #512]	; (80009e8 <__aeabi_dadd+0x368>)
 80007e8:	45ac      	cmp	ip, r5
 80007ea:	d100      	bne.n	80007ee <__aeabi_dadd+0x16e>
 80007ec:	e1c8      	b.n	8000b80 <__aeabi_dadd+0x500>
 80007ee:	46a4      	mov	ip, r4
 80007f0:	e11b      	b.n	8000a2a <__aeabi_dadd+0x3aa>
 80007f2:	464a      	mov	r2, r9
 80007f4:	1ab2      	subs	r2, r6, r2
 80007f6:	4694      	mov	ip, r2
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	dc00      	bgt.n	80007fe <__aeabi_dadd+0x17e>
 80007fc:	e0ac      	b.n	8000958 <__aeabi_dadd+0x2d8>
 80007fe:	464a      	mov	r2, r9
 8000800:	2a00      	cmp	r2, #0
 8000802:	d043      	beq.n	800088c <__aeabi_dadd+0x20c>
 8000804:	4a78      	ldr	r2, [pc, #480]	; (80009e8 <__aeabi_dadd+0x368>)
 8000806:	4296      	cmp	r6, r2
 8000808:	d100      	bne.n	800080c <__aeabi_dadd+0x18c>
 800080a:	e1af      	b.n	8000b6c <__aeabi_dadd+0x4ec>
 800080c:	2280      	movs	r2, #128	; 0x80
 800080e:	003c      	movs	r4, r7
 8000810:	0412      	lsls	r2, r2, #16
 8000812:	4314      	orrs	r4, r2
 8000814:	46a0      	mov	r8, r4
 8000816:	4662      	mov	r2, ip
 8000818:	2a38      	cmp	r2, #56	; 0x38
 800081a:	dc67      	bgt.n	80008ec <__aeabi_dadd+0x26c>
 800081c:	2a1f      	cmp	r2, #31
 800081e:	dc00      	bgt.n	8000822 <__aeabi_dadd+0x1a2>
 8000820:	e15f      	b.n	8000ae2 <__aeabi_dadd+0x462>
 8000822:	4647      	mov	r7, r8
 8000824:	3a20      	subs	r2, #32
 8000826:	40d7      	lsrs	r7, r2
 8000828:	4662      	mov	r2, ip
 800082a:	2a20      	cmp	r2, #32
 800082c:	d005      	beq.n	800083a <__aeabi_dadd+0x1ba>
 800082e:	4664      	mov	r4, ip
 8000830:	2240      	movs	r2, #64	; 0x40
 8000832:	1b12      	subs	r2, r2, r4
 8000834:	4644      	mov	r4, r8
 8000836:	4094      	lsls	r4, r2
 8000838:	4321      	orrs	r1, r4
 800083a:	1e4a      	subs	r2, r1, #1
 800083c:	4191      	sbcs	r1, r2
 800083e:	000c      	movs	r4, r1
 8000840:	433c      	orrs	r4, r7
 8000842:	e057      	b.n	80008f4 <__aeabi_dadd+0x274>
 8000844:	003a      	movs	r2, r7
 8000846:	430a      	orrs	r2, r1
 8000848:	d100      	bne.n	800084c <__aeabi_dadd+0x1cc>
 800084a:	e105      	b.n	8000a58 <__aeabi_dadd+0x3d8>
 800084c:	0022      	movs	r2, r4
 800084e:	3a01      	subs	r2, #1
 8000850:	2c01      	cmp	r4, #1
 8000852:	d100      	bne.n	8000856 <__aeabi_dadd+0x1d6>
 8000854:	e182      	b.n	8000b5c <__aeabi_dadd+0x4dc>
 8000856:	4c64      	ldr	r4, [pc, #400]	; (80009e8 <__aeabi_dadd+0x368>)
 8000858:	45a4      	cmp	ip, r4
 800085a:	d05b      	beq.n	8000914 <__aeabi_dadd+0x294>
 800085c:	4694      	mov	ip, r2
 800085e:	e741      	b.n	80006e4 <__aeabi_dadd+0x64>
 8000860:	4c63      	ldr	r4, [pc, #396]	; (80009f0 <__aeabi_dadd+0x370>)
 8000862:	1c77      	adds	r7, r6, #1
 8000864:	4227      	tst	r7, r4
 8000866:	d000      	beq.n	800086a <__aeabi_dadd+0x1ea>
 8000868:	e0c4      	b.n	80009f4 <__aeabi_dadd+0x374>
 800086a:	0004      	movs	r4, r0
 800086c:	431c      	orrs	r4, r3
 800086e:	2e00      	cmp	r6, #0
 8000870:	d000      	beq.n	8000874 <__aeabi_dadd+0x1f4>
 8000872:	e169      	b.n	8000b48 <__aeabi_dadd+0x4c8>
 8000874:	2c00      	cmp	r4, #0
 8000876:	d100      	bne.n	800087a <__aeabi_dadd+0x1fa>
 8000878:	e1bf      	b.n	8000bfa <__aeabi_dadd+0x57a>
 800087a:	4644      	mov	r4, r8
 800087c:	430c      	orrs	r4, r1
 800087e:	d000      	beq.n	8000882 <__aeabi_dadd+0x202>
 8000880:	e1d0      	b.n	8000c24 <__aeabi_dadd+0x5a4>
 8000882:	0742      	lsls	r2, r0, #29
 8000884:	08db      	lsrs	r3, r3, #3
 8000886:	4313      	orrs	r3, r2
 8000888:	08c0      	lsrs	r0, r0, #3
 800088a:	e029      	b.n	80008e0 <__aeabi_dadd+0x260>
 800088c:	003a      	movs	r2, r7
 800088e:	430a      	orrs	r2, r1
 8000890:	d100      	bne.n	8000894 <__aeabi_dadd+0x214>
 8000892:	e170      	b.n	8000b76 <__aeabi_dadd+0x4f6>
 8000894:	4662      	mov	r2, ip
 8000896:	4664      	mov	r4, ip
 8000898:	3a01      	subs	r2, #1
 800089a:	2c01      	cmp	r4, #1
 800089c:	d100      	bne.n	80008a0 <__aeabi_dadd+0x220>
 800089e:	e0e0      	b.n	8000a62 <__aeabi_dadd+0x3e2>
 80008a0:	4c51      	ldr	r4, [pc, #324]	; (80009e8 <__aeabi_dadd+0x368>)
 80008a2:	45a4      	cmp	ip, r4
 80008a4:	d100      	bne.n	80008a8 <__aeabi_dadd+0x228>
 80008a6:	e161      	b.n	8000b6c <__aeabi_dadd+0x4ec>
 80008a8:	4694      	mov	ip, r2
 80008aa:	e7b4      	b.n	8000816 <__aeabi_dadd+0x196>
 80008ac:	003a      	movs	r2, r7
 80008ae:	391f      	subs	r1, #31
 80008b0:	40ca      	lsrs	r2, r1
 80008b2:	0011      	movs	r1, r2
 80008b4:	2b20      	cmp	r3, #32
 80008b6:	d003      	beq.n	80008c0 <__aeabi_dadd+0x240>
 80008b8:	2240      	movs	r2, #64	; 0x40
 80008ba:	1ad3      	subs	r3, r2, r3
 80008bc:	409f      	lsls	r7, r3
 80008be:	433c      	orrs	r4, r7
 80008c0:	1e63      	subs	r3, r4, #1
 80008c2:	419c      	sbcs	r4, r3
 80008c4:	2700      	movs	r7, #0
 80008c6:	2600      	movs	r6, #0
 80008c8:	430c      	orrs	r4, r1
 80008ca:	0763      	lsls	r3, r4, #29
 80008cc:	d000      	beq.n	80008d0 <__aeabi_dadd+0x250>
 80008ce:	e753      	b.n	8000778 <__aeabi_dadd+0xf8>
 80008d0:	46b4      	mov	ip, r6
 80008d2:	08e4      	lsrs	r4, r4, #3
 80008d4:	077b      	lsls	r3, r7, #29
 80008d6:	4323      	orrs	r3, r4
 80008d8:	08f8      	lsrs	r0, r7, #3
 80008da:	4a43      	ldr	r2, [pc, #268]	; (80009e8 <__aeabi_dadd+0x368>)
 80008dc:	4594      	cmp	ip, r2
 80008de:	d01d      	beq.n	800091c <__aeabi_dadd+0x29c>
 80008e0:	4662      	mov	r2, ip
 80008e2:	0307      	lsls	r7, r0, #12
 80008e4:	0552      	lsls	r2, r2, #21
 80008e6:	0b3f      	lsrs	r7, r7, #12
 80008e8:	0d52      	lsrs	r2, r2, #21
 80008ea:	e760      	b.n	80007ae <__aeabi_dadd+0x12e>
 80008ec:	4644      	mov	r4, r8
 80008ee:	430c      	orrs	r4, r1
 80008f0:	1e62      	subs	r2, r4, #1
 80008f2:	4194      	sbcs	r4, r2
 80008f4:	18e4      	adds	r4, r4, r3
 80008f6:	429c      	cmp	r4, r3
 80008f8:	419b      	sbcs	r3, r3
 80008fa:	425f      	negs	r7, r3
 80008fc:	183f      	adds	r7, r7, r0
 80008fe:	023b      	lsls	r3, r7, #8
 8000900:	d5e3      	bpl.n	80008ca <__aeabi_dadd+0x24a>
 8000902:	4b39      	ldr	r3, [pc, #228]	; (80009e8 <__aeabi_dadd+0x368>)
 8000904:	3601      	adds	r6, #1
 8000906:	429e      	cmp	r6, r3
 8000908:	d000      	beq.n	800090c <__aeabi_dadd+0x28c>
 800090a:	e0b5      	b.n	8000a78 <__aeabi_dadd+0x3f8>
 800090c:	0032      	movs	r2, r6
 800090e:	2700      	movs	r7, #0
 8000910:	2300      	movs	r3, #0
 8000912:	e74c      	b.n	80007ae <__aeabi_dadd+0x12e>
 8000914:	0742      	lsls	r2, r0, #29
 8000916:	08db      	lsrs	r3, r3, #3
 8000918:	4313      	orrs	r3, r2
 800091a:	08c0      	lsrs	r0, r0, #3
 800091c:	001a      	movs	r2, r3
 800091e:	4302      	orrs	r2, r0
 8000920:	d100      	bne.n	8000924 <__aeabi_dadd+0x2a4>
 8000922:	e1e1      	b.n	8000ce8 <__aeabi_dadd+0x668>
 8000924:	2780      	movs	r7, #128	; 0x80
 8000926:	033f      	lsls	r7, r7, #12
 8000928:	4307      	orrs	r7, r0
 800092a:	033f      	lsls	r7, r7, #12
 800092c:	4a2e      	ldr	r2, [pc, #184]	; (80009e8 <__aeabi_dadd+0x368>)
 800092e:	0b3f      	lsrs	r7, r7, #12
 8000930:	e73d      	b.n	80007ae <__aeabi_dadd+0x12e>
 8000932:	0020      	movs	r0, r4
 8000934:	f001 fc8a 	bl	800224c <__clzsi2>
 8000938:	0001      	movs	r1, r0
 800093a:	3118      	adds	r1, #24
 800093c:	291f      	cmp	r1, #31
 800093e:	dc00      	bgt.n	8000942 <__aeabi_dadd+0x2c2>
 8000940:	e6fc      	b.n	800073c <__aeabi_dadd+0xbc>
 8000942:	3808      	subs	r0, #8
 8000944:	4084      	lsls	r4, r0
 8000946:	0027      	movs	r7, r4
 8000948:	2400      	movs	r4, #0
 800094a:	42b1      	cmp	r1, r6
 800094c:	db00      	blt.n	8000950 <__aeabi_dadd+0x2d0>
 800094e:	e6ff      	b.n	8000750 <__aeabi_dadd+0xd0>
 8000950:	4a26      	ldr	r2, [pc, #152]	; (80009ec <__aeabi_dadd+0x36c>)
 8000952:	1a76      	subs	r6, r6, r1
 8000954:	4017      	ands	r7, r2
 8000956:	e70d      	b.n	8000774 <__aeabi_dadd+0xf4>
 8000958:	2a00      	cmp	r2, #0
 800095a:	d02f      	beq.n	80009bc <__aeabi_dadd+0x33c>
 800095c:	464a      	mov	r2, r9
 800095e:	1b92      	subs	r2, r2, r6
 8000960:	4694      	mov	ip, r2
 8000962:	2e00      	cmp	r6, #0
 8000964:	d100      	bne.n	8000968 <__aeabi_dadd+0x2e8>
 8000966:	e0ad      	b.n	8000ac4 <__aeabi_dadd+0x444>
 8000968:	4a1f      	ldr	r2, [pc, #124]	; (80009e8 <__aeabi_dadd+0x368>)
 800096a:	4591      	cmp	r9, r2
 800096c:	d100      	bne.n	8000970 <__aeabi_dadd+0x2f0>
 800096e:	e10f      	b.n	8000b90 <__aeabi_dadd+0x510>
 8000970:	2280      	movs	r2, #128	; 0x80
 8000972:	0412      	lsls	r2, r2, #16
 8000974:	4310      	orrs	r0, r2
 8000976:	4662      	mov	r2, ip
 8000978:	2a38      	cmp	r2, #56	; 0x38
 800097a:	dd00      	ble.n	800097e <__aeabi_dadd+0x2fe>
 800097c:	e10f      	b.n	8000b9e <__aeabi_dadd+0x51e>
 800097e:	2a1f      	cmp	r2, #31
 8000980:	dd00      	ble.n	8000984 <__aeabi_dadd+0x304>
 8000982:	e180      	b.n	8000c86 <__aeabi_dadd+0x606>
 8000984:	4664      	mov	r4, ip
 8000986:	2220      	movs	r2, #32
 8000988:	001e      	movs	r6, r3
 800098a:	1b12      	subs	r2, r2, r4
 800098c:	4667      	mov	r7, ip
 800098e:	0004      	movs	r4, r0
 8000990:	4093      	lsls	r3, r2
 8000992:	4094      	lsls	r4, r2
 8000994:	40fe      	lsrs	r6, r7
 8000996:	1e5a      	subs	r2, r3, #1
 8000998:	4193      	sbcs	r3, r2
 800099a:	40f8      	lsrs	r0, r7
 800099c:	4334      	orrs	r4, r6
 800099e:	431c      	orrs	r4, r3
 80009a0:	4480      	add	r8, r0
 80009a2:	1864      	adds	r4, r4, r1
 80009a4:	428c      	cmp	r4, r1
 80009a6:	41bf      	sbcs	r7, r7
 80009a8:	427f      	negs	r7, r7
 80009aa:	464e      	mov	r6, r9
 80009ac:	4447      	add	r7, r8
 80009ae:	e7a6      	b.n	80008fe <__aeabi_dadd+0x27e>
 80009b0:	4642      	mov	r2, r8
 80009b2:	430a      	orrs	r2, r1
 80009b4:	0011      	movs	r1, r2
 80009b6:	1e4a      	subs	r2, r1, #1
 80009b8:	4191      	sbcs	r1, r2
 80009ba:	e6ad      	b.n	8000718 <__aeabi_dadd+0x98>
 80009bc:	4c0c      	ldr	r4, [pc, #48]	; (80009f0 <__aeabi_dadd+0x370>)
 80009be:	1c72      	adds	r2, r6, #1
 80009c0:	4222      	tst	r2, r4
 80009c2:	d000      	beq.n	80009c6 <__aeabi_dadd+0x346>
 80009c4:	e0a1      	b.n	8000b0a <__aeabi_dadd+0x48a>
 80009c6:	0002      	movs	r2, r0
 80009c8:	431a      	orrs	r2, r3
 80009ca:	2e00      	cmp	r6, #0
 80009cc:	d000      	beq.n	80009d0 <__aeabi_dadd+0x350>
 80009ce:	e0fa      	b.n	8000bc6 <__aeabi_dadd+0x546>
 80009d0:	2a00      	cmp	r2, #0
 80009d2:	d100      	bne.n	80009d6 <__aeabi_dadd+0x356>
 80009d4:	e145      	b.n	8000c62 <__aeabi_dadd+0x5e2>
 80009d6:	003a      	movs	r2, r7
 80009d8:	430a      	orrs	r2, r1
 80009da:	d000      	beq.n	80009de <__aeabi_dadd+0x35e>
 80009dc:	e146      	b.n	8000c6c <__aeabi_dadd+0x5ec>
 80009de:	0742      	lsls	r2, r0, #29
 80009e0:	08db      	lsrs	r3, r3, #3
 80009e2:	4313      	orrs	r3, r2
 80009e4:	08c0      	lsrs	r0, r0, #3
 80009e6:	e77b      	b.n	80008e0 <__aeabi_dadd+0x260>
 80009e8:	000007ff 	.word	0x000007ff
 80009ec:	ff7fffff 	.word	0xff7fffff
 80009f0:	000007fe 	.word	0x000007fe
 80009f4:	4647      	mov	r7, r8
 80009f6:	1a5c      	subs	r4, r3, r1
 80009f8:	1bc2      	subs	r2, r0, r7
 80009fa:	42a3      	cmp	r3, r4
 80009fc:	41bf      	sbcs	r7, r7
 80009fe:	427f      	negs	r7, r7
 8000a00:	46b9      	mov	r9, r7
 8000a02:	0017      	movs	r7, r2
 8000a04:	464a      	mov	r2, r9
 8000a06:	1abf      	subs	r7, r7, r2
 8000a08:	023a      	lsls	r2, r7, #8
 8000a0a:	d500      	bpl.n	8000a0e <__aeabi_dadd+0x38e>
 8000a0c:	e08d      	b.n	8000b2a <__aeabi_dadd+0x4aa>
 8000a0e:	0023      	movs	r3, r4
 8000a10:	433b      	orrs	r3, r7
 8000a12:	d000      	beq.n	8000a16 <__aeabi_dadd+0x396>
 8000a14:	e68a      	b.n	800072c <__aeabi_dadd+0xac>
 8000a16:	2000      	movs	r0, #0
 8000a18:	2500      	movs	r5, #0
 8000a1a:	e761      	b.n	80008e0 <__aeabi_dadd+0x260>
 8000a1c:	4cb4      	ldr	r4, [pc, #720]	; (8000cf0 <__aeabi_dadd+0x670>)
 8000a1e:	45a1      	cmp	r9, r4
 8000a20:	d100      	bne.n	8000a24 <__aeabi_dadd+0x3a4>
 8000a22:	e0ad      	b.n	8000b80 <__aeabi_dadd+0x500>
 8000a24:	2480      	movs	r4, #128	; 0x80
 8000a26:	0424      	lsls	r4, r4, #16
 8000a28:	4320      	orrs	r0, r4
 8000a2a:	4664      	mov	r4, ip
 8000a2c:	2c38      	cmp	r4, #56	; 0x38
 8000a2e:	dc3d      	bgt.n	8000aac <__aeabi_dadd+0x42c>
 8000a30:	4662      	mov	r2, ip
 8000a32:	2c1f      	cmp	r4, #31
 8000a34:	dd00      	ble.n	8000a38 <__aeabi_dadd+0x3b8>
 8000a36:	e0b7      	b.n	8000ba8 <__aeabi_dadd+0x528>
 8000a38:	2520      	movs	r5, #32
 8000a3a:	001e      	movs	r6, r3
 8000a3c:	1b2d      	subs	r5, r5, r4
 8000a3e:	0004      	movs	r4, r0
 8000a40:	40ab      	lsls	r3, r5
 8000a42:	40ac      	lsls	r4, r5
 8000a44:	40d6      	lsrs	r6, r2
 8000a46:	40d0      	lsrs	r0, r2
 8000a48:	4642      	mov	r2, r8
 8000a4a:	1e5d      	subs	r5, r3, #1
 8000a4c:	41ab      	sbcs	r3, r5
 8000a4e:	4334      	orrs	r4, r6
 8000a50:	1a12      	subs	r2, r2, r0
 8000a52:	4690      	mov	r8, r2
 8000a54:	4323      	orrs	r3, r4
 8000a56:	e02c      	b.n	8000ab2 <__aeabi_dadd+0x432>
 8000a58:	0742      	lsls	r2, r0, #29
 8000a5a:	08db      	lsrs	r3, r3, #3
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	08c0      	lsrs	r0, r0, #3
 8000a60:	e73b      	b.n	80008da <__aeabi_dadd+0x25a>
 8000a62:	185c      	adds	r4, r3, r1
 8000a64:	429c      	cmp	r4, r3
 8000a66:	419b      	sbcs	r3, r3
 8000a68:	4440      	add	r0, r8
 8000a6a:	425b      	negs	r3, r3
 8000a6c:	18c7      	adds	r7, r0, r3
 8000a6e:	2601      	movs	r6, #1
 8000a70:	023b      	lsls	r3, r7, #8
 8000a72:	d400      	bmi.n	8000a76 <__aeabi_dadd+0x3f6>
 8000a74:	e729      	b.n	80008ca <__aeabi_dadd+0x24a>
 8000a76:	2602      	movs	r6, #2
 8000a78:	4a9e      	ldr	r2, [pc, #632]	; (8000cf4 <__aeabi_dadd+0x674>)
 8000a7a:	0863      	lsrs	r3, r4, #1
 8000a7c:	4017      	ands	r7, r2
 8000a7e:	2201      	movs	r2, #1
 8000a80:	4014      	ands	r4, r2
 8000a82:	431c      	orrs	r4, r3
 8000a84:	07fb      	lsls	r3, r7, #31
 8000a86:	431c      	orrs	r4, r3
 8000a88:	087f      	lsrs	r7, r7, #1
 8000a8a:	e673      	b.n	8000774 <__aeabi_dadd+0xf4>
 8000a8c:	4644      	mov	r4, r8
 8000a8e:	3a20      	subs	r2, #32
 8000a90:	40d4      	lsrs	r4, r2
 8000a92:	4662      	mov	r2, ip
 8000a94:	2a20      	cmp	r2, #32
 8000a96:	d005      	beq.n	8000aa4 <__aeabi_dadd+0x424>
 8000a98:	4667      	mov	r7, ip
 8000a9a:	2240      	movs	r2, #64	; 0x40
 8000a9c:	1bd2      	subs	r2, r2, r7
 8000a9e:	4647      	mov	r7, r8
 8000aa0:	4097      	lsls	r7, r2
 8000aa2:	4339      	orrs	r1, r7
 8000aa4:	1e4a      	subs	r2, r1, #1
 8000aa6:	4191      	sbcs	r1, r2
 8000aa8:	4321      	orrs	r1, r4
 8000aaa:	e635      	b.n	8000718 <__aeabi_dadd+0x98>
 8000aac:	4303      	orrs	r3, r0
 8000aae:	1e58      	subs	r0, r3, #1
 8000ab0:	4183      	sbcs	r3, r0
 8000ab2:	1acc      	subs	r4, r1, r3
 8000ab4:	42a1      	cmp	r1, r4
 8000ab6:	41bf      	sbcs	r7, r7
 8000ab8:	4643      	mov	r3, r8
 8000aba:	427f      	negs	r7, r7
 8000abc:	4655      	mov	r5, sl
 8000abe:	464e      	mov	r6, r9
 8000ac0:	1bdf      	subs	r7, r3, r7
 8000ac2:	e62e      	b.n	8000722 <__aeabi_dadd+0xa2>
 8000ac4:	0002      	movs	r2, r0
 8000ac6:	431a      	orrs	r2, r3
 8000ac8:	d100      	bne.n	8000acc <__aeabi_dadd+0x44c>
 8000aca:	e0bd      	b.n	8000c48 <__aeabi_dadd+0x5c8>
 8000acc:	4662      	mov	r2, ip
 8000ace:	4664      	mov	r4, ip
 8000ad0:	3a01      	subs	r2, #1
 8000ad2:	2c01      	cmp	r4, #1
 8000ad4:	d100      	bne.n	8000ad8 <__aeabi_dadd+0x458>
 8000ad6:	e0e5      	b.n	8000ca4 <__aeabi_dadd+0x624>
 8000ad8:	4c85      	ldr	r4, [pc, #532]	; (8000cf0 <__aeabi_dadd+0x670>)
 8000ada:	45a4      	cmp	ip, r4
 8000adc:	d058      	beq.n	8000b90 <__aeabi_dadd+0x510>
 8000ade:	4694      	mov	ip, r2
 8000ae0:	e749      	b.n	8000976 <__aeabi_dadd+0x2f6>
 8000ae2:	4664      	mov	r4, ip
 8000ae4:	2220      	movs	r2, #32
 8000ae6:	1b12      	subs	r2, r2, r4
 8000ae8:	4644      	mov	r4, r8
 8000aea:	4094      	lsls	r4, r2
 8000aec:	000f      	movs	r7, r1
 8000aee:	46a1      	mov	r9, r4
 8000af0:	4664      	mov	r4, ip
 8000af2:	4091      	lsls	r1, r2
 8000af4:	40e7      	lsrs	r7, r4
 8000af6:	464c      	mov	r4, r9
 8000af8:	1e4a      	subs	r2, r1, #1
 8000afa:	4191      	sbcs	r1, r2
 8000afc:	433c      	orrs	r4, r7
 8000afe:	4642      	mov	r2, r8
 8000b00:	430c      	orrs	r4, r1
 8000b02:	4661      	mov	r1, ip
 8000b04:	40ca      	lsrs	r2, r1
 8000b06:	1880      	adds	r0, r0, r2
 8000b08:	e6f4      	b.n	80008f4 <__aeabi_dadd+0x274>
 8000b0a:	4c79      	ldr	r4, [pc, #484]	; (8000cf0 <__aeabi_dadd+0x670>)
 8000b0c:	42a2      	cmp	r2, r4
 8000b0e:	d100      	bne.n	8000b12 <__aeabi_dadd+0x492>
 8000b10:	e6fd      	b.n	800090e <__aeabi_dadd+0x28e>
 8000b12:	1859      	adds	r1, r3, r1
 8000b14:	4299      	cmp	r1, r3
 8000b16:	419b      	sbcs	r3, r3
 8000b18:	4440      	add	r0, r8
 8000b1a:	425f      	negs	r7, r3
 8000b1c:	19c7      	adds	r7, r0, r7
 8000b1e:	07fc      	lsls	r4, r7, #31
 8000b20:	0849      	lsrs	r1, r1, #1
 8000b22:	0016      	movs	r6, r2
 8000b24:	430c      	orrs	r4, r1
 8000b26:	087f      	lsrs	r7, r7, #1
 8000b28:	e6cf      	b.n	80008ca <__aeabi_dadd+0x24a>
 8000b2a:	1acc      	subs	r4, r1, r3
 8000b2c:	42a1      	cmp	r1, r4
 8000b2e:	41bf      	sbcs	r7, r7
 8000b30:	4643      	mov	r3, r8
 8000b32:	427f      	negs	r7, r7
 8000b34:	1a18      	subs	r0, r3, r0
 8000b36:	4655      	mov	r5, sl
 8000b38:	1bc7      	subs	r7, r0, r7
 8000b3a:	e5f7      	b.n	800072c <__aeabi_dadd+0xac>
 8000b3c:	08c9      	lsrs	r1, r1, #3
 8000b3e:	077b      	lsls	r3, r7, #29
 8000b40:	4655      	mov	r5, sl
 8000b42:	430b      	orrs	r3, r1
 8000b44:	08f8      	lsrs	r0, r7, #3
 8000b46:	e6c8      	b.n	80008da <__aeabi_dadd+0x25a>
 8000b48:	2c00      	cmp	r4, #0
 8000b4a:	d000      	beq.n	8000b4e <__aeabi_dadd+0x4ce>
 8000b4c:	e081      	b.n	8000c52 <__aeabi_dadd+0x5d2>
 8000b4e:	4643      	mov	r3, r8
 8000b50:	430b      	orrs	r3, r1
 8000b52:	d115      	bne.n	8000b80 <__aeabi_dadd+0x500>
 8000b54:	2080      	movs	r0, #128	; 0x80
 8000b56:	2500      	movs	r5, #0
 8000b58:	0300      	lsls	r0, r0, #12
 8000b5a:	e6e3      	b.n	8000924 <__aeabi_dadd+0x2a4>
 8000b5c:	1a5c      	subs	r4, r3, r1
 8000b5e:	42a3      	cmp	r3, r4
 8000b60:	419b      	sbcs	r3, r3
 8000b62:	1bc7      	subs	r7, r0, r7
 8000b64:	425b      	negs	r3, r3
 8000b66:	2601      	movs	r6, #1
 8000b68:	1aff      	subs	r7, r7, r3
 8000b6a:	e5da      	b.n	8000722 <__aeabi_dadd+0xa2>
 8000b6c:	0742      	lsls	r2, r0, #29
 8000b6e:	08db      	lsrs	r3, r3, #3
 8000b70:	4313      	orrs	r3, r2
 8000b72:	08c0      	lsrs	r0, r0, #3
 8000b74:	e6d2      	b.n	800091c <__aeabi_dadd+0x29c>
 8000b76:	0742      	lsls	r2, r0, #29
 8000b78:	08db      	lsrs	r3, r3, #3
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	08c0      	lsrs	r0, r0, #3
 8000b7e:	e6ac      	b.n	80008da <__aeabi_dadd+0x25a>
 8000b80:	4643      	mov	r3, r8
 8000b82:	4642      	mov	r2, r8
 8000b84:	08c9      	lsrs	r1, r1, #3
 8000b86:	075b      	lsls	r3, r3, #29
 8000b88:	4655      	mov	r5, sl
 8000b8a:	430b      	orrs	r3, r1
 8000b8c:	08d0      	lsrs	r0, r2, #3
 8000b8e:	e6c5      	b.n	800091c <__aeabi_dadd+0x29c>
 8000b90:	4643      	mov	r3, r8
 8000b92:	4642      	mov	r2, r8
 8000b94:	075b      	lsls	r3, r3, #29
 8000b96:	08c9      	lsrs	r1, r1, #3
 8000b98:	430b      	orrs	r3, r1
 8000b9a:	08d0      	lsrs	r0, r2, #3
 8000b9c:	e6be      	b.n	800091c <__aeabi_dadd+0x29c>
 8000b9e:	4303      	orrs	r3, r0
 8000ba0:	001c      	movs	r4, r3
 8000ba2:	1e63      	subs	r3, r4, #1
 8000ba4:	419c      	sbcs	r4, r3
 8000ba6:	e6fc      	b.n	80009a2 <__aeabi_dadd+0x322>
 8000ba8:	0002      	movs	r2, r0
 8000baa:	3c20      	subs	r4, #32
 8000bac:	40e2      	lsrs	r2, r4
 8000bae:	0014      	movs	r4, r2
 8000bb0:	4662      	mov	r2, ip
 8000bb2:	2a20      	cmp	r2, #32
 8000bb4:	d003      	beq.n	8000bbe <__aeabi_dadd+0x53e>
 8000bb6:	2540      	movs	r5, #64	; 0x40
 8000bb8:	1aad      	subs	r5, r5, r2
 8000bba:	40a8      	lsls	r0, r5
 8000bbc:	4303      	orrs	r3, r0
 8000bbe:	1e58      	subs	r0, r3, #1
 8000bc0:	4183      	sbcs	r3, r0
 8000bc2:	4323      	orrs	r3, r4
 8000bc4:	e775      	b.n	8000ab2 <__aeabi_dadd+0x432>
 8000bc6:	2a00      	cmp	r2, #0
 8000bc8:	d0e2      	beq.n	8000b90 <__aeabi_dadd+0x510>
 8000bca:	003a      	movs	r2, r7
 8000bcc:	430a      	orrs	r2, r1
 8000bce:	d0cd      	beq.n	8000b6c <__aeabi_dadd+0x4ec>
 8000bd0:	0742      	lsls	r2, r0, #29
 8000bd2:	08db      	lsrs	r3, r3, #3
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	2280      	movs	r2, #128	; 0x80
 8000bd8:	08c0      	lsrs	r0, r0, #3
 8000bda:	0312      	lsls	r2, r2, #12
 8000bdc:	4210      	tst	r0, r2
 8000bde:	d006      	beq.n	8000bee <__aeabi_dadd+0x56e>
 8000be0:	08fc      	lsrs	r4, r7, #3
 8000be2:	4214      	tst	r4, r2
 8000be4:	d103      	bne.n	8000bee <__aeabi_dadd+0x56e>
 8000be6:	0020      	movs	r0, r4
 8000be8:	08cb      	lsrs	r3, r1, #3
 8000bea:	077a      	lsls	r2, r7, #29
 8000bec:	4313      	orrs	r3, r2
 8000bee:	0f5a      	lsrs	r2, r3, #29
 8000bf0:	00db      	lsls	r3, r3, #3
 8000bf2:	0752      	lsls	r2, r2, #29
 8000bf4:	08db      	lsrs	r3, r3, #3
 8000bf6:	4313      	orrs	r3, r2
 8000bf8:	e690      	b.n	800091c <__aeabi_dadd+0x29c>
 8000bfa:	4643      	mov	r3, r8
 8000bfc:	430b      	orrs	r3, r1
 8000bfe:	d100      	bne.n	8000c02 <__aeabi_dadd+0x582>
 8000c00:	e709      	b.n	8000a16 <__aeabi_dadd+0x396>
 8000c02:	4643      	mov	r3, r8
 8000c04:	4642      	mov	r2, r8
 8000c06:	08c9      	lsrs	r1, r1, #3
 8000c08:	075b      	lsls	r3, r3, #29
 8000c0a:	4655      	mov	r5, sl
 8000c0c:	430b      	orrs	r3, r1
 8000c0e:	08d0      	lsrs	r0, r2, #3
 8000c10:	e666      	b.n	80008e0 <__aeabi_dadd+0x260>
 8000c12:	1acc      	subs	r4, r1, r3
 8000c14:	42a1      	cmp	r1, r4
 8000c16:	4189      	sbcs	r1, r1
 8000c18:	1a3f      	subs	r7, r7, r0
 8000c1a:	4249      	negs	r1, r1
 8000c1c:	4655      	mov	r5, sl
 8000c1e:	2601      	movs	r6, #1
 8000c20:	1a7f      	subs	r7, r7, r1
 8000c22:	e57e      	b.n	8000722 <__aeabi_dadd+0xa2>
 8000c24:	4642      	mov	r2, r8
 8000c26:	1a5c      	subs	r4, r3, r1
 8000c28:	1a87      	subs	r7, r0, r2
 8000c2a:	42a3      	cmp	r3, r4
 8000c2c:	4192      	sbcs	r2, r2
 8000c2e:	4252      	negs	r2, r2
 8000c30:	1abf      	subs	r7, r7, r2
 8000c32:	023a      	lsls	r2, r7, #8
 8000c34:	d53d      	bpl.n	8000cb2 <__aeabi_dadd+0x632>
 8000c36:	1acc      	subs	r4, r1, r3
 8000c38:	42a1      	cmp	r1, r4
 8000c3a:	4189      	sbcs	r1, r1
 8000c3c:	4643      	mov	r3, r8
 8000c3e:	4249      	negs	r1, r1
 8000c40:	1a1f      	subs	r7, r3, r0
 8000c42:	4655      	mov	r5, sl
 8000c44:	1a7f      	subs	r7, r7, r1
 8000c46:	e595      	b.n	8000774 <__aeabi_dadd+0xf4>
 8000c48:	077b      	lsls	r3, r7, #29
 8000c4a:	08c9      	lsrs	r1, r1, #3
 8000c4c:	430b      	orrs	r3, r1
 8000c4e:	08f8      	lsrs	r0, r7, #3
 8000c50:	e643      	b.n	80008da <__aeabi_dadd+0x25a>
 8000c52:	4644      	mov	r4, r8
 8000c54:	08db      	lsrs	r3, r3, #3
 8000c56:	430c      	orrs	r4, r1
 8000c58:	d130      	bne.n	8000cbc <__aeabi_dadd+0x63c>
 8000c5a:	0742      	lsls	r2, r0, #29
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	08c0      	lsrs	r0, r0, #3
 8000c60:	e65c      	b.n	800091c <__aeabi_dadd+0x29c>
 8000c62:	077b      	lsls	r3, r7, #29
 8000c64:	08c9      	lsrs	r1, r1, #3
 8000c66:	430b      	orrs	r3, r1
 8000c68:	08f8      	lsrs	r0, r7, #3
 8000c6a:	e639      	b.n	80008e0 <__aeabi_dadd+0x260>
 8000c6c:	185c      	adds	r4, r3, r1
 8000c6e:	429c      	cmp	r4, r3
 8000c70:	419b      	sbcs	r3, r3
 8000c72:	4440      	add	r0, r8
 8000c74:	425b      	negs	r3, r3
 8000c76:	18c7      	adds	r7, r0, r3
 8000c78:	023b      	lsls	r3, r7, #8
 8000c7a:	d400      	bmi.n	8000c7e <__aeabi_dadd+0x5fe>
 8000c7c:	e625      	b.n	80008ca <__aeabi_dadd+0x24a>
 8000c7e:	4b1d      	ldr	r3, [pc, #116]	; (8000cf4 <__aeabi_dadd+0x674>)
 8000c80:	2601      	movs	r6, #1
 8000c82:	401f      	ands	r7, r3
 8000c84:	e621      	b.n	80008ca <__aeabi_dadd+0x24a>
 8000c86:	0004      	movs	r4, r0
 8000c88:	3a20      	subs	r2, #32
 8000c8a:	40d4      	lsrs	r4, r2
 8000c8c:	4662      	mov	r2, ip
 8000c8e:	2a20      	cmp	r2, #32
 8000c90:	d004      	beq.n	8000c9c <__aeabi_dadd+0x61c>
 8000c92:	2240      	movs	r2, #64	; 0x40
 8000c94:	4666      	mov	r6, ip
 8000c96:	1b92      	subs	r2, r2, r6
 8000c98:	4090      	lsls	r0, r2
 8000c9a:	4303      	orrs	r3, r0
 8000c9c:	1e5a      	subs	r2, r3, #1
 8000c9e:	4193      	sbcs	r3, r2
 8000ca0:	431c      	orrs	r4, r3
 8000ca2:	e67e      	b.n	80009a2 <__aeabi_dadd+0x322>
 8000ca4:	185c      	adds	r4, r3, r1
 8000ca6:	428c      	cmp	r4, r1
 8000ca8:	4189      	sbcs	r1, r1
 8000caa:	4440      	add	r0, r8
 8000cac:	4249      	negs	r1, r1
 8000cae:	1847      	adds	r7, r0, r1
 8000cb0:	e6dd      	b.n	8000a6e <__aeabi_dadd+0x3ee>
 8000cb2:	0023      	movs	r3, r4
 8000cb4:	433b      	orrs	r3, r7
 8000cb6:	d100      	bne.n	8000cba <__aeabi_dadd+0x63a>
 8000cb8:	e6ad      	b.n	8000a16 <__aeabi_dadd+0x396>
 8000cba:	e606      	b.n	80008ca <__aeabi_dadd+0x24a>
 8000cbc:	0744      	lsls	r4, r0, #29
 8000cbe:	4323      	orrs	r3, r4
 8000cc0:	2480      	movs	r4, #128	; 0x80
 8000cc2:	08c0      	lsrs	r0, r0, #3
 8000cc4:	0324      	lsls	r4, r4, #12
 8000cc6:	4220      	tst	r0, r4
 8000cc8:	d008      	beq.n	8000cdc <__aeabi_dadd+0x65c>
 8000cca:	4642      	mov	r2, r8
 8000ccc:	08d6      	lsrs	r6, r2, #3
 8000cce:	4226      	tst	r6, r4
 8000cd0:	d104      	bne.n	8000cdc <__aeabi_dadd+0x65c>
 8000cd2:	4655      	mov	r5, sl
 8000cd4:	0030      	movs	r0, r6
 8000cd6:	08cb      	lsrs	r3, r1, #3
 8000cd8:	0751      	lsls	r1, r2, #29
 8000cda:	430b      	orrs	r3, r1
 8000cdc:	0f5a      	lsrs	r2, r3, #29
 8000cde:	00db      	lsls	r3, r3, #3
 8000ce0:	08db      	lsrs	r3, r3, #3
 8000ce2:	0752      	lsls	r2, r2, #29
 8000ce4:	4313      	orrs	r3, r2
 8000ce6:	e619      	b.n	800091c <__aeabi_dadd+0x29c>
 8000ce8:	2300      	movs	r3, #0
 8000cea:	4a01      	ldr	r2, [pc, #4]	; (8000cf0 <__aeabi_dadd+0x670>)
 8000cec:	001f      	movs	r7, r3
 8000cee:	e55e      	b.n	80007ae <__aeabi_dadd+0x12e>
 8000cf0:	000007ff 	.word	0x000007ff
 8000cf4:	ff7fffff 	.word	0xff7fffff

08000cf8 <__aeabi_ddiv>:
 8000cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cfa:	4657      	mov	r7, sl
 8000cfc:	464e      	mov	r6, r9
 8000cfe:	4645      	mov	r5, r8
 8000d00:	46de      	mov	lr, fp
 8000d02:	b5e0      	push	{r5, r6, r7, lr}
 8000d04:	4681      	mov	r9, r0
 8000d06:	0005      	movs	r5, r0
 8000d08:	030c      	lsls	r4, r1, #12
 8000d0a:	0048      	lsls	r0, r1, #1
 8000d0c:	4692      	mov	sl, r2
 8000d0e:	001f      	movs	r7, r3
 8000d10:	b085      	sub	sp, #20
 8000d12:	0b24      	lsrs	r4, r4, #12
 8000d14:	0d40      	lsrs	r0, r0, #21
 8000d16:	0fce      	lsrs	r6, r1, #31
 8000d18:	2800      	cmp	r0, #0
 8000d1a:	d100      	bne.n	8000d1e <__aeabi_ddiv+0x26>
 8000d1c:	e156      	b.n	8000fcc <__aeabi_ddiv+0x2d4>
 8000d1e:	4bd4      	ldr	r3, [pc, #848]	; (8001070 <__aeabi_ddiv+0x378>)
 8000d20:	4298      	cmp	r0, r3
 8000d22:	d100      	bne.n	8000d26 <__aeabi_ddiv+0x2e>
 8000d24:	e172      	b.n	800100c <__aeabi_ddiv+0x314>
 8000d26:	0f6b      	lsrs	r3, r5, #29
 8000d28:	00e4      	lsls	r4, r4, #3
 8000d2a:	431c      	orrs	r4, r3
 8000d2c:	2380      	movs	r3, #128	; 0x80
 8000d2e:	041b      	lsls	r3, r3, #16
 8000d30:	4323      	orrs	r3, r4
 8000d32:	4698      	mov	r8, r3
 8000d34:	4bcf      	ldr	r3, [pc, #828]	; (8001074 <__aeabi_ddiv+0x37c>)
 8000d36:	00ed      	lsls	r5, r5, #3
 8000d38:	469b      	mov	fp, r3
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	4699      	mov	r9, r3
 8000d3e:	4483      	add	fp, r0
 8000d40:	9300      	str	r3, [sp, #0]
 8000d42:	033c      	lsls	r4, r7, #12
 8000d44:	007b      	lsls	r3, r7, #1
 8000d46:	4650      	mov	r0, sl
 8000d48:	0b24      	lsrs	r4, r4, #12
 8000d4a:	0d5b      	lsrs	r3, r3, #21
 8000d4c:	0fff      	lsrs	r7, r7, #31
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d100      	bne.n	8000d54 <__aeabi_ddiv+0x5c>
 8000d52:	e11f      	b.n	8000f94 <__aeabi_ddiv+0x29c>
 8000d54:	4ac6      	ldr	r2, [pc, #792]	; (8001070 <__aeabi_ddiv+0x378>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d100      	bne.n	8000d5c <__aeabi_ddiv+0x64>
 8000d5a:	e162      	b.n	8001022 <__aeabi_ddiv+0x32a>
 8000d5c:	49c5      	ldr	r1, [pc, #788]	; (8001074 <__aeabi_ddiv+0x37c>)
 8000d5e:	0f42      	lsrs	r2, r0, #29
 8000d60:	468c      	mov	ip, r1
 8000d62:	00e4      	lsls	r4, r4, #3
 8000d64:	4659      	mov	r1, fp
 8000d66:	4314      	orrs	r4, r2
 8000d68:	2280      	movs	r2, #128	; 0x80
 8000d6a:	4463      	add	r3, ip
 8000d6c:	0412      	lsls	r2, r2, #16
 8000d6e:	1acb      	subs	r3, r1, r3
 8000d70:	4314      	orrs	r4, r2
 8000d72:	469b      	mov	fp, r3
 8000d74:	00c2      	lsls	r2, r0, #3
 8000d76:	2000      	movs	r0, #0
 8000d78:	0033      	movs	r3, r6
 8000d7a:	407b      	eors	r3, r7
 8000d7c:	469a      	mov	sl, r3
 8000d7e:	464b      	mov	r3, r9
 8000d80:	2b0f      	cmp	r3, #15
 8000d82:	d827      	bhi.n	8000dd4 <__aeabi_ddiv+0xdc>
 8000d84:	49bc      	ldr	r1, [pc, #752]	; (8001078 <__aeabi_ddiv+0x380>)
 8000d86:	009b      	lsls	r3, r3, #2
 8000d88:	58cb      	ldr	r3, [r1, r3]
 8000d8a:	469f      	mov	pc, r3
 8000d8c:	46b2      	mov	sl, r6
 8000d8e:	9b00      	ldr	r3, [sp, #0]
 8000d90:	2b02      	cmp	r3, #2
 8000d92:	d016      	beq.n	8000dc2 <__aeabi_ddiv+0xca>
 8000d94:	2b03      	cmp	r3, #3
 8000d96:	d100      	bne.n	8000d9a <__aeabi_ddiv+0xa2>
 8000d98:	e28e      	b.n	80012b8 <__aeabi_ddiv+0x5c0>
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d000      	beq.n	8000da0 <__aeabi_ddiv+0xa8>
 8000d9e:	e0d9      	b.n	8000f54 <__aeabi_ddiv+0x25c>
 8000da0:	2300      	movs	r3, #0
 8000da2:	2400      	movs	r4, #0
 8000da4:	2500      	movs	r5, #0
 8000da6:	4652      	mov	r2, sl
 8000da8:	051b      	lsls	r3, r3, #20
 8000daa:	4323      	orrs	r3, r4
 8000dac:	07d2      	lsls	r2, r2, #31
 8000dae:	4313      	orrs	r3, r2
 8000db0:	0028      	movs	r0, r5
 8000db2:	0019      	movs	r1, r3
 8000db4:	b005      	add	sp, #20
 8000db6:	bcf0      	pop	{r4, r5, r6, r7}
 8000db8:	46bb      	mov	fp, r7
 8000dba:	46b2      	mov	sl, r6
 8000dbc:	46a9      	mov	r9, r5
 8000dbe:	46a0      	mov	r8, r4
 8000dc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dc2:	2400      	movs	r4, #0
 8000dc4:	2500      	movs	r5, #0
 8000dc6:	4baa      	ldr	r3, [pc, #680]	; (8001070 <__aeabi_ddiv+0x378>)
 8000dc8:	e7ed      	b.n	8000da6 <__aeabi_ddiv+0xae>
 8000dca:	46ba      	mov	sl, r7
 8000dcc:	46a0      	mov	r8, r4
 8000dce:	0015      	movs	r5, r2
 8000dd0:	9000      	str	r0, [sp, #0]
 8000dd2:	e7dc      	b.n	8000d8e <__aeabi_ddiv+0x96>
 8000dd4:	4544      	cmp	r4, r8
 8000dd6:	d200      	bcs.n	8000dda <__aeabi_ddiv+0xe2>
 8000dd8:	e1c7      	b.n	800116a <__aeabi_ddiv+0x472>
 8000dda:	d100      	bne.n	8000dde <__aeabi_ddiv+0xe6>
 8000ddc:	e1c2      	b.n	8001164 <__aeabi_ddiv+0x46c>
 8000dde:	2301      	movs	r3, #1
 8000de0:	425b      	negs	r3, r3
 8000de2:	469c      	mov	ip, r3
 8000de4:	002e      	movs	r6, r5
 8000de6:	4640      	mov	r0, r8
 8000de8:	2500      	movs	r5, #0
 8000dea:	44e3      	add	fp, ip
 8000dec:	0223      	lsls	r3, r4, #8
 8000dee:	0e14      	lsrs	r4, r2, #24
 8000df0:	431c      	orrs	r4, r3
 8000df2:	0c1b      	lsrs	r3, r3, #16
 8000df4:	4699      	mov	r9, r3
 8000df6:	0423      	lsls	r3, r4, #16
 8000df8:	0c1f      	lsrs	r7, r3, #16
 8000dfa:	0212      	lsls	r2, r2, #8
 8000dfc:	4649      	mov	r1, r9
 8000dfe:	9200      	str	r2, [sp, #0]
 8000e00:	9701      	str	r7, [sp, #4]
 8000e02:	f7ff fa23 	bl	800024c <__aeabi_uidivmod>
 8000e06:	0002      	movs	r2, r0
 8000e08:	437a      	muls	r2, r7
 8000e0a:	040b      	lsls	r3, r1, #16
 8000e0c:	0c31      	lsrs	r1, r6, #16
 8000e0e:	4680      	mov	r8, r0
 8000e10:	4319      	orrs	r1, r3
 8000e12:	428a      	cmp	r2, r1
 8000e14:	d907      	bls.n	8000e26 <__aeabi_ddiv+0x12e>
 8000e16:	2301      	movs	r3, #1
 8000e18:	425b      	negs	r3, r3
 8000e1a:	469c      	mov	ip, r3
 8000e1c:	1909      	adds	r1, r1, r4
 8000e1e:	44e0      	add	r8, ip
 8000e20:	428c      	cmp	r4, r1
 8000e22:	d800      	bhi.n	8000e26 <__aeabi_ddiv+0x12e>
 8000e24:	e207      	b.n	8001236 <__aeabi_ddiv+0x53e>
 8000e26:	1a88      	subs	r0, r1, r2
 8000e28:	4649      	mov	r1, r9
 8000e2a:	f7ff fa0f 	bl	800024c <__aeabi_uidivmod>
 8000e2e:	0409      	lsls	r1, r1, #16
 8000e30:	468c      	mov	ip, r1
 8000e32:	0431      	lsls	r1, r6, #16
 8000e34:	4666      	mov	r6, ip
 8000e36:	9a01      	ldr	r2, [sp, #4]
 8000e38:	0c09      	lsrs	r1, r1, #16
 8000e3a:	4342      	muls	r2, r0
 8000e3c:	0003      	movs	r3, r0
 8000e3e:	4331      	orrs	r1, r6
 8000e40:	428a      	cmp	r2, r1
 8000e42:	d904      	bls.n	8000e4e <__aeabi_ddiv+0x156>
 8000e44:	1909      	adds	r1, r1, r4
 8000e46:	3b01      	subs	r3, #1
 8000e48:	428c      	cmp	r4, r1
 8000e4a:	d800      	bhi.n	8000e4e <__aeabi_ddiv+0x156>
 8000e4c:	e1ed      	b.n	800122a <__aeabi_ddiv+0x532>
 8000e4e:	1a88      	subs	r0, r1, r2
 8000e50:	4642      	mov	r2, r8
 8000e52:	0412      	lsls	r2, r2, #16
 8000e54:	431a      	orrs	r2, r3
 8000e56:	4690      	mov	r8, r2
 8000e58:	4641      	mov	r1, r8
 8000e5a:	9b00      	ldr	r3, [sp, #0]
 8000e5c:	040e      	lsls	r6, r1, #16
 8000e5e:	0c1b      	lsrs	r3, r3, #16
 8000e60:	001f      	movs	r7, r3
 8000e62:	9302      	str	r3, [sp, #8]
 8000e64:	9b00      	ldr	r3, [sp, #0]
 8000e66:	0c36      	lsrs	r6, r6, #16
 8000e68:	041b      	lsls	r3, r3, #16
 8000e6a:	0c19      	lsrs	r1, r3, #16
 8000e6c:	000b      	movs	r3, r1
 8000e6e:	4373      	muls	r3, r6
 8000e70:	0c12      	lsrs	r2, r2, #16
 8000e72:	437e      	muls	r6, r7
 8000e74:	9103      	str	r1, [sp, #12]
 8000e76:	4351      	muls	r1, r2
 8000e78:	437a      	muls	r2, r7
 8000e7a:	0c1f      	lsrs	r7, r3, #16
 8000e7c:	46bc      	mov	ip, r7
 8000e7e:	1876      	adds	r6, r6, r1
 8000e80:	4466      	add	r6, ip
 8000e82:	42b1      	cmp	r1, r6
 8000e84:	d903      	bls.n	8000e8e <__aeabi_ddiv+0x196>
 8000e86:	2180      	movs	r1, #128	; 0x80
 8000e88:	0249      	lsls	r1, r1, #9
 8000e8a:	468c      	mov	ip, r1
 8000e8c:	4462      	add	r2, ip
 8000e8e:	0c31      	lsrs	r1, r6, #16
 8000e90:	188a      	adds	r2, r1, r2
 8000e92:	0431      	lsls	r1, r6, #16
 8000e94:	041e      	lsls	r6, r3, #16
 8000e96:	0c36      	lsrs	r6, r6, #16
 8000e98:	198e      	adds	r6, r1, r6
 8000e9a:	4290      	cmp	r0, r2
 8000e9c:	d302      	bcc.n	8000ea4 <__aeabi_ddiv+0x1ac>
 8000e9e:	d112      	bne.n	8000ec6 <__aeabi_ddiv+0x1ce>
 8000ea0:	42b5      	cmp	r5, r6
 8000ea2:	d210      	bcs.n	8000ec6 <__aeabi_ddiv+0x1ce>
 8000ea4:	4643      	mov	r3, r8
 8000ea6:	1e59      	subs	r1, r3, #1
 8000ea8:	9b00      	ldr	r3, [sp, #0]
 8000eaa:	469c      	mov	ip, r3
 8000eac:	4465      	add	r5, ip
 8000eae:	001f      	movs	r7, r3
 8000eb0:	429d      	cmp	r5, r3
 8000eb2:	419b      	sbcs	r3, r3
 8000eb4:	425b      	negs	r3, r3
 8000eb6:	191b      	adds	r3, r3, r4
 8000eb8:	18c0      	adds	r0, r0, r3
 8000eba:	4284      	cmp	r4, r0
 8000ebc:	d200      	bcs.n	8000ec0 <__aeabi_ddiv+0x1c8>
 8000ebe:	e1a0      	b.n	8001202 <__aeabi_ddiv+0x50a>
 8000ec0:	d100      	bne.n	8000ec4 <__aeabi_ddiv+0x1cc>
 8000ec2:	e19b      	b.n	80011fc <__aeabi_ddiv+0x504>
 8000ec4:	4688      	mov	r8, r1
 8000ec6:	1bae      	subs	r6, r5, r6
 8000ec8:	42b5      	cmp	r5, r6
 8000eca:	41ad      	sbcs	r5, r5
 8000ecc:	1a80      	subs	r0, r0, r2
 8000ece:	426d      	negs	r5, r5
 8000ed0:	1b40      	subs	r0, r0, r5
 8000ed2:	4284      	cmp	r4, r0
 8000ed4:	d100      	bne.n	8000ed8 <__aeabi_ddiv+0x1e0>
 8000ed6:	e1d5      	b.n	8001284 <__aeabi_ddiv+0x58c>
 8000ed8:	4649      	mov	r1, r9
 8000eda:	f7ff f9b7 	bl	800024c <__aeabi_uidivmod>
 8000ede:	9a01      	ldr	r2, [sp, #4]
 8000ee0:	040b      	lsls	r3, r1, #16
 8000ee2:	4342      	muls	r2, r0
 8000ee4:	0c31      	lsrs	r1, r6, #16
 8000ee6:	0005      	movs	r5, r0
 8000ee8:	4319      	orrs	r1, r3
 8000eea:	428a      	cmp	r2, r1
 8000eec:	d900      	bls.n	8000ef0 <__aeabi_ddiv+0x1f8>
 8000eee:	e16c      	b.n	80011ca <__aeabi_ddiv+0x4d2>
 8000ef0:	1a88      	subs	r0, r1, r2
 8000ef2:	4649      	mov	r1, r9
 8000ef4:	f7ff f9aa 	bl	800024c <__aeabi_uidivmod>
 8000ef8:	9a01      	ldr	r2, [sp, #4]
 8000efa:	0436      	lsls	r6, r6, #16
 8000efc:	4342      	muls	r2, r0
 8000efe:	0409      	lsls	r1, r1, #16
 8000f00:	0c36      	lsrs	r6, r6, #16
 8000f02:	0003      	movs	r3, r0
 8000f04:	430e      	orrs	r6, r1
 8000f06:	42b2      	cmp	r2, r6
 8000f08:	d900      	bls.n	8000f0c <__aeabi_ddiv+0x214>
 8000f0a:	e153      	b.n	80011b4 <__aeabi_ddiv+0x4bc>
 8000f0c:	9803      	ldr	r0, [sp, #12]
 8000f0e:	1ab6      	subs	r6, r6, r2
 8000f10:	0002      	movs	r2, r0
 8000f12:	042d      	lsls	r5, r5, #16
 8000f14:	431d      	orrs	r5, r3
 8000f16:	9f02      	ldr	r7, [sp, #8]
 8000f18:	042b      	lsls	r3, r5, #16
 8000f1a:	0c1b      	lsrs	r3, r3, #16
 8000f1c:	435a      	muls	r2, r3
 8000f1e:	437b      	muls	r3, r7
 8000f20:	469c      	mov	ip, r3
 8000f22:	0c29      	lsrs	r1, r5, #16
 8000f24:	4348      	muls	r0, r1
 8000f26:	0c13      	lsrs	r3, r2, #16
 8000f28:	4484      	add	ip, r0
 8000f2a:	4463      	add	r3, ip
 8000f2c:	4379      	muls	r1, r7
 8000f2e:	4298      	cmp	r0, r3
 8000f30:	d903      	bls.n	8000f3a <__aeabi_ddiv+0x242>
 8000f32:	2080      	movs	r0, #128	; 0x80
 8000f34:	0240      	lsls	r0, r0, #9
 8000f36:	4684      	mov	ip, r0
 8000f38:	4461      	add	r1, ip
 8000f3a:	0c18      	lsrs	r0, r3, #16
 8000f3c:	0412      	lsls	r2, r2, #16
 8000f3e:	041b      	lsls	r3, r3, #16
 8000f40:	0c12      	lsrs	r2, r2, #16
 8000f42:	1841      	adds	r1, r0, r1
 8000f44:	189b      	adds	r3, r3, r2
 8000f46:	428e      	cmp	r6, r1
 8000f48:	d200      	bcs.n	8000f4c <__aeabi_ddiv+0x254>
 8000f4a:	e0ff      	b.n	800114c <__aeabi_ddiv+0x454>
 8000f4c:	d100      	bne.n	8000f50 <__aeabi_ddiv+0x258>
 8000f4e:	e0fa      	b.n	8001146 <__aeabi_ddiv+0x44e>
 8000f50:	2301      	movs	r3, #1
 8000f52:	431d      	orrs	r5, r3
 8000f54:	4a49      	ldr	r2, [pc, #292]	; (800107c <__aeabi_ddiv+0x384>)
 8000f56:	445a      	add	r2, fp
 8000f58:	2a00      	cmp	r2, #0
 8000f5a:	dc00      	bgt.n	8000f5e <__aeabi_ddiv+0x266>
 8000f5c:	e0aa      	b.n	80010b4 <__aeabi_ddiv+0x3bc>
 8000f5e:	076b      	lsls	r3, r5, #29
 8000f60:	d000      	beq.n	8000f64 <__aeabi_ddiv+0x26c>
 8000f62:	e13d      	b.n	80011e0 <__aeabi_ddiv+0x4e8>
 8000f64:	08ed      	lsrs	r5, r5, #3
 8000f66:	4643      	mov	r3, r8
 8000f68:	01db      	lsls	r3, r3, #7
 8000f6a:	d506      	bpl.n	8000f7a <__aeabi_ddiv+0x282>
 8000f6c:	4642      	mov	r2, r8
 8000f6e:	4b44      	ldr	r3, [pc, #272]	; (8001080 <__aeabi_ddiv+0x388>)
 8000f70:	401a      	ands	r2, r3
 8000f72:	4690      	mov	r8, r2
 8000f74:	2280      	movs	r2, #128	; 0x80
 8000f76:	00d2      	lsls	r2, r2, #3
 8000f78:	445a      	add	r2, fp
 8000f7a:	4b42      	ldr	r3, [pc, #264]	; (8001084 <__aeabi_ddiv+0x38c>)
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	dd00      	ble.n	8000f82 <__aeabi_ddiv+0x28a>
 8000f80:	e71f      	b.n	8000dc2 <__aeabi_ddiv+0xca>
 8000f82:	4643      	mov	r3, r8
 8000f84:	075b      	lsls	r3, r3, #29
 8000f86:	431d      	orrs	r5, r3
 8000f88:	4643      	mov	r3, r8
 8000f8a:	0552      	lsls	r2, r2, #21
 8000f8c:	025c      	lsls	r4, r3, #9
 8000f8e:	0b24      	lsrs	r4, r4, #12
 8000f90:	0d53      	lsrs	r3, r2, #21
 8000f92:	e708      	b.n	8000da6 <__aeabi_ddiv+0xae>
 8000f94:	4652      	mov	r2, sl
 8000f96:	4322      	orrs	r2, r4
 8000f98:	d100      	bne.n	8000f9c <__aeabi_ddiv+0x2a4>
 8000f9a:	e07b      	b.n	8001094 <__aeabi_ddiv+0x39c>
 8000f9c:	2c00      	cmp	r4, #0
 8000f9e:	d100      	bne.n	8000fa2 <__aeabi_ddiv+0x2aa>
 8000fa0:	e0fa      	b.n	8001198 <__aeabi_ddiv+0x4a0>
 8000fa2:	0020      	movs	r0, r4
 8000fa4:	f001 f952 	bl	800224c <__clzsi2>
 8000fa8:	0002      	movs	r2, r0
 8000faa:	3a0b      	subs	r2, #11
 8000fac:	231d      	movs	r3, #29
 8000fae:	0001      	movs	r1, r0
 8000fb0:	1a9b      	subs	r3, r3, r2
 8000fb2:	4652      	mov	r2, sl
 8000fb4:	3908      	subs	r1, #8
 8000fb6:	40da      	lsrs	r2, r3
 8000fb8:	408c      	lsls	r4, r1
 8000fba:	4314      	orrs	r4, r2
 8000fbc:	4652      	mov	r2, sl
 8000fbe:	408a      	lsls	r2, r1
 8000fc0:	4b31      	ldr	r3, [pc, #196]	; (8001088 <__aeabi_ddiv+0x390>)
 8000fc2:	4458      	add	r0, fp
 8000fc4:	469b      	mov	fp, r3
 8000fc6:	4483      	add	fp, r0
 8000fc8:	2000      	movs	r0, #0
 8000fca:	e6d5      	b.n	8000d78 <__aeabi_ddiv+0x80>
 8000fcc:	464b      	mov	r3, r9
 8000fce:	4323      	orrs	r3, r4
 8000fd0:	4698      	mov	r8, r3
 8000fd2:	d044      	beq.n	800105e <__aeabi_ddiv+0x366>
 8000fd4:	2c00      	cmp	r4, #0
 8000fd6:	d100      	bne.n	8000fda <__aeabi_ddiv+0x2e2>
 8000fd8:	e0ce      	b.n	8001178 <__aeabi_ddiv+0x480>
 8000fda:	0020      	movs	r0, r4
 8000fdc:	f001 f936 	bl	800224c <__clzsi2>
 8000fe0:	0001      	movs	r1, r0
 8000fe2:	0002      	movs	r2, r0
 8000fe4:	390b      	subs	r1, #11
 8000fe6:	231d      	movs	r3, #29
 8000fe8:	1a5b      	subs	r3, r3, r1
 8000fea:	4649      	mov	r1, r9
 8000fec:	0010      	movs	r0, r2
 8000fee:	40d9      	lsrs	r1, r3
 8000ff0:	3808      	subs	r0, #8
 8000ff2:	4084      	lsls	r4, r0
 8000ff4:	000b      	movs	r3, r1
 8000ff6:	464d      	mov	r5, r9
 8000ff8:	4323      	orrs	r3, r4
 8000ffa:	4698      	mov	r8, r3
 8000ffc:	4085      	lsls	r5, r0
 8000ffe:	4823      	ldr	r0, [pc, #140]	; (800108c <__aeabi_ddiv+0x394>)
 8001000:	1a83      	subs	r3, r0, r2
 8001002:	469b      	mov	fp, r3
 8001004:	2300      	movs	r3, #0
 8001006:	4699      	mov	r9, r3
 8001008:	9300      	str	r3, [sp, #0]
 800100a:	e69a      	b.n	8000d42 <__aeabi_ddiv+0x4a>
 800100c:	464b      	mov	r3, r9
 800100e:	4323      	orrs	r3, r4
 8001010:	4698      	mov	r8, r3
 8001012:	d11d      	bne.n	8001050 <__aeabi_ddiv+0x358>
 8001014:	2308      	movs	r3, #8
 8001016:	4699      	mov	r9, r3
 8001018:	3b06      	subs	r3, #6
 800101a:	2500      	movs	r5, #0
 800101c:	4683      	mov	fp, r0
 800101e:	9300      	str	r3, [sp, #0]
 8001020:	e68f      	b.n	8000d42 <__aeabi_ddiv+0x4a>
 8001022:	4652      	mov	r2, sl
 8001024:	4322      	orrs	r2, r4
 8001026:	d109      	bne.n	800103c <__aeabi_ddiv+0x344>
 8001028:	2302      	movs	r3, #2
 800102a:	4649      	mov	r1, r9
 800102c:	4319      	orrs	r1, r3
 800102e:	4b18      	ldr	r3, [pc, #96]	; (8001090 <__aeabi_ddiv+0x398>)
 8001030:	4689      	mov	r9, r1
 8001032:	469c      	mov	ip, r3
 8001034:	2400      	movs	r4, #0
 8001036:	2002      	movs	r0, #2
 8001038:	44e3      	add	fp, ip
 800103a:	e69d      	b.n	8000d78 <__aeabi_ddiv+0x80>
 800103c:	2303      	movs	r3, #3
 800103e:	464a      	mov	r2, r9
 8001040:	431a      	orrs	r2, r3
 8001042:	4b13      	ldr	r3, [pc, #76]	; (8001090 <__aeabi_ddiv+0x398>)
 8001044:	4691      	mov	r9, r2
 8001046:	469c      	mov	ip, r3
 8001048:	4652      	mov	r2, sl
 800104a:	2003      	movs	r0, #3
 800104c:	44e3      	add	fp, ip
 800104e:	e693      	b.n	8000d78 <__aeabi_ddiv+0x80>
 8001050:	230c      	movs	r3, #12
 8001052:	4699      	mov	r9, r3
 8001054:	3b09      	subs	r3, #9
 8001056:	46a0      	mov	r8, r4
 8001058:	4683      	mov	fp, r0
 800105a:	9300      	str	r3, [sp, #0]
 800105c:	e671      	b.n	8000d42 <__aeabi_ddiv+0x4a>
 800105e:	2304      	movs	r3, #4
 8001060:	4699      	mov	r9, r3
 8001062:	2300      	movs	r3, #0
 8001064:	469b      	mov	fp, r3
 8001066:	3301      	adds	r3, #1
 8001068:	2500      	movs	r5, #0
 800106a:	9300      	str	r3, [sp, #0]
 800106c:	e669      	b.n	8000d42 <__aeabi_ddiv+0x4a>
 800106e:	46c0      	nop			; (mov r8, r8)
 8001070:	000007ff 	.word	0x000007ff
 8001074:	fffffc01 	.word	0xfffffc01
 8001078:	0800b1c4 	.word	0x0800b1c4
 800107c:	000003ff 	.word	0x000003ff
 8001080:	feffffff 	.word	0xfeffffff
 8001084:	000007fe 	.word	0x000007fe
 8001088:	000003f3 	.word	0x000003f3
 800108c:	fffffc0d 	.word	0xfffffc0d
 8001090:	fffff801 	.word	0xfffff801
 8001094:	4649      	mov	r1, r9
 8001096:	2301      	movs	r3, #1
 8001098:	4319      	orrs	r1, r3
 800109a:	4689      	mov	r9, r1
 800109c:	2400      	movs	r4, #0
 800109e:	2001      	movs	r0, #1
 80010a0:	e66a      	b.n	8000d78 <__aeabi_ddiv+0x80>
 80010a2:	2300      	movs	r3, #0
 80010a4:	2480      	movs	r4, #128	; 0x80
 80010a6:	469a      	mov	sl, r3
 80010a8:	2500      	movs	r5, #0
 80010aa:	4b8a      	ldr	r3, [pc, #552]	; (80012d4 <__aeabi_ddiv+0x5dc>)
 80010ac:	0324      	lsls	r4, r4, #12
 80010ae:	e67a      	b.n	8000da6 <__aeabi_ddiv+0xae>
 80010b0:	2501      	movs	r5, #1
 80010b2:	426d      	negs	r5, r5
 80010b4:	2301      	movs	r3, #1
 80010b6:	1a9b      	subs	r3, r3, r2
 80010b8:	2b38      	cmp	r3, #56	; 0x38
 80010ba:	dd00      	ble.n	80010be <__aeabi_ddiv+0x3c6>
 80010bc:	e670      	b.n	8000da0 <__aeabi_ddiv+0xa8>
 80010be:	2b1f      	cmp	r3, #31
 80010c0:	dc00      	bgt.n	80010c4 <__aeabi_ddiv+0x3cc>
 80010c2:	e0bf      	b.n	8001244 <__aeabi_ddiv+0x54c>
 80010c4:	211f      	movs	r1, #31
 80010c6:	4249      	negs	r1, r1
 80010c8:	1a8a      	subs	r2, r1, r2
 80010ca:	4641      	mov	r1, r8
 80010cc:	40d1      	lsrs	r1, r2
 80010ce:	000a      	movs	r2, r1
 80010d0:	2b20      	cmp	r3, #32
 80010d2:	d004      	beq.n	80010de <__aeabi_ddiv+0x3e6>
 80010d4:	4641      	mov	r1, r8
 80010d6:	4b80      	ldr	r3, [pc, #512]	; (80012d8 <__aeabi_ddiv+0x5e0>)
 80010d8:	445b      	add	r3, fp
 80010da:	4099      	lsls	r1, r3
 80010dc:	430d      	orrs	r5, r1
 80010de:	1e6b      	subs	r3, r5, #1
 80010e0:	419d      	sbcs	r5, r3
 80010e2:	2307      	movs	r3, #7
 80010e4:	432a      	orrs	r2, r5
 80010e6:	001d      	movs	r5, r3
 80010e8:	2400      	movs	r4, #0
 80010ea:	4015      	ands	r5, r2
 80010ec:	4213      	tst	r3, r2
 80010ee:	d100      	bne.n	80010f2 <__aeabi_ddiv+0x3fa>
 80010f0:	e0d4      	b.n	800129c <__aeabi_ddiv+0x5a4>
 80010f2:	210f      	movs	r1, #15
 80010f4:	2300      	movs	r3, #0
 80010f6:	4011      	ands	r1, r2
 80010f8:	2904      	cmp	r1, #4
 80010fa:	d100      	bne.n	80010fe <__aeabi_ddiv+0x406>
 80010fc:	e0cb      	b.n	8001296 <__aeabi_ddiv+0x59e>
 80010fe:	1d11      	adds	r1, r2, #4
 8001100:	4291      	cmp	r1, r2
 8001102:	4192      	sbcs	r2, r2
 8001104:	4252      	negs	r2, r2
 8001106:	189b      	adds	r3, r3, r2
 8001108:	000a      	movs	r2, r1
 800110a:	0219      	lsls	r1, r3, #8
 800110c:	d400      	bmi.n	8001110 <__aeabi_ddiv+0x418>
 800110e:	e0c2      	b.n	8001296 <__aeabi_ddiv+0x59e>
 8001110:	2301      	movs	r3, #1
 8001112:	2400      	movs	r4, #0
 8001114:	2500      	movs	r5, #0
 8001116:	e646      	b.n	8000da6 <__aeabi_ddiv+0xae>
 8001118:	2380      	movs	r3, #128	; 0x80
 800111a:	4641      	mov	r1, r8
 800111c:	031b      	lsls	r3, r3, #12
 800111e:	4219      	tst	r1, r3
 8001120:	d008      	beq.n	8001134 <__aeabi_ddiv+0x43c>
 8001122:	421c      	tst	r4, r3
 8001124:	d106      	bne.n	8001134 <__aeabi_ddiv+0x43c>
 8001126:	431c      	orrs	r4, r3
 8001128:	0324      	lsls	r4, r4, #12
 800112a:	46ba      	mov	sl, r7
 800112c:	0015      	movs	r5, r2
 800112e:	4b69      	ldr	r3, [pc, #420]	; (80012d4 <__aeabi_ddiv+0x5dc>)
 8001130:	0b24      	lsrs	r4, r4, #12
 8001132:	e638      	b.n	8000da6 <__aeabi_ddiv+0xae>
 8001134:	2480      	movs	r4, #128	; 0x80
 8001136:	4643      	mov	r3, r8
 8001138:	0324      	lsls	r4, r4, #12
 800113a:	431c      	orrs	r4, r3
 800113c:	0324      	lsls	r4, r4, #12
 800113e:	46b2      	mov	sl, r6
 8001140:	4b64      	ldr	r3, [pc, #400]	; (80012d4 <__aeabi_ddiv+0x5dc>)
 8001142:	0b24      	lsrs	r4, r4, #12
 8001144:	e62f      	b.n	8000da6 <__aeabi_ddiv+0xae>
 8001146:	2b00      	cmp	r3, #0
 8001148:	d100      	bne.n	800114c <__aeabi_ddiv+0x454>
 800114a:	e703      	b.n	8000f54 <__aeabi_ddiv+0x25c>
 800114c:	19a6      	adds	r6, r4, r6
 800114e:	1e68      	subs	r0, r5, #1
 8001150:	42a6      	cmp	r6, r4
 8001152:	d200      	bcs.n	8001156 <__aeabi_ddiv+0x45e>
 8001154:	e08d      	b.n	8001272 <__aeabi_ddiv+0x57a>
 8001156:	428e      	cmp	r6, r1
 8001158:	d200      	bcs.n	800115c <__aeabi_ddiv+0x464>
 800115a:	e0a3      	b.n	80012a4 <__aeabi_ddiv+0x5ac>
 800115c:	d100      	bne.n	8001160 <__aeabi_ddiv+0x468>
 800115e:	e0b3      	b.n	80012c8 <__aeabi_ddiv+0x5d0>
 8001160:	0005      	movs	r5, r0
 8001162:	e6f5      	b.n	8000f50 <__aeabi_ddiv+0x258>
 8001164:	42aa      	cmp	r2, r5
 8001166:	d900      	bls.n	800116a <__aeabi_ddiv+0x472>
 8001168:	e639      	b.n	8000dde <__aeabi_ddiv+0xe6>
 800116a:	4643      	mov	r3, r8
 800116c:	07de      	lsls	r6, r3, #31
 800116e:	0858      	lsrs	r0, r3, #1
 8001170:	086b      	lsrs	r3, r5, #1
 8001172:	431e      	orrs	r6, r3
 8001174:	07ed      	lsls	r5, r5, #31
 8001176:	e639      	b.n	8000dec <__aeabi_ddiv+0xf4>
 8001178:	4648      	mov	r0, r9
 800117a:	f001 f867 	bl	800224c <__clzsi2>
 800117e:	0001      	movs	r1, r0
 8001180:	0002      	movs	r2, r0
 8001182:	3115      	adds	r1, #21
 8001184:	3220      	adds	r2, #32
 8001186:	291c      	cmp	r1, #28
 8001188:	dc00      	bgt.n	800118c <__aeabi_ddiv+0x494>
 800118a:	e72c      	b.n	8000fe6 <__aeabi_ddiv+0x2ee>
 800118c:	464b      	mov	r3, r9
 800118e:	3808      	subs	r0, #8
 8001190:	4083      	lsls	r3, r0
 8001192:	2500      	movs	r5, #0
 8001194:	4698      	mov	r8, r3
 8001196:	e732      	b.n	8000ffe <__aeabi_ddiv+0x306>
 8001198:	f001 f858 	bl	800224c <__clzsi2>
 800119c:	0003      	movs	r3, r0
 800119e:	001a      	movs	r2, r3
 80011a0:	3215      	adds	r2, #21
 80011a2:	3020      	adds	r0, #32
 80011a4:	2a1c      	cmp	r2, #28
 80011a6:	dc00      	bgt.n	80011aa <__aeabi_ddiv+0x4b2>
 80011a8:	e700      	b.n	8000fac <__aeabi_ddiv+0x2b4>
 80011aa:	4654      	mov	r4, sl
 80011ac:	3b08      	subs	r3, #8
 80011ae:	2200      	movs	r2, #0
 80011b0:	409c      	lsls	r4, r3
 80011b2:	e705      	b.n	8000fc0 <__aeabi_ddiv+0x2c8>
 80011b4:	1936      	adds	r6, r6, r4
 80011b6:	3b01      	subs	r3, #1
 80011b8:	42b4      	cmp	r4, r6
 80011ba:	d900      	bls.n	80011be <__aeabi_ddiv+0x4c6>
 80011bc:	e6a6      	b.n	8000f0c <__aeabi_ddiv+0x214>
 80011be:	42b2      	cmp	r2, r6
 80011c0:	d800      	bhi.n	80011c4 <__aeabi_ddiv+0x4cc>
 80011c2:	e6a3      	b.n	8000f0c <__aeabi_ddiv+0x214>
 80011c4:	1e83      	subs	r3, r0, #2
 80011c6:	1936      	adds	r6, r6, r4
 80011c8:	e6a0      	b.n	8000f0c <__aeabi_ddiv+0x214>
 80011ca:	1909      	adds	r1, r1, r4
 80011cc:	3d01      	subs	r5, #1
 80011ce:	428c      	cmp	r4, r1
 80011d0:	d900      	bls.n	80011d4 <__aeabi_ddiv+0x4dc>
 80011d2:	e68d      	b.n	8000ef0 <__aeabi_ddiv+0x1f8>
 80011d4:	428a      	cmp	r2, r1
 80011d6:	d800      	bhi.n	80011da <__aeabi_ddiv+0x4e2>
 80011d8:	e68a      	b.n	8000ef0 <__aeabi_ddiv+0x1f8>
 80011da:	1e85      	subs	r5, r0, #2
 80011dc:	1909      	adds	r1, r1, r4
 80011de:	e687      	b.n	8000ef0 <__aeabi_ddiv+0x1f8>
 80011e0:	230f      	movs	r3, #15
 80011e2:	402b      	ands	r3, r5
 80011e4:	2b04      	cmp	r3, #4
 80011e6:	d100      	bne.n	80011ea <__aeabi_ddiv+0x4f2>
 80011e8:	e6bc      	b.n	8000f64 <__aeabi_ddiv+0x26c>
 80011ea:	2305      	movs	r3, #5
 80011ec:	425b      	negs	r3, r3
 80011ee:	42ab      	cmp	r3, r5
 80011f0:	419b      	sbcs	r3, r3
 80011f2:	3504      	adds	r5, #4
 80011f4:	425b      	negs	r3, r3
 80011f6:	08ed      	lsrs	r5, r5, #3
 80011f8:	4498      	add	r8, r3
 80011fa:	e6b4      	b.n	8000f66 <__aeabi_ddiv+0x26e>
 80011fc:	42af      	cmp	r7, r5
 80011fe:	d900      	bls.n	8001202 <__aeabi_ddiv+0x50a>
 8001200:	e660      	b.n	8000ec4 <__aeabi_ddiv+0x1cc>
 8001202:	4282      	cmp	r2, r0
 8001204:	d804      	bhi.n	8001210 <__aeabi_ddiv+0x518>
 8001206:	d000      	beq.n	800120a <__aeabi_ddiv+0x512>
 8001208:	e65c      	b.n	8000ec4 <__aeabi_ddiv+0x1cc>
 800120a:	42ae      	cmp	r6, r5
 800120c:	d800      	bhi.n	8001210 <__aeabi_ddiv+0x518>
 800120e:	e659      	b.n	8000ec4 <__aeabi_ddiv+0x1cc>
 8001210:	2302      	movs	r3, #2
 8001212:	425b      	negs	r3, r3
 8001214:	469c      	mov	ip, r3
 8001216:	9b00      	ldr	r3, [sp, #0]
 8001218:	44e0      	add	r8, ip
 800121a:	469c      	mov	ip, r3
 800121c:	4465      	add	r5, ip
 800121e:	429d      	cmp	r5, r3
 8001220:	419b      	sbcs	r3, r3
 8001222:	425b      	negs	r3, r3
 8001224:	191b      	adds	r3, r3, r4
 8001226:	18c0      	adds	r0, r0, r3
 8001228:	e64d      	b.n	8000ec6 <__aeabi_ddiv+0x1ce>
 800122a:	428a      	cmp	r2, r1
 800122c:	d800      	bhi.n	8001230 <__aeabi_ddiv+0x538>
 800122e:	e60e      	b.n	8000e4e <__aeabi_ddiv+0x156>
 8001230:	1e83      	subs	r3, r0, #2
 8001232:	1909      	adds	r1, r1, r4
 8001234:	e60b      	b.n	8000e4e <__aeabi_ddiv+0x156>
 8001236:	428a      	cmp	r2, r1
 8001238:	d800      	bhi.n	800123c <__aeabi_ddiv+0x544>
 800123a:	e5f4      	b.n	8000e26 <__aeabi_ddiv+0x12e>
 800123c:	1e83      	subs	r3, r0, #2
 800123e:	4698      	mov	r8, r3
 8001240:	1909      	adds	r1, r1, r4
 8001242:	e5f0      	b.n	8000e26 <__aeabi_ddiv+0x12e>
 8001244:	4925      	ldr	r1, [pc, #148]	; (80012dc <__aeabi_ddiv+0x5e4>)
 8001246:	0028      	movs	r0, r5
 8001248:	4459      	add	r1, fp
 800124a:	408d      	lsls	r5, r1
 800124c:	4642      	mov	r2, r8
 800124e:	408a      	lsls	r2, r1
 8001250:	1e69      	subs	r1, r5, #1
 8001252:	418d      	sbcs	r5, r1
 8001254:	4641      	mov	r1, r8
 8001256:	40d8      	lsrs	r0, r3
 8001258:	40d9      	lsrs	r1, r3
 800125a:	4302      	orrs	r2, r0
 800125c:	432a      	orrs	r2, r5
 800125e:	000b      	movs	r3, r1
 8001260:	0751      	lsls	r1, r2, #29
 8001262:	d100      	bne.n	8001266 <__aeabi_ddiv+0x56e>
 8001264:	e751      	b.n	800110a <__aeabi_ddiv+0x412>
 8001266:	210f      	movs	r1, #15
 8001268:	4011      	ands	r1, r2
 800126a:	2904      	cmp	r1, #4
 800126c:	d000      	beq.n	8001270 <__aeabi_ddiv+0x578>
 800126e:	e746      	b.n	80010fe <__aeabi_ddiv+0x406>
 8001270:	e74b      	b.n	800110a <__aeabi_ddiv+0x412>
 8001272:	0005      	movs	r5, r0
 8001274:	428e      	cmp	r6, r1
 8001276:	d000      	beq.n	800127a <__aeabi_ddiv+0x582>
 8001278:	e66a      	b.n	8000f50 <__aeabi_ddiv+0x258>
 800127a:	9a00      	ldr	r2, [sp, #0]
 800127c:	4293      	cmp	r3, r2
 800127e:	d000      	beq.n	8001282 <__aeabi_ddiv+0x58a>
 8001280:	e666      	b.n	8000f50 <__aeabi_ddiv+0x258>
 8001282:	e667      	b.n	8000f54 <__aeabi_ddiv+0x25c>
 8001284:	4a16      	ldr	r2, [pc, #88]	; (80012e0 <__aeabi_ddiv+0x5e8>)
 8001286:	445a      	add	r2, fp
 8001288:	2a00      	cmp	r2, #0
 800128a:	dc00      	bgt.n	800128e <__aeabi_ddiv+0x596>
 800128c:	e710      	b.n	80010b0 <__aeabi_ddiv+0x3b8>
 800128e:	2301      	movs	r3, #1
 8001290:	2500      	movs	r5, #0
 8001292:	4498      	add	r8, r3
 8001294:	e667      	b.n	8000f66 <__aeabi_ddiv+0x26e>
 8001296:	075d      	lsls	r5, r3, #29
 8001298:	025b      	lsls	r3, r3, #9
 800129a:	0b1c      	lsrs	r4, r3, #12
 800129c:	08d2      	lsrs	r2, r2, #3
 800129e:	2300      	movs	r3, #0
 80012a0:	4315      	orrs	r5, r2
 80012a2:	e580      	b.n	8000da6 <__aeabi_ddiv+0xae>
 80012a4:	9800      	ldr	r0, [sp, #0]
 80012a6:	3d02      	subs	r5, #2
 80012a8:	0042      	lsls	r2, r0, #1
 80012aa:	4282      	cmp	r2, r0
 80012ac:	41bf      	sbcs	r7, r7
 80012ae:	427f      	negs	r7, r7
 80012b0:	193c      	adds	r4, r7, r4
 80012b2:	1936      	adds	r6, r6, r4
 80012b4:	9200      	str	r2, [sp, #0]
 80012b6:	e7dd      	b.n	8001274 <__aeabi_ddiv+0x57c>
 80012b8:	2480      	movs	r4, #128	; 0x80
 80012ba:	4643      	mov	r3, r8
 80012bc:	0324      	lsls	r4, r4, #12
 80012be:	431c      	orrs	r4, r3
 80012c0:	0324      	lsls	r4, r4, #12
 80012c2:	4b04      	ldr	r3, [pc, #16]	; (80012d4 <__aeabi_ddiv+0x5dc>)
 80012c4:	0b24      	lsrs	r4, r4, #12
 80012c6:	e56e      	b.n	8000da6 <__aeabi_ddiv+0xae>
 80012c8:	9a00      	ldr	r2, [sp, #0]
 80012ca:	429a      	cmp	r2, r3
 80012cc:	d3ea      	bcc.n	80012a4 <__aeabi_ddiv+0x5ac>
 80012ce:	0005      	movs	r5, r0
 80012d0:	e7d3      	b.n	800127a <__aeabi_ddiv+0x582>
 80012d2:	46c0      	nop			; (mov r8, r8)
 80012d4:	000007ff 	.word	0x000007ff
 80012d8:	0000043e 	.word	0x0000043e
 80012dc:	0000041e 	.word	0x0000041e
 80012e0:	000003ff 	.word	0x000003ff

080012e4 <__eqdf2>:
 80012e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012e6:	464e      	mov	r6, r9
 80012e8:	4645      	mov	r5, r8
 80012ea:	46de      	mov	lr, fp
 80012ec:	4657      	mov	r7, sl
 80012ee:	4690      	mov	r8, r2
 80012f0:	b5e0      	push	{r5, r6, r7, lr}
 80012f2:	0017      	movs	r7, r2
 80012f4:	031a      	lsls	r2, r3, #12
 80012f6:	0b12      	lsrs	r2, r2, #12
 80012f8:	0005      	movs	r5, r0
 80012fa:	4684      	mov	ip, r0
 80012fc:	4819      	ldr	r0, [pc, #100]	; (8001364 <__eqdf2+0x80>)
 80012fe:	030e      	lsls	r6, r1, #12
 8001300:	004c      	lsls	r4, r1, #1
 8001302:	4691      	mov	r9, r2
 8001304:	005a      	lsls	r2, r3, #1
 8001306:	0fdb      	lsrs	r3, r3, #31
 8001308:	469b      	mov	fp, r3
 800130a:	0b36      	lsrs	r6, r6, #12
 800130c:	0d64      	lsrs	r4, r4, #21
 800130e:	0fc9      	lsrs	r1, r1, #31
 8001310:	0d52      	lsrs	r2, r2, #21
 8001312:	4284      	cmp	r4, r0
 8001314:	d019      	beq.n	800134a <__eqdf2+0x66>
 8001316:	4282      	cmp	r2, r0
 8001318:	d010      	beq.n	800133c <__eqdf2+0x58>
 800131a:	2001      	movs	r0, #1
 800131c:	4294      	cmp	r4, r2
 800131e:	d10e      	bne.n	800133e <__eqdf2+0x5a>
 8001320:	454e      	cmp	r6, r9
 8001322:	d10c      	bne.n	800133e <__eqdf2+0x5a>
 8001324:	2001      	movs	r0, #1
 8001326:	45c4      	cmp	ip, r8
 8001328:	d109      	bne.n	800133e <__eqdf2+0x5a>
 800132a:	4559      	cmp	r1, fp
 800132c:	d017      	beq.n	800135e <__eqdf2+0x7a>
 800132e:	2c00      	cmp	r4, #0
 8001330:	d105      	bne.n	800133e <__eqdf2+0x5a>
 8001332:	0030      	movs	r0, r6
 8001334:	4328      	orrs	r0, r5
 8001336:	1e43      	subs	r3, r0, #1
 8001338:	4198      	sbcs	r0, r3
 800133a:	e000      	b.n	800133e <__eqdf2+0x5a>
 800133c:	2001      	movs	r0, #1
 800133e:	bcf0      	pop	{r4, r5, r6, r7}
 8001340:	46bb      	mov	fp, r7
 8001342:	46b2      	mov	sl, r6
 8001344:	46a9      	mov	r9, r5
 8001346:	46a0      	mov	r8, r4
 8001348:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800134a:	0033      	movs	r3, r6
 800134c:	2001      	movs	r0, #1
 800134e:	432b      	orrs	r3, r5
 8001350:	d1f5      	bne.n	800133e <__eqdf2+0x5a>
 8001352:	42a2      	cmp	r2, r4
 8001354:	d1f3      	bne.n	800133e <__eqdf2+0x5a>
 8001356:	464b      	mov	r3, r9
 8001358:	433b      	orrs	r3, r7
 800135a:	d1f0      	bne.n	800133e <__eqdf2+0x5a>
 800135c:	e7e2      	b.n	8001324 <__eqdf2+0x40>
 800135e:	2000      	movs	r0, #0
 8001360:	e7ed      	b.n	800133e <__eqdf2+0x5a>
 8001362:	46c0      	nop			; (mov r8, r8)
 8001364:	000007ff 	.word	0x000007ff

08001368 <__gedf2>:
 8001368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800136a:	4647      	mov	r7, r8
 800136c:	46ce      	mov	lr, r9
 800136e:	0004      	movs	r4, r0
 8001370:	0018      	movs	r0, r3
 8001372:	0016      	movs	r6, r2
 8001374:	031b      	lsls	r3, r3, #12
 8001376:	0b1b      	lsrs	r3, r3, #12
 8001378:	4d2d      	ldr	r5, [pc, #180]	; (8001430 <__gedf2+0xc8>)
 800137a:	004a      	lsls	r2, r1, #1
 800137c:	4699      	mov	r9, r3
 800137e:	b580      	push	{r7, lr}
 8001380:	0043      	lsls	r3, r0, #1
 8001382:	030f      	lsls	r7, r1, #12
 8001384:	46a4      	mov	ip, r4
 8001386:	46b0      	mov	r8, r6
 8001388:	0b3f      	lsrs	r7, r7, #12
 800138a:	0d52      	lsrs	r2, r2, #21
 800138c:	0fc9      	lsrs	r1, r1, #31
 800138e:	0d5b      	lsrs	r3, r3, #21
 8001390:	0fc0      	lsrs	r0, r0, #31
 8001392:	42aa      	cmp	r2, r5
 8001394:	d021      	beq.n	80013da <__gedf2+0x72>
 8001396:	42ab      	cmp	r3, r5
 8001398:	d013      	beq.n	80013c2 <__gedf2+0x5a>
 800139a:	2a00      	cmp	r2, #0
 800139c:	d122      	bne.n	80013e4 <__gedf2+0x7c>
 800139e:	433c      	orrs	r4, r7
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d102      	bne.n	80013aa <__gedf2+0x42>
 80013a4:	464d      	mov	r5, r9
 80013a6:	432e      	orrs	r6, r5
 80013a8:	d022      	beq.n	80013f0 <__gedf2+0x88>
 80013aa:	2c00      	cmp	r4, #0
 80013ac:	d010      	beq.n	80013d0 <__gedf2+0x68>
 80013ae:	4281      	cmp	r1, r0
 80013b0:	d022      	beq.n	80013f8 <__gedf2+0x90>
 80013b2:	2002      	movs	r0, #2
 80013b4:	3901      	subs	r1, #1
 80013b6:	4008      	ands	r0, r1
 80013b8:	3801      	subs	r0, #1
 80013ba:	bcc0      	pop	{r6, r7}
 80013bc:	46b9      	mov	r9, r7
 80013be:	46b0      	mov	r8, r6
 80013c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013c2:	464d      	mov	r5, r9
 80013c4:	432e      	orrs	r6, r5
 80013c6:	d129      	bne.n	800141c <__gedf2+0xb4>
 80013c8:	2a00      	cmp	r2, #0
 80013ca:	d1f0      	bne.n	80013ae <__gedf2+0x46>
 80013cc:	433c      	orrs	r4, r7
 80013ce:	d1ee      	bne.n	80013ae <__gedf2+0x46>
 80013d0:	2800      	cmp	r0, #0
 80013d2:	d1f2      	bne.n	80013ba <__gedf2+0x52>
 80013d4:	2001      	movs	r0, #1
 80013d6:	4240      	negs	r0, r0
 80013d8:	e7ef      	b.n	80013ba <__gedf2+0x52>
 80013da:	003d      	movs	r5, r7
 80013dc:	4325      	orrs	r5, r4
 80013de:	d11d      	bne.n	800141c <__gedf2+0xb4>
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d0ee      	beq.n	80013c2 <__gedf2+0x5a>
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d1e2      	bne.n	80013ae <__gedf2+0x46>
 80013e8:	464c      	mov	r4, r9
 80013ea:	4326      	orrs	r6, r4
 80013ec:	d1df      	bne.n	80013ae <__gedf2+0x46>
 80013ee:	e7e0      	b.n	80013b2 <__gedf2+0x4a>
 80013f0:	2000      	movs	r0, #0
 80013f2:	2c00      	cmp	r4, #0
 80013f4:	d0e1      	beq.n	80013ba <__gedf2+0x52>
 80013f6:	e7dc      	b.n	80013b2 <__gedf2+0x4a>
 80013f8:	429a      	cmp	r2, r3
 80013fa:	dc0a      	bgt.n	8001412 <__gedf2+0xaa>
 80013fc:	dbe8      	blt.n	80013d0 <__gedf2+0x68>
 80013fe:	454f      	cmp	r7, r9
 8001400:	d8d7      	bhi.n	80013b2 <__gedf2+0x4a>
 8001402:	d00e      	beq.n	8001422 <__gedf2+0xba>
 8001404:	2000      	movs	r0, #0
 8001406:	454f      	cmp	r7, r9
 8001408:	d2d7      	bcs.n	80013ba <__gedf2+0x52>
 800140a:	2900      	cmp	r1, #0
 800140c:	d0e2      	beq.n	80013d4 <__gedf2+0x6c>
 800140e:	0008      	movs	r0, r1
 8001410:	e7d3      	b.n	80013ba <__gedf2+0x52>
 8001412:	4243      	negs	r3, r0
 8001414:	4158      	adcs	r0, r3
 8001416:	0040      	lsls	r0, r0, #1
 8001418:	3801      	subs	r0, #1
 800141a:	e7ce      	b.n	80013ba <__gedf2+0x52>
 800141c:	2002      	movs	r0, #2
 800141e:	4240      	negs	r0, r0
 8001420:	e7cb      	b.n	80013ba <__gedf2+0x52>
 8001422:	45c4      	cmp	ip, r8
 8001424:	d8c5      	bhi.n	80013b2 <__gedf2+0x4a>
 8001426:	2000      	movs	r0, #0
 8001428:	45c4      	cmp	ip, r8
 800142a:	d2c6      	bcs.n	80013ba <__gedf2+0x52>
 800142c:	e7ed      	b.n	800140a <__gedf2+0xa2>
 800142e:	46c0      	nop			; (mov r8, r8)
 8001430:	000007ff 	.word	0x000007ff

08001434 <__ledf2>:
 8001434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001436:	4647      	mov	r7, r8
 8001438:	46ce      	mov	lr, r9
 800143a:	0004      	movs	r4, r0
 800143c:	0018      	movs	r0, r3
 800143e:	0016      	movs	r6, r2
 8001440:	031b      	lsls	r3, r3, #12
 8001442:	0b1b      	lsrs	r3, r3, #12
 8001444:	4d2c      	ldr	r5, [pc, #176]	; (80014f8 <__ledf2+0xc4>)
 8001446:	004a      	lsls	r2, r1, #1
 8001448:	4699      	mov	r9, r3
 800144a:	b580      	push	{r7, lr}
 800144c:	0043      	lsls	r3, r0, #1
 800144e:	030f      	lsls	r7, r1, #12
 8001450:	46a4      	mov	ip, r4
 8001452:	46b0      	mov	r8, r6
 8001454:	0b3f      	lsrs	r7, r7, #12
 8001456:	0d52      	lsrs	r2, r2, #21
 8001458:	0fc9      	lsrs	r1, r1, #31
 800145a:	0d5b      	lsrs	r3, r3, #21
 800145c:	0fc0      	lsrs	r0, r0, #31
 800145e:	42aa      	cmp	r2, r5
 8001460:	d00d      	beq.n	800147e <__ledf2+0x4a>
 8001462:	42ab      	cmp	r3, r5
 8001464:	d010      	beq.n	8001488 <__ledf2+0x54>
 8001466:	2a00      	cmp	r2, #0
 8001468:	d127      	bne.n	80014ba <__ledf2+0x86>
 800146a:	433c      	orrs	r4, r7
 800146c:	2b00      	cmp	r3, #0
 800146e:	d111      	bne.n	8001494 <__ledf2+0x60>
 8001470:	464d      	mov	r5, r9
 8001472:	432e      	orrs	r6, r5
 8001474:	d10e      	bne.n	8001494 <__ledf2+0x60>
 8001476:	2000      	movs	r0, #0
 8001478:	2c00      	cmp	r4, #0
 800147a:	d015      	beq.n	80014a8 <__ledf2+0x74>
 800147c:	e00e      	b.n	800149c <__ledf2+0x68>
 800147e:	003d      	movs	r5, r7
 8001480:	4325      	orrs	r5, r4
 8001482:	d110      	bne.n	80014a6 <__ledf2+0x72>
 8001484:	4293      	cmp	r3, r2
 8001486:	d118      	bne.n	80014ba <__ledf2+0x86>
 8001488:	464d      	mov	r5, r9
 800148a:	432e      	orrs	r6, r5
 800148c:	d10b      	bne.n	80014a6 <__ledf2+0x72>
 800148e:	2a00      	cmp	r2, #0
 8001490:	d102      	bne.n	8001498 <__ledf2+0x64>
 8001492:	433c      	orrs	r4, r7
 8001494:	2c00      	cmp	r4, #0
 8001496:	d00b      	beq.n	80014b0 <__ledf2+0x7c>
 8001498:	4281      	cmp	r1, r0
 800149a:	d014      	beq.n	80014c6 <__ledf2+0x92>
 800149c:	2002      	movs	r0, #2
 800149e:	3901      	subs	r1, #1
 80014a0:	4008      	ands	r0, r1
 80014a2:	3801      	subs	r0, #1
 80014a4:	e000      	b.n	80014a8 <__ledf2+0x74>
 80014a6:	2002      	movs	r0, #2
 80014a8:	bcc0      	pop	{r6, r7}
 80014aa:	46b9      	mov	r9, r7
 80014ac:	46b0      	mov	r8, r6
 80014ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014b0:	2800      	cmp	r0, #0
 80014b2:	d1f9      	bne.n	80014a8 <__ledf2+0x74>
 80014b4:	2001      	movs	r0, #1
 80014b6:	4240      	negs	r0, r0
 80014b8:	e7f6      	b.n	80014a8 <__ledf2+0x74>
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d1ec      	bne.n	8001498 <__ledf2+0x64>
 80014be:	464c      	mov	r4, r9
 80014c0:	4326      	orrs	r6, r4
 80014c2:	d1e9      	bne.n	8001498 <__ledf2+0x64>
 80014c4:	e7ea      	b.n	800149c <__ledf2+0x68>
 80014c6:	429a      	cmp	r2, r3
 80014c8:	dd04      	ble.n	80014d4 <__ledf2+0xa0>
 80014ca:	4243      	negs	r3, r0
 80014cc:	4158      	adcs	r0, r3
 80014ce:	0040      	lsls	r0, r0, #1
 80014d0:	3801      	subs	r0, #1
 80014d2:	e7e9      	b.n	80014a8 <__ledf2+0x74>
 80014d4:	429a      	cmp	r2, r3
 80014d6:	dbeb      	blt.n	80014b0 <__ledf2+0x7c>
 80014d8:	454f      	cmp	r7, r9
 80014da:	d8df      	bhi.n	800149c <__ledf2+0x68>
 80014dc:	d006      	beq.n	80014ec <__ledf2+0xb8>
 80014de:	2000      	movs	r0, #0
 80014e0:	454f      	cmp	r7, r9
 80014e2:	d2e1      	bcs.n	80014a8 <__ledf2+0x74>
 80014e4:	2900      	cmp	r1, #0
 80014e6:	d0e5      	beq.n	80014b4 <__ledf2+0x80>
 80014e8:	0008      	movs	r0, r1
 80014ea:	e7dd      	b.n	80014a8 <__ledf2+0x74>
 80014ec:	45c4      	cmp	ip, r8
 80014ee:	d8d5      	bhi.n	800149c <__ledf2+0x68>
 80014f0:	2000      	movs	r0, #0
 80014f2:	45c4      	cmp	ip, r8
 80014f4:	d2d8      	bcs.n	80014a8 <__ledf2+0x74>
 80014f6:	e7f5      	b.n	80014e4 <__ledf2+0xb0>
 80014f8:	000007ff 	.word	0x000007ff

080014fc <__aeabi_dmul>:
 80014fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014fe:	4657      	mov	r7, sl
 8001500:	464e      	mov	r6, r9
 8001502:	4645      	mov	r5, r8
 8001504:	46de      	mov	lr, fp
 8001506:	b5e0      	push	{r5, r6, r7, lr}
 8001508:	4698      	mov	r8, r3
 800150a:	030c      	lsls	r4, r1, #12
 800150c:	004b      	lsls	r3, r1, #1
 800150e:	0006      	movs	r6, r0
 8001510:	4692      	mov	sl, r2
 8001512:	b087      	sub	sp, #28
 8001514:	0b24      	lsrs	r4, r4, #12
 8001516:	0d5b      	lsrs	r3, r3, #21
 8001518:	0fcf      	lsrs	r7, r1, #31
 800151a:	2b00      	cmp	r3, #0
 800151c:	d100      	bne.n	8001520 <__aeabi_dmul+0x24>
 800151e:	e15c      	b.n	80017da <__aeabi_dmul+0x2de>
 8001520:	4ad9      	ldr	r2, [pc, #868]	; (8001888 <__aeabi_dmul+0x38c>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d100      	bne.n	8001528 <__aeabi_dmul+0x2c>
 8001526:	e175      	b.n	8001814 <__aeabi_dmul+0x318>
 8001528:	0f42      	lsrs	r2, r0, #29
 800152a:	00e4      	lsls	r4, r4, #3
 800152c:	4314      	orrs	r4, r2
 800152e:	2280      	movs	r2, #128	; 0x80
 8001530:	0412      	lsls	r2, r2, #16
 8001532:	4314      	orrs	r4, r2
 8001534:	4ad5      	ldr	r2, [pc, #852]	; (800188c <__aeabi_dmul+0x390>)
 8001536:	00c5      	lsls	r5, r0, #3
 8001538:	4694      	mov	ip, r2
 800153a:	4463      	add	r3, ip
 800153c:	9300      	str	r3, [sp, #0]
 800153e:	2300      	movs	r3, #0
 8001540:	4699      	mov	r9, r3
 8001542:	469b      	mov	fp, r3
 8001544:	4643      	mov	r3, r8
 8001546:	4642      	mov	r2, r8
 8001548:	031e      	lsls	r6, r3, #12
 800154a:	0fd2      	lsrs	r2, r2, #31
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	4650      	mov	r0, sl
 8001550:	4690      	mov	r8, r2
 8001552:	0b36      	lsrs	r6, r6, #12
 8001554:	0d5b      	lsrs	r3, r3, #21
 8001556:	d100      	bne.n	800155a <__aeabi_dmul+0x5e>
 8001558:	e120      	b.n	800179c <__aeabi_dmul+0x2a0>
 800155a:	4acb      	ldr	r2, [pc, #812]	; (8001888 <__aeabi_dmul+0x38c>)
 800155c:	4293      	cmp	r3, r2
 800155e:	d100      	bne.n	8001562 <__aeabi_dmul+0x66>
 8001560:	e162      	b.n	8001828 <__aeabi_dmul+0x32c>
 8001562:	49ca      	ldr	r1, [pc, #808]	; (800188c <__aeabi_dmul+0x390>)
 8001564:	0f42      	lsrs	r2, r0, #29
 8001566:	468c      	mov	ip, r1
 8001568:	9900      	ldr	r1, [sp, #0]
 800156a:	4463      	add	r3, ip
 800156c:	00f6      	lsls	r6, r6, #3
 800156e:	468c      	mov	ip, r1
 8001570:	4316      	orrs	r6, r2
 8001572:	2280      	movs	r2, #128	; 0x80
 8001574:	449c      	add	ip, r3
 8001576:	0412      	lsls	r2, r2, #16
 8001578:	4663      	mov	r3, ip
 800157a:	4316      	orrs	r6, r2
 800157c:	00c2      	lsls	r2, r0, #3
 800157e:	2000      	movs	r0, #0
 8001580:	9300      	str	r3, [sp, #0]
 8001582:	9900      	ldr	r1, [sp, #0]
 8001584:	4643      	mov	r3, r8
 8001586:	3101      	adds	r1, #1
 8001588:	468c      	mov	ip, r1
 800158a:	4649      	mov	r1, r9
 800158c:	407b      	eors	r3, r7
 800158e:	9301      	str	r3, [sp, #4]
 8001590:	290f      	cmp	r1, #15
 8001592:	d826      	bhi.n	80015e2 <__aeabi_dmul+0xe6>
 8001594:	4bbe      	ldr	r3, [pc, #760]	; (8001890 <__aeabi_dmul+0x394>)
 8001596:	0089      	lsls	r1, r1, #2
 8001598:	5859      	ldr	r1, [r3, r1]
 800159a:	468f      	mov	pc, r1
 800159c:	4643      	mov	r3, r8
 800159e:	9301      	str	r3, [sp, #4]
 80015a0:	0034      	movs	r4, r6
 80015a2:	0015      	movs	r5, r2
 80015a4:	4683      	mov	fp, r0
 80015a6:	465b      	mov	r3, fp
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	d016      	beq.n	80015da <__aeabi_dmul+0xde>
 80015ac:	2b03      	cmp	r3, #3
 80015ae:	d100      	bne.n	80015b2 <__aeabi_dmul+0xb6>
 80015b0:	e203      	b.n	80019ba <__aeabi_dmul+0x4be>
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d000      	beq.n	80015b8 <__aeabi_dmul+0xbc>
 80015b6:	e0cd      	b.n	8001754 <__aeabi_dmul+0x258>
 80015b8:	2200      	movs	r2, #0
 80015ba:	2400      	movs	r4, #0
 80015bc:	2500      	movs	r5, #0
 80015be:	9b01      	ldr	r3, [sp, #4]
 80015c0:	0512      	lsls	r2, r2, #20
 80015c2:	4322      	orrs	r2, r4
 80015c4:	07db      	lsls	r3, r3, #31
 80015c6:	431a      	orrs	r2, r3
 80015c8:	0028      	movs	r0, r5
 80015ca:	0011      	movs	r1, r2
 80015cc:	b007      	add	sp, #28
 80015ce:	bcf0      	pop	{r4, r5, r6, r7}
 80015d0:	46bb      	mov	fp, r7
 80015d2:	46b2      	mov	sl, r6
 80015d4:	46a9      	mov	r9, r5
 80015d6:	46a0      	mov	r8, r4
 80015d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015da:	2400      	movs	r4, #0
 80015dc:	2500      	movs	r5, #0
 80015de:	4aaa      	ldr	r2, [pc, #680]	; (8001888 <__aeabi_dmul+0x38c>)
 80015e0:	e7ed      	b.n	80015be <__aeabi_dmul+0xc2>
 80015e2:	0c28      	lsrs	r0, r5, #16
 80015e4:	042d      	lsls	r5, r5, #16
 80015e6:	0c2d      	lsrs	r5, r5, #16
 80015e8:	002b      	movs	r3, r5
 80015ea:	0c11      	lsrs	r1, r2, #16
 80015ec:	0412      	lsls	r2, r2, #16
 80015ee:	0c12      	lsrs	r2, r2, #16
 80015f0:	4353      	muls	r3, r2
 80015f2:	4698      	mov	r8, r3
 80015f4:	0013      	movs	r3, r2
 80015f6:	002f      	movs	r7, r5
 80015f8:	4343      	muls	r3, r0
 80015fa:	4699      	mov	r9, r3
 80015fc:	434f      	muls	r7, r1
 80015fe:	444f      	add	r7, r9
 8001600:	46bb      	mov	fp, r7
 8001602:	4647      	mov	r7, r8
 8001604:	000b      	movs	r3, r1
 8001606:	0c3f      	lsrs	r7, r7, #16
 8001608:	46ba      	mov	sl, r7
 800160a:	4343      	muls	r3, r0
 800160c:	44da      	add	sl, fp
 800160e:	9302      	str	r3, [sp, #8]
 8001610:	45d1      	cmp	r9, sl
 8001612:	d904      	bls.n	800161e <__aeabi_dmul+0x122>
 8001614:	2780      	movs	r7, #128	; 0x80
 8001616:	027f      	lsls	r7, r7, #9
 8001618:	46b9      	mov	r9, r7
 800161a:	444b      	add	r3, r9
 800161c:	9302      	str	r3, [sp, #8]
 800161e:	4653      	mov	r3, sl
 8001620:	0c1b      	lsrs	r3, r3, #16
 8001622:	469b      	mov	fp, r3
 8001624:	4653      	mov	r3, sl
 8001626:	041f      	lsls	r7, r3, #16
 8001628:	4643      	mov	r3, r8
 800162a:	041b      	lsls	r3, r3, #16
 800162c:	0c1b      	lsrs	r3, r3, #16
 800162e:	4698      	mov	r8, r3
 8001630:	003b      	movs	r3, r7
 8001632:	4443      	add	r3, r8
 8001634:	9304      	str	r3, [sp, #16]
 8001636:	0c33      	lsrs	r3, r6, #16
 8001638:	0436      	lsls	r6, r6, #16
 800163a:	0c36      	lsrs	r6, r6, #16
 800163c:	4698      	mov	r8, r3
 800163e:	0033      	movs	r3, r6
 8001640:	4343      	muls	r3, r0
 8001642:	4699      	mov	r9, r3
 8001644:	4643      	mov	r3, r8
 8001646:	4343      	muls	r3, r0
 8001648:	002f      	movs	r7, r5
 800164a:	469a      	mov	sl, r3
 800164c:	4643      	mov	r3, r8
 800164e:	4377      	muls	r7, r6
 8001650:	435d      	muls	r5, r3
 8001652:	0c38      	lsrs	r0, r7, #16
 8001654:	444d      	add	r5, r9
 8001656:	1945      	adds	r5, r0, r5
 8001658:	45a9      	cmp	r9, r5
 800165a:	d903      	bls.n	8001664 <__aeabi_dmul+0x168>
 800165c:	2380      	movs	r3, #128	; 0x80
 800165e:	025b      	lsls	r3, r3, #9
 8001660:	4699      	mov	r9, r3
 8001662:	44ca      	add	sl, r9
 8001664:	043f      	lsls	r7, r7, #16
 8001666:	0c28      	lsrs	r0, r5, #16
 8001668:	0c3f      	lsrs	r7, r7, #16
 800166a:	042d      	lsls	r5, r5, #16
 800166c:	19ed      	adds	r5, r5, r7
 800166e:	0c27      	lsrs	r7, r4, #16
 8001670:	0424      	lsls	r4, r4, #16
 8001672:	0c24      	lsrs	r4, r4, #16
 8001674:	0003      	movs	r3, r0
 8001676:	0020      	movs	r0, r4
 8001678:	4350      	muls	r0, r2
 800167a:	437a      	muls	r2, r7
 800167c:	4691      	mov	r9, r2
 800167e:	003a      	movs	r2, r7
 8001680:	4453      	add	r3, sl
 8001682:	9305      	str	r3, [sp, #20]
 8001684:	0c03      	lsrs	r3, r0, #16
 8001686:	469a      	mov	sl, r3
 8001688:	434a      	muls	r2, r1
 800168a:	4361      	muls	r1, r4
 800168c:	4449      	add	r1, r9
 800168e:	4451      	add	r1, sl
 8001690:	44ab      	add	fp, r5
 8001692:	4589      	cmp	r9, r1
 8001694:	d903      	bls.n	800169e <__aeabi_dmul+0x1a2>
 8001696:	2380      	movs	r3, #128	; 0x80
 8001698:	025b      	lsls	r3, r3, #9
 800169a:	4699      	mov	r9, r3
 800169c:	444a      	add	r2, r9
 800169e:	0400      	lsls	r0, r0, #16
 80016a0:	0c0b      	lsrs	r3, r1, #16
 80016a2:	0c00      	lsrs	r0, r0, #16
 80016a4:	0409      	lsls	r1, r1, #16
 80016a6:	1809      	adds	r1, r1, r0
 80016a8:	0020      	movs	r0, r4
 80016aa:	4699      	mov	r9, r3
 80016ac:	4643      	mov	r3, r8
 80016ae:	4370      	muls	r0, r6
 80016b0:	435c      	muls	r4, r3
 80016b2:	437e      	muls	r6, r7
 80016b4:	435f      	muls	r7, r3
 80016b6:	0c03      	lsrs	r3, r0, #16
 80016b8:	4698      	mov	r8, r3
 80016ba:	19a4      	adds	r4, r4, r6
 80016bc:	4444      	add	r4, r8
 80016be:	444a      	add	r2, r9
 80016c0:	9703      	str	r7, [sp, #12]
 80016c2:	42a6      	cmp	r6, r4
 80016c4:	d904      	bls.n	80016d0 <__aeabi_dmul+0x1d4>
 80016c6:	2380      	movs	r3, #128	; 0x80
 80016c8:	025b      	lsls	r3, r3, #9
 80016ca:	4698      	mov	r8, r3
 80016cc:	4447      	add	r7, r8
 80016ce:	9703      	str	r7, [sp, #12]
 80016d0:	0423      	lsls	r3, r4, #16
 80016d2:	9e02      	ldr	r6, [sp, #8]
 80016d4:	469a      	mov	sl, r3
 80016d6:	9b05      	ldr	r3, [sp, #20]
 80016d8:	445e      	add	r6, fp
 80016da:	4698      	mov	r8, r3
 80016dc:	42ae      	cmp	r6, r5
 80016de:	41ad      	sbcs	r5, r5
 80016e0:	1876      	adds	r6, r6, r1
 80016e2:	428e      	cmp	r6, r1
 80016e4:	4189      	sbcs	r1, r1
 80016e6:	0400      	lsls	r0, r0, #16
 80016e8:	0c00      	lsrs	r0, r0, #16
 80016ea:	4450      	add	r0, sl
 80016ec:	4440      	add	r0, r8
 80016ee:	426d      	negs	r5, r5
 80016f0:	1947      	adds	r7, r0, r5
 80016f2:	46b8      	mov	r8, r7
 80016f4:	4693      	mov	fp, r2
 80016f6:	4249      	negs	r1, r1
 80016f8:	4689      	mov	r9, r1
 80016fa:	44c3      	add	fp, r8
 80016fc:	44d9      	add	r9, fp
 80016fe:	4298      	cmp	r0, r3
 8001700:	4180      	sbcs	r0, r0
 8001702:	45a8      	cmp	r8, r5
 8001704:	41ad      	sbcs	r5, r5
 8001706:	4593      	cmp	fp, r2
 8001708:	4192      	sbcs	r2, r2
 800170a:	4589      	cmp	r9, r1
 800170c:	4189      	sbcs	r1, r1
 800170e:	426d      	negs	r5, r5
 8001710:	4240      	negs	r0, r0
 8001712:	4328      	orrs	r0, r5
 8001714:	0c24      	lsrs	r4, r4, #16
 8001716:	4252      	negs	r2, r2
 8001718:	4249      	negs	r1, r1
 800171a:	430a      	orrs	r2, r1
 800171c:	9b03      	ldr	r3, [sp, #12]
 800171e:	1900      	adds	r0, r0, r4
 8001720:	1880      	adds	r0, r0, r2
 8001722:	18c7      	adds	r7, r0, r3
 8001724:	464b      	mov	r3, r9
 8001726:	0ddc      	lsrs	r4, r3, #23
 8001728:	9b04      	ldr	r3, [sp, #16]
 800172a:	0275      	lsls	r5, r6, #9
 800172c:	431d      	orrs	r5, r3
 800172e:	1e6a      	subs	r2, r5, #1
 8001730:	4195      	sbcs	r5, r2
 8001732:	464b      	mov	r3, r9
 8001734:	0df6      	lsrs	r6, r6, #23
 8001736:	027f      	lsls	r7, r7, #9
 8001738:	4335      	orrs	r5, r6
 800173a:	025a      	lsls	r2, r3, #9
 800173c:	433c      	orrs	r4, r7
 800173e:	4315      	orrs	r5, r2
 8001740:	01fb      	lsls	r3, r7, #7
 8001742:	d400      	bmi.n	8001746 <__aeabi_dmul+0x24a>
 8001744:	e11c      	b.n	8001980 <__aeabi_dmul+0x484>
 8001746:	2101      	movs	r1, #1
 8001748:	086a      	lsrs	r2, r5, #1
 800174a:	400d      	ands	r5, r1
 800174c:	4315      	orrs	r5, r2
 800174e:	07e2      	lsls	r2, r4, #31
 8001750:	4315      	orrs	r5, r2
 8001752:	0864      	lsrs	r4, r4, #1
 8001754:	494f      	ldr	r1, [pc, #316]	; (8001894 <__aeabi_dmul+0x398>)
 8001756:	4461      	add	r1, ip
 8001758:	2900      	cmp	r1, #0
 800175a:	dc00      	bgt.n	800175e <__aeabi_dmul+0x262>
 800175c:	e0b0      	b.n	80018c0 <__aeabi_dmul+0x3c4>
 800175e:	076b      	lsls	r3, r5, #29
 8001760:	d009      	beq.n	8001776 <__aeabi_dmul+0x27a>
 8001762:	220f      	movs	r2, #15
 8001764:	402a      	ands	r2, r5
 8001766:	2a04      	cmp	r2, #4
 8001768:	d005      	beq.n	8001776 <__aeabi_dmul+0x27a>
 800176a:	1d2a      	adds	r2, r5, #4
 800176c:	42aa      	cmp	r2, r5
 800176e:	41ad      	sbcs	r5, r5
 8001770:	426d      	negs	r5, r5
 8001772:	1964      	adds	r4, r4, r5
 8001774:	0015      	movs	r5, r2
 8001776:	01e3      	lsls	r3, r4, #7
 8001778:	d504      	bpl.n	8001784 <__aeabi_dmul+0x288>
 800177a:	2180      	movs	r1, #128	; 0x80
 800177c:	4a46      	ldr	r2, [pc, #280]	; (8001898 <__aeabi_dmul+0x39c>)
 800177e:	00c9      	lsls	r1, r1, #3
 8001780:	4014      	ands	r4, r2
 8001782:	4461      	add	r1, ip
 8001784:	4a45      	ldr	r2, [pc, #276]	; (800189c <__aeabi_dmul+0x3a0>)
 8001786:	4291      	cmp	r1, r2
 8001788:	dd00      	ble.n	800178c <__aeabi_dmul+0x290>
 800178a:	e726      	b.n	80015da <__aeabi_dmul+0xde>
 800178c:	0762      	lsls	r2, r4, #29
 800178e:	08ed      	lsrs	r5, r5, #3
 8001790:	0264      	lsls	r4, r4, #9
 8001792:	0549      	lsls	r1, r1, #21
 8001794:	4315      	orrs	r5, r2
 8001796:	0b24      	lsrs	r4, r4, #12
 8001798:	0d4a      	lsrs	r2, r1, #21
 800179a:	e710      	b.n	80015be <__aeabi_dmul+0xc2>
 800179c:	4652      	mov	r2, sl
 800179e:	4332      	orrs	r2, r6
 80017a0:	d100      	bne.n	80017a4 <__aeabi_dmul+0x2a8>
 80017a2:	e07f      	b.n	80018a4 <__aeabi_dmul+0x3a8>
 80017a4:	2e00      	cmp	r6, #0
 80017a6:	d100      	bne.n	80017aa <__aeabi_dmul+0x2ae>
 80017a8:	e0dc      	b.n	8001964 <__aeabi_dmul+0x468>
 80017aa:	0030      	movs	r0, r6
 80017ac:	f000 fd4e 	bl	800224c <__clzsi2>
 80017b0:	0002      	movs	r2, r0
 80017b2:	3a0b      	subs	r2, #11
 80017b4:	231d      	movs	r3, #29
 80017b6:	0001      	movs	r1, r0
 80017b8:	1a9b      	subs	r3, r3, r2
 80017ba:	4652      	mov	r2, sl
 80017bc:	3908      	subs	r1, #8
 80017be:	40da      	lsrs	r2, r3
 80017c0:	408e      	lsls	r6, r1
 80017c2:	4316      	orrs	r6, r2
 80017c4:	4652      	mov	r2, sl
 80017c6:	408a      	lsls	r2, r1
 80017c8:	9b00      	ldr	r3, [sp, #0]
 80017ca:	4935      	ldr	r1, [pc, #212]	; (80018a0 <__aeabi_dmul+0x3a4>)
 80017cc:	1a18      	subs	r0, r3, r0
 80017ce:	0003      	movs	r3, r0
 80017d0:	468c      	mov	ip, r1
 80017d2:	4463      	add	r3, ip
 80017d4:	2000      	movs	r0, #0
 80017d6:	9300      	str	r3, [sp, #0]
 80017d8:	e6d3      	b.n	8001582 <__aeabi_dmul+0x86>
 80017da:	0025      	movs	r5, r4
 80017dc:	4305      	orrs	r5, r0
 80017de:	d04a      	beq.n	8001876 <__aeabi_dmul+0x37a>
 80017e0:	2c00      	cmp	r4, #0
 80017e2:	d100      	bne.n	80017e6 <__aeabi_dmul+0x2ea>
 80017e4:	e0b0      	b.n	8001948 <__aeabi_dmul+0x44c>
 80017e6:	0020      	movs	r0, r4
 80017e8:	f000 fd30 	bl	800224c <__clzsi2>
 80017ec:	0001      	movs	r1, r0
 80017ee:	0002      	movs	r2, r0
 80017f0:	390b      	subs	r1, #11
 80017f2:	231d      	movs	r3, #29
 80017f4:	0010      	movs	r0, r2
 80017f6:	1a5b      	subs	r3, r3, r1
 80017f8:	0031      	movs	r1, r6
 80017fa:	0035      	movs	r5, r6
 80017fc:	3808      	subs	r0, #8
 80017fe:	4084      	lsls	r4, r0
 8001800:	40d9      	lsrs	r1, r3
 8001802:	4085      	lsls	r5, r0
 8001804:	430c      	orrs	r4, r1
 8001806:	4826      	ldr	r0, [pc, #152]	; (80018a0 <__aeabi_dmul+0x3a4>)
 8001808:	1a83      	subs	r3, r0, r2
 800180a:	9300      	str	r3, [sp, #0]
 800180c:	2300      	movs	r3, #0
 800180e:	4699      	mov	r9, r3
 8001810:	469b      	mov	fp, r3
 8001812:	e697      	b.n	8001544 <__aeabi_dmul+0x48>
 8001814:	0005      	movs	r5, r0
 8001816:	4325      	orrs	r5, r4
 8001818:	d126      	bne.n	8001868 <__aeabi_dmul+0x36c>
 800181a:	2208      	movs	r2, #8
 800181c:	9300      	str	r3, [sp, #0]
 800181e:	2302      	movs	r3, #2
 8001820:	2400      	movs	r4, #0
 8001822:	4691      	mov	r9, r2
 8001824:	469b      	mov	fp, r3
 8001826:	e68d      	b.n	8001544 <__aeabi_dmul+0x48>
 8001828:	4652      	mov	r2, sl
 800182a:	9b00      	ldr	r3, [sp, #0]
 800182c:	4332      	orrs	r2, r6
 800182e:	d110      	bne.n	8001852 <__aeabi_dmul+0x356>
 8001830:	4915      	ldr	r1, [pc, #84]	; (8001888 <__aeabi_dmul+0x38c>)
 8001832:	2600      	movs	r6, #0
 8001834:	468c      	mov	ip, r1
 8001836:	4463      	add	r3, ip
 8001838:	4649      	mov	r1, r9
 800183a:	9300      	str	r3, [sp, #0]
 800183c:	2302      	movs	r3, #2
 800183e:	4319      	orrs	r1, r3
 8001840:	4689      	mov	r9, r1
 8001842:	2002      	movs	r0, #2
 8001844:	e69d      	b.n	8001582 <__aeabi_dmul+0x86>
 8001846:	465b      	mov	r3, fp
 8001848:	9701      	str	r7, [sp, #4]
 800184a:	2b02      	cmp	r3, #2
 800184c:	d000      	beq.n	8001850 <__aeabi_dmul+0x354>
 800184e:	e6ad      	b.n	80015ac <__aeabi_dmul+0xb0>
 8001850:	e6c3      	b.n	80015da <__aeabi_dmul+0xde>
 8001852:	4a0d      	ldr	r2, [pc, #52]	; (8001888 <__aeabi_dmul+0x38c>)
 8001854:	2003      	movs	r0, #3
 8001856:	4694      	mov	ip, r2
 8001858:	4463      	add	r3, ip
 800185a:	464a      	mov	r2, r9
 800185c:	9300      	str	r3, [sp, #0]
 800185e:	2303      	movs	r3, #3
 8001860:	431a      	orrs	r2, r3
 8001862:	4691      	mov	r9, r2
 8001864:	4652      	mov	r2, sl
 8001866:	e68c      	b.n	8001582 <__aeabi_dmul+0x86>
 8001868:	220c      	movs	r2, #12
 800186a:	9300      	str	r3, [sp, #0]
 800186c:	2303      	movs	r3, #3
 800186e:	0005      	movs	r5, r0
 8001870:	4691      	mov	r9, r2
 8001872:	469b      	mov	fp, r3
 8001874:	e666      	b.n	8001544 <__aeabi_dmul+0x48>
 8001876:	2304      	movs	r3, #4
 8001878:	4699      	mov	r9, r3
 800187a:	2300      	movs	r3, #0
 800187c:	9300      	str	r3, [sp, #0]
 800187e:	3301      	adds	r3, #1
 8001880:	2400      	movs	r4, #0
 8001882:	469b      	mov	fp, r3
 8001884:	e65e      	b.n	8001544 <__aeabi_dmul+0x48>
 8001886:	46c0      	nop			; (mov r8, r8)
 8001888:	000007ff 	.word	0x000007ff
 800188c:	fffffc01 	.word	0xfffffc01
 8001890:	0800b204 	.word	0x0800b204
 8001894:	000003ff 	.word	0x000003ff
 8001898:	feffffff 	.word	0xfeffffff
 800189c:	000007fe 	.word	0x000007fe
 80018a0:	fffffc0d 	.word	0xfffffc0d
 80018a4:	4649      	mov	r1, r9
 80018a6:	2301      	movs	r3, #1
 80018a8:	4319      	orrs	r1, r3
 80018aa:	4689      	mov	r9, r1
 80018ac:	2600      	movs	r6, #0
 80018ae:	2001      	movs	r0, #1
 80018b0:	e667      	b.n	8001582 <__aeabi_dmul+0x86>
 80018b2:	2300      	movs	r3, #0
 80018b4:	2480      	movs	r4, #128	; 0x80
 80018b6:	2500      	movs	r5, #0
 80018b8:	4a43      	ldr	r2, [pc, #268]	; (80019c8 <__aeabi_dmul+0x4cc>)
 80018ba:	9301      	str	r3, [sp, #4]
 80018bc:	0324      	lsls	r4, r4, #12
 80018be:	e67e      	b.n	80015be <__aeabi_dmul+0xc2>
 80018c0:	2001      	movs	r0, #1
 80018c2:	1a40      	subs	r0, r0, r1
 80018c4:	2838      	cmp	r0, #56	; 0x38
 80018c6:	dd00      	ble.n	80018ca <__aeabi_dmul+0x3ce>
 80018c8:	e676      	b.n	80015b8 <__aeabi_dmul+0xbc>
 80018ca:	281f      	cmp	r0, #31
 80018cc:	dd5b      	ble.n	8001986 <__aeabi_dmul+0x48a>
 80018ce:	221f      	movs	r2, #31
 80018d0:	0023      	movs	r3, r4
 80018d2:	4252      	negs	r2, r2
 80018d4:	1a51      	subs	r1, r2, r1
 80018d6:	40cb      	lsrs	r3, r1
 80018d8:	0019      	movs	r1, r3
 80018da:	2820      	cmp	r0, #32
 80018dc:	d003      	beq.n	80018e6 <__aeabi_dmul+0x3ea>
 80018de:	4a3b      	ldr	r2, [pc, #236]	; (80019cc <__aeabi_dmul+0x4d0>)
 80018e0:	4462      	add	r2, ip
 80018e2:	4094      	lsls	r4, r2
 80018e4:	4325      	orrs	r5, r4
 80018e6:	1e6a      	subs	r2, r5, #1
 80018e8:	4195      	sbcs	r5, r2
 80018ea:	002a      	movs	r2, r5
 80018ec:	430a      	orrs	r2, r1
 80018ee:	2107      	movs	r1, #7
 80018f0:	000d      	movs	r5, r1
 80018f2:	2400      	movs	r4, #0
 80018f4:	4015      	ands	r5, r2
 80018f6:	4211      	tst	r1, r2
 80018f8:	d05b      	beq.n	80019b2 <__aeabi_dmul+0x4b6>
 80018fa:	210f      	movs	r1, #15
 80018fc:	2400      	movs	r4, #0
 80018fe:	4011      	ands	r1, r2
 8001900:	2904      	cmp	r1, #4
 8001902:	d053      	beq.n	80019ac <__aeabi_dmul+0x4b0>
 8001904:	1d11      	adds	r1, r2, #4
 8001906:	4291      	cmp	r1, r2
 8001908:	4192      	sbcs	r2, r2
 800190a:	4252      	negs	r2, r2
 800190c:	18a4      	adds	r4, r4, r2
 800190e:	000a      	movs	r2, r1
 8001910:	0223      	lsls	r3, r4, #8
 8001912:	d54b      	bpl.n	80019ac <__aeabi_dmul+0x4b0>
 8001914:	2201      	movs	r2, #1
 8001916:	2400      	movs	r4, #0
 8001918:	2500      	movs	r5, #0
 800191a:	e650      	b.n	80015be <__aeabi_dmul+0xc2>
 800191c:	2380      	movs	r3, #128	; 0x80
 800191e:	031b      	lsls	r3, r3, #12
 8001920:	421c      	tst	r4, r3
 8001922:	d009      	beq.n	8001938 <__aeabi_dmul+0x43c>
 8001924:	421e      	tst	r6, r3
 8001926:	d107      	bne.n	8001938 <__aeabi_dmul+0x43c>
 8001928:	4333      	orrs	r3, r6
 800192a:	031c      	lsls	r4, r3, #12
 800192c:	4643      	mov	r3, r8
 800192e:	0015      	movs	r5, r2
 8001930:	0b24      	lsrs	r4, r4, #12
 8001932:	4a25      	ldr	r2, [pc, #148]	; (80019c8 <__aeabi_dmul+0x4cc>)
 8001934:	9301      	str	r3, [sp, #4]
 8001936:	e642      	b.n	80015be <__aeabi_dmul+0xc2>
 8001938:	2280      	movs	r2, #128	; 0x80
 800193a:	0312      	lsls	r2, r2, #12
 800193c:	4314      	orrs	r4, r2
 800193e:	0324      	lsls	r4, r4, #12
 8001940:	4a21      	ldr	r2, [pc, #132]	; (80019c8 <__aeabi_dmul+0x4cc>)
 8001942:	0b24      	lsrs	r4, r4, #12
 8001944:	9701      	str	r7, [sp, #4]
 8001946:	e63a      	b.n	80015be <__aeabi_dmul+0xc2>
 8001948:	f000 fc80 	bl	800224c <__clzsi2>
 800194c:	0001      	movs	r1, r0
 800194e:	0002      	movs	r2, r0
 8001950:	3115      	adds	r1, #21
 8001952:	3220      	adds	r2, #32
 8001954:	291c      	cmp	r1, #28
 8001956:	dc00      	bgt.n	800195a <__aeabi_dmul+0x45e>
 8001958:	e74b      	b.n	80017f2 <__aeabi_dmul+0x2f6>
 800195a:	0034      	movs	r4, r6
 800195c:	3808      	subs	r0, #8
 800195e:	2500      	movs	r5, #0
 8001960:	4084      	lsls	r4, r0
 8001962:	e750      	b.n	8001806 <__aeabi_dmul+0x30a>
 8001964:	f000 fc72 	bl	800224c <__clzsi2>
 8001968:	0003      	movs	r3, r0
 800196a:	001a      	movs	r2, r3
 800196c:	3215      	adds	r2, #21
 800196e:	3020      	adds	r0, #32
 8001970:	2a1c      	cmp	r2, #28
 8001972:	dc00      	bgt.n	8001976 <__aeabi_dmul+0x47a>
 8001974:	e71e      	b.n	80017b4 <__aeabi_dmul+0x2b8>
 8001976:	4656      	mov	r6, sl
 8001978:	3b08      	subs	r3, #8
 800197a:	2200      	movs	r2, #0
 800197c:	409e      	lsls	r6, r3
 800197e:	e723      	b.n	80017c8 <__aeabi_dmul+0x2cc>
 8001980:	9b00      	ldr	r3, [sp, #0]
 8001982:	469c      	mov	ip, r3
 8001984:	e6e6      	b.n	8001754 <__aeabi_dmul+0x258>
 8001986:	4912      	ldr	r1, [pc, #72]	; (80019d0 <__aeabi_dmul+0x4d4>)
 8001988:	0022      	movs	r2, r4
 800198a:	4461      	add	r1, ip
 800198c:	002e      	movs	r6, r5
 800198e:	408d      	lsls	r5, r1
 8001990:	408a      	lsls	r2, r1
 8001992:	40c6      	lsrs	r6, r0
 8001994:	1e69      	subs	r1, r5, #1
 8001996:	418d      	sbcs	r5, r1
 8001998:	4332      	orrs	r2, r6
 800199a:	432a      	orrs	r2, r5
 800199c:	40c4      	lsrs	r4, r0
 800199e:	0753      	lsls	r3, r2, #29
 80019a0:	d0b6      	beq.n	8001910 <__aeabi_dmul+0x414>
 80019a2:	210f      	movs	r1, #15
 80019a4:	4011      	ands	r1, r2
 80019a6:	2904      	cmp	r1, #4
 80019a8:	d1ac      	bne.n	8001904 <__aeabi_dmul+0x408>
 80019aa:	e7b1      	b.n	8001910 <__aeabi_dmul+0x414>
 80019ac:	0765      	lsls	r5, r4, #29
 80019ae:	0264      	lsls	r4, r4, #9
 80019b0:	0b24      	lsrs	r4, r4, #12
 80019b2:	08d2      	lsrs	r2, r2, #3
 80019b4:	4315      	orrs	r5, r2
 80019b6:	2200      	movs	r2, #0
 80019b8:	e601      	b.n	80015be <__aeabi_dmul+0xc2>
 80019ba:	2280      	movs	r2, #128	; 0x80
 80019bc:	0312      	lsls	r2, r2, #12
 80019be:	4314      	orrs	r4, r2
 80019c0:	0324      	lsls	r4, r4, #12
 80019c2:	4a01      	ldr	r2, [pc, #4]	; (80019c8 <__aeabi_dmul+0x4cc>)
 80019c4:	0b24      	lsrs	r4, r4, #12
 80019c6:	e5fa      	b.n	80015be <__aeabi_dmul+0xc2>
 80019c8:	000007ff 	.word	0x000007ff
 80019cc:	0000043e 	.word	0x0000043e
 80019d0:	0000041e 	.word	0x0000041e

080019d4 <__aeabi_dsub>:
 80019d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019d6:	4657      	mov	r7, sl
 80019d8:	464e      	mov	r6, r9
 80019da:	4645      	mov	r5, r8
 80019dc:	46de      	mov	lr, fp
 80019de:	b5e0      	push	{r5, r6, r7, lr}
 80019e0:	001e      	movs	r6, r3
 80019e2:	0017      	movs	r7, r2
 80019e4:	004a      	lsls	r2, r1, #1
 80019e6:	030b      	lsls	r3, r1, #12
 80019e8:	0d52      	lsrs	r2, r2, #21
 80019ea:	0a5b      	lsrs	r3, r3, #9
 80019ec:	4690      	mov	r8, r2
 80019ee:	0f42      	lsrs	r2, r0, #29
 80019f0:	431a      	orrs	r2, r3
 80019f2:	0fcd      	lsrs	r5, r1, #31
 80019f4:	4ccd      	ldr	r4, [pc, #820]	; (8001d2c <__aeabi_dsub+0x358>)
 80019f6:	0331      	lsls	r1, r6, #12
 80019f8:	00c3      	lsls	r3, r0, #3
 80019fa:	4694      	mov	ip, r2
 80019fc:	0070      	lsls	r0, r6, #1
 80019fe:	0f7a      	lsrs	r2, r7, #29
 8001a00:	0a49      	lsrs	r1, r1, #9
 8001a02:	00ff      	lsls	r7, r7, #3
 8001a04:	469a      	mov	sl, r3
 8001a06:	46b9      	mov	r9, r7
 8001a08:	0d40      	lsrs	r0, r0, #21
 8001a0a:	0ff6      	lsrs	r6, r6, #31
 8001a0c:	4311      	orrs	r1, r2
 8001a0e:	42a0      	cmp	r0, r4
 8001a10:	d100      	bne.n	8001a14 <__aeabi_dsub+0x40>
 8001a12:	e0b1      	b.n	8001b78 <__aeabi_dsub+0x1a4>
 8001a14:	2201      	movs	r2, #1
 8001a16:	4056      	eors	r6, r2
 8001a18:	46b3      	mov	fp, r6
 8001a1a:	42b5      	cmp	r5, r6
 8001a1c:	d100      	bne.n	8001a20 <__aeabi_dsub+0x4c>
 8001a1e:	e088      	b.n	8001b32 <__aeabi_dsub+0x15e>
 8001a20:	4642      	mov	r2, r8
 8001a22:	1a12      	subs	r2, r2, r0
 8001a24:	2a00      	cmp	r2, #0
 8001a26:	dc00      	bgt.n	8001a2a <__aeabi_dsub+0x56>
 8001a28:	e0ae      	b.n	8001b88 <__aeabi_dsub+0x1b4>
 8001a2a:	2800      	cmp	r0, #0
 8001a2c:	d100      	bne.n	8001a30 <__aeabi_dsub+0x5c>
 8001a2e:	e0c1      	b.n	8001bb4 <__aeabi_dsub+0x1e0>
 8001a30:	48be      	ldr	r0, [pc, #760]	; (8001d2c <__aeabi_dsub+0x358>)
 8001a32:	4580      	cmp	r8, r0
 8001a34:	d100      	bne.n	8001a38 <__aeabi_dsub+0x64>
 8001a36:	e151      	b.n	8001cdc <__aeabi_dsub+0x308>
 8001a38:	2080      	movs	r0, #128	; 0x80
 8001a3a:	0400      	lsls	r0, r0, #16
 8001a3c:	4301      	orrs	r1, r0
 8001a3e:	2a38      	cmp	r2, #56	; 0x38
 8001a40:	dd00      	ble.n	8001a44 <__aeabi_dsub+0x70>
 8001a42:	e17b      	b.n	8001d3c <__aeabi_dsub+0x368>
 8001a44:	2a1f      	cmp	r2, #31
 8001a46:	dd00      	ble.n	8001a4a <__aeabi_dsub+0x76>
 8001a48:	e1ee      	b.n	8001e28 <__aeabi_dsub+0x454>
 8001a4a:	2020      	movs	r0, #32
 8001a4c:	003e      	movs	r6, r7
 8001a4e:	1a80      	subs	r0, r0, r2
 8001a50:	000c      	movs	r4, r1
 8001a52:	40d6      	lsrs	r6, r2
 8001a54:	40d1      	lsrs	r1, r2
 8001a56:	4087      	lsls	r7, r0
 8001a58:	4662      	mov	r2, ip
 8001a5a:	4084      	lsls	r4, r0
 8001a5c:	1a52      	subs	r2, r2, r1
 8001a5e:	1e78      	subs	r0, r7, #1
 8001a60:	4187      	sbcs	r7, r0
 8001a62:	4694      	mov	ip, r2
 8001a64:	4334      	orrs	r4, r6
 8001a66:	4327      	orrs	r7, r4
 8001a68:	1bdc      	subs	r4, r3, r7
 8001a6a:	42a3      	cmp	r3, r4
 8001a6c:	419b      	sbcs	r3, r3
 8001a6e:	4662      	mov	r2, ip
 8001a70:	425b      	negs	r3, r3
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	4699      	mov	r9, r3
 8001a76:	464b      	mov	r3, r9
 8001a78:	021b      	lsls	r3, r3, #8
 8001a7a:	d400      	bmi.n	8001a7e <__aeabi_dsub+0xaa>
 8001a7c:	e118      	b.n	8001cb0 <__aeabi_dsub+0x2dc>
 8001a7e:	464b      	mov	r3, r9
 8001a80:	0258      	lsls	r0, r3, #9
 8001a82:	0a43      	lsrs	r3, r0, #9
 8001a84:	4699      	mov	r9, r3
 8001a86:	464b      	mov	r3, r9
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d100      	bne.n	8001a8e <__aeabi_dsub+0xba>
 8001a8c:	e137      	b.n	8001cfe <__aeabi_dsub+0x32a>
 8001a8e:	4648      	mov	r0, r9
 8001a90:	f000 fbdc 	bl	800224c <__clzsi2>
 8001a94:	0001      	movs	r1, r0
 8001a96:	3908      	subs	r1, #8
 8001a98:	2320      	movs	r3, #32
 8001a9a:	0022      	movs	r2, r4
 8001a9c:	4648      	mov	r0, r9
 8001a9e:	1a5b      	subs	r3, r3, r1
 8001aa0:	40da      	lsrs	r2, r3
 8001aa2:	4088      	lsls	r0, r1
 8001aa4:	408c      	lsls	r4, r1
 8001aa6:	4643      	mov	r3, r8
 8001aa8:	4310      	orrs	r0, r2
 8001aaa:	4588      	cmp	r8, r1
 8001aac:	dd00      	ble.n	8001ab0 <__aeabi_dsub+0xdc>
 8001aae:	e136      	b.n	8001d1e <__aeabi_dsub+0x34a>
 8001ab0:	1ac9      	subs	r1, r1, r3
 8001ab2:	1c4b      	adds	r3, r1, #1
 8001ab4:	2b1f      	cmp	r3, #31
 8001ab6:	dd00      	ble.n	8001aba <__aeabi_dsub+0xe6>
 8001ab8:	e0ea      	b.n	8001c90 <__aeabi_dsub+0x2bc>
 8001aba:	2220      	movs	r2, #32
 8001abc:	0026      	movs	r6, r4
 8001abe:	1ad2      	subs	r2, r2, r3
 8001ac0:	0001      	movs	r1, r0
 8001ac2:	4094      	lsls	r4, r2
 8001ac4:	40de      	lsrs	r6, r3
 8001ac6:	40d8      	lsrs	r0, r3
 8001ac8:	2300      	movs	r3, #0
 8001aca:	4091      	lsls	r1, r2
 8001acc:	1e62      	subs	r2, r4, #1
 8001ace:	4194      	sbcs	r4, r2
 8001ad0:	4681      	mov	r9, r0
 8001ad2:	4698      	mov	r8, r3
 8001ad4:	4331      	orrs	r1, r6
 8001ad6:	430c      	orrs	r4, r1
 8001ad8:	0763      	lsls	r3, r4, #29
 8001ada:	d009      	beq.n	8001af0 <__aeabi_dsub+0x11c>
 8001adc:	230f      	movs	r3, #15
 8001ade:	4023      	ands	r3, r4
 8001ae0:	2b04      	cmp	r3, #4
 8001ae2:	d005      	beq.n	8001af0 <__aeabi_dsub+0x11c>
 8001ae4:	1d23      	adds	r3, r4, #4
 8001ae6:	42a3      	cmp	r3, r4
 8001ae8:	41a4      	sbcs	r4, r4
 8001aea:	4264      	negs	r4, r4
 8001aec:	44a1      	add	r9, r4
 8001aee:	001c      	movs	r4, r3
 8001af0:	464b      	mov	r3, r9
 8001af2:	021b      	lsls	r3, r3, #8
 8001af4:	d400      	bmi.n	8001af8 <__aeabi_dsub+0x124>
 8001af6:	e0de      	b.n	8001cb6 <__aeabi_dsub+0x2e2>
 8001af8:	4641      	mov	r1, r8
 8001afa:	4b8c      	ldr	r3, [pc, #560]	; (8001d2c <__aeabi_dsub+0x358>)
 8001afc:	3101      	adds	r1, #1
 8001afe:	4299      	cmp	r1, r3
 8001b00:	d100      	bne.n	8001b04 <__aeabi_dsub+0x130>
 8001b02:	e0e7      	b.n	8001cd4 <__aeabi_dsub+0x300>
 8001b04:	464b      	mov	r3, r9
 8001b06:	488a      	ldr	r0, [pc, #552]	; (8001d30 <__aeabi_dsub+0x35c>)
 8001b08:	08e4      	lsrs	r4, r4, #3
 8001b0a:	4003      	ands	r3, r0
 8001b0c:	0018      	movs	r0, r3
 8001b0e:	0549      	lsls	r1, r1, #21
 8001b10:	075b      	lsls	r3, r3, #29
 8001b12:	0240      	lsls	r0, r0, #9
 8001b14:	4323      	orrs	r3, r4
 8001b16:	0d4a      	lsrs	r2, r1, #21
 8001b18:	0b04      	lsrs	r4, r0, #12
 8001b1a:	0512      	lsls	r2, r2, #20
 8001b1c:	07ed      	lsls	r5, r5, #31
 8001b1e:	4322      	orrs	r2, r4
 8001b20:	432a      	orrs	r2, r5
 8001b22:	0018      	movs	r0, r3
 8001b24:	0011      	movs	r1, r2
 8001b26:	bcf0      	pop	{r4, r5, r6, r7}
 8001b28:	46bb      	mov	fp, r7
 8001b2a:	46b2      	mov	sl, r6
 8001b2c:	46a9      	mov	r9, r5
 8001b2e:	46a0      	mov	r8, r4
 8001b30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b32:	4642      	mov	r2, r8
 8001b34:	1a12      	subs	r2, r2, r0
 8001b36:	2a00      	cmp	r2, #0
 8001b38:	dd52      	ble.n	8001be0 <__aeabi_dsub+0x20c>
 8001b3a:	2800      	cmp	r0, #0
 8001b3c:	d100      	bne.n	8001b40 <__aeabi_dsub+0x16c>
 8001b3e:	e09c      	b.n	8001c7a <__aeabi_dsub+0x2a6>
 8001b40:	45a0      	cmp	r8, r4
 8001b42:	d100      	bne.n	8001b46 <__aeabi_dsub+0x172>
 8001b44:	e0ca      	b.n	8001cdc <__aeabi_dsub+0x308>
 8001b46:	2080      	movs	r0, #128	; 0x80
 8001b48:	0400      	lsls	r0, r0, #16
 8001b4a:	4301      	orrs	r1, r0
 8001b4c:	2a38      	cmp	r2, #56	; 0x38
 8001b4e:	dd00      	ble.n	8001b52 <__aeabi_dsub+0x17e>
 8001b50:	e149      	b.n	8001de6 <__aeabi_dsub+0x412>
 8001b52:	2a1f      	cmp	r2, #31
 8001b54:	dc00      	bgt.n	8001b58 <__aeabi_dsub+0x184>
 8001b56:	e197      	b.n	8001e88 <__aeabi_dsub+0x4b4>
 8001b58:	0010      	movs	r0, r2
 8001b5a:	000e      	movs	r6, r1
 8001b5c:	3820      	subs	r0, #32
 8001b5e:	40c6      	lsrs	r6, r0
 8001b60:	2a20      	cmp	r2, #32
 8001b62:	d004      	beq.n	8001b6e <__aeabi_dsub+0x19a>
 8001b64:	2040      	movs	r0, #64	; 0x40
 8001b66:	1a82      	subs	r2, r0, r2
 8001b68:	4091      	lsls	r1, r2
 8001b6a:	430f      	orrs	r7, r1
 8001b6c:	46b9      	mov	r9, r7
 8001b6e:	464c      	mov	r4, r9
 8001b70:	1e62      	subs	r2, r4, #1
 8001b72:	4194      	sbcs	r4, r2
 8001b74:	4334      	orrs	r4, r6
 8001b76:	e13a      	b.n	8001dee <__aeabi_dsub+0x41a>
 8001b78:	000a      	movs	r2, r1
 8001b7a:	433a      	orrs	r2, r7
 8001b7c:	d028      	beq.n	8001bd0 <__aeabi_dsub+0x1fc>
 8001b7e:	46b3      	mov	fp, r6
 8001b80:	42b5      	cmp	r5, r6
 8001b82:	d02b      	beq.n	8001bdc <__aeabi_dsub+0x208>
 8001b84:	4a6b      	ldr	r2, [pc, #428]	; (8001d34 <__aeabi_dsub+0x360>)
 8001b86:	4442      	add	r2, r8
 8001b88:	2a00      	cmp	r2, #0
 8001b8a:	d05d      	beq.n	8001c48 <__aeabi_dsub+0x274>
 8001b8c:	4642      	mov	r2, r8
 8001b8e:	4644      	mov	r4, r8
 8001b90:	1a82      	subs	r2, r0, r2
 8001b92:	2c00      	cmp	r4, #0
 8001b94:	d000      	beq.n	8001b98 <__aeabi_dsub+0x1c4>
 8001b96:	e0f5      	b.n	8001d84 <__aeabi_dsub+0x3b0>
 8001b98:	4665      	mov	r5, ip
 8001b9a:	431d      	orrs	r5, r3
 8001b9c:	d100      	bne.n	8001ba0 <__aeabi_dsub+0x1cc>
 8001b9e:	e19c      	b.n	8001eda <__aeabi_dsub+0x506>
 8001ba0:	1e55      	subs	r5, r2, #1
 8001ba2:	2a01      	cmp	r2, #1
 8001ba4:	d100      	bne.n	8001ba8 <__aeabi_dsub+0x1d4>
 8001ba6:	e1fb      	b.n	8001fa0 <__aeabi_dsub+0x5cc>
 8001ba8:	4c60      	ldr	r4, [pc, #384]	; (8001d2c <__aeabi_dsub+0x358>)
 8001baa:	42a2      	cmp	r2, r4
 8001bac:	d100      	bne.n	8001bb0 <__aeabi_dsub+0x1dc>
 8001bae:	e1bd      	b.n	8001f2c <__aeabi_dsub+0x558>
 8001bb0:	002a      	movs	r2, r5
 8001bb2:	e0f0      	b.n	8001d96 <__aeabi_dsub+0x3c2>
 8001bb4:	0008      	movs	r0, r1
 8001bb6:	4338      	orrs	r0, r7
 8001bb8:	d100      	bne.n	8001bbc <__aeabi_dsub+0x1e8>
 8001bba:	e0c3      	b.n	8001d44 <__aeabi_dsub+0x370>
 8001bbc:	1e50      	subs	r0, r2, #1
 8001bbe:	2a01      	cmp	r2, #1
 8001bc0:	d100      	bne.n	8001bc4 <__aeabi_dsub+0x1f0>
 8001bc2:	e1a8      	b.n	8001f16 <__aeabi_dsub+0x542>
 8001bc4:	4c59      	ldr	r4, [pc, #356]	; (8001d2c <__aeabi_dsub+0x358>)
 8001bc6:	42a2      	cmp	r2, r4
 8001bc8:	d100      	bne.n	8001bcc <__aeabi_dsub+0x1f8>
 8001bca:	e087      	b.n	8001cdc <__aeabi_dsub+0x308>
 8001bcc:	0002      	movs	r2, r0
 8001bce:	e736      	b.n	8001a3e <__aeabi_dsub+0x6a>
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	4056      	eors	r6, r2
 8001bd4:	46b3      	mov	fp, r6
 8001bd6:	42b5      	cmp	r5, r6
 8001bd8:	d000      	beq.n	8001bdc <__aeabi_dsub+0x208>
 8001bda:	e721      	b.n	8001a20 <__aeabi_dsub+0x4c>
 8001bdc:	4a55      	ldr	r2, [pc, #340]	; (8001d34 <__aeabi_dsub+0x360>)
 8001bde:	4442      	add	r2, r8
 8001be0:	2a00      	cmp	r2, #0
 8001be2:	d100      	bne.n	8001be6 <__aeabi_dsub+0x212>
 8001be4:	e0b5      	b.n	8001d52 <__aeabi_dsub+0x37e>
 8001be6:	4642      	mov	r2, r8
 8001be8:	4644      	mov	r4, r8
 8001bea:	1a82      	subs	r2, r0, r2
 8001bec:	2c00      	cmp	r4, #0
 8001bee:	d100      	bne.n	8001bf2 <__aeabi_dsub+0x21e>
 8001bf0:	e138      	b.n	8001e64 <__aeabi_dsub+0x490>
 8001bf2:	4e4e      	ldr	r6, [pc, #312]	; (8001d2c <__aeabi_dsub+0x358>)
 8001bf4:	42b0      	cmp	r0, r6
 8001bf6:	d100      	bne.n	8001bfa <__aeabi_dsub+0x226>
 8001bf8:	e1de      	b.n	8001fb8 <__aeabi_dsub+0x5e4>
 8001bfa:	2680      	movs	r6, #128	; 0x80
 8001bfc:	4664      	mov	r4, ip
 8001bfe:	0436      	lsls	r6, r6, #16
 8001c00:	4334      	orrs	r4, r6
 8001c02:	46a4      	mov	ip, r4
 8001c04:	2a38      	cmp	r2, #56	; 0x38
 8001c06:	dd00      	ble.n	8001c0a <__aeabi_dsub+0x236>
 8001c08:	e196      	b.n	8001f38 <__aeabi_dsub+0x564>
 8001c0a:	2a1f      	cmp	r2, #31
 8001c0c:	dd00      	ble.n	8001c10 <__aeabi_dsub+0x23c>
 8001c0e:	e224      	b.n	800205a <__aeabi_dsub+0x686>
 8001c10:	2620      	movs	r6, #32
 8001c12:	1ab4      	subs	r4, r6, r2
 8001c14:	46a2      	mov	sl, r4
 8001c16:	4664      	mov	r4, ip
 8001c18:	4656      	mov	r6, sl
 8001c1a:	40b4      	lsls	r4, r6
 8001c1c:	46a1      	mov	r9, r4
 8001c1e:	001c      	movs	r4, r3
 8001c20:	464e      	mov	r6, r9
 8001c22:	40d4      	lsrs	r4, r2
 8001c24:	4326      	orrs	r6, r4
 8001c26:	0034      	movs	r4, r6
 8001c28:	4656      	mov	r6, sl
 8001c2a:	40b3      	lsls	r3, r6
 8001c2c:	1e5e      	subs	r6, r3, #1
 8001c2e:	41b3      	sbcs	r3, r6
 8001c30:	431c      	orrs	r4, r3
 8001c32:	4663      	mov	r3, ip
 8001c34:	40d3      	lsrs	r3, r2
 8001c36:	18c9      	adds	r1, r1, r3
 8001c38:	19e4      	adds	r4, r4, r7
 8001c3a:	42bc      	cmp	r4, r7
 8001c3c:	41bf      	sbcs	r7, r7
 8001c3e:	427f      	negs	r7, r7
 8001c40:	46b9      	mov	r9, r7
 8001c42:	4680      	mov	r8, r0
 8001c44:	4489      	add	r9, r1
 8001c46:	e0d8      	b.n	8001dfa <__aeabi_dsub+0x426>
 8001c48:	4640      	mov	r0, r8
 8001c4a:	4c3b      	ldr	r4, [pc, #236]	; (8001d38 <__aeabi_dsub+0x364>)
 8001c4c:	3001      	adds	r0, #1
 8001c4e:	4220      	tst	r0, r4
 8001c50:	d000      	beq.n	8001c54 <__aeabi_dsub+0x280>
 8001c52:	e0b4      	b.n	8001dbe <__aeabi_dsub+0x3ea>
 8001c54:	4640      	mov	r0, r8
 8001c56:	2800      	cmp	r0, #0
 8001c58:	d000      	beq.n	8001c5c <__aeabi_dsub+0x288>
 8001c5a:	e144      	b.n	8001ee6 <__aeabi_dsub+0x512>
 8001c5c:	4660      	mov	r0, ip
 8001c5e:	4318      	orrs	r0, r3
 8001c60:	d100      	bne.n	8001c64 <__aeabi_dsub+0x290>
 8001c62:	e190      	b.n	8001f86 <__aeabi_dsub+0x5b2>
 8001c64:	0008      	movs	r0, r1
 8001c66:	4338      	orrs	r0, r7
 8001c68:	d000      	beq.n	8001c6c <__aeabi_dsub+0x298>
 8001c6a:	e1aa      	b.n	8001fc2 <__aeabi_dsub+0x5ee>
 8001c6c:	4661      	mov	r1, ip
 8001c6e:	08db      	lsrs	r3, r3, #3
 8001c70:	0749      	lsls	r1, r1, #29
 8001c72:	430b      	orrs	r3, r1
 8001c74:	4661      	mov	r1, ip
 8001c76:	08cc      	lsrs	r4, r1, #3
 8001c78:	e027      	b.n	8001cca <__aeabi_dsub+0x2f6>
 8001c7a:	0008      	movs	r0, r1
 8001c7c:	4338      	orrs	r0, r7
 8001c7e:	d061      	beq.n	8001d44 <__aeabi_dsub+0x370>
 8001c80:	1e50      	subs	r0, r2, #1
 8001c82:	2a01      	cmp	r2, #1
 8001c84:	d100      	bne.n	8001c88 <__aeabi_dsub+0x2b4>
 8001c86:	e139      	b.n	8001efc <__aeabi_dsub+0x528>
 8001c88:	42a2      	cmp	r2, r4
 8001c8a:	d027      	beq.n	8001cdc <__aeabi_dsub+0x308>
 8001c8c:	0002      	movs	r2, r0
 8001c8e:	e75d      	b.n	8001b4c <__aeabi_dsub+0x178>
 8001c90:	0002      	movs	r2, r0
 8001c92:	391f      	subs	r1, #31
 8001c94:	40ca      	lsrs	r2, r1
 8001c96:	0011      	movs	r1, r2
 8001c98:	2b20      	cmp	r3, #32
 8001c9a:	d003      	beq.n	8001ca4 <__aeabi_dsub+0x2d0>
 8001c9c:	2240      	movs	r2, #64	; 0x40
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	4098      	lsls	r0, r3
 8001ca2:	4304      	orrs	r4, r0
 8001ca4:	1e63      	subs	r3, r4, #1
 8001ca6:	419c      	sbcs	r4, r3
 8001ca8:	2300      	movs	r3, #0
 8001caa:	4699      	mov	r9, r3
 8001cac:	4698      	mov	r8, r3
 8001cae:	430c      	orrs	r4, r1
 8001cb0:	0763      	lsls	r3, r4, #29
 8001cb2:	d000      	beq.n	8001cb6 <__aeabi_dsub+0x2e2>
 8001cb4:	e712      	b.n	8001adc <__aeabi_dsub+0x108>
 8001cb6:	464b      	mov	r3, r9
 8001cb8:	464a      	mov	r2, r9
 8001cba:	08e4      	lsrs	r4, r4, #3
 8001cbc:	075b      	lsls	r3, r3, #29
 8001cbe:	4323      	orrs	r3, r4
 8001cc0:	08d4      	lsrs	r4, r2, #3
 8001cc2:	4642      	mov	r2, r8
 8001cc4:	4919      	ldr	r1, [pc, #100]	; (8001d2c <__aeabi_dsub+0x358>)
 8001cc6:	428a      	cmp	r2, r1
 8001cc8:	d00e      	beq.n	8001ce8 <__aeabi_dsub+0x314>
 8001cca:	0324      	lsls	r4, r4, #12
 8001ccc:	0552      	lsls	r2, r2, #21
 8001cce:	0b24      	lsrs	r4, r4, #12
 8001cd0:	0d52      	lsrs	r2, r2, #21
 8001cd2:	e722      	b.n	8001b1a <__aeabi_dsub+0x146>
 8001cd4:	000a      	movs	r2, r1
 8001cd6:	2400      	movs	r4, #0
 8001cd8:	2300      	movs	r3, #0
 8001cda:	e71e      	b.n	8001b1a <__aeabi_dsub+0x146>
 8001cdc:	08db      	lsrs	r3, r3, #3
 8001cde:	4662      	mov	r2, ip
 8001ce0:	0752      	lsls	r2, r2, #29
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	4662      	mov	r2, ip
 8001ce6:	08d4      	lsrs	r4, r2, #3
 8001ce8:	001a      	movs	r2, r3
 8001cea:	4322      	orrs	r2, r4
 8001cec:	d100      	bne.n	8001cf0 <__aeabi_dsub+0x31c>
 8001cee:	e1fc      	b.n	80020ea <__aeabi_dsub+0x716>
 8001cf0:	2280      	movs	r2, #128	; 0x80
 8001cf2:	0312      	lsls	r2, r2, #12
 8001cf4:	4314      	orrs	r4, r2
 8001cf6:	0324      	lsls	r4, r4, #12
 8001cf8:	4a0c      	ldr	r2, [pc, #48]	; (8001d2c <__aeabi_dsub+0x358>)
 8001cfa:	0b24      	lsrs	r4, r4, #12
 8001cfc:	e70d      	b.n	8001b1a <__aeabi_dsub+0x146>
 8001cfe:	0020      	movs	r0, r4
 8001d00:	f000 faa4 	bl	800224c <__clzsi2>
 8001d04:	0001      	movs	r1, r0
 8001d06:	3118      	adds	r1, #24
 8001d08:	291f      	cmp	r1, #31
 8001d0a:	dc00      	bgt.n	8001d0e <__aeabi_dsub+0x33a>
 8001d0c:	e6c4      	b.n	8001a98 <__aeabi_dsub+0xc4>
 8001d0e:	3808      	subs	r0, #8
 8001d10:	4084      	lsls	r4, r0
 8001d12:	4643      	mov	r3, r8
 8001d14:	0020      	movs	r0, r4
 8001d16:	2400      	movs	r4, #0
 8001d18:	4588      	cmp	r8, r1
 8001d1a:	dc00      	bgt.n	8001d1e <__aeabi_dsub+0x34a>
 8001d1c:	e6c8      	b.n	8001ab0 <__aeabi_dsub+0xdc>
 8001d1e:	4a04      	ldr	r2, [pc, #16]	; (8001d30 <__aeabi_dsub+0x35c>)
 8001d20:	1a5b      	subs	r3, r3, r1
 8001d22:	4010      	ands	r0, r2
 8001d24:	4698      	mov	r8, r3
 8001d26:	4681      	mov	r9, r0
 8001d28:	e6d6      	b.n	8001ad8 <__aeabi_dsub+0x104>
 8001d2a:	46c0      	nop			; (mov r8, r8)
 8001d2c:	000007ff 	.word	0x000007ff
 8001d30:	ff7fffff 	.word	0xff7fffff
 8001d34:	fffff801 	.word	0xfffff801
 8001d38:	000007fe 	.word	0x000007fe
 8001d3c:	430f      	orrs	r7, r1
 8001d3e:	1e7a      	subs	r2, r7, #1
 8001d40:	4197      	sbcs	r7, r2
 8001d42:	e691      	b.n	8001a68 <__aeabi_dsub+0x94>
 8001d44:	4661      	mov	r1, ip
 8001d46:	08db      	lsrs	r3, r3, #3
 8001d48:	0749      	lsls	r1, r1, #29
 8001d4a:	430b      	orrs	r3, r1
 8001d4c:	4661      	mov	r1, ip
 8001d4e:	08cc      	lsrs	r4, r1, #3
 8001d50:	e7b8      	b.n	8001cc4 <__aeabi_dsub+0x2f0>
 8001d52:	4640      	mov	r0, r8
 8001d54:	4cd3      	ldr	r4, [pc, #844]	; (80020a4 <__aeabi_dsub+0x6d0>)
 8001d56:	3001      	adds	r0, #1
 8001d58:	4220      	tst	r0, r4
 8001d5a:	d000      	beq.n	8001d5e <__aeabi_dsub+0x38a>
 8001d5c:	e0a2      	b.n	8001ea4 <__aeabi_dsub+0x4d0>
 8001d5e:	4640      	mov	r0, r8
 8001d60:	2800      	cmp	r0, #0
 8001d62:	d000      	beq.n	8001d66 <__aeabi_dsub+0x392>
 8001d64:	e101      	b.n	8001f6a <__aeabi_dsub+0x596>
 8001d66:	4660      	mov	r0, ip
 8001d68:	4318      	orrs	r0, r3
 8001d6a:	d100      	bne.n	8001d6e <__aeabi_dsub+0x39a>
 8001d6c:	e15e      	b.n	800202c <__aeabi_dsub+0x658>
 8001d6e:	0008      	movs	r0, r1
 8001d70:	4338      	orrs	r0, r7
 8001d72:	d000      	beq.n	8001d76 <__aeabi_dsub+0x3a2>
 8001d74:	e15f      	b.n	8002036 <__aeabi_dsub+0x662>
 8001d76:	4661      	mov	r1, ip
 8001d78:	08db      	lsrs	r3, r3, #3
 8001d7a:	0749      	lsls	r1, r1, #29
 8001d7c:	430b      	orrs	r3, r1
 8001d7e:	4661      	mov	r1, ip
 8001d80:	08cc      	lsrs	r4, r1, #3
 8001d82:	e7a2      	b.n	8001cca <__aeabi_dsub+0x2f6>
 8001d84:	4dc8      	ldr	r5, [pc, #800]	; (80020a8 <__aeabi_dsub+0x6d4>)
 8001d86:	42a8      	cmp	r0, r5
 8001d88:	d100      	bne.n	8001d8c <__aeabi_dsub+0x3b8>
 8001d8a:	e0cf      	b.n	8001f2c <__aeabi_dsub+0x558>
 8001d8c:	2580      	movs	r5, #128	; 0x80
 8001d8e:	4664      	mov	r4, ip
 8001d90:	042d      	lsls	r5, r5, #16
 8001d92:	432c      	orrs	r4, r5
 8001d94:	46a4      	mov	ip, r4
 8001d96:	2a38      	cmp	r2, #56	; 0x38
 8001d98:	dc56      	bgt.n	8001e48 <__aeabi_dsub+0x474>
 8001d9a:	2a1f      	cmp	r2, #31
 8001d9c:	dd00      	ble.n	8001da0 <__aeabi_dsub+0x3cc>
 8001d9e:	e0d1      	b.n	8001f44 <__aeabi_dsub+0x570>
 8001da0:	2520      	movs	r5, #32
 8001da2:	001e      	movs	r6, r3
 8001da4:	1aad      	subs	r5, r5, r2
 8001da6:	4664      	mov	r4, ip
 8001da8:	40ab      	lsls	r3, r5
 8001daa:	40ac      	lsls	r4, r5
 8001dac:	40d6      	lsrs	r6, r2
 8001dae:	1e5d      	subs	r5, r3, #1
 8001db0:	41ab      	sbcs	r3, r5
 8001db2:	4334      	orrs	r4, r6
 8001db4:	4323      	orrs	r3, r4
 8001db6:	4664      	mov	r4, ip
 8001db8:	40d4      	lsrs	r4, r2
 8001dba:	1b09      	subs	r1, r1, r4
 8001dbc:	e049      	b.n	8001e52 <__aeabi_dsub+0x47e>
 8001dbe:	4660      	mov	r0, ip
 8001dc0:	1bdc      	subs	r4, r3, r7
 8001dc2:	1a46      	subs	r6, r0, r1
 8001dc4:	42a3      	cmp	r3, r4
 8001dc6:	4180      	sbcs	r0, r0
 8001dc8:	4240      	negs	r0, r0
 8001dca:	4681      	mov	r9, r0
 8001dcc:	0030      	movs	r0, r6
 8001dce:	464e      	mov	r6, r9
 8001dd0:	1b80      	subs	r0, r0, r6
 8001dd2:	4681      	mov	r9, r0
 8001dd4:	0200      	lsls	r0, r0, #8
 8001dd6:	d476      	bmi.n	8001ec6 <__aeabi_dsub+0x4f2>
 8001dd8:	464b      	mov	r3, r9
 8001dda:	4323      	orrs	r3, r4
 8001ddc:	d000      	beq.n	8001de0 <__aeabi_dsub+0x40c>
 8001dde:	e652      	b.n	8001a86 <__aeabi_dsub+0xb2>
 8001de0:	2400      	movs	r4, #0
 8001de2:	2500      	movs	r5, #0
 8001de4:	e771      	b.n	8001cca <__aeabi_dsub+0x2f6>
 8001de6:	4339      	orrs	r1, r7
 8001de8:	000c      	movs	r4, r1
 8001dea:	1e62      	subs	r2, r4, #1
 8001dec:	4194      	sbcs	r4, r2
 8001dee:	18e4      	adds	r4, r4, r3
 8001df0:	429c      	cmp	r4, r3
 8001df2:	419b      	sbcs	r3, r3
 8001df4:	425b      	negs	r3, r3
 8001df6:	4463      	add	r3, ip
 8001df8:	4699      	mov	r9, r3
 8001dfa:	464b      	mov	r3, r9
 8001dfc:	021b      	lsls	r3, r3, #8
 8001dfe:	d400      	bmi.n	8001e02 <__aeabi_dsub+0x42e>
 8001e00:	e756      	b.n	8001cb0 <__aeabi_dsub+0x2dc>
 8001e02:	2301      	movs	r3, #1
 8001e04:	469c      	mov	ip, r3
 8001e06:	4ba8      	ldr	r3, [pc, #672]	; (80020a8 <__aeabi_dsub+0x6d4>)
 8001e08:	44e0      	add	r8, ip
 8001e0a:	4598      	cmp	r8, r3
 8001e0c:	d038      	beq.n	8001e80 <__aeabi_dsub+0x4ac>
 8001e0e:	464b      	mov	r3, r9
 8001e10:	48a6      	ldr	r0, [pc, #664]	; (80020ac <__aeabi_dsub+0x6d8>)
 8001e12:	2201      	movs	r2, #1
 8001e14:	4003      	ands	r3, r0
 8001e16:	0018      	movs	r0, r3
 8001e18:	0863      	lsrs	r3, r4, #1
 8001e1a:	4014      	ands	r4, r2
 8001e1c:	431c      	orrs	r4, r3
 8001e1e:	07c3      	lsls	r3, r0, #31
 8001e20:	431c      	orrs	r4, r3
 8001e22:	0843      	lsrs	r3, r0, #1
 8001e24:	4699      	mov	r9, r3
 8001e26:	e657      	b.n	8001ad8 <__aeabi_dsub+0x104>
 8001e28:	0010      	movs	r0, r2
 8001e2a:	000e      	movs	r6, r1
 8001e2c:	3820      	subs	r0, #32
 8001e2e:	40c6      	lsrs	r6, r0
 8001e30:	2a20      	cmp	r2, #32
 8001e32:	d004      	beq.n	8001e3e <__aeabi_dsub+0x46a>
 8001e34:	2040      	movs	r0, #64	; 0x40
 8001e36:	1a82      	subs	r2, r0, r2
 8001e38:	4091      	lsls	r1, r2
 8001e3a:	430f      	orrs	r7, r1
 8001e3c:	46b9      	mov	r9, r7
 8001e3e:	464f      	mov	r7, r9
 8001e40:	1e7a      	subs	r2, r7, #1
 8001e42:	4197      	sbcs	r7, r2
 8001e44:	4337      	orrs	r7, r6
 8001e46:	e60f      	b.n	8001a68 <__aeabi_dsub+0x94>
 8001e48:	4662      	mov	r2, ip
 8001e4a:	431a      	orrs	r2, r3
 8001e4c:	0013      	movs	r3, r2
 8001e4e:	1e5a      	subs	r2, r3, #1
 8001e50:	4193      	sbcs	r3, r2
 8001e52:	1afc      	subs	r4, r7, r3
 8001e54:	42a7      	cmp	r7, r4
 8001e56:	41bf      	sbcs	r7, r7
 8001e58:	427f      	negs	r7, r7
 8001e5a:	1bcb      	subs	r3, r1, r7
 8001e5c:	4699      	mov	r9, r3
 8001e5e:	465d      	mov	r5, fp
 8001e60:	4680      	mov	r8, r0
 8001e62:	e608      	b.n	8001a76 <__aeabi_dsub+0xa2>
 8001e64:	4666      	mov	r6, ip
 8001e66:	431e      	orrs	r6, r3
 8001e68:	d100      	bne.n	8001e6c <__aeabi_dsub+0x498>
 8001e6a:	e0be      	b.n	8001fea <__aeabi_dsub+0x616>
 8001e6c:	1e56      	subs	r6, r2, #1
 8001e6e:	2a01      	cmp	r2, #1
 8001e70:	d100      	bne.n	8001e74 <__aeabi_dsub+0x4a0>
 8001e72:	e109      	b.n	8002088 <__aeabi_dsub+0x6b4>
 8001e74:	4c8c      	ldr	r4, [pc, #560]	; (80020a8 <__aeabi_dsub+0x6d4>)
 8001e76:	42a2      	cmp	r2, r4
 8001e78:	d100      	bne.n	8001e7c <__aeabi_dsub+0x4a8>
 8001e7a:	e119      	b.n	80020b0 <__aeabi_dsub+0x6dc>
 8001e7c:	0032      	movs	r2, r6
 8001e7e:	e6c1      	b.n	8001c04 <__aeabi_dsub+0x230>
 8001e80:	4642      	mov	r2, r8
 8001e82:	2400      	movs	r4, #0
 8001e84:	2300      	movs	r3, #0
 8001e86:	e648      	b.n	8001b1a <__aeabi_dsub+0x146>
 8001e88:	2020      	movs	r0, #32
 8001e8a:	000c      	movs	r4, r1
 8001e8c:	1a80      	subs	r0, r0, r2
 8001e8e:	003e      	movs	r6, r7
 8001e90:	4087      	lsls	r7, r0
 8001e92:	4084      	lsls	r4, r0
 8001e94:	40d6      	lsrs	r6, r2
 8001e96:	1e78      	subs	r0, r7, #1
 8001e98:	4187      	sbcs	r7, r0
 8001e9a:	40d1      	lsrs	r1, r2
 8001e9c:	4334      	orrs	r4, r6
 8001e9e:	433c      	orrs	r4, r7
 8001ea0:	448c      	add	ip, r1
 8001ea2:	e7a4      	b.n	8001dee <__aeabi_dsub+0x41a>
 8001ea4:	4a80      	ldr	r2, [pc, #512]	; (80020a8 <__aeabi_dsub+0x6d4>)
 8001ea6:	4290      	cmp	r0, r2
 8001ea8:	d100      	bne.n	8001eac <__aeabi_dsub+0x4d8>
 8001eaa:	e0e9      	b.n	8002080 <__aeabi_dsub+0x6ac>
 8001eac:	19df      	adds	r7, r3, r7
 8001eae:	429f      	cmp	r7, r3
 8001eb0:	419b      	sbcs	r3, r3
 8001eb2:	4461      	add	r1, ip
 8001eb4:	425b      	negs	r3, r3
 8001eb6:	18c9      	adds	r1, r1, r3
 8001eb8:	07cc      	lsls	r4, r1, #31
 8001eba:	087f      	lsrs	r7, r7, #1
 8001ebc:	084b      	lsrs	r3, r1, #1
 8001ebe:	4699      	mov	r9, r3
 8001ec0:	4680      	mov	r8, r0
 8001ec2:	433c      	orrs	r4, r7
 8001ec4:	e6f4      	b.n	8001cb0 <__aeabi_dsub+0x2dc>
 8001ec6:	1afc      	subs	r4, r7, r3
 8001ec8:	42a7      	cmp	r7, r4
 8001eca:	41bf      	sbcs	r7, r7
 8001ecc:	4663      	mov	r3, ip
 8001ece:	427f      	negs	r7, r7
 8001ed0:	1ac9      	subs	r1, r1, r3
 8001ed2:	1bcb      	subs	r3, r1, r7
 8001ed4:	4699      	mov	r9, r3
 8001ed6:	465d      	mov	r5, fp
 8001ed8:	e5d5      	b.n	8001a86 <__aeabi_dsub+0xb2>
 8001eda:	08ff      	lsrs	r7, r7, #3
 8001edc:	074b      	lsls	r3, r1, #29
 8001ede:	465d      	mov	r5, fp
 8001ee0:	433b      	orrs	r3, r7
 8001ee2:	08cc      	lsrs	r4, r1, #3
 8001ee4:	e6ee      	b.n	8001cc4 <__aeabi_dsub+0x2f0>
 8001ee6:	4662      	mov	r2, ip
 8001ee8:	431a      	orrs	r2, r3
 8001eea:	d000      	beq.n	8001eee <__aeabi_dsub+0x51a>
 8001eec:	e082      	b.n	8001ff4 <__aeabi_dsub+0x620>
 8001eee:	000b      	movs	r3, r1
 8001ef0:	433b      	orrs	r3, r7
 8001ef2:	d11b      	bne.n	8001f2c <__aeabi_dsub+0x558>
 8001ef4:	2480      	movs	r4, #128	; 0x80
 8001ef6:	2500      	movs	r5, #0
 8001ef8:	0324      	lsls	r4, r4, #12
 8001efa:	e6f9      	b.n	8001cf0 <__aeabi_dsub+0x31c>
 8001efc:	19dc      	adds	r4, r3, r7
 8001efe:	429c      	cmp	r4, r3
 8001f00:	419b      	sbcs	r3, r3
 8001f02:	4461      	add	r1, ip
 8001f04:	4689      	mov	r9, r1
 8001f06:	425b      	negs	r3, r3
 8001f08:	4499      	add	r9, r3
 8001f0a:	464b      	mov	r3, r9
 8001f0c:	021b      	lsls	r3, r3, #8
 8001f0e:	d444      	bmi.n	8001f9a <__aeabi_dsub+0x5c6>
 8001f10:	2301      	movs	r3, #1
 8001f12:	4698      	mov	r8, r3
 8001f14:	e6cc      	b.n	8001cb0 <__aeabi_dsub+0x2dc>
 8001f16:	1bdc      	subs	r4, r3, r7
 8001f18:	4662      	mov	r2, ip
 8001f1a:	42a3      	cmp	r3, r4
 8001f1c:	419b      	sbcs	r3, r3
 8001f1e:	1a51      	subs	r1, r2, r1
 8001f20:	425b      	negs	r3, r3
 8001f22:	1acb      	subs	r3, r1, r3
 8001f24:	4699      	mov	r9, r3
 8001f26:	2301      	movs	r3, #1
 8001f28:	4698      	mov	r8, r3
 8001f2a:	e5a4      	b.n	8001a76 <__aeabi_dsub+0xa2>
 8001f2c:	08ff      	lsrs	r7, r7, #3
 8001f2e:	074b      	lsls	r3, r1, #29
 8001f30:	465d      	mov	r5, fp
 8001f32:	433b      	orrs	r3, r7
 8001f34:	08cc      	lsrs	r4, r1, #3
 8001f36:	e6d7      	b.n	8001ce8 <__aeabi_dsub+0x314>
 8001f38:	4662      	mov	r2, ip
 8001f3a:	431a      	orrs	r2, r3
 8001f3c:	0014      	movs	r4, r2
 8001f3e:	1e63      	subs	r3, r4, #1
 8001f40:	419c      	sbcs	r4, r3
 8001f42:	e679      	b.n	8001c38 <__aeabi_dsub+0x264>
 8001f44:	0015      	movs	r5, r2
 8001f46:	4664      	mov	r4, ip
 8001f48:	3d20      	subs	r5, #32
 8001f4a:	40ec      	lsrs	r4, r5
 8001f4c:	46a0      	mov	r8, r4
 8001f4e:	2a20      	cmp	r2, #32
 8001f50:	d005      	beq.n	8001f5e <__aeabi_dsub+0x58a>
 8001f52:	2540      	movs	r5, #64	; 0x40
 8001f54:	4664      	mov	r4, ip
 8001f56:	1aaa      	subs	r2, r5, r2
 8001f58:	4094      	lsls	r4, r2
 8001f5a:	4323      	orrs	r3, r4
 8001f5c:	469a      	mov	sl, r3
 8001f5e:	4654      	mov	r4, sl
 8001f60:	1e63      	subs	r3, r4, #1
 8001f62:	419c      	sbcs	r4, r3
 8001f64:	4643      	mov	r3, r8
 8001f66:	4323      	orrs	r3, r4
 8001f68:	e773      	b.n	8001e52 <__aeabi_dsub+0x47e>
 8001f6a:	4662      	mov	r2, ip
 8001f6c:	431a      	orrs	r2, r3
 8001f6e:	d023      	beq.n	8001fb8 <__aeabi_dsub+0x5e4>
 8001f70:	000a      	movs	r2, r1
 8001f72:	433a      	orrs	r2, r7
 8001f74:	d000      	beq.n	8001f78 <__aeabi_dsub+0x5a4>
 8001f76:	e0a0      	b.n	80020ba <__aeabi_dsub+0x6e6>
 8001f78:	4662      	mov	r2, ip
 8001f7a:	08db      	lsrs	r3, r3, #3
 8001f7c:	0752      	lsls	r2, r2, #29
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	4662      	mov	r2, ip
 8001f82:	08d4      	lsrs	r4, r2, #3
 8001f84:	e6b0      	b.n	8001ce8 <__aeabi_dsub+0x314>
 8001f86:	000b      	movs	r3, r1
 8001f88:	433b      	orrs	r3, r7
 8001f8a:	d100      	bne.n	8001f8e <__aeabi_dsub+0x5ba>
 8001f8c:	e728      	b.n	8001de0 <__aeabi_dsub+0x40c>
 8001f8e:	08ff      	lsrs	r7, r7, #3
 8001f90:	074b      	lsls	r3, r1, #29
 8001f92:	465d      	mov	r5, fp
 8001f94:	433b      	orrs	r3, r7
 8001f96:	08cc      	lsrs	r4, r1, #3
 8001f98:	e697      	b.n	8001cca <__aeabi_dsub+0x2f6>
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	4698      	mov	r8, r3
 8001f9e:	e736      	b.n	8001e0e <__aeabi_dsub+0x43a>
 8001fa0:	1afc      	subs	r4, r7, r3
 8001fa2:	42a7      	cmp	r7, r4
 8001fa4:	41bf      	sbcs	r7, r7
 8001fa6:	4663      	mov	r3, ip
 8001fa8:	427f      	negs	r7, r7
 8001faa:	1ac9      	subs	r1, r1, r3
 8001fac:	1bcb      	subs	r3, r1, r7
 8001fae:	4699      	mov	r9, r3
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	465d      	mov	r5, fp
 8001fb4:	4698      	mov	r8, r3
 8001fb6:	e55e      	b.n	8001a76 <__aeabi_dsub+0xa2>
 8001fb8:	074b      	lsls	r3, r1, #29
 8001fba:	08ff      	lsrs	r7, r7, #3
 8001fbc:	433b      	orrs	r3, r7
 8001fbe:	08cc      	lsrs	r4, r1, #3
 8001fc0:	e692      	b.n	8001ce8 <__aeabi_dsub+0x314>
 8001fc2:	1bdc      	subs	r4, r3, r7
 8001fc4:	4660      	mov	r0, ip
 8001fc6:	42a3      	cmp	r3, r4
 8001fc8:	41b6      	sbcs	r6, r6
 8001fca:	1a40      	subs	r0, r0, r1
 8001fcc:	4276      	negs	r6, r6
 8001fce:	1b80      	subs	r0, r0, r6
 8001fd0:	4681      	mov	r9, r0
 8001fd2:	0200      	lsls	r0, r0, #8
 8001fd4:	d560      	bpl.n	8002098 <__aeabi_dsub+0x6c4>
 8001fd6:	1afc      	subs	r4, r7, r3
 8001fd8:	42a7      	cmp	r7, r4
 8001fda:	41bf      	sbcs	r7, r7
 8001fdc:	4663      	mov	r3, ip
 8001fde:	427f      	negs	r7, r7
 8001fe0:	1ac9      	subs	r1, r1, r3
 8001fe2:	1bcb      	subs	r3, r1, r7
 8001fe4:	4699      	mov	r9, r3
 8001fe6:	465d      	mov	r5, fp
 8001fe8:	e576      	b.n	8001ad8 <__aeabi_dsub+0x104>
 8001fea:	08ff      	lsrs	r7, r7, #3
 8001fec:	074b      	lsls	r3, r1, #29
 8001fee:	433b      	orrs	r3, r7
 8001ff0:	08cc      	lsrs	r4, r1, #3
 8001ff2:	e667      	b.n	8001cc4 <__aeabi_dsub+0x2f0>
 8001ff4:	000a      	movs	r2, r1
 8001ff6:	08db      	lsrs	r3, r3, #3
 8001ff8:	433a      	orrs	r2, r7
 8001ffa:	d100      	bne.n	8001ffe <__aeabi_dsub+0x62a>
 8001ffc:	e66f      	b.n	8001cde <__aeabi_dsub+0x30a>
 8001ffe:	4662      	mov	r2, ip
 8002000:	0752      	lsls	r2, r2, #29
 8002002:	4313      	orrs	r3, r2
 8002004:	4662      	mov	r2, ip
 8002006:	08d4      	lsrs	r4, r2, #3
 8002008:	2280      	movs	r2, #128	; 0x80
 800200a:	0312      	lsls	r2, r2, #12
 800200c:	4214      	tst	r4, r2
 800200e:	d007      	beq.n	8002020 <__aeabi_dsub+0x64c>
 8002010:	08c8      	lsrs	r0, r1, #3
 8002012:	4210      	tst	r0, r2
 8002014:	d104      	bne.n	8002020 <__aeabi_dsub+0x64c>
 8002016:	465d      	mov	r5, fp
 8002018:	0004      	movs	r4, r0
 800201a:	08fb      	lsrs	r3, r7, #3
 800201c:	0749      	lsls	r1, r1, #29
 800201e:	430b      	orrs	r3, r1
 8002020:	0f5a      	lsrs	r2, r3, #29
 8002022:	00db      	lsls	r3, r3, #3
 8002024:	08db      	lsrs	r3, r3, #3
 8002026:	0752      	lsls	r2, r2, #29
 8002028:	4313      	orrs	r3, r2
 800202a:	e65d      	b.n	8001ce8 <__aeabi_dsub+0x314>
 800202c:	074b      	lsls	r3, r1, #29
 800202e:	08ff      	lsrs	r7, r7, #3
 8002030:	433b      	orrs	r3, r7
 8002032:	08cc      	lsrs	r4, r1, #3
 8002034:	e649      	b.n	8001cca <__aeabi_dsub+0x2f6>
 8002036:	19dc      	adds	r4, r3, r7
 8002038:	429c      	cmp	r4, r3
 800203a:	419b      	sbcs	r3, r3
 800203c:	4461      	add	r1, ip
 800203e:	4689      	mov	r9, r1
 8002040:	425b      	negs	r3, r3
 8002042:	4499      	add	r9, r3
 8002044:	464b      	mov	r3, r9
 8002046:	021b      	lsls	r3, r3, #8
 8002048:	d400      	bmi.n	800204c <__aeabi_dsub+0x678>
 800204a:	e631      	b.n	8001cb0 <__aeabi_dsub+0x2dc>
 800204c:	464a      	mov	r2, r9
 800204e:	4b17      	ldr	r3, [pc, #92]	; (80020ac <__aeabi_dsub+0x6d8>)
 8002050:	401a      	ands	r2, r3
 8002052:	2301      	movs	r3, #1
 8002054:	4691      	mov	r9, r2
 8002056:	4698      	mov	r8, r3
 8002058:	e62a      	b.n	8001cb0 <__aeabi_dsub+0x2dc>
 800205a:	0016      	movs	r6, r2
 800205c:	4664      	mov	r4, ip
 800205e:	3e20      	subs	r6, #32
 8002060:	40f4      	lsrs	r4, r6
 8002062:	46a0      	mov	r8, r4
 8002064:	2a20      	cmp	r2, #32
 8002066:	d005      	beq.n	8002074 <__aeabi_dsub+0x6a0>
 8002068:	2640      	movs	r6, #64	; 0x40
 800206a:	4664      	mov	r4, ip
 800206c:	1ab2      	subs	r2, r6, r2
 800206e:	4094      	lsls	r4, r2
 8002070:	4323      	orrs	r3, r4
 8002072:	469a      	mov	sl, r3
 8002074:	4654      	mov	r4, sl
 8002076:	1e63      	subs	r3, r4, #1
 8002078:	419c      	sbcs	r4, r3
 800207a:	4643      	mov	r3, r8
 800207c:	431c      	orrs	r4, r3
 800207e:	e5db      	b.n	8001c38 <__aeabi_dsub+0x264>
 8002080:	0002      	movs	r2, r0
 8002082:	2400      	movs	r4, #0
 8002084:	2300      	movs	r3, #0
 8002086:	e548      	b.n	8001b1a <__aeabi_dsub+0x146>
 8002088:	19dc      	adds	r4, r3, r7
 800208a:	42bc      	cmp	r4, r7
 800208c:	41bf      	sbcs	r7, r7
 800208e:	4461      	add	r1, ip
 8002090:	4689      	mov	r9, r1
 8002092:	427f      	negs	r7, r7
 8002094:	44b9      	add	r9, r7
 8002096:	e738      	b.n	8001f0a <__aeabi_dsub+0x536>
 8002098:	464b      	mov	r3, r9
 800209a:	4323      	orrs	r3, r4
 800209c:	d100      	bne.n	80020a0 <__aeabi_dsub+0x6cc>
 800209e:	e69f      	b.n	8001de0 <__aeabi_dsub+0x40c>
 80020a0:	e606      	b.n	8001cb0 <__aeabi_dsub+0x2dc>
 80020a2:	46c0      	nop			; (mov r8, r8)
 80020a4:	000007fe 	.word	0x000007fe
 80020a8:	000007ff 	.word	0x000007ff
 80020ac:	ff7fffff 	.word	0xff7fffff
 80020b0:	08ff      	lsrs	r7, r7, #3
 80020b2:	074b      	lsls	r3, r1, #29
 80020b4:	433b      	orrs	r3, r7
 80020b6:	08cc      	lsrs	r4, r1, #3
 80020b8:	e616      	b.n	8001ce8 <__aeabi_dsub+0x314>
 80020ba:	4662      	mov	r2, ip
 80020bc:	08db      	lsrs	r3, r3, #3
 80020be:	0752      	lsls	r2, r2, #29
 80020c0:	4313      	orrs	r3, r2
 80020c2:	4662      	mov	r2, ip
 80020c4:	08d4      	lsrs	r4, r2, #3
 80020c6:	2280      	movs	r2, #128	; 0x80
 80020c8:	0312      	lsls	r2, r2, #12
 80020ca:	4214      	tst	r4, r2
 80020cc:	d007      	beq.n	80020de <__aeabi_dsub+0x70a>
 80020ce:	08c8      	lsrs	r0, r1, #3
 80020d0:	4210      	tst	r0, r2
 80020d2:	d104      	bne.n	80020de <__aeabi_dsub+0x70a>
 80020d4:	465d      	mov	r5, fp
 80020d6:	0004      	movs	r4, r0
 80020d8:	08fb      	lsrs	r3, r7, #3
 80020da:	0749      	lsls	r1, r1, #29
 80020dc:	430b      	orrs	r3, r1
 80020de:	0f5a      	lsrs	r2, r3, #29
 80020e0:	00db      	lsls	r3, r3, #3
 80020e2:	0752      	lsls	r2, r2, #29
 80020e4:	08db      	lsrs	r3, r3, #3
 80020e6:	4313      	orrs	r3, r2
 80020e8:	e5fe      	b.n	8001ce8 <__aeabi_dsub+0x314>
 80020ea:	2300      	movs	r3, #0
 80020ec:	4a01      	ldr	r2, [pc, #4]	; (80020f4 <__aeabi_dsub+0x720>)
 80020ee:	001c      	movs	r4, r3
 80020f0:	e513      	b.n	8001b1a <__aeabi_dsub+0x146>
 80020f2:	46c0      	nop			; (mov r8, r8)
 80020f4:	000007ff 	.word	0x000007ff

080020f8 <__aeabi_dcmpun>:
 80020f8:	b570      	push	{r4, r5, r6, lr}
 80020fa:	0005      	movs	r5, r0
 80020fc:	480c      	ldr	r0, [pc, #48]	; (8002130 <__aeabi_dcmpun+0x38>)
 80020fe:	031c      	lsls	r4, r3, #12
 8002100:	0016      	movs	r6, r2
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	030a      	lsls	r2, r1, #12
 8002106:	0049      	lsls	r1, r1, #1
 8002108:	0b12      	lsrs	r2, r2, #12
 800210a:	0d49      	lsrs	r1, r1, #21
 800210c:	0b24      	lsrs	r4, r4, #12
 800210e:	0d5b      	lsrs	r3, r3, #21
 8002110:	4281      	cmp	r1, r0
 8002112:	d008      	beq.n	8002126 <__aeabi_dcmpun+0x2e>
 8002114:	4a06      	ldr	r2, [pc, #24]	; (8002130 <__aeabi_dcmpun+0x38>)
 8002116:	2000      	movs	r0, #0
 8002118:	4293      	cmp	r3, r2
 800211a:	d103      	bne.n	8002124 <__aeabi_dcmpun+0x2c>
 800211c:	0020      	movs	r0, r4
 800211e:	4330      	orrs	r0, r6
 8002120:	1e43      	subs	r3, r0, #1
 8002122:	4198      	sbcs	r0, r3
 8002124:	bd70      	pop	{r4, r5, r6, pc}
 8002126:	2001      	movs	r0, #1
 8002128:	432a      	orrs	r2, r5
 800212a:	d1fb      	bne.n	8002124 <__aeabi_dcmpun+0x2c>
 800212c:	e7f2      	b.n	8002114 <__aeabi_dcmpun+0x1c>
 800212e:	46c0      	nop			; (mov r8, r8)
 8002130:	000007ff 	.word	0x000007ff

08002134 <__aeabi_d2iz>:
 8002134:	000a      	movs	r2, r1
 8002136:	b530      	push	{r4, r5, lr}
 8002138:	4c13      	ldr	r4, [pc, #76]	; (8002188 <__aeabi_d2iz+0x54>)
 800213a:	0053      	lsls	r3, r2, #1
 800213c:	0309      	lsls	r1, r1, #12
 800213e:	0005      	movs	r5, r0
 8002140:	0b09      	lsrs	r1, r1, #12
 8002142:	2000      	movs	r0, #0
 8002144:	0d5b      	lsrs	r3, r3, #21
 8002146:	0fd2      	lsrs	r2, r2, #31
 8002148:	42a3      	cmp	r3, r4
 800214a:	dd04      	ble.n	8002156 <__aeabi_d2iz+0x22>
 800214c:	480f      	ldr	r0, [pc, #60]	; (800218c <__aeabi_d2iz+0x58>)
 800214e:	4283      	cmp	r3, r0
 8002150:	dd02      	ble.n	8002158 <__aeabi_d2iz+0x24>
 8002152:	4b0f      	ldr	r3, [pc, #60]	; (8002190 <__aeabi_d2iz+0x5c>)
 8002154:	18d0      	adds	r0, r2, r3
 8002156:	bd30      	pop	{r4, r5, pc}
 8002158:	2080      	movs	r0, #128	; 0x80
 800215a:	0340      	lsls	r0, r0, #13
 800215c:	4301      	orrs	r1, r0
 800215e:	480d      	ldr	r0, [pc, #52]	; (8002194 <__aeabi_d2iz+0x60>)
 8002160:	1ac0      	subs	r0, r0, r3
 8002162:	281f      	cmp	r0, #31
 8002164:	dd08      	ble.n	8002178 <__aeabi_d2iz+0x44>
 8002166:	480c      	ldr	r0, [pc, #48]	; (8002198 <__aeabi_d2iz+0x64>)
 8002168:	1ac3      	subs	r3, r0, r3
 800216a:	40d9      	lsrs	r1, r3
 800216c:	000b      	movs	r3, r1
 800216e:	4258      	negs	r0, r3
 8002170:	2a00      	cmp	r2, #0
 8002172:	d1f0      	bne.n	8002156 <__aeabi_d2iz+0x22>
 8002174:	0018      	movs	r0, r3
 8002176:	e7ee      	b.n	8002156 <__aeabi_d2iz+0x22>
 8002178:	4c08      	ldr	r4, [pc, #32]	; (800219c <__aeabi_d2iz+0x68>)
 800217a:	40c5      	lsrs	r5, r0
 800217c:	46a4      	mov	ip, r4
 800217e:	4463      	add	r3, ip
 8002180:	4099      	lsls	r1, r3
 8002182:	000b      	movs	r3, r1
 8002184:	432b      	orrs	r3, r5
 8002186:	e7f2      	b.n	800216e <__aeabi_d2iz+0x3a>
 8002188:	000003fe 	.word	0x000003fe
 800218c:	0000041d 	.word	0x0000041d
 8002190:	7fffffff 	.word	0x7fffffff
 8002194:	00000433 	.word	0x00000433
 8002198:	00000413 	.word	0x00000413
 800219c:	fffffbed 	.word	0xfffffbed

080021a0 <__aeabi_i2d>:
 80021a0:	b570      	push	{r4, r5, r6, lr}
 80021a2:	2800      	cmp	r0, #0
 80021a4:	d016      	beq.n	80021d4 <__aeabi_i2d+0x34>
 80021a6:	17c3      	asrs	r3, r0, #31
 80021a8:	18c5      	adds	r5, r0, r3
 80021aa:	405d      	eors	r5, r3
 80021ac:	0fc4      	lsrs	r4, r0, #31
 80021ae:	0028      	movs	r0, r5
 80021b0:	f000 f84c 	bl	800224c <__clzsi2>
 80021b4:	4a11      	ldr	r2, [pc, #68]	; (80021fc <__aeabi_i2d+0x5c>)
 80021b6:	1a12      	subs	r2, r2, r0
 80021b8:	280a      	cmp	r0, #10
 80021ba:	dc16      	bgt.n	80021ea <__aeabi_i2d+0x4a>
 80021bc:	0003      	movs	r3, r0
 80021be:	002e      	movs	r6, r5
 80021c0:	3315      	adds	r3, #21
 80021c2:	409e      	lsls	r6, r3
 80021c4:	230b      	movs	r3, #11
 80021c6:	1a18      	subs	r0, r3, r0
 80021c8:	40c5      	lsrs	r5, r0
 80021ca:	0552      	lsls	r2, r2, #21
 80021cc:	032d      	lsls	r5, r5, #12
 80021ce:	0b2d      	lsrs	r5, r5, #12
 80021d0:	0d53      	lsrs	r3, r2, #21
 80021d2:	e003      	b.n	80021dc <__aeabi_i2d+0x3c>
 80021d4:	2400      	movs	r4, #0
 80021d6:	2300      	movs	r3, #0
 80021d8:	2500      	movs	r5, #0
 80021da:	2600      	movs	r6, #0
 80021dc:	051b      	lsls	r3, r3, #20
 80021de:	432b      	orrs	r3, r5
 80021e0:	07e4      	lsls	r4, r4, #31
 80021e2:	4323      	orrs	r3, r4
 80021e4:	0030      	movs	r0, r6
 80021e6:	0019      	movs	r1, r3
 80021e8:	bd70      	pop	{r4, r5, r6, pc}
 80021ea:	380b      	subs	r0, #11
 80021ec:	4085      	lsls	r5, r0
 80021ee:	0552      	lsls	r2, r2, #21
 80021f0:	032d      	lsls	r5, r5, #12
 80021f2:	2600      	movs	r6, #0
 80021f4:	0b2d      	lsrs	r5, r5, #12
 80021f6:	0d53      	lsrs	r3, r2, #21
 80021f8:	e7f0      	b.n	80021dc <__aeabi_i2d+0x3c>
 80021fa:	46c0      	nop			; (mov r8, r8)
 80021fc:	0000041e 	.word	0x0000041e

08002200 <__aeabi_ui2d>:
 8002200:	b510      	push	{r4, lr}
 8002202:	1e04      	subs	r4, r0, #0
 8002204:	d010      	beq.n	8002228 <__aeabi_ui2d+0x28>
 8002206:	f000 f821 	bl	800224c <__clzsi2>
 800220a:	4b0f      	ldr	r3, [pc, #60]	; (8002248 <__aeabi_ui2d+0x48>)
 800220c:	1a1b      	subs	r3, r3, r0
 800220e:	280a      	cmp	r0, #10
 8002210:	dc11      	bgt.n	8002236 <__aeabi_ui2d+0x36>
 8002212:	220b      	movs	r2, #11
 8002214:	0021      	movs	r1, r4
 8002216:	1a12      	subs	r2, r2, r0
 8002218:	40d1      	lsrs	r1, r2
 800221a:	3015      	adds	r0, #21
 800221c:	030a      	lsls	r2, r1, #12
 800221e:	055b      	lsls	r3, r3, #21
 8002220:	4084      	lsls	r4, r0
 8002222:	0b12      	lsrs	r2, r2, #12
 8002224:	0d5b      	lsrs	r3, r3, #21
 8002226:	e001      	b.n	800222c <__aeabi_ui2d+0x2c>
 8002228:	2300      	movs	r3, #0
 800222a:	2200      	movs	r2, #0
 800222c:	051b      	lsls	r3, r3, #20
 800222e:	4313      	orrs	r3, r2
 8002230:	0020      	movs	r0, r4
 8002232:	0019      	movs	r1, r3
 8002234:	bd10      	pop	{r4, pc}
 8002236:	0022      	movs	r2, r4
 8002238:	380b      	subs	r0, #11
 800223a:	4082      	lsls	r2, r0
 800223c:	055b      	lsls	r3, r3, #21
 800223e:	0312      	lsls	r2, r2, #12
 8002240:	2400      	movs	r4, #0
 8002242:	0b12      	lsrs	r2, r2, #12
 8002244:	0d5b      	lsrs	r3, r3, #21
 8002246:	e7f1      	b.n	800222c <__aeabi_ui2d+0x2c>
 8002248:	0000041e 	.word	0x0000041e

0800224c <__clzsi2>:
 800224c:	211c      	movs	r1, #28
 800224e:	2301      	movs	r3, #1
 8002250:	041b      	lsls	r3, r3, #16
 8002252:	4298      	cmp	r0, r3
 8002254:	d301      	bcc.n	800225a <__clzsi2+0xe>
 8002256:	0c00      	lsrs	r0, r0, #16
 8002258:	3910      	subs	r1, #16
 800225a:	0a1b      	lsrs	r3, r3, #8
 800225c:	4298      	cmp	r0, r3
 800225e:	d301      	bcc.n	8002264 <__clzsi2+0x18>
 8002260:	0a00      	lsrs	r0, r0, #8
 8002262:	3908      	subs	r1, #8
 8002264:	091b      	lsrs	r3, r3, #4
 8002266:	4298      	cmp	r0, r3
 8002268:	d301      	bcc.n	800226e <__clzsi2+0x22>
 800226a:	0900      	lsrs	r0, r0, #4
 800226c:	3904      	subs	r1, #4
 800226e:	a202      	add	r2, pc, #8	; (adr r2, 8002278 <__clzsi2+0x2c>)
 8002270:	5c10      	ldrb	r0, [r2, r0]
 8002272:	1840      	adds	r0, r0, r1
 8002274:	4770      	bx	lr
 8002276:	46c0      	nop			; (mov r8, r8)
 8002278:	02020304 	.word	0x02020304
 800227c:	01010101 	.word	0x01010101
	...

08002288 <__clzdi2>:
 8002288:	b510      	push	{r4, lr}
 800228a:	2900      	cmp	r1, #0
 800228c:	d103      	bne.n	8002296 <__clzdi2+0xe>
 800228e:	f7ff ffdd 	bl	800224c <__clzsi2>
 8002292:	3020      	adds	r0, #32
 8002294:	e002      	b.n	800229c <__clzdi2+0x14>
 8002296:	0008      	movs	r0, r1
 8002298:	f7ff ffd8 	bl	800224c <__clzsi2>
 800229c:	bd10      	pop	{r4, pc}
 800229e:	46c0      	nop			; (mov r8, r8)

080022a0 <crc32_for_byte>:
 * Invalid file names and files that cause errors are silently skipped.
 * The program reads from stdin if it is called with no arguments.
 *
 * From http://home.thep.lu.se/~bjorn/crc/ */

uint32_t crc32_for_byte(uint32_t r) {
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  for(int j = 0; j < 8; ++j)
 80022a8:	2300      	movs	r3, #0
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	e00d      	b.n	80022ca <crc32_for_byte+0x2a>
    r = (r & 1? 0: (uint32_t)0xEDB88320L) ^ r >> 1;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2201      	movs	r2, #1
 80022b2:	4013      	ands	r3, r2
 80022b4:	d001      	beq.n	80022ba <crc32_for_byte+0x1a>
 80022b6:	2300      	movs	r3, #0
 80022b8:	e000      	b.n	80022bc <crc32_for_byte+0x1c>
 80022ba:	4b09      	ldr	r3, [pc, #36]	; (80022e0 <crc32_for_byte+0x40>)
 80022bc:	687a      	ldr	r2, [r7, #4]
 80022be:	0852      	lsrs	r2, r2, #1
 80022c0:	4053      	eors	r3, r2
 80022c2:	607b      	str	r3, [r7, #4]
  for(int j = 0; j < 8; ++j)
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	3301      	adds	r3, #1
 80022c8:	60fb      	str	r3, [r7, #12]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2b07      	cmp	r3, #7
 80022ce:	ddee      	ble.n	80022ae <crc32_for_byte+0xe>
  return r ^ (uint32_t)0xFF000000L;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	22ff      	movs	r2, #255	; 0xff
 80022d4:	0612      	lsls	r2, r2, #24
 80022d6:	4053      	eors	r3, r2
}
 80022d8:	0018      	movs	r0, r3
 80022da:	46bd      	mov	sp, r7
 80022dc:	b004      	add	sp, #16
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	edb88320 	.word	0xedb88320

080022e4 <crc32>:

uint32_t crc32(const void *data, uint32_t n_bytes) {
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b086      	sub	sp, #24
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
  uint32_t crc = 0;
 80022ee:	2300      	movs	r3, #0
 80022f0:	617b      	str	r3, [r7, #20]
  static uint32_t table[0x100];
  if(!*table)
 80022f2:	4b1a      	ldr	r3, [pc, #104]	; (800235c <crc32+0x78>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d111      	bne.n	800231e <crc32+0x3a>
    for(size_t i = 0; i < 0x100; ++i)
 80022fa:	2300      	movs	r3, #0
 80022fc:	613b      	str	r3, [r7, #16]
 80022fe:	e00b      	b.n	8002318 <crc32+0x34>
      table[i] = crc32_for_byte(i);
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	0018      	movs	r0, r3
 8002304:	f7ff ffcc 	bl	80022a0 <crc32_for_byte>
 8002308:	0001      	movs	r1, r0
 800230a:	4b14      	ldr	r3, [pc, #80]	; (800235c <crc32+0x78>)
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	0092      	lsls	r2, r2, #2
 8002310:	50d1      	str	r1, [r2, r3]
    for(size_t i = 0; i < 0x100; ++i)
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	3301      	adds	r3, #1
 8002316:	613b      	str	r3, [r7, #16]
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	2bff      	cmp	r3, #255	; 0xff
 800231c:	d9f0      	bls.n	8002300 <crc32+0x1c>
  for(size_t i = 0; i < n_bytes; ++i)
 800231e:	2300      	movs	r3, #0
 8002320:	60fb      	str	r3, [r7, #12]
 8002322:	e012      	b.n	800234a <crc32+0x66>
    crc = table[(uint8_t)crc ^ ((uint8_t*)data)[i]] ^ crc >> 8;
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	b2da      	uxtb	r2, r3
 8002328:	6879      	ldr	r1, [r7, #4]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	18cb      	adds	r3, r1, r3
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	4053      	eors	r3, r2
 8002332:	b2db      	uxtb	r3, r3
 8002334:	001a      	movs	r2, r3
 8002336:	4b09      	ldr	r3, [pc, #36]	; (800235c <crc32+0x78>)
 8002338:	0092      	lsls	r2, r2, #2
 800233a:	58d2      	ldr	r2, [r2, r3]
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	0a1b      	lsrs	r3, r3, #8
 8002340:	4053      	eors	r3, r2
 8002342:	617b      	str	r3, [r7, #20]
  for(size_t i = 0; i < n_bytes; ++i)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	3301      	adds	r3, #1
 8002348:	60fb      	str	r3, [r7, #12]
 800234a:	68fa      	ldr	r2, [r7, #12]
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	429a      	cmp	r2, r3
 8002350:	d3e8      	bcc.n	8002324 <crc32+0x40>

  return crc;
 8002352:	697b      	ldr	r3, [r7, #20]
}
 8002354:	0018      	movs	r0, r3
 8002356:	46bd      	mov	sp, r7
 8002358:	b006      	add	sp, #24
 800235a:	bd80      	pop	{r7, pc}
 800235c:	20000684 	.word	0x20000684

08002360 <image_get_header>:
#include "image.h"
#include "memoryMap.h"
#include "crc32.h"

const image_hdr_t *image_get_header(image_slot_t slot)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	0002      	movs	r2, r0
 8002368:	1dfb      	adds	r3, r7, #7
 800236a:	701a      	strb	r2, [r3, #0]
    const image_hdr_t *hdr = NULL;
 800236c:	2300      	movs	r3, #0
 800236e:	60fb      	str	r3, [r7, #12]

    switch (slot)
 8002370:	1dfb      	adds	r3, r7, #7
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	2b01      	cmp	r3, #1
 8002376:	d002      	beq.n	800237e <image_get_header+0x1e>
 8002378:	2b02      	cmp	r3, #2
 800237a:	d003      	beq.n	8002384 <image_get_header+0x24>
        break;
    case IMAGE_SLOT_2:
        hdr = (const image_hdr_t *) &__loader_rom_start__;
        break;
    default:
        break;
 800237c:	e005      	b.n	800238a <image_get_header+0x2a>
        hdr = (const image_hdr_t *) &__app_rom_start__;
 800237e:	4b0d      	ldr	r3, [pc, #52]	; (80023b4 <image_get_header+0x54>)
 8002380:	60fb      	str	r3, [r7, #12]
        break;
 8002382:	e002      	b.n	800238a <image_get_header+0x2a>
        hdr = (const image_hdr_t *) &__loader_rom_start__;
 8002384:	4b0c      	ldr	r3, [pc, #48]	; (80023b8 <image_get_header+0x58>)
 8002386:	60fb      	str	r3, [r7, #12]
        break;
 8002388:	46c0      	nop			; (mov r8, r8)
    }

    if (hdr && hdr->image_magic == IMAGE_MAGIC)
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d00b      	beq.n	80023a8 <image_get_header+0x48>
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	781a      	ldrb	r2, [r3, #0]
 8002394:	785b      	ldrb	r3, [r3, #1]
 8002396:	021b      	lsls	r3, r3, #8
 8002398:	4313      	orrs	r3, r2
 800239a:	b29a      	uxth	r2, r3
 800239c:	23e7      	movs	r3, #231	; 0xe7
 800239e:	005b      	lsls	r3, r3, #1
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d101      	bne.n	80023a8 <image_get_header+0x48>
    {
        return hdr;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	e000      	b.n	80023aa <image_get_header+0x4a>
    }
    else
    {
        return NULL;
 80023a8:	2300      	movs	r3, #0
    }
}
 80023aa:	0018      	movs	r0, r3
 80023ac:	46bd      	mov	sp, r7
 80023ae:	b004      	add	sp, #16
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	46c0      	nop			; (mov r8, r8)
 80023b4:	08011800 	.word	0x08011800
 80023b8:	0800c800 	.word	0x0800c800

080023bc <image_validate>:

int image_validate(image_slot_t slot, const image_hdr_t *hdr)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	0002      	movs	r2, r0
 80023c4:	6039      	str	r1, [r7, #0]
 80023c6:	1dfb      	adds	r3, r7, #7
 80023c8:	701a      	strb	r2, [r3, #0]
    // void *addr = (slot == IMAGE_SLOT_1 ? &__apparom_start__ : &__appbrom_start__);
    void *addr = NULL;
 80023ca:	2300      	movs	r3, #0
 80023cc:	617b      	str	r3, [r7, #20]

    switch (slot)
 80023ce:	1dfb      	adds	r3, r7, #7
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	2b01      	cmp	r3, #1
 80023d4:	d002      	beq.n	80023dc <image_validate+0x20>
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d003      	beq.n	80023e2 <image_validate+0x26>
 80023da:	e005      	b.n	80023e8 <image_validate+0x2c>
    {
    case IMAGE_SLOT_1:
        addr = &__app_rom_start__;
 80023dc:	4b1f      	ldr	r3, [pc, #124]	; (800245c <image_validate+0xa0>)
 80023de:	617b      	str	r3, [r7, #20]
        break;
 80023e0:	e007      	b.n	80023f2 <image_validate+0x36>
    case IMAGE_SLOT_2:
        addr = &__loader_rom_start__;
 80023e2:	4b1f      	ldr	r3, [pc, #124]	; (8002460 <image_validate+0xa4>)
 80023e4:	617b      	str	r3, [r7, #20]
        break;
 80023e6:	e004      	b.n	80023f2 <image_validate+0x36>
    default:
        addr = NULL;
 80023e8:	2300      	movs	r3, #0
 80023ea:	617b      	str	r3, [r7, #20]
        return -1;
 80023ec:	2301      	movs	r3, #1
 80023ee:	425b      	negs	r3, r3
 80023f0:	e030      	b.n	8002454 <image_validate+0x98>
    }

    addr += sizeof(image_hdr_t);
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	3320      	adds	r3, #32
 80023f6:	617b      	str	r3, [r7, #20]
    uint32_t len = hdr->data_size;
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	7a1a      	ldrb	r2, [r3, #8]
 80023fc:	7a59      	ldrb	r1, [r3, #9]
 80023fe:	0209      	lsls	r1, r1, #8
 8002400:	430a      	orrs	r2, r1
 8002402:	7a99      	ldrb	r1, [r3, #10]
 8002404:	0409      	lsls	r1, r1, #16
 8002406:	430a      	orrs	r2, r1
 8002408:	7adb      	ldrb	r3, [r3, #11]
 800240a:	061b      	lsls	r3, r3, #24
 800240c:	4313      	orrs	r3, r2
 800240e:	613b      	str	r3, [r7, #16]
    uint32_t crc_calc = crc32(addr, len);
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	0011      	movs	r1, r2
 8002416:	0018      	movs	r0, r3
 8002418:	f7ff ff64 	bl	80022e4 <crc32>
 800241c:	0003      	movs	r3, r0
 800241e:	60fb      	str	r3, [r7, #12]
    uint32_t crc_image = hdr->crc;
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	791a      	ldrb	r2, [r3, #4]
 8002424:	7959      	ldrb	r1, [r3, #5]
 8002426:	0209      	lsls	r1, r1, #8
 8002428:	430a      	orrs	r2, r1
 800242a:	7999      	ldrb	r1, [r3, #6]
 800242c:	0409      	lsls	r1, r1, #16
 800242e:	430a      	orrs	r2, r1
 8002430:	79db      	ldrb	r3, [r3, #7]
 8002432:	061b      	lsls	r3, r3, #24
 8002434:	4313      	orrs	r3, r2
 8002436:	60bb      	str	r3, [r7, #8]

    if (crc_calc == crc_image) {
 8002438:	68fa      	ldr	r2, [r7, #12]
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	429a      	cmp	r2, r3
 800243e:	d101      	bne.n	8002444 <image_validate+0x88>
        return 0;
 8002440:	2300      	movs	r3, #0
 8002442:	e007      	b.n	8002454 <image_validate+0x98>
    }
    else {
        printf("CRC mismatch: %lx vs %lx\r\n", crc_image, crc_calc);
 8002444:	68fa      	ldr	r2, [r7, #12]
 8002446:	68b9      	ldr	r1, [r7, #8]
 8002448:	4b06      	ldr	r3, [pc, #24]	; (8002464 <image_validate+0xa8>)
 800244a:	0018      	movs	r0, r3
 800244c:	f006 fa6c 	bl	8008928 <iprintf>
        return -1;
 8002450:	2301      	movs	r3, #1
 8002452:	425b      	negs	r3, r3
    }

}
 8002454:	0018      	movs	r0, r3
 8002456:	46bd      	mov	sp, r7
 8002458:	b006      	add	sp, #24
 800245a:	bd80      	pop	{r7, pc}
 800245c:	08011800 	.word	0x08011800
 8002460:	0800c800 	.word	0x0800c800
 8002464:	0800aee0 	.word	0x0800aee0

08002468 <HAL_UARTEx_RxEventCallback>:
#define STRINGIFY(x) #x
#define ADD_QUOTES(y) STRINGIFY(y)


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	000a      	movs	r2, r1
 8002472:	1cbb      	adds	r3, r7, #2
 8002474:	801a      	strh	r2, [r3, #0]
	  HAL_UARTEx_ReceiveToIdle_IT(&huart3, rx_buff, sizeof rx_buff);
 8002476:	2382      	movs	r3, #130	; 0x82
 8002478:	009a      	lsls	r2, r3, #2
 800247a:	4906      	ldr	r1, [pc, #24]	; (8002494 <HAL_UARTEx_RxEventCallback+0x2c>)
 800247c:	4b06      	ldr	r3, [pc, #24]	; (8002498 <HAL_UARTEx_RxEventCallback+0x30>)
 800247e:	0018      	movs	r0, r3
 8002480:	f005 fce2 	bl	8007e48 <HAL_UARTEx_ReceiveToIdle_IT>
	  //memcpy(message,rx_buff,4);
	  dato_recivido = true;
 8002484:	4b05      	ldr	r3, [pc, #20]	; (800249c <HAL_UARTEx_RxEventCallback+0x34>)
 8002486:	2201      	movs	r2, #1
 8002488:	701a      	strb	r2, [r3, #0]
	  //counter++;
}
 800248a:	46c0      	nop			; (mov r8, r8)
 800248c:	46bd      	mov	sp, r7
 800248e:	b002      	add	sp, #8
 8002490:	bd80      	pop	{r7, pc}
 8002492:	46c0      	nop			; (mov r8, r8)
 8002494:	20000c18 	.word	0x20000c18
 8002498:	20000b64 	.word	0x20000b64
 800249c:	20000c08 	.word	0x20000c08

080024a0 <CRC16_X25>:
  0xf78f, 0xe606, 0xd49d, 0xc514, 0xb1ab, 0xa022, 0x92b9, 0x8330,
  0x7bc7, 0x6a4e, 0x58d5, 0x495c, 0x3de3, 0x2c6a, 0x1ef1, 0x0f78
};

uint16_t CRC16_X25(const void * data, uint16_t sizeOfData, uint16_t startCrc)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	0008      	movs	r0, r1
 80024aa:	0011      	movs	r1, r2
 80024ac:	1cbb      	adds	r3, r7, #2
 80024ae:	1c02      	adds	r2, r0, #0
 80024b0:	801a      	strh	r2, [r3, #0]
 80024b2:	003b      	movs	r3, r7
 80024b4:	1c0a      	adds	r2, r1, #0
 80024b6:	801a      	strh	r2, [r3, #0]
	  const uint8_t * dataPtr = (const uint8_t *) data;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	60fb      	str	r3, [r7, #12]

	  startCrc = startCrc ^ 0xffff;
 80024bc:	003b      	movs	r3, r7
 80024be:	003a      	movs	r2, r7
 80024c0:	8812      	ldrh	r2, [r2, #0]
 80024c2:	43d2      	mvns	r2, r2
 80024c4:	801a      	strh	r2, [r3, #0]

	  while (sizeOfData--) {
 80024c6:	e012      	b.n	80024ee <CRC16_X25+0x4e>
	    startCrc = crc16Table[(startCrc ^ *dataPtr++) & 0xFF] ^ (startCrc >> 8);
 80024c8:	003b      	movs	r3, r7
 80024ca:	881a      	ldrh	r2, [r3, #0]
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	1c59      	adds	r1, r3, #1
 80024d0:	60f9      	str	r1, [r7, #12]
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	4053      	eors	r3, r2
 80024d6:	22ff      	movs	r2, #255	; 0xff
 80024d8:	401a      	ands	r2, r3
 80024da:	4b0c      	ldr	r3, [pc, #48]	; (800250c <CRC16_X25+0x6c>)
 80024dc:	0052      	lsls	r2, r2, #1
 80024de:	5ad1      	ldrh	r1, [r2, r3]
 80024e0:	003b      	movs	r3, r7
 80024e2:	881b      	ldrh	r3, [r3, #0]
 80024e4:	0a1b      	lsrs	r3, r3, #8
 80024e6:	b29a      	uxth	r2, r3
 80024e8:	003b      	movs	r3, r7
 80024ea:	404a      	eors	r2, r1
 80024ec:	801a      	strh	r2, [r3, #0]
	  while (sizeOfData--) {
 80024ee:	1cbb      	adds	r3, r7, #2
 80024f0:	881b      	ldrh	r3, [r3, #0]
 80024f2:	1cba      	adds	r2, r7, #2
 80024f4:	1e59      	subs	r1, r3, #1
 80024f6:	8011      	strh	r1, [r2, #0]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d1e5      	bne.n	80024c8 <CRC16_X25+0x28>
	  }

	  return (startCrc ^ 0xffff);
 80024fc:	003b      	movs	r3, r7
 80024fe:	881b      	ldrh	r3, [r3, #0]
 8002500:	43db      	mvns	r3, r3
 8002502:	b29b      	uxth	r3, r3
}
 8002504:	0018      	movs	r0, r3
 8002506:	46bd      	mov	sp, r7
 8002508:	b004      	add	sp, #16
 800250a:	bd80      	pop	{r7, pc}
 800250c:	0800b244 	.word	0x0800b244

08002510 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	0002      	movs	r2, r0
 8002518:	1dbb      	adds	r3, r7, #6
 800251a:	801a      	strh	r2, [r3, #0]
	  if(GPIO_Pin == RST_Pin)
 800251c:	1dbb      	adds	r3, r7, #6
 800251e:	881b      	ldrh	r3, [r3, #0]
 8002520:	2b20      	cmp	r3, #32
 8002522:	d101      	bne.n	8002528 <HAL_GPIO_EXTI_Falling_Callback+0x18>
	  {
			HAL_NVIC_SystemReset(); //resetea el uC
 8002524:	f001 fb57 	bl	8003bd6 <HAL_NVIC_SystemReset>
	  }// End LTC interrup
}
 8002528:	46c0      	nop			; (mov r8, r8)
 800252a:	46bd      	mov	sp, r7
 800252c:	b002      	add	sp, #8
 800252e:	bd80      	pop	{r7, pc}

08002530 <write>:


uint32_t write(uint8_t *data,uint32_t begin)
{
 8002530:	b590      	push	{r4, r7, lr}
 8002532:	b087      	sub	sp, #28
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]
	uint32_t end = begin+64;// return the address to next 512 bytes
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	3340      	adds	r3, #64	; 0x40
 800253e:	60fb      	str	r3, [r7, #12]
	uint32_t _index;
	uint16_t k = 0;
 8002540:	2316      	movs	r3, #22
 8002542:	18fb      	adds	r3, r7, r3
 8002544:	2200      	movs	r2, #0
 8002546:	801a      	strh	r2, [r3, #0]
	HAL_FLASH_Unlock();
 8002548:	f001 fc6c 	bl	8003e24 <HAL_FLASH_Unlock>
	for(uint32_t i = begin; i<end; i++)// 64*8 = 512 bytes
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	613b      	str	r3, [r7, #16]
 8002550:	e023      	b.n	800259a <write+0x6a>
	{
	  _index = 8*i;
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	00db      	lsls	r3, r3, #3
 8002556:	60bb      	str	r3, [r7, #8]
 8002558:	4915      	ldr	r1, [pc, #84]	; (80025b0 <write+0x80>)
 800255a:	2201      	movs	r2, #1
 800255c:	4252      	negs	r2, r2
 800255e:	17d3      	asrs	r3, r2, #31
 8002560:	600a      	str	r2, [r1, #0]
 8002562:	604b      	str	r3, [r1, #4]
	  memset(&double_word,0xFF,8);
	  memcpy(&double_word,&data[k],8);
 8002564:	2416      	movs	r4, #22
 8002566:	193b      	adds	r3, r7, r4
 8002568:	881b      	ldrh	r3, [r3, #0]
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	18d1      	adds	r1, r2, r3
 800256e:	4b10      	ldr	r3, [pc, #64]	; (80025b0 <write+0x80>)
 8002570:	2208      	movs	r2, #8
 8002572:	0018      	movs	r0, r3
 8002574:	f005 fd58 	bl	8008028 <memcpy>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,loader_rom+_index,double_word);
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	4a0e      	ldr	r2, [pc, #56]	; (80025b4 <write+0x84>)
 800257c:	1899      	adds	r1, r3, r2
 800257e:	4b0c      	ldr	r3, [pc, #48]	; (80025b0 <write+0x80>)
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	2001      	movs	r0, #1
 8002586:	f001 fbff 	bl	8003d88 <HAL_FLASH_Program>
	  k+=8;
 800258a:	193b      	adds	r3, r7, r4
 800258c:	193a      	adds	r2, r7, r4
 800258e:	8812      	ldrh	r2, [r2, #0]
 8002590:	3208      	adds	r2, #8
 8002592:	801a      	strh	r2, [r3, #0]
	for(uint32_t i = begin; i<end; i++)// 64*8 = 512 bytes
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	3301      	adds	r3, #1
 8002598:	613b      	str	r3, [r7, #16]
 800259a:	693a      	ldr	r2, [r7, #16]
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	429a      	cmp	r2, r3
 80025a0:	d3d7      	bcc.n	8002552 <write+0x22>
	}
	HAL_FLASH_Lock();
 80025a2:	f001 fc63 	bl	8003e6c <HAL_FLASH_Lock>
	return end;
 80025a6:	68fb      	ldr	r3, [r7, #12]
}
 80025a8:	0018      	movs	r0, r3
 80025aa:	46bd      	mov	sp, r7
 80025ac:	b007      	add	sp, #28
 80025ae:	bd90      	pop	{r4, r7, pc}
 80025b0:	20000c00 	.word	0x20000c00
 80025b4:	0800c800 	.word	0x0800c800

080025b8 <clone_rom>:
	  		  printf("%02X",*(ptr++));
	  	  printf("|\r\r\n");
}

uint32_t clone_rom(uint32_t Firmware_zise)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
	uint32_t rows = Firmware_zise/8;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	08db      	lsrs	r3, r3, #3
 80025c4:	60fb      	str	r3, [r7, #12]
	uint32_t offset = Firmware_zise%8;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2207      	movs	r2, #7
 80025ca:	4013      	ands	r3, r2
 80025cc:	60bb      	str	r3, [r7, #8]
	uint32_t _index = 0;
 80025ce:	2300      	movs	r3, #0
 80025d0:	617b      	str	r3, [r7, #20]
	HAL_FLASH_Unlock();
 80025d2:	f001 fc27 	bl	8003e24 <HAL_FLASH_Unlock>
    for(uint32_t i = 0; i<=rows-1; i++)// 12288 /8 -1 = =rows,   11532/8 =
 80025d6:	2300      	movs	r3, #0
 80025d8:	613b      	str	r3, [r7, #16]
 80025da:	e02e      	b.n	800263a <clone_rom+0x82>
    {
  	  _index = 8*i;
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	00db      	lsls	r3, r3, #3
 80025e0:	617b      	str	r3, [r7, #20]
  	  RDAddr = (uint64_t *)(loader_rom + _index);
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	4a3a      	ldr	r2, [pc, #232]	; (80026d0 <clone_rom+0x118>)
 80025e6:	4694      	mov	ip, r2
 80025e8:	4463      	add	r3, ip
 80025ea:	001a      	movs	r2, r3
 80025ec:	4b39      	ldr	r3, [pc, #228]	; (80026d4 <clone_rom+0x11c>)
 80025ee:	601a      	str	r2, [r3, #0]
 80025f0:	4939      	ldr	r1, [pc, #228]	; (80026d8 <clone_rom+0x120>)
 80025f2:	2201      	movs	r2, #1
 80025f4:	4252      	negs	r2, r2
 80025f6:	17d3      	asrs	r3, r2, #31
 80025f8:	600a      	str	r2, [r1, #0]
 80025fa:	604b      	str	r3, [r1, #4]
  	  memset(&double_word,0xFF,8);
  	  memcpy(&double_word,RDAddr,8);
 80025fc:	4b35      	ldr	r3, [pc, #212]	; (80026d4 <clone_rom+0x11c>)
 80025fe:	6819      	ldr	r1, [r3, #0]
 8002600:	4b35      	ldr	r3, [pc, #212]	; (80026d8 <clone_rom+0x120>)
 8002602:	2208      	movs	r2, #8
 8002604:	0018      	movs	r0, r3
 8002606:	f005 fd0f 	bl	8008028 <memcpy>
  	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,app_rom+_index,double_word);
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	4a33      	ldr	r2, [pc, #204]	; (80026dc <clone_rom+0x124>)
 800260e:	1899      	adds	r1, r3, r2
 8002610:	4b31      	ldr	r3, [pc, #196]	; (80026d8 <clone_rom+0x120>)
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	2001      	movs	r0, #1
 8002618:	f001 fbb6 	bl	8003d88 <HAL_FLASH_Program>
  	  crc_temp = CRC16_X25(RDAddr, 8, crc_temp);
 800261c:	4b2d      	ldr	r3, [pc, #180]	; (80026d4 <clone_rom+0x11c>)
 800261e:	6818      	ldr	r0, [r3, #0]
 8002620:	4b2f      	ldr	r3, [pc, #188]	; (80026e0 <clone_rom+0x128>)
 8002622:	881b      	ldrh	r3, [r3, #0]
 8002624:	001a      	movs	r2, r3
 8002626:	2108      	movs	r1, #8
 8002628:	f7ff ff3a 	bl	80024a0 <CRC16_X25>
 800262c:	0003      	movs	r3, r0
 800262e:	001a      	movs	r2, r3
 8002630:	4b2b      	ldr	r3, [pc, #172]	; (80026e0 <clone_rom+0x128>)
 8002632:	801a      	strh	r2, [r3, #0]
    for(uint32_t i = 0; i<=rows-1; i++)// 12288 /8 -1 = =rows,   11532/8 =
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	3301      	adds	r3, #1
 8002638:	613b      	str	r3, [r7, #16]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	3b01      	subs	r3, #1
 800263e:	693a      	ldr	r2, [r7, #16]
 8002640:	429a      	cmp	r2, r3
 8002642:	d9cb      	bls.n	80025dc <clone_rom+0x24>
	  //printf(" \r crc parts_app_rom: %04X \n",crc_temp);
	  //print_double_word(__loader_rom_start__+_index,&double_word);
    }
    if(offset!=0)
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d031      	beq.n	80026ae <clone_rom+0xf6>
 800264a:	4923      	ldr	r1, [pc, #140]	; (80026d8 <clone_rom+0x120>)
 800264c:	2201      	movs	r2, #1
 800264e:	4252      	negs	r2, r2
 8002650:	17d3      	asrs	r3, r2, #31
 8002652:	600a      	str	r2, [r1, #0]
 8002654:	604b      	str	r3, [r1, #4]
    {
    	memset(&double_word,0xFF,8);
		_index+= 8;
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	3308      	adds	r3, #8
 800265a:	617b      	str	r3, [r7, #20]
		RDAddr = (uint64_t *)(loader_rom + _index);
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	4a1c      	ldr	r2, [pc, #112]	; (80026d0 <clone_rom+0x118>)
 8002660:	4694      	mov	ip, r2
 8002662:	4463      	add	r3, ip
 8002664:	001a      	movs	r2, r3
 8002666:	4b1b      	ldr	r3, [pc, #108]	; (80026d4 <clone_rom+0x11c>)
 8002668:	601a      	str	r2, [r3, #0]
 800266a:	491b      	ldr	r1, [pc, #108]	; (80026d8 <clone_rom+0x120>)
 800266c:	2201      	movs	r2, #1
 800266e:	4252      	negs	r2, r2
 8002670:	17d3      	asrs	r3, r2, #31
 8002672:	600a      	str	r2, [r1, #0]
 8002674:	604b      	str	r3, [r1, #4]
		memset(&double_word,0xFF,8);
		memcpy(&double_word,RDAddr,offset);
 8002676:	4b17      	ldr	r3, [pc, #92]	; (80026d4 <clone_rom+0x11c>)
 8002678:	6819      	ldr	r1, [r3, #0]
 800267a:	68ba      	ldr	r2, [r7, #8]
 800267c:	4b16      	ldr	r3, [pc, #88]	; (80026d8 <clone_rom+0x120>)
 800267e:	0018      	movs	r0, r3
 8002680:	f005 fcd2 	bl	8008028 <memcpy>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,app_rom+_index,double_word);
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	4a15      	ldr	r2, [pc, #84]	; (80026dc <clone_rom+0x124>)
 8002688:	1899      	adds	r1, r3, r2
 800268a:	4b13      	ldr	r3, [pc, #76]	; (80026d8 <clone_rom+0x120>)
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	2001      	movs	r0, #1
 8002692:	f001 fb79 	bl	8003d88 <HAL_FLASH_Program>
		crc_temp = CRC16_X25(&double_word,offset, crc_temp);
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	b299      	uxth	r1, r3
 800269a:	4b11      	ldr	r3, [pc, #68]	; (80026e0 <clone_rom+0x128>)
 800269c:	881a      	ldrh	r2, [r3, #0]
 800269e:	4b0e      	ldr	r3, [pc, #56]	; (80026d8 <clone_rom+0x120>)
 80026a0:	0018      	movs	r0, r3
 80026a2:	f7ff fefd 	bl	80024a0 <CRC16_X25>
 80026a6:	0003      	movs	r3, r0
 80026a8:	001a      	movs	r2, r3
 80026aa:	4b0d      	ldr	r3, [pc, #52]	; (80026e0 <clone_rom+0x128>)
 80026ac:	801a      	strh	r2, [r3, #0]
		//printf(" \r crc parts_app_rom: %04X \n",crc_temp);
		//print_double_word(__loader_rom_start__+_index,&double_word);
    }
    HAL_FLASH_Lock();
 80026ae:	f001 fbdd 	bl	8003e6c <HAL_FLASH_Lock>

    if(crc_temp == CRC_16)
 80026b2:	4b0b      	ldr	r3, [pc, #44]	; (80026e0 <clone_rom+0x128>)
 80026b4:	881b      	ldrh	r3, [r3, #0]
 80026b6:	001a      	movs	r2, r3
 80026b8:	4b0a      	ldr	r3, [pc, #40]	; (80026e4 <clone_rom+0x12c>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	429a      	cmp	r2, r3
 80026be:	d101      	bne.n	80026c4 <clone_rom+0x10c>
   		return 0;
 80026c0:	2300      	movs	r3, #0
 80026c2:	e000      	b.n	80026c6 <clone_rom+0x10e>
    else
    	return 1;
 80026c4:	2301      	movs	r3, #1
}
 80026c6:	0018      	movs	r0, r3
 80026c8:	46bd      	mov	sp, r7
 80026ca:	b006      	add	sp, #24
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	46c0      	nop			; (mov r8, r8)
 80026d0:	0800c800 	.word	0x0800c800
 80026d4:	20000bf8 	.word	0x20000bf8
 80026d8:	20000c00 	.word	0x20000c00
 80026dc:	08011800 	.word	0x08011800
 80026e0:	20000e2e 	.word	0x20000e2e
 80026e4:	20000e24 	.word	0x20000e24

080026e8 <wait>:

void wait(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
	 while(dato_recivido == false)
 80026ec:	e006      	b.n	80026fc <wait+0x14>
	 {
		 printf("\r waiting... \r\n");
 80026ee:	4b09      	ldr	r3, [pc, #36]	; (8002714 <wait+0x2c>)
 80026f0:	0018      	movs	r0, r3
 80026f2:	f006 f9a5 	bl	8008a40 <puts>
		 HAL_Delay(100);
 80026f6:	2064      	movs	r0, #100	; 0x64
 80026f8:	f001 f966 	bl	80039c8 <HAL_Delay>
	 while(dato_recivido == false)
 80026fc:	4b06      	ldr	r3, [pc, #24]	; (8002718 <wait+0x30>)
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	2201      	movs	r2, #1
 8002702:	4053      	eors	r3, r2
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b00      	cmp	r3, #0
 8002708:	d1f1      	bne.n	80026ee <wait+0x6>
	 }
}
 800270a:	46c0      	nop			; (mov r8, r8)
 800270c:	46c0      	nop			; (mov r8, r8)
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	46c0      	nop			; (mov r8, r8)
 8002714:	0800af24 	.word	0x0800af24
 8002718:	20000c08 	.word	0x20000c08

0800271c <update_firmware>:

uint32_t update_firmware (void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
	 int err = 0;
 8002722:	2300      	movs	r3, #0
 8002724:	60fb      	str	r3, [r7, #12]

	 HAL_UART_Transmit(&huart3,"FZ", sizeof("FZ"),500);// begin
 8002726:	23fa      	movs	r3, #250	; 0xfa
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	49ec      	ldr	r1, [pc, #944]	; (8002adc <update_firmware+0x3c0>)
 800272c:	48ec      	ldr	r0, [pc, #944]	; (8002ae0 <update_firmware+0x3c4>)
 800272e:	2203      	movs	r2, #3
 8002730:	f003 faac 	bl	8005c8c <HAL_UART_Transmit>
	 printf("\r Send FZ ... \r\n");
 8002734:	4beb      	ldr	r3, [pc, #940]	; (8002ae4 <update_firmware+0x3c8>)
 8002736:	0018      	movs	r0, r3
 8002738:	f006 f982 	bl	8008a40 <puts>
	 wait();
 800273c:	f7ff ffd4 	bl	80026e8 <wait>
	 dato_recivido = false;
 8002740:	4be9      	ldr	r3, [pc, #932]	; (8002ae8 <update_firmware+0x3cc>)
 8002742:	2200      	movs	r2, #0
 8002744:	701a      	strb	r2, [r3, #0]
 8002746:	4be9      	ldr	r3, [pc, #932]	; (8002aec <update_firmware+0x3d0>)
 8002748:	681a      	ldr	r2, [r3, #0]

	memcpy(&FW_SIZE,&rx_buff[0],4);
 800274a:	4be9      	ldr	r3, [pc, #932]	; (8002af0 <update_firmware+0x3d4>)
 800274c:	601a      	str	r2, [r3, #0]
 800274e:	4be7      	ldr	r3, [pc, #924]	; (8002aec <update_firmware+0x3d0>)
 8002750:	685a      	ldr	r2, [r3, #4]
	memcpy(&CRC_16,&rx_buff[4],4);
 8002752:	4be8      	ldr	r3, [pc, #928]	; (8002af4 <update_firmware+0x3d8>)
 8002754:	601a      	str	r2, [r3, #0]
	FW_SIZE = REV32(FW_SIZE);
 8002756:	4be6      	ldr	r3, [pc, #920]	; (8002af0 <update_firmware+0x3d4>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	0e1a      	lsrs	r2, r3, #24
 800275c:	4be4      	ldr	r3, [pc, #912]	; (8002af0 <update_firmware+0x3d4>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	021b      	lsls	r3, r3, #8
 8002762:	0c19      	lsrs	r1, r3, #16
 8002764:	23ff      	movs	r3, #255	; 0xff
 8002766:	021b      	lsls	r3, r3, #8
 8002768:	400b      	ands	r3, r1
 800276a:	431a      	orrs	r2, r3
 800276c:	4be0      	ldr	r3, [pc, #896]	; (8002af0 <update_firmware+0x3d4>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	0a1b      	lsrs	r3, r3, #8
 8002772:	0419      	lsls	r1, r3, #16
 8002774:	23ff      	movs	r3, #255	; 0xff
 8002776:	041b      	lsls	r3, r3, #16
 8002778:	400b      	ands	r3, r1
 800277a:	431a      	orrs	r2, r3
 800277c:	4bdc      	ldr	r3, [pc, #880]	; (8002af0 <update_firmware+0x3d4>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	061b      	lsls	r3, r3, #24
 8002782:	431a      	orrs	r2, r3
 8002784:	4bda      	ldr	r3, [pc, #872]	; (8002af0 <update_firmware+0x3d4>)
 8002786:	601a      	str	r2, [r3, #0]
	CRC_16 = REV32(CRC_16);
 8002788:	4bda      	ldr	r3, [pc, #872]	; (8002af4 <update_firmware+0x3d8>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	0e1a      	lsrs	r2, r3, #24
 800278e:	4bd9      	ldr	r3, [pc, #868]	; (8002af4 <update_firmware+0x3d8>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	021b      	lsls	r3, r3, #8
 8002794:	0c19      	lsrs	r1, r3, #16
 8002796:	23ff      	movs	r3, #255	; 0xff
 8002798:	021b      	lsls	r3, r3, #8
 800279a:	400b      	ands	r3, r1
 800279c:	431a      	orrs	r2, r3
 800279e:	4bd5      	ldr	r3, [pc, #852]	; (8002af4 <update_firmware+0x3d8>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	0a1b      	lsrs	r3, r3, #8
 80027a4:	0419      	lsls	r1, r3, #16
 80027a6:	23ff      	movs	r3, #255	; 0xff
 80027a8:	041b      	lsls	r3, r3, #16
 80027aa:	400b      	ands	r3, r1
 80027ac:	431a      	orrs	r2, r3
 80027ae:	4bd1      	ldr	r3, [pc, #836]	; (8002af4 <update_firmware+0x3d8>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	061b      	lsls	r3, r3, #24
 80027b4:	431a      	orrs	r2, r3
 80027b6:	4bcf      	ldr	r3, [pc, #828]	; (8002af4 <update_firmware+0x3d8>)
 80027b8:	601a      	str	r2, [r3, #0]
	pages = (uint32_t)(FW_SIZE/512);
 80027ba:	4bcd      	ldr	r3, [pc, #820]	; (8002af0 <update_firmware+0x3d4>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	0a5a      	lsrs	r2, r3, #9
 80027c0:	4bcd      	ldr	r3, [pc, #820]	; (8002af8 <update_firmware+0x3dc>)
 80027c2:	601a      	str	r2, [r3, #0]
	n_bytes = 512*pages;
 80027c4:	4bcc      	ldr	r3, [pc, #816]	; (8002af8 <update_firmware+0x3dc>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	025a      	lsls	r2, r3, #9
 80027ca:	4bcc      	ldr	r3, [pc, #816]	; (8002afc <update_firmware+0x3e0>)
 80027cc:	601a      	str	r2, [r3, #0]
	offset = FW_SIZE - n_bytes;
 80027ce:	4bc8      	ldr	r3, [pc, #800]	; (8002af0 <update_firmware+0x3d4>)
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	4bca      	ldr	r3, [pc, #808]	; (8002afc <update_firmware+0x3e0>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	1ad2      	subs	r2, r2, r3
 80027d8:	4bc9      	ldr	r3, [pc, #804]	; (8002b00 <update_firmware+0x3e4>)
 80027da:	601a      	str	r2, [r3, #0]
	printf(" \r fw_size: %lX \n",FW_SIZE);
 80027dc:	4bc4      	ldr	r3, [pc, #784]	; (8002af0 <update_firmware+0x3d4>)
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	4bc8      	ldr	r3, [pc, #800]	; (8002b04 <update_firmware+0x3e8>)
 80027e2:	0011      	movs	r1, r2
 80027e4:	0018      	movs	r0, r3
 80027e6:	f006 f89f 	bl	8008928 <iprintf>
	printf(" \r crc_app: %lX \n",CRC_16);
 80027ea:	4bc2      	ldr	r3, [pc, #776]	; (8002af4 <update_firmware+0x3d8>)
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	4bc6      	ldr	r3, [pc, #792]	; (8002b08 <update_firmware+0x3ec>)
 80027f0:	0011      	movs	r1, r2
 80027f2:	0018      	movs	r0, r3
 80027f4:	f006 f898 	bl	8008928 <iprintf>
	printf(" \r pages: %ld \n",pages);
 80027f8:	4bbf      	ldr	r3, [pc, #764]	; (8002af8 <update_firmware+0x3dc>)
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	4bc3      	ldr	r3, [pc, #780]	; (8002b0c <update_firmware+0x3f0>)
 80027fe:	0011      	movs	r1, r2
 8002800:	0018      	movs	r0, r3
 8002802:	f006 f891 	bl	8008928 <iprintf>
	printf(" \r n_bytes: %ld \n",n_bytes);
 8002806:	4bbd      	ldr	r3, [pc, #756]	; (8002afc <update_firmware+0x3e0>)
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	4bc1      	ldr	r3, [pc, #772]	; (8002b10 <update_firmware+0x3f4>)
 800280c:	0011      	movs	r1, r2
 800280e:	0018      	movs	r0, r3
 8002810:	f006 f88a 	bl	8008928 <iprintf>
	printf(" \r offset: %ld \n",offset);
 8002814:	4bba      	ldr	r3, [pc, #744]	; (8002b00 <update_firmware+0x3e4>)
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	4bbe      	ldr	r3, [pc, #760]	; (8002b14 <update_firmware+0x3f8>)
 800281a:	0011      	movs	r1, r2
 800281c:	0018      	movs	r0, r3
 800281e:	f006 f883 	bl	8008928 <iprintf>
	HAL_UART_Transmit(&huart3,"OK", sizeof("OK"),500);
 8002822:	23fa      	movs	r3, #250	; 0xfa
 8002824:	005b      	lsls	r3, r3, #1
 8002826:	49bc      	ldr	r1, [pc, #752]	; (8002b18 <update_firmware+0x3fc>)
 8002828:	48ad      	ldr	r0, [pc, #692]	; (8002ae0 <update_firmware+0x3c4>)
 800282a:	2203      	movs	r2, #3
 800282c:	f003 fa2e 	bl	8005c8c <HAL_UART_Transmit>
	memset(rx_buff,'\0',sizeof(rx_buff));
 8002830:	2382      	movs	r3, #130	; 0x82
 8002832:	009a      	lsls	r2, r3, #2
 8002834:	4bad      	ldr	r3, [pc, #692]	; (8002aec <update_firmware+0x3d0>)
 8002836:	2100      	movs	r1, #0
 8002838:	0018      	movs	r0, r3
 800283a:	f005 fbfe 	bl	800803a <memset>
	wait();
 800283e:	f7ff ff53 	bl	80026e8 <wait>
	 dato_recivido = false;
 8002842:	4ba9      	ldr	r3, [pc, #676]	; (8002ae8 <update_firmware+0x3cc>)
 8002844:	2200      	movs	r2, #0
 8002846:	701a      	strb	r2, [r3, #0]

	for(int i =0; i<pages; i++)
 8002848:	2300      	movs	r3, #0
 800284a:	60bb      	str	r3, [r7, #8]
 800284c:	e08a      	b.n	8002964 <update_firmware+0x248>
 800284e:	4ba7      	ldr	r3, [pc, #668]	; (8002aec <update_firmware+0x3d0>)
 8002850:	681a      	ldr	r2, [r3, #0]
	{
		memcpy(&index_page,&rx_buff[0],4);
 8002852:	4bb2      	ldr	r3, [pc, #712]	; (8002b1c <update_firmware+0x400>)
 8002854:	601a      	str	r2, [r3, #0]
 8002856:	4ba5      	ldr	r3, [pc, #660]	; (8002aec <update_firmware+0x3d0>)
 8002858:	685a      	ldr	r2, [r3, #4]
		memcpy(&crc_part,&rx_buff[4],4);
 800285a:	4bb1      	ldr	r3, [pc, #708]	; (8002b20 <update_firmware+0x404>)
 800285c:	601a      	str	r2, [r3, #0]
		index_page = REV32(index_page);
 800285e:	4baf      	ldr	r3, [pc, #700]	; (8002b1c <update_firmware+0x400>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	0e1a      	lsrs	r2, r3, #24
 8002864:	4bad      	ldr	r3, [pc, #692]	; (8002b1c <update_firmware+0x400>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	021b      	lsls	r3, r3, #8
 800286a:	0c19      	lsrs	r1, r3, #16
 800286c:	23ff      	movs	r3, #255	; 0xff
 800286e:	021b      	lsls	r3, r3, #8
 8002870:	400b      	ands	r3, r1
 8002872:	431a      	orrs	r2, r3
 8002874:	4ba9      	ldr	r3, [pc, #676]	; (8002b1c <update_firmware+0x400>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	0a1b      	lsrs	r3, r3, #8
 800287a:	0419      	lsls	r1, r3, #16
 800287c:	23ff      	movs	r3, #255	; 0xff
 800287e:	041b      	lsls	r3, r3, #16
 8002880:	400b      	ands	r3, r1
 8002882:	431a      	orrs	r2, r3
 8002884:	4ba5      	ldr	r3, [pc, #660]	; (8002b1c <update_firmware+0x400>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	061b      	lsls	r3, r3, #24
 800288a:	431a      	orrs	r2, r3
 800288c:	4ba3      	ldr	r3, [pc, #652]	; (8002b1c <update_firmware+0x400>)
 800288e:	601a      	str	r2, [r3, #0]
		crc_part = REV32(crc_part);
 8002890:	4ba3      	ldr	r3, [pc, #652]	; (8002b20 <update_firmware+0x404>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	0e1a      	lsrs	r2, r3, #24
 8002896:	4ba2      	ldr	r3, [pc, #648]	; (8002b20 <update_firmware+0x404>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	021b      	lsls	r3, r3, #8
 800289c:	0c19      	lsrs	r1, r3, #16
 800289e:	23ff      	movs	r3, #255	; 0xff
 80028a0:	021b      	lsls	r3, r3, #8
 80028a2:	400b      	ands	r3, r1
 80028a4:	431a      	orrs	r2, r3
 80028a6:	4b9e      	ldr	r3, [pc, #632]	; (8002b20 <update_firmware+0x404>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	0a1b      	lsrs	r3, r3, #8
 80028ac:	0419      	lsls	r1, r3, #16
 80028ae:	23ff      	movs	r3, #255	; 0xff
 80028b0:	041b      	lsls	r3, r3, #16
 80028b2:	400b      	ands	r3, r1
 80028b4:	431a      	orrs	r2, r3
 80028b6:	4b9a      	ldr	r3, [pc, #616]	; (8002b20 <update_firmware+0x404>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	061b      	lsls	r3, r3, #24
 80028bc:	431a      	orrs	r2, r3
 80028be:	4b98      	ldr	r3, [pc, #608]	; (8002b20 <update_firmware+0x404>)
 80028c0:	601a      	str	r2, [r3, #0]
		printf(" \r index: %lX \n",index_page);
 80028c2:	4b96      	ldr	r3, [pc, #600]	; (8002b1c <update_firmware+0x400>)
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	4b97      	ldr	r3, [pc, #604]	; (8002b24 <update_firmware+0x408>)
 80028c8:	0011      	movs	r1, r2
 80028ca:	0018      	movs	r0, r3
 80028cc:	f006 f82c 	bl	8008928 <iprintf>
		printf(" \r crc_part: %lX \n",crc_part);
 80028d0:	4b93      	ldr	r3, [pc, #588]	; (8002b20 <update_firmware+0x404>)
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	4b94      	ldr	r3, [pc, #592]	; (8002b28 <update_firmware+0x40c>)
 80028d6:	0011      	movs	r1, r2
 80028d8:	0018      	movs	r0, r3
 80028da:	f006 f825 	bl	8008928 <iprintf>
		crc = CRC16_X25(&rx_buff[8], 512, crc);
 80028de:	4b93      	ldr	r3, [pc, #588]	; (8002b2c <update_firmware+0x410>)
 80028e0:	881a      	ldrh	r2, [r3, #0]
 80028e2:	2380      	movs	r3, #128	; 0x80
 80028e4:	0099      	lsls	r1, r3, #2
 80028e6:	4b92      	ldr	r3, [pc, #584]	; (8002b30 <update_firmware+0x414>)
 80028e8:	0018      	movs	r0, r3
 80028ea:	f7ff fdd9 	bl	80024a0 <CRC16_X25>
 80028ee:	0003      	movs	r3, r0
 80028f0:	001a      	movs	r2, r3
 80028f2:	4b8e      	ldr	r3, [pc, #568]	; (8002b2c <update_firmware+0x410>)
 80028f4:	801a      	strh	r2, [r3, #0]
		if(crc == crc_part)
 80028f6:	4b8d      	ldr	r3, [pc, #564]	; (8002b2c <update_firmware+0x410>)
 80028f8:	881b      	ldrh	r3, [r3, #0]
 80028fa:	001a      	movs	r2, r3
 80028fc:	4b88      	ldr	r3, [pc, #544]	; (8002b20 <update_firmware+0x404>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	429a      	cmp	r2, r3
 8002902:	d129      	bne.n	8002958 <update_firmware+0x23c>
		{
			a = write(&rx_buff[8],a);
 8002904:	4b8b      	ldr	r3, [pc, #556]	; (8002b34 <update_firmware+0x418>)
 8002906:	881b      	ldrh	r3, [r3, #0]
 8002908:	001a      	movs	r2, r3
 800290a:	4b89      	ldr	r3, [pc, #548]	; (8002b30 <update_firmware+0x414>)
 800290c:	0011      	movs	r1, r2
 800290e:	0018      	movs	r0, r3
 8002910:	f7ff fe0e 	bl	8002530 <write>
 8002914:	0003      	movs	r3, r0
 8002916:	b29a      	uxth	r2, r3
 8002918:	4b86      	ldr	r3, [pc, #536]	; (8002b34 <update_firmware+0x418>)
 800291a:	801a      	strh	r2, [r3, #0]
			printf(" \r crc: %X \n",crc);
 800291c:	4b83      	ldr	r3, [pc, #524]	; (8002b2c <update_firmware+0x410>)
 800291e:	881b      	ldrh	r3, [r3, #0]
 8002920:	001a      	movs	r2, r3
 8002922:	4b85      	ldr	r3, [pc, #532]	; (8002b38 <update_firmware+0x41c>)
 8002924:	0011      	movs	r1, r2
 8002926:	0018      	movs	r0, r3
 8002928:	f005 fffe 	bl	8008928 <iprintf>
			HAL_UART_Transmit(&huart3,"OK", sizeof("OK"),500);
 800292c:	23fa      	movs	r3, #250	; 0xfa
 800292e:	005b      	lsls	r3, r3, #1
 8002930:	4979      	ldr	r1, [pc, #484]	; (8002b18 <update_firmware+0x3fc>)
 8002932:	486b      	ldr	r0, [pc, #428]	; (8002ae0 <update_firmware+0x3c4>)
 8002934:	2203      	movs	r2, #3
 8002936:	f003 f9a9 	bl	8005c8c <HAL_UART_Transmit>
			memset(rx_buff,'\0',sizeof(rx_buff));
 800293a:	2382      	movs	r3, #130	; 0x82
 800293c:	009a      	lsls	r2, r3, #2
 800293e:	4b6b      	ldr	r3, [pc, #428]	; (8002aec <update_firmware+0x3d0>)
 8002940:	2100      	movs	r1, #0
 8002942:	0018      	movs	r0, r3
 8002944:	f005 fb79 	bl	800803a <memset>
			wait();
 8002948:	f7ff fece 	bl	80026e8 <wait>
			dato_recivido = false;
 800294c:	4b66      	ldr	r3, [pc, #408]	; (8002ae8 <update_firmware+0x3cc>)
 800294e:	2200      	movs	r2, #0
 8002950:	701a      	strb	r2, [r3, #0]
			err = 0;
 8002952:	2300      	movs	r3, #0
 8002954:	60fb      	str	r3, [r7, #12]
 8002956:	e002      	b.n	800295e <update_firmware+0x242>
		}
		else
		{
			err = 1;
 8002958:	2301      	movs	r3, #1
 800295a:	60fb      	str	r3, [r7, #12]
			break;
 800295c:	e008      	b.n	8002970 <update_firmware+0x254>
	for(int i =0; i<pages; i++)
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	3301      	adds	r3, #1
 8002962:	60bb      	str	r3, [r7, #8]
 8002964:	68ba      	ldr	r2, [r7, #8]
 8002966:	4b64      	ldr	r3, [pc, #400]	; (8002af8 <update_firmware+0x3dc>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	429a      	cmp	r2, r3
 800296c:	d200      	bcs.n	8002970 <update_firmware+0x254>
 800296e:	e76e      	b.n	800284e <update_firmware+0x132>
		}

	}// end for
	if(err != 1)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2b01      	cmp	r3, #1
 8002974:	d100      	bne.n	8002978 <update_firmware+0x25c>
 8002976:	e081      	b.n	8002a7c <update_firmware+0x360>
	{
		printf(" \r --------------Last Page ----------- \n");
 8002978:	4b70      	ldr	r3, [pc, #448]	; (8002b3c <update_firmware+0x420>)
 800297a:	0018      	movs	r0, r3
 800297c:	f006 f860 	bl	8008a40 <puts>
 8002980:	4b5a      	ldr	r3, [pc, #360]	; (8002aec <update_firmware+0x3d0>)
 8002982:	681a      	ldr	r2, [r3, #0]
		memcpy(&index_page,&rx_buff[0],4);
 8002984:	4b65      	ldr	r3, [pc, #404]	; (8002b1c <update_firmware+0x400>)
 8002986:	601a      	str	r2, [r3, #0]
 8002988:	4b58      	ldr	r3, [pc, #352]	; (8002aec <update_firmware+0x3d0>)
 800298a:	685a      	ldr	r2, [r3, #4]
		memcpy(&crc_part,&rx_buff[4],4);
 800298c:	4b64      	ldr	r3, [pc, #400]	; (8002b20 <update_firmware+0x404>)
 800298e:	601a      	str	r2, [r3, #0]
		index_page = REV32(index_page);
 8002990:	4b62      	ldr	r3, [pc, #392]	; (8002b1c <update_firmware+0x400>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	0e1a      	lsrs	r2, r3, #24
 8002996:	4b61      	ldr	r3, [pc, #388]	; (8002b1c <update_firmware+0x400>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	021b      	lsls	r3, r3, #8
 800299c:	0c19      	lsrs	r1, r3, #16
 800299e:	23ff      	movs	r3, #255	; 0xff
 80029a0:	021b      	lsls	r3, r3, #8
 80029a2:	400b      	ands	r3, r1
 80029a4:	431a      	orrs	r2, r3
 80029a6:	4b5d      	ldr	r3, [pc, #372]	; (8002b1c <update_firmware+0x400>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	0a1b      	lsrs	r3, r3, #8
 80029ac:	0419      	lsls	r1, r3, #16
 80029ae:	23ff      	movs	r3, #255	; 0xff
 80029b0:	041b      	lsls	r3, r3, #16
 80029b2:	400b      	ands	r3, r1
 80029b4:	431a      	orrs	r2, r3
 80029b6:	4b59      	ldr	r3, [pc, #356]	; (8002b1c <update_firmware+0x400>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	061b      	lsls	r3, r3, #24
 80029bc:	431a      	orrs	r2, r3
 80029be:	4b57      	ldr	r3, [pc, #348]	; (8002b1c <update_firmware+0x400>)
 80029c0:	601a      	str	r2, [r3, #0]
		crc_part = REV32(crc_part);
 80029c2:	4b57      	ldr	r3, [pc, #348]	; (8002b20 <update_firmware+0x404>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	0e1a      	lsrs	r2, r3, #24
 80029c8:	4b55      	ldr	r3, [pc, #340]	; (8002b20 <update_firmware+0x404>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	021b      	lsls	r3, r3, #8
 80029ce:	0c19      	lsrs	r1, r3, #16
 80029d0:	23ff      	movs	r3, #255	; 0xff
 80029d2:	021b      	lsls	r3, r3, #8
 80029d4:	400b      	ands	r3, r1
 80029d6:	431a      	orrs	r2, r3
 80029d8:	4b51      	ldr	r3, [pc, #324]	; (8002b20 <update_firmware+0x404>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	0a1b      	lsrs	r3, r3, #8
 80029de:	0419      	lsls	r1, r3, #16
 80029e0:	23ff      	movs	r3, #255	; 0xff
 80029e2:	041b      	lsls	r3, r3, #16
 80029e4:	400b      	ands	r3, r1
 80029e6:	431a      	orrs	r2, r3
 80029e8:	4b4d      	ldr	r3, [pc, #308]	; (8002b20 <update_firmware+0x404>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	061b      	lsls	r3, r3, #24
 80029ee:	431a      	orrs	r2, r3
 80029f0:	4b4b      	ldr	r3, [pc, #300]	; (8002b20 <update_firmware+0x404>)
 80029f2:	601a      	str	r2, [r3, #0]
		printf(" \r index: %lX \n",index_page);
 80029f4:	4b49      	ldr	r3, [pc, #292]	; (8002b1c <update_firmware+0x400>)
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	4b4a      	ldr	r3, [pc, #296]	; (8002b24 <update_firmware+0x408>)
 80029fa:	0011      	movs	r1, r2
 80029fc:	0018      	movs	r0, r3
 80029fe:	f005 ff93 	bl	8008928 <iprintf>
		printf(" \r crc_part: %lX \n",crc_part);
 8002a02:	4b47      	ldr	r3, [pc, #284]	; (8002b20 <update_firmware+0x404>)
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	4b48      	ldr	r3, [pc, #288]	; (8002b28 <update_firmware+0x40c>)
 8002a08:	0011      	movs	r1, r2
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	f005 ff8c 	bl	8008928 <iprintf>
		crc = CRC16_X25(&rx_buff[8], offset, crc);
 8002a10:	4b3b      	ldr	r3, [pc, #236]	; (8002b00 <update_firmware+0x3e4>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	b299      	uxth	r1, r3
 8002a16:	4b45      	ldr	r3, [pc, #276]	; (8002b2c <update_firmware+0x410>)
 8002a18:	881a      	ldrh	r2, [r3, #0]
 8002a1a:	4b45      	ldr	r3, [pc, #276]	; (8002b30 <update_firmware+0x414>)
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	f7ff fd3f 	bl	80024a0 <CRC16_X25>
 8002a22:	0003      	movs	r3, r0
 8002a24:	001a      	movs	r2, r3
 8002a26:	4b41      	ldr	r3, [pc, #260]	; (8002b2c <update_firmware+0x410>)
 8002a28:	801a      	strh	r2, [r3, #0]

		if(crc == crc_part)
 8002a2a:	4b40      	ldr	r3, [pc, #256]	; (8002b2c <update_firmware+0x410>)
 8002a2c:	881b      	ldrh	r3, [r3, #0]
 8002a2e:	001a      	movs	r2, r3
 8002a30:	4b3b      	ldr	r3, [pc, #236]	; (8002b20 <update_firmware+0x404>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d121      	bne.n	8002a7c <update_firmware+0x360>
		{
			a = write(&rx_buff[8],a);
 8002a38:	4b3e      	ldr	r3, [pc, #248]	; (8002b34 <update_firmware+0x418>)
 8002a3a:	881b      	ldrh	r3, [r3, #0]
 8002a3c:	001a      	movs	r2, r3
 8002a3e:	4b3c      	ldr	r3, [pc, #240]	; (8002b30 <update_firmware+0x414>)
 8002a40:	0011      	movs	r1, r2
 8002a42:	0018      	movs	r0, r3
 8002a44:	f7ff fd74 	bl	8002530 <write>
 8002a48:	0003      	movs	r3, r0
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	4b39      	ldr	r3, [pc, #228]	; (8002b34 <update_firmware+0x418>)
 8002a4e:	801a      	strh	r2, [r3, #0]
			memset(rx_buff,'\0',sizeof(rx_buff));
 8002a50:	2382      	movs	r3, #130	; 0x82
 8002a52:	009a      	lsls	r2, r3, #2
 8002a54:	4b25      	ldr	r3, [pc, #148]	; (8002aec <update_firmware+0x3d0>)
 8002a56:	2100      	movs	r1, #0
 8002a58:	0018      	movs	r0, r3
 8002a5a:	f005 faee 	bl	800803a <memset>
			printf(" \r crc parts: %04X \n",crc);
 8002a5e:	4b33      	ldr	r3, [pc, #204]	; (8002b2c <update_firmware+0x410>)
 8002a60:	881b      	ldrh	r3, [r3, #0]
 8002a62:	001a      	movs	r2, r3
 8002a64:	4b36      	ldr	r3, [pc, #216]	; (8002b40 <update_firmware+0x424>)
 8002a66:	0011      	movs	r1, r2
 8002a68:	0018      	movs	r0, r3
 8002a6a:	f005 ff5d 	bl	8008928 <iprintf>
			printf(" \r CRC Blink: %lX \n",CRC_16);//do
 8002a6e:	4b21      	ldr	r3, [pc, #132]	; (8002af4 <update_firmware+0x3d8>)
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	4b34      	ldr	r3, [pc, #208]	; (8002b44 <update_firmware+0x428>)
 8002a74:	0011      	movs	r1, r2
 8002a76:	0018      	movs	r0, r3
 8002a78:	f005 ff56 	bl	8008928 <iprintf>
		}
	}
//---------------- Validate -------------------------
	const image_hdr_t *hdr = NULL;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	607b      	str	r3, [r7, #4]
	hdr = image_get_header(IMAGE_SLOT_2);//magic
 8002a80:	2002      	movs	r0, #2
 8002a82:	f7ff fc6d 	bl	8002360 <image_get_header>
 8002a86:	0003      	movs	r3, r0
 8002a88:	607b      	str	r3, [r7, #4]
	if (hdr == NULL)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d106      	bne.n	8002a9e <update_firmware+0x382>
	{
		printf("Magic incorrect \r\n");
 8002a90:	4b2d      	ldr	r3, [pc, #180]	; (8002b48 <update_firmware+0x42c>)
 8002a92:	0018      	movs	r0, r3
 8002a94:	f005 ffd4 	bl	8008a40 <puts>
		return -1;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	425b      	negs	r3, r3
 8002a9c:	e05f      	b.n	8002b5e <update_firmware+0x442>
	}
	if (image_validate(IMAGE_SLOT_2, hdr) != 0)//crc
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	0019      	movs	r1, r3
 8002aa2:	2002      	movs	r0, #2
 8002aa4:	f7ff fc8a 	bl	80023bc <image_validate>
 8002aa8:	1e03      	subs	r3, r0, #0
 8002aaa:	d006      	beq.n	8002aba <update_firmware+0x39e>
	{
		printf("CRC incorrect \r\n");
 8002aac:	4b27      	ldr	r3, [pc, #156]	; (8002b4c <update_firmware+0x430>)
 8002aae:	0018      	movs	r0, r3
 8002ab0:	f005 ffc6 	bl	8008a40 <puts>
		return -1;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	425b      	negs	r3, r3
 8002ab8:	e051      	b.n	8002b5e <update_firmware+0x442>
	}
// -------------------------- Clone ----------------------------
	err = clone_rom(FW_SIZE);
 8002aba:	4b0d      	ldr	r3, [pc, #52]	; (8002af0 <update_firmware+0x3d4>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	0018      	movs	r0, r3
 8002ac0:	f7ff fd7a 	bl	80025b8 <clone_rom>
 8002ac4:	0003      	movs	r3, r0
 8002ac6:	60fb      	str	r3, [r7, #12]
	if ( err == 0)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d142      	bne.n	8002b54 <update_firmware+0x438>
	{
		printf("UPDATE SUCCESSFULLY\r\n");
 8002ace:	4b20      	ldr	r3, [pc, #128]	; (8002b50 <update_firmware+0x434>)
 8002ad0:	0018      	movs	r0, r3
 8002ad2:	f005 ffb5 	bl	8008a40 <puts>
		return err;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	e041      	b.n	8002b5e <update_firmware+0x442>
 8002ada:	46c0      	nop			; (mov r8, r8)
 8002adc:	0800af34 	.word	0x0800af34
 8002ae0:	20000b64 	.word	0x20000b64
 8002ae4:	0800af38 	.word	0x0800af38
 8002ae8:	20000c08 	.word	0x20000c08
 8002aec:	20000c18 	.word	0x20000c18
 8002af0:	20000e20 	.word	0x20000e20
 8002af4:	20000e24 	.word	0x20000e24
 8002af8:	20000c0c 	.word	0x20000c0c
 8002afc:	20000c14 	.word	0x20000c14
 8002b00:	20000c10 	.word	0x20000c10
 8002b04:	0800af48 	.word	0x0800af48
 8002b08:	0800af5c 	.word	0x0800af5c
 8002b0c:	0800af70 	.word	0x0800af70
 8002b10:	0800af80 	.word	0x0800af80
 8002b14:	0800af94 	.word	0x0800af94
 8002b18:	0800afa8 	.word	0x0800afa8
 8002b1c:	20000e28 	.word	0x20000e28
 8002b20:	20000e38 	.word	0x20000e38
 8002b24:	0800afac 	.word	0x0800afac
 8002b28:	0800afbc 	.word	0x0800afbc
 8002b2c:	20000e2c 	.word	0x20000e2c
 8002b30:	20000c20 	.word	0x20000c20
 8002b34:	20000e30 	.word	0x20000e30
 8002b38:	0800afd0 	.word	0x0800afd0
 8002b3c:	0800afe0 	.word	0x0800afe0
 8002b40:	0800b008 	.word	0x0800b008
 8002b44:	0800b020 	.word	0x0800b020
 8002b48:	0800b034 	.word	0x0800b034
 8002b4c:	0800b048 	.word	0x0800b048
 8002b50:	0800b058 	.word	0x0800b058
	}
	else
	{
		printf("UPDATE FAIL\r\n");
 8002b54:	4b04      	ldr	r3, [pc, #16]	; (8002b68 <update_firmware+0x44c>)
 8002b56:	0018      	movs	r0, r3
 8002b58:	f005 ff72 	bl	8008a40 <puts>
		return err;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
	}

}/// get_Firmware()
 8002b5e:	0018      	movs	r0, r3
 8002b60:	46bd      	mov	sp, r7
 8002b62:	b004      	add	sp, #16
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	46c0      	nop			; (mov r8, r8)
 8002b68:	0800b070 	.word	0x0800b070

08002b6c <BootJumpASM>:

__attribute__( (naked, noreturn) ) static void BootJumpASM(uint32_t PC, uint32_t SP) {
	__asm("           \n\
 8002b6c:	f381 8808 	msr	MSP, r1
 8002b70:	4700      	bx	r0
			msr msp, r1 /* load r1 into MSP */\n\
			bx r0       /* branch to the address at r0 */\n\
	");
}
 8002b72:	46c0      	nop			; (mov r8, r8)

08002b74 <image_start>:

static void image_start(const image_hdr_t *hdr) {
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
    uint8_t i = 0;
 8002b7c:	200f      	movs	r0, #15
 8002b7e:	183b      	adds	r3, r7, r0
 8002b80:	2200      	movs	r2, #0
 8002b82:	701a      	strb	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b84:	b672      	cpsid	i
}
 8002b86:	46c0      	nop			; (mov r8, r8)
	/* Disable interrupts */
	//Disable IRQ
	__disable_irq();

	//Disable the system timer
	SysTick->CTRL = 0;
 8002b88:	4b28      	ldr	r3, [pc, #160]	; (8002c2c <image_start+0xb8>)
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	601a      	str	r2, [r3, #0]

	//Clear the exception pending bit
	SCB->ICSR |= SCB_ICSR_PENDSTCLR_Msk ;
 8002b8e:	4b28      	ldr	r3, [pc, #160]	; (8002c30 <image_start+0xbc>)
 8002b90:	685a      	ldr	r2, [r3, #4]
 8002b92:	4b27      	ldr	r3, [pc, #156]	; (8002c30 <image_start+0xbc>)
 8002b94:	2180      	movs	r1, #128	; 0x80
 8002b96:	0489      	lsls	r1, r1, #18
 8002b98:	430a      	orrs	r2, r1
 8002b9a:	605a      	str	r2, [r3, #4]

	//Disable IRQs
    for (i = 0; i < 8; i++) {
 8002b9c:	183b      	adds	r3, r7, r0
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	701a      	strb	r2, [r3, #0]
 8002ba2:	e015      	b.n	8002bd0 <image_start+0x5c>
        NVIC->ICER[i] = 0xFFFFFFFF; // disable IRQ
 8002ba4:	4923      	ldr	r1, [pc, #140]	; (8002c34 <image_start+0xc0>)
 8002ba6:	200f      	movs	r0, #15
 8002ba8:	183b      	adds	r3, r7, r0
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	3320      	adds	r3, #32
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	4252      	negs	r2, r2
 8002bb4:	505a      	str	r2, [r3, r1]
        NVIC->ICPR[i] = 0xFFFFFFFF; // clear pending IRQ
 8002bb6:	491f      	ldr	r1, [pc, #124]	; (8002c34 <image_start+0xc0>)
 8002bb8:	183b      	adds	r3, r7, r0
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	3360      	adds	r3, #96	; 0x60
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	4252      	negs	r2, r2
 8002bc4:	505a      	str	r2, [r3, r1]
    for (i = 0; i < 8; i++) {
 8002bc6:	183b      	adds	r3, r7, r0
 8002bc8:	781a      	ldrb	r2, [r3, #0]
 8002bca:	183b      	adds	r3, r7, r0
 8002bcc:	3201      	adds	r2, #1
 8002bce:	701a      	strb	r2, [r3, #0]
 8002bd0:	230f      	movs	r3, #15
 8002bd2:	18fb      	adds	r3, r7, r3
 8002bd4:	781b      	ldrb	r3, [r3, #0]
 8002bd6:	2b07      	cmp	r3, #7
 8002bd8:	d9e4      	bls.n	8002ba4 <image_start+0x30>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002bda:	f3bf 8f4f 	dsb	sy
}
 8002bde:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8002be0:	f3bf 8f6f 	isb	sy
}
 8002be4:	46c0      	nop			; (mov r8, r8)
	//Barriers
	__DSB();
	__ISB();

	//const DeviceVectors *vectors = (const DeviceVectors *) hdr->vector_addr;
	uint32_t *isr = (uint32_t *)hdr->vector_addr;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	7c1a      	ldrb	r2, [r3, #16]
 8002bea:	7c59      	ldrb	r1, [r3, #17]
 8002bec:	0209      	lsls	r1, r1, #8
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	7c99      	ldrb	r1, [r3, #18]
 8002bf2:	0409      	lsls	r1, r1, #16
 8002bf4:	430a      	orrs	r2, r1
 8002bf6:	7cdb      	ldrb	r3, [r3, #19]
 8002bf8:	061b      	lsls	r3, r3, #24
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	60bb      	str	r3, [r7, #8]
    SCB->VTOR = (uint32_t)isr & SCB_VTOR_TBLOFF_Msk;
 8002bfe:	68ba      	ldr	r2, [r7, #8]
 8002c00:	4b0b      	ldr	r3, [pc, #44]	; (8002c30 <image_start+0xbc>)
 8002c02:	21ff      	movs	r1, #255	; 0xff
 8002c04:	438a      	bics	r2, r1
 8002c06:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8002c08:	f3bf 8f4f 	dsb	sy
}
 8002c0c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8002c0e:	f3bf 8f6f 	isb	sy
}
 8002c12:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("cpsie i" : : : "memory");
 8002c14:	b662      	cpsie	i
}
 8002c16:	46c0      	nop			; (mov r8, r8)
	__ISB();

	/* Enable interrrupts */
	__enable_irq();

    BootJumpASM(isr[1], isr[0]);
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	3304      	adds	r3, #4
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	0019      	movs	r1, r3
 8002c24:	0010      	movs	r0, r2
 8002c26:	f7ff ffa1 	bl	8002b6c <BootJumpASM>
 8002c2a:	46c0      	nop			; (mov r8, r8)
 8002c2c:	e000e010 	.word	0xe000e010
 8002c30:	e000ed00 	.word	0xe000ed00
 8002c34:	e000e100 	.word	0xe000e100

08002c38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c3e:	f000 fe3d 	bl	80038bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c42:	f000 f905 	bl	8002e50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c46:	f000 fa43 	bl	80030d0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002c4a:	f000 f9a5 	bl	8002f98 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8002c4e:	f000 f9f1 	bl	8003034 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8002c52:	f000 f945 	bl	8002ee0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
   RetargetInit(&huart2);
 8002c56:	4b6b      	ldr	r3, [pc, #428]	; (8002e04 <main+0x1cc>)
 8002c58:	0018      	movs	r0, r3
 8002c5a:	f000 fb8b 	bl	8003374 <RetargetInit>
   HAL_UARTEx_ReceiveToIdle_IT(&huart3, rx_buff, sizeof rx_buff);
 8002c5e:	2382      	movs	r3, #130	; 0x82
 8002c60:	009a      	lsls	r2, r3, #2
 8002c62:	4969      	ldr	r1, [pc, #420]	; (8002e08 <main+0x1d0>)
 8002c64:	4b69      	ldr	r3, [pc, #420]	; (8002e0c <main+0x1d4>)
 8002c66:	0018      	movs	r0, r3
 8002c68:	f005 f8ee 	bl	8007e48 <HAL_UARTEx_ReceiveToIdle_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	shared_memory_init();
 8002c6c:	f000 faf6 	bl	800325c <shared_memory_init>
	timer_flag = 0;
 8002c70:	4b67      	ldr	r3, [pc, #412]	; (8002e10 <main+0x1d8>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim1);
 8002c76:	4b67      	ldr	r3, [pc, #412]	; (8002e14 <main+0x1dc>)
 8002c78:	0018      	movs	r0, r3
 8002c7a:	f002 fb45 	bl	8005308 <HAL_TIM_Base_Start_IT>


	while (1)
	{
		HAL_Delay(10);
 8002c7e:	200a      	movs	r0, #10
 8002c80:	f000 fea2 	bl	80039c8 <HAL_Delay>
		boot = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3);// 1/0
 8002c84:	4b64      	ldr	r3, [pc, #400]	; (8002e18 <main+0x1e0>)
 8002c86:	2108      	movs	r1, #8
 8002c88:	0018      	movs	r0, r3
 8002c8a:	f001 fae5 	bl	8004258 <HAL_GPIO_ReadPin>
 8002c8e:	0003      	movs	r3, r0
 8002c90:	b29a      	uxth	r2, r3
 8002c92:	4b62      	ldr	r3, [pc, #392]	; (8002e1c <main+0x1e4>)
 8002c94:	801a      	strh	r2, [r3, #0]
		printf("\r boot: %d \r\n",boot);
 8002c96:	4b61      	ldr	r3, [pc, #388]	; (8002e1c <main+0x1e4>)
 8002c98:	881b      	ldrh	r3, [r3, #0]
 8002c9a:	001a      	movs	r2, r3
 8002c9c:	4b60      	ldr	r3, [pc, #384]	; (8002e20 <main+0x1e8>)
 8002c9e:	0011      	movs	r1, r2
 8002ca0:	0018      	movs	r0, r3
 8002ca2:	f005 fe41 	bl	8008928 <iprintf>
		bootloader = timer_flag & boot;
 8002ca6:	4b5a      	ldr	r3, [pc, #360]	; (8002e10 <main+0x1d8>)
 8002ca8:	881b      	ldrh	r3, [r3, #0]
 8002caa:	4a5c      	ldr	r2, [pc, #368]	; (8002e1c <main+0x1e4>)
 8002cac:	8812      	ldrh	r2, [r2, #0]
 8002cae:	4013      	ands	r3, r2
 8002cb0:	b29b      	uxth	r3, r3
 8002cb2:	1e5a      	subs	r2, r3, #1
 8002cb4:	4193      	sbcs	r3, r2
 8002cb6:	b2da      	uxtb	r2, r3
 8002cb8:	4b5a      	ldr	r3, [pc, #360]	; (8002e24 <main+0x1ec>)
 8002cba:	701a      	strb	r2, [r3, #0]
		if(bootloader)
 8002cbc:	4b59      	ldr	r3, [pc, #356]	; (8002e24 <main+0x1ec>)
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d00b      	beq.n	8002cdc <main+0xa4>
		{
			printf(" \r App \r\n");
 8002cc4:	4b58      	ldr	r3, [pc, #352]	; (8002e28 <main+0x1f0>)
 8002cc6:	0018      	movs	r0, r3
 8002cc8:	f005 feba 	bl	8008a40 <puts>
			HAL_TIM_Base_Stop_IT(&htim1);
 8002ccc:	4b51      	ldr	r3, [pc, #324]	; (8002e14 <main+0x1dc>)
 8002cce:	0018      	movs	r0, r3
 8002cd0:	f002 fb7c 	bl	80053cc <HAL_TIM_Base_Stop_IT>
			shared_mem_set_app_update_requested(false);
 8002cd4:	2000      	movs	r0, #0
 8002cd6:	f000 fb29 	bl	800332c <shared_mem_set_app_update_requested>
 8002cda:	e00a      	b.n	8002cf2 <main+0xba>
		}
		else
		{
			printf(" \r Bootloader \r\n");
 8002cdc:	4b53      	ldr	r3, [pc, #332]	; (8002e2c <main+0x1f4>)
 8002cde:	0018      	movs	r0, r3
 8002ce0:	f005 feae 	bl	8008a40 <puts>
			HAL_TIM_Base_Stop_IT(&htim1);
 8002ce4:	4b4b      	ldr	r3, [pc, #300]	; (8002e14 <main+0x1dc>)
 8002ce6:	0018      	movs	r0, r3
 8002ce8:	f002 fb70 	bl	80053cc <HAL_TIM_Base_Stop_IT>
			shared_mem_set_app_update_requested(true);
 8002cec:	2001      	movs	r0, #1
 8002cee:	f000 fb1d 	bl	800332c <shared_mem_set_app_update_requested>
		}


		const image_hdr_t *hdr = NULL;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	607b      	str	r3, [r7, #4]

		if (shared_mem_is_bl_upd_requested()) {
 8002cf6:	f000 fad8 	bl	80032aa <shared_mem_is_bl_upd_requested>
 8002cfa:	1e03      	subs	r3, r0, #0
 8002cfc:	d01b      	beq.n	8002d36 <main+0xfe>
			hdr = image_get_header(IMAGE_SLOT_2); // get address y magic
 8002cfe:	2002      	movs	r0, #2
 8002d00:	f7ff fb2e 	bl	8002360 <image_get_header>
 8002d04:	0003      	movs	r3, r0
 8002d06:	607b      	str	r3, [r7, #4]

		// Load the updater (apparom)
		if (hdr == NULL)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d104      	bne.n	8002d18 <main+0xe0>
		{
			printf("No image found in slot 2\r\n");
 8002d0e:	4b48      	ldr	r3, [pc, #288]	; (8002e30 <main+0x1f8>)
 8002d10:	0018      	movs	r0, r3
 8002d12:	f005 fe95 	bl	8008a40 <puts>
 8002d16:	e004      	b.n	8002d22 <main+0xea>
		}
		else
		{
			if (image_validate(IMAGE_SLOT_2, hdr) != 0) {// addr =  &__loader_rom_start__ + sizeof(image_hdr_t), len -> crc(add, len)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	0019      	movs	r1, r3
 8002d1c:	2002      	movs	r0, #2
 8002d1e:	f7ff fb4d 	bl	80023bc <image_validate>
		}
		//ioport_set_pin_level(RED_LED, false);
		//ioport_set_pin_level(GREEN_LED, false);
		//ioport_set_pin_level(BLUE_LED, false);

		printf("Jumping to updater\r\n");
 8002d22:	4b44      	ldr	r3, [pc, #272]	; (8002e34 <main+0x1fc>)
 8002d24:	0018      	movs	r0, r3
 8002d26:	f005 fe8b 	bl	8008a40 <puts>
		shared_mem_increment_boot_counter();
 8002d2a:	f000 fac7 	bl	80032bc <shared_mem_increment_boot_counter>
		//printf("Boot count: %d \r\n",shared_mem_get_boot_counter());
		image_start(hdr);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	0018      	movs	r0, r3
 8002d32:	f7ff ff1f 	bl	8002b74 <image_start>

	}

	if (!shared_mem_is_app_upd_requested()) {
 8002d36:	f000 faaf 	bl	8003298 <shared_mem_is_app_upd_requested>
 8002d3a:	0003      	movs	r3, r0
 8002d3c:	001a      	movs	r2, r3
 8002d3e:	2301      	movs	r3, #1
 8002d40:	4053      	eors	r3, r2
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d033      	beq.n	8002db0 <main+0x178>
		// Boot count, maybe not neccessary or implement a better thing to handle this
		const uint8_t max_boot_attemps = 4;
 8002d48:	1cfb      	adds	r3, r7, #3
 8002d4a:	2204      	movs	r2, #4
 8002d4c:	701a      	strb	r2, [r3, #0]
		if (shared_mem_get_boot_counter() >= max_boot_attemps)
 8002d4e:	f000 facd 	bl	80032ec <shared_mem_get_boot_counter>
 8002d52:	0003      	movs	r3, r0
 8002d54:	001a      	movs	r2, r3
 8002d56:	1cfb      	adds	r3, r7, #3
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d809      	bhi.n	8002d72 <main+0x13a>
		{
			shared_mem_clear_boot_counter();
 8002d5e:	f000 fabb 	bl	80032d8 <shared_mem_clear_boot_counter>
			printf("App unstable, entering to DFU mode\r\n");
 8002d62:	4b35      	ldr	r3, [pc, #212]	; (8002e38 <main+0x200>)
 8002d64:	0018      	movs	r0, r3
 8002d66:	f005 fe6b 	bl	8008a40 <puts>
			break;
 8002d6a:	46c0      	nop			; (mov r8, r8)

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }//end while
	HAL_NVIC_SystemReset(); //resetea el uC
 8002d6c:	f000 ff33 	bl	8003bd6 <HAL_NVIC_SystemReset>
 8002d70:	e043      	b.n	8002dfa <main+0x1c2>
		hdr = image_get_header(IMAGE_SLOT_1);// get address y magic
 8002d72:	2001      	movs	r0, #1
 8002d74:	f7ff faf4 	bl	8002360 <image_get_header>
 8002d78:	0003      	movs	r3, r0
 8002d7a:	607b      	str	r3, [r7, #4]
		if (hdr == NULL)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d104      	bne.n	8002d8c <main+0x154>
			printf("No image found in slot 1\r\n");
 8002d82:	4b2e      	ldr	r3, [pc, #184]	; (8002e3c <main+0x204>)
 8002d84:	0018      	movs	r0, r3
 8002d86:	f005 fe5b 	bl	8008a40 <puts>
			goto invalid;
 8002d8a:	e036      	b.n	8002dfa <main+0x1c2>
		if (image_validate(IMAGE_SLOT_1, hdr) != 0) { // addr =  &__loader_rom_start__ + sizeof(image_hdr_t), len -> crc(add, len)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	0019      	movs	r1, r3
 8002d90:	2001      	movs	r0, #1
 8002d92:	f7ff fb13 	bl	80023bc <image_validate>
 8002d96:	1e03      	subs	r3, r0, #0
 8002d98:	d12e      	bne.n	8002df8 <main+0x1c0>
		printf("Jumping to application\r\n\n");
 8002d9a:	4b29      	ldr	r3, [pc, #164]	; (8002e40 <main+0x208>)
 8002d9c:	0018      	movs	r0, r3
 8002d9e:	f005 fe4f 	bl	8008a40 <puts>
		shared_mem_increment_boot_counter();
 8002da2:	f000 fa8b 	bl	80032bc <shared_mem_increment_boot_counter>
		image_start(hdr);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	0018      	movs	r0, r3
 8002daa:	f7ff fee3 	bl	8002b74 <image_start>
 8002dae:	e766      	b.n	8002c7e <main+0x46>
	else if (shared_mem_is_app_upd_requested())
 8002db0:	f000 fa72 	bl	8003298 <shared_mem_is_app_upd_requested>
 8002db4:	1e03      	subs	r3, r0, #0
 8002db6:	d100      	bne.n	8002dba <main+0x182>
 8002db8:	e761      	b.n	8002c7e <main+0x46>
		if (update_firmware() == 0)
 8002dba:	f7ff fcaf 	bl	800271c <update_firmware>
 8002dbe:	1e03      	subs	r3, r0, #0
 8002dc0:	d000      	beq.n	8002dc4 <main+0x18c>
 8002dc2:	e75c      	b.n	8002c7e <main+0x46>
			printf("Update completed, restarting\r\n");
 8002dc4:	4b1f      	ldr	r3, [pc, #124]	; (8002e44 <main+0x20c>)
 8002dc6:	0018      	movs	r0, r3
 8002dc8:	f005 fe3a 	bl	8008a40 <puts>
			shared_mem_set_update_completed();
 8002dcc:	f000 fa98 	bl	8003300 <shared_mem_set_update_completed>
			shared_mem_clear_boot_counter();
 8002dd0:	f000 fa82 	bl	80032d8 <shared_mem_clear_boot_counter>
			shared_mem_clear_ota_info();
 8002dd4:	f000 faa0 	bl	8003318 <shared_mem_clear_ota_info>
			shared_mem_set_app_update_requested(false);
 8002dd8:	2000      	movs	r0, #0
 8002dda:	f000 faa7 	bl	800332c <shared_mem_set_app_update_requested>
			shared_mem_set_update();
 8002dde:	f000 fab5 	bl	800334c <shared_mem_set_update>
			printf("\r shared_mem_get_update: %d \r\n",shared_mem_get_update());
 8002de2:	f000 fabd 	bl	8003360 <shared_mem_get_update>
 8002de6:	0002      	movs	r2, r0
 8002de8:	4b17      	ldr	r3, [pc, #92]	; (8002e48 <main+0x210>)
 8002dea:	0011      	movs	r1, r2
 8002dec:	0018      	movs	r0, r3
 8002dee:	f005 fd9b 	bl	8008928 <iprintf>
			HAL_NVIC_SystemReset(); //resetea el uC
 8002df2:	f000 fef0 	bl	8003bd6 <HAL_NVIC_SystemReset>
	{
 8002df6:	e742      	b.n	8002c7e <main+0x46>
			goto invalid;
 8002df8:	46c0      	nop			; (mov r8, r8)

	invalid:
		printf("\r\nFlash a valid application\r\n");
 8002dfa:	4b14      	ldr	r3, [pc, #80]	; (8002e4c <main+0x214>)
 8002dfc:	0018      	movs	r0, r3
 8002dfe:	f005 fe1f 	bl	8008a40 <puts>
		while (true)
		{
			__asm__ __volatile__("");
 8002e02:	e7fe      	b.n	8002e02 <main+0x1ca>
 8002e04:	20000ad0 	.word	0x20000ad0
 8002e08:	20000c18 	.word	0x20000c18
 8002e0c:	20000b64 	.word	0x20000b64
 8002e10:	20000e34 	.word	0x20000e34
 8002e14:	20000a84 	.word	0x20000a84
 8002e18:	50000800 	.word	0x50000800
 8002e1c:	20000e32 	.word	0x20000e32
 8002e20:	0800b080 	.word	0x0800b080
 8002e24:	20000c09 	.word	0x20000c09
 8002e28:	0800b090 	.word	0x0800b090
 8002e2c:	0800b09c 	.word	0x0800b09c
 8002e30:	0800b0ac 	.word	0x0800b0ac
 8002e34:	0800b0c8 	.word	0x0800b0c8
 8002e38:	0800b0dc 	.word	0x0800b0dc
 8002e3c:	0800b100 	.word	0x0800b100
 8002e40:	0800b11c 	.word	0x0800b11c
 8002e44:	0800b138 	.word	0x0800b138
 8002e48:	0800b158 	.word	0x0800b158
 8002e4c:	0800b178 	.word	0x0800b178

08002e50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e50:	b590      	push	{r4, r7, lr}
 8002e52:	b095      	sub	sp, #84	; 0x54
 8002e54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e56:	2414      	movs	r4, #20
 8002e58:	193b      	adds	r3, r7, r4
 8002e5a:	0018      	movs	r0, r3
 8002e5c:	233c      	movs	r3, #60	; 0x3c
 8002e5e:	001a      	movs	r2, r3
 8002e60:	2100      	movs	r1, #0
 8002e62:	f005 f8ea 	bl	800803a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e66:	1d3b      	adds	r3, r7, #4
 8002e68:	0018      	movs	r0, r3
 8002e6a:	2310      	movs	r3, #16
 8002e6c:	001a      	movs	r2, r3
 8002e6e:	2100      	movs	r1, #0
 8002e70:	f005 f8e3 	bl	800803a <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e74:	2380      	movs	r3, #128	; 0x80
 8002e76:	009b      	lsls	r3, r3, #2
 8002e78:	0018      	movs	r0, r3
 8002e7a:	f001 fa5b 	bl	8004334 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002e7e:	193b      	adds	r3, r7, r4
 8002e80:	2202      	movs	r2, #2
 8002e82:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e84:	193b      	adds	r3, r7, r4
 8002e86:	2280      	movs	r2, #128	; 0x80
 8002e88:	0052      	lsls	r2, r2, #1
 8002e8a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002e8c:	193b      	adds	r3, r7, r4
 8002e8e:	2200      	movs	r2, #0
 8002e90:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e92:	193b      	adds	r3, r7, r4
 8002e94:	2240      	movs	r2, #64	; 0x40
 8002e96:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002e98:	193b      	adds	r3, r7, r4
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e9e:	193b      	adds	r3, r7, r4
 8002ea0:	0018      	movs	r0, r3
 8002ea2:	f001 fa93 	bl	80043cc <HAL_RCC_OscConfig>
 8002ea6:	1e03      	subs	r3, r0, #0
 8002ea8:	d001      	beq.n	8002eae <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8002eaa:	f000 f99f 	bl	80031ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002eae:	1d3b      	adds	r3, r7, #4
 8002eb0:	2207      	movs	r2, #7
 8002eb2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002eb4:	1d3b      	adds	r3, r7, #4
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002eba:	1d3b      	adds	r3, r7, #4
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002ec0:	1d3b      	adds	r3, r7, #4
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002ec6:	1d3b      	adds	r3, r7, #4
 8002ec8:	2100      	movs	r1, #0
 8002eca:	0018      	movs	r0, r3
 8002ecc:	f001 fdde 	bl	8004a8c <HAL_RCC_ClockConfig>
 8002ed0:	1e03      	subs	r3, r0, #0
 8002ed2:	d001      	beq.n	8002ed8 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8002ed4:	f000 f98a 	bl	80031ec <Error_Handler>
  }
}
 8002ed8:	46c0      	nop			; (mov r8, r8)
 8002eda:	46bd      	mov	sp, r7
 8002edc:	b015      	add	sp, #84	; 0x54
 8002ede:	bd90      	pop	{r4, r7, pc}

08002ee0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b088      	sub	sp, #32
 8002ee4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ee6:	2310      	movs	r3, #16
 8002ee8:	18fb      	adds	r3, r7, r3
 8002eea:	0018      	movs	r0, r3
 8002eec:	2310      	movs	r3, #16
 8002eee:	001a      	movs	r2, r3
 8002ef0:	2100      	movs	r1, #0
 8002ef2:	f005 f8a2 	bl	800803a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ef6:	1d3b      	adds	r3, r7, #4
 8002ef8:	0018      	movs	r0, r3
 8002efa:	230c      	movs	r3, #12
 8002efc:	001a      	movs	r2, r3
 8002efe:	2100      	movs	r1, #0
 8002f00:	f005 f89b 	bl	800803a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002f04:	4b21      	ldr	r3, [pc, #132]	; (8002f8c <MX_TIM1_Init+0xac>)
 8002f06:	4a22      	ldr	r2, [pc, #136]	; (8002f90 <MX_TIM1_Init+0xb0>)
 8002f08:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16000-1;
 8002f0a:	4b20      	ldr	r3, [pc, #128]	; (8002f8c <MX_TIM1_Init+0xac>)
 8002f0c:	4a21      	ldr	r2, [pc, #132]	; (8002f94 <MX_TIM1_Init+0xb4>)
 8002f0e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f10:	4b1e      	ldr	r3, [pc, #120]	; (8002f8c <MX_TIM1_Init+0xac>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 500;
 8002f16:	4b1d      	ldr	r3, [pc, #116]	; (8002f8c <MX_TIM1_Init+0xac>)
 8002f18:	22fa      	movs	r2, #250	; 0xfa
 8002f1a:	0052      	lsls	r2, r2, #1
 8002f1c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f1e:	4b1b      	ldr	r3, [pc, #108]	; (8002f8c <MX_TIM1_Init+0xac>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002f24:	4b19      	ldr	r3, [pc, #100]	; (8002f8c <MX_TIM1_Init+0xac>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f2a:	4b18      	ldr	r3, [pc, #96]	; (8002f8c <MX_TIM1_Init+0xac>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002f30:	4b16      	ldr	r3, [pc, #88]	; (8002f8c <MX_TIM1_Init+0xac>)
 8002f32:	0018      	movs	r0, r3
 8002f34:	f002 f990 	bl	8005258 <HAL_TIM_Base_Init>
 8002f38:	1e03      	subs	r3, r0, #0
 8002f3a:	d001      	beq.n	8002f40 <MX_TIM1_Init+0x60>
  {
    Error_Handler();
 8002f3c:	f000 f956 	bl	80031ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f40:	2110      	movs	r1, #16
 8002f42:	187b      	adds	r3, r7, r1
 8002f44:	2280      	movs	r2, #128	; 0x80
 8002f46:	0152      	lsls	r2, r2, #5
 8002f48:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002f4a:	187a      	adds	r2, r7, r1
 8002f4c:	4b0f      	ldr	r3, [pc, #60]	; (8002f8c <MX_TIM1_Init+0xac>)
 8002f4e:	0011      	movs	r1, r2
 8002f50:	0018      	movs	r0, r3
 8002f52:	f002 fb9b 	bl	800568c <HAL_TIM_ConfigClockSource>
 8002f56:	1e03      	subs	r3, r0, #0
 8002f58:	d001      	beq.n	8002f5e <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8002f5a:	f000 f947 	bl	80031ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f5e:	1d3b      	adds	r3, r7, #4
 8002f60:	2200      	movs	r2, #0
 8002f62:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002f64:	1d3b      	adds	r3, r7, #4
 8002f66:	2200      	movs	r2, #0
 8002f68:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f6a:	1d3b      	adds	r3, r7, #4
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002f70:	1d3a      	adds	r2, r7, #4
 8002f72:	4b06      	ldr	r3, [pc, #24]	; (8002f8c <MX_TIM1_Init+0xac>)
 8002f74:	0011      	movs	r1, r2
 8002f76:	0018      	movs	r0, r3
 8002f78:	f002 fda4 	bl	8005ac4 <HAL_TIMEx_MasterConfigSynchronization>
 8002f7c:	1e03      	subs	r3, r0, #0
 8002f7e:	d001      	beq.n	8002f84 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8002f80:	f000 f934 	bl	80031ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002f84:	46c0      	nop			; (mov r8, r8)
 8002f86:	46bd      	mov	sp, r7
 8002f88:	b008      	add	sp, #32
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	20000a84 	.word	0x20000a84
 8002f90:	40012c00 	.word	0x40012c00
 8002f94:	00003e7f 	.word	0x00003e7f

08002f98 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002f9c:	4b23      	ldr	r3, [pc, #140]	; (800302c <MX_USART2_UART_Init+0x94>)
 8002f9e:	4a24      	ldr	r2, [pc, #144]	; (8003030 <MX_USART2_UART_Init+0x98>)
 8002fa0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002fa2:	4b22      	ldr	r3, [pc, #136]	; (800302c <MX_USART2_UART_Init+0x94>)
 8002fa4:	22e1      	movs	r2, #225	; 0xe1
 8002fa6:	0252      	lsls	r2, r2, #9
 8002fa8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002faa:	4b20      	ldr	r3, [pc, #128]	; (800302c <MX_USART2_UART_Init+0x94>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002fb0:	4b1e      	ldr	r3, [pc, #120]	; (800302c <MX_USART2_UART_Init+0x94>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002fb6:	4b1d      	ldr	r3, [pc, #116]	; (800302c <MX_USART2_UART_Init+0x94>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002fbc:	4b1b      	ldr	r3, [pc, #108]	; (800302c <MX_USART2_UART_Init+0x94>)
 8002fbe:	220c      	movs	r2, #12
 8002fc0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002fc2:	4b1a      	ldr	r3, [pc, #104]	; (800302c <MX_USART2_UART_Init+0x94>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fc8:	4b18      	ldr	r3, [pc, #96]	; (800302c <MX_USART2_UART_Init+0x94>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002fce:	4b17      	ldr	r3, [pc, #92]	; (800302c <MX_USART2_UART_Init+0x94>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002fd4:	4b15      	ldr	r3, [pc, #84]	; (800302c <MX_USART2_UART_Init+0x94>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002fda:	4b14      	ldr	r3, [pc, #80]	; (800302c <MX_USART2_UART_Init+0x94>)
 8002fdc:	2200      	movs	r2, #0
 8002fde:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002fe0:	4b12      	ldr	r3, [pc, #72]	; (800302c <MX_USART2_UART_Init+0x94>)
 8002fe2:	0018      	movs	r0, r3
 8002fe4:	f002 fdfc 	bl	8005be0 <HAL_UART_Init>
 8002fe8:	1e03      	subs	r3, r0, #0
 8002fea:	d001      	beq.n	8002ff0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002fec:	f000 f8fe 	bl	80031ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ff0:	4b0e      	ldr	r3, [pc, #56]	; (800302c <MX_USART2_UART_Init+0x94>)
 8002ff2:	2100      	movs	r1, #0
 8002ff4:	0018      	movs	r0, r3
 8002ff6:	f004 fea5 	bl	8007d44 <HAL_UARTEx_SetTxFifoThreshold>
 8002ffa:	1e03      	subs	r3, r0, #0
 8002ffc:	d001      	beq.n	8003002 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002ffe:	f000 f8f5 	bl	80031ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003002:	4b0a      	ldr	r3, [pc, #40]	; (800302c <MX_USART2_UART_Init+0x94>)
 8003004:	2100      	movs	r1, #0
 8003006:	0018      	movs	r0, r3
 8003008:	f004 fedc 	bl	8007dc4 <HAL_UARTEx_SetRxFifoThreshold>
 800300c:	1e03      	subs	r3, r0, #0
 800300e:	d001      	beq.n	8003014 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8003010:	f000 f8ec 	bl	80031ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003014:	4b05      	ldr	r3, [pc, #20]	; (800302c <MX_USART2_UART_Init+0x94>)
 8003016:	0018      	movs	r0, r3
 8003018:	f004 fe5a 	bl	8007cd0 <HAL_UARTEx_DisableFifoMode>
 800301c:	1e03      	subs	r3, r0, #0
 800301e:	d001      	beq.n	8003024 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8003020:	f000 f8e4 	bl	80031ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003024:	46c0      	nop			; (mov r8, r8)
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	46c0      	nop			; (mov r8, r8)
 800302c:	20000ad0 	.word	0x20000ad0
 8003030:	40004400 	.word	0x40004400

08003034 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003038:	4b23      	ldr	r3, [pc, #140]	; (80030c8 <MX_USART3_UART_Init+0x94>)
 800303a:	4a24      	ldr	r2, [pc, #144]	; (80030cc <MX_USART3_UART_Init+0x98>)
 800303c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800303e:	4b22      	ldr	r3, [pc, #136]	; (80030c8 <MX_USART3_UART_Init+0x94>)
 8003040:	22e1      	movs	r2, #225	; 0xe1
 8003042:	0252      	lsls	r2, r2, #9
 8003044:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003046:	4b20      	ldr	r3, [pc, #128]	; (80030c8 <MX_USART3_UART_Init+0x94>)
 8003048:	2200      	movs	r2, #0
 800304a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800304c:	4b1e      	ldr	r3, [pc, #120]	; (80030c8 <MX_USART3_UART_Init+0x94>)
 800304e:	2200      	movs	r2, #0
 8003050:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003052:	4b1d      	ldr	r3, [pc, #116]	; (80030c8 <MX_USART3_UART_Init+0x94>)
 8003054:	2200      	movs	r2, #0
 8003056:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003058:	4b1b      	ldr	r3, [pc, #108]	; (80030c8 <MX_USART3_UART_Init+0x94>)
 800305a:	220c      	movs	r2, #12
 800305c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800305e:	4b1a      	ldr	r3, [pc, #104]	; (80030c8 <MX_USART3_UART_Init+0x94>)
 8003060:	2200      	movs	r2, #0
 8003062:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003064:	4b18      	ldr	r3, [pc, #96]	; (80030c8 <MX_USART3_UART_Init+0x94>)
 8003066:	2200      	movs	r2, #0
 8003068:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800306a:	4b17      	ldr	r3, [pc, #92]	; (80030c8 <MX_USART3_UART_Init+0x94>)
 800306c:	2200      	movs	r2, #0
 800306e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003070:	4b15      	ldr	r3, [pc, #84]	; (80030c8 <MX_USART3_UART_Init+0x94>)
 8003072:	2200      	movs	r2, #0
 8003074:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003076:	4b14      	ldr	r3, [pc, #80]	; (80030c8 <MX_USART3_UART_Init+0x94>)
 8003078:	2200      	movs	r2, #0
 800307a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800307c:	4b12      	ldr	r3, [pc, #72]	; (80030c8 <MX_USART3_UART_Init+0x94>)
 800307e:	0018      	movs	r0, r3
 8003080:	f002 fdae 	bl	8005be0 <HAL_UART_Init>
 8003084:	1e03      	subs	r3, r0, #0
 8003086:	d001      	beq.n	800308c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8003088:	f000 f8b0 	bl	80031ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800308c:	4b0e      	ldr	r3, [pc, #56]	; (80030c8 <MX_USART3_UART_Init+0x94>)
 800308e:	2100      	movs	r1, #0
 8003090:	0018      	movs	r0, r3
 8003092:	f004 fe57 	bl	8007d44 <HAL_UARTEx_SetTxFifoThreshold>
 8003096:	1e03      	subs	r3, r0, #0
 8003098:	d001      	beq.n	800309e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800309a:	f000 f8a7 	bl	80031ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800309e:	4b0a      	ldr	r3, [pc, #40]	; (80030c8 <MX_USART3_UART_Init+0x94>)
 80030a0:	2100      	movs	r1, #0
 80030a2:	0018      	movs	r0, r3
 80030a4:	f004 fe8e 	bl	8007dc4 <HAL_UARTEx_SetRxFifoThreshold>
 80030a8:	1e03      	subs	r3, r0, #0
 80030aa:	d001      	beq.n	80030b0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80030ac:	f000 f89e 	bl	80031ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80030b0:	4b05      	ldr	r3, [pc, #20]	; (80030c8 <MX_USART3_UART_Init+0x94>)
 80030b2:	0018      	movs	r0, r3
 80030b4:	f004 fe0c 	bl	8007cd0 <HAL_UARTEx_DisableFifoMode>
 80030b8:	1e03      	subs	r3, r0, #0
 80030ba:	d001      	beq.n	80030c0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80030bc:	f000 f896 	bl	80031ec <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80030c0:	46c0      	nop			; (mov r8, r8)
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	46c0      	nop			; (mov r8, r8)
 80030c8:	20000b64 	.word	0x20000b64
 80030cc:	40004800 	.word	0x40004800

080030d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80030d0:	b590      	push	{r4, r7, lr}
 80030d2:	b089      	sub	sp, #36	; 0x24
 80030d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030d6:	240c      	movs	r4, #12
 80030d8:	193b      	adds	r3, r7, r4
 80030da:	0018      	movs	r0, r3
 80030dc:	2314      	movs	r3, #20
 80030de:	001a      	movs	r2, r3
 80030e0:	2100      	movs	r1, #0
 80030e2:	f004 ffaa 	bl	800803a <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030e6:	4b35      	ldr	r3, [pc, #212]	; (80031bc <MX_GPIO_Init+0xec>)
 80030e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030ea:	4b34      	ldr	r3, [pc, #208]	; (80031bc <MX_GPIO_Init+0xec>)
 80030ec:	2104      	movs	r1, #4
 80030ee:	430a      	orrs	r2, r1
 80030f0:	635a      	str	r2, [r3, #52]	; 0x34
 80030f2:	4b32      	ldr	r3, [pc, #200]	; (80031bc <MX_GPIO_Init+0xec>)
 80030f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030f6:	2204      	movs	r2, #4
 80030f8:	4013      	ands	r3, r2
 80030fa:	60bb      	str	r3, [r7, #8]
 80030fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80030fe:	4b2f      	ldr	r3, [pc, #188]	; (80031bc <MX_GPIO_Init+0xec>)
 8003100:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003102:	4b2e      	ldr	r3, [pc, #184]	; (80031bc <MX_GPIO_Init+0xec>)
 8003104:	2120      	movs	r1, #32
 8003106:	430a      	orrs	r2, r1
 8003108:	635a      	str	r2, [r3, #52]	; 0x34
 800310a:	4b2c      	ldr	r3, [pc, #176]	; (80031bc <MX_GPIO_Init+0xec>)
 800310c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800310e:	2220      	movs	r2, #32
 8003110:	4013      	ands	r3, r2
 8003112:	607b      	str	r3, [r7, #4]
 8003114:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003116:	4b29      	ldr	r3, [pc, #164]	; (80031bc <MX_GPIO_Init+0xec>)
 8003118:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800311a:	4b28      	ldr	r3, [pc, #160]	; (80031bc <MX_GPIO_Init+0xec>)
 800311c:	2101      	movs	r1, #1
 800311e:	430a      	orrs	r2, r1
 8003120:	635a      	str	r2, [r3, #52]	; 0x34
 8003122:	4b26      	ldr	r3, [pc, #152]	; (80031bc <MX_GPIO_Init+0xec>)
 8003124:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003126:	2201      	movs	r2, #1
 8003128:	4013      	ands	r3, r2
 800312a:	603b      	str	r3, [r7, #0]
 800312c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800312e:	23a0      	movs	r3, #160	; 0xa0
 8003130:	05db      	lsls	r3, r3, #23
 8003132:	2200      	movs	r2, #0
 8003134:	2120      	movs	r1, #32
 8003136:	0018      	movs	r0, r3
 8003138:	f001 f8ab 	bl	8004292 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BOOT_Pin */
  GPIO_InitStruct.Pin = BOOT_Pin;
 800313c:	193b      	adds	r3, r7, r4
 800313e:	2208      	movs	r2, #8
 8003140:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003142:	193b      	adds	r3, r7, r4
 8003144:	2200      	movs	r2, #0
 8003146:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003148:	193b      	adds	r3, r7, r4
 800314a:	2201      	movs	r2, #1
 800314c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BOOT_GPIO_Port, &GPIO_InitStruct);
 800314e:	193b      	adds	r3, r7, r4
 8003150:	4a1b      	ldr	r2, [pc, #108]	; (80031c0 <MX_GPIO_Init+0xf0>)
 8003152:	0019      	movs	r1, r3
 8003154:	0010      	movs	r0, r2
 8003156:	f000 ff13 	bl	8003f80 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800315a:	193b      	adds	r3, r7, r4
 800315c:	2220      	movs	r2, #32
 800315e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003160:	193b      	adds	r3, r7, r4
 8003162:	2201      	movs	r2, #1
 8003164:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003166:	193b      	adds	r3, r7, r4
 8003168:	2200      	movs	r2, #0
 800316a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800316c:	193b      	adds	r3, r7, r4
 800316e:	2202      	movs	r2, #2
 8003170:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8003172:	193a      	adds	r2, r7, r4
 8003174:	23a0      	movs	r3, #160	; 0xa0
 8003176:	05db      	lsls	r3, r3, #23
 8003178:	0011      	movs	r1, r2
 800317a:	0018      	movs	r0, r3
 800317c:	f000 ff00 	bl	8003f80 <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 8003180:	0021      	movs	r1, r4
 8003182:	187b      	adds	r3, r7, r1
 8003184:	2220      	movs	r2, #32
 8003186:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003188:	187b      	adds	r3, r7, r1
 800318a:	2284      	movs	r2, #132	; 0x84
 800318c:	0392      	lsls	r2, r2, #14
 800318e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003190:	187b      	adds	r3, r7, r1
 8003192:	2200      	movs	r2, #0
 8003194:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8003196:	187b      	adds	r3, r7, r1
 8003198:	4a09      	ldr	r2, [pc, #36]	; (80031c0 <MX_GPIO_Init+0xf0>)
 800319a:	0019      	movs	r1, r3
 800319c:	0010      	movs	r0, r2
 800319e:	f000 feef 	bl	8003f80 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80031a2:	2200      	movs	r2, #0
 80031a4:	2100      	movs	r1, #0
 80031a6:	2007      	movs	r0, #7
 80031a8:	f000 fcf0 	bl	8003b8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80031ac:	2007      	movs	r0, #7
 80031ae:	f000 fd02 	bl	8003bb6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80031b2:	46c0      	nop			; (mov r8, r8)
 80031b4:	46bd      	mov	sp, r7
 80031b6:	b009      	add	sp, #36	; 0x24
 80031b8:	bd90      	pop	{r4, r7, pc}
 80031ba:	46c0      	nop			; (mov r8, r8)
 80031bc:	40021000 	.word	0x40021000
 80031c0:	50000800 	.word	0x50000800

080031c4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b082      	sub	sp, #8
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM1)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a04      	ldr	r2, [pc, #16]	; (80031e4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d102      	bne.n	80031dc <HAL_TIM_PeriodElapsedCallback+0x18>
	  {
		timer_flag = 1 ;
 80031d6:	4b04      	ldr	r3, [pc, #16]	; (80031e8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80031d8:	2201      	movs	r2, #1
 80031da:	801a      	strh	r2, [r3, #0]
	  }
}
 80031dc:	46c0      	nop			; (mov r8, r8)
 80031de:	46bd      	mov	sp, r7
 80031e0:	b002      	add	sp, #8
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	40012c00 	.word	0x40012c00
 80031e8:	20000e34 	.word	0x20000e34

080031ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80031f0:	b672      	cpsid	i
}
 80031f2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80031f4:	e7fe      	b.n	80031f4 <Error_Handler+0x8>
	...

080031f8 <prv_set_flag>:
  BL_UPDATE_REQUEST = 1 << 1,

  FLAG_BG_FAULT = 1 << 2,
};

static void prv_set_flag(uint32_t flag, bool value) {
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	000a      	movs	r2, r1
 8003202:	1cfb      	adds	r3, r7, #3
 8003204:	701a      	strb	r2, [r3, #0]
    if (value) {
 8003206:	1cfb      	adds	r3, r7, #3
 8003208:	781b      	ldrb	r3, [r3, #0]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d006      	beq.n	800321c <prv_set_flag+0x24>
        shared_data.flags |= flag;
 800320e:	4b09      	ldr	r3, [pc, #36]	; (8003234 <prv_set_flag+0x3c>)
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	431a      	orrs	r2, r3
 8003216:	4b07      	ldr	r3, [pc, #28]	; (8003234 <prv_set_flag+0x3c>)
 8003218:	601a      	str	r2, [r3, #0]
    } else {
        shared_data.flags &= ~flag;
    }
}
 800321a:	e006      	b.n	800322a <prv_set_flag+0x32>
        shared_data.flags &= ~flag;
 800321c:	4b05      	ldr	r3, [pc, #20]	; (8003234 <prv_set_flag+0x3c>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	687a      	ldr	r2, [r7, #4]
 8003222:	43d2      	mvns	r2, r2
 8003224:	401a      	ands	r2, r3
 8003226:	4b03      	ldr	r3, [pc, #12]	; (8003234 <prv_set_flag+0x3c>)
 8003228:	601a      	str	r2, [r3, #0]
}
 800322a:	46c0      	nop			; (mov r8, r8)
 800322c:	46bd      	mov	sp, r7
 800322e:	b002      	add	sp, #8
 8003230:	bd80      	pop	{r7, pc}
 8003232:	46c0      	nop			; (mov r8, r8)
 8003234:	20000004 	.word	0x20000004

08003238 <prv_get_flag>:

static bool prv_get_flag(uint32_t flag) {
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
    return shared_data.flags & flag;
 8003240:	4b05      	ldr	r3, [pc, #20]	; (8003258 <prv_get_flag+0x20>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	687a      	ldr	r2, [r7, #4]
 8003246:	4013      	ands	r3, r2
 8003248:	1e5a      	subs	r2, r3, #1
 800324a:	4193      	sbcs	r3, r2
 800324c:	b2db      	uxtb	r3, r3
}
 800324e:	0018      	movs	r0, r3
 8003250:	46bd      	mov	sp, r7
 8003252:	b002      	add	sp, #8
 8003254:	bd80      	pop	{r7, pc}
 8003256:	46c0      	nop			; (mov r8, r8)
 8003258:	20000004 	.word	0x20000004

0800325c <shared_memory_init>:

void shared_memory_init(void)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0
  if (shared_data.magic != MAGIC)
 8003260:	4b0b      	ldr	r3, [pc, #44]	; (8003290 <shared_memory_init+0x34>)
 8003262:	685a      	ldr	r2, [r3, #4]
 8003264:	23e7      	movs	r3, #231	; 0xe7
 8003266:	005b      	lsls	r3, r3, #1
 8003268:	429a      	cmp	r2, r3
 800326a:	d00d      	beq.n	8003288 <shared_memory_init+0x2c>
  {
    printf("Shared memory uninitialized, setting MAGIC\r\n");
 800326c:	4b09      	ldr	r3, [pc, #36]	; (8003294 <shared_memory_init+0x38>)
 800326e:	0018      	movs	r0, r3
 8003270:	f005 fbe6 	bl	8008a40 <puts>
    memset(&shared_data, 0, sizeof (shared_data_t));
 8003274:	4b06      	ldr	r3, [pc, #24]	; (8003290 <shared_memory_init+0x34>)
 8003276:	2212      	movs	r2, #18
 8003278:	2100      	movs	r1, #0
 800327a:	0018      	movs	r0, r3
 800327c:	f004 fedd 	bl	800803a <memset>
    shared_data.magic = MAGIC;
 8003280:	23e7      	movs	r3, #231	; 0xe7
 8003282:	005a      	lsls	r2, r3, #1
 8003284:	4b02      	ldr	r3, [pc, #8]	; (8003290 <shared_memory_init+0x34>)
 8003286:	605a      	str	r2, [r3, #4]
  }
}
 8003288:	46c0      	nop			; (mov r8, r8)
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
 800328e:	46c0      	nop			; (mov r8, r8)
 8003290:	20000004 	.word	0x20000004
 8003294:	0800b198 	.word	0x0800b198

08003298 <shared_mem_is_app_upd_requested>:

bool shared_mem_is_app_upd_requested(void)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	af00      	add	r7, sp, #0
  return prv_get_flag(APP_UPDATE_REQUEST);
 800329c:	2001      	movs	r0, #1
 800329e:	f7ff ffcb 	bl	8003238 <prv_get_flag>
 80032a2:	0003      	movs	r3, r0
}
 80032a4:	0018      	movs	r0, r3
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}

080032aa <shared_mem_is_bl_upd_requested>:

bool shared_mem_is_bl_upd_requested(void)
{
 80032aa:	b580      	push	{r7, lr}
 80032ac:	af00      	add	r7, sp, #0
  return prv_get_flag(BL_UPDATE_REQUEST);
 80032ae:	2002      	movs	r0, #2
 80032b0:	f7ff ffc2 	bl	8003238 <prv_get_flag>
 80032b4:	0003      	movs	r3, r0
}
 80032b6:	0018      	movs	r0, r3
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}

080032bc <shared_mem_increment_boot_counter>:
{
  return prv_get_flag(FLAG_BG_FAULT);
}

void shared_mem_increment_boot_counter(void)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	af00      	add	r7, sp, #0
  shared_data.boot_count++;
 80032c0:	4b04      	ldr	r3, [pc, #16]	; (80032d4 <shared_mem_increment_boot_counter+0x18>)
 80032c2:	7c1b      	ldrb	r3, [r3, #16]
 80032c4:	3301      	adds	r3, #1
 80032c6:	b2da      	uxtb	r2, r3
 80032c8:	4b02      	ldr	r3, [pc, #8]	; (80032d4 <shared_mem_increment_boot_counter+0x18>)
 80032ca:	741a      	strb	r2, [r3, #16]
}
 80032cc:	46c0      	nop			; (mov r8, r8)
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	46c0      	nop			; (mov r8, r8)
 80032d4:	20000004 	.word	0x20000004

080032d8 <shared_mem_clear_boot_counter>:

void shared_mem_clear_boot_counter(void)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	af00      	add	r7, sp, #0
  shared_data.boot_count = 0;
 80032dc:	4b02      	ldr	r3, [pc, #8]	; (80032e8 <shared_mem_clear_boot_counter+0x10>)
 80032de:	2200      	movs	r2, #0
 80032e0:	741a      	strb	r2, [r3, #16]
}
 80032e2:	46c0      	nop			; (mov r8, r8)
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	20000004 	.word	0x20000004

080032ec <shared_mem_get_boot_counter>:

uint8_t shared_mem_get_boot_counter(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	af00      	add	r7, sp, #0
  return shared_data.boot_count;
 80032f0:	4b02      	ldr	r3, [pc, #8]	; (80032fc <shared_mem_get_boot_counter+0x10>)
 80032f2:	7c1b      	ldrb	r3, [r3, #16]
}
 80032f4:	0018      	movs	r0, r3
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	46c0      	nop			; (mov r8, r8)
 80032fc:	20000004 	.word	0x20000004

08003300 <shared_mem_set_update_completed>:
{
  return shared_data.update_size;
}

void shared_mem_set_update_completed(void)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	af00      	add	r7, sp, #0
  memcpy(shared_data.fota_status, "DONE", 4);
 8003304:	4b02      	ldr	r3, [pc, #8]	; (8003310 <shared_mem_set_update_completed+0x10>)
 8003306:	4a03      	ldr	r2, [pc, #12]	; (8003314 <shared_mem_set_update_completed+0x14>)
 8003308:	60da      	str	r2, [r3, #12]
}
 800330a:	46c0      	nop			; (mov r8, r8)
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	20000004 	.word	0x20000004
 8003314:	454e4f44 	.word	0x454e4f44

08003318 <shared_mem_clear_ota_info>:

void shared_mem_clear_ota_info(void)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	af00      	add	r7, sp, #0
  shared_data.update_size = 0;
 800331c:	4b02      	ldr	r3, [pc, #8]	; (8003328 <shared_mem_clear_ota_info+0x10>)
 800331e:	2200      	movs	r2, #0
 8003320:	609a      	str	r2, [r3, #8]

}
 8003322:	46c0      	nop			; (mov r8, r8)
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	20000004 	.word	0x20000004

0800332c <shared_mem_set_app_update_requested>:

void shared_mem_set_app_update_requested(bool value)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b082      	sub	sp, #8
 8003330:	af00      	add	r7, sp, #0
 8003332:	0002      	movs	r2, r0
 8003334:	1dfb      	adds	r3, r7, #7
 8003336:	701a      	strb	r2, [r3, #0]
  prv_set_flag(APP_UPDATE_REQUEST, value);
 8003338:	1dfb      	adds	r3, r7, #7
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	0019      	movs	r1, r3
 800333e:	2001      	movs	r0, #1
 8003340:	f7ff ff5a 	bl	80031f8 <prv_set_flag>
}
 8003344:	46c0      	nop			; (mov r8, r8)
 8003346:	46bd      	mov	sp, r7
 8003348:	b002      	add	sp, #8
 800334a:	bd80      	pop	{r7, pc}

0800334c <shared_mem_set_update>:
  shared_data.update_size = size;
}


void shared_mem_set_update(void)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	af00      	add	r7, sp, #0
	shared_data.update = 1;
 8003350:	4b02      	ldr	r3, [pc, #8]	; (800335c <shared_mem_set_update+0x10>)
 8003352:	2201      	movs	r2, #1
 8003354:	745a      	strb	r2, [r3, #17]
}
 8003356:	46c0      	nop			; (mov r8, r8)
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}
 800335c:	20000004 	.word	0x20000004

08003360 <shared_mem_get_update>:
{
	shared_data.update = 0;
}

int shared_mem_get_update(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	af00      	add	r7, sp, #0
	return shared_data.update;
 8003364:	4b02      	ldr	r3, [pc, #8]	; (8003370 <shared_mem_get_update+0x10>)
 8003366:	7c5b      	ldrb	r3, [r3, #17]
}
 8003368:	0018      	movs	r0, r3
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	46c0      	nop			; (mov r8, r8)
 8003370:	20000004 	.word	0x20000004

08003374 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 800337c:	4b07      	ldr	r3, [pc, #28]	; (800339c <RetargetInit+0x28>)
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	601a      	str	r2, [r3, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8003382:	4b07      	ldr	r3, [pc, #28]	; (80033a0 <RetargetInit+0x2c>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	6898      	ldr	r0, [r3, #8]
 8003388:	2300      	movs	r3, #0
 800338a:	2202      	movs	r2, #2
 800338c:	2100      	movs	r1, #0
 800338e:	f005 fb61 	bl	8008a54 <setvbuf>
}
 8003392:	46c0      	nop			; (mov r8, r8)
 8003394:	46bd      	mov	sp, r7
 8003396:	b002      	add	sp, #8
 8003398:	bd80      	pop	{r7, pc}
 800339a:	46c0      	nop			; (mov r8, r8)
 800339c:	20000e3c 	.word	0x20000e3c
 80033a0:	2000040c 	.word	0x2000040c

080033a4 <_isatty>:

int _isatty(int fd) {
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	db04      	blt.n	80033bc <_isatty+0x18>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	dc01      	bgt.n	80033bc <_isatty+0x18>
    return 1;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e005      	b.n	80033c8 <_isatty+0x24>

  errno = EBADF;
 80033bc:	f004 fe0a 	bl	8007fd4 <__errno>
 80033c0:	0003      	movs	r3, r0
 80033c2:	2209      	movs	r2, #9
 80033c4:	601a      	str	r2, [r3, #0]
  return 0;
 80033c6:	2300      	movs	r3, #0
}
 80033c8:	0018      	movs	r0, r3
 80033ca:	46bd      	mov	sp, r7
 80033cc:	b002      	add	sp, #8
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <_write>:

int _write(int fd, char* ptr, int len) {
 80033d0:	b5b0      	push	{r4, r5, r7, lr}
 80033d2:	b086      	sub	sp, #24
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	60f8      	str	r0, [r7, #12]
 80033d8:	60b9      	str	r1, [r7, #8]
 80033da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d002      	beq.n	80033e8 <_write+0x18>
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	d114      	bne.n	8003412 <_write+0x42>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80033e8:	4b0f      	ldr	r3, [pc, #60]	; (8003428 <_write+0x58>)
 80033ea:	6818      	ldr	r0, [r3, #0]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	b29a      	uxth	r2, r3
 80033f0:	2517      	movs	r5, #23
 80033f2:	197c      	adds	r4, r7, r5
 80033f4:	2301      	movs	r3, #1
 80033f6:	425b      	negs	r3, r3
 80033f8:	68b9      	ldr	r1, [r7, #8]
 80033fa:	f002 fc47 	bl	8005c8c <HAL_UART_Transmit>
 80033fe:	0003      	movs	r3, r0
 8003400:	7023      	strb	r3, [r4, #0]
    if (hstatus == HAL_OK)
 8003402:	197b      	adds	r3, r7, r5
 8003404:	781b      	ldrb	r3, [r3, #0]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d101      	bne.n	800340e <_write+0x3e>
      return len;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	e008      	b.n	8003420 <_write+0x50>
    else
      return EIO;
 800340e:	2305      	movs	r3, #5
 8003410:	e006      	b.n	8003420 <_write+0x50>
  }
  errno = EBADF;
 8003412:	f004 fddf 	bl	8007fd4 <__errno>
 8003416:	0003      	movs	r3, r0
 8003418:	2209      	movs	r2, #9
 800341a:	601a      	str	r2, [r3, #0]
  return -1;
 800341c:	2301      	movs	r3, #1
 800341e:	425b      	negs	r3, r3
}
 8003420:	0018      	movs	r0, r3
 8003422:	46bd      	mov	sp, r7
 8003424:	b006      	add	sp, #24
 8003426:	bdb0      	pop	{r4, r5, r7, pc}
 8003428:	20000e3c 	.word	0x20000e3c

0800342c <_close>:

int _close(int fd) {
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2b00      	cmp	r3, #0
 8003438:	db04      	blt.n	8003444 <_close+0x18>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2b02      	cmp	r3, #2
 800343e:	dc01      	bgt.n	8003444 <_close+0x18>
    return 0;
 8003440:	2300      	movs	r3, #0
 8003442:	e006      	b.n	8003452 <_close+0x26>

  errno = EBADF;
 8003444:	f004 fdc6 	bl	8007fd4 <__errno>
 8003448:	0003      	movs	r3, r0
 800344a:	2209      	movs	r2, #9
 800344c:	601a      	str	r2, [r3, #0]
  return -1;
 800344e:	2301      	movs	r3, #1
 8003450:	425b      	negs	r3, r3
}
 8003452:	0018      	movs	r0, r3
 8003454:	46bd      	mov	sp, r7
 8003456:	b002      	add	sp, #8
 8003458:	bd80      	pop	{r7, pc}

0800345a <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 800345a:	b580      	push	{r7, lr}
 800345c:	b084      	sub	sp, #16
 800345e:	af00      	add	r7, sp, #0
 8003460:	60f8      	str	r0, [r7, #12]
 8003462:	60b9      	str	r1, [r7, #8]
 8003464:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8003466:	f004 fdb5 	bl	8007fd4 <__errno>
 800346a:	0003      	movs	r3, r0
 800346c:	2209      	movs	r2, #9
 800346e:	601a      	str	r2, [r3, #0]
  return -1;
 8003470:	2301      	movs	r3, #1
 8003472:	425b      	negs	r3, r3
}
 8003474:	0018      	movs	r0, r3
 8003476:	46bd      	mov	sp, r7
 8003478:	b004      	add	sp, #16
 800347a:	bd80      	pop	{r7, pc}

0800347c <_read>:

int _read(int fd, char* ptr, int len) {
 800347c:	b5b0      	push	{r4, r5, r7, lr}
 800347e:	b086      	sub	sp, #24
 8003480:	af00      	add	r7, sp, #0
 8003482:	60f8      	str	r0, [r7, #12]
 8003484:	60b9      	str	r1, [r7, #8]
 8003486:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d113      	bne.n	80034b6 <_read+0x3a>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 800348e:	4b0f      	ldr	r3, [pc, #60]	; (80034cc <_read+0x50>)
 8003490:	6818      	ldr	r0, [r3, #0]
 8003492:	2517      	movs	r5, #23
 8003494:	197c      	adds	r4, r7, r5
 8003496:	2301      	movs	r3, #1
 8003498:	425b      	negs	r3, r3
 800349a:	68b9      	ldr	r1, [r7, #8]
 800349c:	2201      	movs	r2, #1
 800349e:	f002 fc91 	bl	8005dc4 <HAL_UART_Receive>
 80034a2:	0003      	movs	r3, r0
 80034a4:	7023      	strb	r3, [r4, #0]
    if (hstatus == HAL_OK)
 80034a6:	197b      	adds	r3, r7, r5
 80034a8:	781b      	ldrb	r3, [r3, #0]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d101      	bne.n	80034b2 <_read+0x36>
      return 1;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e008      	b.n	80034c4 <_read+0x48>
    else
      return EIO;
 80034b2:	2305      	movs	r3, #5
 80034b4:	e006      	b.n	80034c4 <_read+0x48>
  }
  errno = EBADF;
 80034b6:	f004 fd8d 	bl	8007fd4 <__errno>
 80034ba:	0003      	movs	r3, r0
 80034bc:	2209      	movs	r2, #9
 80034be:	601a      	str	r2, [r3, #0]
  return -1;
 80034c0:	2301      	movs	r3, #1
 80034c2:	425b      	negs	r3, r3
}
 80034c4:	0018      	movs	r0, r3
 80034c6:	46bd      	mov	sp, r7
 80034c8:	b006      	add	sp, #24
 80034ca:	bdb0      	pop	{r4, r5, r7, pc}
 80034cc:	20000e3c 	.word	0x20000e3c

080034d0 <_fstat>:

int _fstat(int fd, struct stat* st) {
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b082      	sub	sp, #8
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
 80034d8:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	db08      	blt.n	80034f2 <_fstat+0x22>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	dc05      	bgt.n	80034f2 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	2280      	movs	r2, #128	; 0x80
 80034ea:	0192      	lsls	r2, r2, #6
 80034ec:	605a      	str	r2, [r3, #4]
    return 0;
 80034ee:	2300      	movs	r3, #0
 80034f0:	e005      	b.n	80034fe <_fstat+0x2e>
  }

  errno = EBADF;
 80034f2:	f004 fd6f 	bl	8007fd4 <__errno>
 80034f6:	0003      	movs	r3, r0
 80034f8:	2209      	movs	r2, #9
 80034fa:	601a      	str	r2, [r3, #0]
  return 0;
 80034fc:	2300      	movs	r3, #0
}
 80034fe:	0018      	movs	r0, r3
 8003500:	46bd      	mov	sp, r7
 8003502:	b002      	add	sp, #8
 8003504:	bd80      	pop	{r7, pc}
	...

08003508 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800350e:	4b0f      	ldr	r3, [pc, #60]	; (800354c <HAL_MspInit+0x44>)
 8003510:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003512:	4b0e      	ldr	r3, [pc, #56]	; (800354c <HAL_MspInit+0x44>)
 8003514:	2101      	movs	r1, #1
 8003516:	430a      	orrs	r2, r1
 8003518:	641a      	str	r2, [r3, #64]	; 0x40
 800351a:	4b0c      	ldr	r3, [pc, #48]	; (800354c <HAL_MspInit+0x44>)
 800351c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351e:	2201      	movs	r2, #1
 8003520:	4013      	ands	r3, r2
 8003522:	607b      	str	r3, [r7, #4]
 8003524:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003526:	4b09      	ldr	r3, [pc, #36]	; (800354c <HAL_MspInit+0x44>)
 8003528:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800352a:	4b08      	ldr	r3, [pc, #32]	; (800354c <HAL_MspInit+0x44>)
 800352c:	2180      	movs	r1, #128	; 0x80
 800352e:	0549      	lsls	r1, r1, #21
 8003530:	430a      	orrs	r2, r1
 8003532:	63da      	str	r2, [r3, #60]	; 0x3c
 8003534:	4b05      	ldr	r3, [pc, #20]	; (800354c <HAL_MspInit+0x44>)
 8003536:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003538:	2380      	movs	r3, #128	; 0x80
 800353a:	055b      	lsls	r3, r3, #21
 800353c:	4013      	ands	r3, r2
 800353e:	603b      	str	r3, [r7, #0]
 8003540:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003542:	46c0      	nop			; (mov r8, r8)
 8003544:	46bd      	mov	sp, r7
 8003546:	b002      	add	sp, #8
 8003548:	bd80      	pop	{r7, pc}
 800354a:	46c0      	nop			; (mov r8, r8)
 800354c:	40021000 	.word	0x40021000

08003550 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003550:	b590      	push	{r4, r7, lr}
 8003552:	b097      	sub	sp, #92	; 0x5c
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003558:	240c      	movs	r4, #12
 800355a:	193b      	adds	r3, r7, r4
 800355c:	0018      	movs	r0, r3
 800355e:	234c      	movs	r3, #76	; 0x4c
 8003560:	001a      	movs	r2, r3
 8003562:	2100      	movs	r1, #0
 8003564:	f004 fd69 	bl	800803a <memset>
  if(htim_base->Instance==TIM1)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a19      	ldr	r2, [pc, #100]	; (80035d4 <HAL_TIM_Base_MspInit+0x84>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d12c      	bne.n	80035cc <HAL_TIM_Base_MspInit+0x7c>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8003572:	193b      	adds	r3, r7, r4
 8003574:	2280      	movs	r2, #128	; 0x80
 8003576:	0392      	lsls	r2, r2, #14
 8003578:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 800357a:	193b      	adds	r3, r7, r4
 800357c:	2200      	movs	r2, #0
 800357e:	639a      	str	r2, [r3, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003580:	193b      	adds	r3, r7, r4
 8003582:	0018      	movs	r0, r3
 8003584:	f001 fc2c 	bl	8004de0 <HAL_RCCEx_PeriphCLKConfig>
 8003588:	1e03      	subs	r3, r0, #0
 800358a:	d001      	beq.n	8003590 <HAL_TIM_Base_MspInit+0x40>
    {
      Error_Handler();
 800358c:	f7ff fe2e 	bl	80031ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003590:	4b11      	ldr	r3, [pc, #68]	; (80035d8 <HAL_TIM_Base_MspInit+0x88>)
 8003592:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003594:	4b10      	ldr	r3, [pc, #64]	; (80035d8 <HAL_TIM_Base_MspInit+0x88>)
 8003596:	2180      	movs	r1, #128	; 0x80
 8003598:	0109      	lsls	r1, r1, #4
 800359a:	430a      	orrs	r2, r1
 800359c:	641a      	str	r2, [r3, #64]	; 0x40
 800359e:	4b0e      	ldr	r3, [pc, #56]	; (80035d8 <HAL_TIM_Base_MspInit+0x88>)
 80035a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035a2:	2380      	movs	r3, #128	; 0x80
 80035a4:	011b      	lsls	r3, r3, #4
 80035a6:	4013      	ands	r3, r2
 80035a8:	60bb      	str	r3, [r7, #8]
 80035aa:	68bb      	ldr	r3, [r7, #8]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 80035ac:	2200      	movs	r2, #0
 80035ae:	2100      	movs	r1, #0
 80035b0:	200d      	movs	r0, #13
 80035b2:	f000 faeb 	bl	8003b8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 80035b6:	200d      	movs	r0, #13
 80035b8:	f000 fafd 	bl	8003bb6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80035bc:	2200      	movs	r2, #0
 80035be:	2100      	movs	r1, #0
 80035c0:	200e      	movs	r0, #14
 80035c2:	f000 fae3 	bl	8003b8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80035c6:	200e      	movs	r0, #14
 80035c8:	f000 faf5 	bl	8003bb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80035cc:	46c0      	nop			; (mov r8, r8)
 80035ce:	46bd      	mov	sp, r7
 80035d0:	b017      	add	sp, #92	; 0x5c
 80035d2:	bd90      	pop	{r4, r7, pc}
 80035d4:	40012c00 	.word	0x40012c00
 80035d8:	40021000 	.word	0x40021000

080035dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80035dc:	b590      	push	{r4, r7, lr}
 80035de:	b09f      	sub	sp, #124	; 0x7c
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035e4:	2364      	movs	r3, #100	; 0x64
 80035e6:	18fb      	adds	r3, r7, r3
 80035e8:	0018      	movs	r0, r3
 80035ea:	2314      	movs	r3, #20
 80035ec:	001a      	movs	r2, r3
 80035ee:	2100      	movs	r1, #0
 80035f0:	f004 fd23 	bl	800803a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80035f4:	2418      	movs	r4, #24
 80035f6:	193b      	adds	r3, r7, r4
 80035f8:	0018      	movs	r0, r3
 80035fa:	234c      	movs	r3, #76	; 0x4c
 80035fc:	001a      	movs	r2, r3
 80035fe:	2100      	movs	r1, #0
 8003600:	f004 fd1b 	bl	800803a <memset>
  if(huart->Instance==USART2)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a4d      	ldr	r2, [pc, #308]	; (8003740 <HAL_UART_MspInit+0x164>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d147      	bne.n	800369e <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800360e:	193b      	adds	r3, r7, r4
 8003610:	2202      	movs	r2, #2
 8003612:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003614:	193b      	adds	r3, r7, r4
 8003616:	2200      	movs	r2, #0
 8003618:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800361a:	193b      	adds	r3, r7, r4
 800361c:	0018      	movs	r0, r3
 800361e:	f001 fbdf 	bl	8004de0 <HAL_RCCEx_PeriphCLKConfig>
 8003622:	1e03      	subs	r3, r0, #0
 8003624:	d001      	beq.n	800362a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003626:	f7ff fde1 	bl	80031ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800362a:	4b46      	ldr	r3, [pc, #280]	; (8003744 <HAL_UART_MspInit+0x168>)
 800362c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800362e:	4b45      	ldr	r3, [pc, #276]	; (8003744 <HAL_UART_MspInit+0x168>)
 8003630:	2180      	movs	r1, #128	; 0x80
 8003632:	0289      	lsls	r1, r1, #10
 8003634:	430a      	orrs	r2, r1
 8003636:	63da      	str	r2, [r3, #60]	; 0x3c
 8003638:	4b42      	ldr	r3, [pc, #264]	; (8003744 <HAL_UART_MspInit+0x168>)
 800363a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800363c:	2380      	movs	r3, #128	; 0x80
 800363e:	029b      	lsls	r3, r3, #10
 8003640:	4013      	ands	r3, r2
 8003642:	617b      	str	r3, [r7, #20]
 8003644:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003646:	4b3f      	ldr	r3, [pc, #252]	; (8003744 <HAL_UART_MspInit+0x168>)
 8003648:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800364a:	4b3e      	ldr	r3, [pc, #248]	; (8003744 <HAL_UART_MspInit+0x168>)
 800364c:	2101      	movs	r1, #1
 800364e:	430a      	orrs	r2, r1
 8003650:	635a      	str	r2, [r3, #52]	; 0x34
 8003652:	4b3c      	ldr	r3, [pc, #240]	; (8003744 <HAL_UART_MspInit+0x168>)
 8003654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003656:	2201      	movs	r2, #1
 8003658:	4013      	ands	r3, r2
 800365a:	613b      	str	r3, [r7, #16]
 800365c:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 800365e:	2164      	movs	r1, #100	; 0x64
 8003660:	187b      	adds	r3, r7, r1
 8003662:	220c      	movs	r2, #12
 8003664:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003666:	187b      	adds	r3, r7, r1
 8003668:	2202      	movs	r2, #2
 800366a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800366c:	187b      	adds	r3, r7, r1
 800366e:	2200      	movs	r2, #0
 8003670:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003672:	187b      	adds	r3, r7, r1
 8003674:	2200      	movs	r2, #0
 8003676:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003678:	187b      	adds	r3, r7, r1
 800367a:	2201      	movs	r2, #1
 800367c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800367e:	187a      	adds	r2, r7, r1
 8003680:	23a0      	movs	r3, #160	; 0xa0
 8003682:	05db      	lsls	r3, r3, #23
 8003684:	0011      	movs	r1, r2
 8003686:	0018      	movs	r0, r3
 8003688:	f000 fc7a 	bl	8003f80 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_LPUART2_IRQn, 0, 0);
 800368c:	2200      	movs	r2, #0
 800368e:	2100      	movs	r1, #0
 8003690:	201c      	movs	r0, #28
 8003692:	f000 fa7b 	bl	8003b8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_LPUART2_IRQn);
 8003696:	201c      	movs	r0, #28
 8003698:	f000 fa8d 	bl	8003bb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800369c:	e04c      	b.n	8003738 <HAL_UART_MspInit+0x15c>
  else if(huart->Instance==USART3)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a29      	ldr	r2, [pc, #164]	; (8003748 <HAL_UART_MspInit+0x16c>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d147      	bne.n	8003738 <HAL_UART_MspInit+0x15c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80036a8:	2118      	movs	r1, #24
 80036aa:	187b      	adds	r3, r7, r1
 80036ac:	2204      	movs	r2, #4
 80036ae:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80036b0:	187b      	adds	r3, r7, r1
 80036b2:	2200      	movs	r2, #0
 80036b4:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80036b6:	187b      	adds	r3, r7, r1
 80036b8:	0018      	movs	r0, r3
 80036ba:	f001 fb91 	bl	8004de0 <HAL_RCCEx_PeriphCLKConfig>
 80036be:	1e03      	subs	r3, r0, #0
 80036c0:	d001      	beq.n	80036c6 <HAL_UART_MspInit+0xea>
      Error_Handler();
 80036c2:	f7ff fd93 	bl	80031ec <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80036c6:	4b1f      	ldr	r3, [pc, #124]	; (8003744 <HAL_UART_MspInit+0x168>)
 80036c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80036ca:	4b1e      	ldr	r3, [pc, #120]	; (8003744 <HAL_UART_MspInit+0x168>)
 80036cc:	2180      	movs	r1, #128	; 0x80
 80036ce:	02c9      	lsls	r1, r1, #11
 80036d0:	430a      	orrs	r2, r1
 80036d2:	63da      	str	r2, [r3, #60]	; 0x3c
 80036d4:	4b1b      	ldr	r3, [pc, #108]	; (8003744 <HAL_UART_MspInit+0x168>)
 80036d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80036d8:	2380      	movs	r3, #128	; 0x80
 80036da:	02db      	lsls	r3, r3, #11
 80036dc:	4013      	ands	r3, r2
 80036de:	60fb      	str	r3, [r7, #12]
 80036e0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80036e2:	4b18      	ldr	r3, [pc, #96]	; (8003744 <HAL_UART_MspInit+0x168>)
 80036e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036e6:	4b17      	ldr	r3, [pc, #92]	; (8003744 <HAL_UART_MspInit+0x168>)
 80036e8:	2104      	movs	r1, #4
 80036ea:	430a      	orrs	r2, r1
 80036ec:	635a      	str	r2, [r3, #52]	; 0x34
 80036ee:	4b15      	ldr	r3, [pc, #84]	; (8003744 <HAL_UART_MspInit+0x168>)
 80036f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036f2:	2204      	movs	r2, #4
 80036f4:	4013      	ands	r3, r2
 80036f6:	60bb      	str	r3, [r7, #8]
 80036f8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_4;
 80036fa:	2164      	movs	r1, #100	; 0x64
 80036fc:	187b      	adds	r3, r7, r1
 80036fe:	2281      	movs	r2, #129	; 0x81
 8003700:	0112      	lsls	r2, r2, #4
 8003702:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003704:	187b      	adds	r3, r7, r1
 8003706:	2202      	movs	r2, #2
 8003708:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800370a:	187b      	adds	r3, r7, r1
 800370c:	2200      	movs	r2, #0
 800370e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003710:	187b      	adds	r3, r7, r1
 8003712:	2200      	movs	r2, #0
 8003714:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART3;
 8003716:	187b      	adds	r3, r7, r1
 8003718:	2200      	movs	r2, #0
 800371a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800371c:	187b      	adds	r3, r7, r1
 800371e:	4a0b      	ldr	r2, [pc, #44]	; (800374c <HAL_UART_MspInit+0x170>)
 8003720:	0019      	movs	r1, r3
 8003722:	0010      	movs	r0, r2
 8003724:	f000 fc2c 	bl	8003f80 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_4_5_6_LPUART1_IRQn, 0, 0);
 8003728:	2200      	movs	r2, #0
 800372a:	2100      	movs	r1, #0
 800372c:	201d      	movs	r0, #29
 800372e:	f000 fa2d 	bl	8003b8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_5_6_LPUART1_IRQn);
 8003732:	201d      	movs	r0, #29
 8003734:	f000 fa3f 	bl	8003bb6 <HAL_NVIC_EnableIRQ>
}
 8003738:	46c0      	nop			; (mov r8, r8)
 800373a:	46bd      	mov	sp, r7
 800373c:	b01f      	add	sp, #124	; 0x7c
 800373e:	bd90      	pop	{r4, r7, pc}
 8003740:	40004400 	.word	0x40004400
 8003744:	40021000 	.word	0x40021000
 8003748:	40004800 	.word	0x40004800
 800374c:	50000800 	.word	0x50000800

08003750 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003754:	e7fe      	b.n	8003754 <NMI_Handler+0x4>

08003756 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003756:	b580      	push	{r7, lr}
 8003758:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800375a:	e7fe      	b.n	800375a <HardFault_Handler+0x4>

0800375c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003760:	46c0      	nop			; (mov r8, r8)
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}

08003766 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003766:	b580      	push	{r7, lr}
 8003768:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800376a:	46c0      	nop			; (mov r8, r8)
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}

08003770 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003774:	f000 f90c 	bl	8003990 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003778:	46c0      	nop			; (mov r8, r8)
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}

0800377e <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800377e:	b580      	push	{r7, lr}
 8003780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RST_Pin);
 8003782:	2020      	movs	r0, #32
 8003784:	f000 fda2 	bl	80042cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003788:	46c0      	nop			; (mov r8, r8)
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
	...

08003790 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003794:	4b03      	ldr	r3, [pc, #12]	; (80037a4 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8003796:	0018      	movs	r0, r3
 8003798:	f001 fe46 	bl	8005428 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 800379c:	46c0      	nop			; (mov r8, r8)
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	46c0      	nop			; (mov r8, r8)
 80037a4:	20000a84 	.word	0x20000a84

080037a8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80037ac:	4b03      	ldr	r3, [pc, #12]	; (80037bc <TIM1_CC_IRQHandler+0x14>)
 80037ae:	0018      	movs	r0, r3
 80037b0:	f001 fe3a 	bl	8005428 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80037b4:	46c0      	nop			; (mov r8, r8)
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	46c0      	nop			; (mov r8, r8)
 80037bc:	20000a84 	.word	0x20000a84

080037c0 <USART2_LPUART2_IRQHandler>:

/**
  * @brief This function handles USART2 + LPUART2 Interrupt.
  */
void USART2_LPUART2_IRQHandler(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_LPUART2_IRQn 0 */

  /* USER CODE END USART2_LPUART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80037c4:	4b03      	ldr	r3, [pc, #12]	; (80037d4 <USART2_LPUART2_IRQHandler+0x14>)
 80037c6:	0018      	movs	r0, r3
 80037c8:	f002 fbde 	bl	8005f88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_LPUART2_IRQn 1 */

  /* USER CODE END USART2_LPUART2_IRQn 1 */
}
 80037cc:	46c0      	nop			; (mov r8, r8)
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	46c0      	nop			; (mov r8, r8)
 80037d4:	20000ad0 	.word	0x20000ad0

080037d8 <USART3_4_5_6_LPUART1_IRQHandler>:

/**
  * @brief This function handles USART3, USART4, USART5, USART6, LPUART1 globlal Interrupts (combined with EXTI 28).
  */
void USART3_4_5_6_LPUART1_IRQHandler(void)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_5_6_LPUART1_IRQn 0 */

  /* USER CODE END USART3_4_5_6_LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80037dc:	4b03      	ldr	r3, [pc, #12]	; (80037ec <USART3_4_5_6_LPUART1_IRQHandler+0x14>)
 80037de:	0018      	movs	r0, r3
 80037e0:	f002 fbd2 	bl	8005f88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_5_6_LPUART1_IRQn 1 */

  /* USER CODE END USART3_4_5_6_LPUART1_IRQn 1 */
}
 80037e4:	46c0      	nop			; (mov r8, r8)
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	46c0      	nop			; (mov r8, r8)
 80037ec:	20000b64 	.word	0x20000b64

080037f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b086      	sub	sp, #24
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80037f8:	4a14      	ldr	r2, [pc, #80]	; (800384c <_sbrk+0x5c>)
 80037fa:	4b15      	ldr	r3, [pc, #84]	; (8003850 <_sbrk+0x60>)
 80037fc:	1ad3      	subs	r3, r2, r3
 80037fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003804:	4b13      	ldr	r3, [pc, #76]	; (8003854 <_sbrk+0x64>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d102      	bne.n	8003812 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800380c:	4b11      	ldr	r3, [pc, #68]	; (8003854 <_sbrk+0x64>)
 800380e:	4a12      	ldr	r2, [pc, #72]	; (8003858 <_sbrk+0x68>)
 8003810:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003812:	4b10      	ldr	r3, [pc, #64]	; (8003854 <_sbrk+0x64>)
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	18d3      	adds	r3, r2, r3
 800381a:	693a      	ldr	r2, [r7, #16]
 800381c:	429a      	cmp	r2, r3
 800381e:	d207      	bcs.n	8003830 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003820:	f004 fbd8 	bl	8007fd4 <__errno>
 8003824:	0003      	movs	r3, r0
 8003826:	220c      	movs	r2, #12
 8003828:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800382a:	2301      	movs	r3, #1
 800382c:	425b      	negs	r3, r3
 800382e:	e009      	b.n	8003844 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003830:	4b08      	ldr	r3, [pc, #32]	; (8003854 <_sbrk+0x64>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003836:	4b07      	ldr	r3, [pc, #28]	; (8003854 <_sbrk+0x64>)
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	18d2      	adds	r2, r2, r3
 800383e:	4b05      	ldr	r3, [pc, #20]	; (8003854 <_sbrk+0x64>)
 8003840:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003842:	68fb      	ldr	r3, [r7, #12]
}
 8003844:	0018      	movs	r0, r3
 8003846:	46bd      	mov	sp, r7
 8003848:	b006      	add	sp, #24
 800384a:	bd80      	pop	{r7, pc}
 800384c:	20024000 	.word	0x20024000
 8003850:	00000400 	.word	0x00000400
 8003854:	20000e40 	.word	0x20000e40
 8003858:	20000e78 	.word	0x20000e78

0800385c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003860:	46c0      	nop			; (mov r8, r8)
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
	...

08003868 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003868:	480d      	ldr	r0, [pc, #52]	; (80038a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800386a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800386c:	f7ff fff6 	bl	800385c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003870:	480c      	ldr	r0, [pc, #48]	; (80038a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003872:	490d      	ldr	r1, [pc, #52]	; (80038a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003874:	4a0d      	ldr	r2, [pc, #52]	; (80038ac <LoopForever+0xe>)
  movs r3, #0
 8003876:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003878:	e002      	b.n	8003880 <LoopCopyDataInit>

0800387a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800387a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800387c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800387e:	3304      	adds	r3, #4

08003880 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003880:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003882:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003884:	d3f9      	bcc.n	800387a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003886:	4a0a      	ldr	r2, [pc, #40]	; (80038b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003888:	4c0a      	ldr	r4, [pc, #40]	; (80038b4 <LoopForever+0x16>)
  movs r3, #0
 800388a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800388c:	e001      	b.n	8003892 <LoopFillZerobss>

0800388e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800388e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003890:	3204      	adds	r2, #4

08003892 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003892:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003894:	d3fb      	bcc.n	800388e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003896:	f004 fba3 	bl	8007fe0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800389a:	f7ff f9cd 	bl	8002c38 <main>

0800389e <LoopForever>:

LoopForever:
  b LoopForever
 800389e:	e7fe      	b.n	800389e <LoopForever>
  ldr   r0, =_estack
 80038a0:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80038a4:	20000400 	.word	0x20000400
  ldr r1, =_edata
 80038a8:	20000664 	.word	0x20000664
  ldr r2, =_sidata
 80038ac:	0800b8b4 	.word	0x0800b8b4
  ldr r2, =_sbss
 80038b0:	20000668 	.word	0x20000668
  ldr r4, =_ebss
 80038b4:	20000e74 	.word	0x20000e74

080038b8 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80038b8:	e7fe      	b.n	80038b8 <ADC1_COMP_IRQHandler>
	...

080038bc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80038c2:	1dfb      	adds	r3, r7, #7
 80038c4:	2200      	movs	r2, #0
 80038c6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80038c8:	4b0b      	ldr	r3, [pc, #44]	; (80038f8 <HAL_Init+0x3c>)
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	4b0a      	ldr	r3, [pc, #40]	; (80038f8 <HAL_Init+0x3c>)
 80038ce:	2180      	movs	r1, #128	; 0x80
 80038d0:	0049      	lsls	r1, r1, #1
 80038d2:	430a      	orrs	r2, r1
 80038d4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80038d6:	2000      	movs	r0, #0
 80038d8:	f000 f810 	bl	80038fc <HAL_InitTick>
 80038dc:	1e03      	subs	r3, r0, #0
 80038de:	d003      	beq.n	80038e8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80038e0:	1dfb      	adds	r3, r7, #7
 80038e2:	2201      	movs	r2, #1
 80038e4:	701a      	strb	r2, [r3, #0]
 80038e6:	e001      	b.n	80038ec <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80038e8:	f7ff fe0e 	bl	8003508 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80038ec:	1dfb      	adds	r3, r7, #7
 80038ee:	781b      	ldrb	r3, [r3, #0]
}
 80038f0:	0018      	movs	r0, r3
 80038f2:	46bd      	mov	sp, r7
 80038f4:	b002      	add	sp, #8
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	40022000 	.word	0x40022000

080038fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80038fc:	b590      	push	{r4, r7, lr}
 80038fe:	b085      	sub	sp, #20
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003904:	230f      	movs	r3, #15
 8003906:	18fb      	adds	r3, r7, r3
 8003908:	2200      	movs	r2, #0
 800390a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800390c:	4b1d      	ldr	r3, [pc, #116]	; (8003984 <HAL_InitTick+0x88>)
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d02b      	beq.n	800396c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003914:	4b1c      	ldr	r3, [pc, #112]	; (8003988 <HAL_InitTick+0x8c>)
 8003916:	681c      	ldr	r4, [r3, #0]
 8003918:	4b1a      	ldr	r3, [pc, #104]	; (8003984 <HAL_InitTick+0x88>)
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	0019      	movs	r1, r3
 800391e:	23fa      	movs	r3, #250	; 0xfa
 8003920:	0098      	lsls	r0, r3, #2
 8003922:	f7fc fc0d 	bl	8000140 <__udivsi3>
 8003926:	0003      	movs	r3, r0
 8003928:	0019      	movs	r1, r3
 800392a:	0020      	movs	r0, r4
 800392c:	f7fc fc08 	bl	8000140 <__udivsi3>
 8003930:	0003      	movs	r3, r0
 8003932:	0018      	movs	r0, r3
 8003934:	f000 f953 	bl	8003bde <HAL_SYSTICK_Config>
 8003938:	1e03      	subs	r3, r0, #0
 800393a:	d112      	bne.n	8003962 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2b03      	cmp	r3, #3
 8003940:	d80a      	bhi.n	8003958 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003942:	6879      	ldr	r1, [r7, #4]
 8003944:	2301      	movs	r3, #1
 8003946:	425b      	negs	r3, r3
 8003948:	2200      	movs	r2, #0
 800394a:	0018      	movs	r0, r3
 800394c:	f000 f91e 	bl	8003b8c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003950:	4b0e      	ldr	r3, [pc, #56]	; (800398c <HAL_InitTick+0x90>)
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	601a      	str	r2, [r3, #0]
 8003956:	e00d      	b.n	8003974 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003958:	230f      	movs	r3, #15
 800395a:	18fb      	adds	r3, r7, r3
 800395c:	2201      	movs	r2, #1
 800395e:	701a      	strb	r2, [r3, #0]
 8003960:	e008      	b.n	8003974 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003962:	230f      	movs	r3, #15
 8003964:	18fb      	adds	r3, r7, r3
 8003966:	2201      	movs	r2, #1
 8003968:	701a      	strb	r2, [r3, #0]
 800396a:	e003      	b.n	8003974 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800396c:	230f      	movs	r3, #15
 800396e:	18fb      	adds	r3, r7, r3
 8003970:	2201      	movs	r2, #1
 8003972:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003974:	230f      	movs	r3, #15
 8003976:	18fb      	adds	r3, r7, r3
 8003978:	781b      	ldrb	r3, [r3, #0]
}
 800397a:	0018      	movs	r0, r3
 800397c:	46bd      	mov	sp, r7
 800397e:	b005      	add	sp, #20
 8003980:	bd90      	pop	{r4, r7, pc}
 8003982:	46c0      	nop			; (mov r8, r8)
 8003984:	20000408 	.word	0x20000408
 8003988:	20000400 	.word	0x20000400
 800398c:	20000404 	.word	0x20000404

08003990 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003994:	4b05      	ldr	r3, [pc, #20]	; (80039ac <HAL_IncTick+0x1c>)
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	001a      	movs	r2, r3
 800399a:	4b05      	ldr	r3, [pc, #20]	; (80039b0 <HAL_IncTick+0x20>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	18d2      	adds	r2, r2, r3
 80039a0:	4b03      	ldr	r3, [pc, #12]	; (80039b0 <HAL_IncTick+0x20>)
 80039a2:	601a      	str	r2, [r3, #0]
}
 80039a4:	46c0      	nop			; (mov r8, r8)
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	46c0      	nop			; (mov r8, r8)
 80039ac:	20000408 	.word	0x20000408
 80039b0:	20000e44 	.word	0x20000e44

080039b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	af00      	add	r7, sp, #0
  return uwTick;
 80039b8:	4b02      	ldr	r3, [pc, #8]	; (80039c4 <HAL_GetTick+0x10>)
 80039ba:	681b      	ldr	r3, [r3, #0]
}
 80039bc:	0018      	movs	r0, r3
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	46c0      	nop			; (mov r8, r8)
 80039c4:	20000e44 	.word	0x20000e44

080039c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039d0:	f7ff fff0 	bl	80039b4 <HAL_GetTick>
 80039d4:	0003      	movs	r3, r0
 80039d6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	3301      	adds	r3, #1
 80039e0:	d005      	beq.n	80039ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80039e2:	4b0a      	ldr	r3, [pc, #40]	; (8003a0c <HAL_Delay+0x44>)
 80039e4:	781b      	ldrb	r3, [r3, #0]
 80039e6:	001a      	movs	r2, r3
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	189b      	adds	r3, r3, r2
 80039ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80039ee:	46c0      	nop			; (mov r8, r8)
 80039f0:	f7ff ffe0 	bl	80039b4 <HAL_GetTick>
 80039f4:	0002      	movs	r2, r0
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	68fa      	ldr	r2, [r7, #12]
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d8f7      	bhi.n	80039f0 <HAL_Delay+0x28>
  {
  }
}
 8003a00:	46c0      	nop			; (mov r8, r8)
 8003a02:	46c0      	nop			; (mov r8, r8)
 8003a04:	46bd      	mov	sp, r7
 8003a06:	b004      	add	sp, #16
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	46c0      	nop			; (mov r8, r8)
 8003a0c:	20000408 	.word	0x20000408

08003a10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b082      	sub	sp, #8
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	0002      	movs	r2, r0
 8003a18:	1dfb      	adds	r3, r7, #7
 8003a1a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003a1c:	1dfb      	adds	r3, r7, #7
 8003a1e:	781b      	ldrb	r3, [r3, #0]
 8003a20:	2b7f      	cmp	r3, #127	; 0x7f
 8003a22:	d809      	bhi.n	8003a38 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a24:	1dfb      	adds	r3, r7, #7
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	001a      	movs	r2, r3
 8003a2a:	231f      	movs	r3, #31
 8003a2c:	401a      	ands	r2, r3
 8003a2e:	4b04      	ldr	r3, [pc, #16]	; (8003a40 <__NVIC_EnableIRQ+0x30>)
 8003a30:	2101      	movs	r1, #1
 8003a32:	4091      	lsls	r1, r2
 8003a34:	000a      	movs	r2, r1
 8003a36:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003a38:	46c0      	nop			; (mov r8, r8)
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	b002      	add	sp, #8
 8003a3e:	bd80      	pop	{r7, pc}
 8003a40:	e000e100 	.word	0xe000e100

08003a44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a44:	b590      	push	{r4, r7, lr}
 8003a46:	b083      	sub	sp, #12
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	0002      	movs	r2, r0
 8003a4c:	6039      	str	r1, [r7, #0]
 8003a4e:	1dfb      	adds	r3, r7, #7
 8003a50:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003a52:	1dfb      	adds	r3, r7, #7
 8003a54:	781b      	ldrb	r3, [r3, #0]
 8003a56:	2b7f      	cmp	r3, #127	; 0x7f
 8003a58:	d828      	bhi.n	8003aac <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003a5a:	4a2f      	ldr	r2, [pc, #188]	; (8003b18 <__NVIC_SetPriority+0xd4>)
 8003a5c:	1dfb      	adds	r3, r7, #7
 8003a5e:	781b      	ldrb	r3, [r3, #0]
 8003a60:	b25b      	sxtb	r3, r3
 8003a62:	089b      	lsrs	r3, r3, #2
 8003a64:	33c0      	adds	r3, #192	; 0xc0
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	589b      	ldr	r3, [r3, r2]
 8003a6a:	1dfa      	adds	r2, r7, #7
 8003a6c:	7812      	ldrb	r2, [r2, #0]
 8003a6e:	0011      	movs	r1, r2
 8003a70:	2203      	movs	r2, #3
 8003a72:	400a      	ands	r2, r1
 8003a74:	00d2      	lsls	r2, r2, #3
 8003a76:	21ff      	movs	r1, #255	; 0xff
 8003a78:	4091      	lsls	r1, r2
 8003a7a:	000a      	movs	r2, r1
 8003a7c:	43d2      	mvns	r2, r2
 8003a7e:	401a      	ands	r2, r3
 8003a80:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	019b      	lsls	r3, r3, #6
 8003a86:	22ff      	movs	r2, #255	; 0xff
 8003a88:	401a      	ands	r2, r3
 8003a8a:	1dfb      	adds	r3, r7, #7
 8003a8c:	781b      	ldrb	r3, [r3, #0]
 8003a8e:	0018      	movs	r0, r3
 8003a90:	2303      	movs	r3, #3
 8003a92:	4003      	ands	r3, r0
 8003a94:	00db      	lsls	r3, r3, #3
 8003a96:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003a98:	481f      	ldr	r0, [pc, #124]	; (8003b18 <__NVIC_SetPriority+0xd4>)
 8003a9a:	1dfb      	adds	r3, r7, #7
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	b25b      	sxtb	r3, r3
 8003aa0:	089b      	lsrs	r3, r3, #2
 8003aa2:	430a      	orrs	r2, r1
 8003aa4:	33c0      	adds	r3, #192	; 0xc0
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003aaa:	e031      	b.n	8003b10 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003aac:	4a1b      	ldr	r2, [pc, #108]	; (8003b1c <__NVIC_SetPriority+0xd8>)
 8003aae:	1dfb      	adds	r3, r7, #7
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	0019      	movs	r1, r3
 8003ab4:	230f      	movs	r3, #15
 8003ab6:	400b      	ands	r3, r1
 8003ab8:	3b08      	subs	r3, #8
 8003aba:	089b      	lsrs	r3, r3, #2
 8003abc:	3306      	adds	r3, #6
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	18d3      	adds	r3, r2, r3
 8003ac2:	3304      	adds	r3, #4
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	1dfa      	adds	r2, r7, #7
 8003ac8:	7812      	ldrb	r2, [r2, #0]
 8003aca:	0011      	movs	r1, r2
 8003acc:	2203      	movs	r2, #3
 8003ace:	400a      	ands	r2, r1
 8003ad0:	00d2      	lsls	r2, r2, #3
 8003ad2:	21ff      	movs	r1, #255	; 0xff
 8003ad4:	4091      	lsls	r1, r2
 8003ad6:	000a      	movs	r2, r1
 8003ad8:	43d2      	mvns	r2, r2
 8003ada:	401a      	ands	r2, r3
 8003adc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	019b      	lsls	r3, r3, #6
 8003ae2:	22ff      	movs	r2, #255	; 0xff
 8003ae4:	401a      	ands	r2, r3
 8003ae6:	1dfb      	adds	r3, r7, #7
 8003ae8:	781b      	ldrb	r3, [r3, #0]
 8003aea:	0018      	movs	r0, r3
 8003aec:	2303      	movs	r3, #3
 8003aee:	4003      	ands	r3, r0
 8003af0:	00db      	lsls	r3, r3, #3
 8003af2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003af4:	4809      	ldr	r0, [pc, #36]	; (8003b1c <__NVIC_SetPriority+0xd8>)
 8003af6:	1dfb      	adds	r3, r7, #7
 8003af8:	781b      	ldrb	r3, [r3, #0]
 8003afa:	001c      	movs	r4, r3
 8003afc:	230f      	movs	r3, #15
 8003afe:	4023      	ands	r3, r4
 8003b00:	3b08      	subs	r3, #8
 8003b02:	089b      	lsrs	r3, r3, #2
 8003b04:	430a      	orrs	r2, r1
 8003b06:	3306      	adds	r3, #6
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	18c3      	adds	r3, r0, r3
 8003b0c:	3304      	adds	r3, #4
 8003b0e:	601a      	str	r2, [r3, #0]
}
 8003b10:	46c0      	nop			; (mov r8, r8)
 8003b12:	46bd      	mov	sp, r7
 8003b14:	b003      	add	sp, #12
 8003b16:	bd90      	pop	{r4, r7, pc}
 8003b18:	e000e100 	.word	0xe000e100
 8003b1c:	e000ed00 	.word	0xe000ed00

08003b20 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003b24:	f3bf 8f4f 	dsb	sy
}
 8003b28:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b2a:	4b04      	ldr	r3, [pc, #16]	; (8003b3c <__NVIC_SystemReset+0x1c>)
 8003b2c:	4a04      	ldr	r2, [pc, #16]	; (8003b40 <__NVIC_SystemReset+0x20>)
 8003b2e:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003b30:	f3bf 8f4f 	dsb	sy
}
 8003b34:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003b36:	46c0      	nop			; (mov r8, r8)
 8003b38:	e7fd      	b.n	8003b36 <__NVIC_SystemReset+0x16>
 8003b3a:	46c0      	nop			; (mov r8, r8)
 8003b3c:	e000ed00 	.word	0xe000ed00
 8003b40:	05fa0004 	.word	0x05fa0004

08003b44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	1e5a      	subs	r2, r3, #1
 8003b50:	2380      	movs	r3, #128	; 0x80
 8003b52:	045b      	lsls	r3, r3, #17
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d301      	bcc.n	8003b5c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e010      	b.n	8003b7e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b5c:	4b0a      	ldr	r3, [pc, #40]	; (8003b88 <SysTick_Config+0x44>)
 8003b5e:	687a      	ldr	r2, [r7, #4]
 8003b60:	3a01      	subs	r2, #1
 8003b62:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b64:	2301      	movs	r3, #1
 8003b66:	425b      	negs	r3, r3
 8003b68:	2103      	movs	r1, #3
 8003b6a:	0018      	movs	r0, r3
 8003b6c:	f7ff ff6a 	bl	8003a44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b70:	4b05      	ldr	r3, [pc, #20]	; (8003b88 <SysTick_Config+0x44>)
 8003b72:	2200      	movs	r2, #0
 8003b74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b76:	4b04      	ldr	r3, [pc, #16]	; (8003b88 <SysTick_Config+0x44>)
 8003b78:	2207      	movs	r2, #7
 8003b7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b7c:	2300      	movs	r3, #0
}
 8003b7e:	0018      	movs	r0, r3
 8003b80:	46bd      	mov	sp, r7
 8003b82:	b002      	add	sp, #8
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	46c0      	nop			; (mov r8, r8)
 8003b88:	e000e010 	.word	0xe000e010

08003b8c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b084      	sub	sp, #16
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	60b9      	str	r1, [r7, #8]
 8003b94:	607a      	str	r2, [r7, #4]
 8003b96:	210f      	movs	r1, #15
 8003b98:	187b      	adds	r3, r7, r1
 8003b9a:	1c02      	adds	r2, r0, #0
 8003b9c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003b9e:	68ba      	ldr	r2, [r7, #8]
 8003ba0:	187b      	adds	r3, r7, r1
 8003ba2:	781b      	ldrb	r3, [r3, #0]
 8003ba4:	b25b      	sxtb	r3, r3
 8003ba6:	0011      	movs	r1, r2
 8003ba8:	0018      	movs	r0, r3
 8003baa:	f7ff ff4b 	bl	8003a44 <__NVIC_SetPriority>
}
 8003bae:	46c0      	nop			; (mov r8, r8)
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	b004      	add	sp, #16
 8003bb4:	bd80      	pop	{r7, pc}

08003bb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bb6:	b580      	push	{r7, lr}
 8003bb8:	b082      	sub	sp, #8
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	0002      	movs	r2, r0
 8003bbe:	1dfb      	adds	r3, r7, #7
 8003bc0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bc2:	1dfb      	adds	r3, r7, #7
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	b25b      	sxtb	r3, r3
 8003bc8:	0018      	movs	r0, r3
 8003bca:	f7ff ff21 	bl	8003a10 <__NVIC_EnableIRQ>
}
 8003bce:	46c0      	nop			; (mov r8, r8)
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	b002      	add	sp, #8
 8003bd4:	bd80      	pop	{r7, pc}

08003bd6 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003bd6:	b580      	push	{r7, lr}
 8003bd8:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003bda:	f7ff ffa1 	bl	8003b20 <__NVIC_SystemReset>

08003bde <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bde:	b580      	push	{r7, lr}
 8003be0:	b082      	sub	sp, #8
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	0018      	movs	r0, r3
 8003bea:	f7ff ffab 	bl	8003b44 <SysTick_Config>
 8003bee:	0003      	movs	r3, r0
}
 8003bf0:	0018      	movs	r0, r3
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	b002      	add	sp, #8
 8003bf6:	bd80      	pop	{r7, pc}

08003bf8 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d101      	bne.n	8003c0a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e04f      	b.n	8003caa <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2225      	movs	r2, #37	; 0x25
 8003c0e:	5c9b      	ldrb	r3, [r3, r2]
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d008      	beq.n	8003c28 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2204      	movs	r2, #4
 8003c1a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2224      	movs	r2, #36	; 0x24
 8003c20:	2100      	movs	r1, #0
 8003c22:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e040      	b.n	8003caa <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	210e      	movs	r1, #14
 8003c34:	438a      	bics	r2, r1
 8003c36:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c42:	491c      	ldr	r1, [pc, #112]	; (8003cb4 <HAL_DMA_Abort+0xbc>)
 8003c44:	400a      	ands	r2, r1
 8003c46:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	2101      	movs	r1, #1
 8003c54:	438a      	bics	r2, r1
 8003c56:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c5c:	221c      	movs	r2, #28
 8003c5e:	401a      	ands	r2, r3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c64:	2101      	movs	r1, #1
 8003c66:	4091      	lsls	r1, r2
 8003c68:	000a      	movs	r2, r1
 8003c6a:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c70:	687a      	ldr	r2, [r7, #4]
 8003c72:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003c74:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d00c      	beq.n	8003c98 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c88:	490a      	ldr	r1, [pc, #40]	; (8003cb4 <HAL_DMA_Abort+0xbc>)
 8003c8a:	400a      	ands	r2, r1
 8003c8c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003c96:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2225      	movs	r2, #37	; 0x25
 8003c9c:	2101      	movs	r1, #1
 8003c9e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2224      	movs	r2, #36	; 0x24
 8003ca4:	2100      	movs	r1, #0
 8003ca6:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8003ca8:	2300      	movs	r3, #0
}
 8003caa:	0018      	movs	r0, r3
 8003cac:	46bd      	mov	sp, r7
 8003cae:	b002      	add	sp, #8
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	46c0      	nop			; (mov r8, r8)
 8003cb4:	fffffeff 	.word	0xfffffeff

08003cb8 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b084      	sub	sp, #16
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cc0:	210f      	movs	r1, #15
 8003cc2:	187b      	adds	r3, r7, r1
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2225      	movs	r2, #37	; 0x25
 8003ccc:	5c9b      	ldrb	r3, [r3, r2]
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	2b02      	cmp	r3, #2
 8003cd2:	d006      	beq.n	8003ce2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2204      	movs	r2, #4
 8003cd8:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003cda:	187b      	adds	r3, r7, r1
 8003cdc:	2201      	movs	r2, #1
 8003cde:	701a      	strb	r2, [r3, #0]
 8003ce0:	e048      	b.n	8003d74 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	210e      	movs	r1, #14
 8003cee:	438a      	bics	r2, r1
 8003cf0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	2101      	movs	r1, #1
 8003cfe:	438a      	bics	r2, r1
 8003d00:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d0c:	491d      	ldr	r1, [pc, #116]	; (8003d84 <HAL_DMA_Abort_IT+0xcc>)
 8003d0e:	400a      	ands	r2, r1
 8003d10:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d16:	221c      	movs	r2, #28
 8003d18:	401a      	ands	r2, r3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1e:	2101      	movs	r1, #1
 8003d20:	4091      	lsls	r1, r2
 8003d22:	000a      	movs	r2, r1
 8003d24:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d2a:	687a      	ldr	r2, [r7, #4]
 8003d2c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003d2e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d00c      	beq.n	8003d52 <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d42:	4910      	ldr	r1, [pc, #64]	; (8003d84 <HAL_DMA_Abort_IT+0xcc>)
 8003d44:	400a      	ands	r2, r1
 8003d46:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d4c:	687a      	ldr	r2, [r7, #4]
 8003d4e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003d50:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2225      	movs	r2, #37	; 0x25
 8003d56:	2101      	movs	r1, #1
 8003d58:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2224      	movs	r2, #36	; 0x24
 8003d5e:	2100      	movs	r1, #0
 8003d60:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d004      	beq.n	8003d74 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	0010      	movs	r0, r2
 8003d72:	4798      	blx	r3
    }
  }
  return status;
 8003d74:	230f      	movs	r3, #15
 8003d76:	18fb      	adds	r3, r7, r3
 8003d78:	781b      	ldrb	r3, [r3, #0]
}
 8003d7a:	0018      	movs	r0, r3
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	b004      	add	sp, #16
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	46c0      	nop			; (mov r8, r8)
 8003d84:	fffffeff 	.word	0xfffffeff

08003d88 <HAL_FLASH_Program>:
  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003d88:	b5b0      	push	{r4, r5, r7, lr}
 8003d8a:	b086      	sub	sp, #24
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	60f8      	str	r0, [r7, #12]
 8003d90:	60b9      	str	r1, [r7, #8]
 8003d92:	603a      	str	r2, [r7, #0]
 8003d94:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003d96:	4b21      	ldr	r3, [pc, #132]	; (8003e1c <HAL_FLASH_Program+0x94>)
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d101      	bne.n	8003da2 <HAL_FLASH_Program+0x1a>
 8003d9e:	2302      	movs	r3, #2
 8003da0:	e038      	b.n	8003e14 <HAL_FLASH_Program+0x8c>
 8003da2:	4b1e      	ldr	r3, [pc, #120]	; (8003e1c <HAL_FLASH_Program+0x94>)
 8003da4:	2201      	movs	r2, #1
 8003da6:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003da8:	4b1c      	ldr	r3, [pc, #112]	; (8003e1c <HAL_FLASH_Program+0x94>)
 8003daa:	2200      	movs	r2, #0
 8003dac:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003dae:	2517      	movs	r5, #23
 8003db0:	197c      	adds	r4, r7, r5
 8003db2:	23fa      	movs	r3, #250	; 0xfa
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	0018      	movs	r0, r3
 8003db8:	f000 f874 	bl	8003ea4 <FLASH_WaitForLastOperation>
 8003dbc:	0003      	movs	r3, r0
 8003dbe:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8003dc0:	197b      	adds	r3, r7, r5
 8003dc2:	781b      	ldrb	r3, [r3, #0]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d11f      	bne.n	8003e08 <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d106      	bne.n	8003ddc <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8003dce:	683a      	ldr	r2, [r7, #0]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	68b9      	ldr	r1, [r7, #8]
 8003dd4:	0008      	movs	r0, r1
 8003dd6:	f000 f8b3 	bl	8003f40 <FLASH_Program_DoubleWord>
 8003dda:	e005      	b.n	8003de8 <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8003ddc:	683a      	ldr	r2, [r7, #0]
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	0011      	movs	r1, r2
 8003de2:	0018      	movs	r0, r3
 8003de4:	f007 f874 	bl	800aed0 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003de8:	2317      	movs	r3, #23
 8003dea:	18fc      	adds	r4, r7, r3
 8003dec:	23fa      	movs	r3, #250	; 0xfa
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	0018      	movs	r0, r3
 8003df2:	f000 f857 	bl	8003ea4 <FLASH_WaitForLastOperation>
 8003df6:	0003      	movs	r3, r0
 8003df8:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8003dfa:	4b09      	ldr	r3, [pc, #36]	; (8003e20 <HAL_FLASH_Program+0x98>)
 8003dfc:	695a      	ldr	r2, [r3, #20]
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	43d9      	mvns	r1, r3
 8003e02:	4b07      	ldr	r3, [pc, #28]	; (8003e20 <HAL_FLASH_Program+0x98>)
 8003e04:	400a      	ands	r2, r1
 8003e06:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003e08:	4b04      	ldr	r3, [pc, #16]	; (8003e1c <HAL_FLASH_Program+0x94>)
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8003e0e:	2317      	movs	r3, #23
 8003e10:	18fb      	adds	r3, r7, r3
 8003e12:	781b      	ldrb	r3, [r3, #0]
}
 8003e14:	0018      	movs	r0, r3
 8003e16:	46bd      	mov	sp, r7
 8003e18:	b006      	add	sp, #24
 8003e1a:	bdb0      	pop	{r4, r5, r7, pc}
 8003e1c:	20000e48 	.word	0x20000e48
 8003e20:	40022000 	.word	0x40022000

08003e24 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b082      	sub	sp, #8
 8003e28:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003e2a:	1dfb      	adds	r3, r7, #7
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8003e30:	4b0b      	ldr	r3, [pc, #44]	; (8003e60 <HAL_FLASH_Unlock+0x3c>)
 8003e32:	695b      	ldr	r3, [r3, #20]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	da0c      	bge.n	8003e52 <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003e38:	4b09      	ldr	r3, [pc, #36]	; (8003e60 <HAL_FLASH_Unlock+0x3c>)
 8003e3a:	4a0a      	ldr	r2, [pc, #40]	; (8003e64 <HAL_FLASH_Unlock+0x40>)
 8003e3c:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003e3e:	4b08      	ldr	r3, [pc, #32]	; (8003e60 <HAL_FLASH_Unlock+0x3c>)
 8003e40:	4a09      	ldr	r2, [pc, #36]	; (8003e68 <HAL_FLASH_Unlock+0x44>)
 8003e42:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8003e44:	4b06      	ldr	r3, [pc, #24]	; (8003e60 <HAL_FLASH_Unlock+0x3c>)
 8003e46:	695b      	ldr	r3, [r3, #20]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	da02      	bge.n	8003e52 <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 8003e4c:	1dfb      	adds	r3, r7, #7
 8003e4e:	2201      	movs	r2, #1
 8003e50:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8003e52:	1dfb      	adds	r3, r7, #7
 8003e54:	781b      	ldrb	r3, [r3, #0]
}
 8003e56:	0018      	movs	r0, r3
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	b002      	add	sp, #8
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	46c0      	nop			; (mov r8, r8)
 8003e60:	40022000 	.word	0x40022000
 8003e64:	45670123 	.word	0x45670123
 8003e68:	cdef89ab 	.word	0xcdef89ab

08003e6c <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b082      	sub	sp, #8
 8003e70:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8003e72:	1dfb      	adds	r3, r7, #7
 8003e74:	2201      	movs	r2, #1
 8003e76:	701a      	strb	r2, [r3, #0]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003e78:	4b09      	ldr	r3, [pc, #36]	; (8003ea0 <HAL_FLASH_Lock+0x34>)
 8003e7a:	695a      	ldr	r2, [r3, #20]
 8003e7c:	4b08      	ldr	r3, [pc, #32]	; (8003ea0 <HAL_FLASH_Lock+0x34>)
 8003e7e:	2180      	movs	r1, #128	; 0x80
 8003e80:	0609      	lsls	r1, r1, #24
 8003e82:	430a      	orrs	r2, r1
 8003e84:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 8003e86:	4b06      	ldr	r3, [pc, #24]	; (8003ea0 <HAL_FLASH_Lock+0x34>)
 8003e88:	695b      	ldr	r3, [r3, #20]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	da02      	bge.n	8003e94 <HAL_FLASH_Lock+0x28>
  {
    status = HAL_OK;
 8003e8e:	1dfb      	adds	r3, r7, #7
 8003e90:	2200      	movs	r2, #0
 8003e92:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8003e94:	1dfb      	adds	r3, r7, #7
 8003e96:	781b      	ldrb	r3, [r3, #0]
}
 8003e98:	0018      	movs	r0, r3
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	b002      	add	sp, #8
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	40022000 	.word	0x40022000

08003ea4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b084      	sub	sp, #16
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  uint32_t error;
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  uint32_t timeout = HAL_GetTick() + Timeout;
 8003eac:	f7ff fd82 	bl	80039b4 <HAL_GetTick>
 8003eb0:	0002      	movs	r2, r0
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	189b      	adds	r3, r3, r2
 8003eb6:	60fb      	str	r3, [r7, #12]

  /* Wait if any operation is ongoing */
#if defined(FLASH_DBANK_SUPPORT)
  error = (FLASH_SR_BSY1 | FLASH_SR_BSY2);
 8003eb8:	23c0      	movs	r3, #192	; 0xc0
 8003eba:	029b      	lsls	r3, r3, #10
 8003ebc:	60bb      	str	r3, [r7, #8]
#else
  error = FLASH_SR_BSY1;
#endif /* FLASH_DBANK_SUPPORT */

  while ((FLASH->SR & error) != 0x00U)
 8003ebe:	e007      	b.n	8003ed0 <FLASH_WaitForLastOperation+0x2c>
  {
    if (HAL_GetTick() >= timeout)
 8003ec0:	f7ff fd78 	bl	80039b4 <HAL_GetTick>
 8003ec4:	0002      	movs	r2, r0
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d801      	bhi.n	8003ed0 <FLASH_WaitForLastOperation+0x2c>
    {
      return HAL_TIMEOUT;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e02a      	b.n	8003f26 <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & error) != 0x00U)
 8003ed0:	4b17      	ldr	r3, [pc, #92]	; (8003f30 <FLASH_WaitForLastOperation+0x8c>)
 8003ed2:	691b      	ldr	r3, [r3, #16]
 8003ed4:	68ba      	ldr	r2, [r7, #8]
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	d1f2      	bne.n	8003ec0 <FLASH_WaitForLastOperation+0x1c>
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 8003eda:	4b15      	ldr	r3, [pc, #84]	; (8003f30 <FLASH_WaitForLastOperation+0x8c>)
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	4a15      	ldr	r2, [pc, #84]	; (8003f34 <FLASH_WaitForLastOperation+0x90>)
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	60bb      	str	r3, [r7, #8]

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 8003ee4:	4b12      	ldr	r3, [pc, #72]	; (8003f30 <FLASH_WaitForLastOperation+0x8c>)
 8003ee6:	4a14      	ldr	r2, [pc, #80]	; (8003f38 <FLASH_WaitForLastOperation+0x94>)
 8003ee8:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d004      	beq.n	8003efa <FLASH_WaitForLastOperation+0x56>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8003ef0:	4b12      	ldr	r3, [pc, #72]	; (8003f3c <FLASH_WaitForLastOperation+0x98>)
 8003ef2:	68ba      	ldr	r2, [r7, #8]
 8003ef4:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e015      	b.n	8003f26 <FLASH_WaitForLastOperation+0x82>
  }

  /* Wait for control register to be written */
  timeout = HAL_GetTick() + Timeout;
 8003efa:	f7ff fd5b 	bl	80039b4 <HAL_GetTick>
 8003efe:	0002      	movs	r2, r0
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	189b      	adds	r3, r3, r2
 8003f04:	60fb      	str	r3, [r7, #12]

  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8003f06:	e007      	b.n	8003f18 <FLASH_WaitForLastOperation+0x74>
  {
    if (HAL_GetTick() >= timeout)
 8003f08:	f7ff fd54 	bl	80039b4 <HAL_GetTick>
 8003f0c:	0002      	movs	r2, r0
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d801      	bhi.n	8003f18 <FLASH_WaitForLastOperation+0x74>
    {
      return HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	e006      	b.n	8003f26 <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8003f18:	4b05      	ldr	r3, [pc, #20]	; (8003f30 <FLASH_WaitForLastOperation+0x8c>)
 8003f1a:	691a      	ldr	r2, [r3, #16]
 8003f1c:	2380      	movs	r3, #128	; 0x80
 8003f1e:	02db      	lsls	r3, r3, #11
 8003f20:	4013      	ands	r3, r2
 8003f22:	d1f1      	bne.n	8003f08 <FLASH_WaitForLastOperation+0x64>
    }
  }

  return HAL_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	0018      	movs	r0, r3
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	b004      	add	sp, #16
 8003f2c:	bd80      	pop	{r7, pc}
 8003f2e:	46c0      	nop			; (mov r8, r8)
 8003f30:	40022000 	.word	0x40022000
 8003f34:	0000c3fa 	.word	0x0000c3fa
 8003f38:	0008c3fb 	.word	0x0008c3fb
 8003f3c:	20000e48 	.word	0x20000e48

08003f40 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003f40:	b5b0      	push	{r4, r5, r7, lr}
 8003f42:	b084      	sub	sp, #16
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	603a      	str	r2, [r7, #0]
 8003f4a:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003f4c:	4b0b      	ldr	r3, [pc, #44]	; (8003f7c <FLASH_Program_DoubleWord+0x3c>)
 8003f4e:	695a      	ldr	r2, [r3, #20]
 8003f50:	4b0a      	ldr	r3, [pc, #40]	; (8003f7c <FLASH_Program_DoubleWord+0x3c>)
 8003f52:	2101      	movs	r1, #1
 8003f54:	430a      	orrs	r2, r1
 8003f56:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	683a      	ldr	r2, [r7, #0]
 8003f5c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8003f5e:	f3bf 8f6f 	isb	sy
}
 8003f62:	46c0      	nop			; (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	001c      	movs	r4, r3
 8003f68:	2300      	movs	r3, #0
 8003f6a:	001d      	movs	r5, r3
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	3304      	adds	r3, #4
 8003f70:	0022      	movs	r2, r4
 8003f72:	601a      	str	r2, [r3, #0]
}
 8003f74:	46c0      	nop			; (mov r8, r8)
 8003f76:	46bd      	mov	sp, r7
 8003f78:	b004      	add	sp, #16
 8003f7a:	bdb0      	pop	{r4, r5, r7, pc}
 8003f7c:	40022000 	.word	0x40022000

08003f80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b086      	sub	sp, #24
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f8e:	e14d      	b.n	800422c <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2101      	movs	r1, #1
 8003f96:	697a      	ldr	r2, [r7, #20]
 8003f98:	4091      	lsls	r1, r2
 8003f9a:	000a      	movs	r2, r1
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d100      	bne.n	8003fa8 <HAL_GPIO_Init+0x28>
 8003fa6:	e13e      	b.n	8004226 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	2203      	movs	r2, #3
 8003fae:	4013      	ands	r3, r2
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d005      	beq.n	8003fc0 <HAL_GPIO_Init+0x40>
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	2203      	movs	r2, #3
 8003fba:	4013      	ands	r3, r2
 8003fbc:	2b02      	cmp	r3, #2
 8003fbe:	d130      	bne.n	8004022 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	005b      	lsls	r3, r3, #1
 8003fca:	2203      	movs	r2, #3
 8003fcc:	409a      	lsls	r2, r3
 8003fce:	0013      	movs	r3, r2
 8003fd0:	43da      	mvns	r2, r3
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	68da      	ldr	r2, [r3, #12]
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	005b      	lsls	r3, r3, #1
 8003fe0:	409a      	lsls	r2, r3
 8003fe2:	0013      	movs	r3, r2
 8003fe4:	693a      	ldr	r2, [r7, #16]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	693a      	ldr	r2, [r7, #16]
 8003fee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	409a      	lsls	r2, r3
 8003ffc:	0013      	movs	r3, r2
 8003ffe:	43da      	mvns	r2, r3
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	4013      	ands	r3, r2
 8004004:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	091b      	lsrs	r3, r3, #4
 800400c:	2201      	movs	r2, #1
 800400e:	401a      	ands	r2, r3
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	409a      	lsls	r2, r3
 8004014:	0013      	movs	r3, r2
 8004016:	693a      	ldr	r2, [r7, #16]
 8004018:	4313      	orrs	r3, r2
 800401a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	693a      	ldr	r2, [r7, #16]
 8004020:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	2203      	movs	r2, #3
 8004028:	4013      	ands	r3, r2
 800402a:	2b03      	cmp	r3, #3
 800402c:	d017      	beq.n	800405e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	005b      	lsls	r3, r3, #1
 8004038:	2203      	movs	r2, #3
 800403a:	409a      	lsls	r2, r3
 800403c:	0013      	movs	r3, r2
 800403e:	43da      	mvns	r2, r3
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	4013      	ands	r3, r2
 8004044:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	689a      	ldr	r2, [r3, #8]
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	005b      	lsls	r3, r3, #1
 800404e:	409a      	lsls	r2, r3
 8004050:	0013      	movs	r3, r2
 8004052:	693a      	ldr	r2, [r7, #16]
 8004054:	4313      	orrs	r3, r2
 8004056:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	693a      	ldr	r2, [r7, #16]
 800405c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	2203      	movs	r2, #3
 8004064:	4013      	ands	r3, r2
 8004066:	2b02      	cmp	r3, #2
 8004068:	d123      	bne.n	80040b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	08da      	lsrs	r2, r3, #3
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	3208      	adds	r2, #8
 8004072:	0092      	lsls	r2, r2, #2
 8004074:	58d3      	ldr	r3, [r2, r3]
 8004076:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	2207      	movs	r2, #7
 800407c:	4013      	ands	r3, r2
 800407e:	009b      	lsls	r3, r3, #2
 8004080:	220f      	movs	r2, #15
 8004082:	409a      	lsls	r2, r3
 8004084:	0013      	movs	r3, r2
 8004086:	43da      	mvns	r2, r3
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	4013      	ands	r3, r2
 800408c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	691a      	ldr	r2, [r3, #16]
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	2107      	movs	r1, #7
 8004096:	400b      	ands	r3, r1
 8004098:	009b      	lsls	r3, r3, #2
 800409a:	409a      	lsls	r2, r3
 800409c:	0013      	movs	r3, r2
 800409e:	693a      	ldr	r2, [r7, #16]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	08da      	lsrs	r2, r3, #3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	3208      	adds	r2, #8
 80040ac:	0092      	lsls	r2, r2, #2
 80040ae:	6939      	ldr	r1, [r7, #16]
 80040b0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	005b      	lsls	r3, r3, #1
 80040bc:	2203      	movs	r2, #3
 80040be:	409a      	lsls	r2, r3
 80040c0:	0013      	movs	r3, r2
 80040c2:	43da      	mvns	r2, r3
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	4013      	ands	r3, r2
 80040c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	2203      	movs	r2, #3
 80040d0:	401a      	ands	r2, r3
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	005b      	lsls	r3, r3, #1
 80040d6:	409a      	lsls	r2, r3
 80040d8:	0013      	movs	r3, r2
 80040da:	693a      	ldr	r2, [r7, #16]
 80040dc:	4313      	orrs	r3, r2
 80040de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	685a      	ldr	r2, [r3, #4]
 80040ea:	23c0      	movs	r3, #192	; 0xc0
 80040ec:	029b      	lsls	r3, r3, #10
 80040ee:	4013      	ands	r3, r2
 80040f0:	d100      	bne.n	80040f4 <HAL_GPIO_Init+0x174>
 80040f2:	e098      	b.n	8004226 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80040f4:	4a53      	ldr	r2, [pc, #332]	; (8004244 <HAL_GPIO_Init+0x2c4>)
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	089b      	lsrs	r3, r3, #2
 80040fa:	3318      	adds	r3, #24
 80040fc:	009b      	lsls	r3, r3, #2
 80040fe:	589b      	ldr	r3, [r3, r2]
 8004100:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	2203      	movs	r2, #3
 8004106:	4013      	ands	r3, r2
 8004108:	00db      	lsls	r3, r3, #3
 800410a:	220f      	movs	r2, #15
 800410c:	409a      	lsls	r2, r3
 800410e:	0013      	movs	r3, r2
 8004110:	43da      	mvns	r2, r3
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	4013      	ands	r3, r2
 8004116:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004118:	687a      	ldr	r2, [r7, #4]
 800411a:	23a0      	movs	r3, #160	; 0xa0
 800411c:	05db      	lsls	r3, r3, #23
 800411e:	429a      	cmp	r2, r3
 8004120:	d019      	beq.n	8004156 <HAL_GPIO_Init+0x1d6>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	4a48      	ldr	r2, [pc, #288]	; (8004248 <HAL_GPIO_Init+0x2c8>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d013      	beq.n	8004152 <HAL_GPIO_Init+0x1d2>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4a47      	ldr	r2, [pc, #284]	; (800424c <HAL_GPIO_Init+0x2cc>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d00d      	beq.n	800414e <HAL_GPIO_Init+0x1ce>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a46      	ldr	r2, [pc, #280]	; (8004250 <HAL_GPIO_Init+0x2d0>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d007      	beq.n	800414a <HAL_GPIO_Init+0x1ca>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4a45      	ldr	r2, [pc, #276]	; (8004254 <HAL_GPIO_Init+0x2d4>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d101      	bne.n	8004146 <HAL_GPIO_Init+0x1c6>
 8004142:	2304      	movs	r3, #4
 8004144:	e008      	b.n	8004158 <HAL_GPIO_Init+0x1d8>
 8004146:	2305      	movs	r3, #5
 8004148:	e006      	b.n	8004158 <HAL_GPIO_Init+0x1d8>
 800414a:	2303      	movs	r3, #3
 800414c:	e004      	b.n	8004158 <HAL_GPIO_Init+0x1d8>
 800414e:	2302      	movs	r3, #2
 8004150:	e002      	b.n	8004158 <HAL_GPIO_Init+0x1d8>
 8004152:	2301      	movs	r3, #1
 8004154:	e000      	b.n	8004158 <HAL_GPIO_Init+0x1d8>
 8004156:	2300      	movs	r3, #0
 8004158:	697a      	ldr	r2, [r7, #20]
 800415a:	2103      	movs	r1, #3
 800415c:	400a      	ands	r2, r1
 800415e:	00d2      	lsls	r2, r2, #3
 8004160:	4093      	lsls	r3, r2
 8004162:	693a      	ldr	r2, [r7, #16]
 8004164:	4313      	orrs	r3, r2
 8004166:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004168:	4936      	ldr	r1, [pc, #216]	; (8004244 <HAL_GPIO_Init+0x2c4>)
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	089b      	lsrs	r3, r3, #2
 800416e:	3318      	adds	r3, #24
 8004170:	009b      	lsls	r3, r3, #2
 8004172:	693a      	ldr	r2, [r7, #16]
 8004174:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004176:	4b33      	ldr	r3, [pc, #204]	; (8004244 <HAL_GPIO_Init+0x2c4>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	43da      	mvns	r2, r3
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	4013      	ands	r3, r2
 8004184:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	685a      	ldr	r2, [r3, #4]
 800418a:	2380      	movs	r3, #128	; 0x80
 800418c:	035b      	lsls	r3, r3, #13
 800418e:	4013      	ands	r3, r2
 8004190:	d003      	beq.n	800419a <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8004192:	693a      	ldr	r2, [r7, #16]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	4313      	orrs	r3, r2
 8004198:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800419a:	4b2a      	ldr	r3, [pc, #168]	; (8004244 <HAL_GPIO_Init+0x2c4>)
 800419c:	693a      	ldr	r2, [r7, #16]
 800419e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80041a0:	4b28      	ldr	r3, [pc, #160]	; (8004244 <HAL_GPIO_Init+0x2c4>)
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	43da      	mvns	r2, r3
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	4013      	ands	r3, r2
 80041ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	685a      	ldr	r2, [r3, #4]
 80041b4:	2380      	movs	r3, #128	; 0x80
 80041b6:	039b      	lsls	r3, r3, #14
 80041b8:	4013      	ands	r3, r2
 80041ba:	d003      	beq.n	80041c4 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80041bc:	693a      	ldr	r2, [r7, #16]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	4313      	orrs	r3, r2
 80041c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80041c4:	4b1f      	ldr	r3, [pc, #124]	; (8004244 <HAL_GPIO_Init+0x2c4>)
 80041c6:	693a      	ldr	r2, [r7, #16]
 80041c8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80041ca:	4a1e      	ldr	r2, [pc, #120]	; (8004244 <HAL_GPIO_Init+0x2c4>)
 80041cc:	2384      	movs	r3, #132	; 0x84
 80041ce:	58d3      	ldr	r3, [r2, r3]
 80041d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	43da      	mvns	r2, r3
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	4013      	ands	r3, r2
 80041da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	685a      	ldr	r2, [r3, #4]
 80041e0:	2380      	movs	r3, #128	; 0x80
 80041e2:	029b      	lsls	r3, r3, #10
 80041e4:	4013      	ands	r3, r2
 80041e6:	d003      	beq.n	80041f0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80041e8:	693a      	ldr	r2, [r7, #16]
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	4313      	orrs	r3, r2
 80041ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80041f0:	4914      	ldr	r1, [pc, #80]	; (8004244 <HAL_GPIO_Init+0x2c4>)
 80041f2:	2284      	movs	r2, #132	; 0x84
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80041f8:	4a12      	ldr	r2, [pc, #72]	; (8004244 <HAL_GPIO_Init+0x2c4>)
 80041fa:	2380      	movs	r3, #128	; 0x80
 80041fc:	58d3      	ldr	r3, [r2, r3]
 80041fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	43da      	mvns	r2, r3
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	4013      	ands	r3, r2
 8004208:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	685a      	ldr	r2, [r3, #4]
 800420e:	2380      	movs	r3, #128	; 0x80
 8004210:	025b      	lsls	r3, r3, #9
 8004212:	4013      	ands	r3, r2
 8004214:	d003      	beq.n	800421e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8004216:	693a      	ldr	r2, [r7, #16]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	4313      	orrs	r3, r2
 800421c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800421e:	4909      	ldr	r1, [pc, #36]	; (8004244 <HAL_GPIO_Init+0x2c4>)
 8004220:	2280      	movs	r2, #128	; 0x80
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	3301      	adds	r3, #1
 800422a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	40da      	lsrs	r2, r3
 8004234:	1e13      	subs	r3, r2, #0
 8004236:	d000      	beq.n	800423a <HAL_GPIO_Init+0x2ba>
 8004238:	e6aa      	b.n	8003f90 <HAL_GPIO_Init+0x10>
  }
}
 800423a:	46c0      	nop			; (mov r8, r8)
 800423c:	46c0      	nop			; (mov r8, r8)
 800423e:	46bd      	mov	sp, r7
 8004240:	b006      	add	sp, #24
 8004242:	bd80      	pop	{r7, pc}
 8004244:	40021800 	.word	0x40021800
 8004248:	50000400 	.word	0x50000400
 800424c:	50000800 	.word	0x50000800
 8004250:	50000c00 	.word	0x50000c00
 8004254:	50001000 	.word	0x50001000

08004258 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
 8004260:	000a      	movs	r2, r1
 8004262:	1cbb      	adds	r3, r7, #2
 8004264:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	691b      	ldr	r3, [r3, #16]
 800426a:	1cba      	adds	r2, r7, #2
 800426c:	8812      	ldrh	r2, [r2, #0]
 800426e:	4013      	ands	r3, r2
 8004270:	d004      	beq.n	800427c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8004272:	230f      	movs	r3, #15
 8004274:	18fb      	adds	r3, r7, r3
 8004276:	2201      	movs	r2, #1
 8004278:	701a      	strb	r2, [r3, #0]
 800427a:	e003      	b.n	8004284 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800427c:	230f      	movs	r3, #15
 800427e:	18fb      	adds	r3, r7, r3
 8004280:	2200      	movs	r2, #0
 8004282:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004284:	230f      	movs	r3, #15
 8004286:	18fb      	adds	r3, r7, r3
 8004288:	781b      	ldrb	r3, [r3, #0]
}
 800428a:	0018      	movs	r0, r3
 800428c:	46bd      	mov	sp, r7
 800428e:	b004      	add	sp, #16
 8004290:	bd80      	pop	{r7, pc}

08004292 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004292:	b580      	push	{r7, lr}
 8004294:	b082      	sub	sp, #8
 8004296:	af00      	add	r7, sp, #0
 8004298:	6078      	str	r0, [r7, #4]
 800429a:	0008      	movs	r0, r1
 800429c:	0011      	movs	r1, r2
 800429e:	1cbb      	adds	r3, r7, #2
 80042a0:	1c02      	adds	r2, r0, #0
 80042a2:	801a      	strh	r2, [r3, #0]
 80042a4:	1c7b      	adds	r3, r7, #1
 80042a6:	1c0a      	adds	r2, r1, #0
 80042a8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80042aa:	1c7b      	adds	r3, r7, #1
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d004      	beq.n	80042bc <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80042b2:	1cbb      	adds	r3, r7, #2
 80042b4:	881a      	ldrh	r2, [r3, #0]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80042ba:	e003      	b.n	80042c4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80042bc:	1cbb      	adds	r3, r7, #2
 80042be:	881a      	ldrh	r2, [r3, #0]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80042c4:	46c0      	nop			; (mov r8, r8)
 80042c6:	46bd      	mov	sp, r7
 80042c8:	b002      	add	sp, #8
 80042ca:	bd80      	pop	{r7, pc}

080042cc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b082      	sub	sp, #8
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	0002      	movs	r2, r0
 80042d4:	1dbb      	adds	r3, r7, #6
 80042d6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80042d8:	4b10      	ldr	r3, [pc, #64]	; (800431c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80042da:	68db      	ldr	r3, [r3, #12]
 80042dc:	1dba      	adds	r2, r7, #6
 80042de:	8812      	ldrh	r2, [r2, #0]
 80042e0:	4013      	ands	r3, r2
 80042e2:	d008      	beq.n	80042f6 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80042e4:	4b0d      	ldr	r3, [pc, #52]	; (800431c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80042e6:	1dba      	adds	r2, r7, #6
 80042e8:	8812      	ldrh	r2, [r2, #0]
 80042ea:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80042ec:	1dbb      	adds	r3, r7, #6
 80042ee:	881b      	ldrh	r3, [r3, #0]
 80042f0:	0018      	movs	r0, r3
 80042f2:	f000 f815 	bl	8004320 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80042f6:	4b09      	ldr	r3, [pc, #36]	; (800431c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80042f8:	691b      	ldr	r3, [r3, #16]
 80042fa:	1dba      	adds	r2, r7, #6
 80042fc:	8812      	ldrh	r2, [r2, #0]
 80042fe:	4013      	ands	r3, r2
 8004300:	d008      	beq.n	8004314 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8004302:	4b06      	ldr	r3, [pc, #24]	; (800431c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004304:	1dba      	adds	r2, r7, #6
 8004306:	8812      	ldrh	r2, [r2, #0]
 8004308:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800430a:	1dbb      	adds	r3, r7, #6
 800430c:	881b      	ldrh	r3, [r3, #0]
 800430e:	0018      	movs	r0, r3
 8004310:	f7fe f8fe 	bl	8002510 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8004314:	46c0      	nop			; (mov r8, r8)
 8004316:	46bd      	mov	sp, r7
 8004318:	b002      	add	sp, #8
 800431a:	bd80      	pop	{r7, pc}
 800431c:	40021800 	.word	0x40021800

08004320 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b082      	sub	sp, #8
 8004324:	af00      	add	r7, sp, #0
 8004326:	0002      	movs	r2, r0
 8004328:	1dbb      	adds	r3, r7, #6
 800432a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 800432c:	46c0      	nop			; (mov r8, r8)
 800432e:	46bd      	mov	sp, r7
 8004330:	b002      	add	sp, #8
 8004332:	bd80      	pop	{r7, pc}

08004334 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b084      	sub	sp, #16
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800433c:	4b19      	ldr	r3, [pc, #100]	; (80043a4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a19      	ldr	r2, [pc, #100]	; (80043a8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004342:	4013      	ands	r3, r2
 8004344:	0019      	movs	r1, r3
 8004346:	4b17      	ldr	r3, [pc, #92]	; (80043a4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	430a      	orrs	r2, r1
 800434c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800434e:	687a      	ldr	r2, [r7, #4]
 8004350:	2380      	movs	r3, #128	; 0x80
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	429a      	cmp	r2, r3
 8004356:	d11f      	bne.n	8004398 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004358:	4b14      	ldr	r3, [pc, #80]	; (80043ac <HAL_PWREx_ControlVoltageScaling+0x78>)
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	0013      	movs	r3, r2
 800435e:	005b      	lsls	r3, r3, #1
 8004360:	189b      	adds	r3, r3, r2
 8004362:	005b      	lsls	r3, r3, #1
 8004364:	4912      	ldr	r1, [pc, #72]	; (80043b0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004366:	0018      	movs	r0, r3
 8004368:	f7fb feea 	bl	8000140 <__udivsi3>
 800436c:	0003      	movs	r3, r0
 800436e:	3301      	adds	r3, #1
 8004370:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004372:	e008      	b.n	8004386 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d003      	beq.n	8004382 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	3b01      	subs	r3, #1
 800437e:	60fb      	str	r3, [r7, #12]
 8004380:	e001      	b.n	8004386 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004382:	2303      	movs	r3, #3
 8004384:	e009      	b.n	800439a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004386:	4b07      	ldr	r3, [pc, #28]	; (80043a4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004388:	695a      	ldr	r2, [r3, #20]
 800438a:	2380      	movs	r3, #128	; 0x80
 800438c:	00db      	lsls	r3, r3, #3
 800438e:	401a      	ands	r2, r3
 8004390:	2380      	movs	r3, #128	; 0x80
 8004392:	00db      	lsls	r3, r3, #3
 8004394:	429a      	cmp	r2, r3
 8004396:	d0ed      	beq.n	8004374 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004398:	2300      	movs	r3, #0
}
 800439a:	0018      	movs	r0, r3
 800439c:	46bd      	mov	sp, r7
 800439e:	b004      	add	sp, #16
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	46c0      	nop			; (mov r8, r8)
 80043a4:	40007000 	.word	0x40007000
 80043a8:	fffff9ff 	.word	0xfffff9ff
 80043ac:	20000400 	.word	0x20000400
 80043b0:	000f4240 	.word	0x000f4240

080043b4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80043b8:	4b03      	ldr	r3, [pc, #12]	; (80043c8 <LL_RCC_GetAPB1Prescaler+0x14>)
 80043ba:	689a      	ldr	r2, [r3, #8]
 80043bc:	23e0      	movs	r3, #224	; 0xe0
 80043be:	01db      	lsls	r3, r3, #7
 80043c0:	4013      	ands	r3, r2
}
 80043c2:	0018      	movs	r0, r3
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	40021000 	.word	0x40021000

080043cc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b088      	sub	sp, #32
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d102      	bne.n	80043e0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	f000 fb50 	bl	8004a80 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2201      	movs	r2, #1
 80043e6:	4013      	ands	r3, r2
 80043e8:	d100      	bne.n	80043ec <HAL_RCC_OscConfig+0x20>
 80043ea:	e07c      	b.n	80044e6 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043ec:	4bc3      	ldr	r3, [pc, #780]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	2238      	movs	r2, #56	; 0x38
 80043f2:	4013      	ands	r3, r2
 80043f4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043f6:	4bc1      	ldr	r3, [pc, #772]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	2203      	movs	r2, #3
 80043fc:	4013      	ands	r3, r2
 80043fe:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004400:	69bb      	ldr	r3, [r7, #24]
 8004402:	2b10      	cmp	r3, #16
 8004404:	d102      	bne.n	800440c <HAL_RCC_OscConfig+0x40>
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	2b03      	cmp	r3, #3
 800440a:	d002      	beq.n	8004412 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800440c:	69bb      	ldr	r3, [r7, #24]
 800440e:	2b08      	cmp	r3, #8
 8004410:	d10b      	bne.n	800442a <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004412:	4bba      	ldr	r3, [pc, #744]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	2380      	movs	r3, #128	; 0x80
 8004418:	029b      	lsls	r3, r3, #10
 800441a:	4013      	ands	r3, r2
 800441c:	d062      	beq.n	80044e4 <HAL_RCC_OscConfig+0x118>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d15e      	bne.n	80044e4 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	e32a      	b.n	8004a80 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685a      	ldr	r2, [r3, #4]
 800442e:	2380      	movs	r3, #128	; 0x80
 8004430:	025b      	lsls	r3, r3, #9
 8004432:	429a      	cmp	r2, r3
 8004434:	d107      	bne.n	8004446 <HAL_RCC_OscConfig+0x7a>
 8004436:	4bb1      	ldr	r3, [pc, #708]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	4bb0      	ldr	r3, [pc, #704]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 800443c:	2180      	movs	r1, #128	; 0x80
 800443e:	0249      	lsls	r1, r1, #9
 8004440:	430a      	orrs	r2, r1
 8004442:	601a      	str	r2, [r3, #0]
 8004444:	e020      	b.n	8004488 <HAL_RCC_OscConfig+0xbc>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	685a      	ldr	r2, [r3, #4]
 800444a:	23a0      	movs	r3, #160	; 0xa0
 800444c:	02db      	lsls	r3, r3, #11
 800444e:	429a      	cmp	r2, r3
 8004450:	d10e      	bne.n	8004470 <HAL_RCC_OscConfig+0xa4>
 8004452:	4baa      	ldr	r3, [pc, #680]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	4ba9      	ldr	r3, [pc, #676]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 8004458:	2180      	movs	r1, #128	; 0x80
 800445a:	02c9      	lsls	r1, r1, #11
 800445c:	430a      	orrs	r2, r1
 800445e:	601a      	str	r2, [r3, #0]
 8004460:	4ba6      	ldr	r3, [pc, #664]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	4ba5      	ldr	r3, [pc, #660]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 8004466:	2180      	movs	r1, #128	; 0x80
 8004468:	0249      	lsls	r1, r1, #9
 800446a:	430a      	orrs	r2, r1
 800446c:	601a      	str	r2, [r3, #0]
 800446e:	e00b      	b.n	8004488 <HAL_RCC_OscConfig+0xbc>
 8004470:	4ba2      	ldr	r3, [pc, #648]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	4ba1      	ldr	r3, [pc, #644]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 8004476:	49a2      	ldr	r1, [pc, #648]	; (8004700 <HAL_RCC_OscConfig+0x334>)
 8004478:	400a      	ands	r2, r1
 800447a:	601a      	str	r2, [r3, #0]
 800447c:	4b9f      	ldr	r3, [pc, #636]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	4b9e      	ldr	r3, [pc, #632]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 8004482:	49a0      	ldr	r1, [pc, #640]	; (8004704 <HAL_RCC_OscConfig+0x338>)
 8004484:	400a      	ands	r2, r1
 8004486:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d014      	beq.n	80044ba <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004490:	f7ff fa90 	bl	80039b4 <HAL_GetTick>
 8004494:	0003      	movs	r3, r0
 8004496:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004498:	e008      	b.n	80044ac <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800449a:	f7ff fa8b 	bl	80039b4 <HAL_GetTick>
 800449e:	0002      	movs	r2, r0
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	1ad3      	subs	r3, r2, r3
 80044a4:	2b64      	cmp	r3, #100	; 0x64
 80044a6:	d901      	bls.n	80044ac <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e2e9      	b.n	8004a80 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044ac:	4b93      	ldr	r3, [pc, #588]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	2380      	movs	r3, #128	; 0x80
 80044b2:	029b      	lsls	r3, r3, #10
 80044b4:	4013      	ands	r3, r2
 80044b6:	d0f0      	beq.n	800449a <HAL_RCC_OscConfig+0xce>
 80044b8:	e015      	b.n	80044e6 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044ba:	f7ff fa7b 	bl	80039b4 <HAL_GetTick>
 80044be:	0003      	movs	r3, r0
 80044c0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80044c2:	e008      	b.n	80044d6 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044c4:	f7ff fa76 	bl	80039b4 <HAL_GetTick>
 80044c8:	0002      	movs	r2, r0
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	1ad3      	subs	r3, r2, r3
 80044ce:	2b64      	cmp	r3, #100	; 0x64
 80044d0:	d901      	bls.n	80044d6 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80044d2:	2303      	movs	r3, #3
 80044d4:	e2d4      	b.n	8004a80 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80044d6:	4b89      	ldr	r3, [pc, #548]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	2380      	movs	r3, #128	; 0x80
 80044dc:	029b      	lsls	r3, r3, #10
 80044de:	4013      	ands	r3, r2
 80044e0:	d1f0      	bne.n	80044c4 <HAL_RCC_OscConfig+0xf8>
 80044e2:	e000      	b.n	80044e6 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044e4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	2202      	movs	r2, #2
 80044ec:	4013      	ands	r3, r2
 80044ee:	d100      	bne.n	80044f2 <HAL_RCC_OscConfig+0x126>
 80044f0:	e099      	b.n	8004626 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044f2:	4b82      	ldr	r3, [pc, #520]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	2238      	movs	r2, #56	; 0x38
 80044f8:	4013      	ands	r3, r2
 80044fa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80044fc:	4b7f      	ldr	r3, [pc, #508]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	2203      	movs	r2, #3
 8004502:	4013      	ands	r3, r2
 8004504:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004506:	69bb      	ldr	r3, [r7, #24]
 8004508:	2b10      	cmp	r3, #16
 800450a:	d102      	bne.n	8004512 <HAL_RCC_OscConfig+0x146>
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	2b02      	cmp	r3, #2
 8004510:	d002      	beq.n	8004518 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004512:	69bb      	ldr	r3, [r7, #24]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d135      	bne.n	8004584 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004518:	4b78      	ldr	r3, [pc, #480]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	2380      	movs	r3, #128	; 0x80
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	4013      	ands	r3, r2
 8004522:	d005      	beq.n	8004530 <HAL_RCC_OscConfig+0x164>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	68db      	ldr	r3, [r3, #12]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d101      	bne.n	8004530 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	e2a7      	b.n	8004a80 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004530:	4b72      	ldr	r3, [pc, #456]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	4a74      	ldr	r2, [pc, #464]	; (8004708 <HAL_RCC_OscConfig+0x33c>)
 8004536:	4013      	ands	r3, r2
 8004538:	0019      	movs	r1, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	695b      	ldr	r3, [r3, #20]
 800453e:	021a      	lsls	r2, r3, #8
 8004540:	4b6e      	ldr	r3, [pc, #440]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 8004542:	430a      	orrs	r2, r1
 8004544:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d112      	bne.n	8004572 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800454c:	4b6b      	ldr	r3, [pc, #428]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a6e      	ldr	r2, [pc, #440]	; (800470c <HAL_RCC_OscConfig+0x340>)
 8004552:	4013      	ands	r3, r2
 8004554:	0019      	movs	r1, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	691a      	ldr	r2, [r3, #16]
 800455a:	4b68      	ldr	r3, [pc, #416]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 800455c:	430a      	orrs	r2, r1
 800455e:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004560:	4b66      	ldr	r3, [pc, #408]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	0adb      	lsrs	r3, r3, #11
 8004566:	2207      	movs	r2, #7
 8004568:	4013      	ands	r3, r2
 800456a:	4a69      	ldr	r2, [pc, #420]	; (8004710 <HAL_RCC_OscConfig+0x344>)
 800456c:	40da      	lsrs	r2, r3
 800456e:	4b69      	ldr	r3, [pc, #420]	; (8004714 <HAL_RCC_OscConfig+0x348>)
 8004570:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004572:	4b69      	ldr	r3, [pc, #420]	; (8004718 <HAL_RCC_OscConfig+0x34c>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	0018      	movs	r0, r3
 8004578:	f7ff f9c0 	bl	80038fc <HAL_InitTick>
 800457c:	1e03      	subs	r3, r0, #0
 800457e:	d051      	beq.n	8004624 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e27d      	b.n	8004a80 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d030      	beq.n	80045ee <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800458c:	4b5b      	ldr	r3, [pc, #364]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a5e      	ldr	r2, [pc, #376]	; (800470c <HAL_RCC_OscConfig+0x340>)
 8004592:	4013      	ands	r3, r2
 8004594:	0019      	movs	r1, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	691a      	ldr	r2, [r3, #16]
 800459a:	4b58      	ldr	r3, [pc, #352]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 800459c:	430a      	orrs	r2, r1
 800459e:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80045a0:	4b56      	ldr	r3, [pc, #344]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	4b55      	ldr	r3, [pc, #340]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 80045a6:	2180      	movs	r1, #128	; 0x80
 80045a8:	0049      	lsls	r1, r1, #1
 80045aa:	430a      	orrs	r2, r1
 80045ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045ae:	f7ff fa01 	bl	80039b4 <HAL_GetTick>
 80045b2:	0003      	movs	r3, r0
 80045b4:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045b6:	e008      	b.n	80045ca <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045b8:	f7ff f9fc 	bl	80039b4 <HAL_GetTick>
 80045bc:	0002      	movs	r2, r0
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d901      	bls.n	80045ca <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e25a      	b.n	8004a80 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045ca:	4b4c      	ldr	r3, [pc, #304]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	2380      	movs	r3, #128	; 0x80
 80045d0:	00db      	lsls	r3, r3, #3
 80045d2:	4013      	ands	r3, r2
 80045d4:	d0f0      	beq.n	80045b8 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045d6:	4b49      	ldr	r3, [pc, #292]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	4a4b      	ldr	r2, [pc, #300]	; (8004708 <HAL_RCC_OscConfig+0x33c>)
 80045dc:	4013      	ands	r3, r2
 80045de:	0019      	movs	r1, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	695b      	ldr	r3, [r3, #20]
 80045e4:	021a      	lsls	r2, r3, #8
 80045e6:	4b45      	ldr	r3, [pc, #276]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 80045e8:	430a      	orrs	r2, r1
 80045ea:	605a      	str	r2, [r3, #4]
 80045ec:	e01b      	b.n	8004626 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80045ee:	4b43      	ldr	r3, [pc, #268]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	4b42      	ldr	r3, [pc, #264]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 80045f4:	4949      	ldr	r1, [pc, #292]	; (800471c <HAL_RCC_OscConfig+0x350>)
 80045f6:	400a      	ands	r2, r1
 80045f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045fa:	f7ff f9db 	bl	80039b4 <HAL_GetTick>
 80045fe:	0003      	movs	r3, r0
 8004600:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004602:	e008      	b.n	8004616 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004604:	f7ff f9d6 	bl	80039b4 <HAL_GetTick>
 8004608:	0002      	movs	r2, r0
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	2b02      	cmp	r3, #2
 8004610:	d901      	bls.n	8004616 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8004612:	2303      	movs	r3, #3
 8004614:	e234      	b.n	8004a80 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004616:	4b39      	ldr	r3, [pc, #228]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	2380      	movs	r3, #128	; 0x80
 800461c:	00db      	lsls	r3, r3, #3
 800461e:	4013      	ands	r3, r2
 8004620:	d1f0      	bne.n	8004604 <HAL_RCC_OscConfig+0x238>
 8004622:	e000      	b.n	8004626 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004624:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	2208      	movs	r2, #8
 800462c:	4013      	ands	r3, r2
 800462e:	d047      	beq.n	80046c0 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004630:	4b32      	ldr	r3, [pc, #200]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	2238      	movs	r2, #56	; 0x38
 8004636:	4013      	ands	r3, r2
 8004638:	2b18      	cmp	r3, #24
 800463a:	d10a      	bne.n	8004652 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800463c:	4b2f      	ldr	r3, [pc, #188]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 800463e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004640:	2202      	movs	r2, #2
 8004642:	4013      	ands	r3, r2
 8004644:	d03c      	beq.n	80046c0 <HAL_RCC_OscConfig+0x2f4>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	699b      	ldr	r3, [r3, #24]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d138      	bne.n	80046c0 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e216      	b.n	8004a80 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	699b      	ldr	r3, [r3, #24]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d019      	beq.n	800468e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800465a:	4b28      	ldr	r3, [pc, #160]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 800465c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800465e:	4b27      	ldr	r3, [pc, #156]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 8004660:	2101      	movs	r1, #1
 8004662:	430a      	orrs	r2, r1
 8004664:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004666:	f7ff f9a5 	bl	80039b4 <HAL_GetTick>
 800466a:	0003      	movs	r3, r0
 800466c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800466e:	e008      	b.n	8004682 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004670:	f7ff f9a0 	bl	80039b4 <HAL_GetTick>
 8004674:	0002      	movs	r2, r0
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	2b02      	cmp	r3, #2
 800467c:	d901      	bls.n	8004682 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e1fe      	b.n	8004a80 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004682:	4b1e      	ldr	r3, [pc, #120]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 8004684:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004686:	2202      	movs	r2, #2
 8004688:	4013      	ands	r3, r2
 800468a:	d0f1      	beq.n	8004670 <HAL_RCC_OscConfig+0x2a4>
 800468c:	e018      	b.n	80046c0 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800468e:	4b1b      	ldr	r3, [pc, #108]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 8004690:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004692:	4b1a      	ldr	r3, [pc, #104]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 8004694:	2101      	movs	r1, #1
 8004696:	438a      	bics	r2, r1
 8004698:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800469a:	f7ff f98b 	bl	80039b4 <HAL_GetTick>
 800469e:	0003      	movs	r3, r0
 80046a0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80046a2:	e008      	b.n	80046b6 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046a4:	f7ff f986 	bl	80039b4 <HAL_GetTick>
 80046a8:	0002      	movs	r2, r0
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	2b02      	cmp	r3, #2
 80046b0:	d901      	bls.n	80046b6 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e1e4      	b.n	8004a80 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80046b6:	4b11      	ldr	r3, [pc, #68]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 80046b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046ba:	2202      	movs	r2, #2
 80046bc:	4013      	ands	r3, r2
 80046be:	d1f1      	bne.n	80046a4 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2204      	movs	r2, #4
 80046c6:	4013      	ands	r3, r2
 80046c8:	d100      	bne.n	80046cc <HAL_RCC_OscConfig+0x300>
 80046ca:	e0c7      	b.n	800485c <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046cc:	231f      	movs	r3, #31
 80046ce:	18fb      	adds	r3, r7, r3
 80046d0:	2200      	movs	r2, #0
 80046d2:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80046d4:	4b09      	ldr	r3, [pc, #36]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	2238      	movs	r2, #56	; 0x38
 80046da:	4013      	ands	r3, r2
 80046dc:	2b20      	cmp	r3, #32
 80046de:	d11f      	bne.n	8004720 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80046e0:	4b06      	ldr	r3, [pc, #24]	; (80046fc <HAL_RCC_OscConfig+0x330>)
 80046e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046e4:	2202      	movs	r2, #2
 80046e6:	4013      	ands	r3, r2
 80046e8:	d100      	bne.n	80046ec <HAL_RCC_OscConfig+0x320>
 80046ea:	e0b7      	b.n	800485c <HAL_RCC_OscConfig+0x490>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d000      	beq.n	80046f6 <HAL_RCC_OscConfig+0x32a>
 80046f4:	e0b2      	b.n	800485c <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e1c2      	b.n	8004a80 <HAL_RCC_OscConfig+0x6b4>
 80046fa:	46c0      	nop			; (mov r8, r8)
 80046fc:	40021000 	.word	0x40021000
 8004700:	fffeffff 	.word	0xfffeffff
 8004704:	fffbffff 	.word	0xfffbffff
 8004708:	ffff80ff 	.word	0xffff80ff
 800470c:	ffffc7ff 	.word	0xffffc7ff
 8004710:	00f42400 	.word	0x00f42400
 8004714:	20000400 	.word	0x20000400
 8004718:	20000404 	.word	0x20000404
 800471c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004720:	4bb5      	ldr	r3, [pc, #724]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 8004722:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004724:	2380      	movs	r3, #128	; 0x80
 8004726:	055b      	lsls	r3, r3, #21
 8004728:	4013      	ands	r3, r2
 800472a:	d101      	bne.n	8004730 <HAL_RCC_OscConfig+0x364>
 800472c:	2301      	movs	r3, #1
 800472e:	e000      	b.n	8004732 <HAL_RCC_OscConfig+0x366>
 8004730:	2300      	movs	r3, #0
 8004732:	2b00      	cmp	r3, #0
 8004734:	d011      	beq.n	800475a <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004736:	4bb0      	ldr	r3, [pc, #704]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 8004738:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800473a:	4baf      	ldr	r3, [pc, #700]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 800473c:	2180      	movs	r1, #128	; 0x80
 800473e:	0549      	lsls	r1, r1, #21
 8004740:	430a      	orrs	r2, r1
 8004742:	63da      	str	r2, [r3, #60]	; 0x3c
 8004744:	4bac      	ldr	r3, [pc, #688]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 8004746:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004748:	2380      	movs	r3, #128	; 0x80
 800474a:	055b      	lsls	r3, r3, #21
 800474c:	4013      	ands	r3, r2
 800474e:	60fb      	str	r3, [r7, #12]
 8004750:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004752:	231f      	movs	r3, #31
 8004754:	18fb      	adds	r3, r7, r3
 8004756:	2201      	movs	r2, #1
 8004758:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800475a:	4ba8      	ldr	r3, [pc, #672]	; (80049fc <HAL_RCC_OscConfig+0x630>)
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	2380      	movs	r3, #128	; 0x80
 8004760:	005b      	lsls	r3, r3, #1
 8004762:	4013      	ands	r3, r2
 8004764:	d11a      	bne.n	800479c <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004766:	4ba5      	ldr	r3, [pc, #660]	; (80049fc <HAL_RCC_OscConfig+0x630>)
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	4ba4      	ldr	r3, [pc, #656]	; (80049fc <HAL_RCC_OscConfig+0x630>)
 800476c:	2180      	movs	r1, #128	; 0x80
 800476e:	0049      	lsls	r1, r1, #1
 8004770:	430a      	orrs	r2, r1
 8004772:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004774:	f7ff f91e 	bl	80039b4 <HAL_GetTick>
 8004778:	0003      	movs	r3, r0
 800477a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800477c:	e008      	b.n	8004790 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800477e:	f7ff f919 	bl	80039b4 <HAL_GetTick>
 8004782:	0002      	movs	r2, r0
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	1ad3      	subs	r3, r2, r3
 8004788:	2b02      	cmp	r3, #2
 800478a:	d901      	bls.n	8004790 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 800478c:	2303      	movs	r3, #3
 800478e:	e177      	b.n	8004a80 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004790:	4b9a      	ldr	r3, [pc, #616]	; (80049fc <HAL_RCC_OscConfig+0x630>)
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	2380      	movs	r3, #128	; 0x80
 8004796:	005b      	lsls	r3, r3, #1
 8004798:	4013      	ands	r3, r2
 800479a:	d0f0      	beq.n	800477e <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d106      	bne.n	80047b2 <HAL_RCC_OscConfig+0x3e6>
 80047a4:	4b94      	ldr	r3, [pc, #592]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 80047a6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80047a8:	4b93      	ldr	r3, [pc, #588]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 80047aa:	2101      	movs	r1, #1
 80047ac:	430a      	orrs	r2, r1
 80047ae:	65da      	str	r2, [r3, #92]	; 0x5c
 80047b0:	e01c      	b.n	80047ec <HAL_RCC_OscConfig+0x420>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	2b05      	cmp	r3, #5
 80047b8:	d10c      	bne.n	80047d4 <HAL_RCC_OscConfig+0x408>
 80047ba:	4b8f      	ldr	r3, [pc, #572]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 80047bc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80047be:	4b8e      	ldr	r3, [pc, #568]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 80047c0:	2104      	movs	r1, #4
 80047c2:	430a      	orrs	r2, r1
 80047c4:	65da      	str	r2, [r3, #92]	; 0x5c
 80047c6:	4b8c      	ldr	r3, [pc, #560]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 80047c8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80047ca:	4b8b      	ldr	r3, [pc, #556]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 80047cc:	2101      	movs	r1, #1
 80047ce:	430a      	orrs	r2, r1
 80047d0:	65da      	str	r2, [r3, #92]	; 0x5c
 80047d2:	e00b      	b.n	80047ec <HAL_RCC_OscConfig+0x420>
 80047d4:	4b88      	ldr	r3, [pc, #544]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 80047d6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80047d8:	4b87      	ldr	r3, [pc, #540]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 80047da:	2101      	movs	r1, #1
 80047dc:	438a      	bics	r2, r1
 80047de:	65da      	str	r2, [r3, #92]	; 0x5c
 80047e0:	4b85      	ldr	r3, [pc, #532]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 80047e2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80047e4:	4b84      	ldr	r3, [pc, #528]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 80047e6:	2104      	movs	r1, #4
 80047e8:	438a      	bics	r2, r1
 80047ea:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d014      	beq.n	800481e <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047f4:	f7ff f8de 	bl	80039b4 <HAL_GetTick>
 80047f8:	0003      	movs	r3, r0
 80047fa:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047fc:	e009      	b.n	8004812 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047fe:	f7ff f8d9 	bl	80039b4 <HAL_GetTick>
 8004802:	0002      	movs	r2, r0
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	1ad3      	subs	r3, r2, r3
 8004808:	4a7d      	ldr	r2, [pc, #500]	; (8004a00 <HAL_RCC_OscConfig+0x634>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d901      	bls.n	8004812 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800480e:	2303      	movs	r3, #3
 8004810:	e136      	b.n	8004a80 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004812:	4b79      	ldr	r3, [pc, #484]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 8004814:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004816:	2202      	movs	r2, #2
 8004818:	4013      	ands	r3, r2
 800481a:	d0f0      	beq.n	80047fe <HAL_RCC_OscConfig+0x432>
 800481c:	e013      	b.n	8004846 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800481e:	f7ff f8c9 	bl	80039b4 <HAL_GetTick>
 8004822:	0003      	movs	r3, r0
 8004824:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004826:	e009      	b.n	800483c <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004828:	f7ff f8c4 	bl	80039b4 <HAL_GetTick>
 800482c:	0002      	movs	r2, r0
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	4a73      	ldr	r2, [pc, #460]	; (8004a00 <HAL_RCC_OscConfig+0x634>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d901      	bls.n	800483c <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8004838:	2303      	movs	r3, #3
 800483a:	e121      	b.n	8004a80 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800483c:	4b6e      	ldr	r3, [pc, #440]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 800483e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004840:	2202      	movs	r2, #2
 8004842:	4013      	ands	r3, r2
 8004844:	d1f0      	bne.n	8004828 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004846:	231f      	movs	r3, #31
 8004848:	18fb      	adds	r3, r7, r3
 800484a:	781b      	ldrb	r3, [r3, #0]
 800484c:	2b01      	cmp	r3, #1
 800484e:	d105      	bne.n	800485c <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004850:	4b69      	ldr	r3, [pc, #420]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 8004852:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004854:	4b68      	ldr	r3, [pc, #416]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 8004856:	496b      	ldr	r1, [pc, #428]	; (8004a04 <HAL_RCC_OscConfig+0x638>)
 8004858:	400a      	ands	r2, r1
 800485a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	2220      	movs	r2, #32
 8004862:	4013      	ands	r3, r2
 8004864:	d039      	beq.n	80048da <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	69db      	ldr	r3, [r3, #28]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d01b      	beq.n	80048a6 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800486e:	4b62      	ldr	r3, [pc, #392]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	4b61      	ldr	r3, [pc, #388]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 8004874:	2180      	movs	r1, #128	; 0x80
 8004876:	03c9      	lsls	r1, r1, #15
 8004878:	430a      	orrs	r2, r1
 800487a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800487c:	f7ff f89a 	bl	80039b4 <HAL_GetTick>
 8004880:	0003      	movs	r3, r0
 8004882:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004884:	e008      	b.n	8004898 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004886:	f7ff f895 	bl	80039b4 <HAL_GetTick>
 800488a:	0002      	movs	r2, r0
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	2b02      	cmp	r3, #2
 8004892:	d901      	bls.n	8004898 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8004894:	2303      	movs	r3, #3
 8004896:	e0f3      	b.n	8004a80 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004898:	4b57      	ldr	r3, [pc, #348]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	2380      	movs	r3, #128	; 0x80
 800489e:	041b      	lsls	r3, r3, #16
 80048a0:	4013      	ands	r3, r2
 80048a2:	d0f0      	beq.n	8004886 <HAL_RCC_OscConfig+0x4ba>
 80048a4:	e019      	b.n	80048da <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80048a6:	4b54      	ldr	r3, [pc, #336]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	4b53      	ldr	r3, [pc, #332]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 80048ac:	4956      	ldr	r1, [pc, #344]	; (8004a08 <HAL_RCC_OscConfig+0x63c>)
 80048ae:	400a      	ands	r2, r1
 80048b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048b2:	f7ff f87f 	bl	80039b4 <HAL_GetTick>
 80048b6:	0003      	movs	r3, r0
 80048b8:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80048ba:	e008      	b.n	80048ce <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80048bc:	f7ff f87a 	bl	80039b4 <HAL_GetTick>
 80048c0:	0002      	movs	r2, r0
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d901      	bls.n	80048ce <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e0d8      	b.n	8004a80 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80048ce:	4b4a      	ldr	r3, [pc, #296]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	2380      	movs	r3, #128	; 0x80
 80048d4:	041b      	lsls	r3, r3, #16
 80048d6:	4013      	ands	r3, r2
 80048d8:	d1f0      	bne.n	80048bc <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6a1b      	ldr	r3, [r3, #32]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d100      	bne.n	80048e4 <HAL_RCC_OscConfig+0x518>
 80048e2:	e0cc      	b.n	8004a7e <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80048e4:	4b44      	ldr	r3, [pc, #272]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	2238      	movs	r2, #56	; 0x38
 80048ea:	4013      	ands	r3, r2
 80048ec:	2b10      	cmp	r3, #16
 80048ee:	d100      	bne.n	80048f2 <HAL_RCC_OscConfig+0x526>
 80048f0:	e07b      	b.n	80049ea <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a1b      	ldr	r3, [r3, #32]
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d156      	bne.n	80049a8 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048fa:	4b3f      	ldr	r3, [pc, #252]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	4b3e      	ldr	r3, [pc, #248]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 8004900:	4942      	ldr	r1, [pc, #264]	; (8004a0c <HAL_RCC_OscConfig+0x640>)
 8004902:	400a      	ands	r2, r1
 8004904:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004906:	f7ff f855 	bl	80039b4 <HAL_GetTick>
 800490a:	0003      	movs	r3, r0
 800490c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800490e:	e008      	b.n	8004922 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004910:	f7ff f850 	bl	80039b4 <HAL_GetTick>
 8004914:	0002      	movs	r2, r0
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	2b02      	cmp	r3, #2
 800491c:	d901      	bls.n	8004922 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e0ae      	b.n	8004a80 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004922:	4b35      	ldr	r3, [pc, #212]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	2380      	movs	r3, #128	; 0x80
 8004928:	049b      	lsls	r3, r3, #18
 800492a:	4013      	ands	r3, r2
 800492c:	d1f0      	bne.n	8004910 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800492e:	4b32      	ldr	r3, [pc, #200]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	4a37      	ldr	r2, [pc, #220]	; (8004a10 <HAL_RCC_OscConfig+0x644>)
 8004934:	4013      	ands	r3, r2
 8004936:	0019      	movs	r1, r3
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004940:	431a      	orrs	r2, r3
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004946:	021b      	lsls	r3, r3, #8
 8004948:	431a      	orrs	r2, r3
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800494e:	431a      	orrs	r2, r3
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004954:	431a      	orrs	r2, r3
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800495a:	431a      	orrs	r2, r3
 800495c:	4b26      	ldr	r3, [pc, #152]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 800495e:	430a      	orrs	r2, r1
 8004960:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004962:	4b25      	ldr	r3, [pc, #148]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	4b24      	ldr	r3, [pc, #144]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 8004968:	2180      	movs	r1, #128	; 0x80
 800496a:	0449      	lsls	r1, r1, #17
 800496c:	430a      	orrs	r2, r1
 800496e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004970:	4b21      	ldr	r3, [pc, #132]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 8004972:	68da      	ldr	r2, [r3, #12]
 8004974:	4b20      	ldr	r3, [pc, #128]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 8004976:	2180      	movs	r1, #128	; 0x80
 8004978:	0549      	lsls	r1, r1, #21
 800497a:	430a      	orrs	r2, r1
 800497c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800497e:	f7ff f819 	bl	80039b4 <HAL_GetTick>
 8004982:	0003      	movs	r3, r0
 8004984:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004986:	e008      	b.n	800499a <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004988:	f7ff f814 	bl	80039b4 <HAL_GetTick>
 800498c:	0002      	movs	r2, r0
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	2b02      	cmp	r3, #2
 8004994:	d901      	bls.n	800499a <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8004996:	2303      	movs	r3, #3
 8004998:	e072      	b.n	8004a80 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800499a:	4b17      	ldr	r3, [pc, #92]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	2380      	movs	r3, #128	; 0x80
 80049a0:	049b      	lsls	r3, r3, #18
 80049a2:	4013      	ands	r3, r2
 80049a4:	d0f0      	beq.n	8004988 <HAL_RCC_OscConfig+0x5bc>
 80049a6:	e06a      	b.n	8004a7e <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049a8:	4b13      	ldr	r3, [pc, #76]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	4b12      	ldr	r3, [pc, #72]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 80049ae:	4917      	ldr	r1, [pc, #92]	; (8004a0c <HAL_RCC_OscConfig+0x640>)
 80049b0:	400a      	ands	r2, r1
 80049b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049b4:	f7fe fffe 	bl	80039b4 <HAL_GetTick>
 80049b8:	0003      	movs	r3, r0
 80049ba:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049bc:	e008      	b.n	80049d0 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049be:	f7fe fff9 	bl	80039b4 <HAL_GetTick>
 80049c2:	0002      	movs	r2, r0
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	1ad3      	subs	r3, r2, r3
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	d901      	bls.n	80049d0 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 80049cc:	2303      	movs	r3, #3
 80049ce:	e057      	b.n	8004a80 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049d0:	4b09      	ldr	r3, [pc, #36]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	2380      	movs	r3, #128	; 0x80
 80049d6:	049b      	lsls	r3, r3, #18
 80049d8:	4013      	ands	r3, r2
 80049da:	d1f0      	bne.n	80049be <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80049dc:	4b06      	ldr	r3, [pc, #24]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 80049de:	68da      	ldr	r2, [r3, #12]
 80049e0:	4b05      	ldr	r3, [pc, #20]	; (80049f8 <HAL_RCC_OscConfig+0x62c>)
 80049e2:	490c      	ldr	r1, [pc, #48]	; (8004a14 <HAL_RCC_OscConfig+0x648>)
 80049e4:	400a      	ands	r2, r1
 80049e6:	60da      	str	r2, [r3, #12]
 80049e8:	e049      	b.n	8004a7e <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a1b      	ldr	r3, [r3, #32]
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	d112      	bne.n	8004a18 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	e044      	b.n	8004a80 <HAL_RCC_OscConfig+0x6b4>
 80049f6:	46c0      	nop			; (mov r8, r8)
 80049f8:	40021000 	.word	0x40021000
 80049fc:	40007000 	.word	0x40007000
 8004a00:	00001388 	.word	0x00001388
 8004a04:	efffffff 	.word	0xefffffff
 8004a08:	ffbfffff 	.word	0xffbfffff
 8004a0c:	feffffff 	.word	0xfeffffff
 8004a10:	11c1808c 	.word	0x11c1808c
 8004a14:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004a18:	4b1b      	ldr	r3, [pc, #108]	; (8004a88 <HAL_RCC_OscConfig+0x6bc>)
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	2203      	movs	r2, #3
 8004a22:	401a      	ands	r2, r3
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d126      	bne.n	8004a7a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	2270      	movs	r2, #112	; 0x70
 8004a30:	401a      	ands	r2, r3
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d11f      	bne.n	8004a7a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a3a:	697a      	ldr	r2, [r7, #20]
 8004a3c:	23fe      	movs	r3, #254	; 0xfe
 8004a3e:	01db      	lsls	r3, r3, #7
 8004a40:	401a      	ands	r2, r3
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a46:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d116      	bne.n	8004a7a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004a4c:	697a      	ldr	r2, [r7, #20]
 8004a4e:	23f8      	movs	r3, #248	; 0xf8
 8004a50:	039b      	lsls	r3, r3, #14
 8004a52:	401a      	ands	r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d10e      	bne.n	8004a7a <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004a5c:	697a      	ldr	r2, [r7, #20]
 8004a5e:	23e0      	movs	r3, #224	; 0xe0
 8004a60:	051b      	lsls	r3, r3, #20
 8004a62:	401a      	ands	r2, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d106      	bne.n	8004a7a <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	0f5b      	lsrs	r3, r3, #29
 8004a70:	075a      	lsls	r2, r3, #29
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d001      	beq.n	8004a7e <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e000      	b.n	8004a80 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8004a7e:	2300      	movs	r3, #0
}
 8004a80:	0018      	movs	r0, r3
 8004a82:	46bd      	mov	sp, r7
 8004a84:	b008      	add	sp, #32
 8004a86:	bd80      	pop	{r7, pc}
 8004a88:	40021000 	.word	0x40021000

08004a8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
 8004a94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d101      	bne.n	8004aa0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e0e9      	b.n	8004c74 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004aa0:	4b76      	ldr	r3, [pc, #472]	; (8004c7c <HAL_RCC_ClockConfig+0x1f0>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	2207      	movs	r2, #7
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	683a      	ldr	r2, [r7, #0]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d91e      	bls.n	8004aec <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aae:	4b73      	ldr	r3, [pc, #460]	; (8004c7c <HAL_RCC_ClockConfig+0x1f0>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	2207      	movs	r2, #7
 8004ab4:	4393      	bics	r3, r2
 8004ab6:	0019      	movs	r1, r3
 8004ab8:	4b70      	ldr	r3, [pc, #448]	; (8004c7c <HAL_RCC_ClockConfig+0x1f0>)
 8004aba:	683a      	ldr	r2, [r7, #0]
 8004abc:	430a      	orrs	r2, r1
 8004abe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004ac0:	f7fe ff78 	bl	80039b4 <HAL_GetTick>
 8004ac4:	0003      	movs	r3, r0
 8004ac6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004ac8:	e009      	b.n	8004ade <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004aca:	f7fe ff73 	bl	80039b4 <HAL_GetTick>
 8004ace:	0002      	movs	r2, r0
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	1ad3      	subs	r3, r2, r3
 8004ad4:	4a6a      	ldr	r2, [pc, #424]	; (8004c80 <HAL_RCC_ClockConfig+0x1f4>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d901      	bls.n	8004ade <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004ada:	2303      	movs	r3, #3
 8004adc:	e0ca      	b.n	8004c74 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004ade:	4b67      	ldr	r3, [pc, #412]	; (8004c7c <HAL_RCC_ClockConfig+0x1f0>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	2207      	movs	r2, #7
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	683a      	ldr	r2, [r7, #0]
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d1ee      	bne.n	8004aca <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	2202      	movs	r2, #2
 8004af2:	4013      	ands	r3, r2
 8004af4:	d015      	beq.n	8004b22 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	2204      	movs	r2, #4
 8004afc:	4013      	ands	r3, r2
 8004afe:	d006      	beq.n	8004b0e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004b00:	4b60      	ldr	r3, [pc, #384]	; (8004c84 <HAL_RCC_ClockConfig+0x1f8>)
 8004b02:	689a      	ldr	r2, [r3, #8]
 8004b04:	4b5f      	ldr	r3, [pc, #380]	; (8004c84 <HAL_RCC_ClockConfig+0x1f8>)
 8004b06:	21e0      	movs	r1, #224	; 0xe0
 8004b08:	01c9      	lsls	r1, r1, #7
 8004b0a:	430a      	orrs	r2, r1
 8004b0c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b0e:	4b5d      	ldr	r3, [pc, #372]	; (8004c84 <HAL_RCC_ClockConfig+0x1f8>)
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	4a5d      	ldr	r2, [pc, #372]	; (8004c88 <HAL_RCC_ClockConfig+0x1fc>)
 8004b14:	4013      	ands	r3, r2
 8004b16:	0019      	movs	r1, r3
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	689a      	ldr	r2, [r3, #8]
 8004b1c:	4b59      	ldr	r3, [pc, #356]	; (8004c84 <HAL_RCC_ClockConfig+0x1f8>)
 8004b1e:	430a      	orrs	r2, r1
 8004b20:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	2201      	movs	r2, #1
 8004b28:	4013      	ands	r3, r2
 8004b2a:	d057      	beq.n	8004bdc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d107      	bne.n	8004b44 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b34:	4b53      	ldr	r3, [pc, #332]	; (8004c84 <HAL_RCC_ClockConfig+0x1f8>)
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	2380      	movs	r3, #128	; 0x80
 8004b3a:	029b      	lsls	r3, r3, #10
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	d12b      	bne.n	8004b98 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e097      	b.n	8004c74 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	2b02      	cmp	r3, #2
 8004b4a:	d107      	bne.n	8004b5c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b4c:	4b4d      	ldr	r3, [pc, #308]	; (8004c84 <HAL_RCC_ClockConfig+0x1f8>)
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	2380      	movs	r3, #128	; 0x80
 8004b52:	049b      	lsls	r3, r3, #18
 8004b54:	4013      	ands	r3, r2
 8004b56:	d11f      	bne.n	8004b98 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e08b      	b.n	8004c74 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d107      	bne.n	8004b74 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b64:	4b47      	ldr	r3, [pc, #284]	; (8004c84 <HAL_RCC_ClockConfig+0x1f8>)
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	2380      	movs	r3, #128	; 0x80
 8004b6a:	00db      	lsls	r3, r3, #3
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	d113      	bne.n	8004b98 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e07f      	b.n	8004c74 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	2b03      	cmp	r3, #3
 8004b7a:	d106      	bne.n	8004b8a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b7c:	4b41      	ldr	r3, [pc, #260]	; (8004c84 <HAL_RCC_ClockConfig+0x1f8>)
 8004b7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b80:	2202      	movs	r2, #2
 8004b82:	4013      	ands	r3, r2
 8004b84:	d108      	bne.n	8004b98 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e074      	b.n	8004c74 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b8a:	4b3e      	ldr	r3, [pc, #248]	; (8004c84 <HAL_RCC_ClockConfig+0x1f8>)
 8004b8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b8e:	2202      	movs	r2, #2
 8004b90:	4013      	ands	r3, r2
 8004b92:	d101      	bne.n	8004b98 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	e06d      	b.n	8004c74 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b98:	4b3a      	ldr	r3, [pc, #232]	; (8004c84 <HAL_RCC_ClockConfig+0x1f8>)
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	2207      	movs	r2, #7
 8004b9e:	4393      	bics	r3, r2
 8004ba0:	0019      	movs	r1, r3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	685a      	ldr	r2, [r3, #4]
 8004ba6:	4b37      	ldr	r3, [pc, #220]	; (8004c84 <HAL_RCC_ClockConfig+0x1f8>)
 8004ba8:	430a      	orrs	r2, r1
 8004baa:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bac:	f7fe ff02 	bl	80039b4 <HAL_GetTick>
 8004bb0:	0003      	movs	r3, r0
 8004bb2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bb4:	e009      	b.n	8004bca <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bb6:	f7fe fefd 	bl	80039b4 <HAL_GetTick>
 8004bba:	0002      	movs	r2, r0
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	1ad3      	subs	r3, r2, r3
 8004bc0:	4a2f      	ldr	r2, [pc, #188]	; (8004c80 <HAL_RCC_ClockConfig+0x1f4>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d901      	bls.n	8004bca <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	e054      	b.n	8004c74 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bca:	4b2e      	ldr	r3, [pc, #184]	; (8004c84 <HAL_RCC_ClockConfig+0x1f8>)
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	2238      	movs	r2, #56	; 0x38
 8004bd0:	401a      	ands	r2, r3
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	00db      	lsls	r3, r3, #3
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d1ec      	bne.n	8004bb6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004bdc:	4b27      	ldr	r3, [pc, #156]	; (8004c7c <HAL_RCC_ClockConfig+0x1f0>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	2207      	movs	r2, #7
 8004be2:	4013      	ands	r3, r2
 8004be4:	683a      	ldr	r2, [r7, #0]
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d21e      	bcs.n	8004c28 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bea:	4b24      	ldr	r3, [pc, #144]	; (8004c7c <HAL_RCC_ClockConfig+0x1f0>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	2207      	movs	r2, #7
 8004bf0:	4393      	bics	r3, r2
 8004bf2:	0019      	movs	r1, r3
 8004bf4:	4b21      	ldr	r3, [pc, #132]	; (8004c7c <HAL_RCC_ClockConfig+0x1f0>)
 8004bf6:	683a      	ldr	r2, [r7, #0]
 8004bf8:	430a      	orrs	r2, r1
 8004bfa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004bfc:	f7fe feda 	bl	80039b4 <HAL_GetTick>
 8004c00:	0003      	movs	r3, r0
 8004c02:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004c04:	e009      	b.n	8004c1a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c06:	f7fe fed5 	bl	80039b4 <HAL_GetTick>
 8004c0a:	0002      	movs	r2, r0
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	1ad3      	subs	r3, r2, r3
 8004c10:	4a1b      	ldr	r2, [pc, #108]	; (8004c80 <HAL_RCC_ClockConfig+0x1f4>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d901      	bls.n	8004c1a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004c16:	2303      	movs	r3, #3
 8004c18:	e02c      	b.n	8004c74 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004c1a:	4b18      	ldr	r3, [pc, #96]	; (8004c7c <HAL_RCC_ClockConfig+0x1f0>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	2207      	movs	r2, #7
 8004c20:	4013      	ands	r3, r2
 8004c22:	683a      	ldr	r2, [r7, #0]
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d1ee      	bne.n	8004c06 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	2204      	movs	r2, #4
 8004c2e:	4013      	ands	r3, r2
 8004c30:	d009      	beq.n	8004c46 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004c32:	4b14      	ldr	r3, [pc, #80]	; (8004c84 <HAL_RCC_ClockConfig+0x1f8>)
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	4a15      	ldr	r2, [pc, #84]	; (8004c8c <HAL_RCC_ClockConfig+0x200>)
 8004c38:	4013      	ands	r3, r2
 8004c3a:	0019      	movs	r1, r3
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	68da      	ldr	r2, [r3, #12]
 8004c40:	4b10      	ldr	r3, [pc, #64]	; (8004c84 <HAL_RCC_ClockConfig+0x1f8>)
 8004c42:	430a      	orrs	r2, r1
 8004c44:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004c46:	f000 f829 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 8004c4a:	0001      	movs	r1, r0
 8004c4c:	4b0d      	ldr	r3, [pc, #52]	; (8004c84 <HAL_RCC_ClockConfig+0x1f8>)
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	0a1b      	lsrs	r3, r3, #8
 8004c52:	220f      	movs	r2, #15
 8004c54:	401a      	ands	r2, r3
 8004c56:	4b0e      	ldr	r3, [pc, #56]	; (8004c90 <HAL_RCC_ClockConfig+0x204>)
 8004c58:	0092      	lsls	r2, r2, #2
 8004c5a:	58d3      	ldr	r3, [r2, r3]
 8004c5c:	221f      	movs	r2, #31
 8004c5e:	4013      	ands	r3, r2
 8004c60:	000a      	movs	r2, r1
 8004c62:	40da      	lsrs	r2, r3
 8004c64:	4b0b      	ldr	r3, [pc, #44]	; (8004c94 <HAL_RCC_ClockConfig+0x208>)
 8004c66:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004c68:	4b0b      	ldr	r3, [pc, #44]	; (8004c98 <HAL_RCC_ClockConfig+0x20c>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	0018      	movs	r0, r3
 8004c6e:	f7fe fe45 	bl	80038fc <HAL_InitTick>
 8004c72:	0003      	movs	r3, r0
}
 8004c74:	0018      	movs	r0, r3
 8004c76:	46bd      	mov	sp, r7
 8004c78:	b004      	add	sp, #16
 8004c7a:	bd80      	pop	{r7, pc}
 8004c7c:	40022000 	.word	0x40022000
 8004c80:	00001388 	.word	0x00001388
 8004c84:	40021000 	.word	0x40021000
 8004c88:	fffff0ff 	.word	0xfffff0ff
 8004c8c:	ffff8fff 	.word	0xffff8fff
 8004c90:	0800b444 	.word	0x0800b444
 8004c94:	20000400 	.word	0x20000400
 8004c98:	20000404 	.word	0x20000404

08004c9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b086      	sub	sp, #24
 8004ca0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004ca2:	4b3c      	ldr	r3, [pc, #240]	; (8004d94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	2238      	movs	r2, #56	; 0x38
 8004ca8:	4013      	ands	r3, r2
 8004caa:	d10f      	bne.n	8004ccc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004cac:	4b39      	ldr	r3, [pc, #228]	; (8004d94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	0adb      	lsrs	r3, r3, #11
 8004cb2:	2207      	movs	r2, #7
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	409a      	lsls	r2, r3
 8004cba:	0013      	movs	r3, r2
 8004cbc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004cbe:	6839      	ldr	r1, [r7, #0]
 8004cc0:	4835      	ldr	r0, [pc, #212]	; (8004d98 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004cc2:	f7fb fa3d 	bl	8000140 <__udivsi3>
 8004cc6:	0003      	movs	r3, r0
 8004cc8:	613b      	str	r3, [r7, #16]
 8004cca:	e05d      	b.n	8004d88 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ccc:	4b31      	ldr	r3, [pc, #196]	; (8004d94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	2238      	movs	r2, #56	; 0x38
 8004cd2:	4013      	ands	r3, r2
 8004cd4:	2b08      	cmp	r3, #8
 8004cd6:	d102      	bne.n	8004cde <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004cd8:	4b30      	ldr	r3, [pc, #192]	; (8004d9c <HAL_RCC_GetSysClockFreq+0x100>)
 8004cda:	613b      	str	r3, [r7, #16]
 8004cdc:	e054      	b.n	8004d88 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004cde:	4b2d      	ldr	r3, [pc, #180]	; (8004d94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	2238      	movs	r2, #56	; 0x38
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	2b10      	cmp	r3, #16
 8004ce8:	d138      	bne.n	8004d5c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004cea:	4b2a      	ldr	r3, [pc, #168]	; (8004d94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	2203      	movs	r2, #3
 8004cf0:	4013      	ands	r3, r2
 8004cf2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004cf4:	4b27      	ldr	r3, [pc, #156]	; (8004d94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004cf6:	68db      	ldr	r3, [r3, #12]
 8004cf8:	091b      	lsrs	r3, r3, #4
 8004cfa:	2207      	movs	r2, #7
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	3301      	adds	r3, #1
 8004d00:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2b03      	cmp	r3, #3
 8004d06:	d10d      	bne.n	8004d24 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004d08:	68b9      	ldr	r1, [r7, #8]
 8004d0a:	4824      	ldr	r0, [pc, #144]	; (8004d9c <HAL_RCC_GetSysClockFreq+0x100>)
 8004d0c:	f7fb fa18 	bl	8000140 <__udivsi3>
 8004d10:	0003      	movs	r3, r0
 8004d12:	0019      	movs	r1, r3
 8004d14:	4b1f      	ldr	r3, [pc, #124]	; (8004d94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	0a1b      	lsrs	r3, r3, #8
 8004d1a:	227f      	movs	r2, #127	; 0x7f
 8004d1c:	4013      	ands	r3, r2
 8004d1e:	434b      	muls	r3, r1
 8004d20:	617b      	str	r3, [r7, #20]
        break;
 8004d22:	e00d      	b.n	8004d40 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004d24:	68b9      	ldr	r1, [r7, #8]
 8004d26:	481c      	ldr	r0, [pc, #112]	; (8004d98 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004d28:	f7fb fa0a 	bl	8000140 <__udivsi3>
 8004d2c:	0003      	movs	r3, r0
 8004d2e:	0019      	movs	r1, r3
 8004d30:	4b18      	ldr	r3, [pc, #96]	; (8004d94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004d32:	68db      	ldr	r3, [r3, #12]
 8004d34:	0a1b      	lsrs	r3, r3, #8
 8004d36:	227f      	movs	r2, #127	; 0x7f
 8004d38:	4013      	ands	r3, r2
 8004d3a:	434b      	muls	r3, r1
 8004d3c:	617b      	str	r3, [r7, #20]
        break;
 8004d3e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004d40:	4b14      	ldr	r3, [pc, #80]	; (8004d94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	0f5b      	lsrs	r3, r3, #29
 8004d46:	2207      	movs	r2, #7
 8004d48:	4013      	ands	r3, r2
 8004d4a:	3301      	adds	r3, #1
 8004d4c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004d4e:	6879      	ldr	r1, [r7, #4]
 8004d50:	6978      	ldr	r0, [r7, #20]
 8004d52:	f7fb f9f5 	bl	8000140 <__udivsi3>
 8004d56:	0003      	movs	r3, r0
 8004d58:	613b      	str	r3, [r7, #16]
 8004d5a:	e015      	b.n	8004d88 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004d5c:	4b0d      	ldr	r3, [pc, #52]	; (8004d94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	2238      	movs	r2, #56	; 0x38
 8004d62:	4013      	ands	r3, r2
 8004d64:	2b20      	cmp	r3, #32
 8004d66:	d103      	bne.n	8004d70 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004d68:	2380      	movs	r3, #128	; 0x80
 8004d6a:	021b      	lsls	r3, r3, #8
 8004d6c:	613b      	str	r3, [r7, #16]
 8004d6e:	e00b      	b.n	8004d88 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004d70:	4b08      	ldr	r3, [pc, #32]	; (8004d94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	2238      	movs	r2, #56	; 0x38
 8004d76:	4013      	ands	r3, r2
 8004d78:	2b18      	cmp	r3, #24
 8004d7a:	d103      	bne.n	8004d84 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004d7c:	23fa      	movs	r3, #250	; 0xfa
 8004d7e:	01db      	lsls	r3, r3, #7
 8004d80:	613b      	str	r3, [r7, #16]
 8004d82:	e001      	b.n	8004d88 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004d84:	2300      	movs	r3, #0
 8004d86:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004d88:	693b      	ldr	r3, [r7, #16]
}
 8004d8a:	0018      	movs	r0, r3
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	b006      	add	sp, #24
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	46c0      	nop			; (mov r8, r8)
 8004d94:	40021000 	.word	0x40021000
 8004d98:	00f42400 	.word	0x00f42400
 8004d9c:	007a1200 	.word	0x007a1200

08004da0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004da4:	4b02      	ldr	r3, [pc, #8]	; (8004db0 <HAL_RCC_GetHCLKFreq+0x10>)
 8004da6:	681b      	ldr	r3, [r3, #0]
}
 8004da8:	0018      	movs	r0, r3
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	46c0      	nop			; (mov r8, r8)
 8004db0:	20000400 	.word	0x20000400

08004db4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004db4:	b5b0      	push	{r4, r5, r7, lr}
 8004db6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004db8:	f7ff fff2 	bl	8004da0 <HAL_RCC_GetHCLKFreq>
 8004dbc:	0004      	movs	r4, r0
 8004dbe:	f7ff faf9 	bl	80043b4 <LL_RCC_GetAPB1Prescaler>
 8004dc2:	0003      	movs	r3, r0
 8004dc4:	0b1a      	lsrs	r2, r3, #12
 8004dc6:	4b05      	ldr	r3, [pc, #20]	; (8004ddc <HAL_RCC_GetPCLK1Freq+0x28>)
 8004dc8:	0092      	lsls	r2, r2, #2
 8004dca:	58d3      	ldr	r3, [r2, r3]
 8004dcc:	221f      	movs	r2, #31
 8004dce:	4013      	ands	r3, r2
 8004dd0:	40dc      	lsrs	r4, r3
 8004dd2:	0023      	movs	r3, r4
}
 8004dd4:	0018      	movs	r0, r3
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bdb0      	pop	{r4, r5, r7, pc}
 8004dda:	46c0      	nop			; (mov r8, r8)
 8004ddc:	0800b484 	.word	0x0800b484

08004de0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b086      	sub	sp, #24
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004de8:	2313      	movs	r3, #19
 8004dea:	18fb      	adds	r3, r7, r3
 8004dec:	2200      	movs	r2, #0
 8004dee:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004df0:	2312      	movs	r3, #18
 8004df2:	18fb      	adds	r3, r7, r3
 8004df4:	2200      	movs	r2, #0
 8004df6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	2380      	movs	r3, #128	; 0x80
 8004dfe:	029b      	lsls	r3, r3, #10
 8004e00:	4013      	ands	r3, r2
 8004e02:	d100      	bne.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004e04:	e0ad      	b.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e06:	2011      	movs	r0, #17
 8004e08:	183b      	adds	r3, r7, r0
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e0e:	4b47      	ldr	r3, [pc, #284]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e10:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e12:	2380      	movs	r3, #128	; 0x80
 8004e14:	055b      	lsls	r3, r3, #21
 8004e16:	4013      	ands	r3, r2
 8004e18:	d110      	bne.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e1a:	4b44      	ldr	r3, [pc, #272]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e1c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e1e:	4b43      	ldr	r3, [pc, #268]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e20:	2180      	movs	r1, #128	; 0x80
 8004e22:	0549      	lsls	r1, r1, #21
 8004e24:	430a      	orrs	r2, r1
 8004e26:	63da      	str	r2, [r3, #60]	; 0x3c
 8004e28:	4b40      	ldr	r3, [pc, #256]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e2c:	2380      	movs	r3, #128	; 0x80
 8004e2e:	055b      	lsls	r3, r3, #21
 8004e30:	4013      	ands	r3, r2
 8004e32:	60bb      	str	r3, [r7, #8]
 8004e34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e36:	183b      	adds	r3, r7, r0
 8004e38:	2201      	movs	r2, #1
 8004e3a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e3c:	4b3c      	ldr	r3, [pc, #240]	; (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	4b3b      	ldr	r3, [pc, #236]	; (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004e42:	2180      	movs	r1, #128	; 0x80
 8004e44:	0049      	lsls	r1, r1, #1
 8004e46:	430a      	orrs	r2, r1
 8004e48:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e4a:	f7fe fdb3 	bl	80039b4 <HAL_GetTick>
 8004e4e:	0003      	movs	r3, r0
 8004e50:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004e52:	e00b      	b.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e54:	f7fe fdae 	bl	80039b4 <HAL_GetTick>
 8004e58:	0002      	movs	r2, r0
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	2b02      	cmp	r3, #2
 8004e60:	d904      	bls.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004e62:	2313      	movs	r3, #19
 8004e64:	18fb      	adds	r3, r7, r3
 8004e66:	2203      	movs	r2, #3
 8004e68:	701a      	strb	r2, [r3, #0]
        break;
 8004e6a:	e005      	b.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004e6c:	4b30      	ldr	r3, [pc, #192]	; (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	2380      	movs	r3, #128	; 0x80
 8004e72:	005b      	lsls	r3, r3, #1
 8004e74:	4013      	ands	r3, r2
 8004e76:	d0ed      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004e78:	2313      	movs	r3, #19
 8004e7a:	18fb      	adds	r3, r7, r3
 8004e7c:	781b      	ldrb	r3, [r3, #0]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d15e      	bne.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004e82:	4b2a      	ldr	r3, [pc, #168]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e84:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004e86:	23c0      	movs	r3, #192	; 0xc0
 8004e88:	009b      	lsls	r3, r3, #2
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d019      	beq.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e98:	697a      	ldr	r2, [r7, #20]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d014      	beq.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004e9e:	4b23      	ldr	r3, [pc, #140]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004ea0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ea2:	4a24      	ldr	r2, [pc, #144]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004ea8:	4b20      	ldr	r3, [pc, #128]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004eaa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004eac:	4b1f      	ldr	r3, [pc, #124]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004eae:	2180      	movs	r1, #128	; 0x80
 8004eb0:	0249      	lsls	r1, r1, #9
 8004eb2:	430a      	orrs	r2, r1
 8004eb4:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004eb6:	4b1d      	ldr	r3, [pc, #116]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004eb8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004eba:	4b1c      	ldr	r3, [pc, #112]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004ebc:	491e      	ldr	r1, [pc, #120]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8004ebe:	400a      	ands	r2, r1
 8004ec0:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004ec2:	4b1a      	ldr	r3, [pc, #104]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004ec4:	697a      	ldr	r2, [r7, #20]
 8004ec6:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	4013      	ands	r3, r2
 8004ece:	d016      	beq.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ed0:	f7fe fd70 	bl	80039b4 <HAL_GetTick>
 8004ed4:	0003      	movs	r3, r0
 8004ed6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ed8:	e00c      	b.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eda:	f7fe fd6b 	bl	80039b4 <HAL_GetTick>
 8004ede:	0002      	movs	r2, r0
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	1ad3      	subs	r3, r2, r3
 8004ee4:	4a15      	ldr	r2, [pc, #84]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d904      	bls.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004eea:	2313      	movs	r3, #19
 8004eec:	18fb      	adds	r3, r7, r3
 8004eee:	2203      	movs	r2, #3
 8004ef0:	701a      	strb	r2, [r3, #0]
            break;
 8004ef2:	e004      	b.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ef4:	4b0d      	ldr	r3, [pc, #52]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004ef6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ef8:	2202      	movs	r2, #2
 8004efa:	4013      	ands	r3, r2
 8004efc:	d0ed      	beq.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004efe:	2313      	movs	r3, #19
 8004f00:	18fb      	adds	r3, r7, r3
 8004f02:	781b      	ldrb	r3, [r3, #0]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d10a      	bne.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f08:	4b08      	ldr	r3, [pc, #32]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004f0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f0c:	4a09      	ldr	r2, [pc, #36]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8004f0e:	4013      	ands	r3, r2
 8004f10:	0019      	movs	r1, r3
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f16:	4b05      	ldr	r3, [pc, #20]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004f18:	430a      	orrs	r2, r1
 8004f1a:	65da      	str	r2, [r3, #92]	; 0x5c
 8004f1c:	e016      	b.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f1e:	2312      	movs	r3, #18
 8004f20:	18fb      	adds	r3, r7, r3
 8004f22:	2213      	movs	r2, #19
 8004f24:	18ba      	adds	r2, r7, r2
 8004f26:	7812      	ldrb	r2, [r2, #0]
 8004f28:	701a      	strb	r2, [r3, #0]
 8004f2a:	e00f      	b.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004f2c:	40021000 	.word	0x40021000
 8004f30:	40007000 	.word	0x40007000
 8004f34:	fffffcff 	.word	0xfffffcff
 8004f38:	fffeffff 	.word	0xfffeffff
 8004f3c:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f40:	2312      	movs	r3, #18
 8004f42:	18fb      	adds	r3, r7, r3
 8004f44:	2213      	movs	r2, #19
 8004f46:	18ba      	adds	r2, r7, r2
 8004f48:	7812      	ldrb	r2, [r2, #0]
 8004f4a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004f4c:	2311      	movs	r3, #17
 8004f4e:	18fb      	adds	r3, r7, r3
 8004f50:	781b      	ldrb	r3, [r3, #0]
 8004f52:	2b01      	cmp	r3, #1
 8004f54:	d105      	bne.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f56:	4bb6      	ldr	r3, [pc, #728]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f5a:	4bb5      	ldr	r3, [pc, #724]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f5c:	49b5      	ldr	r1, [pc, #724]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8004f5e:	400a      	ands	r2, r1
 8004f60:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	2201      	movs	r2, #1
 8004f68:	4013      	ands	r3, r2
 8004f6a:	d009      	beq.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004f6c:	4bb0      	ldr	r3, [pc, #704]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f70:	2203      	movs	r2, #3
 8004f72:	4393      	bics	r3, r2
 8004f74:	0019      	movs	r1, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	685a      	ldr	r2, [r3, #4]
 8004f7a:	4bad      	ldr	r3, [pc, #692]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f7c:	430a      	orrs	r2, r1
 8004f7e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	2202      	movs	r2, #2
 8004f86:	4013      	ands	r3, r2
 8004f88:	d009      	beq.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f8a:	4ba9      	ldr	r3, [pc, #676]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f8e:	220c      	movs	r2, #12
 8004f90:	4393      	bics	r3, r2
 8004f92:	0019      	movs	r1, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	689a      	ldr	r2, [r3, #8]
 8004f98:	4ba5      	ldr	r3, [pc, #660]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f9a:	430a      	orrs	r2, r1
 8004f9c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	2204      	movs	r2, #4
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	d009      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004fa8:	4ba1      	ldr	r3, [pc, #644]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004faa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fac:	2230      	movs	r2, #48	; 0x30
 8004fae:	4393      	bics	r3, r2
 8004fb0:	0019      	movs	r1, r3
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	68da      	ldr	r2, [r3, #12]
 8004fb6:	4b9e      	ldr	r3, [pc, #632]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fb8:	430a      	orrs	r2, r1
 8004fba:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	2210      	movs	r2, #16
 8004fc2:	4013      	ands	r3, r2
 8004fc4:	d009      	beq.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004fc6:	4b9a      	ldr	r3, [pc, #616]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fca:	4a9b      	ldr	r2, [pc, #620]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8004fcc:	4013      	ands	r3, r2
 8004fce:	0019      	movs	r1, r3
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	691a      	ldr	r2, [r3, #16]
 8004fd4:	4b96      	ldr	r3, [pc, #600]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fd6:	430a      	orrs	r2, r1
 8004fd8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681a      	ldr	r2, [r3, #0]
 8004fde:	2380      	movs	r3, #128	; 0x80
 8004fe0:	015b      	lsls	r3, r3, #5
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	d009      	beq.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8004fe6:	4b92      	ldr	r3, [pc, #584]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fea:	4a94      	ldr	r2, [pc, #592]	; (800523c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004fec:	4013      	ands	r3, r2
 8004fee:	0019      	movs	r1, r3
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	695a      	ldr	r2, [r3, #20]
 8004ff4:	4b8e      	ldr	r3, [pc, #568]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ff6:	430a      	orrs	r2, r1
 8004ff8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	2380      	movs	r3, #128	; 0x80
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	4013      	ands	r3, r2
 8005004:	d009      	beq.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005006:	4b8a      	ldr	r3, [pc, #552]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005008:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800500a:	4a8d      	ldr	r2, [pc, #564]	; (8005240 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 800500c:	4013      	ands	r3, r2
 800500e:	0019      	movs	r1, r3
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005014:	4b86      	ldr	r3, [pc, #536]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005016:	430a      	orrs	r2, r1
 8005018:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	2380      	movs	r3, #128	; 0x80
 8005020:	00db      	lsls	r3, r3, #3
 8005022:	4013      	ands	r3, r2
 8005024:	d009      	beq.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005026:	4b82      	ldr	r3, [pc, #520]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005028:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800502a:	4a86      	ldr	r2, [pc, #536]	; (8005244 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 800502c:	4013      	ands	r3, r2
 800502e:	0019      	movs	r1, r3
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005034:	4b7e      	ldr	r3, [pc, #504]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005036:	430a      	orrs	r2, r1
 8005038:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	2220      	movs	r2, #32
 8005040:	4013      	ands	r3, r2
 8005042:	d009      	beq.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005044:	4b7a      	ldr	r3, [pc, #488]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005046:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005048:	4a7f      	ldr	r2, [pc, #508]	; (8005248 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800504a:	4013      	ands	r3, r2
 800504c:	0019      	movs	r1, r3
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	699a      	ldr	r2, [r3, #24]
 8005052:	4b77      	ldr	r3, [pc, #476]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005054:	430a      	orrs	r2, r1
 8005056:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	2240      	movs	r2, #64	; 0x40
 800505e:	4013      	ands	r3, r2
 8005060:	d009      	beq.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005062:	4b73      	ldr	r3, [pc, #460]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005064:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005066:	4a79      	ldr	r2, [pc, #484]	; (800524c <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8005068:	4013      	ands	r3, r2
 800506a:	0019      	movs	r1, r3
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	69da      	ldr	r2, [r3, #28]
 8005070:	4b6f      	ldr	r3, [pc, #444]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005072:	430a      	orrs	r2, r1
 8005074:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	2380      	movs	r3, #128	; 0x80
 800507c:	01db      	lsls	r3, r3, #7
 800507e:	4013      	ands	r3, r2
 8005080:	d015      	beq.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005082:	4b6b      	ldr	r3, [pc, #428]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005084:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	0899      	lsrs	r1, r3, #2
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800508e:	4b68      	ldr	r3, [pc, #416]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005090:	430a      	orrs	r2, r1
 8005092:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005098:	2380      	movs	r3, #128	; 0x80
 800509a:	05db      	lsls	r3, r3, #23
 800509c:	429a      	cmp	r2, r3
 800509e:	d106      	bne.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80050a0:	4b63      	ldr	r3, [pc, #396]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050a2:	68da      	ldr	r2, [r3, #12]
 80050a4:	4b62      	ldr	r3, [pc, #392]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050a6:	2180      	movs	r1, #128	; 0x80
 80050a8:	0249      	lsls	r1, r1, #9
 80050aa:	430a      	orrs	r2, r1
 80050ac:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	2380      	movs	r3, #128	; 0x80
 80050b4:	031b      	lsls	r3, r3, #12
 80050b6:	4013      	ands	r3, r2
 80050b8:	d009      	beq.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80050ba:	4b5d      	ldr	r3, [pc, #372]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050be:	2240      	movs	r2, #64	; 0x40
 80050c0:	4393      	bics	r3, r2
 80050c2:	0019      	movs	r1, r3
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80050c8:	4b59      	ldr	r3, [pc, #356]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050ca:	430a      	orrs	r2, r1
 80050cc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	2380      	movs	r3, #128	; 0x80
 80050d4:	039b      	lsls	r3, r3, #14
 80050d6:	4013      	ands	r3, r2
 80050d8:	d016      	beq.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80050da:	4b55      	ldr	r3, [pc, #340]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050de:	4a5c      	ldr	r2, [pc, #368]	; (8005250 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80050e0:	4013      	ands	r3, r2
 80050e2:	0019      	movs	r1, r3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050e8:	4b51      	ldr	r3, [pc, #324]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050ea:	430a      	orrs	r2, r1
 80050ec:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050f2:	2380      	movs	r3, #128	; 0x80
 80050f4:	03db      	lsls	r3, r3, #15
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d106      	bne.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80050fa:	4b4d      	ldr	r3, [pc, #308]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050fc:	68da      	ldr	r2, [r3, #12]
 80050fe:	4b4c      	ldr	r3, [pc, #304]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005100:	2180      	movs	r1, #128	; 0x80
 8005102:	0449      	lsls	r1, r1, #17
 8005104:	430a      	orrs	r2, r1
 8005106:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	2380      	movs	r3, #128	; 0x80
 800510e:	03db      	lsls	r3, r3, #15
 8005110:	4013      	ands	r3, r2
 8005112:	d016      	beq.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005114:	4b46      	ldr	r3, [pc, #280]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005116:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005118:	4a4e      	ldr	r2, [pc, #312]	; (8005254 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800511a:	4013      	ands	r3, r2
 800511c:	0019      	movs	r1, r3
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005122:	4b43      	ldr	r3, [pc, #268]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005124:	430a      	orrs	r2, r1
 8005126:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800512c:	2380      	movs	r3, #128	; 0x80
 800512e:	045b      	lsls	r3, r3, #17
 8005130:	429a      	cmp	r2, r3
 8005132:	d106      	bne.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005134:	4b3e      	ldr	r3, [pc, #248]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005136:	68da      	ldr	r2, [r3, #12]
 8005138:	4b3d      	ldr	r3, [pc, #244]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800513a:	2180      	movs	r1, #128	; 0x80
 800513c:	0449      	lsls	r1, r1, #17
 800513e:	430a      	orrs	r2, r1
 8005140:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	2380      	movs	r3, #128	; 0x80
 8005148:	011b      	lsls	r3, r3, #4
 800514a:	4013      	ands	r3, r2
 800514c:	d014      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800514e:	4b38      	ldr	r3, [pc, #224]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005150:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005152:	2203      	movs	r2, #3
 8005154:	4393      	bics	r3, r2
 8005156:	0019      	movs	r1, r3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6a1a      	ldr	r2, [r3, #32]
 800515c:	4b34      	ldr	r3, [pc, #208]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800515e:	430a      	orrs	r2, r1
 8005160:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6a1b      	ldr	r3, [r3, #32]
 8005166:	2b01      	cmp	r3, #1
 8005168:	d106      	bne.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800516a:	4b31      	ldr	r3, [pc, #196]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800516c:	68da      	ldr	r2, [r3, #12]
 800516e:	4b30      	ldr	r3, [pc, #192]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005170:	2180      	movs	r1, #128	; 0x80
 8005172:	0249      	lsls	r1, r1, #9
 8005174:	430a      	orrs	r2, r1
 8005176:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	2380      	movs	r3, #128	; 0x80
 800517e:	019b      	lsls	r3, r3, #6
 8005180:	4013      	ands	r3, r2
 8005182:	d014      	beq.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8005184:	4b2a      	ldr	r3, [pc, #168]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005186:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005188:	220c      	movs	r2, #12
 800518a:	4393      	bics	r3, r2
 800518c:	0019      	movs	r1, r3
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005192:	4b27      	ldr	r3, [pc, #156]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005194:	430a      	orrs	r2, r1
 8005196:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800519c:	2b04      	cmp	r3, #4
 800519e:	d106      	bne.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80051a0:	4b23      	ldr	r3, [pc, #140]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80051a2:	68da      	ldr	r2, [r3, #12]
 80051a4:	4b22      	ldr	r3, [pc, #136]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80051a6:	2180      	movs	r1, #128	; 0x80
 80051a8:	0249      	lsls	r1, r1, #9
 80051aa:	430a      	orrs	r2, r1
 80051ac:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	2380      	movs	r3, #128	; 0x80
 80051b4:	045b      	lsls	r3, r3, #17
 80051b6:	4013      	ands	r3, r2
 80051b8:	d016      	beq.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80051ba:	4b1d      	ldr	r3, [pc, #116]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80051bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051be:	4a22      	ldr	r2, [pc, #136]	; (8005248 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80051c0:	4013      	ands	r3, r2
 80051c2:	0019      	movs	r1, r3
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051c8:	4b19      	ldr	r3, [pc, #100]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80051ca:	430a      	orrs	r2, r1
 80051cc:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051d2:	2380      	movs	r3, #128	; 0x80
 80051d4:	019b      	lsls	r3, r3, #6
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d106      	bne.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80051da:	4b15      	ldr	r3, [pc, #84]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80051dc:	68da      	ldr	r2, [r3, #12]
 80051de:	4b14      	ldr	r3, [pc, #80]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80051e0:	2180      	movs	r1, #128	; 0x80
 80051e2:	0449      	lsls	r1, r1, #17
 80051e4:	430a      	orrs	r2, r1
 80051e6:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	2380      	movs	r3, #128	; 0x80
 80051ee:	049b      	lsls	r3, r3, #18
 80051f0:	4013      	ands	r3, r2
 80051f2:	d016      	beq.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80051f4:	4b0e      	ldr	r3, [pc, #56]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80051f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051f8:	4a10      	ldr	r2, [pc, #64]	; (800523c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80051fa:	4013      	ands	r3, r2
 80051fc:	0019      	movs	r1, r3
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005202:	4b0b      	ldr	r3, [pc, #44]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005204:	430a      	orrs	r2, r1
 8005206:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800520c:	2380      	movs	r3, #128	; 0x80
 800520e:	005b      	lsls	r3, r3, #1
 8005210:	429a      	cmp	r2, r3
 8005212:	d106      	bne.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005214:	4b06      	ldr	r3, [pc, #24]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005216:	68da      	ldr	r2, [r3, #12]
 8005218:	4b05      	ldr	r3, [pc, #20]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800521a:	2180      	movs	r1, #128	; 0x80
 800521c:	0449      	lsls	r1, r1, #17
 800521e:	430a      	orrs	r2, r1
 8005220:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005222:	2312      	movs	r3, #18
 8005224:	18fb      	adds	r3, r7, r3
 8005226:	781b      	ldrb	r3, [r3, #0]
}
 8005228:	0018      	movs	r0, r3
 800522a:	46bd      	mov	sp, r7
 800522c:	b006      	add	sp, #24
 800522e:	bd80      	pop	{r7, pc}
 8005230:	40021000 	.word	0x40021000
 8005234:	efffffff 	.word	0xefffffff
 8005238:	fffff3ff 	.word	0xfffff3ff
 800523c:	fffffcff 	.word	0xfffffcff
 8005240:	fff3ffff 	.word	0xfff3ffff
 8005244:	ffcfffff 	.word	0xffcfffff
 8005248:	ffffcfff 	.word	0xffffcfff
 800524c:	ffff3fff 	.word	0xffff3fff
 8005250:	ffbfffff 	.word	0xffbfffff
 8005254:	feffffff 	.word	0xfeffffff

08005258 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b082      	sub	sp, #8
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d101      	bne.n	800526a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e04a      	b.n	8005300 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	223d      	movs	r2, #61	; 0x3d
 800526e:	5c9b      	ldrb	r3, [r3, r2]
 8005270:	b2db      	uxtb	r3, r3
 8005272:	2b00      	cmp	r3, #0
 8005274:	d107      	bne.n	8005286 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	223c      	movs	r2, #60	; 0x3c
 800527a:	2100      	movs	r1, #0
 800527c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	0018      	movs	r0, r3
 8005282:	f7fe f965 	bl	8003550 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	223d      	movs	r2, #61	; 0x3d
 800528a:	2102      	movs	r1, #2
 800528c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	3304      	adds	r3, #4
 8005296:	0019      	movs	r1, r3
 8005298:	0010      	movs	r0, r2
 800529a:	f000 faed 	bl	8005878 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2248      	movs	r2, #72	; 0x48
 80052a2:	2101      	movs	r1, #1
 80052a4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	223e      	movs	r2, #62	; 0x3e
 80052aa:	2101      	movs	r1, #1
 80052ac:	5499      	strb	r1, [r3, r2]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	223f      	movs	r2, #63	; 0x3f
 80052b2:	2101      	movs	r1, #1
 80052b4:	5499      	strb	r1, [r3, r2]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2240      	movs	r2, #64	; 0x40
 80052ba:	2101      	movs	r1, #1
 80052bc:	5499      	strb	r1, [r3, r2]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2241      	movs	r2, #65	; 0x41
 80052c2:	2101      	movs	r1, #1
 80052c4:	5499      	strb	r1, [r3, r2]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2242      	movs	r2, #66	; 0x42
 80052ca:	2101      	movs	r1, #1
 80052cc:	5499      	strb	r1, [r3, r2]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2243      	movs	r2, #67	; 0x43
 80052d2:	2101      	movs	r1, #1
 80052d4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2244      	movs	r2, #68	; 0x44
 80052da:	2101      	movs	r1, #1
 80052dc:	5499      	strb	r1, [r3, r2]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2245      	movs	r2, #69	; 0x45
 80052e2:	2101      	movs	r1, #1
 80052e4:	5499      	strb	r1, [r3, r2]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2246      	movs	r2, #70	; 0x46
 80052ea:	2101      	movs	r1, #1
 80052ec:	5499      	strb	r1, [r3, r2]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2247      	movs	r2, #71	; 0x47
 80052f2:	2101      	movs	r1, #1
 80052f4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	223d      	movs	r2, #61	; 0x3d
 80052fa:	2101      	movs	r1, #1
 80052fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80052fe:	2300      	movs	r3, #0
}
 8005300:	0018      	movs	r0, r3
 8005302:	46bd      	mov	sp, r7
 8005304:	b002      	add	sp, #8
 8005306:	bd80      	pop	{r7, pc}

08005308 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b084      	sub	sp, #16
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	223d      	movs	r2, #61	; 0x3d
 8005314:	5c9b      	ldrb	r3, [r3, r2]
 8005316:	b2db      	uxtb	r3, r3
 8005318:	2b01      	cmp	r3, #1
 800531a:	d001      	beq.n	8005320 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	e047      	b.n	80053b0 <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	223d      	movs	r2, #61	; 0x3d
 8005324:	2102      	movs	r1, #2
 8005326:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	68da      	ldr	r2, [r3, #12]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	2101      	movs	r1, #1
 8005334:	430a      	orrs	r2, r1
 8005336:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a1e      	ldr	r2, [pc, #120]	; (80053b8 <HAL_TIM_Base_Start_IT+0xb0>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d014      	beq.n	800536c <HAL_TIM_Base_Start_IT+0x64>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	2380      	movs	r3, #128	; 0x80
 8005348:	05db      	lsls	r3, r3, #23
 800534a:	429a      	cmp	r2, r3
 800534c:	d00e      	beq.n	800536c <HAL_TIM_Base_Start_IT+0x64>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a1a      	ldr	r2, [pc, #104]	; (80053bc <HAL_TIM_Base_Start_IT+0xb4>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d009      	beq.n	800536c <HAL_TIM_Base_Start_IT+0x64>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a18      	ldr	r2, [pc, #96]	; (80053c0 <HAL_TIM_Base_Start_IT+0xb8>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d004      	beq.n	800536c <HAL_TIM_Base_Start_IT+0x64>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a17      	ldr	r2, [pc, #92]	; (80053c4 <HAL_TIM_Base_Start_IT+0xbc>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d116      	bne.n	800539a <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	4a15      	ldr	r2, [pc, #84]	; (80053c8 <HAL_TIM_Base_Start_IT+0xc0>)
 8005374:	4013      	ands	r3, r2
 8005376:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2b06      	cmp	r3, #6
 800537c:	d016      	beq.n	80053ac <HAL_TIM_Base_Start_IT+0xa4>
 800537e:	68fa      	ldr	r2, [r7, #12]
 8005380:	2380      	movs	r3, #128	; 0x80
 8005382:	025b      	lsls	r3, r3, #9
 8005384:	429a      	cmp	r2, r3
 8005386:	d011      	beq.n	80053ac <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2101      	movs	r1, #1
 8005394:	430a      	orrs	r2, r1
 8005396:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005398:	e008      	b.n	80053ac <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	2101      	movs	r1, #1
 80053a6:	430a      	orrs	r2, r1
 80053a8:	601a      	str	r2, [r3, #0]
 80053aa:	e000      	b.n	80053ae <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053ac:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80053ae:	2300      	movs	r3, #0
}
 80053b0:	0018      	movs	r0, r3
 80053b2:	46bd      	mov	sp, r7
 80053b4:	b004      	add	sp, #16
 80053b6:	bd80      	pop	{r7, pc}
 80053b8:	40012c00 	.word	0x40012c00
 80053bc:	40000400 	.word	0x40000400
 80053c0:	40000800 	.word	0x40000800
 80053c4:	40014000 	.word	0x40014000
 80053c8:	00010007 	.word	0x00010007

080053cc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b082      	sub	sp, #8
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	68da      	ldr	r2, [r3, #12]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	2101      	movs	r1, #1
 80053e0:	438a      	bics	r2, r1
 80053e2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	6a1b      	ldr	r3, [r3, #32]
 80053ea:	4a0d      	ldr	r2, [pc, #52]	; (8005420 <HAL_TIM_Base_Stop_IT+0x54>)
 80053ec:	4013      	ands	r3, r2
 80053ee:	d10d      	bne.n	800540c <HAL_TIM_Base_Stop_IT+0x40>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	6a1b      	ldr	r3, [r3, #32]
 80053f6:	4a0b      	ldr	r2, [pc, #44]	; (8005424 <HAL_TIM_Base_Stop_IT+0x58>)
 80053f8:	4013      	ands	r3, r2
 80053fa:	d107      	bne.n	800540c <HAL_TIM_Base_Stop_IT+0x40>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	2101      	movs	r1, #1
 8005408:	438a      	bics	r2, r1
 800540a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	223d      	movs	r2, #61	; 0x3d
 8005410:	2101      	movs	r1, #1
 8005412:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005414:	2300      	movs	r3, #0
}
 8005416:	0018      	movs	r0, r3
 8005418:	46bd      	mov	sp, r7
 800541a:	b002      	add	sp, #8
 800541c:	bd80      	pop	{r7, pc}
 800541e:	46c0      	nop			; (mov r8, r8)
 8005420:	00001111 	.word	0x00001111
 8005424:	00000444 	.word	0x00000444

08005428 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b082      	sub	sp, #8
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	691b      	ldr	r3, [r3, #16]
 8005436:	2202      	movs	r2, #2
 8005438:	4013      	ands	r3, r2
 800543a:	2b02      	cmp	r3, #2
 800543c:	d124      	bne.n	8005488 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	68db      	ldr	r3, [r3, #12]
 8005444:	2202      	movs	r2, #2
 8005446:	4013      	ands	r3, r2
 8005448:	2b02      	cmp	r3, #2
 800544a:	d11d      	bne.n	8005488 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2203      	movs	r2, #3
 8005452:	4252      	negs	r2, r2
 8005454:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2201      	movs	r2, #1
 800545a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	699b      	ldr	r3, [r3, #24]
 8005462:	2203      	movs	r2, #3
 8005464:	4013      	ands	r3, r2
 8005466:	d004      	beq.n	8005472 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	0018      	movs	r0, r3
 800546c:	f000 f9ec 	bl	8005848 <HAL_TIM_IC_CaptureCallback>
 8005470:	e007      	b.n	8005482 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	0018      	movs	r0, r3
 8005476:	f000 f9df 	bl	8005838 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	0018      	movs	r0, r3
 800547e:	f000 f9eb 	bl	8005858 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	691b      	ldr	r3, [r3, #16]
 800548e:	2204      	movs	r2, #4
 8005490:	4013      	ands	r3, r2
 8005492:	2b04      	cmp	r3, #4
 8005494:	d125      	bne.n	80054e2 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	68db      	ldr	r3, [r3, #12]
 800549c:	2204      	movs	r2, #4
 800549e:	4013      	ands	r3, r2
 80054a0:	2b04      	cmp	r3, #4
 80054a2:	d11e      	bne.n	80054e2 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	2205      	movs	r2, #5
 80054aa:	4252      	negs	r2, r2
 80054ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2202      	movs	r2, #2
 80054b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	699a      	ldr	r2, [r3, #24]
 80054ba:	23c0      	movs	r3, #192	; 0xc0
 80054bc:	009b      	lsls	r3, r3, #2
 80054be:	4013      	ands	r3, r2
 80054c0:	d004      	beq.n	80054cc <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	0018      	movs	r0, r3
 80054c6:	f000 f9bf 	bl	8005848 <HAL_TIM_IC_CaptureCallback>
 80054ca:	e007      	b.n	80054dc <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	0018      	movs	r0, r3
 80054d0:	f000 f9b2 	bl	8005838 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	0018      	movs	r0, r3
 80054d8:	f000 f9be 	bl	8005858 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2200      	movs	r2, #0
 80054e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	691b      	ldr	r3, [r3, #16]
 80054e8:	2208      	movs	r2, #8
 80054ea:	4013      	ands	r3, r2
 80054ec:	2b08      	cmp	r3, #8
 80054ee:	d124      	bne.n	800553a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	68db      	ldr	r3, [r3, #12]
 80054f6:	2208      	movs	r2, #8
 80054f8:	4013      	ands	r3, r2
 80054fa:	2b08      	cmp	r3, #8
 80054fc:	d11d      	bne.n	800553a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	2209      	movs	r2, #9
 8005504:	4252      	negs	r2, r2
 8005506:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2204      	movs	r2, #4
 800550c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	69db      	ldr	r3, [r3, #28]
 8005514:	2203      	movs	r2, #3
 8005516:	4013      	ands	r3, r2
 8005518:	d004      	beq.n	8005524 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	0018      	movs	r0, r3
 800551e:	f000 f993 	bl	8005848 <HAL_TIM_IC_CaptureCallback>
 8005522:	e007      	b.n	8005534 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	0018      	movs	r0, r3
 8005528:	f000 f986 	bl	8005838 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	0018      	movs	r0, r3
 8005530:	f000 f992 	bl	8005858 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2200      	movs	r2, #0
 8005538:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	691b      	ldr	r3, [r3, #16]
 8005540:	2210      	movs	r2, #16
 8005542:	4013      	ands	r3, r2
 8005544:	2b10      	cmp	r3, #16
 8005546:	d125      	bne.n	8005594 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	2210      	movs	r2, #16
 8005550:	4013      	ands	r3, r2
 8005552:	2b10      	cmp	r3, #16
 8005554:	d11e      	bne.n	8005594 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	2211      	movs	r2, #17
 800555c:	4252      	negs	r2, r2
 800555e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2208      	movs	r2, #8
 8005564:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	69da      	ldr	r2, [r3, #28]
 800556c:	23c0      	movs	r3, #192	; 0xc0
 800556e:	009b      	lsls	r3, r3, #2
 8005570:	4013      	ands	r3, r2
 8005572:	d004      	beq.n	800557e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	0018      	movs	r0, r3
 8005578:	f000 f966 	bl	8005848 <HAL_TIM_IC_CaptureCallback>
 800557c:	e007      	b.n	800558e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	0018      	movs	r0, r3
 8005582:	f000 f959 	bl	8005838 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	0018      	movs	r0, r3
 800558a:	f000 f965 	bl	8005858 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2200      	movs	r2, #0
 8005592:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	691b      	ldr	r3, [r3, #16]
 800559a:	2201      	movs	r2, #1
 800559c:	4013      	ands	r3, r2
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d10f      	bne.n	80055c2 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	2201      	movs	r2, #1
 80055aa:	4013      	ands	r3, r2
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d108      	bne.n	80055c2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	2202      	movs	r2, #2
 80055b6:	4252      	negs	r2, r2
 80055b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	0018      	movs	r0, r3
 80055be:	f7fd fe01 	bl	80031c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	691b      	ldr	r3, [r3, #16]
 80055c8:	2280      	movs	r2, #128	; 0x80
 80055ca:	4013      	ands	r3, r2
 80055cc:	2b80      	cmp	r3, #128	; 0x80
 80055ce:	d10f      	bne.n	80055f0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	2280      	movs	r2, #128	; 0x80
 80055d8:	4013      	ands	r3, r2
 80055da:	2b80      	cmp	r3, #128	; 0x80
 80055dc:	d108      	bne.n	80055f0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	2281      	movs	r2, #129	; 0x81
 80055e4:	4252      	negs	r2, r2
 80055e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	0018      	movs	r0, r3
 80055ec:	f000 fae8 	bl	8005bc0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	691a      	ldr	r2, [r3, #16]
 80055f6:	2380      	movs	r3, #128	; 0x80
 80055f8:	005b      	lsls	r3, r3, #1
 80055fa:	401a      	ands	r2, r3
 80055fc:	2380      	movs	r3, #128	; 0x80
 80055fe:	005b      	lsls	r3, r3, #1
 8005600:	429a      	cmp	r2, r3
 8005602:	d10e      	bne.n	8005622 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	68db      	ldr	r3, [r3, #12]
 800560a:	2280      	movs	r2, #128	; 0x80
 800560c:	4013      	ands	r3, r2
 800560e:	2b80      	cmp	r3, #128	; 0x80
 8005610:	d107      	bne.n	8005622 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a1c      	ldr	r2, [pc, #112]	; (8005688 <HAL_TIM_IRQHandler+0x260>)
 8005618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	0018      	movs	r0, r3
 800561e:	f000 fad7 	bl	8005bd0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	691b      	ldr	r3, [r3, #16]
 8005628:	2240      	movs	r2, #64	; 0x40
 800562a:	4013      	ands	r3, r2
 800562c:	2b40      	cmp	r3, #64	; 0x40
 800562e:	d10f      	bne.n	8005650 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	68db      	ldr	r3, [r3, #12]
 8005636:	2240      	movs	r2, #64	; 0x40
 8005638:	4013      	ands	r3, r2
 800563a:	2b40      	cmp	r3, #64	; 0x40
 800563c:	d108      	bne.n	8005650 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	2241      	movs	r2, #65	; 0x41
 8005644:	4252      	negs	r2, r2
 8005646:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	0018      	movs	r0, r3
 800564c:	f000 f90c 	bl	8005868 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	691b      	ldr	r3, [r3, #16]
 8005656:	2220      	movs	r2, #32
 8005658:	4013      	ands	r3, r2
 800565a:	2b20      	cmp	r3, #32
 800565c:	d10f      	bne.n	800567e <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	68db      	ldr	r3, [r3, #12]
 8005664:	2220      	movs	r2, #32
 8005666:	4013      	ands	r3, r2
 8005668:	2b20      	cmp	r3, #32
 800566a:	d108      	bne.n	800567e <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	2221      	movs	r2, #33	; 0x21
 8005672:	4252      	negs	r2, r2
 8005674:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	0018      	movs	r0, r3
 800567a:	f000 fa99 	bl	8005bb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800567e:	46c0      	nop			; (mov r8, r8)
 8005680:	46bd      	mov	sp, r7
 8005682:	b002      	add	sp, #8
 8005684:	bd80      	pop	{r7, pc}
 8005686:	46c0      	nop			; (mov r8, r8)
 8005688:	fffffeff 	.word	0xfffffeff

0800568c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b084      	sub	sp, #16
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
 8005694:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005696:	230f      	movs	r3, #15
 8005698:	18fb      	adds	r3, r7, r3
 800569a:	2200      	movs	r2, #0
 800569c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	223c      	movs	r2, #60	; 0x3c
 80056a2:	5c9b      	ldrb	r3, [r3, r2]
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d101      	bne.n	80056ac <HAL_TIM_ConfigClockSource+0x20>
 80056a8:	2302      	movs	r3, #2
 80056aa:	e0bc      	b.n	8005826 <HAL_TIM_ConfigClockSource+0x19a>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	223c      	movs	r2, #60	; 0x3c
 80056b0:	2101      	movs	r1, #1
 80056b2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	223d      	movs	r2, #61	; 0x3d
 80056b8:	2102      	movs	r1, #2
 80056ba:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	4a5a      	ldr	r2, [pc, #360]	; (8005830 <HAL_TIM_ConfigClockSource+0x1a4>)
 80056c8:	4013      	ands	r3, r2
 80056ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	4a59      	ldr	r2, [pc, #356]	; (8005834 <HAL_TIM_ConfigClockSource+0x1a8>)
 80056d0:	4013      	ands	r3, r2
 80056d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	68ba      	ldr	r2, [r7, #8]
 80056da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2280      	movs	r2, #128	; 0x80
 80056e2:	0192      	lsls	r2, r2, #6
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d040      	beq.n	800576a <HAL_TIM_ConfigClockSource+0xde>
 80056e8:	2280      	movs	r2, #128	; 0x80
 80056ea:	0192      	lsls	r2, r2, #6
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d900      	bls.n	80056f2 <HAL_TIM_ConfigClockSource+0x66>
 80056f0:	e088      	b.n	8005804 <HAL_TIM_ConfigClockSource+0x178>
 80056f2:	2280      	movs	r2, #128	; 0x80
 80056f4:	0152      	lsls	r2, r2, #5
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d100      	bne.n	80056fc <HAL_TIM_ConfigClockSource+0x70>
 80056fa:	e088      	b.n	800580e <HAL_TIM_ConfigClockSource+0x182>
 80056fc:	2280      	movs	r2, #128	; 0x80
 80056fe:	0152      	lsls	r2, r2, #5
 8005700:	4293      	cmp	r3, r2
 8005702:	d900      	bls.n	8005706 <HAL_TIM_ConfigClockSource+0x7a>
 8005704:	e07e      	b.n	8005804 <HAL_TIM_ConfigClockSource+0x178>
 8005706:	2b70      	cmp	r3, #112	; 0x70
 8005708:	d018      	beq.n	800573c <HAL_TIM_ConfigClockSource+0xb0>
 800570a:	d900      	bls.n	800570e <HAL_TIM_ConfigClockSource+0x82>
 800570c:	e07a      	b.n	8005804 <HAL_TIM_ConfigClockSource+0x178>
 800570e:	2b60      	cmp	r3, #96	; 0x60
 8005710:	d04f      	beq.n	80057b2 <HAL_TIM_ConfigClockSource+0x126>
 8005712:	d900      	bls.n	8005716 <HAL_TIM_ConfigClockSource+0x8a>
 8005714:	e076      	b.n	8005804 <HAL_TIM_ConfigClockSource+0x178>
 8005716:	2b50      	cmp	r3, #80	; 0x50
 8005718:	d03b      	beq.n	8005792 <HAL_TIM_ConfigClockSource+0x106>
 800571a:	d900      	bls.n	800571e <HAL_TIM_ConfigClockSource+0x92>
 800571c:	e072      	b.n	8005804 <HAL_TIM_ConfigClockSource+0x178>
 800571e:	2b40      	cmp	r3, #64	; 0x40
 8005720:	d057      	beq.n	80057d2 <HAL_TIM_ConfigClockSource+0x146>
 8005722:	d900      	bls.n	8005726 <HAL_TIM_ConfigClockSource+0x9a>
 8005724:	e06e      	b.n	8005804 <HAL_TIM_ConfigClockSource+0x178>
 8005726:	2b30      	cmp	r3, #48	; 0x30
 8005728:	d063      	beq.n	80057f2 <HAL_TIM_ConfigClockSource+0x166>
 800572a:	d86b      	bhi.n	8005804 <HAL_TIM_ConfigClockSource+0x178>
 800572c:	2b20      	cmp	r3, #32
 800572e:	d060      	beq.n	80057f2 <HAL_TIM_ConfigClockSource+0x166>
 8005730:	d868      	bhi.n	8005804 <HAL_TIM_ConfigClockSource+0x178>
 8005732:	2b00      	cmp	r3, #0
 8005734:	d05d      	beq.n	80057f2 <HAL_TIM_ConfigClockSource+0x166>
 8005736:	2b10      	cmp	r3, #16
 8005738:	d05b      	beq.n	80057f2 <HAL_TIM_ConfigClockSource+0x166>
 800573a:	e063      	b.n	8005804 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6818      	ldr	r0, [r3, #0]
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	6899      	ldr	r1, [r3, #8]
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	685a      	ldr	r2, [r3, #4]
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	68db      	ldr	r3, [r3, #12]
 800574c:	f000 f99a 	bl	8005a84 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	2277      	movs	r2, #119	; 0x77
 800575c:	4313      	orrs	r3, r2
 800575e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	68ba      	ldr	r2, [r7, #8]
 8005766:	609a      	str	r2, [r3, #8]
      break;
 8005768:	e052      	b.n	8005810 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6818      	ldr	r0, [r3, #0]
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	6899      	ldr	r1, [r3, #8]
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	685a      	ldr	r2, [r3, #4]
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	68db      	ldr	r3, [r3, #12]
 800577a:	f000 f983 	bl	8005a84 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	689a      	ldr	r2, [r3, #8]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	2180      	movs	r1, #128	; 0x80
 800578a:	01c9      	lsls	r1, r1, #7
 800578c:	430a      	orrs	r2, r1
 800578e:	609a      	str	r2, [r3, #8]
      break;
 8005790:	e03e      	b.n	8005810 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6818      	ldr	r0, [r3, #0]
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	6859      	ldr	r1, [r3, #4]
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	68db      	ldr	r3, [r3, #12]
 800579e:	001a      	movs	r2, r3
 80057a0:	f000 f8f4 	bl	800598c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	2150      	movs	r1, #80	; 0x50
 80057aa:	0018      	movs	r0, r3
 80057ac:	f000 f94e 	bl	8005a4c <TIM_ITRx_SetConfig>
      break;
 80057b0:	e02e      	b.n	8005810 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6818      	ldr	r0, [r3, #0]
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	6859      	ldr	r1, [r3, #4]
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	68db      	ldr	r3, [r3, #12]
 80057be:	001a      	movs	r2, r3
 80057c0:	f000 f912 	bl	80059e8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	2160      	movs	r1, #96	; 0x60
 80057ca:	0018      	movs	r0, r3
 80057cc:	f000 f93e 	bl	8005a4c <TIM_ITRx_SetConfig>
      break;
 80057d0:	e01e      	b.n	8005810 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6818      	ldr	r0, [r3, #0]
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	6859      	ldr	r1, [r3, #4]
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	001a      	movs	r2, r3
 80057e0:	f000 f8d4 	bl	800598c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2140      	movs	r1, #64	; 0x40
 80057ea:	0018      	movs	r0, r3
 80057ec:	f000 f92e 	bl	8005a4c <TIM_ITRx_SetConfig>
      break;
 80057f0:	e00e      	b.n	8005810 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	0019      	movs	r1, r3
 80057fc:	0010      	movs	r0, r2
 80057fe:	f000 f925 	bl	8005a4c <TIM_ITRx_SetConfig>
      break;
 8005802:	e005      	b.n	8005810 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8005804:	230f      	movs	r3, #15
 8005806:	18fb      	adds	r3, r7, r3
 8005808:	2201      	movs	r2, #1
 800580a:	701a      	strb	r2, [r3, #0]
      break;
 800580c:	e000      	b.n	8005810 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800580e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	223d      	movs	r2, #61	; 0x3d
 8005814:	2101      	movs	r1, #1
 8005816:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	223c      	movs	r2, #60	; 0x3c
 800581c:	2100      	movs	r1, #0
 800581e:	5499      	strb	r1, [r3, r2]

  return status;
 8005820:	230f      	movs	r3, #15
 8005822:	18fb      	adds	r3, r7, r3
 8005824:	781b      	ldrb	r3, [r3, #0]
}
 8005826:	0018      	movs	r0, r3
 8005828:	46bd      	mov	sp, r7
 800582a:	b004      	add	sp, #16
 800582c:	bd80      	pop	{r7, pc}
 800582e:	46c0      	nop			; (mov r8, r8)
 8005830:	ffceff88 	.word	0xffceff88
 8005834:	ffff00ff 	.word	0xffff00ff

08005838 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b082      	sub	sp, #8
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005840:	46c0      	nop			; (mov r8, r8)
 8005842:	46bd      	mov	sp, r7
 8005844:	b002      	add	sp, #8
 8005846:	bd80      	pop	{r7, pc}

08005848 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b082      	sub	sp, #8
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005850:	46c0      	nop			; (mov r8, r8)
 8005852:	46bd      	mov	sp, r7
 8005854:	b002      	add	sp, #8
 8005856:	bd80      	pop	{r7, pc}

08005858 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b082      	sub	sp, #8
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005860:	46c0      	nop			; (mov r8, r8)
 8005862:	46bd      	mov	sp, r7
 8005864:	b002      	add	sp, #8
 8005866:	bd80      	pop	{r7, pc}

08005868 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b082      	sub	sp, #8
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005870:	46c0      	nop			; (mov r8, r8)
 8005872:	46bd      	mov	sp, r7
 8005874:	b002      	add	sp, #8
 8005876:	bd80      	pop	{r7, pc}

08005878 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b084      	sub	sp, #16
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	4a38      	ldr	r2, [pc, #224]	; (800596c <TIM_Base_SetConfig+0xf4>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d00c      	beq.n	80058aa <TIM_Base_SetConfig+0x32>
 8005890:	687a      	ldr	r2, [r7, #4]
 8005892:	2380      	movs	r3, #128	; 0x80
 8005894:	05db      	lsls	r3, r3, #23
 8005896:	429a      	cmp	r2, r3
 8005898:	d007      	beq.n	80058aa <TIM_Base_SetConfig+0x32>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	4a34      	ldr	r2, [pc, #208]	; (8005970 <TIM_Base_SetConfig+0xf8>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d003      	beq.n	80058aa <TIM_Base_SetConfig+0x32>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	4a33      	ldr	r2, [pc, #204]	; (8005974 <TIM_Base_SetConfig+0xfc>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d108      	bne.n	80058bc <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2270      	movs	r2, #112	; 0x70
 80058ae:	4393      	bics	r3, r2
 80058b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	68fa      	ldr	r2, [r7, #12]
 80058b8:	4313      	orrs	r3, r2
 80058ba:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	4a2b      	ldr	r2, [pc, #172]	; (800596c <TIM_Base_SetConfig+0xf4>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d01c      	beq.n	80058fe <TIM_Base_SetConfig+0x86>
 80058c4:	687a      	ldr	r2, [r7, #4]
 80058c6:	2380      	movs	r3, #128	; 0x80
 80058c8:	05db      	lsls	r3, r3, #23
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d017      	beq.n	80058fe <TIM_Base_SetConfig+0x86>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	4a27      	ldr	r2, [pc, #156]	; (8005970 <TIM_Base_SetConfig+0xf8>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d013      	beq.n	80058fe <TIM_Base_SetConfig+0x86>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	4a26      	ldr	r2, [pc, #152]	; (8005974 <TIM_Base_SetConfig+0xfc>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d00f      	beq.n	80058fe <TIM_Base_SetConfig+0x86>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	4a25      	ldr	r2, [pc, #148]	; (8005978 <TIM_Base_SetConfig+0x100>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d00b      	beq.n	80058fe <TIM_Base_SetConfig+0x86>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	4a24      	ldr	r2, [pc, #144]	; (800597c <TIM_Base_SetConfig+0x104>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d007      	beq.n	80058fe <TIM_Base_SetConfig+0x86>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	4a23      	ldr	r2, [pc, #140]	; (8005980 <TIM_Base_SetConfig+0x108>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d003      	beq.n	80058fe <TIM_Base_SetConfig+0x86>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	4a22      	ldr	r2, [pc, #136]	; (8005984 <TIM_Base_SetConfig+0x10c>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d108      	bne.n	8005910 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	4a21      	ldr	r2, [pc, #132]	; (8005988 <TIM_Base_SetConfig+0x110>)
 8005902:	4013      	ands	r3, r2
 8005904:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	68db      	ldr	r3, [r3, #12]
 800590a:	68fa      	ldr	r2, [r7, #12]
 800590c:	4313      	orrs	r3, r2
 800590e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2280      	movs	r2, #128	; 0x80
 8005914:	4393      	bics	r3, r2
 8005916:	001a      	movs	r2, r3
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	695b      	ldr	r3, [r3, #20]
 800591c:	4313      	orrs	r3, r2
 800591e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	68fa      	ldr	r2, [r7, #12]
 8005924:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	689a      	ldr	r2, [r3, #8]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	4a0c      	ldr	r2, [pc, #48]	; (800596c <TIM_Base_SetConfig+0xf4>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d00b      	beq.n	8005956 <TIM_Base_SetConfig+0xde>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	4a0e      	ldr	r2, [pc, #56]	; (800597c <TIM_Base_SetConfig+0x104>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d007      	beq.n	8005956 <TIM_Base_SetConfig+0xde>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4a0d      	ldr	r2, [pc, #52]	; (8005980 <TIM_Base_SetConfig+0x108>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d003      	beq.n	8005956 <TIM_Base_SetConfig+0xde>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a0c      	ldr	r2, [pc, #48]	; (8005984 <TIM_Base_SetConfig+0x10c>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d103      	bne.n	800595e <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	691a      	ldr	r2, [r3, #16]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2201      	movs	r2, #1
 8005962:	615a      	str	r2, [r3, #20]
}
 8005964:	46c0      	nop			; (mov r8, r8)
 8005966:	46bd      	mov	sp, r7
 8005968:	b004      	add	sp, #16
 800596a:	bd80      	pop	{r7, pc}
 800596c:	40012c00 	.word	0x40012c00
 8005970:	40000400 	.word	0x40000400
 8005974:	40000800 	.word	0x40000800
 8005978:	40002000 	.word	0x40002000
 800597c:	40014000 	.word	0x40014000
 8005980:	40014400 	.word	0x40014400
 8005984:	40014800 	.word	0x40014800
 8005988:	fffffcff 	.word	0xfffffcff

0800598c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b086      	sub	sp, #24
 8005990:	af00      	add	r7, sp, #0
 8005992:	60f8      	str	r0, [r7, #12]
 8005994:	60b9      	str	r1, [r7, #8]
 8005996:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6a1b      	ldr	r3, [r3, #32]
 800599c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	6a1b      	ldr	r3, [r3, #32]
 80059a2:	2201      	movs	r2, #1
 80059a4:	4393      	bics	r3, r2
 80059a6:	001a      	movs	r2, r3
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	699b      	ldr	r3, [r3, #24]
 80059b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	22f0      	movs	r2, #240	; 0xf0
 80059b6:	4393      	bics	r3, r2
 80059b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	011b      	lsls	r3, r3, #4
 80059be:	693a      	ldr	r2, [r7, #16]
 80059c0:	4313      	orrs	r3, r2
 80059c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	220a      	movs	r2, #10
 80059c8:	4393      	bics	r3, r2
 80059ca:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80059cc:	697a      	ldr	r2, [r7, #20]
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	693a      	ldr	r2, [r7, #16]
 80059d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	697a      	ldr	r2, [r7, #20]
 80059de:	621a      	str	r2, [r3, #32]
}
 80059e0:	46c0      	nop			; (mov r8, r8)
 80059e2:	46bd      	mov	sp, r7
 80059e4:	b006      	add	sp, #24
 80059e6:	bd80      	pop	{r7, pc}

080059e8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b086      	sub	sp, #24
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	60f8      	str	r0, [r7, #12]
 80059f0:	60b9      	str	r1, [r7, #8]
 80059f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	6a1b      	ldr	r3, [r3, #32]
 80059f8:	2210      	movs	r2, #16
 80059fa:	4393      	bics	r3, r2
 80059fc:	001a      	movs	r2, r3
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	699b      	ldr	r3, [r3, #24]
 8005a06:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6a1b      	ldr	r3, [r3, #32]
 8005a0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	4a0d      	ldr	r2, [pc, #52]	; (8005a48 <TIM_TI2_ConfigInputStage+0x60>)
 8005a12:	4013      	ands	r3, r2
 8005a14:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	031b      	lsls	r3, r3, #12
 8005a1a:	697a      	ldr	r2, [r7, #20]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	22a0      	movs	r2, #160	; 0xa0
 8005a24:	4393      	bics	r3, r2
 8005a26:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	011b      	lsls	r3, r3, #4
 8005a2c:	693a      	ldr	r2, [r7, #16]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	697a      	ldr	r2, [r7, #20]
 8005a36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	693a      	ldr	r2, [r7, #16]
 8005a3c:	621a      	str	r2, [r3, #32]
}
 8005a3e:	46c0      	nop			; (mov r8, r8)
 8005a40:	46bd      	mov	sp, r7
 8005a42:	b006      	add	sp, #24
 8005a44:	bd80      	pop	{r7, pc}
 8005a46:	46c0      	nop			; (mov r8, r8)
 8005a48:	ffff0fff 	.word	0xffff0fff

08005a4c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b084      	sub	sp, #16
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
 8005a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	4a08      	ldr	r2, [pc, #32]	; (8005a80 <TIM_ITRx_SetConfig+0x34>)
 8005a60:	4013      	ands	r3, r2
 8005a62:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a64:	683a      	ldr	r2, [r7, #0]
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	2207      	movs	r2, #7
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	68fa      	ldr	r2, [r7, #12]
 8005a74:	609a      	str	r2, [r3, #8]
}
 8005a76:	46c0      	nop			; (mov r8, r8)
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	b004      	add	sp, #16
 8005a7c:	bd80      	pop	{r7, pc}
 8005a7e:	46c0      	nop			; (mov r8, r8)
 8005a80:	ffcfff8f 	.word	0xffcfff8f

08005a84 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b086      	sub	sp, #24
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	60f8      	str	r0, [r7, #12]
 8005a8c:	60b9      	str	r1, [r7, #8]
 8005a8e:	607a      	str	r2, [r7, #4]
 8005a90:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	4a09      	ldr	r2, [pc, #36]	; (8005ac0 <TIM_ETR_SetConfig+0x3c>)
 8005a9c:	4013      	ands	r3, r2
 8005a9e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	021a      	lsls	r2, r3, #8
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	431a      	orrs	r2, r3
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	697a      	ldr	r2, [r7, #20]
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	697a      	ldr	r2, [r7, #20]
 8005ab6:	609a      	str	r2, [r3, #8]
}
 8005ab8:	46c0      	nop			; (mov r8, r8)
 8005aba:	46bd      	mov	sp, r7
 8005abc:	b006      	add	sp, #24
 8005abe:	bd80      	pop	{r7, pc}
 8005ac0:	ffff00ff 	.word	0xffff00ff

08005ac4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b084      	sub	sp, #16
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
 8005acc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	223c      	movs	r2, #60	; 0x3c
 8005ad2:	5c9b      	ldrb	r3, [r3, r2]
 8005ad4:	2b01      	cmp	r3, #1
 8005ad6:	d101      	bne.n	8005adc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ad8:	2302      	movs	r3, #2
 8005ada:	e05a      	b.n	8005b92 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	223c      	movs	r2, #60	; 0x3c
 8005ae0:	2101      	movs	r1, #1
 8005ae2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	223d      	movs	r2, #61	; 0x3d
 8005ae8:	2102      	movs	r1, #2
 8005aea:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a26      	ldr	r2, [pc, #152]	; (8005b9c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d108      	bne.n	8005b18 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	4a25      	ldr	r2, [pc, #148]	; (8005ba0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005b0a:	4013      	ands	r3, r2
 8005b0c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	68fa      	ldr	r2, [r7, #12]
 8005b14:	4313      	orrs	r3, r2
 8005b16:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2270      	movs	r2, #112	; 0x70
 8005b1c:	4393      	bics	r3, r2
 8005b1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	68fa      	ldr	r2, [r7, #12]
 8005b26:	4313      	orrs	r3, r2
 8005b28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	68fa      	ldr	r2, [r7, #12]
 8005b30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a19      	ldr	r2, [pc, #100]	; (8005b9c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d014      	beq.n	8005b66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	2380      	movs	r3, #128	; 0x80
 8005b42:	05db      	lsls	r3, r3, #23
 8005b44:	429a      	cmp	r2, r3
 8005b46:	d00e      	beq.n	8005b66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a15      	ldr	r2, [pc, #84]	; (8005ba4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d009      	beq.n	8005b66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a14      	ldr	r2, [pc, #80]	; (8005ba8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d004      	beq.n	8005b66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a12      	ldr	r2, [pc, #72]	; (8005bac <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d10c      	bne.n	8005b80 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	2280      	movs	r2, #128	; 0x80
 8005b6a:	4393      	bics	r3, r2
 8005b6c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	68ba      	ldr	r2, [r7, #8]
 8005b74:	4313      	orrs	r3, r2
 8005b76:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	68ba      	ldr	r2, [r7, #8]
 8005b7e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	223d      	movs	r2, #61	; 0x3d
 8005b84:	2101      	movs	r1, #1
 8005b86:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	223c      	movs	r2, #60	; 0x3c
 8005b8c:	2100      	movs	r1, #0
 8005b8e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005b90:	2300      	movs	r3, #0
}
 8005b92:	0018      	movs	r0, r3
 8005b94:	46bd      	mov	sp, r7
 8005b96:	b004      	add	sp, #16
 8005b98:	bd80      	pop	{r7, pc}
 8005b9a:	46c0      	nop			; (mov r8, r8)
 8005b9c:	40012c00 	.word	0x40012c00
 8005ba0:	ff0fffff 	.word	0xff0fffff
 8005ba4:	40000400 	.word	0x40000400
 8005ba8:	40000800 	.word	0x40000800
 8005bac:	40014000 	.word	0x40014000

08005bb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b082      	sub	sp, #8
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005bb8:	46c0      	nop			; (mov r8, r8)
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	b002      	add	sp, #8
 8005bbe:	bd80      	pop	{r7, pc}

08005bc0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b082      	sub	sp, #8
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005bc8:	46c0      	nop			; (mov r8, r8)
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	b002      	add	sp, #8
 8005bce:	bd80      	pop	{r7, pc}

08005bd0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b082      	sub	sp, #8
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005bd8:	46c0      	nop			; (mov r8, r8)
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	b002      	add	sp, #8
 8005bde:	bd80      	pop	{r7, pc}

08005be0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b082      	sub	sp, #8
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d101      	bne.n	8005bf2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e046      	b.n	8005c80 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2288      	movs	r2, #136	; 0x88
 8005bf6:	589b      	ldr	r3, [r3, r2]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d107      	bne.n	8005c0c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2284      	movs	r2, #132	; 0x84
 8005c00:	2100      	movs	r1, #0
 8005c02:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	0018      	movs	r0, r3
 8005c08:	f7fd fce8 	bl	80035dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2288      	movs	r2, #136	; 0x88
 8005c10:	2124      	movs	r1, #36	; 0x24
 8005c12:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	2101      	movs	r1, #1
 8005c20:	438a      	bics	r2, r1
 8005c22:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	0018      	movs	r0, r3
 8005c28:	f000 fcec 	bl	8006604 <UART_SetConfig>
 8005c2c:	0003      	movs	r3, r0
 8005c2e:	2b01      	cmp	r3, #1
 8005c30:	d101      	bne.n	8005c36 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e024      	b.n	8005c80 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d003      	beq.n	8005c46 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	0018      	movs	r0, r3
 8005c42:	f001 f835 	bl	8006cb0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	685a      	ldr	r2, [r3, #4]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	490d      	ldr	r1, [pc, #52]	; (8005c88 <HAL_UART_Init+0xa8>)
 8005c52:	400a      	ands	r2, r1
 8005c54:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	689a      	ldr	r2, [r3, #8]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	212a      	movs	r1, #42	; 0x2a
 8005c62:	438a      	bics	r2, r1
 8005c64:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	2101      	movs	r1, #1
 8005c72:	430a      	orrs	r2, r1
 8005c74:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	0018      	movs	r0, r3
 8005c7a:	f001 f8cd 	bl	8006e18 <UART_CheckIdleState>
 8005c7e:	0003      	movs	r3, r0
}
 8005c80:	0018      	movs	r0, r3
 8005c82:	46bd      	mov	sp, r7
 8005c84:	b002      	add	sp, #8
 8005c86:	bd80      	pop	{r7, pc}
 8005c88:	ffffb7ff 	.word	0xffffb7ff

08005c8c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b08a      	sub	sp, #40	; 0x28
 8005c90:	af02      	add	r7, sp, #8
 8005c92:	60f8      	str	r0, [r7, #12]
 8005c94:	60b9      	str	r1, [r7, #8]
 8005c96:	603b      	str	r3, [r7, #0]
 8005c98:	1dbb      	adds	r3, r7, #6
 8005c9a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2288      	movs	r2, #136	; 0x88
 8005ca0:	589b      	ldr	r3, [r3, r2]
 8005ca2:	2b20      	cmp	r3, #32
 8005ca4:	d000      	beq.n	8005ca8 <HAL_UART_Transmit+0x1c>
 8005ca6:	e088      	b.n	8005dba <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d003      	beq.n	8005cb6 <HAL_UART_Transmit+0x2a>
 8005cae:	1dbb      	adds	r3, r7, #6
 8005cb0:	881b      	ldrh	r3, [r3, #0]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d101      	bne.n	8005cba <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	e080      	b.n	8005dbc <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	689a      	ldr	r2, [r3, #8]
 8005cbe:	2380      	movs	r3, #128	; 0x80
 8005cc0:	015b      	lsls	r3, r3, #5
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d109      	bne.n	8005cda <HAL_UART_Transmit+0x4e>
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	691b      	ldr	r3, [r3, #16]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d105      	bne.n	8005cda <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	4013      	ands	r3, r2
 8005cd4:	d001      	beq.n	8005cda <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	e070      	b.n	8005dbc <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2290      	movs	r2, #144	; 0x90
 8005cde:	2100      	movs	r1, #0
 8005ce0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2288      	movs	r2, #136	; 0x88
 8005ce6:	2121      	movs	r1, #33	; 0x21
 8005ce8:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005cea:	f7fd fe63 	bl	80039b4 <HAL_GetTick>
 8005cee:	0003      	movs	r3, r0
 8005cf0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	1dba      	adds	r2, r7, #6
 8005cf6:	2154      	movs	r1, #84	; 0x54
 8005cf8:	8812      	ldrh	r2, [r2, #0]
 8005cfa:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	1dba      	adds	r2, r7, #6
 8005d00:	2156      	movs	r1, #86	; 0x56
 8005d02:	8812      	ldrh	r2, [r2, #0]
 8005d04:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	689a      	ldr	r2, [r3, #8]
 8005d0a:	2380      	movs	r3, #128	; 0x80
 8005d0c:	015b      	lsls	r3, r3, #5
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d108      	bne.n	8005d24 <HAL_UART_Transmit+0x98>
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	691b      	ldr	r3, [r3, #16]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d104      	bne.n	8005d24 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	61bb      	str	r3, [r7, #24]
 8005d22:	e003      	b.n	8005d2c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005d2c:	e02c      	b.n	8005d88 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d2e:	697a      	ldr	r2, [r7, #20]
 8005d30:	68f8      	ldr	r0, [r7, #12]
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	9300      	str	r3, [sp, #0]
 8005d36:	0013      	movs	r3, r2
 8005d38:	2200      	movs	r2, #0
 8005d3a:	2180      	movs	r1, #128	; 0x80
 8005d3c:	f001 f8ba 	bl	8006eb4 <UART_WaitOnFlagUntilTimeout>
 8005d40:	1e03      	subs	r3, r0, #0
 8005d42:	d001      	beq.n	8005d48 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8005d44:	2303      	movs	r3, #3
 8005d46:	e039      	b.n	8005dbc <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8005d48:	69fb      	ldr	r3, [r7, #28]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d10b      	bne.n	8005d66 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005d4e:	69bb      	ldr	r3, [r7, #24]
 8005d50:	881b      	ldrh	r3, [r3, #0]
 8005d52:	001a      	movs	r2, r3
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	05d2      	lsls	r2, r2, #23
 8005d5a:	0dd2      	lsrs	r2, r2, #23
 8005d5c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005d5e:	69bb      	ldr	r3, [r7, #24]
 8005d60:	3302      	adds	r3, #2
 8005d62:	61bb      	str	r3, [r7, #24]
 8005d64:	e007      	b.n	8005d76 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d66:	69fb      	ldr	r3, [r7, #28]
 8005d68:	781a      	ldrb	r2, [r3, #0]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	3301      	adds	r3, #1
 8005d74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	2256      	movs	r2, #86	; 0x56
 8005d7a:	5a9b      	ldrh	r3, [r3, r2]
 8005d7c:	b29b      	uxth	r3, r3
 8005d7e:	3b01      	subs	r3, #1
 8005d80:	b299      	uxth	r1, r3
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2256      	movs	r2, #86	; 0x56
 8005d86:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2256      	movs	r2, #86	; 0x56
 8005d8c:	5a9b      	ldrh	r3, [r3, r2]
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d1cc      	bne.n	8005d2e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d94:	697a      	ldr	r2, [r7, #20]
 8005d96:	68f8      	ldr	r0, [r7, #12]
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	9300      	str	r3, [sp, #0]
 8005d9c:	0013      	movs	r3, r2
 8005d9e:	2200      	movs	r2, #0
 8005da0:	2140      	movs	r1, #64	; 0x40
 8005da2:	f001 f887 	bl	8006eb4 <UART_WaitOnFlagUntilTimeout>
 8005da6:	1e03      	subs	r3, r0, #0
 8005da8:	d001      	beq.n	8005dae <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8005daa:	2303      	movs	r3, #3
 8005dac:	e006      	b.n	8005dbc <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2288      	movs	r2, #136	; 0x88
 8005db2:	2120      	movs	r1, #32
 8005db4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8005db6:	2300      	movs	r3, #0
 8005db8:	e000      	b.n	8005dbc <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8005dba:	2302      	movs	r3, #2
  }
}
 8005dbc:	0018      	movs	r0, r3
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	b008      	add	sp, #32
 8005dc2:	bd80      	pop	{r7, pc}

08005dc4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b08a      	sub	sp, #40	; 0x28
 8005dc8:	af02      	add	r7, sp, #8
 8005dca:	60f8      	str	r0, [r7, #12]
 8005dcc:	60b9      	str	r1, [r7, #8]
 8005dce:	603b      	str	r3, [r7, #0]
 8005dd0:	1dbb      	adds	r3, r7, #6
 8005dd2:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	228c      	movs	r2, #140	; 0x8c
 8005dd8:	589b      	ldr	r3, [r3, r2]
 8005dda:	2b20      	cmp	r3, #32
 8005ddc:	d000      	beq.n	8005de0 <HAL_UART_Receive+0x1c>
 8005dde:	e0cc      	b.n	8005f7a <HAL_UART_Receive+0x1b6>
  {
    if ((pData == NULL) || (Size == 0U))
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d003      	beq.n	8005dee <HAL_UART_Receive+0x2a>
 8005de6:	1dbb      	adds	r3, r7, #6
 8005de8:	881b      	ldrh	r3, [r3, #0]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d101      	bne.n	8005df2 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	e0c4      	b.n	8005f7c <HAL_UART_Receive+0x1b8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	689a      	ldr	r2, [r3, #8]
 8005df6:	2380      	movs	r3, #128	; 0x80
 8005df8:	015b      	lsls	r3, r3, #5
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d109      	bne.n	8005e12 <HAL_UART_Receive+0x4e>
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	691b      	ldr	r3, [r3, #16]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d105      	bne.n	8005e12 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	2201      	movs	r2, #1
 8005e0a:	4013      	ands	r3, r2
 8005e0c:	d001      	beq.n	8005e12 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e0b4      	b.n	8005f7c <HAL_UART_Receive+0x1b8>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2290      	movs	r2, #144	; 0x90
 8005e16:	2100      	movs	r1, #0
 8005e18:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	228c      	movs	r2, #140	; 0x8c
 8005e1e:	2122      	movs	r1, #34	; 0x22
 8005e20:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2200      	movs	r2, #0
 8005e26:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e28:	f7fd fdc4 	bl	80039b4 <HAL_GetTick>
 8005e2c:	0003      	movs	r3, r0
 8005e2e:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	1dba      	adds	r2, r7, #6
 8005e34:	215c      	movs	r1, #92	; 0x5c
 8005e36:	8812      	ldrh	r2, [r2, #0]
 8005e38:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	1dba      	adds	r2, r7, #6
 8005e3e:	215e      	movs	r1, #94	; 0x5e
 8005e40:	8812      	ldrh	r2, [r2, #0]
 8005e42:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	689a      	ldr	r2, [r3, #8]
 8005e48:	2380      	movs	r3, #128	; 0x80
 8005e4a:	015b      	lsls	r3, r3, #5
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d10d      	bne.n	8005e6c <HAL_UART_Receive+0xa8>
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	691b      	ldr	r3, [r3, #16]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d104      	bne.n	8005e62 <HAL_UART_Receive+0x9e>
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2260      	movs	r2, #96	; 0x60
 8005e5c:	4949      	ldr	r1, [pc, #292]	; (8005f84 <HAL_UART_Receive+0x1c0>)
 8005e5e:	5299      	strh	r1, [r3, r2]
 8005e60:	e02e      	b.n	8005ec0 <HAL_UART_Receive+0xfc>
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2260      	movs	r2, #96	; 0x60
 8005e66:	21ff      	movs	r1, #255	; 0xff
 8005e68:	5299      	strh	r1, [r3, r2]
 8005e6a:	e029      	b.n	8005ec0 <HAL_UART_Receive+0xfc>
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d10d      	bne.n	8005e90 <HAL_UART_Receive+0xcc>
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	691b      	ldr	r3, [r3, #16]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d104      	bne.n	8005e86 <HAL_UART_Receive+0xc2>
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2260      	movs	r2, #96	; 0x60
 8005e80:	21ff      	movs	r1, #255	; 0xff
 8005e82:	5299      	strh	r1, [r3, r2]
 8005e84:	e01c      	b.n	8005ec0 <HAL_UART_Receive+0xfc>
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	2260      	movs	r2, #96	; 0x60
 8005e8a:	217f      	movs	r1, #127	; 0x7f
 8005e8c:	5299      	strh	r1, [r3, r2]
 8005e8e:	e017      	b.n	8005ec0 <HAL_UART_Receive+0xfc>
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	689a      	ldr	r2, [r3, #8]
 8005e94:	2380      	movs	r3, #128	; 0x80
 8005e96:	055b      	lsls	r3, r3, #21
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	d10d      	bne.n	8005eb8 <HAL_UART_Receive+0xf4>
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	691b      	ldr	r3, [r3, #16]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d104      	bne.n	8005eae <HAL_UART_Receive+0xea>
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2260      	movs	r2, #96	; 0x60
 8005ea8:	217f      	movs	r1, #127	; 0x7f
 8005eaa:	5299      	strh	r1, [r3, r2]
 8005eac:	e008      	b.n	8005ec0 <HAL_UART_Receive+0xfc>
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2260      	movs	r2, #96	; 0x60
 8005eb2:	213f      	movs	r1, #63	; 0x3f
 8005eb4:	5299      	strh	r1, [r3, r2]
 8005eb6:	e003      	b.n	8005ec0 <HAL_UART_Receive+0xfc>
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2260      	movs	r2, #96	; 0x60
 8005ebc:	2100      	movs	r1, #0
 8005ebe:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8005ec0:	2312      	movs	r3, #18
 8005ec2:	18fb      	adds	r3, r7, r3
 8005ec4:	68fa      	ldr	r2, [r7, #12]
 8005ec6:	2160      	movs	r1, #96	; 0x60
 8005ec8:	5a52      	ldrh	r2, [r2, r1]
 8005eca:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	689a      	ldr	r2, [r3, #8]
 8005ed0:	2380      	movs	r3, #128	; 0x80
 8005ed2:	015b      	lsls	r3, r3, #5
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d108      	bne.n	8005eea <HAL_UART_Receive+0x126>
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	691b      	ldr	r3, [r3, #16]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d104      	bne.n	8005eea <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	61bb      	str	r3, [r7, #24]
 8005ee8:	e003      	b.n	8005ef2 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005ef2:	e036      	b.n	8005f62 <HAL_UART_Receive+0x19e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005ef4:	697a      	ldr	r2, [r7, #20]
 8005ef6:	68f8      	ldr	r0, [r7, #12]
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	9300      	str	r3, [sp, #0]
 8005efc:	0013      	movs	r3, r2
 8005efe:	2200      	movs	r2, #0
 8005f00:	2120      	movs	r1, #32
 8005f02:	f000 ffd7 	bl	8006eb4 <UART_WaitOnFlagUntilTimeout>
 8005f06:	1e03      	subs	r3, r0, #0
 8005f08:	d001      	beq.n	8005f0e <HAL_UART_Receive+0x14a>
      {
        return HAL_TIMEOUT;
 8005f0a:	2303      	movs	r3, #3
 8005f0c:	e036      	b.n	8005f7c <HAL_UART_Receive+0x1b8>
      }
      if (pdata8bits == NULL)
 8005f0e:	69fb      	ldr	r3, [r7, #28]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d10e      	bne.n	8005f32 <HAL_UART_Receive+0x16e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	2212      	movs	r2, #18
 8005f1e:	18ba      	adds	r2, r7, r2
 8005f20:	8812      	ldrh	r2, [r2, #0]
 8005f22:	4013      	ands	r3, r2
 8005f24:	b29a      	uxth	r2, r3
 8005f26:	69bb      	ldr	r3, [r7, #24]
 8005f28:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	3302      	adds	r3, #2
 8005f2e:	61bb      	str	r3, [r7, #24]
 8005f30:	e00e      	b.n	8005f50 <HAL_UART_Receive+0x18c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	2212      	movs	r2, #18
 8005f3c:	18ba      	adds	r2, r7, r2
 8005f3e:	8812      	ldrh	r2, [r2, #0]
 8005f40:	b2d2      	uxtb	r2, r2
 8005f42:	4013      	ands	r3, r2
 8005f44:	b2da      	uxtb	r2, r3
 8005f46:	69fb      	ldr	r3, [r7, #28]
 8005f48:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005f4a:	69fb      	ldr	r3, [r7, #28]
 8005f4c:	3301      	adds	r3, #1
 8005f4e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	225e      	movs	r2, #94	; 0x5e
 8005f54:	5a9b      	ldrh	r3, [r3, r2]
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	3b01      	subs	r3, #1
 8005f5a:	b299      	uxth	r1, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	225e      	movs	r2, #94	; 0x5e
 8005f60:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	225e      	movs	r2, #94	; 0x5e
 8005f66:	5a9b      	ldrh	r3, [r3, r2]
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d1c2      	bne.n	8005ef4 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	228c      	movs	r2, #140	; 0x8c
 8005f72:	2120      	movs	r1, #32
 8005f74:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8005f76:	2300      	movs	r3, #0
 8005f78:	e000      	b.n	8005f7c <HAL_UART_Receive+0x1b8>
  }
  else
  {
    return HAL_BUSY;
 8005f7a:	2302      	movs	r3, #2
  }
}
 8005f7c:	0018      	movs	r0, r3
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	b008      	add	sp, #32
 8005f82:	bd80      	pop	{r7, pc}
 8005f84:	000001ff 	.word	0x000001ff

08005f88 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005f88:	b5b0      	push	{r4, r5, r7, lr}
 8005f8a:	b0aa      	sub	sp, #168	; 0xa8
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	69db      	ldr	r3, [r3, #28]
 8005f96:	22a4      	movs	r2, #164	; 0xa4
 8005f98:	18b9      	adds	r1, r7, r2
 8005f9a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	20a0      	movs	r0, #160	; 0xa0
 8005fa4:	1839      	adds	r1, r7, r0
 8005fa6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	249c      	movs	r4, #156	; 0x9c
 8005fb0:	1939      	adds	r1, r7, r4
 8005fb2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005fb4:	0011      	movs	r1, r2
 8005fb6:	18bb      	adds	r3, r7, r2
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4aa2      	ldr	r2, [pc, #648]	; (8006244 <HAL_UART_IRQHandler+0x2bc>)
 8005fbc:	4013      	ands	r3, r2
 8005fbe:	2298      	movs	r2, #152	; 0x98
 8005fc0:	18bd      	adds	r5, r7, r2
 8005fc2:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8005fc4:	18bb      	adds	r3, r7, r2
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d11a      	bne.n	8006002 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005fcc:	187b      	adds	r3, r7, r1
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	2220      	movs	r2, #32
 8005fd2:	4013      	ands	r3, r2
 8005fd4:	d015      	beq.n	8006002 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005fd6:	183b      	adds	r3, r7, r0
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	2220      	movs	r2, #32
 8005fdc:	4013      	ands	r3, r2
 8005fde:	d105      	bne.n	8005fec <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005fe0:	193b      	adds	r3, r7, r4
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	2380      	movs	r3, #128	; 0x80
 8005fe6:	055b      	lsls	r3, r3, #21
 8005fe8:	4013      	ands	r3, r2
 8005fea:	d00a      	beq.n	8006002 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d100      	bne.n	8005ff6 <HAL_UART_IRQHandler+0x6e>
 8005ff4:	e2dc      	b.n	80065b0 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ffa:	687a      	ldr	r2, [r7, #4]
 8005ffc:	0010      	movs	r0, r2
 8005ffe:	4798      	blx	r3
      }
      return;
 8006000:	e2d6      	b.n	80065b0 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006002:	2398      	movs	r3, #152	; 0x98
 8006004:	18fb      	adds	r3, r7, r3
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d100      	bne.n	800600e <HAL_UART_IRQHandler+0x86>
 800600c:	e122      	b.n	8006254 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800600e:	239c      	movs	r3, #156	; 0x9c
 8006010:	18fb      	adds	r3, r7, r3
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a8c      	ldr	r2, [pc, #560]	; (8006248 <HAL_UART_IRQHandler+0x2c0>)
 8006016:	4013      	ands	r3, r2
 8006018:	d106      	bne.n	8006028 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800601a:	23a0      	movs	r3, #160	; 0xa0
 800601c:	18fb      	adds	r3, r7, r3
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a8a      	ldr	r2, [pc, #552]	; (800624c <HAL_UART_IRQHandler+0x2c4>)
 8006022:	4013      	ands	r3, r2
 8006024:	d100      	bne.n	8006028 <HAL_UART_IRQHandler+0xa0>
 8006026:	e115      	b.n	8006254 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006028:	23a4      	movs	r3, #164	; 0xa4
 800602a:	18fb      	adds	r3, r7, r3
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2201      	movs	r2, #1
 8006030:	4013      	ands	r3, r2
 8006032:	d012      	beq.n	800605a <HAL_UART_IRQHandler+0xd2>
 8006034:	23a0      	movs	r3, #160	; 0xa0
 8006036:	18fb      	adds	r3, r7, r3
 8006038:	681a      	ldr	r2, [r3, #0]
 800603a:	2380      	movs	r3, #128	; 0x80
 800603c:	005b      	lsls	r3, r3, #1
 800603e:	4013      	ands	r3, r2
 8006040:	d00b      	beq.n	800605a <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	2201      	movs	r2, #1
 8006048:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2290      	movs	r2, #144	; 0x90
 800604e:	589b      	ldr	r3, [r3, r2]
 8006050:	2201      	movs	r2, #1
 8006052:	431a      	orrs	r2, r3
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2190      	movs	r1, #144	; 0x90
 8006058:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800605a:	23a4      	movs	r3, #164	; 0xa4
 800605c:	18fb      	adds	r3, r7, r3
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	2202      	movs	r2, #2
 8006062:	4013      	ands	r3, r2
 8006064:	d011      	beq.n	800608a <HAL_UART_IRQHandler+0x102>
 8006066:	239c      	movs	r3, #156	; 0x9c
 8006068:	18fb      	adds	r3, r7, r3
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	2201      	movs	r2, #1
 800606e:	4013      	ands	r3, r2
 8006070:	d00b      	beq.n	800608a <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	2202      	movs	r2, #2
 8006078:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2290      	movs	r2, #144	; 0x90
 800607e:	589b      	ldr	r3, [r3, r2]
 8006080:	2204      	movs	r2, #4
 8006082:	431a      	orrs	r2, r3
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2190      	movs	r1, #144	; 0x90
 8006088:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800608a:	23a4      	movs	r3, #164	; 0xa4
 800608c:	18fb      	adds	r3, r7, r3
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	2204      	movs	r2, #4
 8006092:	4013      	ands	r3, r2
 8006094:	d011      	beq.n	80060ba <HAL_UART_IRQHandler+0x132>
 8006096:	239c      	movs	r3, #156	; 0x9c
 8006098:	18fb      	adds	r3, r7, r3
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2201      	movs	r2, #1
 800609e:	4013      	ands	r3, r2
 80060a0:	d00b      	beq.n	80060ba <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	2204      	movs	r2, #4
 80060a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2290      	movs	r2, #144	; 0x90
 80060ae:	589b      	ldr	r3, [r3, r2]
 80060b0:	2202      	movs	r2, #2
 80060b2:	431a      	orrs	r2, r3
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2190      	movs	r1, #144	; 0x90
 80060b8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80060ba:	23a4      	movs	r3, #164	; 0xa4
 80060bc:	18fb      	adds	r3, r7, r3
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	2208      	movs	r2, #8
 80060c2:	4013      	ands	r3, r2
 80060c4:	d017      	beq.n	80060f6 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80060c6:	23a0      	movs	r3, #160	; 0xa0
 80060c8:	18fb      	adds	r3, r7, r3
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	2220      	movs	r2, #32
 80060ce:	4013      	ands	r3, r2
 80060d0:	d105      	bne.n	80060de <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80060d2:	239c      	movs	r3, #156	; 0x9c
 80060d4:	18fb      	adds	r3, r7, r3
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a5b      	ldr	r2, [pc, #364]	; (8006248 <HAL_UART_IRQHandler+0x2c0>)
 80060da:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80060dc:	d00b      	beq.n	80060f6 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	2208      	movs	r2, #8
 80060e4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2290      	movs	r2, #144	; 0x90
 80060ea:	589b      	ldr	r3, [r3, r2]
 80060ec:	2208      	movs	r2, #8
 80060ee:	431a      	orrs	r2, r3
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2190      	movs	r1, #144	; 0x90
 80060f4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80060f6:	23a4      	movs	r3, #164	; 0xa4
 80060f8:	18fb      	adds	r3, r7, r3
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	2380      	movs	r3, #128	; 0x80
 80060fe:	011b      	lsls	r3, r3, #4
 8006100:	4013      	ands	r3, r2
 8006102:	d013      	beq.n	800612c <HAL_UART_IRQHandler+0x1a4>
 8006104:	23a0      	movs	r3, #160	; 0xa0
 8006106:	18fb      	adds	r3, r7, r3
 8006108:	681a      	ldr	r2, [r3, #0]
 800610a:	2380      	movs	r3, #128	; 0x80
 800610c:	04db      	lsls	r3, r3, #19
 800610e:	4013      	ands	r3, r2
 8006110:	d00c      	beq.n	800612c <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	2280      	movs	r2, #128	; 0x80
 8006118:	0112      	lsls	r2, r2, #4
 800611a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2290      	movs	r2, #144	; 0x90
 8006120:	589b      	ldr	r3, [r3, r2]
 8006122:	2220      	movs	r2, #32
 8006124:	431a      	orrs	r2, r3
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2190      	movs	r1, #144	; 0x90
 800612a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2290      	movs	r2, #144	; 0x90
 8006130:	589b      	ldr	r3, [r3, r2]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d100      	bne.n	8006138 <HAL_UART_IRQHandler+0x1b0>
 8006136:	e23d      	b.n	80065b4 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006138:	23a4      	movs	r3, #164	; 0xa4
 800613a:	18fb      	adds	r3, r7, r3
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	2220      	movs	r2, #32
 8006140:	4013      	ands	r3, r2
 8006142:	d015      	beq.n	8006170 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006144:	23a0      	movs	r3, #160	; 0xa0
 8006146:	18fb      	adds	r3, r7, r3
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	2220      	movs	r2, #32
 800614c:	4013      	ands	r3, r2
 800614e:	d106      	bne.n	800615e <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006150:	239c      	movs	r3, #156	; 0x9c
 8006152:	18fb      	adds	r3, r7, r3
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	2380      	movs	r3, #128	; 0x80
 8006158:	055b      	lsls	r3, r3, #21
 800615a:	4013      	ands	r3, r2
 800615c:	d008      	beq.n	8006170 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006162:	2b00      	cmp	r3, #0
 8006164:	d004      	beq.n	8006170 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800616a:	687a      	ldr	r2, [r7, #4]
 800616c:	0010      	movs	r0, r2
 800616e:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2290      	movs	r2, #144	; 0x90
 8006174:	589b      	ldr	r3, [r3, r2]
 8006176:	2194      	movs	r1, #148	; 0x94
 8006178:	187a      	adds	r2, r7, r1
 800617a:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	2240      	movs	r2, #64	; 0x40
 8006184:	4013      	ands	r3, r2
 8006186:	2b40      	cmp	r3, #64	; 0x40
 8006188:	d004      	beq.n	8006194 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800618a:	187b      	adds	r3, r7, r1
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	2228      	movs	r2, #40	; 0x28
 8006190:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006192:	d04c      	beq.n	800622e <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	0018      	movs	r0, r3
 8006198:	f001 f878 	bl	800728c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	2240      	movs	r2, #64	; 0x40
 80061a4:	4013      	ands	r3, r2
 80061a6:	2b40      	cmp	r3, #64	; 0x40
 80061a8:	d13c      	bne.n	8006224 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061aa:	f3ef 8310 	mrs	r3, PRIMASK
 80061ae:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80061b0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061b2:	2090      	movs	r0, #144	; 0x90
 80061b4:	183a      	adds	r2, r7, r0
 80061b6:	6013      	str	r3, [r2, #0]
 80061b8:	2301      	movs	r3, #1
 80061ba:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80061be:	f383 8810 	msr	PRIMASK, r3
}
 80061c2:	46c0      	nop			; (mov r8, r8)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	689a      	ldr	r2, [r3, #8]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	2140      	movs	r1, #64	; 0x40
 80061d0:	438a      	bics	r2, r1
 80061d2:	609a      	str	r2, [r3, #8]
 80061d4:	183b      	adds	r3, r7, r0
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061da:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80061dc:	f383 8810 	msr	PRIMASK, r3
}
 80061e0:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2280      	movs	r2, #128	; 0x80
 80061e6:	589b      	ldr	r3, [r3, r2]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d016      	beq.n	800621a <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2280      	movs	r2, #128	; 0x80
 80061f0:	589b      	ldr	r3, [r3, r2]
 80061f2:	4a17      	ldr	r2, [pc, #92]	; (8006250 <HAL_UART_IRQHandler+0x2c8>)
 80061f4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2280      	movs	r2, #128	; 0x80
 80061fa:	589b      	ldr	r3, [r3, r2]
 80061fc:	0018      	movs	r0, r3
 80061fe:	f7fd fd5b 	bl	8003cb8 <HAL_DMA_Abort_IT>
 8006202:	1e03      	subs	r3, r0, #0
 8006204:	d01c      	beq.n	8006240 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2280      	movs	r2, #128	; 0x80
 800620a:	589b      	ldr	r3, [r3, r2]
 800620c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800620e:	687a      	ldr	r2, [r7, #4]
 8006210:	2180      	movs	r1, #128	; 0x80
 8006212:	5852      	ldr	r2, [r2, r1]
 8006214:	0010      	movs	r0, r2
 8006216:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006218:	e012      	b.n	8006240 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	0018      	movs	r0, r3
 800621e:	f000 f9e9 	bl	80065f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006222:	e00d      	b.n	8006240 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	0018      	movs	r0, r3
 8006228:	f000 f9e4 	bl	80065f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800622c:	e008      	b.n	8006240 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	0018      	movs	r0, r3
 8006232:	f000 f9df 	bl	80065f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2290      	movs	r2, #144	; 0x90
 800623a:	2100      	movs	r1, #0
 800623c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800623e:	e1b9      	b.n	80065b4 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006240:	46c0      	nop			; (mov r8, r8)
    return;
 8006242:	e1b7      	b.n	80065b4 <HAL_UART_IRQHandler+0x62c>
 8006244:	0000080f 	.word	0x0000080f
 8006248:	10000001 	.word	0x10000001
 800624c:	04000120 	.word	0x04000120
 8006250:	08007359 	.word	0x08007359

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006258:	2b01      	cmp	r3, #1
 800625a:	d000      	beq.n	800625e <HAL_UART_IRQHandler+0x2d6>
 800625c:	e13e      	b.n	80064dc <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800625e:	23a4      	movs	r3, #164	; 0xa4
 8006260:	18fb      	adds	r3, r7, r3
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	2210      	movs	r2, #16
 8006266:	4013      	ands	r3, r2
 8006268:	d100      	bne.n	800626c <HAL_UART_IRQHandler+0x2e4>
 800626a:	e137      	b.n	80064dc <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800626c:	23a0      	movs	r3, #160	; 0xa0
 800626e:	18fb      	adds	r3, r7, r3
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	2210      	movs	r2, #16
 8006274:	4013      	ands	r3, r2
 8006276:	d100      	bne.n	800627a <HAL_UART_IRQHandler+0x2f2>
 8006278:	e130      	b.n	80064dc <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	2210      	movs	r2, #16
 8006280:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	2240      	movs	r2, #64	; 0x40
 800628a:	4013      	ands	r3, r2
 800628c:	2b40      	cmp	r3, #64	; 0x40
 800628e:	d000      	beq.n	8006292 <HAL_UART_IRQHandler+0x30a>
 8006290:	e0a4      	b.n	80063dc <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2280      	movs	r2, #128	; 0x80
 8006296:	589b      	ldr	r3, [r3, r2]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	685a      	ldr	r2, [r3, #4]
 800629c:	217e      	movs	r1, #126	; 0x7e
 800629e:	187b      	adds	r3, r7, r1
 80062a0:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80062a2:	187b      	adds	r3, r7, r1
 80062a4:	881b      	ldrh	r3, [r3, #0]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d100      	bne.n	80062ac <HAL_UART_IRQHandler+0x324>
 80062aa:	e185      	b.n	80065b8 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	225c      	movs	r2, #92	; 0x5c
 80062b0:	5a9b      	ldrh	r3, [r3, r2]
 80062b2:	187a      	adds	r2, r7, r1
 80062b4:	8812      	ldrh	r2, [r2, #0]
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d300      	bcc.n	80062bc <HAL_UART_IRQHandler+0x334>
 80062ba:	e17d      	b.n	80065b8 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	187a      	adds	r2, r7, r1
 80062c0:	215e      	movs	r1, #94	; 0x5e
 80062c2:	8812      	ldrh	r2, [r2, #0]
 80062c4:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2280      	movs	r2, #128	; 0x80
 80062ca:	589b      	ldr	r3, [r3, r2]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	2220      	movs	r2, #32
 80062d2:	4013      	ands	r3, r2
 80062d4:	d170      	bne.n	80063b8 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062d6:	f3ef 8310 	mrs	r3, PRIMASK
 80062da:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80062dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062de:	67bb      	str	r3, [r7, #120]	; 0x78
 80062e0:	2301      	movs	r3, #1
 80062e2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062e6:	f383 8810 	msr	PRIMASK, r3
}
 80062ea:	46c0      	nop			; (mov r8, r8)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	49b4      	ldr	r1, [pc, #720]	; (80065c8 <HAL_UART_IRQHandler+0x640>)
 80062f8:	400a      	ands	r2, r1
 80062fa:	601a      	str	r2, [r3, #0]
 80062fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80062fe:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006302:	f383 8810 	msr	PRIMASK, r3
}
 8006306:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006308:	f3ef 8310 	mrs	r3, PRIMASK
 800630c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800630e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006310:	677b      	str	r3, [r7, #116]	; 0x74
 8006312:	2301      	movs	r3, #1
 8006314:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006316:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006318:	f383 8810 	msr	PRIMASK, r3
}
 800631c:	46c0      	nop			; (mov r8, r8)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	689a      	ldr	r2, [r3, #8]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	2101      	movs	r1, #1
 800632a:	438a      	bics	r2, r1
 800632c:	609a      	str	r2, [r3, #8]
 800632e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006330:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006332:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006334:	f383 8810 	msr	PRIMASK, r3
}
 8006338:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800633a:	f3ef 8310 	mrs	r3, PRIMASK
 800633e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8006340:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006342:	673b      	str	r3, [r7, #112]	; 0x70
 8006344:	2301      	movs	r3, #1
 8006346:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006348:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800634a:	f383 8810 	msr	PRIMASK, r3
}
 800634e:	46c0      	nop			; (mov r8, r8)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	689a      	ldr	r2, [r3, #8]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	2140      	movs	r1, #64	; 0x40
 800635c:	438a      	bics	r2, r1
 800635e:	609a      	str	r2, [r3, #8]
 8006360:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006362:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006364:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006366:	f383 8810 	msr	PRIMASK, r3
}
 800636a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	228c      	movs	r2, #140	; 0x8c
 8006370:	2120      	movs	r1, #32
 8006372:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800637a:	f3ef 8310 	mrs	r3, PRIMASK
 800637e:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8006380:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006382:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006384:	2301      	movs	r3, #1
 8006386:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006388:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800638a:	f383 8810 	msr	PRIMASK, r3
}
 800638e:	46c0      	nop			; (mov r8, r8)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	681a      	ldr	r2, [r3, #0]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	2110      	movs	r1, #16
 800639c:	438a      	bics	r2, r1
 800639e:	601a      	str	r2, [r3, #0]
 80063a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063a2:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80063a6:	f383 8810 	msr	PRIMASK, r3
}
 80063aa:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2280      	movs	r2, #128	; 0x80
 80063b0:	589b      	ldr	r3, [r3, r2]
 80063b2:	0018      	movs	r0, r3
 80063b4:	f7fd fc20 	bl	8003bf8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2202      	movs	r2, #2
 80063bc:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	225c      	movs	r2, #92	; 0x5c
 80063c2:	5a9a      	ldrh	r2, [r3, r2]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	215e      	movs	r1, #94	; 0x5e
 80063c8:	5a5b      	ldrh	r3, [r3, r1]
 80063ca:	b29b      	uxth	r3, r3
 80063cc:	1ad3      	subs	r3, r2, r3
 80063ce:	b29a      	uxth	r2, r3
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	0011      	movs	r1, r2
 80063d4:	0018      	movs	r0, r3
 80063d6:	f7fc f847 	bl	8002468 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80063da:	e0ed      	b.n	80065b8 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	225c      	movs	r2, #92	; 0x5c
 80063e0:	5a99      	ldrh	r1, [r3, r2]
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	225e      	movs	r2, #94	; 0x5e
 80063e6:	5a9b      	ldrh	r3, [r3, r2]
 80063e8:	b29a      	uxth	r2, r3
 80063ea:	208e      	movs	r0, #142	; 0x8e
 80063ec:	183b      	adds	r3, r7, r0
 80063ee:	1a8a      	subs	r2, r1, r2
 80063f0:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	225e      	movs	r2, #94	; 0x5e
 80063f6:	5a9b      	ldrh	r3, [r3, r2]
 80063f8:	b29b      	uxth	r3, r3
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d100      	bne.n	8006400 <HAL_UART_IRQHandler+0x478>
 80063fe:	e0dd      	b.n	80065bc <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8006400:	183b      	adds	r3, r7, r0
 8006402:	881b      	ldrh	r3, [r3, #0]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d100      	bne.n	800640a <HAL_UART_IRQHandler+0x482>
 8006408:	e0d8      	b.n	80065bc <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800640a:	f3ef 8310 	mrs	r3, PRIMASK
 800640e:	60fb      	str	r3, [r7, #12]
  return(result);
 8006410:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006412:	2488      	movs	r4, #136	; 0x88
 8006414:	193a      	adds	r2, r7, r4
 8006416:	6013      	str	r3, [r2, #0]
 8006418:	2301      	movs	r3, #1
 800641a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	f383 8810 	msr	PRIMASK, r3
}
 8006422:	46c0      	nop			; (mov r8, r8)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4967      	ldr	r1, [pc, #412]	; (80065cc <HAL_UART_IRQHandler+0x644>)
 8006430:	400a      	ands	r2, r1
 8006432:	601a      	str	r2, [r3, #0]
 8006434:	193b      	adds	r3, r7, r4
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	f383 8810 	msr	PRIMASK, r3
}
 8006440:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006442:	f3ef 8310 	mrs	r3, PRIMASK
 8006446:	61bb      	str	r3, [r7, #24]
  return(result);
 8006448:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800644a:	2484      	movs	r4, #132	; 0x84
 800644c:	193a      	adds	r2, r7, r4
 800644e:	6013      	str	r3, [r2, #0]
 8006450:	2301      	movs	r3, #1
 8006452:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006454:	69fb      	ldr	r3, [r7, #28]
 8006456:	f383 8810 	msr	PRIMASK, r3
}
 800645a:	46c0      	nop			; (mov r8, r8)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	689a      	ldr	r2, [r3, #8]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	495a      	ldr	r1, [pc, #360]	; (80065d0 <HAL_UART_IRQHandler+0x648>)
 8006468:	400a      	ands	r2, r1
 800646a:	609a      	str	r2, [r3, #8]
 800646c:	193b      	adds	r3, r7, r4
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006472:	6a3b      	ldr	r3, [r7, #32]
 8006474:	f383 8810 	msr	PRIMASK, r3
}
 8006478:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	228c      	movs	r2, #140	; 0x8c
 800647e:	2120      	movs	r1, #32
 8006480:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2200      	movs	r2, #0
 8006486:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2200      	movs	r2, #0
 800648c:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800648e:	f3ef 8310 	mrs	r3, PRIMASK
 8006492:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006494:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006496:	2480      	movs	r4, #128	; 0x80
 8006498:	193a      	adds	r2, r7, r4
 800649a:	6013      	str	r3, [r2, #0]
 800649c:	2301      	movs	r3, #1
 800649e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064a2:	f383 8810 	msr	PRIMASK, r3
}
 80064a6:	46c0      	nop			; (mov r8, r8)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	2110      	movs	r1, #16
 80064b4:	438a      	bics	r2, r1
 80064b6:	601a      	str	r2, [r3, #0]
 80064b8:	193b      	adds	r3, r7, r4
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064c0:	f383 8810 	msr	PRIMASK, r3
}
 80064c4:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2202      	movs	r2, #2
 80064ca:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80064cc:	183b      	adds	r3, r7, r0
 80064ce:	881a      	ldrh	r2, [r3, #0]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	0011      	movs	r1, r2
 80064d4:	0018      	movs	r0, r3
 80064d6:	f7fb ffc7 	bl	8002468 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80064da:	e06f      	b.n	80065bc <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80064dc:	23a4      	movs	r3, #164	; 0xa4
 80064de:	18fb      	adds	r3, r7, r3
 80064e0:	681a      	ldr	r2, [r3, #0]
 80064e2:	2380      	movs	r3, #128	; 0x80
 80064e4:	035b      	lsls	r3, r3, #13
 80064e6:	4013      	ands	r3, r2
 80064e8:	d010      	beq.n	800650c <HAL_UART_IRQHandler+0x584>
 80064ea:	239c      	movs	r3, #156	; 0x9c
 80064ec:	18fb      	adds	r3, r7, r3
 80064ee:	681a      	ldr	r2, [r3, #0]
 80064f0:	2380      	movs	r3, #128	; 0x80
 80064f2:	03db      	lsls	r3, r3, #15
 80064f4:	4013      	ands	r3, r2
 80064f6:	d009      	beq.n	800650c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	2280      	movs	r2, #128	; 0x80
 80064fe:	0352      	lsls	r2, r2, #13
 8006500:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	0018      	movs	r0, r3
 8006506:	f001 fbcb 	bl	8007ca0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800650a:	e05a      	b.n	80065c2 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800650c:	23a4      	movs	r3, #164	; 0xa4
 800650e:	18fb      	adds	r3, r7, r3
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	2280      	movs	r2, #128	; 0x80
 8006514:	4013      	ands	r3, r2
 8006516:	d016      	beq.n	8006546 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006518:	23a0      	movs	r3, #160	; 0xa0
 800651a:	18fb      	adds	r3, r7, r3
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	2280      	movs	r2, #128	; 0x80
 8006520:	4013      	ands	r3, r2
 8006522:	d106      	bne.n	8006532 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006524:	239c      	movs	r3, #156	; 0x9c
 8006526:	18fb      	adds	r3, r7, r3
 8006528:	681a      	ldr	r2, [r3, #0]
 800652a:	2380      	movs	r3, #128	; 0x80
 800652c:	041b      	lsls	r3, r3, #16
 800652e:	4013      	ands	r3, r2
 8006530:	d009      	beq.n	8006546 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006536:	2b00      	cmp	r3, #0
 8006538:	d042      	beq.n	80065c0 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800653e:	687a      	ldr	r2, [r7, #4]
 8006540:	0010      	movs	r0, r2
 8006542:	4798      	blx	r3
    }
    return;
 8006544:	e03c      	b.n	80065c0 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006546:	23a4      	movs	r3, #164	; 0xa4
 8006548:	18fb      	adds	r3, r7, r3
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	2240      	movs	r2, #64	; 0x40
 800654e:	4013      	ands	r3, r2
 8006550:	d00a      	beq.n	8006568 <HAL_UART_IRQHandler+0x5e0>
 8006552:	23a0      	movs	r3, #160	; 0xa0
 8006554:	18fb      	adds	r3, r7, r3
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	2240      	movs	r2, #64	; 0x40
 800655a:	4013      	ands	r3, r2
 800655c:	d004      	beq.n	8006568 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	0018      	movs	r0, r3
 8006562:	f000 ff10 	bl	8007386 <UART_EndTransmit_IT>
    return;
 8006566:	e02c      	b.n	80065c2 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006568:	23a4      	movs	r3, #164	; 0xa4
 800656a:	18fb      	adds	r3, r7, r3
 800656c:	681a      	ldr	r2, [r3, #0]
 800656e:	2380      	movs	r3, #128	; 0x80
 8006570:	041b      	lsls	r3, r3, #16
 8006572:	4013      	ands	r3, r2
 8006574:	d00b      	beq.n	800658e <HAL_UART_IRQHandler+0x606>
 8006576:	23a0      	movs	r3, #160	; 0xa0
 8006578:	18fb      	adds	r3, r7, r3
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	2380      	movs	r3, #128	; 0x80
 800657e:	05db      	lsls	r3, r3, #23
 8006580:	4013      	ands	r3, r2
 8006582:	d004      	beq.n	800658e <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	0018      	movs	r0, r3
 8006588:	f001 fb9a 	bl	8007cc0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800658c:	e019      	b.n	80065c2 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800658e:	23a4      	movs	r3, #164	; 0xa4
 8006590:	18fb      	adds	r3, r7, r3
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	2380      	movs	r3, #128	; 0x80
 8006596:	045b      	lsls	r3, r3, #17
 8006598:	4013      	ands	r3, r2
 800659a:	d012      	beq.n	80065c2 <HAL_UART_IRQHandler+0x63a>
 800659c:	23a0      	movs	r3, #160	; 0xa0
 800659e:	18fb      	adds	r3, r7, r3
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	da0d      	bge.n	80065c2 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	0018      	movs	r0, r3
 80065aa:	f001 fb81 	bl	8007cb0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80065ae:	e008      	b.n	80065c2 <HAL_UART_IRQHandler+0x63a>
      return;
 80065b0:	46c0      	nop			; (mov r8, r8)
 80065b2:	e006      	b.n	80065c2 <HAL_UART_IRQHandler+0x63a>
    return;
 80065b4:	46c0      	nop			; (mov r8, r8)
 80065b6:	e004      	b.n	80065c2 <HAL_UART_IRQHandler+0x63a>
      return;
 80065b8:	46c0      	nop			; (mov r8, r8)
 80065ba:	e002      	b.n	80065c2 <HAL_UART_IRQHandler+0x63a>
      return;
 80065bc:	46c0      	nop			; (mov r8, r8)
 80065be:	e000      	b.n	80065c2 <HAL_UART_IRQHandler+0x63a>
    return;
 80065c0:	46c0      	nop			; (mov r8, r8)
  }
}
 80065c2:	46bd      	mov	sp, r7
 80065c4:	b02a      	add	sp, #168	; 0xa8
 80065c6:	bdb0      	pop	{r4, r5, r7, pc}
 80065c8:	fffffeff 	.word	0xfffffeff
 80065cc:	fffffedf 	.word	0xfffffedf
 80065d0:	effffffe 	.word	0xeffffffe

080065d4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b082      	sub	sp, #8
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80065dc:	46c0      	nop			; (mov r8, r8)
 80065de:	46bd      	mov	sp, r7
 80065e0:	b002      	add	sp, #8
 80065e2:	bd80      	pop	{r7, pc}

080065e4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b082      	sub	sp, #8
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80065ec:	46c0      	nop			; (mov r8, r8)
 80065ee:	46bd      	mov	sp, r7
 80065f0:	b002      	add	sp, #8
 80065f2:	bd80      	pop	{r7, pc}

080065f4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b082      	sub	sp, #8
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80065fc:	46c0      	nop			; (mov r8, r8)
 80065fe:	46bd      	mov	sp, r7
 8006600:	b002      	add	sp, #8
 8006602:	bd80      	pop	{r7, pc}

08006604 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006604:	b5b0      	push	{r4, r5, r7, lr}
 8006606:	b090      	sub	sp, #64	; 0x40
 8006608:	af00      	add	r7, sp, #0
 800660a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800660c:	231a      	movs	r3, #26
 800660e:	2220      	movs	r2, #32
 8006610:	189b      	adds	r3, r3, r2
 8006612:	19db      	adds	r3, r3, r7
 8006614:	2200      	movs	r2, #0
 8006616:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800661a:	689a      	ldr	r2, [r3, #8]
 800661c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800661e:	691b      	ldr	r3, [r3, #16]
 8006620:	431a      	orrs	r2, r3
 8006622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006624:	695b      	ldr	r3, [r3, #20]
 8006626:	431a      	orrs	r2, r3
 8006628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800662a:	69db      	ldr	r3, [r3, #28]
 800662c:	4313      	orrs	r3, r2
 800662e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4ac1      	ldr	r2, [pc, #772]	; (800693c <UART_SetConfig+0x338>)
 8006638:	4013      	ands	r3, r2
 800663a:	0019      	movs	r1, r3
 800663c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800663e:	681a      	ldr	r2, [r3, #0]
 8006640:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006642:	430b      	orrs	r3, r1
 8006644:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	4abc      	ldr	r2, [pc, #752]	; (8006940 <UART_SetConfig+0x33c>)
 800664e:	4013      	ands	r3, r2
 8006650:	0018      	movs	r0, r3
 8006652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006654:	68d9      	ldr	r1, [r3, #12]
 8006656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006658:	681a      	ldr	r2, [r3, #0]
 800665a:	0003      	movs	r3, r0
 800665c:	430b      	orrs	r3, r1
 800665e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006662:	699b      	ldr	r3, [r3, #24]
 8006664:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4ab6      	ldr	r2, [pc, #728]	; (8006944 <UART_SetConfig+0x340>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d009      	beq.n	8006684 <UART_SetConfig+0x80>
 8006670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4ab4      	ldr	r2, [pc, #720]	; (8006948 <UART_SetConfig+0x344>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d004      	beq.n	8006684 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800667a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800667c:	6a1b      	ldr	r3, [r3, #32]
 800667e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006680:	4313      	orrs	r3, r2
 8006682:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	4ab0      	ldr	r2, [pc, #704]	; (800694c <UART_SetConfig+0x348>)
 800668c:	4013      	ands	r3, r2
 800668e:	0019      	movs	r1, r3
 8006690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006696:	430b      	orrs	r3, r1
 8006698:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800669a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066a0:	220f      	movs	r2, #15
 80066a2:	4393      	bics	r3, r2
 80066a4:	0018      	movs	r0, r3
 80066a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066a8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80066aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	0003      	movs	r3, r0
 80066b0:	430b      	orrs	r3, r1
 80066b2:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80066b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4aa5      	ldr	r2, [pc, #660]	; (8006950 <UART_SetConfig+0x34c>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d131      	bne.n	8006722 <UART_SetConfig+0x11e>
 80066be:	4ba5      	ldr	r3, [pc, #660]	; (8006954 <UART_SetConfig+0x350>)
 80066c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066c2:	2203      	movs	r2, #3
 80066c4:	4013      	ands	r3, r2
 80066c6:	2b03      	cmp	r3, #3
 80066c8:	d01d      	beq.n	8006706 <UART_SetConfig+0x102>
 80066ca:	d823      	bhi.n	8006714 <UART_SetConfig+0x110>
 80066cc:	2b02      	cmp	r3, #2
 80066ce:	d00c      	beq.n	80066ea <UART_SetConfig+0xe6>
 80066d0:	d820      	bhi.n	8006714 <UART_SetConfig+0x110>
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d002      	beq.n	80066dc <UART_SetConfig+0xd8>
 80066d6:	2b01      	cmp	r3, #1
 80066d8:	d00e      	beq.n	80066f8 <UART_SetConfig+0xf4>
 80066da:	e01b      	b.n	8006714 <UART_SetConfig+0x110>
 80066dc:	231b      	movs	r3, #27
 80066de:	2220      	movs	r2, #32
 80066e0:	189b      	adds	r3, r3, r2
 80066e2:	19db      	adds	r3, r3, r7
 80066e4:	2200      	movs	r2, #0
 80066e6:	701a      	strb	r2, [r3, #0]
 80066e8:	e154      	b.n	8006994 <UART_SetConfig+0x390>
 80066ea:	231b      	movs	r3, #27
 80066ec:	2220      	movs	r2, #32
 80066ee:	189b      	adds	r3, r3, r2
 80066f0:	19db      	adds	r3, r3, r7
 80066f2:	2202      	movs	r2, #2
 80066f4:	701a      	strb	r2, [r3, #0]
 80066f6:	e14d      	b.n	8006994 <UART_SetConfig+0x390>
 80066f8:	231b      	movs	r3, #27
 80066fa:	2220      	movs	r2, #32
 80066fc:	189b      	adds	r3, r3, r2
 80066fe:	19db      	adds	r3, r3, r7
 8006700:	2204      	movs	r2, #4
 8006702:	701a      	strb	r2, [r3, #0]
 8006704:	e146      	b.n	8006994 <UART_SetConfig+0x390>
 8006706:	231b      	movs	r3, #27
 8006708:	2220      	movs	r2, #32
 800670a:	189b      	adds	r3, r3, r2
 800670c:	19db      	adds	r3, r3, r7
 800670e:	2208      	movs	r2, #8
 8006710:	701a      	strb	r2, [r3, #0]
 8006712:	e13f      	b.n	8006994 <UART_SetConfig+0x390>
 8006714:	231b      	movs	r3, #27
 8006716:	2220      	movs	r2, #32
 8006718:	189b      	adds	r3, r3, r2
 800671a:	19db      	adds	r3, r3, r7
 800671c:	2210      	movs	r2, #16
 800671e:	701a      	strb	r2, [r3, #0]
 8006720:	e138      	b.n	8006994 <UART_SetConfig+0x390>
 8006722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4a8c      	ldr	r2, [pc, #560]	; (8006958 <UART_SetConfig+0x354>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d131      	bne.n	8006790 <UART_SetConfig+0x18c>
 800672c:	4b89      	ldr	r3, [pc, #548]	; (8006954 <UART_SetConfig+0x350>)
 800672e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006730:	220c      	movs	r2, #12
 8006732:	4013      	ands	r3, r2
 8006734:	2b0c      	cmp	r3, #12
 8006736:	d01d      	beq.n	8006774 <UART_SetConfig+0x170>
 8006738:	d823      	bhi.n	8006782 <UART_SetConfig+0x17e>
 800673a:	2b08      	cmp	r3, #8
 800673c:	d00c      	beq.n	8006758 <UART_SetConfig+0x154>
 800673e:	d820      	bhi.n	8006782 <UART_SetConfig+0x17e>
 8006740:	2b00      	cmp	r3, #0
 8006742:	d002      	beq.n	800674a <UART_SetConfig+0x146>
 8006744:	2b04      	cmp	r3, #4
 8006746:	d00e      	beq.n	8006766 <UART_SetConfig+0x162>
 8006748:	e01b      	b.n	8006782 <UART_SetConfig+0x17e>
 800674a:	231b      	movs	r3, #27
 800674c:	2220      	movs	r2, #32
 800674e:	189b      	adds	r3, r3, r2
 8006750:	19db      	adds	r3, r3, r7
 8006752:	2200      	movs	r2, #0
 8006754:	701a      	strb	r2, [r3, #0]
 8006756:	e11d      	b.n	8006994 <UART_SetConfig+0x390>
 8006758:	231b      	movs	r3, #27
 800675a:	2220      	movs	r2, #32
 800675c:	189b      	adds	r3, r3, r2
 800675e:	19db      	adds	r3, r3, r7
 8006760:	2202      	movs	r2, #2
 8006762:	701a      	strb	r2, [r3, #0]
 8006764:	e116      	b.n	8006994 <UART_SetConfig+0x390>
 8006766:	231b      	movs	r3, #27
 8006768:	2220      	movs	r2, #32
 800676a:	189b      	adds	r3, r3, r2
 800676c:	19db      	adds	r3, r3, r7
 800676e:	2204      	movs	r2, #4
 8006770:	701a      	strb	r2, [r3, #0]
 8006772:	e10f      	b.n	8006994 <UART_SetConfig+0x390>
 8006774:	231b      	movs	r3, #27
 8006776:	2220      	movs	r2, #32
 8006778:	189b      	adds	r3, r3, r2
 800677a:	19db      	adds	r3, r3, r7
 800677c:	2208      	movs	r2, #8
 800677e:	701a      	strb	r2, [r3, #0]
 8006780:	e108      	b.n	8006994 <UART_SetConfig+0x390>
 8006782:	231b      	movs	r3, #27
 8006784:	2220      	movs	r2, #32
 8006786:	189b      	adds	r3, r3, r2
 8006788:	19db      	adds	r3, r3, r7
 800678a:	2210      	movs	r2, #16
 800678c:	701a      	strb	r2, [r3, #0]
 800678e:	e101      	b.n	8006994 <UART_SetConfig+0x390>
 8006790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4a71      	ldr	r2, [pc, #452]	; (800695c <UART_SetConfig+0x358>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d131      	bne.n	80067fe <UART_SetConfig+0x1fa>
 800679a:	4b6e      	ldr	r3, [pc, #440]	; (8006954 <UART_SetConfig+0x350>)
 800679c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800679e:	2230      	movs	r2, #48	; 0x30
 80067a0:	4013      	ands	r3, r2
 80067a2:	2b30      	cmp	r3, #48	; 0x30
 80067a4:	d01d      	beq.n	80067e2 <UART_SetConfig+0x1de>
 80067a6:	d823      	bhi.n	80067f0 <UART_SetConfig+0x1ec>
 80067a8:	2b20      	cmp	r3, #32
 80067aa:	d00c      	beq.n	80067c6 <UART_SetConfig+0x1c2>
 80067ac:	d820      	bhi.n	80067f0 <UART_SetConfig+0x1ec>
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d002      	beq.n	80067b8 <UART_SetConfig+0x1b4>
 80067b2:	2b10      	cmp	r3, #16
 80067b4:	d00e      	beq.n	80067d4 <UART_SetConfig+0x1d0>
 80067b6:	e01b      	b.n	80067f0 <UART_SetConfig+0x1ec>
 80067b8:	231b      	movs	r3, #27
 80067ba:	2220      	movs	r2, #32
 80067bc:	189b      	adds	r3, r3, r2
 80067be:	19db      	adds	r3, r3, r7
 80067c0:	2200      	movs	r2, #0
 80067c2:	701a      	strb	r2, [r3, #0]
 80067c4:	e0e6      	b.n	8006994 <UART_SetConfig+0x390>
 80067c6:	231b      	movs	r3, #27
 80067c8:	2220      	movs	r2, #32
 80067ca:	189b      	adds	r3, r3, r2
 80067cc:	19db      	adds	r3, r3, r7
 80067ce:	2202      	movs	r2, #2
 80067d0:	701a      	strb	r2, [r3, #0]
 80067d2:	e0df      	b.n	8006994 <UART_SetConfig+0x390>
 80067d4:	231b      	movs	r3, #27
 80067d6:	2220      	movs	r2, #32
 80067d8:	189b      	adds	r3, r3, r2
 80067da:	19db      	adds	r3, r3, r7
 80067dc:	2204      	movs	r2, #4
 80067de:	701a      	strb	r2, [r3, #0]
 80067e0:	e0d8      	b.n	8006994 <UART_SetConfig+0x390>
 80067e2:	231b      	movs	r3, #27
 80067e4:	2220      	movs	r2, #32
 80067e6:	189b      	adds	r3, r3, r2
 80067e8:	19db      	adds	r3, r3, r7
 80067ea:	2208      	movs	r2, #8
 80067ec:	701a      	strb	r2, [r3, #0]
 80067ee:	e0d1      	b.n	8006994 <UART_SetConfig+0x390>
 80067f0:	231b      	movs	r3, #27
 80067f2:	2220      	movs	r2, #32
 80067f4:	189b      	adds	r3, r3, r2
 80067f6:	19db      	adds	r3, r3, r7
 80067f8:	2210      	movs	r2, #16
 80067fa:	701a      	strb	r2, [r3, #0]
 80067fc:	e0ca      	b.n	8006994 <UART_SetConfig+0x390>
 80067fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a57      	ldr	r2, [pc, #348]	; (8006960 <UART_SetConfig+0x35c>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d106      	bne.n	8006816 <UART_SetConfig+0x212>
 8006808:	231b      	movs	r3, #27
 800680a:	2220      	movs	r2, #32
 800680c:	189b      	adds	r3, r3, r2
 800680e:	19db      	adds	r3, r3, r7
 8006810:	2200      	movs	r2, #0
 8006812:	701a      	strb	r2, [r3, #0]
 8006814:	e0be      	b.n	8006994 <UART_SetConfig+0x390>
 8006816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a52      	ldr	r2, [pc, #328]	; (8006964 <UART_SetConfig+0x360>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d106      	bne.n	800682e <UART_SetConfig+0x22a>
 8006820:	231b      	movs	r3, #27
 8006822:	2220      	movs	r2, #32
 8006824:	189b      	adds	r3, r3, r2
 8006826:	19db      	adds	r3, r3, r7
 8006828:	2200      	movs	r2, #0
 800682a:	701a      	strb	r2, [r3, #0]
 800682c:	e0b2      	b.n	8006994 <UART_SetConfig+0x390>
 800682e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a4d      	ldr	r2, [pc, #308]	; (8006968 <UART_SetConfig+0x364>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d106      	bne.n	8006846 <UART_SetConfig+0x242>
 8006838:	231b      	movs	r3, #27
 800683a:	2220      	movs	r2, #32
 800683c:	189b      	adds	r3, r3, r2
 800683e:	19db      	adds	r3, r3, r7
 8006840:	2200      	movs	r2, #0
 8006842:	701a      	strb	r2, [r3, #0]
 8006844:	e0a6      	b.n	8006994 <UART_SetConfig+0x390>
 8006846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a3e      	ldr	r2, [pc, #248]	; (8006944 <UART_SetConfig+0x340>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d13e      	bne.n	80068ce <UART_SetConfig+0x2ca>
 8006850:	4b40      	ldr	r3, [pc, #256]	; (8006954 <UART_SetConfig+0x350>)
 8006852:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006854:	23c0      	movs	r3, #192	; 0xc0
 8006856:	011b      	lsls	r3, r3, #4
 8006858:	4013      	ands	r3, r2
 800685a:	22c0      	movs	r2, #192	; 0xc0
 800685c:	0112      	lsls	r2, r2, #4
 800685e:	4293      	cmp	r3, r2
 8006860:	d027      	beq.n	80068b2 <UART_SetConfig+0x2ae>
 8006862:	22c0      	movs	r2, #192	; 0xc0
 8006864:	0112      	lsls	r2, r2, #4
 8006866:	4293      	cmp	r3, r2
 8006868:	d82a      	bhi.n	80068c0 <UART_SetConfig+0x2bc>
 800686a:	2280      	movs	r2, #128	; 0x80
 800686c:	0112      	lsls	r2, r2, #4
 800686e:	4293      	cmp	r3, r2
 8006870:	d011      	beq.n	8006896 <UART_SetConfig+0x292>
 8006872:	2280      	movs	r2, #128	; 0x80
 8006874:	0112      	lsls	r2, r2, #4
 8006876:	4293      	cmp	r3, r2
 8006878:	d822      	bhi.n	80068c0 <UART_SetConfig+0x2bc>
 800687a:	2b00      	cmp	r3, #0
 800687c:	d004      	beq.n	8006888 <UART_SetConfig+0x284>
 800687e:	2280      	movs	r2, #128	; 0x80
 8006880:	00d2      	lsls	r2, r2, #3
 8006882:	4293      	cmp	r3, r2
 8006884:	d00e      	beq.n	80068a4 <UART_SetConfig+0x2a0>
 8006886:	e01b      	b.n	80068c0 <UART_SetConfig+0x2bc>
 8006888:	231b      	movs	r3, #27
 800688a:	2220      	movs	r2, #32
 800688c:	189b      	adds	r3, r3, r2
 800688e:	19db      	adds	r3, r3, r7
 8006890:	2200      	movs	r2, #0
 8006892:	701a      	strb	r2, [r3, #0]
 8006894:	e07e      	b.n	8006994 <UART_SetConfig+0x390>
 8006896:	231b      	movs	r3, #27
 8006898:	2220      	movs	r2, #32
 800689a:	189b      	adds	r3, r3, r2
 800689c:	19db      	adds	r3, r3, r7
 800689e:	2202      	movs	r2, #2
 80068a0:	701a      	strb	r2, [r3, #0]
 80068a2:	e077      	b.n	8006994 <UART_SetConfig+0x390>
 80068a4:	231b      	movs	r3, #27
 80068a6:	2220      	movs	r2, #32
 80068a8:	189b      	adds	r3, r3, r2
 80068aa:	19db      	adds	r3, r3, r7
 80068ac:	2204      	movs	r2, #4
 80068ae:	701a      	strb	r2, [r3, #0]
 80068b0:	e070      	b.n	8006994 <UART_SetConfig+0x390>
 80068b2:	231b      	movs	r3, #27
 80068b4:	2220      	movs	r2, #32
 80068b6:	189b      	adds	r3, r3, r2
 80068b8:	19db      	adds	r3, r3, r7
 80068ba:	2208      	movs	r2, #8
 80068bc:	701a      	strb	r2, [r3, #0]
 80068be:	e069      	b.n	8006994 <UART_SetConfig+0x390>
 80068c0:	231b      	movs	r3, #27
 80068c2:	2220      	movs	r2, #32
 80068c4:	189b      	adds	r3, r3, r2
 80068c6:	19db      	adds	r3, r3, r7
 80068c8:	2210      	movs	r2, #16
 80068ca:	701a      	strb	r2, [r3, #0]
 80068cc:	e062      	b.n	8006994 <UART_SetConfig+0x390>
 80068ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4a1d      	ldr	r2, [pc, #116]	; (8006948 <UART_SetConfig+0x344>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d157      	bne.n	8006988 <UART_SetConfig+0x384>
 80068d8:	4b1e      	ldr	r3, [pc, #120]	; (8006954 <UART_SetConfig+0x350>)
 80068da:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80068dc:	23c0      	movs	r3, #192	; 0xc0
 80068de:	009b      	lsls	r3, r3, #2
 80068e0:	4013      	ands	r3, r2
 80068e2:	22c0      	movs	r2, #192	; 0xc0
 80068e4:	0092      	lsls	r2, r2, #2
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d040      	beq.n	800696c <UART_SetConfig+0x368>
 80068ea:	22c0      	movs	r2, #192	; 0xc0
 80068ec:	0092      	lsls	r2, r2, #2
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d843      	bhi.n	800697a <UART_SetConfig+0x376>
 80068f2:	2280      	movs	r2, #128	; 0x80
 80068f4:	0092      	lsls	r2, r2, #2
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d011      	beq.n	800691e <UART_SetConfig+0x31a>
 80068fa:	2280      	movs	r2, #128	; 0x80
 80068fc:	0092      	lsls	r2, r2, #2
 80068fe:	4293      	cmp	r3, r2
 8006900:	d83b      	bhi.n	800697a <UART_SetConfig+0x376>
 8006902:	2b00      	cmp	r3, #0
 8006904:	d004      	beq.n	8006910 <UART_SetConfig+0x30c>
 8006906:	2280      	movs	r2, #128	; 0x80
 8006908:	0052      	lsls	r2, r2, #1
 800690a:	4293      	cmp	r3, r2
 800690c:	d00e      	beq.n	800692c <UART_SetConfig+0x328>
 800690e:	e034      	b.n	800697a <UART_SetConfig+0x376>
 8006910:	231b      	movs	r3, #27
 8006912:	2220      	movs	r2, #32
 8006914:	189b      	adds	r3, r3, r2
 8006916:	19db      	adds	r3, r3, r7
 8006918:	2200      	movs	r2, #0
 800691a:	701a      	strb	r2, [r3, #0]
 800691c:	e03a      	b.n	8006994 <UART_SetConfig+0x390>
 800691e:	231b      	movs	r3, #27
 8006920:	2220      	movs	r2, #32
 8006922:	189b      	adds	r3, r3, r2
 8006924:	19db      	adds	r3, r3, r7
 8006926:	2202      	movs	r2, #2
 8006928:	701a      	strb	r2, [r3, #0]
 800692a:	e033      	b.n	8006994 <UART_SetConfig+0x390>
 800692c:	231b      	movs	r3, #27
 800692e:	2220      	movs	r2, #32
 8006930:	189b      	adds	r3, r3, r2
 8006932:	19db      	adds	r3, r3, r7
 8006934:	2204      	movs	r2, #4
 8006936:	701a      	strb	r2, [r3, #0]
 8006938:	e02c      	b.n	8006994 <UART_SetConfig+0x390>
 800693a:	46c0      	nop			; (mov r8, r8)
 800693c:	cfff69f3 	.word	0xcfff69f3
 8006940:	ffffcfff 	.word	0xffffcfff
 8006944:	40008000 	.word	0x40008000
 8006948:	40008400 	.word	0x40008400
 800694c:	11fff4ff 	.word	0x11fff4ff
 8006950:	40013800 	.word	0x40013800
 8006954:	40021000 	.word	0x40021000
 8006958:	40004400 	.word	0x40004400
 800695c:	40004800 	.word	0x40004800
 8006960:	40004c00 	.word	0x40004c00
 8006964:	40005000 	.word	0x40005000
 8006968:	40013c00 	.word	0x40013c00
 800696c:	231b      	movs	r3, #27
 800696e:	2220      	movs	r2, #32
 8006970:	189b      	adds	r3, r3, r2
 8006972:	19db      	adds	r3, r3, r7
 8006974:	2208      	movs	r2, #8
 8006976:	701a      	strb	r2, [r3, #0]
 8006978:	e00c      	b.n	8006994 <UART_SetConfig+0x390>
 800697a:	231b      	movs	r3, #27
 800697c:	2220      	movs	r2, #32
 800697e:	189b      	adds	r3, r3, r2
 8006980:	19db      	adds	r3, r3, r7
 8006982:	2210      	movs	r2, #16
 8006984:	701a      	strb	r2, [r3, #0]
 8006986:	e005      	b.n	8006994 <UART_SetConfig+0x390>
 8006988:	231b      	movs	r3, #27
 800698a:	2220      	movs	r2, #32
 800698c:	189b      	adds	r3, r3, r2
 800698e:	19db      	adds	r3, r3, r7
 8006990:	2210      	movs	r2, #16
 8006992:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4ac1      	ldr	r2, [pc, #772]	; (8006ca0 <UART_SetConfig+0x69c>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d005      	beq.n	80069aa <UART_SetConfig+0x3a6>
 800699e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4ac0      	ldr	r2, [pc, #768]	; (8006ca4 <UART_SetConfig+0x6a0>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d000      	beq.n	80069aa <UART_SetConfig+0x3a6>
 80069a8:	e093      	b.n	8006ad2 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80069aa:	231b      	movs	r3, #27
 80069ac:	2220      	movs	r2, #32
 80069ae:	189b      	adds	r3, r3, r2
 80069b0:	19db      	adds	r3, r3, r7
 80069b2:	781b      	ldrb	r3, [r3, #0]
 80069b4:	2b08      	cmp	r3, #8
 80069b6:	d015      	beq.n	80069e4 <UART_SetConfig+0x3e0>
 80069b8:	dc18      	bgt.n	80069ec <UART_SetConfig+0x3e8>
 80069ba:	2b04      	cmp	r3, #4
 80069bc:	d00d      	beq.n	80069da <UART_SetConfig+0x3d6>
 80069be:	dc15      	bgt.n	80069ec <UART_SetConfig+0x3e8>
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d002      	beq.n	80069ca <UART_SetConfig+0x3c6>
 80069c4:	2b02      	cmp	r3, #2
 80069c6:	d005      	beq.n	80069d4 <UART_SetConfig+0x3d0>
 80069c8:	e010      	b.n	80069ec <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80069ca:	f7fe f9f3 	bl	8004db4 <HAL_RCC_GetPCLK1Freq>
 80069ce:	0003      	movs	r3, r0
 80069d0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80069d2:	e014      	b.n	80069fe <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80069d4:	4bb4      	ldr	r3, [pc, #720]	; (8006ca8 <UART_SetConfig+0x6a4>)
 80069d6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80069d8:	e011      	b.n	80069fe <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80069da:	f7fe f95f 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 80069de:	0003      	movs	r3, r0
 80069e0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80069e2:	e00c      	b.n	80069fe <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80069e4:	2380      	movs	r3, #128	; 0x80
 80069e6:	021b      	lsls	r3, r3, #8
 80069e8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80069ea:	e008      	b.n	80069fe <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 80069ec:	2300      	movs	r3, #0
 80069ee:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80069f0:	231a      	movs	r3, #26
 80069f2:	2220      	movs	r2, #32
 80069f4:	189b      	adds	r3, r3, r2
 80069f6:	19db      	adds	r3, r3, r7
 80069f8:	2201      	movs	r2, #1
 80069fa:	701a      	strb	r2, [r3, #0]
        break;
 80069fc:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80069fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d100      	bne.n	8006a06 <UART_SetConfig+0x402>
 8006a04:	e135      	b.n	8006c72 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006a0a:	4ba8      	ldr	r3, [pc, #672]	; (8006cac <UART_SetConfig+0x6a8>)
 8006a0c:	0052      	lsls	r2, r2, #1
 8006a0e:	5ad3      	ldrh	r3, [r2, r3]
 8006a10:	0019      	movs	r1, r3
 8006a12:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006a14:	f7f9 fb94 	bl	8000140 <__udivsi3>
 8006a18:	0003      	movs	r3, r0
 8006a1a:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1e:	685a      	ldr	r2, [r3, #4]
 8006a20:	0013      	movs	r3, r2
 8006a22:	005b      	lsls	r3, r3, #1
 8006a24:	189b      	adds	r3, r3, r2
 8006a26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a28:	429a      	cmp	r2, r3
 8006a2a:	d305      	bcc.n	8006a38 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006a32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d906      	bls.n	8006a46 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8006a38:	231a      	movs	r3, #26
 8006a3a:	2220      	movs	r2, #32
 8006a3c:	189b      	adds	r3, r3, r2
 8006a3e:	19db      	adds	r3, r3, r7
 8006a40:	2201      	movs	r2, #1
 8006a42:	701a      	strb	r2, [r3, #0]
 8006a44:	e044      	b.n	8006ad0 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a48:	61bb      	str	r3, [r7, #24]
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	61fb      	str	r3, [r7, #28]
 8006a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006a52:	4b96      	ldr	r3, [pc, #600]	; (8006cac <UART_SetConfig+0x6a8>)
 8006a54:	0052      	lsls	r2, r2, #1
 8006a56:	5ad3      	ldrh	r3, [r2, r3]
 8006a58:	613b      	str	r3, [r7, #16]
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	617b      	str	r3, [r7, #20]
 8006a5e:	693a      	ldr	r2, [r7, #16]
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	69b8      	ldr	r0, [r7, #24]
 8006a64:	69f9      	ldr	r1, [r7, #28]
 8006a66:	f7f9 fd1f 	bl	80004a8 <__aeabi_uldivmod>
 8006a6a:	0002      	movs	r2, r0
 8006a6c:	000b      	movs	r3, r1
 8006a6e:	0e11      	lsrs	r1, r2, #24
 8006a70:	021d      	lsls	r5, r3, #8
 8006a72:	430d      	orrs	r5, r1
 8006a74:	0214      	lsls	r4, r2, #8
 8006a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	085b      	lsrs	r3, r3, #1
 8006a7c:	60bb      	str	r3, [r7, #8]
 8006a7e:	2300      	movs	r3, #0
 8006a80:	60fb      	str	r3, [r7, #12]
 8006a82:	68b8      	ldr	r0, [r7, #8]
 8006a84:	68f9      	ldr	r1, [r7, #12]
 8006a86:	1900      	adds	r0, r0, r4
 8006a88:	4169      	adcs	r1, r5
 8006a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a8c:	685b      	ldr	r3, [r3, #4]
 8006a8e:	603b      	str	r3, [r7, #0]
 8006a90:	2300      	movs	r3, #0
 8006a92:	607b      	str	r3, [r7, #4]
 8006a94:	683a      	ldr	r2, [r7, #0]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	f7f9 fd06 	bl	80004a8 <__aeabi_uldivmod>
 8006a9c:	0002      	movs	r2, r0
 8006a9e:	000b      	movs	r3, r1
 8006aa0:	0013      	movs	r3, r2
 8006aa2:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006aa4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006aa6:	23c0      	movs	r3, #192	; 0xc0
 8006aa8:	009b      	lsls	r3, r3, #2
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	d309      	bcc.n	8006ac2 <UART_SetConfig+0x4be>
 8006aae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ab0:	2380      	movs	r3, #128	; 0x80
 8006ab2:	035b      	lsls	r3, r3, #13
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	d204      	bcs.n	8006ac2 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8006ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006abe:	60da      	str	r2, [r3, #12]
 8006ac0:	e006      	b.n	8006ad0 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8006ac2:	231a      	movs	r3, #26
 8006ac4:	2220      	movs	r2, #32
 8006ac6:	189b      	adds	r3, r3, r2
 8006ac8:	19db      	adds	r3, r3, r7
 8006aca:	2201      	movs	r2, #1
 8006acc:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8006ace:	e0d0      	b.n	8006c72 <UART_SetConfig+0x66e>
 8006ad0:	e0cf      	b.n	8006c72 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ad4:	69da      	ldr	r2, [r3, #28]
 8006ad6:	2380      	movs	r3, #128	; 0x80
 8006ad8:	021b      	lsls	r3, r3, #8
 8006ada:	429a      	cmp	r2, r3
 8006adc:	d000      	beq.n	8006ae0 <UART_SetConfig+0x4dc>
 8006ade:	e070      	b.n	8006bc2 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8006ae0:	231b      	movs	r3, #27
 8006ae2:	2220      	movs	r2, #32
 8006ae4:	189b      	adds	r3, r3, r2
 8006ae6:	19db      	adds	r3, r3, r7
 8006ae8:	781b      	ldrb	r3, [r3, #0]
 8006aea:	2b08      	cmp	r3, #8
 8006aec:	d015      	beq.n	8006b1a <UART_SetConfig+0x516>
 8006aee:	dc18      	bgt.n	8006b22 <UART_SetConfig+0x51e>
 8006af0:	2b04      	cmp	r3, #4
 8006af2:	d00d      	beq.n	8006b10 <UART_SetConfig+0x50c>
 8006af4:	dc15      	bgt.n	8006b22 <UART_SetConfig+0x51e>
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d002      	beq.n	8006b00 <UART_SetConfig+0x4fc>
 8006afa:	2b02      	cmp	r3, #2
 8006afc:	d005      	beq.n	8006b0a <UART_SetConfig+0x506>
 8006afe:	e010      	b.n	8006b22 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b00:	f7fe f958 	bl	8004db4 <HAL_RCC_GetPCLK1Freq>
 8006b04:	0003      	movs	r3, r0
 8006b06:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006b08:	e014      	b.n	8006b34 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b0a:	4b67      	ldr	r3, [pc, #412]	; (8006ca8 <UART_SetConfig+0x6a4>)
 8006b0c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006b0e:	e011      	b.n	8006b34 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b10:	f7fe f8c4 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 8006b14:	0003      	movs	r3, r0
 8006b16:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006b18:	e00c      	b.n	8006b34 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b1a:	2380      	movs	r3, #128	; 0x80
 8006b1c:	021b      	lsls	r3, r3, #8
 8006b1e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006b20:	e008      	b.n	8006b34 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8006b22:	2300      	movs	r3, #0
 8006b24:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006b26:	231a      	movs	r3, #26
 8006b28:	2220      	movs	r2, #32
 8006b2a:	189b      	adds	r3, r3, r2
 8006b2c:	19db      	adds	r3, r3, r7
 8006b2e:	2201      	movs	r2, #1
 8006b30:	701a      	strb	r2, [r3, #0]
        break;
 8006b32:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006b34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d100      	bne.n	8006b3c <UART_SetConfig+0x538>
 8006b3a:	e09a      	b.n	8006c72 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006b40:	4b5a      	ldr	r3, [pc, #360]	; (8006cac <UART_SetConfig+0x6a8>)
 8006b42:	0052      	lsls	r2, r2, #1
 8006b44:	5ad3      	ldrh	r3, [r2, r3]
 8006b46:	0019      	movs	r1, r3
 8006b48:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006b4a:	f7f9 faf9 	bl	8000140 <__udivsi3>
 8006b4e:	0003      	movs	r3, r0
 8006b50:	005a      	lsls	r2, r3, #1
 8006b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	085b      	lsrs	r3, r3, #1
 8006b58:	18d2      	adds	r2, r2, r3
 8006b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	0019      	movs	r1, r3
 8006b60:	0010      	movs	r0, r2
 8006b62:	f7f9 faed 	bl	8000140 <__udivsi3>
 8006b66:	0003      	movs	r3, r0
 8006b68:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b6c:	2b0f      	cmp	r3, #15
 8006b6e:	d921      	bls.n	8006bb4 <UART_SetConfig+0x5b0>
 8006b70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b72:	2380      	movs	r3, #128	; 0x80
 8006b74:	025b      	lsls	r3, r3, #9
 8006b76:	429a      	cmp	r2, r3
 8006b78:	d21c      	bcs.n	8006bb4 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b7c:	b29a      	uxth	r2, r3
 8006b7e:	200e      	movs	r0, #14
 8006b80:	2420      	movs	r4, #32
 8006b82:	1903      	adds	r3, r0, r4
 8006b84:	19db      	adds	r3, r3, r7
 8006b86:	210f      	movs	r1, #15
 8006b88:	438a      	bics	r2, r1
 8006b8a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b8e:	085b      	lsrs	r3, r3, #1
 8006b90:	b29b      	uxth	r3, r3
 8006b92:	2207      	movs	r2, #7
 8006b94:	4013      	ands	r3, r2
 8006b96:	b299      	uxth	r1, r3
 8006b98:	1903      	adds	r3, r0, r4
 8006b9a:	19db      	adds	r3, r3, r7
 8006b9c:	1902      	adds	r2, r0, r4
 8006b9e:	19d2      	adds	r2, r2, r7
 8006ba0:	8812      	ldrh	r2, [r2, #0]
 8006ba2:	430a      	orrs	r2, r1
 8006ba4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	1902      	adds	r2, r0, r4
 8006bac:	19d2      	adds	r2, r2, r7
 8006bae:	8812      	ldrh	r2, [r2, #0]
 8006bb0:	60da      	str	r2, [r3, #12]
 8006bb2:	e05e      	b.n	8006c72 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8006bb4:	231a      	movs	r3, #26
 8006bb6:	2220      	movs	r2, #32
 8006bb8:	189b      	adds	r3, r3, r2
 8006bba:	19db      	adds	r3, r3, r7
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	701a      	strb	r2, [r3, #0]
 8006bc0:	e057      	b.n	8006c72 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006bc2:	231b      	movs	r3, #27
 8006bc4:	2220      	movs	r2, #32
 8006bc6:	189b      	adds	r3, r3, r2
 8006bc8:	19db      	adds	r3, r3, r7
 8006bca:	781b      	ldrb	r3, [r3, #0]
 8006bcc:	2b08      	cmp	r3, #8
 8006bce:	d015      	beq.n	8006bfc <UART_SetConfig+0x5f8>
 8006bd0:	dc18      	bgt.n	8006c04 <UART_SetConfig+0x600>
 8006bd2:	2b04      	cmp	r3, #4
 8006bd4:	d00d      	beq.n	8006bf2 <UART_SetConfig+0x5ee>
 8006bd6:	dc15      	bgt.n	8006c04 <UART_SetConfig+0x600>
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d002      	beq.n	8006be2 <UART_SetConfig+0x5de>
 8006bdc:	2b02      	cmp	r3, #2
 8006bde:	d005      	beq.n	8006bec <UART_SetConfig+0x5e8>
 8006be0:	e010      	b.n	8006c04 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006be2:	f7fe f8e7 	bl	8004db4 <HAL_RCC_GetPCLK1Freq>
 8006be6:	0003      	movs	r3, r0
 8006be8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006bea:	e014      	b.n	8006c16 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006bec:	4b2e      	ldr	r3, [pc, #184]	; (8006ca8 <UART_SetConfig+0x6a4>)
 8006bee:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006bf0:	e011      	b.n	8006c16 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006bf2:	f7fe f853 	bl	8004c9c <HAL_RCC_GetSysClockFreq>
 8006bf6:	0003      	movs	r3, r0
 8006bf8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006bfa:	e00c      	b.n	8006c16 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006bfc:	2380      	movs	r3, #128	; 0x80
 8006bfe:	021b      	lsls	r3, r3, #8
 8006c00:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006c02:	e008      	b.n	8006c16 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8006c04:	2300      	movs	r3, #0
 8006c06:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006c08:	231a      	movs	r3, #26
 8006c0a:	2220      	movs	r2, #32
 8006c0c:	189b      	adds	r3, r3, r2
 8006c0e:	19db      	adds	r3, r3, r7
 8006c10:	2201      	movs	r2, #1
 8006c12:	701a      	strb	r2, [r3, #0]
        break;
 8006c14:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006c16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d02a      	beq.n	8006c72 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006c20:	4b22      	ldr	r3, [pc, #136]	; (8006cac <UART_SetConfig+0x6a8>)
 8006c22:	0052      	lsls	r2, r2, #1
 8006c24:	5ad3      	ldrh	r3, [r2, r3]
 8006c26:	0019      	movs	r1, r3
 8006c28:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006c2a:	f7f9 fa89 	bl	8000140 <__udivsi3>
 8006c2e:	0003      	movs	r3, r0
 8006c30:	001a      	movs	r2, r3
 8006c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	085b      	lsrs	r3, r3, #1
 8006c38:	18d2      	adds	r2, r2, r3
 8006c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c3c:	685b      	ldr	r3, [r3, #4]
 8006c3e:	0019      	movs	r1, r3
 8006c40:	0010      	movs	r0, r2
 8006c42:	f7f9 fa7d 	bl	8000140 <__udivsi3>
 8006c46:	0003      	movs	r3, r0
 8006c48:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c4c:	2b0f      	cmp	r3, #15
 8006c4e:	d90a      	bls.n	8006c66 <UART_SetConfig+0x662>
 8006c50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c52:	2380      	movs	r3, #128	; 0x80
 8006c54:	025b      	lsls	r3, r3, #9
 8006c56:	429a      	cmp	r2, r3
 8006c58:	d205      	bcs.n	8006c66 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c5c:	b29a      	uxth	r2, r3
 8006c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	60da      	str	r2, [r3, #12]
 8006c64:	e005      	b.n	8006c72 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8006c66:	231a      	movs	r3, #26
 8006c68:	2220      	movs	r2, #32
 8006c6a:	189b      	adds	r3, r3, r2
 8006c6c:	19db      	adds	r3, r3, r7
 8006c6e:	2201      	movs	r2, #1
 8006c70:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c74:	226a      	movs	r2, #106	; 0x6a
 8006c76:	2101      	movs	r1, #1
 8006c78:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c7c:	2268      	movs	r2, #104	; 0x68
 8006c7e:	2101      	movs	r1, #1
 8006c80:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c84:	2200      	movs	r2, #0
 8006c86:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8006c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8006c8e:	231a      	movs	r3, #26
 8006c90:	2220      	movs	r2, #32
 8006c92:	189b      	adds	r3, r3, r2
 8006c94:	19db      	adds	r3, r3, r7
 8006c96:	781b      	ldrb	r3, [r3, #0]
}
 8006c98:	0018      	movs	r0, r3
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	b010      	add	sp, #64	; 0x40
 8006c9e:	bdb0      	pop	{r4, r5, r7, pc}
 8006ca0:	40008000 	.word	0x40008000
 8006ca4:	40008400 	.word	0x40008400
 8006ca8:	00f42400 	.word	0x00f42400
 8006cac:	0800b4a4 	.word	0x0800b4a4

08006cb0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b082      	sub	sp, #8
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	4013      	ands	r3, r2
 8006cc0:	d00b      	beq.n	8006cda <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	4a4a      	ldr	r2, [pc, #296]	; (8006df4 <UART_AdvFeatureConfig+0x144>)
 8006cca:	4013      	ands	r3, r2
 8006ccc:	0019      	movs	r1, r3
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	430a      	orrs	r2, r1
 8006cd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cde:	2202      	movs	r2, #2
 8006ce0:	4013      	ands	r3, r2
 8006ce2:	d00b      	beq.n	8006cfc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	4a43      	ldr	r2, [pc, #268]	; (8006df8 <UART_AdvFeatureConfig+0x148>)
 8006cec:	4013      	ands	r3, r2
 8006cee:	0019      	movs	r1, r3
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	430a      	orrs	r2, r1
 8006cfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d00:	2204      	movs	r2, #4
 8006d02:	4013      	ands	r3, r2
 8006d04:	d00b      	beq.n	8006d1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	4a3b      	ldr	r2, [pc, #236]	; (8006dfc <UART_AdvFeatureConfig+0x14c>)
 8006d0e:	4013      	ands	r3, r2
 8006d10:	0019      	movs	r1, r3
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	430a      	orrs	r2, r1
 8006d1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d22:	2208      	movs	r2, #8
 8006d24:	4013      	ands	r3, r2
 8006d26:	d00b      	beq.n	8006d40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	685b      	ldr	r3, [r3, #4]
 8006d2e:	4a34      	ldr	r2, [pc, #208]	; (8006e00 <UART_AdvFeatureConfig+0x150>)
 8006d30:	4013      	ands	r3, r2
 8006d32:	0019      	movs	r1, r3
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	430a      	orrs	r2, r1
 8006d3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d44:	2210      	movs	r2, #16
 8006d46:	4013      	ands	r3, r2
 8006d48:	d00b      	beq.n	8006d62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	689b      	ldr	r3, [r3, #8]
 8006d50:	4a2c      	ldr	r2, [pc, #176]	; (8006e04 <UART_AdvFeatureConfig+0x154>)
 8006d52:	4013      	ands	r3, r2
 8006d54:	0019      	movs	r1, r3
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	430a      	orrs	r2, r1
 8006d60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d66:	2220      	movs	r2, #32
 8006d68:	4013      	ands	r3, r2
 8006d6a:	d00b      	beq.n	8006d84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	689b      	ldr	r3, [r3, #8]
 8006d72:	4a25      	ldr	r2, [pc, #148]	; (8006e08 <UART_AdvFeatureConfig+0x158>)
 8006d74:	4013      	ands	r3, r2
 8006d76:	0019      	movs	r1, r3
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	430a      	orrs	r2, r1
 8006d82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d88:	2240      	movs	r2, #64	; 0x40
 8006d8a:	4013      	ands	r3, r2
 8006d8c:	d01d      	beq.n	8006dca <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	4a1d      	ldr	r2, [pc, #116]	; (8006e0c <UART_AdvFeatureConfig+0x15c>)
 8006d96:	4013      	ands	r3, r2
 8006d98:	0019      	movs	r1, r3
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	430a      	orrs	r2, r1
 8006da4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006daa:	2380      	movs	r3, #128	; 0x80
 8006dac:	035b      	lsls	r3, r3, #13
 8006dae:	429a      	cmp	r2, r3
 8006db0:	d10b      	bne.n	8006dca <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	4a15      	ldr	r2, [pc, #84]	; (8006e10 <UART_AdvFeatureConfig+0x160>)
 8006dba:	4013      	ands	r3, r2
 8006dbc:	0019      	movs	r1, r3
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	430a      	orrs	r2, r1
 8006dc8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dce:	2280      	movs	r2, #128	; 0x80
 8006dd0:	4013      	ands	r3, r2
 8006dd2:	d00b      	beq.n	8006dec <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	4a0e      	ldr	r2, [pc, #56]	; (8006e14 <UART_AdvFeatureConfig+0x164>)
 8006ddc:	4013      	ands	r3, r2
 8006dde:	0019      	movs	r1, r3
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	430a      	orrs	r2, r1
 8006dea:	605a      	str	r2, [r3, #4]
  }
}
 8006dec:	46c0      	nop			; (mov r8, r8)
 8006dee:	46bd      	mov	sp, r7
 8006df0:	b002      	add	sp, #8
 8006df2:	bd80      	pop	{r7, pc}
 8006df4:	fffdffff 	.word	0xfffdffff
 8006df8:	fffeffff 	.word	0xfffeffff
 8006dfc:	fffbffff 	.word	0xfffbffff
 8006e00:	ffff7fff 	.word	0xffff7fff
 8006e04:	ffffefff 	.word	0xffffefff
 8006e08:	ffffdfff 	.word	0xffffdfff
 8006e0c:	ffefffff 	.word	0xffefffff
 8006e10:	ff9fffff 	.word	0xff9fffff
 8006e14:	fff7ffff 	.word	0xfff7ffff

08006e18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b086      	sub	sp, #24
 8006e1c:	af02      	add	r7, sp, #8
 8006e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2290      	movs	r2, #144	; 0x90
 8006e24:	2100      	movs	r1, #0
 8006e26:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006e28:	f7fc fdc4 	bl	80039b4 <HAL_GetTick>
 8006e2c:	0003      	movs	r3, r0
 8006e2e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	2208      	movs	r2, #8
 8006e38:	4013      	ands	r3, r2
 8006e3a:	2b08      	cmp	r3, #8
 8006e3c:	d10c      	bne.n	8006e58 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	2280      	movs	r2, #128	; 0x80
 8006e42:	0391      	lsls	r1, r2, #14
 8006e44:	6878      	ldr	r0, [r7, #4]
 8006e46:	4a1a      	ldr	r2, [pc, #104]	; (8006eb0 <UART_CheckIdleState+0x98>)
 8006e48:	9200      	str	r2, [sp, #0]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	f000 f832 	bl	8006eb4 <UART_WaitOnFlagUntilTimeout>
 8006e50:	1e03      	subs	r3, r0, #0
 8006e52:	d001      	beq.n	8006e58 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e54:	2303      	movs	r3, #3
 8006e56:	e026      	b.n	8006ea6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	2204      	movs	r2, #4
 8006e60:	4013      	ands	r3, r2
 8006e62:	2b04      	cmp	r3, #4
 8006e64:	d10c      	bne.n	8006e80 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	2280      	movs	r2, #128	; 0x80
 8006e6a:	03d1      	lsls	r1, r2, #15
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	4a10      	ldr	r2, [pc, #64]	; (8006eb0 <UART_CheckIdleState+0x98>)
 8006e70:	9200      	str	r2, [sp, #0]
 8006e72:	2200      	movs	r2, #0
 8006e74:	f000 f81e 	bl	8006eb4 <UART_WaitOnFlagUntilTimeout>
 8006e78:	1e03      	subs	r3, r0, #0
 8006e7a:	d001      	beq.n	8006e80 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e7c:	2303      	movs	r3, #3
 8006e7e:	e012      	b.n	8006ea6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2288      	movs	r2, #136	; 0x88
 8006e84:	2120      	movs	r1, #32
 8006e86:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	228c      	movs	r2, #140	; 0x8c
 8006e8c:	2120      	movs	r1, #32
 8006e8e:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2200      	movs	r2, #0
 8006e94:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2284      	movs	r2, #132	; 0x84
 8006ea0:	2100      	movs	r1, #0
 8006ea2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006ea4:	2300      	movs	r3, #0
}
 8006ea6:	0018      	movs	r0, r3
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	b004      	add	sp, #16
 8006eac:	bd80      	pop	{r7, pc}
 8006eae:	46c0      	nop			; (mov r8, r8)
 8006eb0:	01ffffff 	.word	0x01ffffff

08006eb4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b094      	sub	sp, #80	; 0x50
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	60f8      	str	r0, [r7, #12]
 8006ebc:	60b9      	str	r1, [r7, #8]
 8006ebe:	603b      	str	r3, [r7, #0]
 8006ec0:	1dfb      	adds	r3, r7, #7
 8006ec2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ec4:	e0a7      	b.n	8007016 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ec6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006ec8:	3301      	adds	r3, #1
 8006eca:	d100      	bne.n	8006ece <UART_WaitOnFlagUntilTimeout+0x1a>
 8006ecc:	e0a3      	b.n	8007016 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ece:	f7fc fd71 	bl	80039b4 <HAL_GetTick>
 8006ed2:	0002      	movs	r2, r0
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	1ad3      	subs	r3, r2, r3
 8006ed8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006eda:	429a      	cmp	r2, r3
 8006edc:	d302      	bcc.n	8006ee4 <UART_WaitOnFlagUntilTimeout+0x30>
 8006ede:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d13f      	bne.n	8006f64 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ee4:	f3ef 8310 	mrs	r3, PRIMASK
 8006ee8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006eea:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006eec:	647b      	str	r3, [r7, #68]	; 0x44
 8006eee:	2301      	movs	r3, #1
 8006ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ef4:	f383 8810 	msr	PRIMASK, r3
}
 8006ef8:	46c0      	nop			; (mov r8, r8)
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	494e      	ldr	r1, [pc, #312]	; (8007040 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006f06:	400a      	ands	r2, r1
 8006f08:	601a      	str	r2, [r3, #0]
 8006f0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f0c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f10:	f383 8810 	msr	PRIMASK, r3
}
 8006f14:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f16:	f3ef 8310 	mrs	r3, PRIMASK
 8006f1a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006f1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f1e:	643b      	str	r3, [r7, #64]	; 0x40
 8006f20:	2301      	movs	r3, #1
 8006f22:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f26:	f383 8810 	msr	PRIMASK, r3
}
 8006f2a:	46c0      	nop			; (mov r8, r8)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	689a      	ldr	r2, [r3, #8]
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	2101      	movs	r1, #1
 8006f38:	438a      	bics	r2, r1
 8006f3a:	609a      	str	r2, [r3, #8]
 8006f3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006f3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f42:	f383 8810 	msr	PRIMASK, r3
}
 8006f46:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2288      	movs	r2, #136	; 0x88
 8006f4c:	2120      	movs	r1, #32
 8006f4e:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	228c      	movs	r2, #140	; 0x8c
 8006f54:	2120      	movs	r1, #32
 8006f56:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	2284      	movs	r2, #132	; 0x84
 8006f5c:	2100      	movs	r1, #0
 8006f5e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006f60:	2303      	movs	r3, #3
 8006f62:	e069      	b.n	8007038 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	2204      	movs	r2, #4
 8006f6c:	4013      	ands	r3, r2
 8006f6e:	d052      	beq.n	8007016 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	69da      	ldr	r2, [r3, #28]
 8006f76:	2380      	movs	r3, #128	; 0x80
 8006f78:	011b      	lsls	r3, r3, #4
 8006f7a:	401a      	ands	r2, r3
 8006f7c:	2380      	movs	r3, #128	; 0x80
 8006f7e:	011b      	lsls	r3, r3, #4
 8006f80:	429a      	cmp	r2, r3
 8006f82:	d148      	bne.n	8007016 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	2280      	movs	r2, #128	; 0x80
 8006f8a:	0112      	lsls	r2, r2, #4
 8006f8c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f8e:	f3ef 8310 	mrs	r3, PRIMASK
 8006f92:	613b      	str	r3, [r7, #16]
  return(result);
 8006f94:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006f96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f98:	2301      	movs	r3, #1
 8006f9a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	f383 8810 	msr	PRIMASK, r3
}
 8006fa2:	46c0      	nop			; (mov r8, r8)
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	681a      	ldr	r2, [r3, #0]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4924      	ldr	r1, [pc, #144]	; (8007040 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006fb0:	400a      	ands	r2, r1
 8006fb2:	601a      	str	r2, [r3, #0]
 8006fb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fb6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fb8:	69bb      	ldr	r3, [r7, #24]
 8006fba:	f383 8810 	msr	PRIMASK, r3
}
 8006fbe:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006fc0:	f3ef 8310 	mrs	r3, PRIMASK
 8006fc4:	61fb      	str	r3, [r7, #28]
  return(result);
 8006fc6:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fc8:	64bb      	str	r3, [r7, #72]	; 0x48
 8006fca:	2301      	movs	r3, #1
 8006fcc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fce:	6a3b      	ldr	r3, [r7, #32]
 8006fd0:	f383 8810 	msr	PRIMASK, r3
}
 8006fd4:	46c0      	nop			; (mov r8, r8)
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	689a      	ldr	r2, [r3, #8]
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	2101      	movs	r1, #1
 8006fe2:	438a      	bics	r2, r1
 8006fe4:	609a      	str	r2, [r3, #8]
 8006fe6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006fe8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fec:	f383 8810 	msr	PRIMASK, r3
}
 8006ff0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	2288      	movs	r2, #136	; 0x88
 8006ff6:	2120      	movs	r1, #32
 8006ff8:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	228c      	movs	r2, #140	; 0x8c
 8006ffe:	2120      	movs	r1, #32
 8007000:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2290      	movs	r2, #144	; 0x90
 8007006:	2120      	movs	r1, #32
 8007008:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2284      	movs	r2, #132	; 0x84
 800700e:	2100      	movs	r1, #0
 8007010:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007012:	2303      	movs	r3, #3
 8007014:	e010      	b.n	8007038 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	69db      	ldr	r3, [r3, #28]
 800701c:	68ba      	ldr	r2, [r7, #8]
 800701e:	4013      	ands	r3, r2
 8007020:	68ba      	ldr	r2, [r7, #8]
 8007022:	1ad3      	subs	r3, r2, r3
 8007024:	425a      	negs	r2, r3
 8007026:	4153      	adcs	r3, r2
 8007028:	b2db      	uxtb	r3, r3
 800702a:	001a      	movs	r2, r3
 800702c:	1dfb      	adds	r3, r7, #7
 800702e:	781b      	ldrb	r3, [r3, #0]
 8007030:	429a      	cmp	r2, r3
 8007032:	d100      	bne.n	8007036 <UART_WaitOnFlagUntilTimeout+0x182>
 8007034:	e747      	b.n	8006ec6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007036:	2300      	movs	r3, #0
}
 8007038:	0018      	movs	r0, r3
 800703a:	46bd      	mov	sp, r7
 800703c:	b014      	add	sp, #80	; 0x50
 800703e:	bd80      	pop	{r7, pc}
 8007040:	fffffe5f 	.word	0xfffffe5f

08007044 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b098      	sub	sp, #96	; 0x60
 8007048:	af00      	add	r7, sp, #0
 800704a:	60f8      	str	r0, [r7, #12]
 800704c:	60b9      	str	r1, [r7, #8]
 800704e:	1dbb      	adds	r3, r7, #6
 8007050:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	68ba      	ldr	r2, [r7, #8]
 8007056:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	1dba      	adds	r2, r7, #6
 800705c:	215c      	movs	r1, #92	; 0x5c
 800705e:	8812      	ldrh	r2, [r2, #0]
 8007060:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	1dba      	adds	r2, r7, #6
 8007066:	215e      	movs	r1, #94	; 0x5e
 8007068:	8812      	ldrh	r2, [r2, #0]
 800706a:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	2200      	movs	r2, #0
 8007070:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	689a      	ldr	r2, [r3, #8]
 8007076:	2380      	movs	r3, #128	; 0x80
 8007078:	015b      	lsls	r3, r3, #5
 800707a:	429a      	cmp	r2, r3
 800707c:	d10d      	bne.n	800709a <UART_Start_Receive_IT+0x56>
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	691b      	ldr	r3, [r3, #16]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d104      	bne.n	8007090 <UART_Start_Receive_IT+0x4c>
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2260      	movs	r2, #96	; 0x60
 800708a:	497b      	ldr	r1, [pc, #492]	; (8007278 <UART_Start_Receive_IT+0x234>)
 800708c:	5299      	strh	r1, [r3, r2]
 800708e:	e02e      	b.n	80070ee <UART_Start_Receive_IT+0xaa>
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2260      	movs	r2, #96	; 0x60
 8007094:	21ff      	movs	r1, #255	; 0xff
 8007096:	5299      	strh	r1, [r3, r2]
 8007098:	e029      	b.n	80070ee <UART_Start_Receive_IT+0xaa>
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	689b      	ldr	r3, [r3, #8]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d10d      	bne.n	80070be <UART_Start_Receive_IT+0x7a>
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	691b      	ldr	r3, [r3, #16]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d104      	bne.n	80070b4 <UART_Start_Receive_IT+0x70>
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2260      	movs	r2, #96	; 0x60
 80070ae:	21ff      	movs	r1, #255	; 0xff
 80070b0:	5299      	strh	r1, [r3, r2]
 80070b2:	e01c      	b.n	80070ee <UART_Start_Receive_IT+0xaa>
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2260      	movs	r2, #96	; 0x60
 80070b8:	217f      	movs	r1, #127	; 0x7f
 80070ba:	5299      	strh	r1, [r3, r2]
 80070bc:	e017      	b.n	80070ee <UART_Start_Receive_IT+0xaa>
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	689a      	ldr	r2, [r3, #8]
 80070c2:	2380      	movs	r3, #128	; 0x80
 80070c4:	055b      	lsls	r3, r3, #21
 80070c6:	429a      	cmp	r2, r3
 80070c8:	d10d      	bne.n	80070e6 <UART_Start_Receive_IT+0xa2>
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	691b      	ldr	r3, [r3, #16]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d104      	bne.n	80070dc <UART_Start_Receive_IT+0x98>
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	2260      	movs	r2, #96	; 0x60
 80070d6:	217f      	movs	r1, #127	; 0x7f
 80070d8:	5299      	strh	r1, [r3, r2]
 80070da:	e008      	b.n	80070ee <UART_Start_Receive_IT+0xaa>
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2260      	movs	r2, #96	; 0x60
 80070e0:	213f      	movs	r1, #63	; 0x3f
 80070e2:	5299      	strh	r1, [r3, r2]
 80070e4:	e003      	b.n	80070ee <UART_Start_Receive_IT+0xaa>
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2260      	movs	r2, #96	; 0x60
 80070ea:	2100      	movs	r1, #0
 80070ec:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	2290      	movs	r2, #144	; 0x90
 80070f2:	2100      	movs	r1, #0
 80070f4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	228c      	movs	r2, #140	; 0x8c
 80070fa:	2122      	movs	r1, #34	; 0x22
 80070fc:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070fe:	f3ef 8310 	mrs	r3, PRIMASK
 8007102:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 8007104:	6c3b      	ldr	r3, [r7, #64]	; 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007106:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007108:	2301      	movs	r3, #1
 800710a:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800710c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800710e:	f383 8810 	msr	PRIMASK, r3
}
 8007112:	46c0      	nop			; (mov r8, r8)
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	689a      	ldr	r2, [r3, #8]
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	2101      	movs	r1, #1
 8007120:	430a      	orrs	r2, r1
 8007122:	609a      	str	r2, [r3, #8]
 8007124:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007126:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007128:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800712a:	f383 8810 	msr	PRIMASK, r3
}
 800712e:	46c0      	nop			; (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8007134:	2380      	movs	r3, #128	; 0x80
 8007136:	059b      	lsls	r3, r3, #22
 8007138:	429a      	cmp	r2, r3
 800713a:	d150      	bne.n	80071de <UART_Start_Receive_IT+0x19a>
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	2268      	movs	r2, #104	; 0x68
 8007140:	5a9b      	ldrh	r3, [r3, r2]
 8007142:	1dba      	adds	r2, r7, #6
 8007144:	8812      	ldrh	r2, [r2, #0]
 8007146:	429a      	cmp	r2, r3
 8007148:	d349      	bcc.n	80071de <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	689a      	ldr	r2, [r3, #8]
 800714e:	2380      	movs	r3, #128	; 0x80
 8007150:	015b      	lsls	r3, r3, #5
 8007152:	429a      	cmp	r2, r3
 8007154:	d107      	bne.n	8007166 <UART_Start_Receive_IT+0x122>
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	691b      	ldr	r3, [r3, #16]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d103      	bne.n	8007166 <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	4a46      	ldr	r2, [pc, #280]	; (800727c <UART_Start_Receive_IT+0x238>)
 8007162:	675a      	str	r2, [r3, #116]	; 0x74
 8007164:	e002      	b.n	800716c <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	4a45      	ldr	r2, [pc, #276]	; (8007280 <UART_Start_Receive_IT+0x23c>)
 800716a:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	691b      	ldr	r3, [r3, #16]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d019      	beq.n	80071a8 <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007174:	f3ef 8310 	mrs	r3, PRIMASK
 8007178:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800717a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800717c:	65bb      	str	r3, [r7, #88]	; 0x58
 800717e:	2301      	movs	r3, #1
 8007180:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007184:	f383 8810 	msr	PRIMASK, r3
}
 8007188:	46c0      	nop			; (mov r8, r8)
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	681a      	ldr	r2, [r3, #0]
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	2180      	movs	r1, #128	; 0x80
 8007196:	0049      	lsls	r1, r1, #1
 8007198:	430a      	orrs	r2, r1
 800719a:	601a      	str	r2, [r3, #0]
 800719c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800719e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071a2:	f383 8810 	msr	PRIMASK, r3
}
 80071a6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071a8:	f3ef 8310 	mrs	r3, PRIMASK
 80071ac:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80071ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80071b0:	657b      	str	r3, [r7, #84]	; 0x54
 80071b2:	2301      	movs	r3, #1
 80071b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071b8:	f383 8810 	msr	PRIMASK, r3
}
 80071bc:	46c0      	nop			; (mov r8, r8)
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	689a      	ldr	r2, [r3, #8]
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	2180      	movs	r1, #128	; 0x80
 80071ca:	0549      	lsls	r1, r1, #21
 80071cc:	430a      	orrs	r2, r1
 80071ce:	609a      	str	r2, [r3, #8]
 80071d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80071d2:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071d6:	f383 8810 	msr	PRIMASK, r3
}
 80071da:	46c0      	nop			; (mov r8, r8)
 80071dc:	e047      	b.n	800726e <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	689a      	ldr	r2, [r3, #8]
 80071e2:	2380      	movs	r3, #128	; 0x80
 80071e4:	015b      	lsls	r3, r3, #5
 80071e6:	429a      	cmp	r2, r3
 80071e8:	d107      	bne.n	80071fa <UART_Start_Receive_IT+0x1b6>
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	691b      	ldr	r3, [r3, #16]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d103      	bne.n	80071fa <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	4a23      	ldr	r2, [pc, #140]	; (8007284 <UART_Start_Receive_IT+0x240>)
 80071f6:	675a      	str	r2, [r3, #116]	; 0x74
 80071f8:	e002      	b.n	8007200 <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	4a22      	ldr	r2, [pc, #136]	; (8007288 <UART_Start_Receive_IT+0x244>)
 80071fe:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	691b      	ldr	r3, [r3, #16]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d019      	beq.n	800723c <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007208:	f3ef 8310 	mrs	r3, PRIMASK
 800720c:	61fb      	str	r3, [r7, #28]
  return(result);
 800720e:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007210:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007212:	2301      	movs	r3, #1
 8007214:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007216:	6a3b      	ldr	r3, [r7, #32]
 8007218:	f383 8810 	msr	PRIMASK, r3
}
 800721c:	46c0      	nop			; (mov r8, r8)
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	681a      	ldr	r2, [r3, #0]
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	2190      	movs	r1, #144	; 0x90
 800722a:	0049      	lsls	r1, r1, #1
 800722c:	430a      	orrs	r2, r1
 800722e:	601a      	str	r2, [r3, #0]
 8007230:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007232:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007236:	f383 8810 	msr	PRIMASK, r3
}
 800723a:	e018      	b.n	800726e <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800723c:	f3ef 8310 	mrs	r3, PRIMASK
 8007240:	613b      	str	r3, [r7, #16]
  return(result);
 8007242:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007244:	653b      	str	r3, [r7, #80]	; 0x50
 8007246:	2301      	movs	r3, #1
 8007248:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	f383 8810 	msr	PRIMASK, r3
}
 8007250:	46c0      	nop			; (mov r8, r8)
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	681a      	ldr	r2, [r3, #0]
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	2120      	movs	r1, #32
 800725e:	430a      	orrs	r2, r1
 8007260:	601a      	str	r2, [r3, #0]
 8007262:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007264:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007266:	69bb      	ldr	r3, [r7, #24]
 8007268:	f383 8810 	msr	PRIMASK, r3
}
 800726c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return HAL_OK;
 800726e:	2300      	movs	r3, #0
}
 8007270:	0018      	movs	r0, r3
 8007272:	46bd      	mov	sp, r7
 8007274:	b018      	add	sp, #96	; 0x60
 8007276:	bd80      	pop	{r7, pc}
 8007278:	000001ff 	.word	0x000001ff
 800727c:	080079b5 	.word	0x080079b5
 8007280:	080076c9 	.word	0x080076c9
 8007284:	08007555 	.word	0x08007555
 8007288:	080073e1 	.word	0x080073e1

0800728c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b08e      	sub	sp, #56	; 0x38
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007294:	f3ef 8310 	mrs	r3, PRIMASK
 8007298:	617b      	str	r3, [r7, #20]
  return(result);
 800729a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800729c:	637b      	str	r3, [r7, #52]	; 0x34
 800729e:	2301      	movs	r3, #1
 80072a0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072a2:	69bb      	ldr	r3, [r7, #24]
 80072a4:	f383 8810 	msr	PRIMASK, r3
}
 80072a8:	46c0      	nop			; (mov r8, r8)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	681a      	ldr	r2, [r3, #0]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4926      	ldr	r1, [pc, #152]	; (8007350 <UART_EndRxTransfer+0xc4>)
 80072b6:	400a      	ands	r2, r1
 80072b8:	601a      	str	r2, [r3, #0]
 80072ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072bc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072be:	69fb      	ldr	r3, [r7, #28]
 80072c0:	f383 8810 	msr	PRIMASK, r3
}
 80072c4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072c6:	f3ef 8310 	mrs	r3, PRIMASK
 80072ca:	623b      	str	r3, [r7, #32]
  return(result);
 80072cc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80072ce:	633b      	str	r3, [r7, #48]	; 0x30
 80072d0:	2301      	movs	r3, #1
 80072d2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d6:	f383 8810 	msr	PRIMASK, r3
}
 80072da:	46c0      	nop			; (mov r8, r8)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	689a      	ldr	r2, [r3, #8]
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	491b      	ldr	r1, [pc, #108]	; (8007354 <UART_EndRxTransfer+0xc8>)
 80072e8:	400a      	ands	r2, r1
 80072ea:	609a      	str	r2, [r3, #8]
 80072ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ee:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072f2:	f383 8810 	msr	PRIMASK, r3
}
 80072f6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80072fc:	2b01      	cmp	r3, #1
 80072fe:	d118      	bne.n	8007332 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007300:	f3ef 8310 	mrs	r3, PRIMASK
 8007304:	60bb      	str	r3, [r7, #8]
  return(result);
 8007306:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007308:	62fb      	str	r3, [r7, #44]	; 0x2c
 800730a:	2301      	movs	r3, #1
 800730c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	f383 8810 	msr	PRIMASK, r3
}
 8007314:	46c0      	nop			; (mov r8, r8)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	2110      	movs	r1, #16
 8007322:	438a      	bics	r2, r1
 8007324:	601a      	str	r2, [r3, #0]
 8007326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007328:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800732a:	693b      	ldr	r3, [r7, #16]
 800732c:	f383 8810 	msr	PRIMASK, r3
}
 8007330:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	228c      	movs	r2, #140	; 0x8c
 8007336:	2120      	movs	r1, #32
 8007338:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2200      	movs	r2, #0
 800733e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2200      	movs	r2, #0
 8007344:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007346:	46c0      	nop			; (mov r8, r8)
 8007348:	46bd      	mov	sp, r7
 800734a:	b00e      	add	sp, #56	; 0x38
 800734c:	bd80      	pop	{r7, pc}
 800734e:	46c0      	nop			; (mov r8, r8)
 8007350:	fffffedf 	.word	0xfffffedf
 8007354:	effffffe 	.word	0xeffffffe

08007358 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b084      	sub	sp, #16
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007364:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	225e      	movs	r2, #94	; 0x5e
 800736a:	2100      	movs	r1, #0
 800736c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	2256      	movs	r2, #86	; 0x56
 8007372:	2100      	movs	r1, #0
 8007374:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	0018      	movs	r0, r3
 800737a:	f7ff f93b 	bl	80065f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800737e:	46c0      	nop			; (mov r8, r8)
 8007380:	46bd      	mov	sp, r7
 8007382:	b004      	add	sp, #16
 8007384:	bd80      	pop	{r7, pc}

08007386 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007386:	b580      	push	{r7, lr}
 8007388:	b086      	sub	sp, #24
 800738a:	af00      	add	r7, sp, #0
 800738c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800738e:	f3ef 8310 	mrs	r3, PRIMASK
 8007392:	60bb      	str	r3, [r7, #8]
  return(result);
 8007394:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007396:	617b      	str	r3, [r7, #20]
 8007398:	2301      	movs	r3, #1
 800739a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	f383 8810 	msr	PRIMASK, r3
}
 80073a2:	46c0      	nop			; (mov r8, r8)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	681a      	ldr	r2, [r3, #0]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	2140      	movs	r1, #64	; 0x40
 80073b0:	438a      	bics	r2, r1
 80073b2:	601a      	str	r2, [r3, #0]
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	f383 8810 	msr	PRIMASK, r3
}
 80073be:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2288      	movs	r2, #136	; 0x88
 80073c4:	2120      	movs	r1, #32
 80073c6:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2200      	movs	r2, #0
 80073cc:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	0018      	movs	r0, r3
 80073d2:	f7ff f8ff 	bl	80065d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80073d6:	46c0      	nop			; (mov r8, r8)
 80073d8:	46bd      	mov	sp, r7
 80073da:	b006      	add	sp, #24
 80073dc:	bd80      	pop	{r7, pc}
	...

080073e0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b090      	sub	sp, #64	; 0x40
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80073e8:	203e      	movs	r0, #62	; 0x3e
 80073ea:	183b      	adds	r3, r7, r0
 80073ec:	687a      	ldr	r2, [r7, #4]
 80073ee:	2160      	movs	r1, #96	; 0x60
 80073f0:	5a52      	ldrh	r2, [r2, r1]
 80073f2:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	228c      	movs	r2, #140	; 0x8c
 80073f8:	589b      	ldr	r3, [r3, r2]
 80073fa:	2b22      	cmp	r3, #34	; 0x22
 80073fc:	d000      	beq.n	8007400 <UART_RxISR_8BIT+0x20>
 80073fe:	e09a      	b.n	8007536 <UART_RxISR_8BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007406:	213c      	movs	r1, #60	; 0x3c
 8007408:	187b      	adds	r3, r7, r1
 800740a:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800740c:	187b      	adds	r3, r7, r1
 800740e:	881b      	ldrh	r3, [r3, #0]
 8007410:	b2da      	uxtb	r2, r3
 8007412:	183b      	adds	r3, r7, r0
 8007414:	881b      	ldrh	r3, [r3, #0]
 8007416:	b2d9      	uxtb	r1, r3
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800741c:	400a      	ands	r2, r1
 800741e:	b2d2      	uxtb	r2, r2
 8007420:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007426:	1c5a      	adds	r2, r3, #1
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	225e      	movs	r2, #94	; 0x5e
 8007430:	5a9b      	ldrh	r3, [r3, r2]
 8007432:	b29b      	uxth	r3, r3
 8007434:	3b01      	subs	r3, #1
 8007436:	b299      	uxth	r1, r3
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	225e      	movs	r2, #94	; 0x5e
 800743c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	225e      	movs	r2, #94	; 0x5e
 8007442:	5a9b      	ldrh	r3, [r3, r2]
 8007444:	b29b      	uxth	r3, r3
 8007446:	2b00      	cmp	r3, #0
 8007448:	d000      	beq.n	800744c <UART_RxISR_8BIT+0x6c>
 800744a:	e07c      	b.n	8007546 <UART_RxISR_8BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800744c:	f3ef 8310 	mrs	r3, PRIMASK
 8007450:	61bb      	str	r3, [r7, #24]
  return(result);
 8007452:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007454:	63bb      	str	r3, [r7, #56]	; 0x38
 8007456:	2301      	movs	r3, #1
 8007458:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800745a:	69fb      	ldr	r3, [r7, #28]
 800745c:	f383 8810 	msr	PRIMASK, r3
}
 8007460:	46c0      	nop			; (mov r8, r8)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	681a      	ldr	r2, [r3, #0]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	4938      	ldr	r1, [pc, #224]	; (8007550 <UART_RxISR_8BIT+0x170>)
 800746e:	400a      	ands	r2, r1
 8007470:	601a      	str	r2, [r3, #0]
 8007472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007474:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007476:	6a3b      	ldr	r3, [r7, #32]
 8007478:	f383 8810 	msr	PRIMASK, r3
}
 800747c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800747e:	f3ef 8310 	mrs	r3, PRIMASK
 8007482:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007484:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007486:	637b      	str	r3, [r7, #52]	; 0x34
 8007488:	2301      	movs	r3, #1
 800748a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800748c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800748e:	f383 8810 	msr	PRIMASK, r3
}
 8007492:	46c0      	nop			; (mov r8, r8)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	689a      	ldr	r2, [r3, #8]
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	2101      	movs	r1, #1
 80074a0:	438a      	bics	r2, r1
 80074a2:	609a      	str	r2, [r3, #8]
 80074a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074aa:	f383 8810 	msr	PRIMASK, r3
}
 80074ae:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	228c      	movs	r2, #140	; 0x8c
 80074b4:	2120      	movs	r1, #32
 80074b6:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2200      	movs	r2, #0
 80074bc:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2200      	movs	r2, #0
 80074c2:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80074c8:	2b01      	cmp	r3, #1
 80074ca:	d12f      	bne.n	800752c <UART_RxISR_8BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2200      	movs	r2, #0
 80074d0:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074d2:	f3ef 8310 	mrs	r3, PRIMASK
 80074d6:	60fb      	str	r3, [r7, #12]
  return(result);
 80074d8:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074da:	633b      	str	r3, [r7, #48]	; 0x30
 80074dc:	2301      	movs	r3, #1
 80074de:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	f383 8810 	msr	PRIMASK, r3
}
 80074e6:	46c0      	nop			; (mov r8, r8)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	681a      	ldr	r2, [r3, #0]
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	2110      	movs	r1, #16
 80074f4:	438a      	bics	r2, r1
 80074f6:	601a      	str	r2, [r3, #0]
 80074f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074fa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074fc:	697b      	ldr	r3, [r7, #20]
 80074fe:	f383 8810 	msr	PRIMASK, r3
}
 8007502:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	69db      	ldr	r3, [r3, #28]
 800750a:	2210      	movs	r2, #16
 800750c:	4013      	ands	r3, r2
 800750e:	2b10      	cmp	r3, #16
 8007510:	d103      	bne.n	800751a <UART_RxISR_8BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	2210      	movs	r2, #16
 8007518:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	225c      	movs	r2, #92	; 0x5c
 800751e:	5a9a      	ldrh	r2, [r3, r2]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	0011      	movs	r1, r2
 8007524:	0018      	movs	r0, r3
 8007526:	f7fa ff9f 	bl	8002468 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800752a:	e00c      	b.n	8007546 <UART_RxISR_8BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	0018      	movs	r0, r3
 8007530:	f7ff f858 	bl	80065e4 <HAL_UART_RxCpltCallback>
}
 8007534:	e007      	b.n	8007546 <UART_RxISR_8BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	699a      	ldr	r2, [r3, #24]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	2108      	movs	r1, #8
 8007542:	430a      	orrs	r2, r1
 8007544:	619a      	str	r2, [r3, #24]
}
 8007546:	46c0      	nop			; (mov r8, r8)
 8007548:	46bd      	mov	sp, r7
 800754a:	b010      	add	sp, #64	; 0x40
 800754c:	bd80      	pop	{r7, pc}
 800754e:	46c0      	nop			; (mov r8, r8)
 8007550:	fffffedf 	.word	0xfffffedf

08007554 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b090      	sub	sp, #64	; 0x40
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800755c:	203e      	movs	r0, #62	; 0x3e
 800755e:	183b      	adds	r3, r7, r0
 8007560:	687a      	ldr	r2, [r7, #4]
 8007562:	2160      	movs	r1, #96	; 0x60
 8007564:	5a52      	ldrh	r2, [r2, r1]
 8007566:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	228c      	movs	r2, #140	; 0x8c
 800756c:	589b      	ldr	r3, [r3, r2]
 800756e:	2b22      	cmp	r3, #34	; 0x22
 8007570:	d000      	beq.n	8007574 <UART_RxISR_16BIT+0x20>
 8007572:	e09a      	b.n	80076aa <UART_RxISR_16BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800757a:	213c      	movs	r1, #60	; 0x3c
 800757c:	187b      	adds	r3, r7, r1
 800757e:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007584:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 8007586:	187b      	adds	r3, r7, r1
 8007588:	183a      	adds	r2, r7, r0
 800758a:	881b      	ldrh	r3, [r3, #0]
 800758c:	8812      	ldrh	r2, [r2, #0]
 800758e:	4013      	ands	r3, r2
 8007590:	b29a      	uxth	r2, r3
 8007592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007594:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800759a:	1c9a      	adds	r2, r3, #2
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	225e      	movs	r2, #94	; 0x5e
 80075a4:	5a9b      	ldrh	r3, [r3, r2]
 80075a6:	b29b      	uxth	r3, r3
 80075a8:	3b01      	subs	r3, #1
 80075aa:	b299      	uxth	r1, r3
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	225e      	movs	r2, #94	; 0x5e
 80075b0:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	225e      	movs	r2, #94	; 0x5e
 80075b6:	5a9b      	ldrh	r3, [r3, r2]
 80075b8:	b29b      	uxth	r3, r3
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d000      	beq.n	80075c0 <UART_RxISR_16BIT+0x6c>
 80075be:	e07c      	b.n	80076ba <UART_RxISR_16BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075c0:	f3ef 8310 	mrs	r3, PRIMASK
 80075c4:	617b      	str	r3, [r7, #20]
  return(result);
 80075c6:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80075c8:	637b      	str	r3, [r7, #52]	; 0x34
 80075ca:	2301      	movs	r3, #1
 80075cc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075ce:	69bb      	ldr	r3, [r7, #24]
 80075d0:	f383 8810 	msr	PRIMASK, r3
}
 80075d4:	46c0      	nop			; (mov r8, r8)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	681a      	ldr	r2, [r3, #0]
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4938      	ldr	r1, [pc, #224]	; (80076c4 <UART_RxISR_16BIT+0x170>)
 80075e2:	400a      	ands	r2, r1
 80075e4:	601a      	str	r2, [r3, #0]
 80075e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075e8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075ea:	69fb      	ldr	r3, [r7, #28]
 80075ec:	f383 8810 	msr	PRIMASK, r3
}
 80075f0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075f2:	f3ef 8310 	mrs	r3, PRIMASK
 80075f6:	623b      	str	r3, [r7, #32]
  return(result);
 80075f8:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075fa:	633b      	str	r3, [r7, #48]	; 0x30
 80075fc:	2301      	movs	r3, #1
 80075fe:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007602:	f383 8810 	msr	PRIMASK, r3
}
 8007606:	46c0      	nop			; (mov r8, r8)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	689a      	ldr	r2, [r3, #8]
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	2101      	movs	r1, #1
 8007614:	438a      	bics	r2, r1
 8007616:	609a      	str	r2, [r3, #8]
 8007618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800761a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800761c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800761e:	f383 8810 	msr	PRIMASK, r3
}
 8007622:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	228c      	movs	r2, #140	; 0x8c
 8007628:	2120      	movs	r1, #32
 800762a:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2200      	movs	r2, #0
 8007630:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2200      	movs	r2, #0
 8007636:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800763c:	2b01      	cmp	r3, #1
 800763e:	d12f      	bne.n	80076a0 <UART_RxISR_16BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2200      	movs	r2, #0
 8007644:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007646:	f3ef 8310 	mrs	r3, PRIMASK
 800764a:	60bb      	str	r3, [r7, #8]
  return(result);
 800764c:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800764e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007650:	2301      	movs	r3, #1
 8007652:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f383 8810 	msr	PRIMASK, r3
}
 800765a:	46c0      	nop			; (mov r8, r8)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	681a      	ldr	r2, [r3, #0]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	2110      	movs	r1, #16
 8007668:	438a      	bics	r2, r1
 800766a:	601a      	str	r2, [r3, #0]
 800766c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800766e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	f383 8810 	msr	PRIMASK, r3
}
 8007676:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	69db      	ldr	r3, [r3, #28]
 800767e:	2210      	movs	r2, #16
 8007680:	4013      	ands	r3, r2
 8007682:	2b10      	cmp	r3, #16
 8007684:	d103      	bne.n	800768e <UART_RxISR_16BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	2210      	movs	r2, #16
 800768c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	225c      	movs	r2, #92	; 0x5c
 8007692:	5a9a      	ldrh	r2, [r3, r2]
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	0011      	movs	r1, r2
 8007698:	0018      	movs	r0, r3
 800769a:	f7fa fee5 	bl	8002468 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800769e:	e00c      	b.n	80076ba <UART_RxISR_16BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	0018      	movs	r0, r3
 80076a4:	f7fe ff9e 	bl	80065e4 <HAL_UART_RxCpltCallback>
}
 80076a8:	e007      	b.n	80076ba <UART_RxISR_16BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	699a      	ldr	r2, [r3, #24]
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	2108      	movs	r1, #8
 80076b6:	430a      	orrs	r2, r1
 80076b8:	619a      	str	r2, [r3, #24]
}
 80076ba:	46c0      	nop			; (mov r8, r8)
 80076bc:	46bd      	mov	sp, r7
 80076be:	b010      	add	sp, #64	; 0x40
 80076c0:	bd80      	pop	{r7, pc}
 80076c2:	46c0      	nop			; (mov r8, r8)
 80076c4:	fffffedf 	.word	0xfffffedf

080076c8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b09c      	sub	sp, #112	; 0x70
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80076d0:	236a      	movs	r3, #106	; 0x6a
 80076d2:	18fb      	adds	r3, r7, r3
 80076d4:	687a      	ldr	r2, [r7, #4]
 80076d6:	2160      	movs	r1, #96	; 0x60
 80076d8:	5a52      	ldrh	r2, [r2, r1]
 80076da:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	69db      	ldr	r3, [r3, #28]
 80076e2:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	663b      	str	r3, [r7, #96]	; 0x60

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	228c      	movs	r2, #140	; 0x8c
 80076f8:	589b      	ldr	r3, [r3, r2]
 80076fa:	2b22      	cmp	r3, #34	; 0x22
 80076fc:	d000      	beq.n	8007700 <UART_RxISR_8BIT_FIFOEN+0x38>
 80076fe:	e144      	b.n	800798a <UART_RxISR_8BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007700:	235e      	movs	r3, #94	; 0x5e
 8007702:	18fb      	adds	r3, r7, r3
 8007704:	687a      	ldr	r2, [r7, #4]
 8007706:	2168      	movs	r1, #104	; 0x68
 8007708:	5a52      	ldrh	r2, [r2, r1]
 800770a:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800770c:	e0eb      	b.n	80078e6 <UART_RxISR_8BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007714:	215c      	movs	r1, #92	; 0x5c
 8007716:	187b      	adds	r3, r7, r1
 8007718:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800771a:	187b      	adds	r3, r7, r1
 800771c:	881b      	ldrh	r3, [r3, #0]
 800771e:	b2da      	uxtb	r2, r3
 8007720:	236a      	movs	r3, #106	; 0x6a
 8007722:	18fb      	adds	r3, r7, r3
 8007724:	881b      	ldrh	r3, [r3, #0]
 8007726:	b2d9      	uxtb	r1, r3
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800772c:	400a      	ands	r2, r1
 800772e:	b2d2      	uxtb	r2, r2
 8007730:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007736:	1c5a      	adds	r2, r3, #1
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	225e      	movs	r2, #94	; 0x5e
 8007740:	5a9b      	ldrh	r3, [r3, r2]
 8007742:	b29b      	uxth	r3, r3
 8007744:	3b01      	subs	r3, #1
 8007746:	b299      	uxth	r1, r3
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	225e      	movs	r2, #94	; 0x5e
 800774c:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	69db      	ldr	r3, [r3, #28]
 8007754:	66fb      	str	r3, [r7, #108]	; 0x6c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007756:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007758:	2207      	movs	r2, #7
 800775a:	4013      	ands	r3, r2
 800775c:	d049      	beq.n	80077f2 <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800775e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007760:	2201      	movs	r2, #1
 8007762:	4013      	ands	r3, r2
 8007764:	d010      	beq.n	8007788 <UART_RxISR_8BIT_FIFOEN+0xc0>
 8007766:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007768:	2380      	movs	r3, #128	; 0x80
 800776a:	005b      	lsls	r3, r3, #1
 800776c:	4013      	ands	r3, r2
 800776e:	d00b      	beq.n	8007788 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	2201      	movs	r2, #1
 8007776:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2290      	movs	r2, #144	; 0x90
 800777c:	589b      	ldr	r3, [r3, r2]
 800777e:	2201      	movs	r2, #1
 8007780:	431a      	orrs	r2, r3
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2190      	movs	r1, #144	; 0x90
 8007786:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007788:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800778a:	2202      	movs	r2, #2
 800778c:	4013      	ands	r3, r2
 800778e:	d00f      	beq.n	80077b0 <UART_RxISR_8BIT_FIFOEN+0xe8>
 8007790:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007792:	2201      	movs	r2, #1
 8007794:	4013      	ands	r3, r2
 8007796:	d00b      	beq.n	80077b0 <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	2202      	movs	r2, #2
 800779e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2290      	movs	r2, #144	; 0x90
 80077a4:	589b      	ldr	r3, [r3, r2]
 80077a6:	2204      	movs	r2, #4
 80077a8:	431a      	orrs	r2, r3
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2190      	movs	r1, #144	; 0x90
 80077ae:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80077b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077b2:	2204      	movs	r2, #4
 80077b4:	4013      	ands	r3, r2
 80077b6:	d00f      	beq.n	80077d8 <UART_RxISR_8BIT_FIFOEN+0x110>
 80077b8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80077ba:	2201      	movs	r2, #1
 80077bc:	4013      	ands	r3, r2
 80077be:	d00b      	beq.n	80077d8 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	2204      	movs	r2, #4
 80077c6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2290      	movs	r2, #144	; 0x90
 80077cc:	589b      	ldr	r3, [r3, r2]
 80077ce:	2202      	movs	r2, #2
 80077d0:	431a      	orrs	r2, r3
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2190      	movs	r1, #144	; 0x90
 80077d6:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2290      	movs	r2, #144	; 0x90
 80077dc:	589b      	ldr	r3, [r3, r2]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d007      	beq.n	80077f2 <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	0018      	movs	r0, r3
 80077e6:	f7fe ff05 	bl	80065f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2290      	movs	r2, #144	; 0x90
 80077ee:	2100      	movs	r1, #0
 80077f0:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	225e      	movs	r2, #94	; 0x5e
 80077f6:	5a9b      	ldrh	r3, [r3, r2]
 80077f8:	b29b      	uxth	r3, r3
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d173      	bne.n	80078e6 <UART_RxISR_8BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80077fe:	f3ef 8310 	mrs	r3, PRIMASK
 8007802:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8007804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007806:	65bb      	str	r3, [r7, #88]	; 0x58
 8007808:	2301      	movs	r3, #1
 800780a:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800780c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800780e:	f383 8810 	msr	PRIMASK, r3
}
 8007812:	46c0      	nop			; (mov r8, r8)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	681a      	ldr	r2, [r3, #0]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	4961      	ldr	r1, [pc, #388]	; (80079a4 <UART_RxISR_8BIT_FIFOEN+0x2dc>)
 8007820:	400a      	ands	r2, r1
 8007822:	601a      	str	r2, [r3, #0]
 8007824:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007826:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007828:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800782a:	f383 8810 	msr	PRIMASK, r3
}
 800782e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007830:	f3ef 8310 	mrs	r3, PRIMASK
 8007834:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 8007836:	6bbb      	ldr	r3, [r7, #56]	; 0x38

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007838:	657b      	str	r3, [r7, #84]	; 0x54
 800783a:	2301      	movs	r3, #1
 800783c:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800783e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007840:	f383 8810 	msr	PRIMASK, r3
}
 8007844:	46c0      	nop			; (mov r8, r8)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	689a      	ldr	r2, [r3, #8]
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4955      	ldr	r1, [pc, #340]	; (80079a8 <UART_RxISR_8BIT_FIFOEN+0x2e0>)
 8007852:	400a      	ands	r2, r1
 8007854:	609a      	str	r2, [r3, #8]
 8007856:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007858:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800785a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800785c:	f383 8810 	msr	PRIMASK, r3
}
 8007860:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	228c      	movs	r2, #140	; 0x8c
 8007866:	2120      	movs	r1, #32
 8007868:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2200      	movs	r2, #0
 800786e:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2200      	movs	r2, #0
 8007874:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800787a:	2b01      	cmp	r3, #1
 800787c:	d12f      	bne.n	80078de <UART_RxISR_8BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2200      	movs	r2, #0
 8007882:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007884:	f3ef 8310 	mrs	r3, PRIMASK
 8007888:	623b      	str	r3, [r7, #32]
  return(result);
 800788a:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800788c:	653b      	str	r3, [r7, #80]	; 0x50
 800788e:	2301      	movs	r3, #1
 8007890:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007894:	f383 8810 	msr	PRIMASK, r3
}
 8007898:	46c0      	nop			; (mov r8, r8)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	681a      	ldr	r2, [r3, #0]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	2110      	movs	r1, #16
 80078a6:	438a      	bics	r2, r1
 80078a8:	601a      	str	r2, [r3, #0]
 80078aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80078ac:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078b0:	f383 8810 	msr	PRIMASK, r3
}
 80078b4:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	69db      	ldr	r3, [r3, #28]
 80078bc:	2210      	movs	r2, #16
 80078be:	4013      	ands	r3, r2
 80078c0:	2b10      	cmp	r3, #16
 80078c2:	d103      	bne.n	80078cc <UART_RxISR_8BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	2210      	movs	r2, #16
 80078ca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	225c      	movs	r2, #92	; 0x5c
 80078d0:	5a9a      	ldrh	r2, [r3, r2]
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	0011      	movs	r1, r2
 80078d6:	0018      	movs	r0, r3
 80078d8:	f7fa fdc6 	bl	8002468 <HAL_UARTEx_RxEventCallback>
 80078dc:	e003      	b.n	80078e6 <UART_RxISR_8BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	0018      	movs	r0, r3
 80078e2:	f7fe fe7f 	bl	80065e4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80078e6:	235e      	movs	r3, #94	; 0x5e
 80078e8:	18fb      	adds	r3, r7, r3
 80078ea:	881b      	ldrh	r3, [r3, #0]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d004      	beq.n	80078fa <UART_RxISR_8BIT_FIFOEN+0x232>
 80078f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80078f2:	2220      	movs	r2, #32
 80078f4:	4013      	ands	r3, r2
 80078f6:	d000      	beq.n	80078fa <UART_RxISR_8BIT_FIFOEN+0x232>
 80078f8:	e709      	b.n	800770e <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80078fa:	204e      	movs	r0, #78	; 0x4e
 80078fc:	183b      	adds	r3, r7, r0
 80078fe:	687a      	ldr	r2, [r7, #4]
 8007900:	215e      	movs	r1, #94	; 0x5e
 8007902:	5a52      	ldrh	r2, [r2, r1]
 8007904:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007906:	0001      	movs	r1, r0
 8007908:	187b      	adds	r3, r7, r1
 800790a:	881b      	ldrh	r3, [r3, #0]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d044      	beq.n	800799a <UART_RxISR_8BIT_FIFOEN+0x2d2>
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2268      	movs	r2, #104	; 0x68
 8007914:	5a9b      	ldrh	r3, [r3, r2]
 8007916:	187a      	adds	r2, r7, r1
 8007918:	8812      	ldrh	r2, [r2, #0]
 800791a:	429a      	cmp	r2, r3
 800791c:	d23d      	bcs.n	800799a <UART_RxISR_8BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800791e:	f3ef 8310 	mrs	r3, PRIMASK
 8007922:	60bb      	str	r3, [r7, #8]
  return(result);
 8007924:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007926:	64bb      	str	r3, [r7, #72]	; 0x48
 8007928:	2301      	movs	r3, #1
 800792a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f383 8810 	msr	PRIMASK, r3
}
 8007932:	46c0      	nop			; (mov r8, r8)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	689a      	ldr	r2, [r3, #8]
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	491b      	ldr	r1, [pc, #108]	; (80079ac <UART_RxISR_8BIT_FIFOEN+0x2e4>)
 8007940:	400a      	ands	r2, r1
 8007942:	609a      	str	r2, [r3, #8]
 8007944:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007946:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007948:	693b      	ldr	r3, [r7, #16]
 800794a:	f383 8810 	msr	PRIMASK, r3
}
 800794e:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	4a17      	ldr	r2, [pc, #92]	; (80079b0 <UART_RxISR_8BIT_FIFOEN+0x2e8>)
 8007954:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007956:	f3ef 8310 	mrs	r3, PRIMASK
 800795a:	617b      	str	r3, [r7, #20]
  return(result);
 800795c:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800795e:	647b      	str	r3, [r7, #68]	; 0x44
 8007960:	2301      	movs	r3, #1
 8007962:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007964:	69bb      	ldr	r3, [r7, #24]
 8007966:	f383 8810 	msr	PRIMASK, r3
}
 800796a:	46c0      	nop			; (mov r8, r8)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	681a      	ldr	r2, [r3, #0]
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	2120      	movs	r1, #32
 8007978:	430a      	orrs	r2, r1
 800797a:	601a      	str	r2, [r3, #0]
 800797c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800797e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007980:	69fb      	ldr	r3, [r7, #28]
 8007982:	f383 8810 	msr	PRIMASK, r3
}
 8007986:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007988:	e007      	b.n	800799a <UART_RxISR_8BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	699a      	ldr	r2, [r3, #24]
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	2108      	movs	r1, #8
 8007996:	430a      	orrs	r2, r1
 8007998:	619a      	str	r2, [r3, #24]
}
 800799a:	46c0      	nop			; (mov r8, r8)
 800799c:	46bd      	mov	sp, r7
 800799e:	b01c      	add	sp, #112	; 0x70
 80079a0:	bd80      	pop	{r7, pc}
 80079a2:	46c0      	nop			; (mov r8, r8)
 80079a4:	fffffeff 	.word	0xfffffeff
 80079a8:	effffffe 	.word	0xeffffffe
 80079ac:	efffffff 	.word	0xefffffff
 80079b0:	080073e1 	.word	0x080073e1

080079b4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b09e      	sub	sp, #120	; 0x78
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80079bc:	2372      	movs	r3, #114	; 0x72
 80079be:	18fb      	adds	r3, r7, r3
 80079c0:	687a      	ldr	r2, [r7, #4]
 80079c2:	2160      	movs	r1, #96	; 0x60
 80079c4:	5a52      	ldrh	r2, [r2, r1]
 80079c6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	69db      	ldr	r3, [r3, #28]
 80079ce:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	689b      	ldr	r3, [r3, #8]
 80079de:	66bb      	str	r3, [r7, #104]	; 0x68

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	228c      	movs	r2, #140	; 0x8c
 80079e4:	589b      	ldr	r3, [r3, r2]
 80079e6:	2b22      	cmp	r3, #34	; 0x22
 80079e8:	d000      	beq.n	80079ec <UART_RxISR_16BIT_FIFOEN+0x38>
 80079ea:	e144      	b.n	8007c76 <UART_RxISR_16BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80079ec:	2366      	movs	r3, #102	; 0x66
 80079ee:	18fb      	adds	r3, r7, r3
 80079f0:	687a      	ldr	r2, [r7, #4]
 80079f2:	2168      	movs	r1, #104	; 0x68
 80079f4:	5a52      	ldrh	r2, [r2, r1]
 80079f6:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80079f8:	e0eb      	b.n	8007bd2 <UART_RxISR_16BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007a00:	2164      	movs	r1, #100	; 0x64
 8007a02:	187b      	adds	r3, r7, r1
 8007a04:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a0a:	663b      	str	r3, [r7, #96]	; 0x60
      *tmp = (uint16_t)(uhdata & uhMask);
 8007a0c:	187b      	adds	r3, r7, r1
 8007a0e:	2272      	movs	r2, #114	; 0x72
 8007a10:	18ba      	adds	r2, r7, r2
 8007a12:	881b      	ldrh	r3, [r3, #0]
 8007a14:	8812      	ldrh	r2, [r2, #0]
 8007a16:	4013      	ands	r3, r2
 8007a18:	b29a      	uxth	r2, r3
 8007a1a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007a1c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a22:	1c9a      	adds	r2, r3, #2
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	225e      	movs	r2, #94	; 0x5e
 8007a2c:	5a9b      	ldrh	r3, [r3, r2]
 8007a2e:	b29b      	uxth	r3, r3
 8007a30:	3b01      	subs	r3, #1
 8007a32:	b299      	uxth	r1, r3
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	225e      	movs	r2, #94	; 0x5e
 8007a38:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	69db      	ldr	r3, [r3, #28]
 8007a40:	677b      	str	r3, [r7, #116]	; 0x74

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007a42:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007a44:	2207      	movs	r2, #7
 8007a46:	4013      	ands	r3, r2
 8007a48:	d049      	beq.n	8007ade <UART_RxISR_16BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007a4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007a4c:	2201      	movs	r2, #1
 8007a4e:	4013      	ands	r3, r2
 8007a50:	d010      	beq.n	8007a74 <UART_RxISR_16BIT_FIFOEN+0xc0>
 8007a52:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007a54:	2380      	movs	r3, #128	; 0x80
 8007a56:	005b      	lsls	r3, r3, #1
 8007a58:	4013      	ands	r3, r2
 8007a5a:	d00b      	beq.n	8007a74 <UART_RxISR_16BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	2201      	movs	r2, #1
 8007a62:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2290      	movs	r2, #144	; 0x90
 8007a68:	589b      	ldr	r3, [r3, r2]
 8007a6a:	2201      	movs	r2, #1
 8007a6c:	431a      	orrs	r2, r3
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2190      	movs	r1, #144	; 0x90
 8007a72:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007a76:	2202      	movs	r2, #2
 8007a78:	4013      	ands	r3, r2
 8007a7a:	d00f      	beq.n	8007a9c <UART_RxISR_16BIT_FIFOEN+0xe8>
 8007a7c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007a7e:	2201      	movs	r2, #1
 8007a80:	4013      	ands	r3, r2
 8007a82:	d00b      	beq.n	8007a9c <UART_RxISR_16BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	2202      	movs	r2, #2
 8007a8a:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2290      	movs	r2, #144	; 0x90
 8007a90:	589b      	ldr	r3, [r3, r2]
 8007a92:	2204      	movs	r2, #4
 8007a94:	431a      	orrs	r2, r3
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2190      	movs	r1, #144	; 0x90
 8007a9a:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a9c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007a9e:	2204      	movs	r2, #4
 8007aa0:	4013      	ands	r3, r2
 8007aa2:	d00f      	beq.n	8007ac4 <UART_RxISR_16BIT_FIFOEN+0x110>
 8007aa4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007aa6:	2201      	movs	r2, #1
 8007aa8:	4013      	ands	r3, r2
 8007aaa:	d00b      	beq.n	8007ac4 <UART_RxISR_16BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	2204      	movs	r2, #4
 8007ab2:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2290      	movs	r2, #144	; 0x90
 8007ab8:	589b      	ldr	r3, [r3, r2]
 8007aba:	2202      	movs	r2, #2
 8007abc:	431a      	orrs	r2, r3
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2190      	movs	r1, #144	; 0x90
 8007ac2:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2290      	movs	r2, #144	; 0x90
 8007ac8:	589b      	ldr	r3, [r3, r2]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d007      	beq.n	8007ade <UART_RxISR_16BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	0018      	movs	r0, r3
 8007ad2:	f7fe fd8f 	bl	80065f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2290      	movs	r2, #144	; 0x90
 8007ada:	2100      	movs	r1, #0
 8007adc:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	225e      	movs	r2, #94	; 0x5e
 8007ae2:	5a9b      	ldrh	r3, [r3, r2]
 8007ae4:	b29b      	uxth	r3, r3
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d173      	bne.n	8007bd2 <UART_RxISR_16BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007aea:	f3ef 8310 	mrs	r3, PRIMASK
 8007aee:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8007af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007af2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007af4:	2301      	movs	r3, #1
 8007af6:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007af8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007afa:	f383 8810 	msr	PRIMASK, r3
}
 8007afe:	46c0      	nop			; (mov r8, r8)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	4961      	ldr	r1, [pc, #388]	; (8007c90 <UART_RxISR_16BIT_FIFOEN+0x2dc>)
 8007b0c:	400a      	ands	r2, r1
 8007b0e:	601a      	str	r2, [r3, #0]
 8007b10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b12:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b16:	f383 8810 	msr	PRIMASK, r3
}
 8007b1a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b1c:	f3ef 8310 	mrs	r3, PRIMASK
 8007b20:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8007b22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007b24:	65bb      	str	r3, [r7, #88]	; 0x58
 8007b26:	2301      	movs	r3, #1
 8007b28:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b2c:	f383 8810 	msr	PRIMASK, r3
}
 8007b30:	46c0      	nop			; (mov r8, r8)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	689a      	ldr	r2, [r3, #8]
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	4955      	ldr	r1, [pc, #340]	; (8007c94 <UART_RxISR_16BIT_FIFOEN+0x2e0>)
 8007b3e:	400a      	ands	r2, r1
 8007b40:	609a      	str	r2, [r3, #8]
 8007b42:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007b44:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b48:	f383 8810 	msr	PRIMASK, r3
}
 8007b4c:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	228c      	movs	r2, #140	; 0x8c
 8007b52:	2120      	movs	r1, #32
 8007b54:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b66:	2b01      	cmp	r3, #1
 8007b68:	d12f      	bne.n	8007bca <UART_RxISR_16BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b70:	f3ef 8310 	mrs	r3, PRIMASK
 8007b74:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b78:	657b      	str	r3, [r7, #84]	; 0x54
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b80:	f383 8810 	msr	PRIMASK, r3
}
 8007b84:	46c0      	nop			; (mov r8, r8)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	681a      	ldr	r2, [r3, #0]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	2110      	movs	r1, #16
 8007b92:	438a      	bics	r2, r1
 8007b94:	601a      	str	r2, [r3, #0]
 8007b96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b98:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b9c:	f383 8810 	msr	PRIMASK, r3
}
 8007ba0:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	69db      	ldr	r3, [r3, #28]
 8007ba8:	2210      	movs	r2, #16
 8007baa:	4013      	ands	r3, r2
 8007bac:	2b10      	cmp	r3, #16
 8007bae:	d103      	bne.n	8007bb8 <UART_RxISR_16BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	2210      	movs	r2, #16
 8007bb6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	225c      	movs	r2, #92	; 0x5c
 8007bbc:	5a9a      	ldrh	r2, [r3, r2]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	0011      	movs	r1, r2
 8007bc2:	0018      	movs	r0, r3
 8007bc4:	f7fa fc50 	bl	8002468 <HAL_UARTEx_RxEventCallback>
 8007bc8:	e003      	b.n	8007bd2 <UART_RxISR_16BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	0018      	movs	r0, r3
 8007bce:	f7fe fd09 	bl	80065e4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007bd2:	2366      	movs	r3, #102	; 0x66
 8007bd4:	18fb      	adds	r3, r7, r3
 8007bd6:	881b      	ldrh	r3, [r3, #0]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d004      	beq.n	8007be6 <UART_RxISR_16BIT_FIFOEN+0x232>
 8007bdc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007bde:	2220      	movs	r2, #32
 8007be0:	4013      	ands	r3, r2
 8007be2:	d000      	beq.n	8007be6 <UART_RxISR_16BIT_FIFOEN+0x232>
 8007be4:	e709      	b.n	80079fa <UART_RxISR_16BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007be6:	2052      	movs	r0, #82	; 0x52
 8007be8:	183b      	adds	r3, r7, r0
 8007bea:	687a      	ldr	r2, [r7, #4]
 8007bec:	215e      	movs	r1, #94	; 0x5e
 8007bee:	5a52      	ldrh	r2, [r2, r1]
 8007bf0:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007bf2:	0001      	movs	r1, r0
 8007bf4:	187b      	adds	r3, r7, r1
 8007bf6:	881b      	ldrh	r3, [r3, #0]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d044      	beq.n	8007c86 <UART_RxISR_16BIT_FIFOEN+0x2d2>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2268      	movs	r2, #104	; 0x68
 8007c00:	5a9b      	ldrh	r3, [r3, r2]
 8007c02:	187a      	adds	r2, r7, r1
 8007c04:	8812      	ldrh	r2, [r2, #0]
 8007c06:	429a      	cmp	r2, r3
 8007c08:	d23d      	bcs.n	8007c86 <UART_RxISR_16BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c0a:	f3ef 8310 	mrs	r3, PRIMASK
 8007c0e:	60fb      	str	r3, [r7, #12]
  return(result);
 8007c10:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007c12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007c14:	2301      	movs	r3, #1
 8007c16:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c18:	693b      	ldr	r3, [r7, #16]
 8007c1a:	f383 8810 	msr	PRIMASK, r3
}
 8007c1e:	46c0      	nop			; (mov r8, r8)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	689a      	ldr	r2, [r3, #8]
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	491b      	ldr	r1, [pc, #108]	; (8007c98 <UART_RxISR_16BIT_FIFOEN+0x2e4>)
 8007c2c:	400a      	ands	r2, r1
 8007c2e:	609a      	str	r2, [r3, #8]
 8007c30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c32:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c34:	697b      	ldr	r3, [r7, #20]
 8007c36:	f383 8810 	msr	PRIMASK, r3
}
 8007c3a:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	4a17      	ldr	r2, [pc, #92]	; (8007c9c <UART_RxISR_16BIT_FIFOEN+0x2e8>)
 8007c40:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c42:	f3ef 8310 	mrs	r3, PRIMASK
 8007c46:	61bb      	str	r3, [r7, #24]
  return(result);
 8007c48:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007c4a:	64bb      	str	r3, [r7, #72]	; 0x48
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c50:	69fb      	ldr	r3, [r7, #28]
 8007c52:	f383 8810 	msr	PRIMASK, r3
}
 8007c56:	46c0      	nop			; (mov r8, r8)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	681a      	ldr	r2, [r3, #0]
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	2120      	movs	r1, #32
 8007c64:	430a      	orrs	r2, r1
 8007c66:	601a      	str	r2, [r3, #0]
 8007c68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c6a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c6c:	6a3b      	ldr	r3, [r7, #32]
 8007c6e:	f383 8810 	msr	PRIMASK, r3
}
 8007c72:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007c74:	e007      	b.n	8007c86 <UART_RxISR_16BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	699a      	ldr	r2, [r3, #24]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	2108      	movs	r1, #8
 8007c82:	430a      	orrs	r2, r1
 8007c84:	619a      	str	r2, [r3, #24]
}
 8007c86:	46c0      	nop			; (mov r8, r8)
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	b01e      	add	sp, #120	; 0x78
 8007c8c:	bd80      	pop	{r7, pc}
 8007c8e:	46c0      	nop			; (mov r8, r8)
 8007c90:	fffffeff 	.word	0xfffffeff
 8007c94:	effffffe 	.word	0xeffffffe
 8007c98:	efffffff 	.word	0xefffffff
 8007c9c:	08007555 	.word	0x08007555

08007ca0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b082      	sub	sp, #8
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007ca8:	46c0      	nop			; (mov r8, r8)
 8007caa:	46bd      	mov	sp, r7
 8007cac:	b002      	add	sp, #8
 8007cae:	bd80      	pop	{r7, pc}

08007cb0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b082      	sub	sp, #8
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007cb8:	46c0      	nop			; (mov r8, r8)
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	b002      	add	sp, #8
 8007cbe:	bd80      	pop	{r7, pc}

08007cc0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b082      	sub	sp, #8
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007cc8:	46c0      	nop			; (mov r8, r8)
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	b002      	add	sp, #8
 8007cce:	bd80      	pop	{r7, pc}

08007cd0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b084      	sub	sp, #16
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2284      	movs	r2, #132	; 0x84
 8007cdc:	5c9b      	ldrb	r3, [r3, r2]
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	d101      	bne.n	8007ce6 <HAL_UARTEx_DisableFifoMode+0x16>
 8007ce2:	2302      	movs	r3, #2
 8007ce4:	e027      	b.n	8007d36 <HAL_UARTEx_DisableFifoMode+0x66>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2284      	movs	r2, #132	; 0x84
 8007cea:	2101      	movs	r1, #1
 8007cec:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2288      	movs	r2, #136	; 0x88
 8007cf2:	2124      	movs	r1, #36	; 0x24
 8007cf4:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	681a      	ldr	r2, [r3, #0]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	2101      	movs	r1, #1
 8007d0a:	438a      	bics	r2, r1
 8007d0c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	4a0b      	ldr	r2, [pc, #44]	; (8007d40 <HAL_UARTEx_DisableFifoMode+0x70>)
 8007d12:	4013      	ands	r3, r2
 8007d14:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	68fa      	ldr	r2, [r7, #12]
 8007d22:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2288      	movs	r2, #136	; 0x88
 8007d28:	2120      	movs	r1, #32
 8007d2a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2284      	movs	r2, #132	; 0x84
 8007d30:	2100      	movs	r1, #0
 8007d32:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	0018      	movs	r0, r3
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	b004      	add	sp, #16
 8007d3c:	bd80      	pop	{r7, pc}
 8007d3e:	46c0      	nop			; (mov r8, r8)
 8007d40:	dfffffff 	.word	0xdfffffff

08007d44 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b084      	sub	sp, #16
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
 8007d4c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2284      	movs	r2, #132	; 0x84
 8007d52:	5c9b      	ldrb	r3, [r3, r2]
 8007d54:	2b01      	cmp	r3, #1
 8007d56:	d101      	bne.n	8007d5c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007d58:	2302      	movs	r3, #2
 8007d5a:	e02e      	b.n	8007dba <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2284      	movs	r2, #132	; 0x84
 8007d60:	2101      	movs	r1, #1
 8007d62:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2288      	movs	r2, #136	; 0x88
 8007d68:	2124      	movs	r1, #36	; 0x24
 8007d6a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	681a      	ldr	r2, [r3, #0]
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	2101      	movs	r1, #1
 8007d80:	438a      	bics	r2, r1
 8007d82:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	689b      	ldr	r3, [r3, #8]
 8007d8a:	00db      	lsls	r3, r3, #3
 8007d8c:	08d9      	lsrs	r1, r3, #3
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	683a      	ldr	r2, [r7, #0]
 8007d94:	430a      	orrs	r2, r1
 8007d96:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	0018      	movs	r0, r3
 8007d9c:	f000 f8bc 	bl	8007f18 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	68fa      	ldr	r2, [r7, #12]
 8007da6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2288      	movs	r2, #136	; 0x88
 8007dac:	2120      	movs	r1, #32
 8007dae:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2284      	movs	r2, #132	; 0x84
 8007db4:	2100      	movs	r1, #0
 8007db6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007db8:	2300      	movs	r3, #0
}
 8007dba:	0018      	movs	r0, r3
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	b004      	add	sp, #16
 8007dc0:	bd80      	pop	{r7, pc}
	...

08007dc4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b084      	sub	sp, #16
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
 8007dcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2284      	movs	r2, #132	; 0x84
 8007dd2:	5c9b      	ldrb	r3, [r3, r2]
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	d101      	bne.n	8007ddc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007dd8:	2302      	movs	r3, #2
 8007dda:	e02f      	b.n	8007e3c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2284      	movs	r2, #132	; 0x84
 8007de0:	2101      	movs	r1, #1
 8007de2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2288      	movs	r2, #136	; 0x88
 8007de8:	2124      	movs	r1, #36	; 0x24
 8007dea:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	681a      	ldr	r2, [r3, #0]
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	2101      	movs	r1, #1
 8007e00:	438a      	bics	r2, r1
 8007e02:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	689b      	ldr	r3, [r3, #8]
 8007e0a:	4a0e      	ldr	r2, [pc, #56]	; (8007e44 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007e0c:	4013      	ands	r3, r2
 8007e0e:	0019      	movs	r1, r3
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	683a      	ldr	r2, [r7, #0]
 8007e16:	430a      	orrs	r2, r1
 8007e18:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	0018      	movs	r0, r3
 8007e1e:	f000 f87b 	bl	8007f18 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	68fa      	ldr	r2, [r7, #12]
 8007e28:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2288      	movs	r2, #136	; 0x88
 8007e2e:	2120      	movs	r1, #32
 8007e30:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2284      	movs	r2, #132	; 0x84
 8007e36:	2100      	movs	r1, #0
 8007e38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007e3a:	2300      	movs	r3, #0
}
 8007e3c:	0018      	movs	r0, r3
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	b004      	add	sp, #16
 8007e42:	bd80      	pop	{r7, pc}
 8007e44:	f1ffffff 	.word	0xf1ffffff

08007e48 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e48:	b5b0      	push	{r4, r5, r7, lr}
 8007e4a:	b08a      	sub	sp, #40	; 0x28
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	60f8      	str	r0, [r7, #12]
 8007e50:	60b9      	str	r1, [r7, #8]
 8007e52:	1dbb      	adds	r3, r7, #6
 8007e54:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	228c      	movs	r2, #140	; 0x8c
 8007e5a:	589b      	ldr	r3, [r3, r2]
 8007e5c:	2b20      	cmp	r3, #32
 8007e5e:	d156      	bne.n	8007f0e <HAL_UARTEx_ReceiveToIdle_IT+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d003      	beq.n	8007e6e <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8007e66:	1dbb      	adds	r3, r7, #6
 8007e68:	881b      	ldrh	r3, [r3, #0]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d101      	bne.n	8007e72 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8007e6e:	2301      	movs	r3, #1
 8007e70:	e04e      	b.n	8007f10 <HAL_UARTEx_ReceiveToIdle_IT+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data to be received from RDR will be
       handled through a uint16_t cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	689a      	ldr	r2, [r3, #8]
 8007e76:	2380      	movs	r3, #128	; 0x80
 8007e78:	015b      	lsls	r3, r3, #5
 8007e7a:	429a      	cmp	r2, r3
 8007e7c:	d109      	bne.n	8007e92 <HAL_UARTEx_ReceiveToIdle_IT+0x4a>
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	691b      	ldr	r3, [r3, #16]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d105      	bne.n	8007e92 <HAL_UARTEx_ReceiveToIdle_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	2201      	movs	r2, #1
 8007e8a:	4013      	ands	r3, r2
 8007e8c:	d001      	beq.n	8007e92 <HAL_UARTEx_ReceiveToIdle_IT+0x4a>
      {
        return  HAL_ERROR;
 8007e8e:	2301      	movs	r3, #1
 8007e90:	e03e      	b.n	8007f10 <HAL_UARTEx_ReceiveToIdle_IT+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2201      	movs	r2, #1
 8007e96:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	671a      	str	r2, [r3, #112]	; 0x70

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8007e9e:	2527      	movs	r5, #39	; 0x27
 8007ea0:	197c      	adds	r4, r7, r5
 8007ea2:	1dbb      	adds	r3, r7, #6
 8007ea4:	881a      	ldrh	r2, [r3, #0]
 8007ea6:	68b9      	ldr	r1, [r7, #8]
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	0018      	movs	r0, r3
 8007eac:	f7ff f8ca 	bl	8007044 <UART_Start_Receive_IT>
 8007eb0:	0003      	movs	r3, r0
 8007eb2:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007eb4:	197b      	adds	r3, r7, r5
 8007eb6:	781b      	ldrb	r3, [r3, #0]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d124      	bne.n	8007f06 <HAL_UARTEx_ReceiveToIdle_IT+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007ec0:	2b01      	cmp	r3, #1
 8007ec2:	d11c      	bne.n	8007efe <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	2210      	movs	r2, #16
 8007eca:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ecc:	f3ef 8310 	mrs	r3, PRIMASK
 8007ed0:	617b      	str	r3, [r7, #20]
  return(result);
 8007ed2:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ed4:	623b      	str	r3, [r7, #32]
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007eda:	69bb      	ldr	r3, [r7, #24]
 8007edc:	f383 8810 	msr	PRIMASK, r3
}
 8007ee0:	46c0      	nop			; (mov r8, r8)
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	681a      	ldr	r2, [r3, #0]
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	2110      	movs	r1, #16
 8007eee:	430a      	orrs	r2, r1
 8007ef0:	601a      	str	r2, [r3, #0]
 8007ef2:	6a3b      	ldr	r3, [r7, #32]
 8007ef4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ef6:	69fb      	ldr	r3, [r7, #28]
 8007ef8:	f383 8810 	msr	PRIMASK, r3
}
 8007efc:	e003      	b.n	8007f06 <HAL_UARTEx_ReceiveToIdle_IT+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8007efe:	2327      	movs	r3, #39	; 0x27
 8007f00:	18fb      	adds	r3, r7, r3
 8007f02:	2201      	movs	r2, #1
 8007f04:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 8007f06:	2327      	movs	r3, #39	; 0x27
 8007f08:	18fb      	adds	r3, r7, r3
 8007f0a:	781b      	ldrb	r3, [r3, #0]
 8007f0c:	e000      	b.n	8007f10 <HAL_UARTEx_ReceiveToIdle_IT+0xc8>
  }
  else
  {
    return HAL_BUSY;
 8007f0e:	2302      	movs	r3, #2
  }
}
 8007f10:	0018      	movs	r0, r3
 8007f12:	46bd      	mov	sp, r7
 8007f14:	b00a      	add	sp, #40	; 0x28
 8007f16:	bdb0      	pop	{r4, r5, r7, pc}

08007f18 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007f18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f1a:	b085      	sub	sp, #20
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d108      	bne.n	8007f3a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	226a      	movs	r2, #106	; 0x6a
 8007f2c:	2101      	movs	r1, #1
 8007f2e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2268      	movs	r2, #104	; 0x68
 8007f34:	2101      	movs	r1, #1
 8007f36:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007f38:	e043      	b.n	8007fc2 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007f3a:	260f      	movs	r6, #15
 8007f3c:	19bb      	adds	r3, r7, r6
 8007f3e:	2208      	movs	r2, #8
 8007f40:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007f42:	200e      	movs	r0, #14
 8007f44:	183b      	adds	r3, r7, r0
 8007f46:	2208      	movs	r2, #8
 8007f48:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	689b      	ldr	r3, [r3, #8]
 8007f50:	0e5b      	lsrs	r3, r3, #25
 8007f52:	b2da      	uxtb	r2, r3
 8007f54:	240d      	movs	r4, #13
 8007f56:	193b      	adds	r3, r7, r4
 8007f58:	2107      	movs	r1, #7
 8007f5a:	400a      	ands	r2, r1
 8007f5c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	689b      	ldr	r3, [r3, #8]
 8007f64:	0f5b      	lsrs	r3, r3, #29
 8007f66:	b2da      	uxtb	r2, r3
 8007f68:	250c      	movs	r5, #12
 8007f6a:	197b      	adds	r3, r7, r5
 8007f6c:	2107      	movs	r1, #7
 8007f6e:	400a      	ands	r2, r1
 8007f70:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007f72:	183b      	adds	r3, r7, r0
 8007f74:	781b      	ldrb	r3, [r3, #0]
 8007f76:	197a      	adds	r2, r7, r5
 8007f78:	7812      	ldrb	r2, [r2, #0]
 8007f7a:	4914      	ldr	r1, [pc, #80]	; (8007fcc <UARTEx_SetNbDataToProcess+0xb4>)
 8007f7c:	5c8a      	ldrb	r2, [r1, r2]
 8007f7e:	435a      	muls	r2, r3
 8007f80:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8007f82:	197b      	adds	r3, r7, r5
 8007f84:	781b      	ldrb	r3, [r3, #0]
 8007f86:	4a12      	ldr	r2, [pc, #72]	; (8007fd0 <UARTEx_SetNbDataToProcess+0xb8>)
 8007f88:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007f8a:	0019      	movs	r1, r3
 8007f8c:	f7f8 f962 	bl	8000254 <__divsi3>
 8007f90:	0003      	movs	r3, r0
 8007f92:	b299      	uxth	r1, r3
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	226a      	movs	r2, #106	; 0x6a
 8007f98:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007f9a:	19bb      	adds	r3, r7, r6
 8007f9c:	781b      	ldrb	r3, [r3, #0]
 8007f9e:	193a      	adds	r2, r7, r4
 8007fa0:	7812      	ldrb	r2, [r2, #0]
 8007fa2:	490a      	ldr	r1, [pc, #40]	; (8007fcc <UARTEx_SetNbDataToProcess+0xb4>)
 8007fa4:	5c8a      	ldrb	r2, [r1, r2]
 8007fa6:	435a      	muls	r2, r3
 8007fa8:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8007faa:	193b      	adds	r3, r7, r4
 8007fac:	781b      	ldrb	r3, [r3, #0]
 8007fae:	4a08      	ldr	r2, [pc, #32]	; (8007fd0 <UARTEx_SetNbDataToProcess+0xb8>)
 8007fb0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007fb2:	0019      	movs	r1, r3
 8007fb4:	f7f8 f94e 	bl	8000254 <__divsi3>
 8007fb8:	0003      	movs	r3, r0
 8007fba:	b299      	uxth	r1, r3
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2268      	movs	r2, #104	; 0x68
 8007fc0:	5299      	strh	r1, [r3, r2]
}
 8007fc2:	46c0      	nop			; (mov r8, r8)
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	b005      	add	sp, #20
 8007fc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fca:	46c0      	nop			; (mov r8, r8)
 8007fcc:	0800b4bc 	.word	0x0800b4bc
 8007fd0:	0800b4c4 	.word	0x0800b4c4

08007fd4 <__errno>:
 8007fd4:	4b01      	ldr	r3, [pc, #4]	; (8007fdc <__errno+0x8>)
 8007fd6:	6818      	ldr	r0, [r3, #0]
 8007fd8:	4770      	bx	lr
 8007fda:	46c0      	nop			; (mov r8, r8)
 8007fdc:	2000040c 	.word	0x2000040c

08007fe0 <__libc_init_array>:
 8007fe0:	b570      	push	{r4, r5, r6, lr}
 8007fe2:	2600      	movs	r6, #0
 8007fe4:	4d0c      	ldr	r5, [pc, #48]	; (8008018 <__libc_init_array+0x38>)
 8007fe6:	4c0d      	ldr	r4, [pc, #52]	; (800801c <__libc_init_array+0x3c>)
 8007fe8:	1b64      	subs	r4, r4, r5
 8007fea:	10a4      	asrs	r4, r4, #2
 8007fec:	42a6      	cmp	r6, r4
 8007fee:	d109      	bne.n	8008004 <__libc_init_array+0x24>
 8007ff0:	2600      	movs	r6, #0
 8007ff2:	f002 ff5f 	bl	800aeb4 <_init>
 8007ff6:	4d0a      	ldr	r5, [pc, #40]	; (8008020 <__libc_init_array+0x40>)
 8007ff8:	4c0a      	ldr	r4, [pc, #40]	; (8008024 <__libc_init_array+0x44>)
 8007ffa:	1b64      	subs	r4, r4, r5
 8007ffc:	10a4      	asrs	r4, r4, #2
 8007ffe:	42a6      	cmp	r6, r4
 8008000:	d105      	bne.n	800800e <__libc_init_array+0x2e>
 8008002:	bd70      	pop	{r4, r5, r6, pc}
 8008004:	00b3      	lsls	r3, r6, #2
 8008006:	58eb      	ldr	r3, [r5, r3]
 8008008:	4798      	blx	r3
 800800a:	3601      	adds	r6, #1
 800800c:	e7ee      	b.n	8007fec <__libc_init_array+0xc>
 800800e:	00b3      	lsls	r3, r6, #2
 8008010:	58eb      	ldr	r3, [r5, r3]
 8008012:	4798      	blx	r3
 8008014:	3601      	adds	r6, #1
 8008016:	e7f2      	b.n	8007ffe <__libc_init_array+0x1e>
 8008018:	0800b8ac 	.word	0x0800b8ac
 800801c:	0800b8ac 	.word	0x0800b8ac
 8008020:	0800b8ac 	.word	0x0800b8ac
 8008024:	0800b8b0 	.word	0x0800b8b0

08008028 <memcpy>:
 8008028:	2300      	movs	r3, #0
 800802a:	b510      	push	{r4, lr}
 800802c:	429a      	cmp	r2, r3
 800802e:	d100      	bne.n	8008032 <memcpy+0xa>
 8008030:	bd10      	pop	{r4, pc}
 8008032:	5ccc      	ldrb	r4, [r1, r3]
 8008034:	54c4      	strb	r4, [r0, r3]
 8008036:	3301      	adds	r3, #1
 8008038:	e7f8      	b.n	800802c <memcpy+0x4>

0800803a <memset>:
 800803a:	0003      	movs	r3, r0
 800803c:	1882      	adds	r2, r0, r2
 800803e:	4293      	cmp	r3, r2
 8008040:	d100      	bne.n	8008044 <memset+0xa>
 8008042:	4770      	bx	lr
 8008044:	7019      	strb	r1, [r3, #0]
 8008046:	3301      	adds	r3, #1
 8008048:	e7f9      	b.n	800803e <memset+0x4>

0800804a <__cvt>:
 800804a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800804c:	001e      	movs	r6, r3
 800804e:	2300      	movs	r3, #0
 8008050:	0014      	movs	r4, r2
 8008052:	b08b      	sub	sp, #44	; 0x2c
 8008054:	429e      	cmp	r6, r3
 8008056:	da04      	bge.n	8008062 <__cvt+0x18>
 8008058:	2180      	movs	r1, #128	; 0x80
 800805a:	0609      	lsls	r1, r1, #24
 800805c:	1873      	adds	r3, r6, r1
 800805e:	001e      	movs	r6, r3
 8008060:	232d      	movs	r3, #45	; 0x2d
 8008062:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008064:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008066:	7013      	strb	r3, [r2, #0]
 8008068:	2320      	movs	r3, #32
 800806a:	2203      	movs	r2, #3
 800806c:	439f      	bics	r7, r3
 800806e:	2f46      	cmp	r7, #70	; 0x46
 8008070:	d007      	beq.n	8008082 <__cvt+0x38>
 8008072:	003b      	movs	r3, r7
 8008074:	3b45      	subs	r3, #69	; 0x45
 8008076:	4259      	negs	r1, r3
 8008078:	414b      	adcs	r3, r1
 800807a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800807c:	3a01      	subs	r2, #1
 800807e:	18cb      	adds	r3, r1, r3
 8008080:	9310      	str	r3, [sp, #64]	; 0x40
 8008082:	ab09      	add	r3, sp, #36	; 0x24
 8008084:	9304      	str	r3, [sp, #16]
 8008086:	ab08      	add	r3, sp, #32
 8008088:	9303      	str	r3, [sp, #12]
 800808a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800808c:	9200      	str	r2, [sp, #0]
 800808e:	9302      	str	r3, [sp, #8]
 8008090:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008092:	0022      	movs	r2, r4
 8008094:	9301      	str	r3, [sp, #4]
 8008096:	0033      	movs	r3, r6
 8008098:	f000 fefe 	bl	8008e98 <_dtoa_r>
 800809c:	0005      	movs	r5, r0
 800809e:	2f47      	cmp	r7, #71	; 0x47
 80080a0:	d102      	bne.n	80080a8 <__cvt+0x5e>
 80080a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80080a4:	07db      	lsls	r3, r3, #31
 80080a6:	d528      	bpl.n	80080fa <__cvt+0xb0>
 80080a8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80080aa:	18eb      	adds	r3, r5, r3
 80080ac:	9307      	str	r3, [sp, #28]
 80080ae:	2f46      	cmp	r7, #70	; 0x46
 80080b0:	d114      	bne.n	80080dc <__cvt+0x92>
 80080b2:	782b      	ldrb	r3, [r5, #0]
 80080b4:	2b30      	cmp	r3, #48	; 0x30
 80080b6:	d10c      	bne.n	80080d2 <__cvt+0x88>
 80080b8:	2200      	movs	r2, #0
 80080ba:	2300      	movs	r3, #0
 80080bc:	0020      	movs	r0, r4
 80080be:	0031      	movs	r1, r6
 80080c0:	f7f8 f9c4 	bl	800044c <__aeabi_dcmpeq>
 80080c4:	2800      	cmp	r0, #0
 80080c6:	d104      	bne.n	80080d2 <__cvt+0x88>
 80080c8:	2301      	movs	r3, #1
 80080ca:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80080cc:	1a9b      	subs	r3, r3, r2
 80080ce:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80080d0:	6013      	str	r3, [r2, #0]
 80080d2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80080d4:	9a07      	ldr	r2, [sp, #28]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	18d3      	adds	r3, r2, r3
 80080da:	9307      	str	r3, [sp, #28]
 80080dc:	2200      	movs	r2, #0
 80080de:	2300      	movs	r3, #0
 80080e0:	0020      	movs	r0, r4
 80080e2:	0031      	movs	r1, r6
 80080e4:	f7f8 f9b2 	bl	800044c <__aeabi_dcmpeq>
 80080e8:	2800      	cmp	r0, #0
 80080ea:	d001      	beq.n	80080f0 <__cvt+0xa6>
 80080ec:	9b07      	ldr	r3, [sp, #28]
 80080ee:	9309      	str	r3, [sp, #36]	; 0x24
 80080f0:	2230      	movs	r2, #48	; 0x30
 80080f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080f4:	9907      	ldr	r1, [sp, #28]
 80080f6:	428b      	cmp	r3, r1
 80080f8:	d306      	bcc.n	8008108 <__cvt+0xbe>
 80080fa:	0028      	movs	r0, r5
 80080fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080fe:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008100:	1b5b      	subs	r3, r3, r5
 8008102:	6013      	str	r3, [r2, #0]
 8008104:	b00b      	add	sp, #44	; 0x2c
 8008106:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008108:	1c59      	adds	r1, r3, #1
 800810a:	9109      	str	r1, [sp, #36]	; 0x24
 800810c:	701a      	strb	r2, [r3, #0]
 800810e:	e7f0      	b.n	80080f2 <__cvt+0xa8>

08008110 <__exponent>:
 8008110:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008112:	1c83      	adds	r3, r0, #2
 8008114:	b087      	sub	sp, #28
 8008116:	9303      	str	r3, [sp, #12]
 8008118:	0005      	movs	r5, r0
 800811a:	000c      	movs	r4, r1
 800811c:	232b      	movs	r3, #43	; 0x2b
 800811e:	7002      	strb	r2, [r0, #0]
 8008120:	2900      	cmp	r1, #0
 8008122:	da01      	bge.n	8008128 <__exponent+0x18>
 8008124:	424c      	negs	r4, r1
 8008126:	3302      	adds	r3, #2
 8008128:	706b      	strb	r3, [r5, #1]
 800812a:	2c09      	cmp	r4, #9
 800812c:	dd31      	ble.n	8008192 <__exponent+0x82>
 800812e:	270a      	movs	r7, #10
 8008130:	ab04      	add	r3, sp, #16
 8008132:	1dde      	adds	r6, r3, #7
 8008134:	0020      	movs	r0, r4
 8008136:	0039      	movs	r1, r7
 8008138:	9601      	str	r6, [sp, #4]
 800813a:	f7f8 f971 	bl	8000420 <__aeabi_idivmod>
 800813e:	3e01      	subs	r6, #1
 8008140:	3130      	adds	r1, #48	; 0x30
 8008142:	0020      	movs	r0, r4
 8008144:	7031      	strb	r1, [r6, #0]
 8008146:	0039      	movs	r1, r7
 8008148:	9402      	str	r4, [sp, #8]
 800814a:	f7f8 f883 	bl	8000254 <__divsi3>
 800814e:	9b02      	ldr	r3, [sp, #8]
 8008150:	0004      	movs	r4, r0
 8008152:	2b63      	cmp	r3, #99	; 0x63
 8008154:	dcee      	bgt.n	8008134 <__exponent+0x24>
 8008156:	9b01      	ldr	r3, [sp, #4]
 8008158:	3430      	adds	r4, #48	; 0x30
 800815a:	1e9a      	subs	r2, r3, #2
 800815c:	0013      	movs	r3, r2
 800815e:	9903      	ldr	r1, [sp, #12]
 8008160:	7014      	strb	r4, [r2, #0]
 8008162:	a804      	add	r0, sp, #16
 8008164:	3007      	adds	r0, #7
 8008166:	4298      	cmp	r0, r3
 8008168:	d80e      	bhi.n	8008188 <__exponent+0x78>
 800816a:	ab04      	add	r3, sp, #16
 800816c:	3307      	adds	r3, #7
 800816e:	2000      	movs	r0, #0
 8008170:	429a      	cmp	r2, r3
 8008172:	d804      	bhi.n	800817e <__exponent+0x6e>
 8008174:	ab04      	add	r3, sp, #16
 8008176:	3009      	adds	r0, #9
 8008178:	18c0      	adds	r0, r0, r3
 800817a:	9b01      	ldr	r3, [sp, #4]
 800817c:	1ac0      	subs	r0, r0, r3
 800817e:	9b03      	ldr	r3, [sp, #12]
 8008180:	1818      	adds	r0, r3, r0
 8008182:	1b40      	subs	r0, r0, r5
 8008184:	b007      	add	sp, #28
 8008186:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008188:	7818      	ldrb	r0, [r3, #0]
 800818a:	3301      	adds	r3, #1
 800818c:	7008      	strb	r0, [r1, #0]
 800818e:	3101      	adds	r1, #1
 8008190:	e7e7      	b.n	8008162 <__exponent+0x52>
 8008192:	2330      	movs	r3, #48	; 0x30
 8008194:	18e4      	adds	r4, r4, r3
 8008196:	70ab      	strb	r3, [r5, #2]
 8008198:	1d28      	adds	r0, r5, #4
 800819a:	70ec      	strb	r4, [r5, #3]
 800819c:	e7f1      	b.n	8008182 <__exponent+0x72>
	...

080081a0 <_printf_float>:
 80081a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081a2:	b095      	sub	sp, #84	; 0x54
 80081a4:	000c      	movs	r4, r1
 80081a6:	9209      	str	r2, [sp, #36]	; 0x24
 80081a8:	001e      	movs	r6, r3
 80081aa:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80081ac:	0007      	movs	r7, r0
 80081ae:	f001 fe5b 	bl	8009e68 <_localeconv_r>
 80081b2:	6803      	ldr	r3, [r0, #0]
 80081b4:	0018      	movs	r0, r3
 80081b6:	930c      	str	r3, [sp, #48]	; 0x30
 80081b8:	f7f7 ffa6 	bl	8000108 <strlen>
 80081bc:	2300      	movs	r3, #0
 80081be:	9312      	str	r3, [sp, #72]	; 0x48
 80081c0:	7e23      	ldrb	r3, [r4, #24]
 80081c2:	2207      	movs	r2, #7
 80081c4:	930a      	str	r3, [sp, #40]	; 0x28
 80081c6:	6823      	ldr	r3, [r4, #0]
 80081c8:	900e      	str	r0, [sp, #56]	; 0x38
 80081ca:	930d      	str	r3, [sp, #52]	; 0x34
 80081cc:	990d      	ldr	r1, [sp, #52]	; 0x34
 80081ce:	682b      	ldr	r3, [r5, #0]
 80081d0:	05c9      	lsls	r1, r1, #23
 80081d2:	d547      	bpl.n	8008264 <_printf_float+0xc4>
 80081d4:	189b      	adds	r3, r3, r2
 80081d6:	4393      	bics	r3, r2
 80081d8:	001a      	movs	r2, r3
 80081da:	3208      	adds	r2, #8
 80081dc:	602a      	str	r2, [r5, #0]
 80081de:	681a      	ldr	r2, [r3, #0]
 80081e0:	685b      	ldr	r3, [r3, #4]
 80081e2:	64a2      	str	r2, [r4, #72]	; 0x48
 80081e4:	64e3      	str	r3, [r4, #76]	; 0x4c
 80081e6:	2201      	movs	r2, #1
 80081e8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80081ea:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 80081ec:	930b      	str	r3, [sp, #44]	; 0x2c
 80081ee:	006b      	lsls	r3, r5, #1
 80081f0:	085b      	lsrs	r3, r3, #1
 80081f2:	930f      	str	r3, [sp, #60]	; 0x3c
 80081f4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80081f6:	4ba7      	ldr	r3, [pc, #668]	; (8008494 <_printf_float+0x2f4>)
 80081f8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80081fa:	4252      	negs	r2, r2
 80081fc:	f7f9 ff7c 	bl	80020f8 <__aeabi_dcmpun>
 8008200:	2800      	cmp	r0, #0
 8008202:	d131      	bne.n	8008268 <_printf_float+0xc8>
 8008204:	2201      	movs	r2, #1
 8008206:	4ba3      	ldr	r3, [pc, #652]	; (8008494 <_printf_float+0x2f4>)
 8008208:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800820a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800820c:	4252      	negs	r2, r2
 800820e:	f7f8 f92d 	bl	800046c <__aeabi_dcmple>
 8008212:	2800      	cmp	r0, #0
 8008214:	d128      	bne.n	8008268 <_printf_float+0xc8>
 8008216:	2200      	movs	r2, #0
 8008218:	2300      	movs	r3, #0
 800821a:	0029      	movs	r1, r5
 800821c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800821e:	f7f8 f91b 	bl	8000458 <__aeabi_dcmplt>
 8008222:	2800      	cmp	r0, #0
 8008224:	d003      	beq.n	800822e <_printf_float+0x8e>
 8008226:	0023      	movs	r3, r4
 8008228:	222d      	movs	r2, #45	; 0x2d
 800822a:	3343      	adds	r3, #67	; 0x43
 800822c:	701a      	strb	r2, [r3, #0]
 800822e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008230:	4d99      	ldr	r5, [pc, #612]	; (8008498 <_printf_float+0x2f8>)
 8008232:	2b47      	cmp	r3, #71	; 0x47
 8008234:	d900      	bls.n	8008238 <_printf_float+0x98>
 8008236:	4d99      	ldr	r5, [pc, #612]	; (800849c <_printf_float+0x2fc>)
 8008238:	2303      	movs	r3, #3
 800823a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800823c:	6123      	str	r3, [r4, #16]
 800823e:	3301      	adds	r3, #1
 8008240:	439a      	bics	r2, r3
 8008242:	2300      	movs	r3, #0
 8008244:	6022      	str	r2, [r4, #0]
 8008246:	930b      	str	r3, [sp, #44]	; 0x2c
 8008248:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800824a:	0021      	movs	r1, r4
 800824c:	0038      	movs	r0, r7
 800824e:	9600      	str	r6, [sp, #0]
 8008250:	aa13      	add	r2, sp, #76	; 0x4c
 8008252:	f000 f9e7 	bl	8008624 <_printf_common>
 8008256:	1c43      	adds	r3, r0, #1
 8008258:	d000      	beq.n	800825c <_printf_float+0xbc>
 800825a:	e0a2      	b.n	80083a2 <_printf_float+0x202>
 800825c:	2001      	movs	r0, #1
 800825e:	4240      	negs	r0, r0
 8008260:	b015      	add	sp, #84	; 0x54
 8008262:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008264:	3307      	adds	r3, #7
 8008266:	e7b6      	b.n	80081d6 <_printf_float+0x36>
 8008268:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800826a:	002b      	movs	r3, r5
 800826c:	0010      	movs	r0, r2
 800826e:	0029      	movs	r1, r5
 8008270:	f7f9 ff42 	bl	80020f8 <__aeabi_dcmpun>
 8008274:	2800      	cmp	r0, #0
 8008276:	d00b      	beq.n	8008290 <_printf_float+0xf0>
 8008278:	2d00      	cmp	r5, #0
 800827a:	da03      	bge.n	8008284 <_printf_float+0xe4>
 800827c:	0023      	movs	r3, r4
 800827e:	222d      	movs	r2, #45	; 0x2d
 8008280:	3343      	adds	r3, #67	; 0x43
 8008282:	701a      	strb	r2, [r3, #0]
 8008284:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008286:	4d86      	ldr	r5, [pc, #536]	; (80084a0 <_printf_float+0x300>)
 8008288:	2b47      	cmp	r3, #71	; 0x47
 800828a:	d9d5      	bls.n	8008238 <_printf_float+0x98>
 800828c:	4d85      	ldr	r5, [pc, #532]	; (80084a4 <_printf_float+0x304>)
 800828e:	e7d3      	b.n	8008238 <_printf_float+0x98>
 8008290:	2220      	movs	r2, #32
 8008292:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008294:	6863      	ldr	r3, [r4, #4]
 8008296:	4391      	bics	r1, r2
 8008298:	910f      	str	r1, [sp, #60]	; 0x3c
 800829a:	1c5a      	adds	r2, r3, #1
 800829c:	d149      	bne.n	8008332 <_printf_float+0x192>
 800829e:	3307      	adds	r3, #7
 80082a0:	6063      	str	r3, [r4, #4]
 80082a2:	2380      	movs	r3, #128	; 0x80
 80082a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80082a6:	00db      	lsls	r3, r3, #3
 80082a8:	4313      	orrs	r3, r2
 80082aa:	2200      	movs	r2, #0
 80082ac:	9206      	str	r2, [sp, #24]
 80082ae:	aa12      	add	r2, sp, #72	; 0x48
 80082b0:	9205      	str	r2, [sp, #20]
 80082b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80082b4:	a908      	add	r1, sp, #32
 80082b6:	9204      	str	r2, [sp, #16]
 80082b8:	aa11      	add	r2, sp, #68	; 0x44
 80082ba:	9203      	str	r2, [sp, #12]
 80082bc:	2223      	movs	r2, #35	; 0x23
 80082be:	6023      	str	r3, [r4, #0]
 80082c0:	9301      	str	r3, [sp, #4]
 80082c2:	6863      	ldr	r3, [r4, #4]
 80082c4:	1852      	adds	r2, r2, r1
 80082c6:	9202      	str	r2, [sp, #8]
 80082c8:	9300      	str	r3, [sp, #0]
 80082ca:	0038      	movs	r0, r7
 80082cc:	002b      	movs	r3, r5
 80082ce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80082d0:	f7ff febb 	bl	800804a <__cvt>
 80082d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80082d6:	0005      	movs	r5, r0
 80082d8:	9911      	ldr	r1, [sp, #68]	; 0x44
 80082da:	2b47      	cmp	r3, #71	; 0x47
 80082dc:	d108      	bne.n	80082f0 <_printf_float+0x150>
 80082de:	1ccb      	adds	r3, r1, #3
 80082e0:	db02      	blt.n	80082e8 <_printf_float+0x148>
 80082e2:	6863      	ldr	r3, [r4, #4]
 80082e4:	4299      	cmp	r1, r3
 80082e6:	dd48      	ble.n	800837a <_printf_float+0x1da>
 80082e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082ea:	3b02      	subs	r3, #2
 80082ec:	b2db      	uxtb	r3, r3
 80082ee:	930a      	str	r3, [sp, #40]	; 0x28
 80082f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082f2:	2b65      	cmp	r3, #101	; 0x65
 80082f4:	d824      	bhi.n	8008340 <_printf_float+0x1a0>
 80082f6:	0020      	movs	r0, r4
 80082f8:	001a      	movs	r2, r3
 80082fa:	3901      	subs	r1, #1
 80082fc:	3050      	adds	r0, #80	; 0x50
 80082fe:	9111      	str	r1, [sp, #68]	; 0x44
 8008300:	f7ff ff06 	bl	8008110 <__exponent>
 8008304:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008306:	900b      	str	r0, [sp, #44]	; 0x2c
 8008308:	1813      	adds	r3, r2, r0
 800830a:	6123      	str	r3, [r4, #16]
 800830c:	2a01      	cmp	r2, #1
 800830e:	dc02      	bgt.n	8008316 <_printf_float+0x176>
 8008310:	6822      	ldr	r2, [r4, #0]
 8008312:	07d2      	lsls	r2, r2, #31
 8008314:	d501      	bpl.n	800831a <_printf_float+0x17a>
 8008316:	3301      	adds	r3, #1
 8008318:	6123      	str	r3, [r4, #16]
 800831a:	2323      	movs	r3, #35	; 0x23
 800831c:	aa08      	add	r2, sp, #32
 800831e:	189b      	adds	r3, r3, r2
 8008320:	781b      	ldrb	r3, [r3, #0]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d100      	bne.n	8008328 <_printf_float+0x188>
 8008326:	e78f      	b.n	8008248 <_printf_float+0xa8>
 8008328:	0023      	movs	r3, r4
 800832a:	222d      	movs	r2, #45	; 0x2d
 800832c:	3343      	adds	r3, #67	; 0x43
 800832e:	701a      	strb	r2, [r3, #0]
 8008330:	e78a      	b.n	8008248 <_printf_float+0xa8>
 8008332:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008334:	2a47      	cmp	r2, #71	; 0x47
 8008336:	d1b4      	bne.n	80082a2 <_printf_float+0x102>
 8008338:	2b00      	cmp	r3, #0
 800833a:	d1b2      	bne.n	80082a2 <_printf_float+0x102>
 800833c:	3301      	adds	r3, #1
 800833e:	e7af      	b.n	80082a0 <_printf_float+0x100>
 8008340:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008342:	2b66      	cmp	r3, #102	; 0x66
 8008344:	d11b      	bne.n	800837e <_printf_float+0x1de>
 8008346:	6863      	ldr	r3, [r4, #4]
 8008348:	2900      	cmp	r1, #0
 800834a:	dd0d      	ble.n	8008368 <_printf_float+0x1c8>
 800834c:	6121      	str	r1, [r4, #16]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d102      	bne.n	8008358 <_printf_float+0x1b8>
 8008352:	6822      	ldr	r2, [r4, #0]
 8008354:	07d2      	lsls	r2, r2, #31
 8008356:	d502      	bpl.n	800835e <_printf_float+0x1be>
 8008358:	3301      	adds	r3, #1
 800835a:	1859      	adds	r1, r3, r1
 800835c:	6121      	str	r1, [r4, #16]
 800835e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008360:	65a3      	str	r3, [r4, #88]	; 0x58
 8008362:	2300      	movs	r3, #0
 8008364:	930b      	str	r3, [sp, #44]	; 0x2c
 8008366:	e7d8      	b.n	800831a <_printf_float+0x17a>
 8008368:	2b00      	cmp	r3, #0
 800836a:	d103      	bne.n	8008374 <_printf_float+0x1d4>
 800836c:	2201      	movs	r2, #1
 800836e:	6821      	ldr	r1, [r4, #0]
 8008370:	4211      	tst	r1, r2
 8008372:	d000      	beq.n	8008376 <_printf_float+0x1d6>
 8008374:	1c9a      	adds	r2, r3, #2
 8008376:	6122      	str	r2, [r4, #16]
 8008378:	e7f1      	b.n	800835e <_printf_float+0x1be>
 800837a:	2367      	movs	r3, #103	; 0x67
 800837c:	930a      	str	r3, [sp, #40]	; 0x28
 800837e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008380:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008382:	4293      	cmp	r3, r2
 8008384:	db06      	blt.n	8008394 <_printf_float+0x1f4>
 8008386:	6822      	ldr	r2, [r4, #0]
 8008388:	6123      	str	r3, [r4, #16]
 800838a:	07d2      	lsls	r2, r2, #31
 800838c:	d5e7      	bpl.n	800835e <_printf_float+0x1be>
 800838e:	3301      	adds	r3, #1
 8008390:	6123      	str	r3, [r4, #16]
 8008392:	e7e4      	b.n	800835e <_printf_float+0x1be>
 8008394:	2101      	movs	r1, #1
 8008396:	2b00      	cmp	r3, #0
 8008398:	dc01      	bgt.n	800839e <_printf_float+0x1fe>
 800839a:	1849      	adds	r1, r1, r1
 800839c:	1ac9      	subs	r1, r1, r3
 800839e:	1852      	adds	r2, r2, r1
 80083a0:	e7e9      	b.n	8008376 <_printf_float+0x1d6>
 80083a2:	6822      	ldr	r2, [r4, #0]
 80083a4:	0553      	lsls	r3, r2, #21
 80083a6:	d407      	bmi.n	80083b8 <_printf_float+0x218>
 80083a8:	6923      	ldr	r3, [r4, #16]
 80083aa:	002a      	movs	r2, r5
 80083ac:	0038      	movs	r0, r7
 80083ae:	9909      	ldr	r1, [sp, #36]	; 0x24
 80083b0:	47b0      	blx	r6
 80083b2:	1c43      	adds	r3, r0, #1
 80083b4:	d128      	bne.n	8008408 <_printf_float+0x268>
 80083b6:	e751      	b.n	800825c <_printf_float+0xbc>
 80083b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083ba:	2b65      	cmp	r3, #101	; 0x65
 80083bc:	d800      	bhi.n	80083c0 <_printf_float+0x220>
 80083be:	e0e1      	b.n	8008584 <_printf_float+0x3e4>
 80083c0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80083c2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80083c4:	2200      	movs	r2, #0
 80083c6:	2300      	movs	r3, #0
 80083c8:	f7f8 f840 	bl	800044c <__aeabi_dcmpeq>
 80083cc:	2800      	cmp	r0, #0
 80083ce:	d031      	beq.n	8008434 <_printf_float+0x294>
 80083d0:	2301      	movs	r3, #1
 80083d2:	0038      	movs	r0, r7
 80083d4:	4a34      	ldr	r2, [pc, #208]	; (80084a8 <_printf_float+0x308>)
 80083d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80083d8:	47b0      	blx	r6
 80083da:	1c43      	adds	r3, r0, #1
 80083dc:	d100      	bne.n	80083e0 <_printf_float+0x240>
 80083de:	e73d      	b.n	800825c <_printf_float+0xbc>
 80083e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80083e2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80083e4:	4293      	cmp	r3, r2
 80083e6:	db02      	blt.n	80083ee <_printf_float+0x24e>
 80083e8:	6823      	ldr	r3, [r4, #0]
 80083ea:	07db      	lsls	r3, r3, #31
 80083ec:	d50c      	bpl.n	8008408 <_printf_float+0x268>
 80083ee:	0038      	movs	r0, r7
 80083f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80083f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80083f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80083f6:	47b0      	blx	r6
 80083f8:	2500      	movs	r5, #0
 80083fa:	1c43      	adds	r3, r0, #1
 80083fc:	d100      	bne.n	8008400 <_printf_float+0x260>
 80083fe:	e72d      	b.n	800825c <_printf_float+0xbc>
 8008400:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008402:	3b01      	subs	r3, #1
 8008404:	42ab      	cmp	r3, r5
 8008406:	dc0a      	bgt.n	800841e <_printf_float+0x27e>
 8008408:	6823      	ldr	r3, [r4, #0]
 800840a:	079b      	lsls	r3, r3, #30
 800840c:	d500      	bpl.n	8008410 <_printf_float+0x270>
 800840e:	e106      	b.n	800861e <_printf_float+0x47e>
 8008410:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008412:	68e0      	ldr	r0, [r4, #12]
 8008414:	4298      	cmp	r0, r3
 8008416:	db00      	blt.n	800841a <_printf_float+0x27a>
 8008418:	e722      	b.n	8008260 <_printf_float+0xc0>
 800841a:	0018      	movs	r0, r3
 800841c:	e720      	b.n	8008260 <_printf_float+0xc0>
 800841e:	0022      	movs	r2, r4
 8008420:	2301      	movs	r3, #1
 8008422:	0038      	movs	r0, r7
 8008424:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008426:	321a      	adds	r2, #26
 8008428:	47b0      	blx	r6
 800842a:	1c43      	adds	r3, r0, #1
 800842c:	d100      	bne.n	8008430 <_printf_float+0x290>
 800842e:	e715      	b.n	800825c <_printf_float+0xbc>
 8008430:	3501      	adds	r5, #1
 8008432:	e7e5      	b.n	8008400 <_printf_float+0x260>
 8008434:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008436:	2b00      	cmp	r3, #0
 8008438:	dc38      	bgt.n	80084ac <_printf_float+0x30c>
 800843a:	2301      	movs	r3, #1
 800843c:	0038      	movs	r0, r7
 800843e:	4a1a      	ldr	r2, [pc, #104]	; (80084a8 <_printf_float+0x308>)
 8008440:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008442:	47b0      	blx	r6
 8008444:	1c43      	adds	r3, r0, #1
 8008446:	d100      	bne.n	800844a <_printf_float+0x2aa>
 8008448:	e708      	b.n	800825c <_printf_float+0xbc>
 800844a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800844c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800844e:	4313      	orrs	r3, r2
 8008450:	d102      	bne.n	8008458 <_printf_float+0x2b8>
 8008452:	6823      	ldr	r3, [r4, #0]
 8008454:	07db      	lsls	r3, r3, #31
 8008456:	d5d7      	bpl.n	8008408 <_printf_float+0x268>
 8008458:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800845a:	0038      	movs	r0, r7
 800845c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800845e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008460:	47b0      	blx	r6
 8008462:	1c43      	adds	r3, r0, #1
 8008464:	d100      	bne.n	8008468 <_printf_float+0x2c8>
 8008466:	e6f9      	b.n	800825c <_printf_float+0xbc>
 8008468:	2300      	movs	r3, #0
 800846a:	930a      	str	r3, [sp, #40]	; 0x28
 800846c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800846e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008470:	425b      	negs	r3, r3
 8008472:	4293      	cmp	r3, r2
 8008474:	dc01      	bgt.n	800847a <_printf_float+0x2da>
 8008476:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008478:	e797      	b.n	80083aa <_printf_float+0x20a>
 800847a:	0022      	movs	r2, r4
 800847c:	2301      	movs	r3, #1
 800847e:	0038      	movs	r0, r7
 8008480:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008482:	321a      	adds	r2, #26
 8008484:	47b0      	blx	r6
 8008486:	1c43      	adds	r3, r0, #1
 8008488:	d100      	bne.n	800848c <_printf_float+0x2ec>
 800848a:	e6e7      	b.n	800825c <_printf_float+0xbc>
 800848c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800848e:	3301      	adds	r3, #1
 8008490:	e7eb      	b.n	800846a <_printf_float+0x2ca>
 8008492:	46c0      	nop			; (mov r8, r8)
 8008494:	7fefffff 	.word	0x7fefffff
 8008498:	0800b4d0 	.word	0x0800b4d0
 800849c:	0800b4d4 	.word	0x0800b4d4
 80084a0:	0800b4d8 	.word	0x0800b4d8
 80084a4:	0800b4dc 	.word	0x0800b4dc
 80084a8:	0800b4e0 	.word	0x0800b4e0
 80084ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80084ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80084b0:	920a      	str	r2, [sp, #40]	; 0x28
 80084b2:	429a      	cmp	r2, r3
 80084b4:	dd00      	ble.n	80084b8 <_printf_float+0x318>
 80084b6:	930a      	str	r3, [sp, #40]	; 0x28
 80084b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	dc3c      	bgt.n	8008538 <_printf_float+0x398>
 80084be:	2300      	movs	r3, #0
 80084c0:	930d      	str	r3, [sp, #52]	; 0x34
 80084c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084c4:	43db      	mvns	r3, r3
 80084c6:	17db      	asrs	r3, r3, #31
 80084c8:	930f      	str	r3, [sp, #60]	; 0x3c
 80084ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80084cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80084ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80084d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084d2:	4013      	ands	r3, r2
 80084d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80084d6:	1ad3      	subs	r3, r2, r3
 80084d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80084da:	4293      	cmp	r3, r2
 80084dc:	dc34      	bgt.n	8008548 <_printf_float+0x3a8>
 80084de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80084e0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80084e2:	4293      	cmp	r3, r2
 80084e4:	db3d      	blt.n	8008562 <_printf_float+0x3c2>
 80084e6:	6823      	ldr	r3, [r4, #0]
 80084e8:	07db      	lsls	r3, r3, #31
 80084ea:	d43a      	bmi.n	8008562 <_printf_float+0x3c2>
 80084ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80084ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084f0:	9911      	ldr	r1, [sp, #68]	; 0x44
 80084f2:	1ad3      	subs	r3, r2, r3
 80084f4:	1a52      	subs	r2, r2, r1
 80084f6:	920a      	str	r2, [sp, #40]	; 0x28
 80084f8:	429a      	cmp	r2, r3
 80084fa:	dd00      	ble.n	80084fe <_printf_float+0x35e>
 80084fc:	930a      	str	r3, [sp, #40]	; 0x28
 80084fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008500:	2b00      	cmp	r3, #0
 8008502:	dc36      	bgt.n	8008572 <_printf_float+0x3d2>
 8008504:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008506:	2500      	movs	r5, #0
 8008508:	43db      	mvns	r3, r3
 800850a:	17db      	asrs	r3, r3, #31
 800850c:	930b      	str	r3, [sp, #44]	; 0x2c
 800850e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008510:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008512:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008514:	1a9b      	subs	r3, r3, r2
 8008516:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008518:	400a      	ands	r2, r1
 800851a:	1a9b      	subs	r3, r3, r2
 800851c:	42ab      	cmp	r3, r5
 800851e:	dc00      	bgt.n	8008522 <_printf_float+0x382>
 8008520:	e772      	b.n	8008408 <_printf_float+0x268>
 8008522:	0022      	movs	r2, r4
 8008524:	2301      	movs	r3, #1
 8008526:	0038      	movs	r0, r7
 8008528:	9909      	ldr	r1, [sp, #36]	; 0x24
 800852a:	321a      	adds	r2, #26
 800852c:	47b0      	blx	r6
 800852e:	1c43      	adds	r3, r0, #1
 8008530:	d100      	bne.n	8008534 <_printf_float+0x394>
 8008532:	e693      	b.n	800825c <_printf_float+0xbc>
 8008534:	3501      	adds	r5, #1
 8008536:	e7ea      	b.n	800850e <_printf_float+0x36e>
 8008538:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800853a:	002a      	movs	r2, r5
 800853c:	0038      	movs	r0, r7
 800853e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008540:	47b0      	blx	r6
 8008542:	1c43      	adds	r3, r0, #1
 8008544:	d1bb      	bne.n	80084be <_printf_float+0x31e>
 8008546:	e689      	b.n	800825c <_printf_float+0xbc>
 8008548:	0022      	movs	r2, r4
 800854a:	2301      	movs	r3, #1
 800854c:	0038      	movs	r0, r7
 800854e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008550:	321a      	adds	r2, #26
 8008552:	47b0      	blx	r6
 8008554:	1c43      	adds	r3, r0, #1
 8008556:	d100      	bne.n	800855a <_printf_float+0x3ba>
 8008558:	e680      	b.n	800825c <_printf_float+0xbc>
 800855a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800855c:	3301      	adds	r3, #1
 800855e:	930d      	str	r3, [sp, #52]	; 0x34
 8008560:	e7b3      	b.n	80084ca <_printf_float+0x32a>
 8008562:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008564:	0038      	movs	r0, r7
 8008566:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008568:	9909      	ldr	r1, [sp, #36]	; 0x24
 800856a:	47b0      	blx	r6
 800856c:	1c43      	adds	r3, r0, #1
 800856e:	d1bd      	bne.n	80084ec <_printf_float+0x34c>
 8008570:	e674      	b.n	800825c <_printf_float+0xbc>
 8008572:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008574:	0038      	movs	r0, r7
 8008576:	18ea      	adds	r2, r5, r3
 8008578:	9909      	ldr	r1, [sp, #36]	; 0x24
 800857a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800857c:	47b0      	blx	r6
 800857e:	1c43      	adds	r3, r0, #1
 8008580:	d1c0      	bne.n	8008504 <_printf_float+0x364>
 8008582:	e66b      	b.n	800825c <_printf_float+0xbc>
 8008584:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008586:	2b01      	cmp	r3, #1
 8008588:	dc02      	bgt.n	8008590 <_printf_float+0x3f0>
 800858a:	2301      	movs	r3, #1
 800858c:	421a      	tst	r2, r3
 800858e:	d034      	beq.n	80085fa <_printf_float+0x45a>
 8008590:	2301      	movs	r3, #1
 8008592:	002a      	movs	r2, r5
 8008594:	0038      	movs	r0, r7
 8008596:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008598:	47b0      	blx	r6
 800859a:	1c43      	adds	r3, r0, #1
 800859c:	d100      	bne.n	80085a0 <_printf_float+0x400>
 800859e:	e65d      	b.n	800825c <_printf_float+0xbc>
 80085a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80085a2:	0038      	movs	r0, r7
 80085a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80085a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80085a8:	47b0      	blx	r6
 80085aa:	1c43      	adds	r3, r0, #1
 80085ac:	d100      	bne.n	80085b0 <_printf_float+0x410>
 80085ae:	e655      	b.n	800825c <_printf_float+0xbc>
 80085b0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80085b2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80085b4:	2200      	movs	r2, #0
 80085b6:	2300      	movs	r3, #0
 80085b8:	f7f7 ff48 	bl	800044c <__aeabi_dcmpeq>
 80085bc:	2800      	cmp	r0, #0
 80085be:	d11a      	bne.n	80085f6 <_printf_float+0x456>
 80085c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80085c2:	1c6a      	adds	r2, r5, #1
 80085c4:	3b01      	subs	r3, #1
 80085c6:	0038      	movs	r0, r7
 80085c8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80085ca:	47b0      	blx	r6
 80085cc:	1c43      	adds	r3, r0, #1
 80085ce:	d10e      	bne.n	80085ee <_printf_float+0x44e>
 80085d0:	e644      	b.n	800825c <_printf_float+0xbc>
 80085d2:	0022      	movs	r2, r4
 80085d4:	2301      	movs	r3, #1
 80085d6:	0038      	movs	r0, r7
 80085d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80085da:	321a      	adds	r2, #26
 80085dc:	47b0      	blx	r6
 80085de:	1c43      	adds	r3, r0, #1
 80085e0:	d100      	bne.n	80085e4 <_printf_float+0x444>
 80085e2:	e63b      	b.n	800825c <_printf_float+0xbc>
 80085e4:	3501      	adds	r5, #1
 80085e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80085e8:	3b01      	subs	r3, #1
 80085ea:	42ab      	cmp	r3, r5
 80085ec:	dcf1      	bgt.n	80085d2 <_printf_float+0x432>
 80085ee:	0022      	movs	r2, r4
 80085f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085f2:	3250      	adds	r2, #80	; 0x50
 80085f4:	e6da      	b.n	80083ac <_printf_float+0x20c>
 80085f6:	2500      	movs	r5, #0
 80085f8:	e7f5      	b.n	80085e6 <_printf_float+0x446>
 80085fa:	002a      	movs	r2, r5
 80085fc:	e7e3      	b.n	80085c6 <_printf_float+0x426>
 80085fe:	0022      	movs	r2, r4
 8008600:	2301      	movs	r3, #1
 8008602:	0038      	movs	r0, r7
 8008604:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008606:	3219      	adds	r2, #25
 8008608:	47b0      	blx	r6
 800860a:	1c43      	adds	r3, r0, #1
 800860c:	d100      	bne.n	8008610 <_printf_float+0x470>
 800860e:	e625      	b.n	800825c <_printf_float+0xbc>
 8008610:	3501      	adds	r5, #1
 8008612:	68e3      	ldr	r3, [r4, #12]
 8008614:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008616:	1a9b      	subs	r3, r3, r2
 8008618:	42ab      	cmp	r3, r5
 800861a:	dcf0      	bgt.n	80085fe <_printf_float+0x45e>
 800861c:	e6f8      	b.n	8008410 <_printf_float+0x270>
 800861e:	2500      	movs	r5, #0
 8008620:	e7f7      	b.n	8008612 <_printf_float+0x472>
 8008622:	46c0      	nop			; (mov r8, r8)

08008624 <_printf_common>:
 8008624:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008626:	0015      	movs	r5, r2
 8008628:	9301      	str	r3, [sp, #4]
 800862a:	688a      	ldr	r2, [r1, #8]
 800862c:	690b      	ldr	r3, [r1, #16]
 800862e:	000c      	movs	r4, r1
 8008630:	9000      	str	r0, [sp, #0]
 8008632:	4293      	cmp	r3, r2
 8008634:	da00      	bge.n	8008638 <_printf_common+0x14>
 8008636:	0013      	movs	r3, r2
 8008638:	0022      	movs	r2, r4
 800863a:	602b      	str	r3, [r5, #0]
 800863c:	3243      	adds	r2, #67	; 0x43
 800863e:	7812      	ldrb	r2, [r2, #0]
 8008640:	2a00      	cmp	r2, #0
 8008642:	d001      	beq.n	8008648 <_printf_common+0x24>
 8008644:	3301      	adds	r3, #1
 8008646:	602b      	str	r3, [r5, #0]
 8008648:	6823      	ldr	r3, [r4, #0]
 800864a:	069b      	lsls	r3, r3, #26
 800864c:	d502      	bpl.n	8008654 <_printf_common+0x30>
 800864e:	682b      	ldr	r3, [r5, #0]
 8008650:	3302      	adds	r3, #2
 8008652:	602b      	str	r3, [r5, #0]
 8008654:	6822      	ldr	r2, [r4, #0]
 8008656:	2306      	movs	r3, #6
 8008658:	0017      	movs	r7, r2
 800865a:	401f      	ands	r7, r3
 800865c:	421a      	tst	r2, r3
 800865e:	d027      	beq.n	80086b0 <_printf_common+0x8c>
 8008660:	0023      	movs	r3, r4
 8008662:	3343      	adds	r3, #67	; 0x43
 8008664:	781b      	ldrb	r3, [r3, #0]
 8008666:	1e5a      	subs	r2, r3, #1
 8008668:	4193      	sbcs	r3, r2
 800866a:	6822      	ldr	r2, [r4, #0]
 800866c:	0692      	lsls	r2, r2, #26
 800866e:	d430      	bmi.n	80086d2 <_printf_common+0xae>
 8008670:	0022      	movs	r2, r4
 8008672:	9901      	ldr	r1, [sp, #4]
 8008674:	9800      	ldr	r0, [sp, #0]
 8008676:	9e08      	ldr	r6, [sp, #32]
 8008678:	3243      	adds	r2, #67	; 0x43
 800867a:	47b0      	blx	r6
 800867c:	1c43      	adds	r3, r0, #1
 800867e:	d025      	beq.n	80086cc <_printf_common+0xa8>
 8008680:	2306      	movs	r3, #6
 8008682:	6820      	ldr	r0, [r4, #0]
 8008684:	682a      	ldr	r2, [r5, #0]
 8008686:	68e1      	ldr	r1, [r4, #12]
 8008688:	2500      	movs	r5, #0
 800868a:	4003      	ands	r3, r0
 800868c:	2b04      	cmp	r3, #4
 800868e:	d103      	bne.n	8008698 <_printf_common+0x74>
 8008690:	1a8d      	subs	r5, r1, r2
 8008692:	43eb      	mvns	r3, r5
 8008694:	17db      	asrs	r3, r3, #31
 8008696:	401d      	ands	r5, r3
 8008698:	68a3      	ldr	r3, [r4, #8]
 800869a:	6922      	ldr	r2, [r4, #16]
 800869c:	4293      	cmp	r3, r2
 800869e:	dd01      	ble.n	80086a4 <_printf_common+0x80>
 80086a0:	1a9b      	subs	r3, r3, r2
 80086a2:	18ed      	adds	r5, r5, r3
 80086a4:	2700      	movs	r7, #0
 80086a6:	42bd      	cmp	r5, r7
 80086a8:	d120      	bne.n	80086ec <_printf_common+0xc8>
 80086aa:	2000      	movs	r0, #0
 80086ac:	e010      	b.n	80086d0 <_printf_common+0xac>
 80086ae:	3701      	adds	r7, #1
 80086b0:	68e3      	ldr	r3, [r4, #12]
 80086b2:	682a      	ldr	r2, [r5, #0]
 80086b4:	1a9b      	subs	r3, r3, r2
 80086b6:	42bb      	cmp	r3, r7
 80086b8:	ddd2      	ble.n	8008660 <_printf_common+0x3c>
 80086ba:	0022      	movs	r2, r4
 80086bc:	2301      	movs	r3, #1
 80086be:	9901      	ldr	r1, [sp, #4]
 80086c0:	9800      	ldr	r0, [sp, #0]
 80086c2:	9e08      	ldr	r6, [sp, #32]
 80086c4:	3219      	adds	r2, #25
 80086c6:	47b0      	blx	r6
 80086c8:	1c43      	adds	r3, r0, #1
 80086ca:	d1f0      	bne.n	80086ae <_printf_common+0x8a>
 80086cc:	2001      	movs	r0, #1
 80086ce:	4240      	negs	r0, r0
 80086d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80086d2:	2030      	movs	r0, #48	; 0x30
 80086d4:	18e1      	adds	r1, r4, r3
 80086d6:	3143      	adds	r1, #67	; 0x43
 80086d8:	7008      	strb	r0, [r1, #0]
 80086da:	0021      	movs	r1, r4
 80086dc:	1c5a      	adds	r2, r3, #1
 80086de:	3145      	adds	r1, #69	; 0x45
 80086e0:	7809      	ldrb	r1, [r1, #0]
 80086e2:	18a2      	adds	r2, r4, r2
 80086e4:	3243      	adds	r2, #67	; 0x43
 80086e6:	3302      	adds	r3, #2
 80086e8:	7011      	strb	r1, [r2, #0]
 80086ea:	e7c1      	b.n	8008670 <_printf_common+0x4c>
 80086ec:	0022      	movs	r2, r4
 80086ee:	2301      	movs	r3, #1
 80086f0:	9901      	ldr	r1, [sp, #4]
 80086f2:	9800      	ldr	r0, [sp, #0]
 80086f4:	9e08      	ldr	r6, [sp, #32]
 80086f6:	321a      	adds	r2, #26
 80086f8:	47b0      	blx	r6
 80086fa:	1c43      	adds	r3, r0, #1
 80086fc:	d0e6      	beq.n	80086cc <_printf_common+0xa8>
 80086fe:	3701      	adds	r7, #1
 8008700:	e7d1      	b.n	80086a6 <_printf_common+0x82>
	...

08008704 <_printf_i>:
 8008704:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008706:	b08b      	sub	sp, #44	; 0x2c
 8008708:	9206      	str	r2, [sp, #24]
 800870a:	000a      	movs	r2, r1
 800870c:	3243      	adds	r2, #67	; 0x43
 800870e:	9307      	str	r3, [sp, #28]
 8008710:	9005      	str	r0, [sp, #20]
 8008712:	9204      	str	r2, [sp, #16]
 8008714:	7e0a      	ldrb	r2, [r1, #24]
 8008716:	000c      	movs	r4, r1
 8008718:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800871a:	2a78      	cmp	r2, #120	; 0x78
 800871c:	d807      	bhi.n	800872e <_printf_i+0x2a>
 800871e:	2a62      	cmp	r2, #98	; 0x62
 8008720:	d809      	bhi.n	8008736 <_printf_i+0x32>
 8008722:	2a00      	cmp	r2, #0
 8008724:	d100      	bne.n	8008728 <_printf_i+0x24>
 8008726:	e0c1      	b.n	80088ac <_printf_i+0x1a8>
 8008728:	2a58      	cmp	r2, #88	; 0x58
 800872a:	d100      	bne.n	800872e <_printf_i+0x2a>
 800872c:	e08c      	b.n	8008848 <_printf_i+0x144>
 800872e:	0026      	movs	r6, r4
 8008730:	3642      	adds	r6, #66	; 0x42
 8008732:	7032      	strb	r2, [r6, #0]
 8008734:	e022      	b.n	800877c <_printf_i+0x78>
 8008736:	0010      	movs	r0, r2
 8008738:	3863      	subs	r0, #99	; 0x63
 800873a:	2815      	cmp	r0, #21
 800873c:	d8f7      	bhi.n	800872e <_printf_i+0x2a>
 800873e:	f7f7 fcf5 	bl	800012c <__gnu_thumb1_case_shi>
 8008742:	0016      	.short	0x0016
 8008744:	fff6001f 	.word	0xfff6001f
 8008748:	fff6fff6 	.word	0xfff6fff6
 800874c:	001ffff6 	.word	0x001ffff6
 8008750:	fff6fff6 	.word	0xfff6fff6
 8008754:	fff6fff6 	.word	0xfff6fff6
 8008758:	003600a8 	.word	0x003600a8
 800875c:	fff6009a 	.word	0xfff6009a
 8008760:	00b9fff6 	.word	0x00b9fff6
 8008764:	0036fff6 	.word	0x0036fff6
 8008768:	fff6fff6 	.word	0xfff6fff6
 800876c:	009e      	.short	0x009e
 800876e:	0026      	movs	r6, r4
 8008770:	681a      	ldr	r2, [r3, #0]
 8008772:	3642      	adds	r6, #66	; 0x42
 8008774:	1d11      	adds	r1, r2, #4
 8008776:	6019      	str	r1, [r3, #0]
 8008778:	6813      	ldr	r3, [r2, #0]
 800877a:	7033      	strb	r3, [r6, #0]
 800877c:	2301      	movs	r3, #1
 800877e:	e0a7      	b.n	80088d0 <_printf_i+0x1cc>
 8008780:	6808      	ldr	r0, [r1, #0]
 8008782:	6819      	ldr	r1, [r3, #0]
 8008784:	1d0a      	adds	r2, r1, #4
 8008786:	0605      	lsls	r5, r0, #24
 8008788:	d50b      	bpl.n	80087a2 <_printf_i+0x9e>
 800878a:	680d      	ldr	r5, [r1, #0]
 800878c:	601a      	str	r2, [r3, #0]
 800878e:	2d00      	cmp	r5, #0
 8008790:	da03      	bge.n	800879a <_printf_i+0x96>
 8008792:	232d      	movs	r3, #45	; 0x2d
 8008794:	9a04      	ldr	r2, [sp, #16]
 8008796:	426d      	negs	r5, r5
 8008798:	7013      	strb	r3, [r2, #0]
 800879a:	4b61      	ldr	r3, [pc, #388]	; (8008920 <_printf_i+0x21c>)
 800879c:	270a      	movs	r7, #10
 800879e:	9303      	str	r3, [sp, #12]
 80087a0:	e01b      	b.n	80087da <_printf_i+0xd6>
 80087a2:	680d      	ldr	r5, [r1, #0]
 80087a4:	601a      	str	r2, [r3, #0]
 80087a6:	0641      	lsls	r1, r0, #25
 80087a8:	d5f1      	bpl.n	800878e <_printf_i+0x8a>
 80087aa:	b22d      	sxth	r5, r5
 80087ac:	e7ef      	b.n	800878e <_printf_i+0x8a>
 80087ae:	680d      	ldr	r5, [r1, #0]
 80087b0:	6819      	ldr	r1, [r3, #0]
 80087b2:	1d08      	adds	r0, r1, #4
 80087b4:	6018      	str	r0, [r3, #0]
 80087b6:	062e      	lsls	r6, r5, #24
 80087b8:	d501      	bpl.n	80087be <_printf_i+0xba>
 80087ba:	680d      	ldr	r5, [r1, #0]
 80087bc:	e003      	b.n	80087c6 <_printf_i+0xc2>
 80087be:	066d      	lsls	r5, r5, #25
 80087c0:	d5fb      	bpl.n	80087ba <_printf_i+0xb6>
 80087c2:	680d      	ldr	r5, [r1, #0]
 80087c4:	b2ad      	uxth	r5, r5
 80087c6:	4b56      	ldr	r3, [pc, #344]	; (8008920 <_printf_i+0x21c>)
 80087c8:	2708      	movs	r7, #8
 80087ca:	9303      	str	r3, [sp, #12]
 80087cc:	2a6f      	cmp	r2, #111	; 0x6f
 80087ce:	d000      	beq.n	80087d2 <_printf_i+0xce>
 80087d0:	3702      	adds	r7, #2
 80087d2:	0023      	movs	r3, r4
 80087d4:	2200      	movs	r2, #0
 80087d6:	3343      	adds	r3, #67	; 0x43
 80087d8:	701a      	strb	r2, [r3, #0]
 80087da:	6863      	ldr	r3, [r4, #4]
 80087dc:	60a3      	str	r3, [r4, #8]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	db03      	blt.n	80087ea <_printf_i+0xe6>
 80087e2:	2204      	movs	r2, #4
 80087e4:	6821      	ldr	r1, [r4, #0]
 80087e6:	4391      	bics	r1, r2
 80087e8:	6021      	str	r1, [r4, #0]
 80087ea:	2d00      	cmp	r5, #0
 80087ec:	d102      	bne.n	80087f4 <_printf_i+0xf0>
 80087ee:	9e04      	ldr	r6, [sp, #16]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d00c      	beq.n	800880e <_printf_i+0x10a>
 80087f4:	9e04      	ldr	r6, [sp, #16]
 80087f6:	0028      	movs	r0, r5
 80087f8:	0039      	movs	r1, r7
 80087fa:	f7f7 fd27 	bl	800024c <__aeabi_uidivmod>
 80087fe:	9b03      	ldr	r3, [sp, #12]
 8008800:	3e01      	subs	r6, #1
 8008802:	5c5b      	ldrb	r3, [r3, r1]
 8008804:	7033      	strb	r3, [r6, #0]
 8008806:	002b      	movs	r3, r5
 8008808:	0005      	movs	r5, r0
 800880a:	429f      	cmp	r7, r3
 800880c:	d9f3      	bls.n	80087f6 <_printf_i+0xf2>
 800880e:	2f08      	cmp	r7, #8
 8008810:	d109      	bne.n	8008826 <_printf_i+0x122>
 8008812:	6823      	ldr	r3, [r4, #0]
 8008814:	07db      	lsls	r3, r3, #31
 8008816:	d506      	bpl.n	8008826 <_printf_i+0x122>
 8008818:	6863      	ldr	r3, [r4, #4]
 800881a:	6922      	ldr	r2, [r4, #16]
 800881c:	4293      	cmp	r3, r2
 800881e:	dc02      	bgt.n	8008826 <_printf_i+0x122>
 8008820:	2330      	movs	r3, #48	; 0x30
 8008822:	3e01      	subs	r6, #1
 8008824:	7033      	strb	r3, [r6, #0]
 8008826:	9b04      	ldr	r3, [sp, #16]
 8008828:	1b9b      	subs	r3, r3, r6
 800882a:	6123      	str	r3, [r4, #16]
 800882c:	9b07      	ldr	r3, [sp, #28]
 800882e:	0021      	movs	r1, r4
 8008830:	9300      	str	r3, [sp, #0]
 8008832:	9805      	ldr	r0, [sp, #20]
 8008834:	9b06      	ldr	r3, [sp, #24]
 8008836:	aa09      	add	r2, sp, #36	; 0x24
 8008838:	f7ff fef4 	bl	8008624 <_printf_common>
 800883c:	1c43      	adds	r3, r0, #1
 800883e:	d14c      	bne.n	80088da <_printf_i+0x1d6>
 8008840:	2001      	movs	r0, #1
 8008842:	4240      	negs	r0, r0
 8008844:	b00b      	add	sp, #44	; 0x2c
 8008846:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008848:	3145      	adds	r1, #69	; 0x45
 800884a:	700a      	strb	r2, [r1, #0]
 800884c:	4a34      	ldr	r2, [pc, #208]	; (8008920 <_printf_i+0x21c>)
 800884e:	9203      	str	r2, [sp, #12]
 8008850:	681a      	ldr	r2, [r3, #0]
 8008852:	6821      	ldr	r1, [r4, #0]
 8008854:	ca20      	ldmia	r2!, {r5}
 8008856:	601a      	str	r2, [r3, #0]
 8008858:	0608      	lsls	r0, r1, #24
 800885a:	d516      	bpl.n	800888a <_printf_i+0x186>
 800885c:	07cb      	lsls	r3, r1, #31
 800885e:	d502      	bpl.n	8008866 <_printf_i+0x162>
 8008860:	2320      	movs	r3, #32
 8008862:	4319      	orrs	r1, r3
 8008864:	6021      	str	r1, [r4, #0]
 8008866:	2710      	movs	r7, #16
 8008868:	2d00      	cmp	r5, #0
 800886a:	d1b2      	bne.n	80087d2 <_printf_i+0xce>
 800886c:	2320      	movs	r3, #32
 800886e:	6822      	ldr	r2, [r4, #0]
 8008870:	439a      	bics	r2, r3
 8008872:	6022      	str	r2, [r4, #0]
 8008874:	e7ad      	b.n	80087d2 <_printf_i+0xce>
 8008876:	2220      	movs	r2, #32
 8008878:	6809      	ldr	r1, [r1, #0]
 800887a:	430a      	orrs	r2, r1
 800887c:	6022      	str	r2, [r4, #0]
 800887e:	0022      	movs	r2, r4
 8008880:	2178      	movs	r1, #120	; 0x78
 8008882:	3245      	adds	r2, #69	; 0x45
 8008884:	7011      	strb	r1, [r2, #0]
 8008886:	4a27      	ldr	r2, [pc, #156]	; (8008924 <_printf_i+0x220>)
 8008888:	e7e1      	b.n	800884e <_printf_i+0x14a>
 800888a:	0648      	lsls	r0, r1, #25
 800888c:	d5e6      	bpl.n	800885c <_printf_i+0x158>
 800888e:	b2ad      	uxth	r5, r5
 8008890:	e7e4      	b.n	800885c <_printf_i+0x158>
 8008892:	681a      	ldr	r2, [r3, #0]
 8008894:	680d      	ldr	r5, [r1, #0]
 8008896:	1d10      	adds	r0, r2, #4
 8008898:	6949      	ldr	r1, [r1, #20]
 800889a:	6018      	str	r0, [r3, #0]
 800889c:	6813      	ldr	r3, [r2, #0]
 800889e:	062e      	lsls	r6, r5, #24
 80088a0:	d501      	bpl.n	80088a6 <_printf_i+0x1a2>
 80088a2:	6019      	str	r1, [r3, #0]
 80088a4:	e002      	b.n	80088ac <_printf_i+0x1a8>
 80088a6:	066d      	lsls	r5, r5, #25
 80088a8:	d5fb      	bpl.n	80088a2 <_printf_i+0x19e>
 80088aa:	8019      	strh	r1, [r3, #0]
 80088ac:	2300      	movs	r3, #0
 80088ae:	9e04      	ldr	r6, [sp, #16]
 80088b0:	6123      	str	r3, [r4, #16]
 80088b2:	e7bb      	b.n	800882c <_printf_i+0x128>
 80088b4:	681a      	ldr	r2, [r3, #0]
 80088b6:	1d11      	adds	r1, r2, #4
 80088b8:	6019      	str	r1, [r3, #0]
 80088ba:	6816      	ldr	r6, [r2, #0]
 80088bc:	2100      	movs	r1, #0
 80088be:	0030      	movs	r0, r6
 80088c0:	6862      	ldr	r2, [r4, #4]
 80088c2:	f001 fb4f 	bl	8009f64 <memchr>
 80088c6:	2800      	cmp	r0, #0
 80088c8:	d001      	beq.n	80088ce <_printf_i+0x1ca>
 80088ca:	1b80      	subs	r0, r0, r6
 80088cc:	6060      	str	r0, [r4, #4]
 80088ce:	6863      	ldr	r3, [r4, #4]
 80088d0:	6123      	str	r3, [r4, #16]
 80088d2:	2300      	movs	r3, #0
 80088d4:	9a04      	ldr	r2, [sp, #16]
 80088d6:	7013      	strb	r3, [r2, #0]
 80088d8:	e7a8      	b.n	800882c <_printf_i+0x128>
 80088da:	6923      	ldr	r3, [r4, #16]
 80088dc:	0032      	movs	r2, r6
 80088de:	9906      	ldr	r1, [sp, #24]
 80088e0:	9805      	ldr	r0, [sp, #20]
 80088e2:	9d07      	ldr	r5, [sp, #28]
 80088e4:	47a8      	blx	r5
 80088e6:	1c43      	adds	r3, r0, #1
 80088e8:	d0aa      	beq.n	8008840 <_printf_i+0x13c>
 80088ea:	6823      	ldr	r3, [r4, #0]
 80088ec:	079b      	lsls	r3, r3, #30
 80088ee:	d415      	bmi.n	800891c <_printf_i+0x218>
 80088f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088f2:	68e0      	ldr	r0, [r4, #12]
 80088f4:	4298      	cmp	r0, r3
 80088f6:	daa5      	bge.n	8008844 <_printf_i+0x140>
 80088f8:	0018      	movs	r0, r3
 80088fa:	e7a3      	b.n	8008844 <_printf_i+0x140>
 80088fc:	0022      	movs	r2, r4
 80088fe:	2301      	movs	r3, #1
 8008900:	9906      	ldr	r1, [sp, #24]
 8008902:	9805      	ldr	r0, [sp, #20]
 8008904:	9e07      	ldr	r6, [sp, #28]
 8008906:	3219      	adds	r2, #25
 8008908:	47b0      	blx	r6
 800890a:	1c43      	adds	r3, r0, #1
 800890c:	d098      	beq.n	8008840 <_printf_i+0x13c>
 800890e:	3501      	adds	r5, #1
 8008910:	68e3      	ldr	r3, [r4, #12]
 8008912:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008914:	1a9b      	subs	r3, r3, r2
 8008916:	42ab      	cmp	r3, r5
 8008918:	dcf0      	bgt.n	80088fc <_printf_i+0x1f8>
 800891a:	e7e9      	b.n	80088f0 <_printf_i+0x1ec>
 800891c:	2500      	movs	r5, #0
 800891e:	e7f7      	b.n	8008910 <_printf_i+0x20c>
 8008920:	0800b4e2 	.word	0x0800b4e2
 8008924:	0800b4f3 	.word	0x0800b4f3

08008928 <iprintf>:
 8008928:	b40f      	push	{r0, r1, r2, r3}
 800892a:	4b0b      	ldr	r3, [pc, #44]	; (8008958 <iprintf+0x30>)
 800892c:	b513      	push	{r0, r1, r4, lr}
 800892e:	681c      	ldr	r4, [r3, #0]
 8008930:	2c00      	cmp	r4, #0
 8008932:	d005      	beq.n	8008940 <iprintf+0x18>
 8008934:	69a3      	ldr	r3, [r4, #24]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d102      	bne.n	8008940 <iprintf+0x18>
 800893a:	0020      	movs	r0, r4
 800893c:	f001 f9f4 	bl	8009d28 <__sinit>
 8008940:	ab05      	add	r3, sp, #20
 8008942:	0020      	movs	r0, r4
 8008944:	9a04      	ldr	r2, [sp, #16]
 8008946:	68a1      	ldr	r1, [r4, #8]
 8008948:	9301      	str	r3, [sp, #4]
 800894a:	f001 ffe9 	bl	800a920 <_vfiprintf_r>
 800894e:	bc16      	pop	{r1, r2, r4}
 8008950:	bc08      	pop	{r3}
 8008952:	b004      	add	sp, #16
 8008954:	4718      	bx	r3
 8008956:	46c0      	nop			; (mov r8, r8)
 8008958:	2000040c 	.word	0x2000040c

0800895c <_puts_r>:
 800895c:	b570      	push	{r4, r5, r6, lr}
 800895e:	0005      	movs	r5, r0
 8008960:	000e      	movs	r6, r1
 8008962:	2800      	cmp	r0, #0
 8008964:	d004      	beq.n	8008970 <_puts_r+0x14>
 8008966:	6983      	ldr	r3, [r0, #24]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d101      	bne.n	8008970 <_puts_r+0x14>
 800896c:	f001 f9dc 	bl	8009d28 <__sinit>
 8008970:	69ab      	ldr	r3, [r5, #24]
 8008972:	68ac      	ldr	r4, [r5, #8]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d102      	bne.n	800897e <_puts_r+0x22>
 8008978:	0028      	movs	r0, r5
 800897a:	f001 f9d5 	bl	8009d28 <__sinit>
 800897e:	4b2d      	ldr	r3, [pc, #180]	; (8008a34 <_puts_r+0xd8>)
 8008980:	429c      	cmp	r4, r3
 8008982:	d122      	bne.n	80089ca <_puts_r+0x6e>
 8008984:	686c      	ldr	r4, [r5, #4]
 8008986:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008988:	07db      	lsls	r3, r3, #31
 800898a:	d405      	bmi.n	8008998 <_puts_r+0x3c>
 800898c:	89a3      	ldrh	r3, [r4, #12]
 800898e:	059b      	lsls	r3, r3, #22
 8008990:	d402      	bmi.n	8008998 <_puts_r+0x3c>
 8008992:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008994:	f001 fa6d 	bl	8009e72 <__retarget_lock_acquire_recursive>
 8008998:	89a3      	ldrh	r3, [r4, #12]
 800899a:	071b      	lsls	r3, r3, #28
 800899c:	d502      	bpl.n	80089a4 <_puts_r+0x48>
 800899e:	6923      	ldr	r3, [r4, #16]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d129      	bne.n	80089f8 <_puts_r+0x9c>
 80089a4:	0021      	movs	r1, r4
 80089a6:	0028      	movs	r0, r5
 80089a8:	f000 f972 	bl	8008c90 <__swsetup_r>
 80089ac:	2800      	cmp	r0, #0
 80089ae:	d023      	beq.n	80089f8 <_puts_r+0x9c>
 80089b0:	2501      	movs	r5, #1
 80089b2:	426d      	negs	r5, r5
 80089b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80089b6:	07db      	lsls	r3, r3, #31
 80089b8:	d405      	bmi.n	80089c6 <_puts_r+0x6a>
 80089ba:	89a3      	ldrh	r3, [r4, #12]
 80089bc:	059b      	lsls	r3, r3, #22
 80089be:	d402      	bmi.n	80089c6 <_puts_r+0x6a>
 80089c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80089c2:	f001 fa57 	bl	8009e74 <__retarget_lock_release_recursive>
 80089c6:	0028      	movs	r0, r5
 80089c8:	bd70      	pop	{r4, r5, r6, pc}
 80089ca:	4b1b      	ldr	r3, [pc, #108]	; (8008a38 <_puts_r+0xdc>)
 80089cc:	429c      	cmp	r4, r3
 80089ce:	d101      	bne.n	80089d4 <_puts_r+0x78>
 80089d0:	68ac      	ldr	r4, [r5, #8]
 80089d2:	e7d8      	b.n	8008986 <_puts_r+0x2a>
 80089d4:	4b19      	ldr	r3, [pc, #100]	; (8008a3c <_puts_r+0xe0>)
 80089d6:	429c      	cmp	r4, r3
 80089d8:	d1d5      	bne.n	8008986 <_puts_r+0x2a>
 80089da:	68ec      	ldr	r4, [r5, #12]
 80089dc:	e7d3      	b.n	8008986 <_puts_r+0x2a>
 80089de:	3601      	adds	r6, #1
 80089e0:	60a3      	str	r3, [r4, #8]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	da04      	bge.n	80089f0 <_puts_r+0x94>
 80089e6:	69a2      	ldr	r2, [r4, #24]
 80089e8:	429a      	cmp	r2, r3
 80089ea:	dc16      	bgt.n	8008a1a <_puts_r+0xbe>
 80089ec:	290a      	cmp	r1, #10
 80089ee:	d014      	beq.n	8008a1a <_puts_r+0xbe>
 80089f0:	6823      	ldr	r3, [r4, #0]
 80089f2:	1c5a      	adds	r2, r3, #1
 80089f4:	6022      	str	r2, [r4, #0]
 80089f6:	7019      	strb	r1, [r3, #0]
 80089f8:	68a3      	ldr	r3, [r4, #8]
 80089fa:	7831      	ldrb	r1, [r6, #0]
 80089fc:	3b01      	subs	r3, #1
 80089fe:	2900      	cmp	r1, #0
 8008a00:	d1ed      	bne.n	80089de <_puts_r+0x82>
 8008a02:	60a3      	str	r3, [r4, #8]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	da0f      	bge.n	8008a28 <_puts_r+0xcc>
 8008a08:	0028      	movs	r0, r5
 8008a0a:	0022      	movs	r2, r4
 8008a0c:	310a      	adds	r1, #10
 8008a0e:	f000 f8e9 	bl	8008be4 <__swbuf_r>
 8008a12:	250a      	movs	r5, #10
 8008a14:	1c43      	adds	r3, r0, #1
 8008a16:	d1cd      	bne.n	80089b4 <_puts_r+0x58>
 8008a18:	e7ca      	b.n	80089b0 <_puts_r+0x54>
 8008a1a:	0022      	movs	r2, r4
 8008a1c:	0028      	movs	r0, r5
 8008a1e:	f000 f8e1 	bl	8008be4 <__swbuf_r>
 8008a22:	1c43      	adds	r3, r0, #1
 8008a24:	d1e8      	bne.n	80089f8 <_puts_r+0x9c>
 8008a26:	e7c3      	b.n	80089b0 <_puts_r+0x54>
 8008a28:	250a      	movs	r5, #10
 8008a2a:	6823      	ldr	r3, [r4, #0]
 8008a2c:	1c5a      	adds	r2, r3, #1
 8008a2e:	6022      	str	r2, [r4, #0]
 8008a30:	701d      	strb	r5, [r3, #0]
 8008a32:	e7bf      	b.n	80089b4 <_puts_r+0x58>
 8008a34:	0800b5b4 	.word	0x0800b5b4
 8008a38:	0800b5d4 	.word	0x0800b5d4
 8008a3c:	0800b594 	.word	0x0800b594

08008a40 <puts>:
 8008a40:	b510      	push	{r4, lr}
 8008a42:	4b03      	ldr	r3, [pc, #12]	; (8008a50 <puts+0x10>)
 8008a44:	0001      	movs	r1, r0
 8008a46:	6818      	ldr	r0, [r3, #0]
 8008a48:	f7ff ff88 	bl	800895c <_puts_r>
 8008a4c:	bd10      	pop	{r4, pc}
 8008a4e:	46c0      	nop			; (mov r8, r8)
 8008a50:	2000040c 	.word	0x2000040c

08008a54 <setvbuf>:
 8008a54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a56:	001d      	movs	r5, r3
 8008a58:	4b5d      	ldr	r3, [pc, #372]	; (8008bd0 <setvbuf+0x17c>)
 8008a5a:	b085      	sub	sp, #20
 8008a5c:	681e      	ldr	r6, [r3, #0]
 8008a5e:	0004      	movs	r4, r0
 8008a60:	000f      	movs	r7, r1
 8008a62:	9200      	str	r2, [sp, #0]
 8008a64:	2e00      	cmp	r6, #0
 8008a66:	d005      	beq.n	8008a74 <setvbuf+0x20>
 8008a68:	69b3      	ldr	r3, [r6, #24]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d102      	bne.n	8008a74 <setvbuf+0x20>
 8008a6e:	0030      	movs	r0, r6
 8008a70:	f001 f95a 	bl	8009d28 <__sinit>
 8008a74:	4b57      	ldr	r3, [pc, #348]	; (8008bd4 <setvbuf+0x180>)
 8008a76:	429c      	cmp	r4, r3
 8008a78:	d161      	bne.n	8008b3e <setvbuf+0xea>
 8008a7a:	6874      	ldr	r4, [r6, #4]
 8008a7c:	9b00      	ldr	r3, [sp, #0]
 8008a7e:	2b02      	cmp	r3, #2
 8008a80:	d005      	beq.n	8008a8e <setvbuf+0x3a>
 8008a82:	2b01      	cmp	r3, #1
 8008a84:	d900      	bls.n	8008a88 <setvbuf+0x34>
 8008a86:	e09d      	b.n	8008bc4 <setvbuf+0x170>
 8008a88:	2d00      	cmp	r5, #0
 8008a8a:	da00      	bge.n	8008a8e <setvbuf+0x3a>
 8008a8c:	e09a      	b.n	8008bc4 <setvbuf+0x170>
 8008a8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a90:	07db      	lsls	r3, r3, #31
 8008a92:	d405      	bmi.n	8008aa0 <setvbuf+0x4c>
 8008a94:	89a3      	ldrh	r3, [r4, #12]
 8008a96:	059b      	lsls	r3, r3, #22
 8008a98:	d402      	bmi.n	8008aa0 <setvbuf+0x4c>
 8008a9a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a9c:	f001 f9e9 	bl	8009e72 <__retarget_lock_acquire_recursive>
 8008aa0:	0021      	movs	r1, r4
 8008aa2:	0030      	movs	r0, r6
 8008aa4:	f001 f89e 	bl	8009be4 <_fflush_r>
 8008aa8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008aaa:	2900      	cmp	r1, #0
 8008aac:	d008      	beq.n	8008ac0 <setvbuf+0x6c>
 8008aae:	0023      	movs	r3, r4
 8008ab0:	3344      	adds	r3, #68	; 0x44
 8008ab2:	4299      	cmp	r1, r3
 8008ab4:	d002      	beq.n	8008abc <setvbuf+0x68>
 8008ab6:	0030      	movs	r0, r6
 8008ab8:	f001 fe28 	bl	800a70c <_free_r>
 8008abc:	2300      	movs	r3, #0
 8008abe:	6363      	str	r3, [r4, #52]	; 0x34
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	61a3      	str	r3, [r4, #24]
 8008ac4:	6063      	str	r3, [r4, #4]
 8008ac6:	89a3      	ldrh	r3, [r4, #12]
 8008ac8:	061b      	lsls	r3, r3, #24
 8008aca:	d503      	bpl.n	8008ad4 <setvbuf+0x80>
 8008acc:	0030      	movs	r0, r6
 8008ace:	6921      	ldr	r1, [r4, #16]
 8008ad0:	f001 fe1c 	bl	800a70c <_free_r>
 8008ad4:	89a3      	ldrh	r3, [r4, #12]
 8008ad6:	4a40      	ldr	r2, [pc, #256]	; (8008bd8 <setvbuf+0x184>)
 8008ad8:	4013      	ands	r3, r2
 8008ada:	81a3      	strh	r3, [r4, #12]
 8008adc:	9b00      	ldr	r3, [sp, #0]
 8008ade:	2b02      	cmp	r3, #2
 8008ae0:	d100      	bne.n	8008ae4 <setvbuf+0x90>
 8008ae2:	e069      	b.n	8008bb8 <setvbuf+0x164>
 8008ae4:	ab03      	add	r3, sp, #12
 8008ae6:	0021      	movs	r1, r4
 8008ae8:	0030      	movs	r0, r6
 8008aea:	aa02      	add	r2, sp, #8
 8008aec:	f001 f9c4 	bl	8009e78 <__swhatbuf_r>
 8008af0:	89a3      	ldrh	r3, [r4, #12]
 8008af2:	4303      	orrs	r3, r0
 8008af4:	81a3      	strh	r3, [r4, #12]
 8008af6:	2d00      	cmp	r5, #0
 8008af8:	d12b      	bne.n	8008b52 <setvbuf+0xfe>
 8008afa:	9d02      	ldr	r5, [sp, #8]
 8008afc:	0028      	movs	r0, r5
 8008afe:	f001 fa27 	bl	8009f50 <malloc>
 8008b02:	1e07      	subs	r7, r0, #0
 8008b04:	d153      	bne.n	8008bae <setvbuf+0x15a>
 8008b06:	9b02      	ldr	r3, [sp, #8]
 8008b08:	9301      	str	r3, [sp, #4]
 8008b0a:	42ab      	cmp	r3, r5
 8008b0c:	d149      	bne.n	8008ba2 <setvbuf+0x14e>
 8008b0e:	2501      	movs	r5, #1
 8008b10:	426d      	negs	r5, r5
 8008b12:	2302      	movs	r3, #2
 8008b14:	89a2      	ldrh	r2, [r4, #12]
 8008b16:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8008b18:	4313      	orrs	r3, r2
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	60a2      	str	r2, [r4, #8]
 8008b1e:	0022      	movs	r2, r4
 8008b20:	3247      	adds	r2, #71	; 0x47
 8008b22:	6022      	str	r2, [r4, #0]
 8008b24:	6122      	str	r2, [r4, #16]
 8008b26:	2201      	movs	r2, #1
 8008b28:	b21b      	sxth	r3, r3
 8008b2a:	81a3      	strh	r3, [r4, #12]
 8008b2c:	6162      	str	r2, [r4, #20]
 8008b2e:	4211      	tst	r1, r2
 8008b30:	d134      	bne.n	8008b9c <setvbuf+0x148>
 8008b32:	059b      	lsls	r3, r3, #22
 8008b34:	d432      	bmi.n	8008b9c <setvbuf+0x148>
 8008b36:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b38:	f001 f99c 	bl	8009e74 <__retarget_lock_release_recursive>
 8008b3c:	e02e      	b.n	8008b9c <setvbuf+0x148>
 8008b3e:	4b27      	ldr	r3, [pc, #156]	; (8008bdc <setvbuf+0x188>)
 8008b40:	429c      	cmp	r4, r3
 8008b42:	d101      	bne.n	8008b48 <setvbuf+0xf4>
 8008b44:	68b4      	ldr	r4, [r6, #8]
 8008b46:	e799      	b.n	8008a7c <setvbuf+0x28>
 8008b48:	4b25      	ldr	r3, [pc, #148]	; (8008be0 <setvbuf+0x18c>)
 8008b4a:	429c      	cmp	r4, r3
 8008b4c:	d196      	bne.n	8008a7c <setvbuf+0x28>
 8008b4e:	68f4      	ldr	r4, [r6, #12]
 8008b50:	e794      	b.n	8008a7c <setvbuf+0x28>
 8008b52:	2f00      	cmp	r7, #0
 8008b54:	d0d2      	beq.n	8008afc <setvbuf+0xa8>
 8008b56:	69b3      	ldr	r3, [r6, #24]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d102      	bne.n	8008b62 <setvbuf+0x10e>
 8008b5c:	0030      	movs	r0, r6
 8008b5e:	f001 f8e3 	bl	8009d28 <__sinit>
 8008b62:	9b00      	ldr	r3, [sp, #0]
 8008b64:	2b01      	cmp	r3, #1
 8008b66:	d102      	bne.n	8008b6e <setvbuf+0x11a>
 8008b68:	89a2      	ldrh	r2, [r4, #12]
 8008b6a:	4313      	orrs	r3, r2
 8008b6c:	81a3      	strh	r3, [r4, #12]
 8008b6e:	89a2      	ldrh	r2, [r4, #12]
 8008b70:	2308      	movs	r3, #8
 8008b72:	0011      	movs	r1, r2
 8008b74:	6027      	str	r7, [r4, #0]
 8008b76:	6127      	str	r7, [r4, #16]
 8008b78:	6165      	str	r5, [r4, #20]
 8008b7a:	4019      	ands	r1, r3
 8008b7c:	421a      	tst	r2, r3
 8008b7e:	d01f      	beq.n	8008bc0 <setvbuf+0x16c>
 8008b80:	07d3      	lsls	r3, r2, #31
 8008b82:	d51b      	bpl.n	8008bbc <setvbuf+0x168>
 8008b84:	2300      	movs	r3, #0
 8008b86:	426d      	negs	r5, r5
 8008b88:	60a3      	str	r3, [r4, #8]
 8008b8a:	61a5      	str	r5, [r4, #24]
 8008b8c:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8008b8e:	2301      	movs	r3, #1
 8008b90:	000d      	movs	r5, r1
 8008b92:	401d      	ands	r5, r3
 8008b94:	4219      	tst	r1, r3
 8008b96:	d118      	bne.n	8008bca <setvbuf+0x176>
 8008b98:	0593      	lsls	r3, r2, #22
 8008b9a:	d5cc      	bpl.n	8008b36 <setvbuf+0xe2>
 8008b9c:	0028      	movs	r0, r5
 8008b9e:	b005      	add	sp, #20
 8008ba0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ba2:	9801      	ldr	r0, [sp, #4]
 8008ba4:	f001 f9d4 	bl	8009f50 <malloc>
 8008ba8:	9d01      	ldr	r5, [sp, #4]
 8008baa:	1e07      	subs	r7, r0, #0
 8008bac:	d0af      	beq.n	8008b0e <setvbuf+0xba>
 8008bae:	2380      	movs	r3, #128	; 0x80
 8008bb0:	89a2      	ldrh	r2, [r4, #12]
 8008bb2:	4313      	orrs	r3, r2
 8008bb4:	81a3      	strh	r3, [r4, #12]
 8008bb6:	e7ce      	b.n	8008b56 <setvbuf+0x102>
 8008bb8:	2500      	movs	r5, #0
 8008bba:	e7aa      	b.n	8008b12 <setvbuf+0xbe>
 8008bbc:	60a5      	str	r5, [r4, #8]
 8008bbe:	e7e5      	b.n	8008b8c <setvbuf+0x138>
 8008bc0:	60a1      	str	r1, [r4, #8]
 8008bc2:	e7e3      	b.n	8008b8c <setvbuf+0x138>
 8008bc4:	2501      	movs	r5, #1
 8008bc6:	426d      	negs	r5, r5
 8008bc8:	e7e8      	b.n	8008b9c <setvbuf+0x148>
 8008bca:	2500      	movs	r5, #0
 8008bcc:	e7e6      	b.n	8008b9c <setvbuf+0x148>
 8008bce:	46c0      	nop			; (mov r8, r8)
 8008bd0:	2000040c 	.word	0x2000040c
 8008bd4:	0800b5b4 	.word	0x0800b5b4
 8008bd8:	fffff35c 	.word	0xfffff35c
 8008bdc:	0800b5d4 	.word	0x0800b5d4
 8008be0:	0800b594 	.word	0x0800b594

08008be4 <__swbuf_r>:
 8008be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008be6:	0005      	movs	r5, r0
 8008be8:	000e      	movs	r6, r1
 8008bea:	0014      	movs	r4, r2
 8008bec:	2800      	cmp	r0, #0
 8008bee:	d004      	beq.n	8008bfa <__swbuf_r+0x16>
 8008bf0:	6983      	ldr	r3, [r0, #24]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d101      	bne.n	8008bfa <__swbuf_r+0x16>
 8008bf6:	f001 f897 	bl	8009d28 <__sinit>
 8008bfa:	4b22      	ldr	r3, [pc, #136]	; (8008c84 <__swbuf_r+0xa0>)
 8008bfc:	429c      	cmp	r4, r3
 8008bfe:	d12e      	bne.n	8008c5e <__swbuf_r+0x7a>
 8008c00:	686c      	ldr	r4, [r5, #4]
 8008c02:	69a3      	ldr	r3, [r4, #24]
 8008c04:	60a3      	str	r3, [r4, #8]
 8008c06:	89a3      	ldrh	r3, [r4, #12]
 8008c08:	071b      	lsls	r3, r3, #28
 8008c0a:	d532      	bpl.n	8008c72 <__swbuf_r+0x8e>
 8008c0c:	6923      	ldr	r3, [r4, #16]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d02f      	beq.n	8008c72 <__swbuf_r+0x8e>
 8008c12:	6823      	ldr	r3, [r4, #0]
 8008c14:	6922      	ldr	r2, [r4, #16]
 8008c16:	b2f7      	uxtb	r7, r6
 8008c18:	1a98      	subs	r0, r3, r2
 8008c1a:	6963      	ldr	r3, [r4, #20]
 8008c1c:	b2f6      	uxtb	r6, r6
 8008c1e:	4283      	cmp	r3, r0
 8008c20:	dc05      	bgt.n	8008c2e <__swbuf_r+0x4a>
 8008c22:	0021      	movs	r1, r4
 8008c24:	0028      	movs	r0, r5
 8008c26:	f000 ffdd 	bl	8009be4 <_fflush_r>
 8008c2a:	2800      	cmp	r0, #0
 8008c2c:	d127      	bne.n	8008c7e <__swbuf_r+0x9a>
 8008c2e:	68a3      	ldr	r3, [r4, #8]
 8008c30:	3001      	adds	r0, #1
 8008c32:	3b01      	subs	r3, #1
 8008c34:	60a3      	str	r3, [r4, #8]
 8008c36:	6823      	ldr	r3, [r4, #0]
 8008c38:	1c5a      	adds	r2, r3, #1
 8008c3a:	6022      	str	r2, [r4, #0]
 8008c3c:	701f      	strb	r7, [r3, #0]
 8008c3e:	6963      	ldr	r3, [r4, #20]
 8008c40:	4283      	cmp	r3, r0
 8008c42:	d004      	beq.n	8008c4e <__swbuf_r+0x6a>
 8008c44:	89a3      	ldrh	r3, [r4, #12]
 8008c46:	07db      	lsls	r3, r3, #31
 8008c48:	d507      	bpl.n	8008c5a <__swbuf_r+0x76>
 8008c4a:	2e0a      	cmp	r6, #10
 8008c4c:	d105      	bne.n	8008c5a <__swbuf_r+0x76>
 8008c4e:	0021      	movs	r1, r4
 8008c50:	0028      	movs	r0, r5
 8008c52:	f000 ffc7 	bl	8009be4 <_fflush_r>
 8008c56:	2800      	cmp	r0, #0
 8008c58:	d111      	bne.n	8008c7e <__swbuf_r+0x9a>
 8008c5a:	0030      	movs	r0, r6
 8008c5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c5e:	4b0a      	ldr	r3, [pc, #40]	; (8008c88 <__swbuf_r+0xa4>)
 8008c60:	429c      	cmp	r4, r3
 8008c62:	d101      	bne.n	8008c68 <__swbuf_r+0x84>
 8008c64:	68ac      	ldr	r4, [r5, #8]
 8008c66:	e7cc      	b.n	8008c02 <__swbuf_r+0x1e>
 8008c68:	4b08      	ldr	r3, [pc, #32]	; (8008c8c <__swbuf_r+0xa8>)
 8008c6a:	429c      	cmp	r4, r3
 8008c6c:	d1c9      	bne.n	8008c02 <__swbuf_r+0x1e>
 8008c6e:	68ec      	ldr	r4, [r5, #12]
 8008c70:	e7c7      	b.n	8008c02 <__swbuf_r+0x1e>
 8008c72:	0021      	movs	r1, r4
 8008c74:	0028      	movs	r0, r5
 8008c76:	f000 f80b 	bl	8008c90 <__swsetup_r>
 8008c7a:	2800      	cmp	r0, #0
 8008c7c:	d0c9      	beq.n	8008c12 <__swbuf_r+0x2e>
 8008c7e:	2601      	movs	r6, #1
 8008c80:	4276      	negs	r6, r6
 8008c82:	e7ea      	b.n	8008c5a <__swbuf_r+0x76>
 8008c84:	0800b5b4 	.word	0x0800b5b4
 8008c88:	0800b5d4 	.word	0x0800b5d4
 8008c8c:	0800b594 	.word	0x0800b594

08008c90 <__swsetup_r>:
 8008c90:	4b37      	ldr	r3, [pc, #220]	; (8008d70 <__swsetup_r+0xe0>)
 8008c92:	b570      	push	{r4, r5, r6, lr}
 8008c94:	681d      	ldr	r5, [r3, #0]
 8008c96:	0006      	movs	r6, r0
 8008c98:	000c      	movs	r4, r1
 8008c9a:	2d00      	cmp	r5, #0
 8008c9c:	d005      	beq.n	8008caa <__swsetup_r+0x1a>
 8008c9e:	69ab      	ldr	r3, [r5, #24]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d102      	bne.n	8008caa <__swsetup_r+0x1a>
 8008ca4:	0028      	movs	r0, r5
 8008ca6:	f001 f83f 	bl	8009d28 <__sinit>
 8008caa:	4b32      	ldr	r3, [pc, #200]	; (8008d74 <__swsetup_r+0xe4>)
 8008cac:	429c      	cmp	r4, r3
 8008cae:	d10f      	bne.n	8008cd0 <__swsetup_r+0x40>
 8008cb0:	686c      	ldr	r4, [r5, #4]
 8008cb2:	230c      	movs	r3, #12
 8008cb4:	5ee2      	ldrsh	r2, [r4, r3]
 8008cb6:	b293      	uxth	r3, r2
 8008cb8:	0711      	lsls	r1, r2, #28
 8008cba:	d42d      	bmi.n	8008d18 <__swsetup_r+0x88>
 8008cbc:	06d9      	lsls	r1, r3, #27
 8008cbe:	d411      	bmi.n	8008ce4 <__swsetup_r+0x54>
 8008cc0:	2309      	movs	r3, #9
 8008cc2:	2001      	movs	r0, #1
 8008cc4:	6033      	str	r3, [r6, #0]
 8008cc6:	3337      	adds	r3, #55	; 0x37
 8008cc8:	4313      	orrs	r3, r2
 8008cca:	81a3      	strh	r3, [r4, #12]
 8008ccc:	4240      	negs	r0, r0
 8008cce:	bd70      	pop	{r4, r5, r6, pc}
 8008cd0:	4b29      	ldr	r3, [pc, #164]	; (8008d78 <__swsetup_r+0xe8>)
 8008cd2:	429c      	cmp	r4, r3
 8008cd4:	d101      	bne.n	8008cda <__swsetup_r+0x4a>
 8008cd6:	68ac      	ldr	r4, [r5, #8]
 8008cd8:	e7eb      	b.n	8008cb2 <__swsetup_r+0x22>
 8008cda:	4b28      	ldr	r3, [pc, #160]	; (8008d7c <__swsetup_r+0xec>)
 8008cdc:	429c      	cmp	r4, r3
 8008cde:	d1e8      	bne.n	8008cb2 <__swsetup_r+0x22>
 8008ce0:	68ec      	ldr	r4, [r5, #12]
 8008ce2:	e7e6      	b.n	8008cb2 <__swsetup_r+0x22>
 8008ce4:	075b      	lsls	r3, r3, #29
 8008ce6:	d513      	bpl.n	8008d10 <__swsetup_r+0x80>
 8008ce8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008cea:	2900      	cmp	r1, #0
 8008cec:	d008      	beq.n	8008d00 <__swsetup_r+0x70>
 8008cee:	0023      	movs	r3, r4
 8008cf0:	3344      	adds	r3, #68	; 0x44
 8008cf2:	4299      	cmp	r1, r3
 8008cf4:	d002      	beq.n	8008cfc <__swsetup_r+0x6c>
 8008cf6:	0030      	movs	r0, r6
 8008cf8:	f001 fd08 	bl	800a70c <_free_r>
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	6363      	str	r3, [r4, #52]	; 0x34
 8008d00:	2224      	movs	r2, #36	; 0x24
 8008d02:	89a3      	ldrh	r3, [r4, #12]
 8008d04:	4393      	bics	r3, r2
 8008d06:	81a3      	strh	r3, [r4, #12]
 8008d08:	2300      	movs	r3, #0
 8008d0a:	6063      	str	r3, [r4, #4]
 8008d0c:	6923      	ldr	r3, [r4, #16]
 8008d0e:	6023      	str	r3, [r4, #0]
 8008d10:	2308      	movs	r3, #8
 8008d12:	89a2      	ldrh	r2, [r4, #12]
 8008d14:	4313      	orrs	r3, r2
 8008d16:	81a3      	strh	r3, [r4, #12]
 8008d18:	6923      	ldr	r3, [r4, #16]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d10b      	bne.n	8008d36 <__swsetup_r+0xa6>
 8008d1e:	21a0      	movs	r1, #160	; 0xa0
 8008d20:	2280      	movs	r2, #128	; 0x80
 8008d22:	89a3      	ldrh	r3, [r4, #12]
 8008d24:	0089      	lsls	r1, r1, #2
 8008d26:	0092      	lsls	r2, r2, #2
 8008d28:	400b      	ands	r3, r1
 8008d2a:	4293      	cmp	r3, r2
 8008d2c:	d003      	beq.n	8008d36 <__swsetup_r+0xa6>
 8008d2e:	0021      	movs	r1, r4
 8008d30:	0030      	movs	r0, r6
 8008d32:	f001 f8c9 	bl	8009ec8 <__smakebuf_r>
 8008d36:	220c      	movs	r2, #12
 8008d38:	5ea3      	ldrsh	r3, [r4, r2]
 8008d3a:	2001      	movs	r0, #1
 8008d3c:	001a      	movs	r2, r3
 8008d3e:	b299      	uxth	r1, r3
 8008d40:	4002      	ands	r2, r0
 8008d42:	4203      	tst	r3, r0
 8008d44:	d00f      	beq.n	8008d66 <__swsetup_r+0xd6>
 8008d46:	2200      	movs	r2, #0
 8008d48:	60a2      	str	r2, [r4, #8]
 8008d4a:	6962      	ldr	r2, [r4, #20]
 8008d4c:	4252      	negs	r2, r2
 8008d4e:	61a2      	str	r2, [r4, #24]
 8008d50:	2000      	movs	r0, #0
 8008d52:	6922      	ldr	r2, [r4, #16]
 8008d54:	4282      	cmp	r2, r0
 8008d56:	d1ba      	bne.n	8008cce <__swsetup_r+0x3e>
 8008d58:	060a      	lsls	r2, r1, #24
 8008d5a:	d5b8      	bpl.n	8008cce <__swsetup_r+0x3e>
 8008d5c:	2240      	movs	r2, #64	; 0x40
 8008d5e:	4313      	orrs	r3, r2
 8008d60:	81a3      	strh	r3, [r4, #12]
 8008d62:	3801      	subs	r0, #1
 8008d64:	e7b3      	b.n	8008cce <__swsetup_r+0x3e>
 8008d66:	0788      	lsls	r0, r1, #30
 8008d68:	d400      	bmi.n	8008d6c <__swsetup_r+0xdc>
 8008d6a:	6962      	ldr	r2, [r4, #20]
 8008d6c:	60a2      	str	r2, [r4, #8]
 8008d6e:	e7ef      	b.n	8008d50 <__swsetup_r+0xc0>
 8008d70:	2000040c 	.word	0x2000040c
 8008d74:	0800b5b4 	.word	0x0800b5b4
 8008d78:	0800b5d4 	.word	0x0800b5d4
 8008d7c:	0800b594 	.word	0x0800b594

08008d80 <quorem>:
 8008d80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d82:	0006      	movs	r6, r0
 8008d84:	690b      	ldr	r3, [r1, #16]
 8008d86:	6932      	ldr	r2, [r6, #16]
 8008d88:	b087      	sub	sp, #28
 8008d8a:	2000      	movs	r0, #0
 8008d8c:	9103      	str	r1, [sp, #12]
 8008d8e:	429a      	cmp	r2, r3
 8008d90:	db65      	blt.n	8008e5e <quorem+0xde>
 8008d92:	3b01      	subs	r3, #1
 8008d94:	009c      	lsls	r4, r3, #2
 8008d96:	9300      	str	r3, [sp, #0]
 8008d98:	000b      	movs	r3, r1
 8008d9a:	3314      	adds	r3, #20
 8008d9c:	9305      	str	r3, [sp, #20]
 8008d9e:	191b      	adds	r3, r3, r4
 8008da0:	9304      	str	r3, [sp, #16]
 8008da2:	0033      	movs	r3, r6
 8008da4:	3314      	adds	r3, #20
 8008da6:	9302      	str	r3, [sp, #8]
 8008da8:	191c      	adds	r4, r3, r4
 8008daa:	9b04      	ldr	r3, [sp, #16]
 8008dac:	6827      	ldr	r7, [r4, #0]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	0038      	movs	r0, r7
 8008db2:	1c5d      	adds	r5, r3, #1
 8008db4:	0029      	movs	r1, r5
 8008db6:	9301      	str	r3, [sp, #4]
 8008db8:	f7f7 f9c2 	bl	8000140 <__udivsi3>
 8008dbc:	9001      	str	r0, [sp, #4]
 8008dbe:	42af      	cmp	r7, r5
 8008dc0:	d324      	bcc.n	8008e0c <quorem+0x8c>
 8008dc2:	2500      	movs	r5, #0
 8008dc4:	46ac      	mov	ip, r5
 8008dc6:	9802      	ldr	r0, [sp, #8]
 8008dc8:	9f05      	ldr	r7, [sp, #20]
 8008dca:	cf08      	ldmia	r7!, {r3}
 8008dcc:	9a01      	ldr	r2, [sp, #4]
 8008dce:	b299      	uxth	r1, r3
 8008dd0:	4351      	muls	r1, r2
 8008dd2:	0c1b      	lsrs	r3, r3, #16
 8008dd4:	4353      	muls	r3, r2
 8008dd6:	1949      	adds	r1, r1, r5
 8008dd8:	0c0a      	lsrs	r2, r1, #16
 8008dda:	189b      	adds	r3, r3, r2
 8008ddc:	6802      	ldr	r2, [r0, #0]
 8008dde:	b289      	uxth	r1, r1
 8008de0:	b292      	uxth	r2, r2
 8008de2:	4462      	add	r2, ip
 8008de4:	1a52      	subs	r2, r2, r1
 8008de6:	6801      	ldr	r1, [r0, #0]
 8008de8:	0c1d      	lsrs	r5, r3, #16
 8008dea:	0c09      	lsrs	r1, r1, #16
 8008dec:	b29b      	uxth	r3, r3
 8008dee:	1acb      	subs	r3, r1, r3
 8008df0:	1411      	asrs	r1, r2, #16
 8008df2:	185b      	adds	r3, r3, r1
 8008df4:	1419      	asrs	r1, r3, #16
 8008df6:	b292      	uxth	r2, r2
 8008df8:	041b      	lsls	r3, r3, #16
 8008dfa:	431a      	orrs	r2, r3
 8008dfc:	9b04      	ldr	r3, [sp, #16]
 8008dfe:	468c      	mov	ip, r1
 8008e00:	c004      	stmia	r0!, {r2}
 8008e02:	42bb      	cmp	r3, r7
 8008e04:	d2e1      	bcs.n	8008dca <quorem+0x4a>
 8008e06:	6823      	ldr	r3, [r4, #0]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d030      	beq.n	8008e6e <quorem+0xee>
 8008e0c:	0030      	movs	r0, r6
 8008e0e:	9903      	ldr	r1, [sp, #12]
 8008e10:	f001 fb38 	bl	800a484 <__mcmp>
 8008e14:	2800      	cmp	r0, #0
 8008e16:	db21      	blt.n	8008e5c <quorem+0xdc>
 8008e18:	0030      	movs	r0, r6
 8008e1a:	2400      	movs	r4, #0
 8008e1c:	9b01      	ldr	r3, [sp, #4]
 8008e1e:	9903      	ldr	r1, [sp, #12]
 8008e20:	3301      	adds	r3, #1
 8008e22:	9301      	str	r3, [sp, #4]
 8008e24:	3014      	adds	r0, #20
 8008e26:	3114      	adds	r1, #20
 8008e28:	6803      	ldr	r3, [r0, #0]
 8008e2a:	c920      	ldmia	r1!, {r5}
 8008e2c:	b29a      	uxth	r2, r3
 8008e2e:	1914      	adds	r4, r2, r4
 8008e30:	b2aa      	uxth	r2, r5
 8008e32:	1aa2      	subs	r2, r4, r2
 8008e34:	0c1b      	lsrs	r3, r3, #16
 8008e36:	0c2d      	lsrs	r5, r5, #16
 8008e38:	1414      	asrs	r4, r2, #16
 8008e3a:	1b5b      	subs	r3, r3, r5
 8008e3c:	191b      	adds	r3, r3, r4
 8008e3e:	141c      	asrs	r4, r3, #16
 8008e40:	b292      	uxth	r2, r2
 8008e42:	041b      	lsls	r3, r3, #16
 8008e44:	4313      	orrs	r3, r2
 8008e46:	c008      	stmia	r0!, {r3}
 8008e48:	9b04      	ldr	r3, [sp, #16]
 8008e4a:	428b      	cmp	r3, r1
 8008e4c:	d2ec      	bcs.n	8008e28 <quorem+0xa8>
 8008e4e:	9b00      	ldr	r3, [sp, #0]
 8008e50:	9a02      	ldr	r2, [sp, #8]
 8008e52:	009b      	lsls	r3, r3, #2
 8008e54:	18d3      	adds	r3, r2, r3
 8008e56:	681a      	ldr	r2, [r3, #0]
 8008e58:	2a00      	cmp	r2, #0
 8008e5a:	d015      	beq.n	8008e88 <quorem+0x108>
 8008e5c:	9801      	ldr	r0, [sp, #4]
 8008e5e:	b007      	add	sp, #28
 8008e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e62:	6823      	ldr	r3, [r4, #0]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d106      	bne.n	8008e76 <quorem+0xf6>
 8008e68:	9b00      	ldr	r3, [sp, #0]
 8008e6a:	3b01      	subs	r3, #1
 8008e6c:	9300      	str	r3, [sp, #0]
 8008e6e:	9b02      	ldr	r3, [sp, #8]
 8008e70:	3c04      	subs	r4, #4
 8008e72:	42a3      	cmp	r3, r4
 8008e74:	d3f5      	bcc.n	8008e62 <quorem+0xe2>
 8008e76:	9b00      	ldr	r3, [sp, #0]
 8008e78:	6133      	str	r3, [r6, #16]
 8008e7a:	e7c7      	b.n	8008e0c <quorem+0x8c>
 8008e7c:	681a      	ldr	r2, [r3, #0]
 8008e7e:	2a00      	cmp	r2, #0
 8008e80:	d106      	bne.n	8008e90 <quorem+0x110>
 8008e82:	9a00      	ldr	r2, [sp, #0]
 8008e84:	3a01      	subs	r2, #1
 8008e86:	9200      	str	r2, [sp, #0]
 8008e88:	9a02      	ldr	r2, [sp, #8]
 8008e8a:	3b04      	subs	r3, #4
 8008e8c:	429a      	cmp	r2, r3
 8008e8e:	d3f5      	bcc.n	8008e7c <quorem+0xfc>
 8008e90:	9b00      	ldr	r3, [sp, #0]
 8008e92:	6133      	str	r3, [r6, #16]
 8008e94:	e7e2      	b.n	8008e5c <quorem+0xdc>
	...

08008e98 <_dtoa_r>:
 8008e98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e9a:	b09d      	sub	sp, #116	; 0x74
 8008e9c:	9202      	str	r2, [sp, #8]
 8008e9e:	9303      	str	r3, [sp, #12]
 8008ea0:	9b02      	ldr	r3, [sp, #8]
 8008ea2:	9c03      	ldr	r4, [sp, #12]
 8008ea4:	9308      	str	r3, [sp, #32]
 8008ea6:	9409      	str	r4, [sp, #36]	; 0x24
 8008ea8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008eaa:	0007      	movs	r7, r0
 8008eac:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8008eae:	2c00      	cmp	r4, #0
 8008eb0:	d10e      	bne.n	8008ed0 <_dtoa_r+0x38>
 8008eb2:	2010      	movs	r0, #16
 8008eb4:	f001 f84c 	bl	8009f50 <malloc>
 8008eb8:	1e02      	subs	r2, r0, #0
 8008eba:	6278      	str	r0, [r7, #36]	; 0x24
 8008ebc:	d104      	bne.n	8008ec8 <_dtoa_r+0x30>
 8008ebe:	21ea      	movs	r1, #234	; 0xea
 8008ec0:	4bc7      	ldr	r3, [pc, #796]	; (80091e0 <_dtoa_r+0x348>)
 8008ec2:	48c8      	ldr	r0, [pc, #800]	; (80091e4 <_dtoa_r+0x34c>)
 8008ec4:	f001 fed8 	bl	800ac78 <__assert_func>
 8008ec8:	6044      	str	r4, [r0, #4]
 8008eca:	6084      	str	r4, [r0, #8]
 8008ecc:	6004      	str	r4, [r0, #0]
 8008ece:	60c4      	str	r4, [r0, #12]
 8008ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ed2:	6819      	ldr	r1, [r3, #0]
 8008ed4:	2900      	cmp	r1, #0
 8008ed6:	d00a      	beq.n	8008eee <_dtoa_r+0x56>
 8008ed8:	685a      	ldr	r2, [r3, #4]
 8008eda:	2301      	movs	r3, #1
 8008edc:	4093      	lsls	r3, r2
 8008ede:	604a      	str	r2, [r1, #4]
 8008ee0:	608b      	str	r3, [r1, #8]
 8008ee2:	0038      	movs	r0, r7
 8008ee4:	f001 f88e 	bl	800a004 <_Bfree>
 8008ee8:	2200      	movs	r2, #0
 8008eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eec:	601a      	str	r2, [r3, #0]
 8008eee:	9b03      	ldr	r3, [sp, #12]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	da20      	bge.n	8008f36 <_dtoa_r+0x9e>
 8008ef4:	2301      	movs	r3, #1
 8008ef6:	602b      	str	r3, [r5, #0]
 8008ef8:	9b03      	ldr	r3, [sp, #12]
 8008efa:	005b      	lsls	r3, r3, #1
 8008efc:	085b      	lsrs	r3, r3, #1
 8008efe:	9309      	str	r3, [sp, #36]	; 0x24
 8008f00:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008f02:	4bb9      	ldr	r3, [pc, #740]	; (80091e8 <_dtoa_r+0x350>)
 8008f04:	4ab8      	ldr	r2, [pc, #736]	; (80091e8 <_dtoa_r+0x350>)
 8008f06:	402b      	ands	r3, r5
 8008f08:	4293      	cmp	r3, r2
 8008f0a:	d117      	bne.n	8008f3c <_dtoa_r+0xa4>
 8008f0c:	4bb7      	ldr	r3, [pc, #732]	; (80091ec <_dtoa_r+0x354>)
 8008f0e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008f10:	0328      	lsls	r0, r5, #12
 8008f12:	6013      	str	r3, [r2, #0]
 8008f14:	9b02      	ldr	r3, [sp, #8]
 8008f16:	0b00      	lsrs	r0, r0, #12
 8008f18:	4318      	orrs	r0, r3
 8008f1a:	d101      	bne.n	8008f20 <_dtoa_r+0x88>
 8008f1c:	f000 fdbf 	bl	8009a9e <_dtoa_r+0xc06>
 8008f20:	48b3      	ldr	r0, [pc, #716]	; (80091f0 <_dtoa_r+0x358>)
 8008f22:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008f24:	9006      	str	r0, [sp, #24]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d002      	beq.n	8008f30 <_dtoa_r+0x98>
 8008f2a:	4bb2      	ldr	r3, [pc, #712]	; (80091f4 <_dtoa_r+0x35c>)
 8008f2c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008f2e:	6013      	str	r3, [r2, #0]
 8008f30:	9806      	ldr	r0, [sp, #24]
 8008f32:	b01d      	add	sp, #116	; 0x74
 8008f34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f36:	2300      	movs	r3, #0
 8008f38:	602b      	str	r3, [r5, #0]
 8008f3a:	e7e1      	b.n	8008f00 <_dtoa_r+0x68>
 8008f3c:	9b08      	ldr	r3, [sp, #32]
 8008f3e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8008f40:	9312      	str	r3, [sp, #72]	; 0x48
 8008f42:	9413      	str	r4, [sp, #76]	; 0x4c
 8008f44:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008f46:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008f48:	2200      	movs	r2, #0
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	f7f7 fa7e 	bl	800044c <__aeabi_dcmpeq>
 8008f50:	1e04      	subs	r4, r0, #0
 8008f52:	d009      	beq.n	8008f68 <_dtoa_r+0xd0>
 8008f54:	2301      	movs	r3, #1
 8008f56:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008f58:	6013      	str	r3, [r2, #0]
 8008f5a:	4ba7      	ldr	r3, [pc, #668]	; (80091f8 <_dtoa_r+0x360>)
 8008f5c:	9306      	str	r3, [sp, #24]
 8008f5e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d0e5      	beq.n	8008f30 <_dtoa_r+0x98>
 8008f64:	4ba5      	ldr	r3, [pc, #660]	; (80091fc <_dtoa_r+0x364>)
 8008f66:	e7e1      	b.n	8008f2c <_dtoa_r+0x94>
 8008f68:	ab1a      	add	r3, sp, #104	; 0x68
 8008f6a:	9301      	str	r3, [sp, #4]
 8008f6c:	ab1b      	add	r3, sp, #108	; 0x6c
 8008f6e:	9300      	str	r3, [sp, #0]
 8008f70:	0038      	movs	r0, r7
 8008f72:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008f74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008f76:	f001 fb39 	bl	800a5ec <__d2b>
 8008f7a:	006e      	lsls	r6, r5, #1
 8008f7c:	9005      	str	r0, [sp, #20]
 8008f7e:	0d76      	lsrs	r6, r6, #21
 8008f80:	d100      	bne.n	8008f84 <_dtoa_r+0xec>
 8008f82:	e07c      	b.n	800907e <_dtoa_r+0x1e6>
 8008f84:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008f86:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008f88:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008f8a:	4a9d      	ldr	r2, [pc, #628]	; (8009200 <_dtoa_r+0x368>)
 8008f8c:	031b      	lsls	r3, r3, #12
 8008f8e:	0b1b      	lsrs	r3, r3, #12
 8008f90:	431a      	orrs	r2, r3
 8008f92:	0011      	movs	r1, r2
 8008f94:	4b9b      	ldr	r3, [pc, #620]	; (8009204 <_dtoa_r+0x36c>)
 8008f96:	9418      	str	r4, [sp, #96]	; 0x60
 8008f98:	18f6      	adds	r6, r6, r3
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	4b9a      	ldr	r3, [pc, #616]	; (8009208 <_dtoa_r+0x370>)
 8008f9e:	f7f8 fd19 	bl	80019d4 <__aeabi_dsub>
 8008fa2:	4a9a      	ldr	r2, [pc, #616]	; (800920c <_dtoa_r+0x374>)
 8008fa4:	4b9a      	ldr	r3, [pc, #616]	; (8009210 <_dtoa_r+0x378>)
 8008fa6:	f7f8 faa9 	bl	80014fc <__aeabi_dmul>
 8008faa:	4a9a      	ldr	r2, [pc, #616]	; (8009214 <_dtoa_r+0x37c>)
 8008fac:	4b9a      	ldr	r3, [pc, #616]	; (8009218 <_dtoa_r+0x380>)
 8008fae:	f7f7 fb67 	bl	8000680 <__aeabi_dadd>
 8008fb2:	0004      	movs	r4, r0
 8008fb4:	0030      	movs	r0, r6
 8008fb6:	000d      	movs	r5, r1
 8008fb8:	f7f9 f8f2 	bl	80021a0 <__aeabi_i2d>
 8008fbc:	4a97      	ldr	r2, [pc, #604]	; (800921c <_dtoa_r+0x384>)
 8008fbe:	4b98      	ldr	r3, [pc, #608]	; (8009220 <_dtoa_r+0x388>)
 8008fc0:	f7f8 fa9c 	bl	80014fc <__aeabi_dmul>
 8008fc4:	0002      	movs	r2, r0
 8008fc6:	000b      	movs	r3, r1
 8008fc8:	0020      	movs	r0, r4
 8008fca:	0029      	movs	r1, r5
 8008fcc:	f7f7 fb58 	bl	8000680 <__aeabi_dadd>
 8008fd0:	0004      	movs	r4, r0
 8008fd2:	000d      	movs	r5, r1
 8008fd4:	f7f9 f8ae 	bl	8002134 <__aeabi_d2iz>
 8008fd8:	2200      	movs	r2, #0
 8008fda:	9002      	str	r0, [sp, #8]
 8008fdc:	2300      	movs	r3, #0
 8008fde:	0020      	movs	r0, r4
 8008fe0:	0029      	movs	r1, r5
 8008fe2:	f7f7 fa39 	bl	8000458 <__aeabi_dcmplt>
 8008fe6:	2800      	cmp	r0, #0
 8008fe8:	d00b      	beq.n	8009002 <_dtoa_r+0x16a>
 8008fea:	9802      	ldr	r0, [sp, #8]
 8008fec:	f7f9 f8d8 	bl	80021a0 <__aeabi_i2d>
 8008ff0:	002b      	movs	r3, r5
 8008ff2:	0022      	movs	r2, r4
 8008ff4:	f7f7 fa2a 	bl	800044c <__aeabi_dcmpeq>
 8008ff8:	4243      	negs	r3, r0
 8008ffa:	4158      	adcs	r0, r3
 8008ffc:	9b02      	ldr	r3, [sp, #8]
 8008ffe:	1a1b      	subs	r3, r3, r0
 8009000:	9302      	str	r3, [sp, #8]
 8009002:	2301      	movs	r3, #1
 8009004:	9316      	str	r3, [sp, #88]	; 0x58
 8009006:	9b02      	ldr	r3, [sp, #8]
 8009008:	2b16      	cmp	r3, #22
 800900a:	d80f      	bhi.n	800902c <_dtoa_r+0x194>
 800900c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800900e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009010:	00da      	lsls	r2, r3, #3
 8009012:	4b84      	ldr	r3, [pc, #528]	; (8009224 <_dtoa_r+0x38c>)
 8009014:	189b      	adds	r3, r3, r2
 8009016:	681a      	ldr	r2, [r3, #0]
 8009018:	685b      	ldr	r3, [r3, #4]
 800901a:	f7f7 fa1d 	bl	8000458 <__aeabi_dcmplt>
 800901e:	2800      	cmp	r0, #0
 8009020:	d049      	beq.n	80090b6 <_dtoa_r+0x21e>
 8009022:	9b02      	ldr	r3, [sp, #8]
 8009024:	3b01      	subs	r3, #1
 8009026:	9302      	str	r3, [sp, #8]
 8009028:	2300      	movs	r3, #0
 800902a:	9316      	str	r3, [sp, #88]	; 0x58
 800902c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800902e:	1b9e      	subs	r6, r3, r6
 8009030:	2300      	movs	r3, #0
 8009032:	930a      	str	r3, [sp, #40]	; 0x28
 8009034:	0033      	movs	r3, r6
 8009036:	3b01      	subs	r3, #1
 8009038:	930d      	str	r3, [sp, #52]	; 0x34
 800903a:	d504      	bpl.n	8009046 <_dtoa_r+0x1ae>
 800903c:	2301      	movs	r3, #1
 800903e:	1b9b      	subs	r3, r3, r6
 8009040:	930a      	str	r3, [sp, #40]	; 0x28
 8009042:	2300      	movs	r3, #0
 8009044:	930d      	str	r3, [sp, #52]	; 0x34
 8009046:	9b02      	ldr	r3, [sp, #8]
 8009048:	2b00      	cmp	r3, #0
 800904a:	db36      	blt.n	80090ba <_dtoa_r+0x222>
 800904c:	9a02      	ldr	r2, [sp, #8]
 800904e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009050:	4694      	mov	ip, r2
 8009052:	4463      	add	r3, ip
 8009054:	930d      	str	r3, [sp, #52]	; 0x34
 8009056:	2300      	movs	r3, #0
 8009058:	9215      	str	r2, [sp, #84]	; 0x54
 800905a:	930e      	str	r3, [sp, #56]	; 0x38
 800905c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800905e:	2401      	movs	r4, #1
 8009060:	2b09      	cmp	r3, #9
 8009062:	d864      	bhi.n	800912e <_dtoa_r+0x296>
 8009064:	2b05      	cmp	r3, #5
 8009066:	dd02      	ble.n	800906e <_dtoa_r+0x1d6>
 8009068:	2400      	movs	r4, #0
 800906a:	3b04      	subs	r3, #4
 800906c:	9322      	str	r3, [sp, #136]	; 0x88
 800906e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009070:	1e98      	subs	r0, r3, #2
 8009072:	2803      	cmp	r0, #3
 8009074:	d864      	bhi.n	8009140 <_dtoa_r+0x2a8>
 8009076:	f7f7 f84f 	bl	8000118 <__gnu_thumb1_case_uqi>
 800907a:	3829      	.short	0x3829
 800907c:	5836      	.short	0x5836
 800907e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009080:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009082:	189e      	adds	r6, r3, r2
 8009084:	4b68      	ldr	r3, [pc, #416]	; (8009228 <_dtoa_r+0x390>)
 8009086:	18f2      	adds	r2, r6, r3
 8009088:	2a20      	cmp	r2, #32
 800908a:	dd0f      	ble.n	80090ac <_dtoa_r+0x214>
 800908c:	2340      	movs	r3, #64	; 0x40
 800908e:	1a9b      	subs	r3, r3, r2
 8009090:	409d      	lsls	r5, r3
 8009092:	4b66      	ldr	r3, [pc, #408]	; (800922c <_dtoa_r+0x394>)
 8009094:	9802      	ldr	r0, [sp, #8]
 8009096:	18f3      	adds	r3, r6, r3
 8009098:	40d8      	lsrs	r0, r3
 800909a:	4328      	orrs	r0, r5
 800909c:	f7f9 f8b0 	bl	8002200 <__aeabi_ui2d>
 80090a0:	2301      	movs	r3, #1
 80090a2:	4c63      	ldr	r4, [pc, #396]	; (8009230 <_dtoa_r+0x398>)
 80090a4:	3e01      	subs	r6, #1
 80090a6:	1909      	adds	r1, r1, r4
 80090a8:	9318      	str	r3, [sp, #96]	; 0x60
 80090aa:	e776      	b.n	8008f9a <_dtoa_r+0x102>
 80090ac:	2320      	movs	r3, #32
 80090ae:	9802      	ldr	r0, [sp, #8]
 80090b0:	1a9b      	subs	r3, r3, r2
 80090b2:	4098      	lsls	r0, r3
 80090b4:	e7f2      	b.n	800909c <_dtoa_r+0x204>
 80090b6:	9016      	str	r0, [sp, #88]	; 0x58
 80090b8:	e7b8      	b.n	800902c <_dtoa_r+0x194>
 80090ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090bc:	9a02      	ldr	r2, [sp, #8]
 80090be:	1a9b      	subs	r3, r3, r2
 80090c0:	930a      	str	r3, [sp, #40]	; 0x28
 80090c2:	4253      	negs	r3, r2
 80090c4:	930e      	str	r3, [sp, #56]	; 0x38
 80090c6:	2300      	movs	r3, #0
 80090c8:	9315      	str	r3, [sp, #84]	; 0x54
 80090ca:	e7c7      	b.n	800905c <_dtoa_r+0x1c4>
 80090cc:	2300      	movs	r3, #0
 80090ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80090d0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80090d2:	930c      	str	r3, [sp, #48]	; 0x30
 80090d4:	9307      	str	r3, [sp, #28]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	dc13      	bgt.n	8009102 <_dtoa_r+0x26a>
 80090da:	2301      	movs	r3, #1
 80090dc:	001a      	movs	r2, r3
 80090de:	930c      	str	r3, [sp, #48]	; 0x30
 80090e0:	9307      	str	r3, [sp, #28]
 80090e2:	9223      	str	r2, [sp, #140]	; 0x8c
 80090e4:	e00d      	b.n	8009102 <_dtoa_r+0x26a>
 80090e6:	2301      	movs	r3, #1
 80090e8:	e7f1      	b.n	80090ce <_dtoa_r+0x236>
 80090ea:	2300      	movs	r3, #0
 80090ec:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80090ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80090f0:	4694      	mov	ip, r2
 80090f2:	9b02      	ldr	r3, [sp, #8]
 80090f4:	4463      	add	r3, ip
 80090f6:	930c      	str	r3, [sp, #48]	; 0x30
 80090f8:	3301      	adds	r3, #1
 80090fa:	9307      	str	r3, [sp, #28]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	dc00      	bgt.n	8009102 <_dtoa_r+0x26a>
 8009100:	2301      	movs	r3, #1
 8009102:	2200      	movs	r2, #0
 8009104:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009106:	6042      	str	r2, [r0, #4]
 8009108:	3204      	adds	r2, #4
 800910a:	0015      	movs	r5, r2
 800910c:	3514      	adds	r5, #20
 800910e:	6841      	ldr	r1, [r0, #4]
 8009110:	429d      	cmp	r5, r3
 8009112:	d919      	bls.n	8009148 <_dtoa_r+0x2b0>
 8009114:	0038      	movs	r0, r7
 8009116:	f000 ff31 	bl	8009f7c <_Balloc>
 800911a:	9006      	str	r0, [sp, #24]
 800911c:	2800      	cmp	r0, #0
 800911e:	d117      	bne.n	8009150 <_dtoa_r+0x2b8>
 8009120:	21d5      	movs	r1, #213	; 0xd5
 8009122:	0002      	movs	r2, r0
 8009124:	4b43      	ldr	r3, [pc, #268]	; (8009234 <_dtoa_r+0x39c>)
 8009126:	0049      	lsls	r1, r1, #1
 8009128:	e6cb      	b.n	8008ec2 <_dtoa_r+0x2a>
 800912a:	2301      	movs	r3, #1
 800912c:	e7de      	b.n	80090ec <_dtoa_r+0x254>
 800912e:	2300      	movs	r3, #0
 8009130:	940f      	str	r4, [sp, #60]	; 0x3c
 8009132:	9322      	str	r3, [sp, #136]	; 0x88
 8009134:	3b01      	subs	r3, #1
 8009136:	930c      	str	r3, [sp, #48]	; 0x30
 8009138:	9307      	str	r3, [sp, #28]
 800913a:	2200      	movs	r2, #0
 800913c:	3313      	adds	r3, #19
 800913e:	e7d0      	b.n	80090e2 <_dtoa_r+0x24a>
 8009140:	2301      	movs	r3, #1
 8009142:	930f      	str	r3, [sp, #60]	; 0x3c
 8009144:	3b02      	subs	r3, #2
 8009146:	e7f6      	b.n	8009136 <_dtoa_r+0x29e>
 8009148:	3101      	adds	r1, #1
 800914a:	6041      	str	r1, [r0, #4]
 800914c:	0052      	lsls	r2, r2, #1
 800914e:	e7dc      	b.n	800910a <_dtoa_r+0x272>
 8009150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009152:	9a06      	ldr	r2, [sp, #24]
 8009154:	601a      	str	r2, [r3, #0]
 8009156:	9b07      	ldr	r3, [sp, #28]
 8009158:	2b0e      	cmp	r3, #14
 800915a:	d900      	bls.n	800915e <_dtoa_r+0x2c6>
 800915c:	e0eb      	b.n	8009336 <_dtoa_r+0x49e>
 800915e:	2c00      	cmp	r4, #0
 8009160:	d100      	bne.n	8009164 <_dtoa_r+0x2cc>
 8009162:	e0e8      	b.n	8009336 <_dtoa_r+0x49e>
 8009164:	9b02      	ldr	r3, [sp, #8]
 8009166:	2b00      	cmp	r3, #0
 8009168:	dd68      	ble.n	800923c <_dtoa_r+0x3a4>
 800916a:	001a      	movs	r2, r3
 800916c:	210f      	movs	r1, #15
 800916e:	4b2d      	ldr	r3, [pc, #180]	; (8009224 <_dtoa_r+0x38c>)
 8009170:	400a      	ands	r2, r1
 8009172:	00d2      	lsls	r2, r2, #3
 8009174:	189b      	adds	r3, r3, r2
 8009176:	681d      	ldr	r5, [r3, #0]
 8009178:	685e      	ldr	r6, [r3, #4]
 800917a:	9b02      	ldr	r3, [sp, #8]
 800917c:	111c      	asrs	r4, r3, #4
 800917e:	2302      	movs	r3, #2
 8009180:	9310      	str	r3, [sp, #64]	; 0x40
 8009182:	9b02      	ldr	r3, [sp, #8]
 8009184:	05db      	lsls	r3, r3, #23
 8009186:	d50b      	bpl.n	80091a0 <_dtoa_r+0x308>
 8009188:	4b2b      	ldr	r3, [pc, #172]	; (8009238 <_dtoa_r+0x3a0>)
 800918a:	400c      	ands	r4, r1
 800918c:	6a1a      	ldr	r2, [r3, #32]
 800918e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009190:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009192:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009194:	f7f7 fdb0 	bl	8000cf8 <__aeabi_ddiv>
 8009198:	2303      	movs	r3, #3
 800919a:	9008      	str	r0, [sp, #32]
 800919c:	9109      	str	r1, [sp, #36]	; 0x24
 800919e:	9310      	str	r3, [sp, #64]	; 0x40
 80091a0:	4b25      	ldr	r3, [pc, #148]	; (8009238 <_dtoa_r+0x3a0>)
 80091a2:	9314      	str	r3, [sp, #80]	; 0x50
 80091a4:	2c00      	cmp	r4, #0
 80091a6:	d108      	bne.n	80091ba <_dtoa_r+0x322>
 80091a8:	9808      	ldr	r0, [sp, #32]
 80091aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80091ac:	002a      	movs	r2, r5
 80091ae:	0033      	movs	r3, r6
 80091b0:	f7f7 fda2 	bl	8000cf8 <__aeabi_ddiv>
 80091b4:	9008      	str	r0, [sp, #32]
 80091b6:	9109      	str	r1, [sp, #36]	; 0x24
 80091b8:	e05c      	b.n	8009274 <_dtoa_r+0x3dc>
 80091ba:	2301      	movs	r3, #1
 80091bc:	421c      	tst	r4, r3
 80091be:	d00b      	beq.n	80091d8 <_dtoa_r+0x340>
 80091c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80091c2:	0028      	movs	r0, r5
 80091c4:	3301      	adds	r3, #1
 80091c6:	9310      	str	r3, [sp, #64]	; 0x40
 80091c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80091ca:	0031      	movs	r1, r6
 80091cc:	681a      	ldr	r2, [r3, #0]
 80091ce:	685b      	ldr	r3, [r3, #4]
 80091d0:	f7f8 f994 	bl	80014fc <__aeabi_dmul>
 80091d4:	0005      	movs	r5, r0
 80091d6:	000e      	movs	r6, r1
 80091d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80091da:	1064      	asrs	r4, r4, #1
 80091dc:	3308      	adds	r3, #8
 80091de:	e7e0      	b.n	80091a2 <_dtoa_r+0x30a>
 80091e0:	0800b511 	.word	0x0800b511
 80091e4:	0800b528 	.word	0x0800b528
 80091e8:	7ff00000 	.word	0x7ff00000
 80091ec:	0000270f 	.word	0x0000270f
 80091f0:	0800b50d 	.word	0x0800b50d
 80091f4:	0800b510 	.word	0x0800b510
 80091f8:	0800b4e0 	.word	0x0800b4e0
 80091fc:	0800b4e1 	.word	0x0800b4e1
 8009200:	3ff00000 	.word	0x3ff00000
 8009204:	fffffc01 	.word	0xfffffc01
 8009208:	3ff80000 	.word	0x3ff80000
 800920c:	636f4361 	.word	0x636f4361
 8009210:	3fd287a7 	.word	0x3fd287a7
 8009214:	8b60c8b3 	.word	0x8b60c8b3
 8009218:	3fc68a28 	.word	0x3fc68a28
 800921c:	509f79fb 	.word	0x509f79fb
 8009220:	3fd34413 	.word	0x3fd34413
 8009224:	0800b678 	.word	0x0800b678
 8009228:	00000432 	.word	0x00000432
 800922c:	00000412 	.word	0x00000412
 8009230:	fe100000 	.word	0xfe100000
 8009234:	0800b583 	.word	0x0800b583
 8009238:	0800b650 	.word	0x0800b650
 800923c:	2302      	movs	r3, #2
 800923e:	9310      	str	r3, [sp, #64]	; 0x40
 8009240:	9b02      	ldr	r3, [sp, #8]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d016      	beq.n	8009274 <_dtoa_r+0x3dc>
 8009246:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009248:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800924a:	425c      	negs	r4, r3
 800924c:	230f      	movs	r3, #15
 800924e:	4ab6      	ldr	r2, [pc, #728]	; (8009528 <_dtoa_r+0x690>)
 8009250:	4023      	ands	r3, r4
 8009252:	00db      	lsls	r3, r3, #3
 8009254:	18d3      	adds	r3, r2, r3
 8009256:	681a      	ldr	r2, [r3, #0]
 8009258:	685b      	ldr	r3, [r3, #4]
 800925a:	f7f8 f94f 	bl	80014fc <__aeabi_dmul>
 800925e:	2601      	movs	r6, #1
 8009260:	2300      	movs	r3, #0
 8009262:	9008      	str	r0, [sp, #32]
 8009264:	9109      	str	r1, [sp, #36]	; 0x24
 8009266:	4db1      	ldr	r5, [pc, #708]	; (800952c <_dtoa_r+0x694>)
 8009268:	1124      	asrs	r4, r4, #4
 800926a:	2c00      	cmp	r4, #0
 800926c:	d000      	beq.n	8009270 <_dtoa_r+0x3d8>
 800926e:	e094      	b.n	800939a <_dtoa_r+0x502>
 8009270:	2b00      	cmp	r3, #0
 8009272:	d19f      	bne.n	80091b4 <_dtoa_r+0x31c>
 8009274:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009276:	2b00      	cmp	r3, #0
 8009278:	d100      	bne.n	800927c <_dtoa_r+0x3e4>
 800927a:	e09b      	b.n	80093b4 <_dtoa_r+0x51c>
 800927c:	9c08      	ldr	r4, [sp, #32]
 800927e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009280:	2200      	movs	r2, #0
 8009282:	0020      	movs	r0, r4
 8009284:	0029      	movs	r1, r5
 8009286:	4baa      	ldr	r3, [pc, #680]	; (8009530 <_dtoa_r+0x698>)
 8009288:	f7f7 f8e6 	bl	8000458 <__aeabi_dcmplt>
 800928c:	2800      	cmp	r0, #0
 800928e:	d100      	bne.n	8009292 <_dtoa_r+0x3fa>
 8009290:	e090      	b.n	80093b4 <_dtoa_r+0x51c>
 8009292:	9b07      	ldr	r3, [sp, #28]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d100      	bne.n	800929a <_dtoa_r+0x402>
 8009298:	e08c      	b.n	80093b4 <_dtoa_r+0x51c>
 800929a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800929c:	2b00      	cmp	r3, #0
 800929e:	dd46      	ble.n	800932e <_dtoa_r+0x496>
 80092a0:	9b02      	ldr	r3, [sp, #8]
 80092a2:	2200      	movs	r2, #0
 80092a4:	0020      	movs	r0, r4
 80092a6:	0029      	movs	r1, r5
 80092a8:	1e5e      	subs	r6, r3, #1
 80092aa:	4ba2      	ldr	r3, [pc, #648]	; (8009534 <_dtoa_r+0x69c>)
 80092ac:	f7f8 f926 	bl	80014fc <__aeabi_dmul>
 80092b0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80092b2:	9008      	str	r0, [sp, #32]
 80092b4:	9109      	str	r1, [sp, #36]	; 0x24
 80092b6:	3301      	adds	r3, #1
 80092b8:	9310      	str	r3, [sp, #64]	; 0x40
 80092ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80092bc:	9810      	ldr	r0, [sp, #64]	; 0x40
 80092be:	9c08      	ldr	r4, [sp, #32]
 80092c0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80092c2:	9314      	str	r3, [sp, #80]	; 0x50
 80092c4:	f7f8 ff6c 	bl	80021a0 <__aeabi_i2d>
 80092c8:	0022      	movs	r2, r4
 80092ca:	002b      	movs	r3, r5
 80092cc:	f7f8 f916 	bl	80014fc <__aeabi_dmul>
 80092d0:	2200      	movs	r2, #0
 80092d2:	4b99      	ldr	r3, [pc, #612]	; (8009538 <_dtoa_r+0x6a0>)
 80092d4:	f7f7 f9d4 	bl	8000680 <__aeabi_dadd>
 80092d8:	9010      	str	r0, [sp, #64]	; 0x40
 80092da:	9111      	str	r1, [sp, #68]	; 0x44
 80092dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80092de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80092e0:	9208      	str	r2, [sp, #32]
 80092e2:	9309      	str	r3, [sp, #36]	; 0x24
 80092e4:	4a95      	ldr	r2, [pc, #596]	; (800953c <_dtoa_r+0x6a4>)
 80092e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80092e8:	4694      	mov	ip, r2
 80092ea:	4463      	add	r3, ip
 80092ec:	9317      	str	r3, [sp, #92]	; 0x5c
 80092ee:	9309      	str	r3, [sp, #36]	; 0x24
 80092f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d161      	bne.n	80093ba <_dtoa_r+0x522>
 80092f6:	2200      	movs	r2, #0
 80092f8:	0020      	movs	r0, r4
 80092fa:	0029      	movs	r1, r5
 80092fc:	4b90      	ldr	r3, [pc, #576]	; (8009540 <_dtoa_r+0x6a8>)
 80092fe:	f7f8 fb69 	bl	80019d4 <__aeabi_dsub>
 8009302:	9a08      	ldr	r2, [sp, #32]
 8009304:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009306:	0004      	movs	r4, r0
 8009308:	000d      	movs	r5, r1
 800930a:	f7f7 f8b9 	bl	8000480 <__aeabi_dcmpgt>
 800930e:	2800      	cmp	r0, #0
 8009310:	d000      	beq.n	8009314 <_dtoa_r+0x47c>
 8009312:	e2af      	b.n	8009874 <_dtoa_r+0x9dc>
 8009314:	488b      	ldr	r0, [pc, #556]	; (8009544 <_dtoa_r+0x6ac>)
 8009316:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009318:	4684      	mov	ip, r0
 800931a:	4461      	add	r1, ip
 800931c:	000b      	movs	r3, r1
 800931e:	0020      	movs	r0, r4
 8009320:	0029      	movs	r1, r5
 8009322:	9a08      	ldr	r2, [sp, #32]
 8009324:	f7f7 f898 	bl	8000458 <__aeabi_dcmplt>
 8009328:	2800      	cmp	r0, #0
 800932a:	d000      	beq.n	800932e <_dtoa_r+0x496>
 800932c:	e29f      	b.n	800986e <_dtoa_r+0x9d6>
 800932e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009330:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8009332:	9308      	str	r3, [sp, #32]
 8009334:	9409      	str	r4, [sp, #36]	; 0x24
 8009336:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009338:	2b00      	cmp	r3, #0
 800933a:	da00      	bge.n	800933e <_dtoa_r+0x4a6>
 800933c:	e172      	b.n	8009624 <_dtoa_r+0x78c>
 800933e:	9a02      	ldr	r2, [sp, #8]
 8009340:	2a0e      	cmp	r2, #14
 8009342:	dd00      	ble.n	8009346 <_dtoa_r+0x4ae>
 8009344:	e16e      	b.n	8009624 <_dtoa_r+0x78c>
 8009346:	4b78      	ldr	r3, [pc, #480]	; (8009528 <_dtoa_r+0x690>)
 8009348:	00d2      	lsls	r2, r2, #3
 800934a:	189b      	adds	r3, r3, r2
 800934c:	685c      	ldr	r4, [r3, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	930a      	str	r3, [sp, #40]	; 0x28
 8009352:	940b      	str	r4, [sp, #44]	; 0x2c
 8009354:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009356:	2b00      	cmp	r3, #0
 8009358:	db00      	blt.n	800935c <_dtoa_r+0x4c4>
 800935a:	e0f7      	b.n	800954c <_dtoa_r+0x6b4>
 800935c:	9b07      	ldr	r3, [sp, #28]
 800935e:	2b00      	cmp	r3, #0
 8009360:	dd00      	ble.n	8009364 <_dtoa_r+0x4cc>
 8009362:	e0f3      	b.n	800954c <_dtoa_r+0x6b4>
 8009364:	d000      	beq.n	8009368 <_dtoa_r+0x4d0>
 8009366:	e282      	b.n	800986e <_dtoa_r+0x9d6>
 8009368:	980a      	ldr	r0, [sp, #40]	; 0x28
 800936a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800936c:	2200      	movs	r2, #0
 800936e:	4b74      	ldr	r3, [pc, #464]	; (8009540 <_dtoa_r+0x6a8>)
 8009370:	f7f8 f8c4 	bl	80014fc <__aeabi_dmul>
 8009374:	9a08      	ldr	r2, [sp, #32]
 8009376:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009378:	f7f7 f88c 	bl	8000494 <__aeabi_dcmpge>
 800937c:	9e07      	ldr	r6, [sp, #28]
 800937e:	0035      	movs	r5, r6
 8009380:	2800      	cmp	r0, #0
 8009382:	d000      	beq.n	8009386 <_dtoa_r+0x4ee>
 8009384:	e259      	b.n	800983a <_dtoa_r+0x9a2>
 8009386:	9b06      	ldr	r3, [sp, #24]
 8009388:	9a06      	ldr	r2, [sp, #24]
 800938a:	3301      	adds	r3, #1
 800938c:	9308      	str	r3, [sp, #32]
 800938e:	2331      	movs	r3, #49	; 0x31
 8009390:	7013      	strb	r3, [r2, #0]
 8009392:	9b02      	ldr	r3, [sp, #8]
 8009394:	3301      	adds	r3, #1
 8009396:	9302      	str	r3, [sp, #8]
 8009398:	e254      	b.n	8009844 <_dtoa_r+0x9ac>
 800939a:	4234      	tst	r4, r6
 800939c:	d007      	beq.n	80093ae <_dtoa_r+0x516>
 800939e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80093a0:	3301      	adds	r3, #1
 80093a2:	9310      	str	r3, [sp, #64]	; 0x40
 80093a4:	682a      	ldr	r2, [r5, #0]
 80093a6:	686b      	ldr	r3, [r5, #4]
 80093a8:	f7f8 f8a8 	bl	80014fc <__aeabi_dmul>
 80093ac:	0033      	movs	r3, r6
 80093ae:	1064      	asrs	r4, r4, #1
 80093b0:	3508      	adds	r5, #8
 80093b2:	e75a      	b.n	800926a <_dtoa_r+0x3d2>
 80093b4:	9e02      	ldr	r6, [sp, #8]
 80093b6:	9b07      	ldr	r3, [sp, #28]
 80093b8:	e780      	b.n	80092bc <_dtoa_r+0x424>
 80093ba:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80093bc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80093be:	1e5a      	subs	r2, r3, #1
 80093c0:	4b59      	ldr	r3, [pc, #356]	; (8009528 <_dtoa_r+0x690>)
 80093c2:	00d2      	lsls	r2, r2, #3
 80093c4:	189b      	adds	r3, r3, r2
 80093c6:	681a      	ldr	r2, [r3, #0]
 80093c8:	685b      	ldr	r3, [r3, #4]
 80093ca:	2900      	cmp	r1, #0
 80093cc:	d051      	beq.n	8009472 <_dtoa_r+0x5da>
 80093ce:	2000      	movs	r0, #0
 80093d0:	495d      	ldr	r1, [pc, #372]	; (8009548 <_dtoa_r+0x6b0>)
 80093d2:	f7f7 fc91 	bl	8000cf8 <__aeabi_ddiv>
 80093d6:	9a08      	ldr	r2, [sp, #32]
 80093d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093da:	f7f8 fafb 	bl	80019d4 <__aeabi_dsub>
 80093de:	9a06      	ldr	r2, [sp, #24]
 80093e0:	9b06      	ldr	r3, [sp, #24]
 80093e2:	4694      	mov	ip, r2
 80093e4:	9317      	str	r3, [sp, #92]	; 0x5c
 80093e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80093e8:	9010      	str	r0, [sp, #64]	; 0x40
 80093ea:	9111      	str	r1, [sp, #68]	; 0x44
 80093ec:	4463      	add	r3, ip
 80093ee:	9319      	str	r3, [sp, #100]	; 0x64
 80093f0:	0029      	movs	r1, r5
 80093f2:	0020      	movs	r0, r4
 80093f4:	f7f8 fe9e 	bl	8002134 <__aeabi_d2iz>
 80093f8:	9014      	str	r0, [sp, #80]	; 0x50
 80093fa:	f7f8 fed1 	bl	80021a0 <__aeabi_i2d>
 80093fe:	0002      	movs	r2, r0
 8009400:	000b      	movs	r3, r1
 8009402:	0020      	movs	r0, r4
 8009404:	0029      	movs	r1, r5
 8009406:	f7f8 fae5 	bl	80019d4 <__aeabi_dsub>
 800940a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800940c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800940e:	3301      	adds	r3, #1
 8009410:	9308      	str	r3, [sp, #32]
 8009412:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009414:	0004      	movs	r4, r0
 8009416:	3330      	adds	r3, #48	; 0x30
 8009418:	7013      	strb	r3, [r2, #0]
 800941a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800941c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800941e:	000d      	movs	r5, r1
 8009420:	f7f7 f81a 	bl	8000458 <__aeabi_dcmplt>
 8009424:	2800      	cmp	r0, #0
 8009426:	d175      	bne.n	8009514 <_dtoa_r+0x67c>
 8009428:	0022      	movs	r2, r4
 800942a:	002b      	movs	r3, r5
 800942c:	2000      	movs	r0, #0
 800942e:	4940      	ldr	r1, [pc, #256]	; (8009530 <_dtoa_r+0x698>)
 8009430:	f7f8 fad0 	bl	80019d4 <__aeabi_dsub>
 8009434:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009436:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009438:	f7f7 f80e 	bl	8000458 <__aeabi_dcmplt>
 800943c:	2800      	cmp	r0, #0
 800943e:	d000      	beq.n	8009442 <_dtoa_r+0x5aa>
 8009440:	e0d2      	b.n	80095e8 <_dtoa_r+0x750>
 8009442:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009444:	9a08      	ldr	r2, [sp, #32]
 8009446:	4293      	cmp	r3, r2
 8009448:	d100      	bne.n	800944c <_dtoa_r+0x5b4>
 800944a:	e770      	b.n	800932e <_dtoa_r+0x496>
 800944c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800944e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009450:	2200      	movs	r2, #0
 8009452:	4b38      	ldr	r3, [pc, #224]	; (8009534 <_dtoa_r+0x69c>)
 8009454:	f7f8 f852 	bl	80014fc <__aeabi_dmul>
 8009458:	4b36      	ldr	r3, [pc, #216]	; (8009534 <_dtoa_r+0x69c>)
 800945a:	9010      	str	r0, [sp, #64]	; 0x40
 800945c:	9111      	str	r1, [sp, #68]	; 0x44
 800945e:	2200      	movs	r2, #0
 8009460:	0020      	movs	r0, r4
 8009462:	0029      	movs	r1, r5
 8009464:	f7f8 f84a 	bl	80014fc <__aeabi_dmul>
 8009468:	9b08      	ldr	r3, [sp, #32]
 800946a:	0004      	movs	r4, r0
 800946c:	000d      	movs	r5, r1
 800946e:	9317      	str	r3, [sp, #92]	; 0x5c
 8009470:	e7be      	b.n	80093f0 <_dtoa_r+0x558>
 8009472:	9808      	ldr	r0, [sp, #32]
 8009474:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009476:	f7f8 f841 	bl	80014fc <__aeabi_dmul>
 800947a:	9a06      	ldr	r2, [sp, #24]
 800947c:	9b06      	ldr	r3, [sp, #24]
 800947e:	4694      	mov	ip, r2
 8009480:	9308      	str	r3, [sp, #32]
 8009482:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009484:	9010      	str	r0, [sp, #64]	; 0x40
 8009486:	9111      	str	r1, [sp, #68]	; 0x44
 8009488:	4463      	add	r3, ip
 800948a:	9319      	str	r3, [sp, #100]	; 0x64
 800948c:	0029      	movs	r1, r5
 800948e:	0020      	movs	r0, r4
 8009490:	f7f8 fe50 	bl	8002134 <__aeabi_d2iz>
 8009494:	9017      	str	r0, [sp, #92]	; 0x5c
 8009496:	f7f8 fe83 	bl	80021a0 <__aeabi_i2d>
 800949a:	0002      	movs	r2, r0
 800949c:	000b      	movs	r3, r1
 800949e:	0020      	movs	r0, r4
 80094a0:	0029      	movs	r1, r5
 80094a2:	f7f8 fa97 	bl	80019d4 <__aeabi_dsub>
 80094a6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80094a8:	9a08      	ldr	r2, [sp, #32]
 80094aa:	3330      	adds	r3, #48	; 0x30
 80094ac:	7013      	strb	r3, [r2, #0]
 80094ae:	0013      	movs	r3, r2
 80094b0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80094b2:	3301      	adds	r3, #1
 80094b4:	0004      	movs	r4, r0
 80094b6:	000d      	movs	r5, r1
 80094b8:	9308      	str	r3, [sp, #32]
 80094ba:	4293      	cmp	r3, r2
 80094bc:	d12c      	bne.n	8009518 <_dtoa_r+0x680>
 80094be:	9810      	ldr	r0, [sp, #64]	; 0x40
 80094c0:	9911      	ldr	r1, [sp, #68]	; 0x44
 80094c2:	9a06      	ldr	r2, [sp, #24]
 80094c4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80094c6:	4694      	mov	ip, r2
 80094c8:	4463      	add	r3, ip
 80094ca:	2200      	movs	r2, #0
 80094cc:	9308      	str	r3, [sp, #32]
 80094ce:	4b1e      	ldr	r3, [pc, #120]	; (8009548 <_dtoa_r+0x6b0>)
 80094d0:	f7f7 f8d6 	bl	8000680 <__aeabi_dadd>
 80094d4:	0002      	movs	r2, r0
 80094d6:	000b      	movs	r3, r1
 80094d8:	0020      	movs	r0, r4
 80094da:	0029      	movs	r1, r5
 80094dc:	f7f6 ffd0 	bl	8000480 <__aeabi_dcmpgt>
 80094e0:	2800      	cmp	r0, #0
 80094e2:	d000      	beq.n	80094e6 <_dtoa_r+0x64e>
 80094e4:	e080      	b.n	80095e8 <_dtoa_r+0x750>
 80094e6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80094e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80094ea:	2000      	movs	r0, #0
 80094ec:	4916      	ldr	r1, [pc, #88]	; (8009548 <_dtoa_r+0x6b0>)
 80094ee:	f7f8 fa71 	bl	80019d4 <__aeabi_dsub>
 80094f2:	0002      	movs	r2, r0
 80094f4:	000b      	movs	r3, r1
 80094f6:	0020      	movs	r0, r4
 80094f8:	0029      	movs	r1, r5
 80094fa:	f7f6 ffad 	bl	8000458 <__aeabi_dcmplt>
 80094fe:	2800      	cmp	r0, #0
 8009500:	d100      	bne.n	8009504 <_dtoa_r+0x66c>
 8009502:	e714      	b.n	800932e <_dtoa_r+0x496>
 8009504:	9b08      	ldr	r3, [sp, #32]
 8009506:	001a      	movs	r2, r3
 8009508:	3a01      	subs	r2, #1
 800950a:	9208      	str	r2, [sp, #32]
 800950c:	7812      	ldrb	r2, [r2, #0]
 800950e:	2a30      	cmp	r2, #48	; 0x30
 8009510:	d0f8      	beq.n	8009504 <_dtoa_r+0x66c>
 8009512:	9308      	str	r3, [sp, #32]
 8009514:	9602      	str	r6, [sp, #8]
 8009516:	e055      	b.n	80095c4 <_dtoa_r+0x72c>
 8009518:	2200      	movs	r2, #0
 800951a:	4b06      	ldr	r3, [pc, #24]	; (8009534 <_dtoa_r+0x69c>)
 800951c:	f7f7 ffee 	bl	80014fc <__aeabi_dmul>
 8009520:	0004      	movs	r4, r0
 8009522:	000d      	movs	r5, r1
 8009524:	e7b2      	b.n	800948c <_dtoa_r+0x5f4>
 8009526:	46c0      	nop			; (mov r8, r8)
 8009528:	0800b678 	.word	0x0800b678
 800952c:	0800b650 	.word	0x0800b650
 8009530:	3ff00000 	.word	0x3ff00000
 8009534:	40240000 	.word	0x40240000
 8009538:	401c0000 	.word	0x401c0000
 800953c:	fcc00000 	.word	0xfcc00000
 8009540:	40140000 	.word	0x40140000
 8009544:	7cc00000 	.word	0x7cc00000
 8009548:	3fe00000 	.word	0x3fe00000
 800954c:	9b07      	ldr	r3, [sp, #28]
 800954e:	9e06      	ldr	r6, [sp, #24]
 8009550:	3b01      	subs	r3, #1
 8009552:	199b      	adds	r3, r3, r6
 8009554:	930c      	str	r3, [sp, #48]	; 0x30
 8009556:	9c08      	ldr	r4, [sp, #32]
 8009558:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800955a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800955c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800955e:	0020      	movs	r0, r4
 8009560:	0029      	movs	r1, r5
 8009562:	f7f7 fbc9 	bl	8000cf8 <__aeabi_ddiv>
 8009566:	f7f8 fde5 	bl	8002134 <__aeabi_d2iz>
 800956a:	9007      	str	r0, [sp, #28]
 800956c:	f7f8 fe18 	bl	80021a0 <__aeabi_i2d>
 8009570:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009572:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009574:	f7f7 ffc2 	bl	80014fc <__aeabi_dmul>
 8009578:	0002      	movs	r2, r0
 800957a:	000b      	movs	r3, r1
 800957c:	0020      	movs	r0, r4
 800957e:	0029      	movs	r1, r5
 8009580:	f7f8 fa28 	bl	80019d4 <__aeabi_dsub>
 8009584:	0033      	movs	r3, r6
 8009586:	9a07      	ldr	r2, [sp, #28]
 8009588:	3601      	adds	r6, #1
 800958a:	3230      	adds	r2, #48	; 0x30
 800958c:	701a      	strb	r2, [r3, #0]
 800958e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009590:	9608      	str	r6, [sp, #32]
 8009592:	429a      	cmp	r2, r3
 8009594:	d139      	bne.n	800960a <_dtoa_r+0x772>
 8009596:	0002      	movs	r2, r0
 8009598:	000b      	movs	r3, r1
 800959a:	f7f7 f871 	bl	8000680 <__aeabi_dadd>
 800959e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80095a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095a2:	0004      	movs	r4, r0
 80095a4:	000d      	movs	r5, r1
 80095a6:	f7f6 ff6b 	bl	8000480 <__aeabi_dcmpgt>
 80095aa:	2800      	cmp	r0, #0
 80095ac:	d11b      	bne.n	80095e6 <_dtoa_r+0x74e>
 80095ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80095b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095b2:	0020      	movs	r0, r4
 80095b4:	0029      	movs	r1, r5
 80095b6:	f7f6 ff49 	bl	800044c <__aeabi_dcmpeq>
 80095ba:	2800      	cmp	r0, #0
 80095bc:	d002      	beq.n	80095c4 <_dtoa_r+0x72c>
 80095be:	9b07      	ldr	r3, [sp, #28]
 80095c0:	07db      	lsls	r3, r3, #31
 80095c2:	d410      	bmi.n	80095e6 <_dtoa_r+0x74e>
 80095c4:	0038      	movs	r0, r7
 80095c6:	9905      	ldr	r1, [sp, #20]
 80095c8:	f000 fd1c 	bl	800a004 <_Bfree>
 80095cc:	2300      	movs	r3, #0
 80095ce:	9a08      	ldr	r2, [sp, #32]
 80095d0:	9802      	ldr	r0, [sp, #8]
 80095d2:	7013      	strb	r3, [r2, #0]
 80095d4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80095d6:	3001      	adds	r0, #1
 80095d8:	6018      	str	r0, [r3, #0]
 80095da:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d100      	bne.n	80095e2 <_dtoa_r+0x74a>
 80095e0:	e4a6      	b.n	8008f30 <_dtoa_r+0x98>
 80095e2:	601a      	str	r2, [r3, #0]
 80095e4:	e4a4      	b.n	8008f30 <_dtoa_r+0x98>
 80095e6:	9e02      	ldr	r6, [sp, #8]
 80095e8:	9b08      	ldr	r3, [sp, #32]
 80095ea:	9308      	str	r3, [sp, #32]
 80095ec:	3b01      	subs	r3, #1
 80095ee:	781a      	ldrb	r2, [r3, #0]
 80095f0:	2a39      	cmp	r2, #57	; 0x39
 80095f2:	d106      	bne.n	8009602 <_dtoa_r+0x76a>
 80095f4:	9a06      	ldr	r2, [sp, #24]
 80095f6:	429a      	cmp	r2, r3
 80095f8:	d1f7      	bne.n	80095ea <_dtoa_r+0x752>
 80095fa:	2230      	movs	r2, #48	; 0x30
 80095fc:	9906      	ldr	r1, [sp, #24]
 80095fe:	3601      	adds	r6, #1
 8009600:	700a      	strb	r2, [r1, #0]
 8009602:	781a      	ldrb	r2, [r3, #0]
 8009604:	3201      	adds	r2, #1
 8009606:	701a      	strb	r2, [r3, #0]
 8009608:	e784      	b.n	8009514 <_dtoa_r+0x67c>
 800960a:	2200      	movs	r2, #0
 800960c:	4baa      	ldr	r3, [pc, #680]	; (80098b8 <_dtoa_r+0xa20>)
 800960e:	f7f7 ff75 	bl	80014fc <__aeabi_dmul>
 8009612:	2200      	movs	r2, #0
 8009614:	2300      	movs	r3, #0
 8009616:	0004      	movs	r4, r0
 8009618:	000d      	movs	r5, r1
 800961a:	f7f6 ff17 	bl	800044c <__aeabi_dcmpeq>
 800961e:	2800      	cmp	r0, #0
 8009620:	d09b      	beq.n	800955a <_dtoa_r+0x6c2>
 8009622:	e7cf      	b.n	80095c4 <_dtoa_r+0x72c>
 8009624:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009626:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8009628:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800962a:	2d00      	cmp	r5, #0
 800962c:	d012      	beq.n	8009654 <_dtoa_r+0x7bc>
 800962e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009630:	2a01      	cmp	r2, #1
 8009632:	dc66      	bgt.n	8009702 <_dtoa_r+0x86a>
 8009634:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009636:	2a00      	cmp	r2, #0
 8009638:	d05d      	beq.n	80096f6 <_dtoa_r+0x85e>
 800963a:	4aa0      	ldr	r2, [pc, #640]	; (80098bc <_dtoa_r+0xa24>)
 800963c:	189b      	adds	r3, r3, r2
 800963e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009640:	2101      	movs	r1, #1
 8009642:	18d2      	adds	r2, r2, r3
 8009644:	920a      	str	r2, [sp, #40]	; 0x28
 8009646:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009648:	0038      	movs	r0, r7
 800964a:	18d3      	adds	r3, r2, r3
 800964c:	930d      	str	r3, [sp, #52]	; 0x34
 800964e:	f000 fd89 	bl	800a164 <__i2b>
 8009652:	0005      	movs	r5, r0
 8009654:	2c00      	cmp	r4, #0
 8009656:	dd0e      	ble.n	8009676 <_dtoa_r+0x7de>
 8009658:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800965a:	2b00      	cmp	r3, #0
 800965c:	dd0b      	ble.n	8009676 <_dtoa_r+0x7de>
 800965e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009660:	0023      	movs	r3, r4
 8009662:	4294      	cmp	r4, r2
 8009664:	dd00      	ble.n	8009668 <_dtoa_r+0x7d0>
 8009666:	0013      	movs	r3, r2
 8009668:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800966a:	1ae4      	subs	r4, r4, r3
 800966c:	1ad2      	subs	r2, r2, r3
 800966e:	920a      	str	r2, [sp, #40]	; 0x28
 8009670:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009672:	1ad3      	subs	r3, r2, r3
 8009674:	930d      	str	r3, [sp, #52]	; 0x34
 8009676:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009678:	2b00      	cmp	r3, #0
 800967a:	d01f      	beq.n	80096bc <_dtoa_r+0x824>
 800967c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800967e:	2b00      	cmp	r3, #0
 8009680:	d054      	beq.n	800972c <_dtoa_r+0x894>
 8009682:	2e00      	cmp	r6, #0
 8009684:	dd11      	ble.n	80096aa <_dtoa_r+0x812>
 8009686:	0029      	movs	r1, r5
 8009688:	0032      	movs	r2, r6
 800968a:	0038      	movs	r0, r7
 800968c:	f000 fe30 	bl	800a2f0 <__pow5mult>
 8009690:	9a05      	ldr	r2, [sp, #20]
 8009692:	0001      	movs	r1, r0
 8009694:	0005      	movs	r5, r0
 8009696:	0038      	movs	r0, r7
 8009698:	f000 fd7a 	bl	800a190 <__multiply>
 800969c:	9905      	ldr	r1, [sp, #20]
 800969e:	9014      	str	r0, [sp, #80]	; 0x50
 80096a0:	0038      	movs	r0, r7
 80096a2:	f000 fcaf 	bl	800a004 <_Bfree>
 80096a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80096a8:	9305      	str	r3, [sp, #20]
 80096aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80096ac:	1b9a      	subs	r2, r3, r6
 80096ae:	42b3      	cmp	r3, r6
 80096b0:	d004      	beq.n	80096bc <_dtoa_r+0x824>
 80096b2:	0038      	movs	r0, r7
 80096b4:	9905      	ldr	r1, [sp, #20]
 80096b6:	f000 fe1b 	bl	800a2f0 <__pow5mult>
 80096ba:	9005      	str	r0, [sp, #20]
 80096bc:	2101      	movs	r1, #1
 80096be:	0038      	movs	r0, r7
 80096c0:	f000 fd50 	bl	800a164 <__i2b>
 80096c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80096c6:	0006      	movs	r6, r0
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	dd31      	ble.n	8009730 <_dtoa_r+0x898>
 80096cc:	001a      	movs	r2, r3
 80096ce:	0001      	movs	r1, r0
 80096d0:	0038      	movs	r0, r7
 80096d2:	f000 fe0d 	bl	800a2f0 <__pow5mult>
 80096d6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80096d8:	0006      	movs	r6, r0
 80096da:	2b01      	cmp	r3, #1
 80096dc:	dd2d      	ble.n	800973a <_dtoa_r+0x8a2>
 80096de:	2300      	movs	r3, #0
 80096e0:	930e      	str	r3, [sp, #56]	; 0x38
 80096e2:	6933      	ldr	r3, [r6, #16]
 80096e4:	3303      	adds	r3, #3
 80096e6:	009b      	lsls	r3, r3, #2
 80096e8:	18f3      	adds	r3, r6, r3
 80096ea:	6858      	ldr	r0, [r3, #4]
 80096ec:	f000 fcf2 	bl	800a0d4 <__hi0bits>
 80096f0:	2320      	movs	r3, #32
 80096f2:	1a18      	subs	r0, r3, r0
 80096f4:	e039      	b.n	800976a <_dtoa_r+0x8d2>
 80096f6:	2336      	movs	r3, #54	; 0x36
 80096f8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80096fa:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80096fc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80096fe:	1a9b      	subs	r3, r3, r2
 8009700:	e79d      	b.n	800963e <_dtoa_r+0x7a6>
 8009702:	9b07      	ldr	r3, [sp, #28]
 8009704:	1e5e      	subs	r6, r3, #1
 8009706:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009708:	42b3      	cmp	r3, r6
 800970a:	db07      	blt.n	800971c <_dtoa_r+0x884>
 800970c:	1b9e      	subs	r6, r3, r6
 800970e:	9b07      	ldr	r3, [sp, #28]
 8009710:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009712:	2b00      	cmp	r3, #0
 8009714:	da93      	bge.n	800963e <_dtoa_r+0x7a6>
 8009716:	1ae4      	subs	r4, r4, r3
 8009718:	2300      	movs	r3, #0
 800971a:	e790      	b.n	800963e <_dtoa_r+0x7a6>
 800971c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800971e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009720:	1af3      	subs	r3, r6, r3
 8009722:	18d3      	adds	r3, r2, r3
 8009724:	960e      	str	r6, [sp, #56]	; 0x38
 8009726:	9315      	str	r3, [sp, #84]	; 0x54
 8009728:	2600      	movs	r6, #0
 800972a:	e7f0      	b.n	800970e <_dtoa_r+0x876>
 800972c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800972e:	e7c0      	b.n	80096b2 <_dtoa_r+0x81a>
 8009730:	2300      	movs	r3, #0
 8009732:	930e      	str	r3, [sp, #56]	; 0x38
 8009734:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009736:	2b01      	cmp	r3, #1
 8009738:	dc13      	bgt.n	8009762 <_dtoa_r+0x8ca>
 800973a:	2300      	movs	r3, #0
 800973c:	930e      	str	r3, [sp, #56]	; 0x38
 800973e:	9b08      	ldr	r3, [sp, #32]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d10e      	bne.n	8009762 <_dtoa_r+0x8ca>
 8009744:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009746:	031b      	lsls	r3, r3, #12
 8009748:	d10b      	bne.n	8009762 <_dtoa_r+0x8ca>
 800974a:	4b5d      	ldr	r3, [pc, #372]	; (80098c0 <_dtoa_r+0xa28>)
 800974c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800974e:	4213      	tst	r3, r2
 8009750:	d007      	beq.n	8009762 <_dtoa_r+0x8ca>
 8009752:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009754:	3301      	adds	r3, #1
 8009756:	930a      	str	r3, [sp, #40]	; 0x28
 8009758:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800975a:	3301      	adds	r3, #1
 800975c:	930d      	str	r3, [sp, #52]	; 0x34
 800975e:	2301      	movs	r3, #1
 8009760:	930e      	str	r3, [sp, #56]	; 0x38
 8009762:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009764:	2001      	movs	r0, #1
 8009766:	2b00      	cmp	r3, #0
 8009768:	d1bb      	bne.n	80096e2 <_dtoa_r+0x84a>
 800976a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800976c:	221f      	movs	r2, #31
 800976e:	1818      	adds	r0, r3, r0
 8009770:	0003      	movs	r3, r0
 8009772:	4013      	ands	r3, r2
 8009774:	4210      	tst	r0, r2
 8009776:	d046      	beq.n	8009806 <_dtoa_r+0x96e>
 8009778:	3201      	adds	r2, #1
 800977a:	1ad2      	subs	r2, r2, r3
 800977c:	2a04      	cmp	r2, #4
 800977e:	dd3f      	ble.n	8009800 <_dtoa_r+0x968>
 8009780:	221c      	movs	r2, #28
 8009782:	1ad3      	subs	r3, r2, r3
 8009784:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009786:	18e4      	adds	r4, r4, r3
 8009788:	18d2      	adds	r2, r2, r3
 800978a:	920a      	str	r2, [sp, #40]	; 0x28
 800978c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800978e:	18d3      	adds	r3, r2, r3
 8009790:	930d      	str	r3, [sp, #52]	; 0x34
 8009792:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009794:	2b00      	cmp	r3, #0
 8009796:	dd05      	ble.n	80097a4 <_dtoa_r+0x90c>
 8009798:	001a      	movs	r2, r3
 800979a:	0038      	movs	r0, r7
 800979c:	9905      	ldr	r1, [sp, #20]
 800979e:	f000 fe03 	bl	800a3a8 <__lshift>
 80097a2:	9005      	str	r0, [sp, #20]
 80097a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	dd05      	ble.n	80097b6 <_dtoa_r+0x91e>
 80097aa:	0031      	movs	r1, r6
 80097ac:	001a      	movs	r2, r3
 80097ae:	0038      	movs	r0, r7
 80097b0:	f000 fdfa 	bl	800a3a8 <__lshift>
 80097b4:	0006      	movs	r6, r0
 80097b6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d026      	beq.n	800980a <_dtoa_r+0x972>
 80097bc:	0031      	movs	r1, r6
 80097be:	9805      	ldr	r0, [sp, #20]
 80097c0:	f000 fe60 	bl	800a484 <__mcmp>
 80097c4:	2800      	cmp	r0, #0
 80097c6:	da20      	bge.n	800980a <_dtoa_r+0x972>
 80097c8:	9b02      	ldr	r3, [sp, #8]
 80097ca:	220a      	movs	r2, #10
 80097cc:	3b01      	subs	r3, #1
 80097ce:	9302      	str	r3, [sp, #8]
 80097d0:	0038      	movs	r0, r7
 80097d2:	2300      	movs	r3, #0
 80097d4:	9905      	ldr	r1, [sp, #20]
 80097d6:	f000 fc39 	bl	800a04c <__multadd>
 80097da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80097dc:	9005      	str	r0, [sp, #20]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d100      	bne.n	80097e4 <_dtoa_r+0x94c>
 80097e2:	e166      	b.n	8009ab2 <_dtoa_r+0xc1a>
 80097e4:	2300      	movs	r3, #0
 80097e6:	0029      	movs	r1, r5
 80097e8:	220a      	movs	r2, #10
 80097ea:	0038      	movs	r0, r7
 80097ec:	f000 fc2e 	bl	800a04c <__multadd>
 80097f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80097f2:	0005      	movs	r5, r0
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	dc47      	bgt.n	8009888 <_dtoa_r+0x9f0>
 80097f8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80097fa:	2b02      	cmp	r3, #2
 80097fc:	dc0d      	bgt.n	800981a <_dtoa_r+0x982>
 80097fe:	e043      	b.n	8009888 <_dtoa_r+0x9f0>
 8009800:	2a04      	cmp	r2, #4
 8009802:	d0c6      	beq.n	8009792 <_dtoa_r+0x8fa>
 8009804:	0013      	movs	r3, r2
 8009806:	331c      	adds	r3, #28
 8009808:	e7bc      	b.n	8009784 <_dtoa_r+0x8ec>
 800980a:	9b07      	ldr	r3, [sp, #28]
 800980c:	2b00      	cmp	r3, #0
 800980e:	dc35      	bgt.n	800987c <_dtoa_r+0x9e4>
 8009810:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009812:	2b02      	cmp	r3, #2
 8009814:	dd32      	ble.n	800987c <_dtoa_r+0x9e4>
 8009816:	9b07      	ldr	r3, [sp, #28]
 8009818:	930c      	str	r3, [sp, #48]	; 0x30
 800981a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800981c:	2b00      	cmp	r3, #0
 800981e:	d10c      	bne.n	800983a <_dtoa_r+0x9a2>
 8009820:	0031      	movs	r1, r6
 8009822:	2205      	movs	r2, #5
 8009824:	0038      	movs	r0, r7
 8009826:	f000 fc11 	bl	800a04c <__multadd>
 800982a:	0006      	movs	r6, r0
 800982c:	0001      	movs	r1, r0
 800982e:	9805      	ldr	r0, [sp, #20]
 8009830:	f000 fe28 	bl	800a484 <__mcmp>
 8009834:	2800      	cmp	r0, #0
 8009836:	dd00      	ble.n	800983a <_dtoa_r+0x9a2>
 8009838:	e5a5      	b.n	8009386 <_dtoa_r+0x4ee>
 800983a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800983c:	43db      	mvns	r3, r3
 800983e:	9302      	str	r3, [sp, #8]
 8009840:	9b06      	ldr	r3, [sp, #24]
 8009842:	9308      	str	r3, [sp, #32]
 8009844:	2400      	movs	r4, #0
 8009846:	0031      	movs	r1, r6
 8009848:	0038      	movs	r0, r7
 800984a:	f000 fbdb 	bl	800a004 <_Bfree>
 800984e:	2d00      	cmp	r5, #0
 8009850:	d100      	bne.n	8009854 <_dtoa_r+0x9bc>
 8009852:	e6b7      	b.n	80095c4 <_dtoa_r+0x72c>
 8009854:	2c00      	cmp	r4, #0
 8009856:	d005      	beq.n	8009864 <_dtoa_r+0x9cc>
 8009858:	42ac      	cmp	r4, r5
 800985a:	d003      	beq.n	8009864 <_dtoa_r+0x9cc>
 800985c:	0021      	movs	r1, r4
 800985e:	0038      	movs	r0, r7
 8009860:	f000 fbd0 	bl	800a004 <_Bfree>
 8009864:	0029      	movs	r1, r5
 8009866:	0038      	movs	r0, r7
 8009868:	f000 fbcc 	bl	800a004 <_Bfree>
 800986c:	e6aa      	b.n	80095c4 <_dtoa_r+0x72c>
 800986e:	2600      	movs	r6, #0
 8009870:	0035      	movs	r5, r6
 8009872:	e7e2      	b.n	800983a <_dtoa_r+0x9a2>
 8009874:	9602      	str	r6, [sp, #8]
 8009876:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8009878:	0035      	movs	r5, r6
 800987a:	e584      	b.n	8009386 <_dtoa_r+0x4ee>
 800987c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800987e:	2b00      	cmp	r3, #0
 8009880:	d100      	bne.n	8009884 <_dtoa_r+0x9ec>
 8009882:	e0ce      	b.n	8009a22 <_dtoa_r+0xb8a>
 8009884:	9b07      	ldr	r3, [sp, #28]
 8009886:	930c      	str	r3, [sp, #48]	; 0x30
 8009888:	2c00      	cmp	r4, #0
 800988a:	dd05      	ble.n	8009898 <_dtoa_r+0xa00>
 800988c:	0029      	movs	r1, r5
 800988e:	0022      	movs	r2, r4
 8009890:	0038      	movs	r0, r7
 8009892:	f000 fd89 	bl	800a3a8 <__lshift>
 8009896:	0005      	movs	r5, r0
 8009898:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800989a:	0028      	movs	r0, r5
 800989c:	2b00      	cmp	r3, #0
 800989e:	d022      	beq.n	80098e6 <_dtoa_r+0xa4e>
 80098a0:	0038      	movs	r0, r7
 80098a2:	6869      	ldr	r1, [r5, #4]
 80098a4:	f000 fb6a 	bl	8009f7c <_Balloc>
 80098a8:	1e04      	subs	r4, r0, #0
 80098aa:	d10f      	bne.n	80098cc <_dtoa_r+0xa34>
 80098ac:	0002      	movs	r2, r0
 80098ae:	4b05      	ldr	r3, [pc, #20]	; (80098c4 <_dtoa_r+0xa2c>)
 80098b0:	4905      	ldr	r1, [pc, #20]	; (80098c8 <_dtoa_r+0xa30>)
 80098b2:	f7ff fb06 	bl	8008ec2 <_dtoa_r+0x2a>
 80098b6:	46c0      	nop			; (mov r8, r8)
 80098b8:	40240000 	.word	0x40240000
 80098bc:	00000433 	.word	0x00000433
 80098c0:	7ff00000 	.word	0x7ff00000
 80098c4:	0800b583 	.word	0x0800b583
 80098c8:	000002ea 	.word	0x000002ea
 80098cc:	0029      	movs	r1, r5
 80098ce:	692b      	ldr	r3, [r5, #16]
 80098d0:	310c      	adds	r1, #12
 80098d2:	1c9a      	adds	r2, r3, #2
 80098d4:	0092      	lsls	r2, r2, #2
 80098d6:	300c      	adds	r0, #12
 80098d8:	f7fe fba6 	bl	8008028 <memcpy>
 80098dc:	2201      	movs	r2, #1
 80098de:	0021      	movs	r1, r4
 80098e0:	0038      	movs	r0, r7
 80098e2:	f000 fd61 	bl	800a3a8 <__lshift>
 80098e6:	9b06      	ldr	r3, [sp, #24]
 80098e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80098ea:	930a      	str	r3, [sp, #40]	; 0x28
 80098ec:	3b01      	subs	r3, #1
 80098ee:	189b      	adds	r3, r3, r2
 80098f0:	2201      	movs	r2, #1
 80098f2:	002c      	movs	r4, r5
 80098f4:	0005      	movs	r5, r0
 80098f6:	9314      	str	r3, [sp, #80]	; 0x50
 80098f8:	9b08      	ldr	r3, [sp, #32]
 80098fa:	4013      	ands	r3, r2
 80098fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80098fe:	0031      	movs	r1, r6
 8009900:	9805      	ldr	r0, [sp, #20]
 8009902:	f7ff fa3d 	bl	8008d80 <quorem>
 8009906:	0003      	movs	r3, r0
 8009908:	0021      	movs	r1, r4
 800990a:	3330      	adds	r3, #48	; 0x30
 800990c:	900d      	str	r0, [sp, #52]	; 0x34
 800990e:	9805      	ldr	r0, [sp, #20]
 8009910:	9307      	str	r3, [sp, #28]
 8009912:	f000 fdb7 	bl	800a484 <__mcmp>
 8009916:	002a      	movs	r2, r5
 8009918:	900e      	str	r0, [sp, #56]	; 0x38
 800991a:	0031      	movs	r1, r6
 800991c:	0038      	movs	r0, r7
 800991e:	f000 fdcd 	bl	800a4bc <__mdiff>
 8009922:	68c3      	ldr	r3, [r0, #12]
 8009924:	9008      	str	r0, [sp, #32]
 8009926:	9310      	str	r3, [sp, #64]	; 0x40
 8009928:	2301      	movs	r3, #1
 800992a:	930c      	str	r3, [sp, #48]	; 0x30
 800992c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800992e:	2b00      	cmp	r3, #0
 8009930:	d104      	bne.n	800993c <_dtoa_r+0xaa4>
 8009932:	0001      	movs	r1, r0
 8009934:	9805      	ldr	r0, [sp, #20]
 8009936:	f000 fda5 	bl	800a484 <__mcmp>
 800993a:	900c      	str	r0, [sp, #48]	; 0x30
 800993c:	0038      	movs	r0, r7
 800993e:	9908      	ldr	r1, [sp, #32]
 8009940:	f000 fb60 	bl	800a004 <_Bfree>
 8009944:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009946:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009948:	3301      	adds	r3, #1
 800994a:	9308      	str	r3, [sp, #32]
 800994c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800994e:	4313      	orrs	r3, r2
 8009950:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009952:	4313      	orrs	r3, r2
 8009954:	d10c      	bne.n	8009970 <_dtoa_r+0xad8>
 8009956:	9b07      	ldr	r3, [sp, #28]
 8009958:	2b39      	cmp	r3, #57	; 0x39
 800995a:	d026      	beq.n	80099aa <_dtoa_r+0xb12>
 800995c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800995e:	2b00      	cmp	r3, #0
 8009960:	dd02      	ble.n	8009968 <_dtoa_r+0xad0>
 8009962:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009964:	3331      	adds	r3, #49	; 0x31
 8009966:	9307      	str	r3, [sp, #28]
 8009968:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800996a:	9a07      	ldr	r2, [sp, #28]
 800996c:	701a      	strb	r2, [r3, #0]
 800996e:	e76a      	b.n	8009846 <_dtoa_r+0x9ae>
 8009970:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009972:	2b00      	cmp	r3, #0
 8009974:	db04      	blt.n	8009980 <_dtoa_r+0xae8>
 8009976:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009978:	4313      	orrs	r3, r2
 800997a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800997c:	4313      	orrs	r3, r2
 800997e:	d11f      	bne.n	80099c0 <_dtoa_r+0xb28>
 8009980:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009982:	2b00      	cmp	r3, #0
 8009984:	ddf0      	ble.n	8009968 <_dtoa_r+0xad0>
 8009986:	9905      	ldr	r1, [sp, #20]
 8009988:	2201      	movs	r2, #1
 800998a:	0038      	movs	r0, r7
 800998c:	f000 fd0c 	bl	800a3a8 <__lshift>
 8009990:	0031      	movs	r1, r6
 8009992:	9005      	str	r0, [sp, #20]
 8009994:	f000 fd76 	bl	800a484 <__mcmp>
 8009998:	2800      	cmp	r0, #0
 800999a:	dc03      	bgt.n	80099a4 <_dtoa_r+0xb0c>
 800999c:	d1e4      	bne.n	8009968 <_dtoa_r+0xad0>
 800999e:	9b07      	ldr	r3, [sp, #28]
 80099a0:	07db      	lsls	r3, r3, #31
 80099a2:	d5e1      	bpl.n	8009968 <_dtoa_r+0xad0>
 80099a4:	9b07      	ldr	r3, [sp, #28]
 80099a6:	2b39      	cmp	r3, #57	; 0x39
 80099a8:	d1db      	bne.n	8009962 <_dtoa_r+0xaca>
 80099aa:	2339      	movs	r3, #57	; 0x39
 80099ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80099ae:	7013      	strb	r3, [r2, #0]
 80099b0:	9b08      	ldr	r3, [sp, #32]
 80099b2:	9308      	str	r3, [sp, #32]
 80099b4:	3b01      	subs	r3, #1
 80099b6:	781a      	ldrb	r2, [r3, #0]
 80099b8:	2a39      	cmp	r2, #57	; 0x39
 80099ba:	d068      	beq.n	8009a8e <_dtoa_r+0xbf6>
 80099bc:	3201      	adds	r2, #1
 80099be:	e7d5      	b.n	800996c <_dtoa_r+0xad4>
 80099c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	dd07      	ble.n	80099d6 <_dtoa_r+0xb3e>
 80099c6:	9b07      	ldr	r3, [sp, #28]
 80099c8:	2b39      	cmp	r3, #57	; 0x39
 80099ca:	d0ee      	beq.n	80099aa <_dtoa_r+0xb12>
 80099cc:	9b07      	ldr	r3, [sp, #28]
 80099ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80099d0:	3301      	adds	r3, #1
 80099d2:	7013      	strb	r3, [r2, #0]
 80099d4:	e737      	b.n	8009846 <_dtoa_r+0x9ae>
 80099d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099d8:	9a07      	ldr	r2, [sp, #28]
 80099da:	701a      	strb	r2, [r3, #0]
 80099dc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80099de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80099e0:	4293      	cmp	r3, r2
 80099e2:	d03e      	beq.n	8009a62 <_dtoa_r+0xbca>
 80099e4:	2300      	movs	r3, #0
 80099e6:	220a      	movs	r2, #10
 80099e8:	9905      	ldr	r1, [sp, #20]
 80099ea:	0038      	movs	r0, r7
 80099ec:	f000 fb2e 	bl	800a04c <__multadd>
 80099f0:	2300      	movs	r3, #0
 80099f2:	9005      	str	r0, [sp, #20]
 80099f4:	220a      	movs	r2, #10
 80099f6:	0021      	movs	r1, r4
 80099f8:	0038      	movs	r0, r7
 80099fa:	42ac      	cmp	r4, r5
 80099fc:	d106      	bne.n	8009a0c <_dtoa_r+0xb74>
 80099fe:	f000 fb25 	bl	800a04c <__multadd>
 8009a02:	0004      	movs	r4, r0
 8009a04:	0005      	movs	r5, r0
 8009a06:	9b08      	ldr	r3, [sp, #32]
 8009a08:	930a      	str	r3, [sp, #40]	; 0x28
 8009a0a:	e778      	b.n	80098fe <_dtoa_r+0xa66>
 8009a0c:	f000 fb1e 	bl	800a04c <__multadd>
 8009a10:	0029      	movs	r1, r5
 8009a12:	0004      	movs	r4, r0
 8009a14:	2300      	movs	r3, #0
 8009a16:	220a      	movs	r2, #10
 8009a18:	0038      	movs	r0, r7
 8009a1a:	f000 fb17 	bl	800a04c <__multadd>
 8009a1e:	0005      	movs	r5, r0
 8009a20:	e7f1      	b.n	8009a06 <_dtoa_r+0xb6e>
 8009a22:	9b07      	ldr	r3, [sp, #28]
 8009a24:	930c      	str	r3, [sp, #48]	; 0x30
 8009a26:	2400      	movs	r4, #0
 8009a28:	0031      	movs	r1, r6
 8009a2a:	9805      	ldr	r0, [sp, #20]
 8009a2c:	f7ff f9a8 	bl	8008d80 <quorem>
 8009a30:	9b06      	ldr	r3, [sp, #24]
 8009a32:	3030      	adds	r0, #48	; 0x30
 8009a34:	5518      	strb	r0, [r3, r4]
 8009a36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a38:	3401      	adds	r4, #1
 8009a3a:	9007      	str	r0, [sp, #28]
 8009a3c:	42a3      	cmp	r3, r4
 8009a3e:	dd07      	ble.n	8009a50 <_dtoa_r+0xbb8>
 8009a40:	2300      	movs	r3, #0
 8009a42:	220a      	movs	r2, #10
 8009a44:	0038      	movs	r0, r7
 8009a46:	9905      	ldr	r1, [sp, #20]
 8009a48:	f000 fb00 	bl	800a04c <__multadd>
 8009a4c:	9005      	str	r0, [sp, #20]
 8009a4e:	e7eb      	b.n	8009a28 <_dtoa_r+0xb90>
 8009a50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a52:	2001      	movs	r0, #1
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	dd00      	ble.n	8009a5a <_dtoa_r+0xbc2>
 8009a58:	0018      	movs	r0, r3
 8009a5a:	2400      	movs	r4, #0
 8009a5c:	9b06      	ldr	r3, [sp, #24]
 8009a5e:	181b      	adds	r3, r3, r0
 8009a60:	9308      	str	r3, [sp, #32]
 8009a62:	9905      	ldr	r1, [sp, #20]
 8009a64:	2201      	movs	r2, #1
 8009a66:	0038      	movs	r0, r7
 8009a68:	f000 fc9e 	bl	800a3a8 <__lshift>
 8009a6c:	0031      	movs	r1, r6
 8009a6e:	9005      	str	r0, [sp, #20]
 8009a70:	f000 fd08 	bl	800a484 <__mcmp>
 8009a74:	2800      	cmp	r0, #0
 8009a76:	dc9b      	bgt.n	80099b0 <_dtoa_r+0xb18>
 8009a78:	d102      	bne.n	8009a80 <_dtoa_r+0xbe8>
 8009a7a:	9b07      	ldr	r3, [sp, #28]
 8009a7c:	07db      	lsls	r3, r3, #31
 8009a7e:	d497      	bmi.n	80099b0 <_dtoa_r+0xb18>
 8009a80:	9b08      	ldr	r3, [sp, #32]
 8009a82:	9308      	str	r3, [sp, #32]
 8009a84:	3b01      	subs	r3, #1
 8009a86:	781a      	ldrb	r2, [r3, #0]
 8009a88:	2a30      	cmp	r2, #48	; 0x30
 8009a8a:	d0fa      	beq.n	8009a82 <_dtoa_r+0xbea>
 8009a8c:	e6db      	b.n	8009846 <_dtoa_r+0x9ae>
 8009a8e:	9a06      	ldr	r2, [sp, #24]
 8009a90:	429a      	cmp	r2, r3
 8009a92:	d18e      	bne.n	80099b2 <_dtoa_r+0xb1a>
 8009a94:	9b02      	ldr	r3, [sp, #8]
 8009a96:	3301      	adds	r3, #1
 8009a98:	9302      	str	r3, [sp, #8]
 8009a9a:	2331      	movs	r3, #49	; 0x31
 8009a9c:	e799      	b.n	80099d2 <_dtoa_r+0xb3a>
 8009a9e:	4b09      	ldr	r3, [pc, #36]	; (8009ac4 <_dtoa_r+0xc2c>)
 8009aa0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009aa2:	9306      	str	r3, [sp, #24]
 8009aa4:	4b08      	ldr	r3, [pc, #32]	; (8009ac8 <_dtoa_r+0xc30>)
 8009aa6:	2a00      	cmp	r2, #0
 8009aa8:	d001      	beq.n	8009aae <_dtoa_r+0xc16>
 8009aaa:	f7ff fa3f 	bl	8008f2c <_dtoa_r+0x94>
 8009aae:	f7ff fa3f 	bl	8008f30 <_dtoa_r+0x98>
 8009ab2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	dcb6      	bgt.n	8009a26 <_dtoa_r+0xb8e>
 8009ab8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009aba:	2b02      	cmp	r3, #2
 8009abc:	dd00      	ble.n	8009ac0 <_dtoa_r+0xc28>
 8009abe:	e6ac      	b.n	800981a <_dtoa_r+0x982>
 8009ac0:	e7b1      	b.n	8009a26 <_dtoa_r+0xb8e>
 8009ac2:	46c0      	nop			; (mov r8, r8)
 8009ac4:	0800b504 	.word	0x0800b504
 8009ac8:	0800b50c 	.word	0x0800b50c

08009acc <__sflush_r>:
 8009acc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ace:	898b      	ldrh	r3, [r1, #12]
 8009ad0:	0005      	movs	r5, r0
 8009ad2:	000c      	movs	r4, r1
 8009ad4:	071a      	lsls	r2, r3, #28
 8009ad6:	d45f      	bmi.n	8009b98 <__sflush_r+0xcc>
 8009ad8:	684a      	ldr	r2, [r1, #4]
 8009ada:	2a00      	cmp	r2, #0
 8009adc:	dc04      	bgt.n	8009ae8 <__sflush_r+0x1c>
 8009ade:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8009ae0:	2a00      	cmp	r2, #0
 8009ae2:	dc01      	bgt.n	8009ae8 <__sflush_r+0x1c>
 8009ae4:	2000      	movs	r0, #0
 8009ae6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009ae8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8009aea:	2f00      	cmp	r7, #0
 8009aec:	d0fa      	beq.n	8009ae4 <__sflush_r+0x18>
 8009aee:	2200      	movs	r2, #0
 8009af0:	2180      	movs	r1, #128	; 0x80
 8009af2:	682e      	ldr	r6, [r5, #0]
 8009af4:	602a      	str	r2, [r5, #0]
 8009af6:	001a      	movs	r2, r3
 8009af8:	0149      	lsls	r1, r1, #5
 8009afa:	400a      	ands	r2, r1
 8009afc:	420b      	tst	r3, r1
 8009afe:	d034      	beq.n	8009b6a <__sflush_r+0x9e>
 8009b00:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009b02:	89a3      	ldrh	r3, [r4, #12]
 8009b04:	075b      	lsls	r3, r3, #29
 8009b06:	d506      	bpl.n	8009b16 <__sflush_r+0x4a>
 8009b08:	6863      	ldr	r3, [r4, #4]
 8009b0a:	1ac0      	subs	r0, r0, r3
 8009b0c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d001      	beq.n	8009b16 <__sflush_r+0x4a>
 8009b12:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009b14:	1ac0      	subs	r0, r0, r3
 8009b16:	0002      	movs	r2, r0
 8009b18:	6a21      	ldr	r1, [r4, #32]
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	0028      	movs	r0, r5
 8009b1e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8009b20:	47b8      	blx	r7
 8009b22:	89a1      	ldrh	r1, [r4, #12]
 8009b24:	1c43      	adds	r3, r0, #1
 8009b26:	d106      	bne.n	8009b36 <__sflush_r+0x6a>
 8009b28:	682b      	ldr	r3, [r5, #0]
 8009b2a:	2b1d      	cmp	r3, #29
 8009b2c:	d831      	bhi.n	8009b92 <__sflush_r+0xc6>
 8009b2e:	4a2c      	ldr	r2, [pc, #176]	; (8009be0 <__sflush_r+0x114>)
 8009b30:	40da      	lsrs	r2, r3
 8009b32:	07d3      	lsls	r3, r2, #31
 8009b34:	d52d      	bpl.n	8009b92 <__sflush_r+0xc6>
 8009b36:	2300      	movs	r3, #0
 8009b38:	6063      	str	r3, [r4, #4]
 8009b3a:	6923      	ldr	r3, [r4, #16]
 8009b3c:	6023      	str	r3, [r4, #0]
 8009b3e:	04cb      	lsls	r3, r1, #19
 8009b40:	d505      	bpl.n	8009b4e <__sflush_r+0x82>
 8009b42:	1c43      	adds	r3, r0, #1
 8009b44:	d102      	bne.n	8009b4c <__sflush_r+0x80>
 8009b46:	682b      	ldr	r3, [r5, #0]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d100      	bne.n	8009b4e <__sflush_r+0x82>
 8009b4c:	6560      	str	r0, [r4, #84]	; 0x54
 8009b4e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b50:	602e      	str	r6, [r5, #0]
 8009b52:	2900      	cmp	r1, #0
 8009b54:	d0c6      	beq.n	8009ae4 <__sflush_r+0x18>
 8009b56:	0023      	movs	r3, r4
 8009b58:	3344      	adds	r3, #68	; 0x44
 8009b5a:	4299      	cmp	r1, r3
 8009b5c:	d002      	beq.n	8009b64 <__sflush_r+0x98>
 8009b5e:	0028      	movs	r0, r5
 8009b60:	f000 fdd4 	bl	800a70c <_free_r>
 8009b64:	2000      	movs	r0, #0
 8009b66:	6360      	str	r0, [r4, #52]	; 0x34
 8009b68:	e7bd      	b.n	8009ae6 <__sflush_r+0x1a>
 8009b6a:	2301      	movs	r3, #1
 8009b6c:	0028      	movs	r0, r5
 8009b6e:	6a21      	ldr	r1, [r4, #32]
 8009b70:	47b8      	blx	r7
 8009b72:	1c43      	adds	r3, r0, #1
 8009b74:	d1c5      	bne.n	8009b02 <__sflush_r+0x36>
 8009b76:	682b      	ldr	r3, [r5, #0]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d0c2      	beq.n	8009b02 <__sflush_r+0x36>
 8009b7c:	2b1d      	cmp	r3, #29
 8009b7e:	d001      	beq.n	8009b84 <__sflush_r+0xb8>
 8009b80:	2b16      	cmp	r3, #22
 8009b82:	d101      	bne.n	8009b88 <__sflush_r+0xbc>
 8009b84:	602e      	str	r6, [r5, #0]
 8009b86:	e7ad      	b.n	8009ae4 <__sflush_r+0x18>
 8009b88:	2340      	movs	r3, #64	; 0x40
 8009b8a:	89a2      	ldrh	r2, [r4, #12]
 8009b8c:	4313      	orrs	r3, r2
 8009b8e:	81a3      	strh	r3, [r4, #12]
 8009b90:	e7a9      	b.n	8009ae6 <__sflush_r+0x1a>
 8009b92:	2340      	movs	r3, #64	; 0x40
 8009b94:	430b      	orrs	r3, r1
 8009b96:	e7fa      	b.n	8009b8e <__sflush_r+0xc2>
 8009b98:	690f      	ldr	r7, [r1, #16]
 8009b9a:	2f00      	cmp	r7, #0
 8009b9c:	d0a2      	beq.n	8009ae4 <__sflush_r+0x18>
 8009b9e:	680a      	ldr	r2, [r1, #0]
 8009ba0:	600f      	str	r7, [r1, #0]
 8009ba2:	1bd2      	subs	r2, r2, r7
 8009ba4:	9201      	str	r2, [sp, #4]
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	079b      	lsls	r3, r3, #30
 8009baa:	d100      	bne.n	8009bae <__sflush_r+0xe2>
 8009bac:	694a      	ldr	r2, [r1, #20]
 8009bae:	60a2      	str	r2, [r4, #8]
 8009bb0:	9b01      	ldr	r3, [sp, #4]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	dc00      	bgt.n	8009bb8 <__sflush_r+0xec>
 8009bb6:	e795      	b.n	8009ae4 <__sflush_r+0x18>
 8009bb8:	003a      	movs	r2, r7
 8009bba:	0028      	movs	r0, r5
 8009bbc:	9b01      	ldr	r3, [sp, #4]
 8009bbe:	6a21      	ldr	r1, [r4, #32]
 8009bc0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009bc2:	47b0      	blx	r6
 8009bc4:	2800      	cmp	r0, #0
 8009bc6:	dc06      	bgt.n	8009bd6 <__sflush_r+0x10a>
 8009bc8:	2340      	movs	r3, #64	; 0x40
 8009bca:	2001      	movs	r0, #1
 8009bcc:	89a2      	ldrh	r2, [r4, #12]
 8009bce:	4240      	negs	r0, r0
 8009bd0:	4313      	orrs	r3, r2
 8009bd2:	81a3      	strh	r3, [r4, #12]
 8009bd4:	e787      	b.n	8009ae6 <__sflush_r+0x1a>
 8009bd6:	9b01      	ldr	r3, [sp, #4]
 8009bd8:	183f      	adds	r7, r7, r0
 8009bda:	1a1b      	subs	r3, r3, r0
 8009bdc:	9301      	str	r3, [sp, #4]
 8009bde:	e7e7      	b.n	8009bb0 <__sflush_r+0xe4>
 8009be0:	20400001 	.word	0x20400001

08009be4 <_fflush_r>:
 8009be4:	690b      	ldr	r3, [r1, #16]
 8009be6:	b570      	push	{r4, r5, r6, lr}
 8009be8:	0005      	movs	r5, r0
 8009bea:	000c      	movs	r4, r1
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d102      	bne.n	8009bf6 <_fflush_r+0x12>
 8009bf0:	2500      	movs	r5, #0
 8009bf2:	0028      	movs	r0, r5
 8009bf4:	bd70      	pop	{r4, r5, r6, pc}
 8009bf6:	2800      	cmp	r0, #0
 8009bf8:	d004      	beq.n	8009c04 <_fflush_r+0x20>
 8009bfa:	6983      	ldr	r3, [r0, #24]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d101      	bne.n	8009c04 <_fflush_r+0x20>
 8009c00:	f000 f892 	bl	8009d28 <__sinit>
 8009c04:	4b14      	ldr	r3, [pc, #80]	; (8009c58 <_fflush_r+0x74>)
 8009c06:	429c      	cmp	r4, r3
 8009c08:	d11b      	bne.n	8009c42 <_fflush_r+0x5e>
 8009c0a:	686c      	ldr	r4, [r5, #4]
 8009c0c:	220c      	movs	r2, #12
 8009c0e:	5ea3      	ldrsh	r3, [r4, r2]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d0ed      	beq.n	8009bf0 <_fflush_r+0xc>
 8009c14:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009c16:	07d2      	lsls	r2, r2, #31
 8009c18:	d404      	bmi.n	8009c24 <_fflush_r+0x40>
 8009c1a:	059b      	lsls	r3, r3, #22
 8009c1c:	d402      	bmi.n	8009c24 <_fflush_r+0x40>
 8009c1e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c20:	f000 f927 	bl	8009e72 <__retarget_lock_acquire_recursive>
 8009c24:	0028      	movs	r0, r5
 8009c26:	0021      	movs	r1, r4
 8009c28:	f7ff ff50 	bl	8009acc <__sflush_r>
 8009c2c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c2e:	0005      	movs	r5, r0
 8009c30:	07db      	lsls	r3, r3, #31
 8009c32:	d4de      	bmi.n	8009bf2 <_fflush_r+0xe>
 8009c34:	89a3      	ldrh	r3, [r4, #12]
 8009c36:	059b      	lsls	r3, r3, #22
 8009c38:	d4db      	bmi.n	8009bf2 <_fflush_r+0xe>
 8009c3a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c3c:	f000 f91a 	bl	8009e74 <__retarget_lock_release_recursive>
 8009c40:	e7d7      	b.n	8009bf2 <_fflush_r+0xe>
 8009c42:	4b06      	ldr	r3, [pc, #24]	; (8009c5c <_fflush_r+0x78>)
 8009c44:	429c      	cmp	r4, r3
 8009c46:	d101      	bne.n	8009c4c <_fflush_r+0x68>
 8009c48:	68ac      	ldr	r4, [r5, #8]
 8009c4a:	e7df      	b.n	8009c0c <_fflush_r+0x28>
 8009c4c:	4b04      	ldr	r3, [pc, #16]	; (8009c60 <_fflush_r+0x7c>)
 8009c4e:	429c      	cmp	r4, r3
 8009c50:	d1dc      	bne.n	8009c0c <_fflush_r+0x28>
 8009c52:	68ec      	ldr	r4, [r5, #12]
 8009c54:	e7da      	b.n	8009c0c <_fflush_r+0x28>
 8009c56:	46c0      	nop			; (mov r8, r8)
 8009c58:	0800b5b4 	.word	0x0800b5b4
 8009c5c:	0800b5d4 	.word	0x0800b5d4
 8009c60:	0800b594 	.word	0x0800b594

08009c64 <std>:
 8009c64:	2300      	movs	r3, #0
 8009c66:	b510      	push	{r4, lr}
 8009c68:	0004      	movs	r4, r0
 8009c6a:	6003      	str	r3, [r0, #0]
 8009c6c:	6043      	str	r3, [r0, #4]
 8009c6e:	6083      	str	r3, [r0, #8]
 8009c70:	8181      	strh	r1, [r0, #12]
 8009c72:	6643      	str	r3, [r0, #100]	; 0x64
 8009c74:	0019      	movs	r1, r3
 8009c76:	81c2      	strh	r2, [r0, #14]
 8009c78:	6103      	str	r3, [r0, #16]
 8009c7a:	6143      	str	r3, [r0, #20]
 8009c7c:	6183      	str	r3, [r0, #24]
 8009c7e:	2208      	movs	r2, #8
 8009c80:	305c      	adds	r0, #92	; 0x5c
 8009c82:	f7fe f9da 	bl	800803a <memset>
 8009c86:	4b05      	ldr	r3, [pc, #20]	; (8009c9c <std+0x38>)
 8009c88:	6224      	str	r4, [r4, #32]
 8009c8a:	6263      	str	r3, [r4, #36]	; 0x24
 8009c8c:	4b04      	ldr	r3, [pc, #16]	; (8009ca0 <std+0x3c>)
 8009c8e:	62a3      	str	r3, [r4, #40]	; 0x28
 8009c90:	4b04      	ldr	r3, [pc, #16]	; (8009ca4 <std+0x40>)
 8009c92:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009c94:	4b04      	ldr	r3, [pc, #16]	; (8009ca8 <std+0x44>)
 8009c96:	6323      	str	r3, [r4, #48]	; 0x30
 8009c98:	bd10      	pop	{r4, pc}
 8009c9a:	46c0      	nop			; (mov r8, r8)
 8009c9c:	0800abb9 	.word	0x0800abb9
 8009ca0:	0800abe1 	.word	0x0800abe1
 8009ca4:	0800ac19 	.word	0x0800ac19
 8009ca8:	0800ac45 	.word	0x0800ac45

08009cac <_cleanup_r>:
 8009cac:	b510      	push	{r4, lr}
 8009cae:	4902      	ldr	r1, [pc, #8]	; (8009cb8 <_cleanup_r+0xc>)
 8009cb0:	f000 f8ba 	bl	8009e28 <_fwalk_reent>
 8009cb4:	bd10      	pop	{r4, pc}
 8009cb6:	46c0      	nop			; (mov r8, r8)
 8009cb8:	08009be5 	.word	0x08009be5

08009cbc <__sfmoreglue>:
 8009cbc:	b570      	push	{r4, r5, r6, lr}
 8009cbe:	2568      	movs	r5, #104	; 0x68
 8009cc0:	1e4a      	subs	r2, r1, #1
 8009cc2:	4355      	muls	r5, r2
 8009cc4:	000e      	movs	r6, r1
 8009cc6:	0029      	movs	r1, r5
 8009cc8:	3174      	adds	r1, #116	; 0x74
 8009cca:	f000 fd8b 	bl	800a7e4 <_malloc_r>
 8009cce:	1e04      	subs	r4, r0, #0
 8009cd0:	d008      	beq.n	8009ce4 <__sfmoreglue+0x28>
 8009cd2:	2100      	movs	r1, #0
 8009cd4:	002a      	movs	r2, r5
 8009cd6:	6001      	str	r1, [r0, #0]
 8009cd8:	6046      	str	r6, [r0, #4]
 8009cda:	300c      	adds	r0, #12
 8009cdc:	60a0      	str	r0, [r4, #8]
 8009cde:	3268      	adds	r2, #104	; 0x68
 8009ce0:	f7fe f9ab 	bl	800803a <memset>
 8009ce4:	0020      	movs	r0, r4
 8009ce6:	bd70      	pop	{r4, r5, r6, pc}

08009ce8 <__sfp_lock_acquire>:
 8009ce8:	b510      	push	{r4, lr}
 8009cea:	4802      	ldr	r0, [pc, #8]	; (8009cf4 <__sfp_lock_acquire+0xc>)
 8009cec:	f000 f8c1 	bl	8009e72 <__retarget_lock_acquire_recursive>
 8009cf0:	bd10      	pop	{r4, pc}
 8009cf2:	46c0      	nop			; (mov r8, r8)
 8009cf4:	20000e65 	.word	0x20000e65

08009cf8 <__sfp_lock_release>:
 8009cf8:	b510      	push	{r4, lr}
 8009cfa:	4802      	ldr	r0, [pc, #8]	; (8009d04 <__sfp_lock_release+0xc>)
 8009cfc:	f000 f8ba 	bl	8009e74 <__retarget_lock_release_recursive>
 8009d00:	bd10      	pop	{r4, pc}
 8009d02:	46c0      	nop			; (mov r8, r8)
 8009d04:	20000e65 	.word	0x20000e65

08009d08 <__sinit_lock_acquire>:
 8009d08:	b510      	push	{r4, lr}
 8009d0a:	4802      	ldr	r0, [pc, #8]	; (8009d14 <__sinit_lock_acquire+0xc>)
 8009d0c:	f000 f8b1 	bl	8009e72 <__retarget_lock_acquire_recursive>
 8009d10:	bd10      	pop	{r4, pc}
 8009d12:	46c0      	nop			; (mov r8, r8)
 8009d14:	20000e66 	.word	0x20000e66

08009d18 <__sinit_lock_release>:
 8009d18:	b510      	push	{r4, lr}
 8009d1a:	4802      	ldr	r0, [pc, #8]	; (8009d24 <__sinit_lock_release+0xc>)
 8009d1c:	f000 f8aa 	bl	8009e74 <__retarget_lock_release_recursive>
 8009d20:	bd10      	pop	{r4, pc}
 8009d22:	46c0      	nop			; (mov r8, r8)
 8009d24:	20000e66 	.word	0x20000e66

08009d28 <__sinit>:
 8009d28:	b513      	push	{r0, r1, r4, lr}
 8009d2a:	0004      	movs	r4, r0
 8009d2c:	f7ff ffec 	bl	8009d08 <__sinit_lock_acquire>
 8009d30:	69a3      	ldr	r3, [r4, #24]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d002      	beq.n	8009d3c <__sinit+0x14>
 8009d36:	f7ff ffef 	bl	8009d18 <__sinit_lock_release>
 8009d3a:	bd13      	pop	{r0, r1, r4, pc}
 8009d3c:	64a3      	str	r3, [r4, #72]	; 0x48
 8009d3e:	64e3      	str	r3, [r4, #76]	; 0x4c
 8009d40:	6523      	str	r3, [r4, #80]	; 0x50
 8009d42:	4b13      	ldr	r3, [pc, #76]	; (8009d90 <__sinit+0x68>)
 8009d44:	4a13      	ldr	r2, [pc, #76]	; (8009d94 <__sinit+0x6c>)
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	62a2      	str	r2, [r4, #40]	; 0x28
 8009d4a:	9301      	str	r3, [sp, #4]
 8009d4c:	42a3      	cmp	r3, r4
 8009d4e:	d101      	bne.n	8009d54 <__sinit+0x2c>
 8009d50:	2301      	movs	r3, #1
 8009d52:	61a3      	str	r3, [r4, #24]
 8009d54:	0020      	movs	r0, r4
 8009d56:	f000 f81f 	bl	8009d98 <__sfp>
 8009d5a:	6060      	str	r0, [r4, #4]
 8009d5c:	0020      	movs	r0, r4
 8009d5e:	f000 f81b 	bl	8009d98 <__sfp>
 8009d62:	60a0      	str	r0, [r4, #8]
 8009d64:	0020      	movs	r0, r4
 8009d66:	f000 f817 	bl	8009d98 <__sfp>
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	2104      	movs	r1, #4
 8009d6e:	60e0      	str	r0, [r4, #12]
 8009d70:	6860      	ldr	r0, [r4, #4]
 8009d72:	f7ff ff77 	bl	8009c64 <std>
 8009d76:	2201      	movs	r2, #1
 8009d78:	2109      	movs	r1, #9
 8009d7a:	68a0      	ldr	r0, [r4, #8]
 8009d7c:	f7ff ff72 	bl	8009c64 <std>
 8009d80:	2202      	movs	r2, #2
 8009d82:	2112      	movs	r1, #18
 8009d84:	68e0      	ldr	r0, [r4, #12]
 8009d86:	f7ff ff6d 	bl	8009c64 <std>
 8009d8a:	2301      	movs	r3, #1
 8009d8c:	61a3      	str	r3, [r4, #24]
 8009d8e:	e7d2      	b.n	8009d36 <__sinit+0xe>
 8009d90:	0800b4cc 	.word	0x0800b4cc
 8009d94:	08009cad 	.word	0x08009cad

08009d98 <__sfp>:
 8009d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d9a:	0007      	movs	r7, r0
 8009d9c:	f7ff ffa4 	bl	8009ce8 <__sfp_lock_acquire>
 8009da0:	4b1f      	ldr	r3, [pc, #124]	; (8009e20 <__sfp+0x88>)
 8009da2:	681e      	ldr	r6, [r3, #0]
 8009da4:	69b3      	ldr	r3, [r6, #24]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d102      	bne.n	8009db0 <__sfp+0x18>
 8009daa:	0030      	movs	r0, r6
 8009dac:	f7ff ffbc 	bl	8009d28 <__sinit>
 8009db0:	3648      	adds	r6, #72	; 0x48
 8009db2:	68b4      	ldr	r4, [r6, #8]
 8009db4:	6873      	ldr	r3, [r6, #4]
 8009db6:	3b01      	subs	r3, #1
 8009db8:	d504      	bpl.n	8009dc4 <__sfp+0x2c>
 8009dba:	6833      	ldr	r3, [r6, #0]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d022      	beq.n	8009e06 <__sfp+0x6e>
 8009dc0:	6836      	ldr	r6, [r6, #0]
 8009dc2:	e7f6      	b.n	8009db2 <__sfp+0x1a>
 8009dc4:	220c      	movs	r2, #12
 8009dc6:	5ea5      	ldrsh	r5, [r4, r2]
 8009dc8:	2d00      	cmp	r5, #0
 8009dca:	d11a      	bne.n	8009e02 <__sfp+0x6a>
 8009dcc:	0020      	movs	r0, r4
 8009dce:	4b15      	ldr	r3, [pc, #84]	; (8009e24 <__sfp+0x8c>)
 8009dd0:	3058      	adds	r0, #88	; 0x58
 8009dd2:	60e3      	str	r3, [r4, #12]
 8009dd4:	6665      	str	r5, [r4, #100]	; 0x64
 8009dd6:	f000 f84b 	bl	8009e70 <__retarget_lock_init_recursive>
 8009dda:	f7ff ff8d 	bl	8009cf8 <__sfp_lock_release>
 8009dde:	0020      	movs	r0, r4
 8009de0:	2208      	movs	r2, #8
 8009de2:	0029      	movs	r1, r5
 8009de4:	6025      	str	r5, [r4, #0]
 8009de6:	60a5      	str	r5, [r4, #8]
 8009de8:	6065      	str	r5, [r4, #4]
 8009dea:	6125      	str	r5, [r4, #16]
 8009dec:	6165      	str	r5, [r4, #20]
 8009dee:	61a5      	str	r5, [r4, #24]
 8009df0:	305c      	adds	r0, #92	; 0x5c
 8009df2:	f7fe f922 	bl	800803a <memset>
 8009df6:	6365      	str	r5, [r4, #52]	; 0x34
 8009df8:	63a5      	str	r5, [r4, #56]	; 0x38
 8009dfa:	64a5      	str	r5, [r4, #72]	; 0x48
 8009dfc:	64e5      	str	r5, [r4, #76]	; 0x4c
 8009dfe:	0020      	movs	r0, r4
 8009e00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e02:	3468      	adds	r4, #104	; 0x68
 8009e04:	e7d7      	b.n	8009db6 <__sfp+0x1e>
 8009e06:	2104      	movs	r1, #4
 8009e08:	0038      	movs	r0, r7
 8009e0a:	f7ff ff57 	bl	8009cbc <__sfmoreglue>
 8009e0e:	1e04      	subs	r4, r0, #0
 8009e10:	6030      	str	r0, [r6, #0]
 8009e12:	d1d5      	bne.n	8009dc0 <__sfp+0x28>
 8009e14:	f7ff ff70 	bl	8009cf8 <__sfp_lock_release>
 8009e18:	230c      	movs	r3, #12
 8009e1a:	603b      	str	r3, [r7, #0]
 8009e1c:	e7ef      	b.n	8009dfe <__sfp+0x66>
 8009e1e:	46c0      	nop			; (mov r8, r8)
 8009e20:	0800b4cc 	.word	0x0800b4cc
 8009e24:	ffff0001 	.word	0xffff0001

08009e28 <_fwalk_reent>:
 8009e28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e2a:	0004      	movs	r4, r0
 8009e2c:	0006      	movs	r6, r0
 8009e2e:	2700      	movs	r7, #0
 8009e30:	9101      	str	r1, [sp, #4]
 8009e32:	3448      	adds	r4, #72	; 0x48
 8009e34:	6863      	ldr	r3, [r4, #4]
 8009e36:	68a5      	ldr	r5, [r4, #8]
 8009e38:	9300      	str	r3, [sp, #0]
 8009e3a:	9b00      	ldr	r3, [sp, #0]
 8009e3c:	3b01      	subs	r3, #1
 8009e3e:	9300      	str	r3, [sp, #0]
 8009e40:	d504      	bpl.n	8009e4c <_fwalk_reent+0x24>
 8009e42:	6824      	ldr	r4, [r4, #0]
 8009e44:	2c00      	cmp	r4, #0
 8009e46:	d1f5      	bne.n	8009e34 <_fwalk_reent+0xc>
 8009e48:	0038      	movs	r0, r7
 8009e4a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009e4c:	89ab      	ldrh	r3, [r5, #12]
 8009e4e:	2b01      	cmp	r3, #1
 8009e50:	d908      	bls.n	8009e64 <_fwalk_reent+0x3c>
 8009e52:	220e      	movs	r2, #14
 8009e54:	5eab      	ldrsh	r3, [r5, r2]
 8009e56:	3301      	adds	r3, #1
 8009e58:	d004      	beq.n	8009e64 <_fwalk_reent+0x3c>
 8009e5a:	0029      	movs	r1, r5
 8009e5c:	0030      	movs	r0, r6
 8009e5e:	9b01      	ldr	r3, [sp, #4]
 8009e60:	4798      	blx	r3
 8009e62:	4307      	orrs	r7, r0
 8009e64:	3568      	adds	r5, #104	; 0x68
 8009e66:	e7e8      	b.n	8009e3a <_fwalk_reent+0x12>

08009e68 <_localeconv_r>:
 8009e68:	4800      	ldr	r0, [pc, #0]	; (8009e6c <_localeconv_r+0x4>)
 8009e6a:	4770      	bx	lr
 8009e6c:	20000560 	.word	0x20000560

08009e70 <__retarget_lock_init_recursive>:
 8009e70:	4770      	bx	lr

08009e72 <__retarget_lock_acquire_recursive>:
 8009e72:	4770      	bx	lr

08009e74 <__retarget_lock_release_recursive>:
 8009e74:	4770      	bx	lr
	...

08009e78 <__swhatbuf_r>:
 8009e78:	b570      	push	{r4, r5, r6, lr}
 8009e7a:	000e      	movs	r6, r1
 8009e7c:	001d      	movs	r5, r3
 8009e7e:	230e      	movs	r3, #14
 8009e80:	5ec9      	ldrsh	r1, [r1, r3]
 8009e82:	0014      	movs	r4, r2
 8009e84:	b096      	sub	sp, #88	; 0x58
 8009e86:	2900      	cmp	r1, #0
 8009e88:	da08      	bge.n	8009e9c <__swhatbuf_r+0x24>
 8009e8a:	220c      	movs	r2, #12
 8009e8c:	5eb3      	ldrsh	r3, [r6, r2]
 8009e8e:	2200      	movs	r2, #0
 8009e90:	602a      	str	r2, [r5, #0]
 8009e92:	061b      	lsls	r3, r3, #24
 8009e94:	d411      	bmi.n	8009eba <__swhatbuf_r+0x42>
 8009e96:	2380      	movs	r3, #128	; 0x80
 8009e98:	00db      	lsls	r3, r3, #3
 8009e9a:	e00f      	b.n	8009ebc <__swhatbuf_r+0x44>
 8009e9c:	466a      	mov	r2, sp
 8009e9e:	f000 ff2b 	bl	800acf8 <_fstat_r>
 8009ea2:	2800      	cmp	r0, #0
 8009ea4:	dbf1      	blt.n	8009e8a <__swhatbuf_r+0x12>
 8009ea6:	23f0      	movs	r3, #240	; 0xf0
 8009ea8:	9901      	ldr	r1, [sp, #4]
 8009eaa:	021b      	lsls	r3, r3, #8
 8009eac:	4019      	ands	r1, r3
 8009eae:	4b05      	ldr	r3, [pc, #20]	; (8009ec4 <__swhatbuf_r+0x4c>)
 8009eb0:	18c9      	adds	r1, r1, r3
 8009eb2:	424b      	negs	r3, r1
 8009eb4:	4159      	adcs	r1, r3
 8009eb6:	6029      	str	r1, [r5, #0]
 8009eb8:	e7ed      	b.n	8009e96 <__swhatbuf_r+0x1e>
 8009eba:	2340      	movs	r3, #64	; 0x40
 8009ebc:	2000      	movs	r0, #0
 8009ebe:	6023      	str	r3, [r4, #0]
 8009ec0:	b016      	add	sp, #88	; 0x58
 8009ec2:	bd70      	pop	{r4, r5, r6, pc}
 8009ec4:	ffffe000 	.word	0xffffe000

08009ec8 <__smakebuf_r>:
 8009ec8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009eca:	2602      	movs	r6, #2
 8009ecc:	898b      	ldrh	r3, [r1, #12]
 8009ece:	0005      	movs	r5, r0
 8009ed0:	000c      	movs	r4, r1
 8009ed2:	4233      	tst	r3, r6
 8009ed4:	d006      	beq.n	8009ee4 <__smakebuf_r+0x1c>
 8009ed6:	0023      	movs	r3, r4
 8009ed8:	3347      	adds	r3, #71	; 0x47
 8009eda:	6023      	str	r3, [r4, #0]
 8009edc:	6123      	str	r3, [r4, #16]
 8009ede:	2301      	movs	r3, #1
 8009ee0:	6163      	str	r3, [r4, #20]
 8009ee2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8009ee4:	466a      	mov	r2, sp
 8009ee6:	ab01      	add	r3, sp, #4
 8009ee8:	f7ff ffc6 	bl	8009e78 <__swhatbuf_r>
 8009eec:	9900      	ldr	r1, [sp, #0]
 8009eee:	0007      	movs	r7, r0
 8009ef0:	0028      	movs	r0, r5
 8009ef2:	f000 fc77 	bl	800a7e4 <_malloc_r>
 8009ef6:	2800      	cmp	r0, #0
 8009ef8:	d108      	bne.n	8009f0c <__smakebuf_r+0x44>
 8009efa:	220c      	movs	r2, #12
 8009efc:	5ea3      	ldrsh	r3, [r4, r2]
 8009efe:	059a      	lsls	r2, r3, #22
 8009f00:	d4ef      	bmi.n	8009ee2 <__smakebuf_r+0x1a>
 8009f02:	2203      	movs	r2, #3
 8009f04:	4393      	bics	r3, r2
 8009f06:	431e      	orrs	r6, r3
 8009f08:	81a6      	strh	r6, [r4, #12]
 8009f0a:	e7e4      	b.n	8009ed6 <__smakebuf_r+0xe>
 8009f0c:	4b0f      	ldr	r3, [pc, #60]	; (8009f4c <__smakebuf_r+0x84>)
 8009f0e:	62ab      	str	r3, [r5, #40]	; 0x28
 8009f10:	2380      	movs	r3, #128	; 0x80
 8009f12:	89a2      	ldrh	r2, [r4, #12]
 8009f14:	6020      	str	r0, [r4, #0]
 8009f16:	4313      	orrs	r3, r2
 8009f18:	81a3      	strh	r3, [r4, #12]
 8009f1a:	9b00      	ldr	r3, [sp, #0]
 8009f1c:	6120      	str	r0, [r4, #16]
 8009f1e:	6163      	str	r3, [r4, #20]
 8009f20:	9b01      	ldr	r3, [sp, #4]
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d00d      	beq.n	8009f42 <__smakebuf_r+0x7a>
 8009f26:	0028      	movs	r0, r5
 8009f28:	230e      	movs	r3, #14
 8009f2a:	5ee1      	ldrsh	r1, [r4, r3]
 8009f2c:	f000 fef6 	bl	800ad1c <_isatty_r>
 8009f30:	2800      	cmp	r0, #0
 8009f32:	d006      	beq.n	8009f42 <__smakebuf_r+0x7a>
 8009f34:	2203      	movs	r2, #3
 8009f36:	89a3      	ldrh	r3, [r4, #12]
 8009f38:	4393      	bics	r3, r2
 8009f3a:	001a      	movs	r2, r3
 8009f3c:	2301      	movs	r3, #1
 8009f3e:	4313      	orrs	r3, r2
 8009f40:	81a3      	strh	r3, [r4, #12]
 8009f42:	89a0      	ldrh	r0, [r4, #12]
 8009f44:	4307      	orrs	r7, r0
 8009f46:	81a7      	strh	r7, [r4, #12]
 8009f48:	e7cb      	b.n	8009ee2 <__smakebuf_r+0x1a>
 8009f4a:	46c0      	nop			; (mov r8, r8)
 8009f4c:	08009cad 	.word	0x08009cad

08009f50 <malloc>:
 8009f50:	b510      	push	{r4, lr}
 8009f52:	4b03      	ldr	r3, [pc, #12]	; (8009f60 <malloc+0x10>)
 8009f54:	0001      	movs	r1, r0
 8009f56:	6818      	ldr	r0, [r3, #0]
 8009f58:	f000 fc44 	bl	800a7e4 <_malloc_r>
 8009f5c:	bd10      	pop	{r4, pc}
 8009f5e:	46c0      	nop			; (mov r8, r8)
 8009f60:	2000040c 	.word	0x2000040c

08009f64 <memchr>:
 8009f64:	b2c9      	uxtb	r1, r1
 8009f66:	1882      	adds	r2, r0, r2
 8009f68:	4290      	cmp	r0, r2
 8009f6a:	d101      	bne.n	8009f70 <memchr+0xc>
 8009f6c:	2000      	movs	r0, #0
 8009f6e:	4770      	bx	lr
 8009f70:	7803      	ldrb	r3, [r0, #0]
 8009f72:	428b      	cmp	r3, r1
 8009f74:	d0fb      	beq.n	8009f6e <memchr+0xa>
 8009f76:	3001      	adds	r0, #1
 8009f78:	e7f6      	b.n	8009f68 <memchr+0x4>
	...

08009f7c <_Balloc>:
 8009f7c:	b570      	push	{r4, r5, r6, lr}
 8009f7e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009f80:	0006      	movs	r6, r0
 8009f82:	000c      	movs	r4, r1
 8009f84:	2d00      	cmp	r5, #0
 8009f86:	d10e      	bne.n	8009fa6 <_Balloc+0x2a>
 8009f88:	2010      	movs	r0, #16
 8009f8a:	f7ff ffe1 	bl	8009f50 <malloc>
 8009f8e:	1e02      	subs	r2, r0, #0
 8009f90:	6270      	str	r0, [r6, #36]	; 0x24
 8009f92:	d104      	bne.n	8009f9e <_Balloc+0x22>
 8009f94:	2166      	movs	r1, #102	; 0x66
 8009f96:	4b19      	ldr	r3, [pc, #100]	; (8009ffc <_Balloc+0x80>)
 8009f98:	4819      	ldr	r0, [pc, #100]	; (800a000 <_Balloc+0x84>)
 8009f9a:	f000 fe6d 	bl	800ac78 <__assert_func>
 8009f9e:	6045      	str	r5, [r0, #4]
 8009fa0:	6085      	str	r5, [r0, #8]
 8009fa2:	6005      	str	r5, [r0, #0]
 8009fa4:	60c5      	str	r5, [r0, #12]
 8009fa6:	6a75      	ldr	r5, [r6, #36]	; 0x24
 8009fa8:	68eb      	ldr	r3, [r5, #12]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d013      	beq.n	8009fd6 <_Balloc+0x5a>
 8009fae:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009fb0:	00a2      	lsls	r2, r4, #2
 8009fb2:	68db      	ldr	r3, [r3, #12]
 8009fb4:	189b      	adds	r3, r3, r2
 8009fb6:	6818      	ldr	r0, [r3, #0]
 8009fb8:	2800      	cmp	r0, #0
 8009fba:	d118      	bne.n	8009fee <_Balloc+0x72>
 8009fbc:	2101      	movs	r1, #1
 8009fbe:	000d      	movs	r5, r1
 8009fc0:	40a5      	lsls	r5, r4
 8009fc2:	1d6a      	adds	r2, r5, #5
 8009fc4:	0030      	movs	r0, r6
 8009fc6:	0092      	lsls	r2, r2, #2
 8009fc8:	f000 fb74 	bl	800a6b4 <_calloc_r>
 8009fcc:	2800      	cmp	r0, #0
 8009fce:	d00c      	beq.n	8009fea <_Balloc+0x6e>
 8009fd0:	6044      	str	r4, [r0, #4]
 8009fd2:	6085      	str	r5, [r0, #8]
 8009fd4:	e00d      	b.n	8009ff2 <_Balloc+0x76>
 8009fd6:	2221      	movs	r2, #33	; 0x21
 8009fd8:	2104      	movs	r1, #4
 8009fda:	0030      	movs	r0, r6
 8009fdc:	f000 fb6a 	bl	800a6b4 <_calloc_r>
 8009fe0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009fe2:	60e8      	str	r0, [r5, #12]
 8009fe4:	68db      	ldr	r3, [r3, #12]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d1e1      	bne.n	8009fae <_Balloc+0x32>
 8009fea:	2000      	movs	r0, #0
 8009fec:	bd70      	pop	{r4, r5, r6, pc}
 8009fee:	6802      	ldr	r2, [r0, #0]
 8009ff0:	601a      	str	r2, [r3, #0]
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	6103      	str	r3, [r0, #16]
 8009ff6:	60c3      	str	r3, [r0, #12]
 8009ff8:	e7f8      	b.n	8009fec <_Balloc+0x70>
 8009ffa:	46c0      	nop			; (mov r8, r8)
 8009ffc:	0800b511 	.word	0x0800b511
 800a000:	0800b5f4 	.word	0x0800b5f4

0800a004 <_Bfree>:
 800a004:	b570      	push	{r4, r5, r6, lr}
 800a006:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a008:	0005      	movs	r5, r0
 800a00a:	000c      	movs	r4, r1
 800a00c:	2e00      	cmp	r6, #0
 800a00e:	d10e      	bne.n	800a02e <_Bfree+0x2a>
 800a010:	2010      	movs	r0, #16
 800a012:	f7ff ff9d 	bl	8009f50 <malloc>
 800a016:	1e02      	subs	r2, r0, #0
 800a018:	6268      	str	r0, [r5, #36]	; 0x24
 800a01a:	d104      	bne.n	800a026 <_Bfree+0x22>
 800a01c:	218a      	movs	r1, #138	; 0x8a
 800a01e:	4b09      	ldr	r3, [pc, #36]	; (800a044 <_Bfree+0x40>)
 800a020:	4809      	ldr	r0, [pc, #36]	; (800a048 <_Bfree+0x44>)
 800a022:	f000 fe29 	bl	800ac78 <__assert_func>
 800a026:	6046      	str	r6, [r0, #4]
 800a028:	6086      	str	r6, [r0, #8]
 800a02a:	6006      	str	r6, [r0, #0]
 800a02c:	60c6      	str	r6, [r0, #12]
 800a02e:	2c00      	cmp	r4, #0
 800a030:	d007      	beq.n	800a042 <_Bfree+0x3e>
 800a032:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a034:	6862      	ldr	r2, [r4, #4]
 800a036:	68db      	ldr	r3, [r3, #12]
 800a038:	0092      	lsls	r2, r2, #2
 800a03a:	189b      	adds	r3, r3, r2
 800a03c:	681a      	ldr	r2, [r3, #0]
 800a03e:	6022      	str	r2, [r4, #0]
 800a040:	601c      	str	r4, [r3, #0]
 800a042:	bd70      	pop	{r4, r5, r6, pc}
 800a044:	0800b511 	.word	0x0800b511
 800a048:	0800b5f4 	.word	0x0800b5f4

0800a04c <__multadd>:
 800a04c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a04e:	000e      	movs	r6, r1
 800a050:	9001      	str	r0, [sp, #4]
 800a052:	000c      	movs	r4, r1
 800a054:	001d      	movs	r5, r3
 800a056:	2000      	movs	r0, #0
 800a058:	690f      	ldr	r7, [r1, #16]
 800a05a:	3614      	adds	r6, #20
 800a05c:	6833      	ldr	r3, [r6, #0]
 800a05e:	3001      	adds	r0, #1
 800a060:	b299      	uxth	r1, r3
 800a062:	4351      	muls	r1, r2
 800a064:	0c1b      	lsrs	r3, r3, #16
 800a066:	4353      	muls	r3, r2
 800a068:	1949      	adds	r1, r1, r5
 800a06a:	0c0d      	lsrs	r5, r1, #16
 800a06c:	195b      	adds	r3, r3, r5
 800a06e:	0c1d      	lsrs	r5, r3, #16
 800a070:	b289      	uxth	r1, r1
 800a072:	041b      	lsls	r3, r3, #16
 800a074:	185b      	adds	r3, r3, r1
 800a076:	c608      	stmia	r6!, {r3}
 800a078:	4287      	cmp	r7, r0
 800a07a:	dcef      	bgt.n	800a05c <__multadd+0x10>
 800a07c:	2d00      	cmp	r5, #0
 800a07e:	d022      	beq.n	800a0c6 <__multadd+0x7a>
 800a080:	68a3      	ldr	r3, [r4, #8]
 800a082:	42bb      	cmp	r3, r7
 800a084:	dc19      	bgt.n	800a0ba <__multadd+0x6e>
 800a086:	6863      	ldr	r3, [r4, #4]
 800a088:	9801      	ldr	r0, [sp, #4]
 800a08a:	1c59      	adds	r1, r3, #1
 800a08c:	f7ff ff76 	bl	8009f7c <_Balloc>
 800a090:	1e06      	subs	r6, r0, #0
 800a092:	d105      	bne.n	800a0a0 <__multadd+0x54>
 800a094:	0002      	movs	r2, r0
 800a096:	21b5      	movs	r1, #181	; 0xb5
 800a098:	4b0c      	ldr	r3, [pc, #48]	; (800a0cc <__multadd+0x80>)
 800a09a:	480d      	ldr	r0, [pc, #52]	; (800a0d0 <__multadd+0x84>)
 800a09c:	f000 fdec 	bl	800ac78 <__assert_func>
 800a0a0:	0021      	movs	r1, r4
 800a0a2:	6923      	ldr	r3, [r4, #16]
 800a0a4:	310c      	adds	r1, #12
 800a0a6:	1c9a      	adds	r2, r3, #2
 800a0a8:	0092      	lsls	r2, r2, #2
 800a0aa:	300c      	adds	r0, #12
 800a0ac:	f7fd ffbc 	bl	8008028 <memcpy>
 800a0b0:	0021      	movs	r1, r4
 800a0b2:	9801      	ldr	r0, [sp, #4]
 800a0b4:	f7ff ffa6 	bl	800a004 <_Bfree>
 800a0b8:	0034      	movs	r4, r6
 800a0ba:	1d3b      	adds	r3, r7, #4
 800a0bc:	009b      	lsls	r3, r3, #2
 800a0be:	18e3      	adds	r3, r4, r3
 800a0c0:	605d      	str	r5, [r3, #4]
 800a0c2:	1c7b      	adds	r3, r7, #1
 800a0c4:	6123      	str	r3, [r4, #16]
 800a0c6:	0020      	movs	r0, r4
 800a0c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a0ca:	46c0      	nop			; (mov r8, r8)
 800a0cc:	0800b583 	.word	0x0800b583
 800a0d0:	0800b5f4 	.word	0x0800b5f4

0800a0d4 <__hi0bits>:
 800a0d4:	0003      	movs	r3, r0
 800a0d6:	0c02      	lsrs	r2, r0, #16
 800a0d8:	2000      	movs	r0, #0
 800a0da:	4282      	cmp	r2, r0
 800a0dc:	d101      	bne.n	800a0e2 <__hi0bits+0xe>
 800a0de:	041b      	lsls	r3, r3, #16
 800a0e0:	3010      	adds	r0, #16
 800a0e2:	0e1a      	lsrs	r2, r3, #24
 800a0e4:	d101      	bne.n	800a0ea <__hi0bits+0x16>
 800a0e6:	3008      	adds	r0, #8
 800a0e8:	021b      	lsls	r3, r3, #8
 800a0ea:	0f1a      	lsrs	r2, r3, #28
 800a0ec:	d101      	bne.n	800a0f2 <__hi0bits+0x1e>
 800a0ee:	3004      	adds	r0, #4
 800a0f0:	011b      	lsls	r3, r3, #4
 800a0f2:	0f9a      	lsrs	r2, r3, #30
 800a0f4:	d101      	bne.n	800a0fa <__hi0bits+0x26>
 800a0f6:	3002      	adds	r0, #2
 800a0f8:	009b      	lsls	r3, r3, #2
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	db03      	blt.n	800a106 <__hi0bits+0x32>
 800a0fe:	3001      	adds	r0, #1
 800a100:	005b      	lsls	r3, r3, #1
 800a102:	d400      	bmi.n	800a106 <__hi0bits+0x32>
 800a104:	2020      	movs	r0, #32
 800a106:	4770      	bx	lr

0800a108 <__lo0bits>:
 800a108:	6803      	ldr	r3, [r0, #0]
 800a10a:	0002      	movs	r2, r0
 800a10c:	2107      	movs	r1, #7
 800a10e:	0018      	movs	r0, r3
 800a110:	4008      	ands	r0, r1
 800a112:	420b      	tst	r3, r1
 800a114:	d00d      	beq.n	800a132 <__lo0bits+0x2a>
 800a116:	3906      	subs	r1, #6
 800a118:	2000      	movs	r0, #0
 800a11a:	420b      	tst	r3, r1
 800a11c:	d105      	bne.n	800a12a <__lo0bits+0x22>
 800a11e:	3002      	adds	r0, #2
 800a120:	4203      	tst	r3, r0
 800a122:	d003      	beq.n	800a12c <__lo0bits+0x24>
 800a124:	40cb      	lsrs	r3, r1
 800a126:	0008      	movs	r0, r1
 800a128:	6013      	str	r3, [r2, #0]
 800a12a:	4770      	bx	lr
 800a12c:	089b      	lsrs	r3, r3, #2
 800a12e:	6013      	str	r3, [r2, #0]
 800a130:	e7fb      	b.n	800a12a <__lo0bits+0x22>
 800a132:	b299      	uxth	r1, r3
 800a134:	2900      	cmp	r1, #0
 800a136:	d101      	bne.n	800a13c <__lo0bits+0x34>
 800a138:	2010      	movs	r0, #16
 800a13a:	0c1b      	lsrs	r3, r3, #16
 800a13c:	b2d9      	uxtb	r1, r3
 800a13e:	2900      	cmp	r1, #0
 800a140:	d101      	bne.n	800a146 <__lo0bits+0x3e>
 800a142:	3008      	adds	r0, #8
 800a144:	0a1b      	lsrs	r3, r3, #8
 800a146:	0719      	lsls	r1, r3, #28
 800a148:	d101      	bne.n	800a14e <__lo0bits+0x46>
 800a14a:	3004      	adds	r0, #4
 800a14c:	091b      	lsrs	r3, r3, #4
 800a14e:	0799      	lsls	r1, r3, #30
 800a150:	d101      	bne.n	800a156 <__lo0bits+0x4e>
 800a152:	3002      	adds	r0, #2
 800a154:	089b      	lsrs	r3, r3, #2
 800a156:	07d9      	lsls	r1, r3, #31
 800a158:	d4e9      	bmi.n	800a12e <__lo0bits+0x26>
 800a15a:	3001      	adds	r0, #1
 800a15c:	085b      	lsrs	r3, r3, #1
 800a15e:	d1e6      	bne.n	800a12e <__lo0bits+0x26>
 800a160:	2020      	movs	r0, #32
 800a162:	e7e2      	b.n	800a12a <__lo0bits+0x22>

0800a164 <__i2b>:
 800a164:	b510      	push	{r4, lr}
 800a166:	000c      	movs	r4, r1
 800a168:	2101      	movs	r1, #1
 800a16a:	f7ff ff07 	bl	8009f7c <_Balloc>
 800a16e:	2800      	cmp	r0, #0
 800a170:	d106      	bne.n	800a180 <__i2b+0x1c>
 800a172:	21a0      	movs	r1, #160	; 0xa0
 800a174:	0002      	movs	r2, r0
 800a176:	4b04      	ldr	r3, [pc, #16]	; (800a188 <__i2b+0x24>)
 800a178:	4804      	ldr	r0, [pc, #16]	; (800a18c <__i2b+0x28>)
 800a17a:	0049      	lsls	r1, r1, #1
 800a17c:	f000 fd7c 	bl	800ac78 <__assert_func>
 800a180:	2301      	movs	r3, #1
 800a182:	6144      	str	r4, [r0, #20]
 800a184:	6103      	str	r3, [r0, #16]
 800a186:	bd10      	pop	{r4, pc}
 800a188:	0800b583 	.word	0x0800b583
 800a18c:	0800b5f4 	.word	0x0800b5f4

0800a190 <__multiply>:
 800a190:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a192:	690b      	ldr	r3, [r1, #16]
 800a194:	0014      	movs	r4, r2
 800a196:	6912      	ldr	r2, [r2, #16]
 800a198:	000d      	movs	r5, r1
 800a19a:	b089      	sub	sp, #36	; 0x24
 800a19c:	4293      	cmp	r3, r2
 800a19e:	da01      	bge.n	800a1a4 <__multiply+0x14>
 800a1a0:	0025      	movs	r5, r4
 800a1a2:	000c      	movs	r4, r1
 800a1a4:	692f      	ldr	r7, [r5, #16]
 800a1a6:	6926      	ldr	r6, [r4, #16]
 800a1a8:	6869      	ldr	r1, [r5, #4]
 800a1aa:	19bb      	adds	r3, r7, r6
 800a1ac:	9302      	str	r3, [sp, #8]
 800a1ae:	68ab      	ldr	r3, [r5, #8]
 800a1b0:	19ba      	adds	r2, r7, r6
 800a1b2:	4293      	cmp	r3, r2
 800a1b4:	da00      	bge.n	800a1b8 <__multiply+0x28>
 800a1b6:	3101      	adds	r1, #1
 800a1b8:	f7ff fee0 	bl	8009f7c <_Balloc>
 800a1bc:	9001      	str	r0, [sp, #4]
 800a1be:	2800      	cmp	r0, #0
 800a1c0:	d106      	bne.n	800a1d0 <__multiply+0x40>
 800a1c2:	215e      	movs	r1, #94	; 0x5e
 800a1c4:	0002      	movs	r2, r0
 800a1c6:	4b48      	ldr	r3, [pc, #288]	; (800a2e8 <__multiply+0x158>)
 800a1c8:	4848      	ldr	r0, [pc, #288]	; (800a2ec <__multiply+0x15c>)
 800a1ca:	31ff      	adds	r1, #255	; 0xff
 800a1cc:	f000 fd54 	bl	800ac78 <__assert_func>
 800a1d0:	9b01      	ldr	r3, [sp, #4]
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	3314      	adds	r3, #20
 800a1d6:	469c      	mov	ip, r3
 800a1d8:	19bb      	adds	r3, r7, r6
 800a1da:	009b      	lsls	r3, r3, #2
 800a1dc:	4463      	add	r3, ip
 800a1de:	9303      	str	r3, [sp, #12]
 800a1e0:	4663      	mov	r3, ip
 800a1e2:	9903      	ldr	r1, [sp, #12]
 800a1e4:	428b      	cmp	r3, r1
 800a1e6:	d32c      	bcc.n	800a242 <__multiply+0xb2>
 800a1e8:	002b      	movs	r3, r5
 800a1ea:	0022      	movs	r2, r4
 800a1ec:	3314      	adds	r3, #20
 800a1ee:	00bf      	lsls	r7, r7, #2
 800a1f0:	3214      	adds	r2, #20
 800a1f2:	9306      	str	r3, [sp, #24]
 800a1f4:	00b6      	lsls	r6, r6, #2
 800a1f6:	19db      	adds	r3, r3, r7
 800a1f8:	9304      	str	r3, [sp, #16]
 800a1fa:	1993      	adds	r3, r2, r6
 800a1fc:	9307      	str	r3, [sp, #28]
 800a1fe:	2304      	movs	r3, #4
 800a200:	9305      	str	r3, [sp, #20]
 800a202:	002b      	movs	r3, r5
 800a204:	9904      	ldr	r1, [sp, #16]
 800a206:	3315      	adds	r3, #21
 800a208:	9200      	str	r2, [sp, #0]
 800a20a:	4299      	cmp	r1, r3
 800a20c:	d305      	bcc.n	800a21a <__multiply+0x8a>
 800a20e:	1b4b      	subs	r3, r1, r5
 800a210:	3b15      	subs	r3, #21
 800a212:	089b      	lsrs	r3, r3, #2
 800a214:	3301      	adds	r3, #1
 800a216:	009b      	lsls	r3, r3, #2
 800a218:	9305      	str	r3, [sp, #20]
 800a21a:	9b07      	ldr	r3, [sp, #28]
 800a21c:	9a00      	ldr	r2, [sp, #0]
 800a21e:	429a      	cmp	r2, r3
 800a220:	d311      	bcc.n	800a246 <__multiply+0xb6>
 800a222:	9b02      	ldr	r3, [sp, #8]
 800a224:	2b00      	cmp	r3, #0
 800a226:	dd06      	ble.n	800a236 <__multiply+0xa6>
 800a228:	9b03      	ldr	r3, [sp, #12]
 800a22a:	3b04      	subs	r3, #4
 800a22c:	9303      	str	r3, [sp, #12]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	9300      	str	r3, [sp, #0]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d053      	beq.n	800a2de <__multiply+0x14e>
 800a236:	9b01      	ldr	r3, [sp, #4]
 800a238:	9a02      	ldr	r2, [sp, #8]
 800a23a:	0018      	movs	r0, r3
 800a23c:	611a      	str	r2, [r3, #16]
 800a23e:	b009      	add	sp, #36	; 0x24
 800a240:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a242:	c304      	stmia	r3!, {r2}
 800a244:	e7cd      	b.n	800a1e2 <__multiply+0x52>
 800a246:	9b00      	ldr	r3, [sp, #0]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	b298      	uxth	r0, r3
 800a24c:	2800      	cmp	r0, #0
 800a24e:	d01b      	beq.n	800a288 <__multiply+0xf8>
 800a250:	4667      	mov	r7, ip
 800a252:	2400      	movs	r4, #0
 800a254:	9e06      	ldr	r6, [sp, #24]
 800a256:	ce02      	ldmia	r6!, {r1}
 800a258:	683a      	ldr	r2, [r7, #0]
 800a25a:	b28b      	uxth	r3, r1
 800a25c:	4343      	muls	r3, r0
 800a25e:	b292      	uxth	r2, r2
 800a260:	189b      	adds	r3, r3, r2
 800a262:	191b      	adds	r3, r3, r4
 800a264:	0c0c      	lsrs	r4, r1, #16
 800a266:	4344      	muls	r4, r0
 800a268:	683a      	ldr	r2, [r7, #0]
 800a26a:	0c11      	lsrs	r1, r2, #16
 800a26c:	1861      	adds	r1, r4, r1
 800a26e:	0c1c      	lsrs	r4, r3, #16
 800a270:	1909      	adds	r1, r1, r4
 800a272:	0c0c      	lsrs	r4, r1, #16
 800a274:	b29b      	uxth	r3, r3
 800a276:	0409      	lsls	r1, r1, #16
 800a278:	430b      	orrs	r3, r1
 800a27a:	c708      	stmia	r7!, {r3}
 800a27c:	9b04      	ldr	r3, [sp, #16]
 800a27e:	42b3      	cmp	r3, r6
 800a280:	d8e9      	bhi.n	800a256 <__multiply+0xc6>
 800a282:	4663      	mov	r3, ip
 800a284:	9a05      	ldr	r2, [sp, #20]
 800a286:	509c      	str	r4, [r3, r2]
 800a288:	9b00      	ldr	r3, [sp, #0]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	0c1e      	lsrs	r6, r3, #16
 800a28e:	d020      	beq.n	800a2d2 <__multiply+0x142>
 800a290:	4663      	mov	r3, ip
 800a292:	002c      	movs	r4, r5
 800a294:	4660      	mov	r0, ip
 800a296:	2700      	movs	r7, #0
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	3414      	adds	r4, #20
 800a29c:	6822      	ldr	r2, [r4, #0]
 800a29e:	b29b      	uxth	r3, r3
 800a2a0:	b291      	uxth	r1, r2
 800a2a2:	4371      	muls	r1, r6
 800a2a4:	6802      	ldr	r2, [r0, #0]
 800a2a6:	0c12      	lsrs	r2, r2, #16
 800a2a8:	1889      	adds	r1, r1, r2
 800a2aa:	19cf      	adds	r7, r1, r7
 800a2ac:	0439      	lsls	r1, r7, #16
 800a2ae:	430b      	orrs	r3, r1
 800a2b0:	6003      	str	r3, [r0, #0]
 800a2b2:	cc02      	ldmia	r4!, {r1}
 800a2b4:	6843      	ldr	r3, [r0, #4]
 800a2b6:	0c09      	lsrs	r1, r1, #16
 800a2b8:	4371      	muls	r1, r6
 800a2ba:	b29b      	uxth	r3, r3
 800a2bc:	0c3f      	lsrs	r7, r7, #16
 800a2be:	18cb      	adds	r3, r1, r3
 800a2c0:	9a04      	ldr	r2, [sp, #16]
 800a2c2:	19db      	adds	r3, r3, r7
 800a2c4:	0c1f      	lsrs	r7, r3, #16
 800a2c6:	3004      	adds	r0, #4
 800a2c8:	42a2      	cmp	r2, r4
 800a2ca:	d8e7      	bhi.n	800a29c <__multiply+0x10c>
 800a2cc:	4662      	mov	r2, ip
 800a2ce:	9905      	ldr	r1, [sp, #20]
 800a2d0:	5053      	str	r3, [r2, r1]
 800a2d2:	9b00      	ldr	r3, [sp, #0]
 800a2d4:	3304      	adds	r3, #4
 800a2d6:	9300      	str	r3, [sp, #0]
 800a2d8:	2304      	movs	r3, #4
 800a2da:	449c      	add	ip, r3
 800a2dc:	e79d      	b.n	800a21a <__multiply+0x8a>
 800a2de:	9b02      	ldr	r3, [sp, #8]
 800a2e0:	3b01      	subs	r3, #1
 800a2e2:	9302      	str	r3, [sp, #8]
 800a2e4:	e79d      	b.n	800a222 <__multiply+0x92>
 800a2e6:	46c0      	nop			; (mov r8, r8)
 800a2e8:	0800b583 	.word	0x0800b583
 800a2ec:	0800b5f4 	.word	0x0800b5f4

0800a2f0 <__pow5mult>:
 800a2f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a2f2:	2303      	movs	r3, #3
 800a2f4:	0015      	movs	r5, r2
 800a2f6:	0007      	movs	r7, r0
 800a2f8:	000e      	movs	r6, r1
 800a2fa:	401a      	ands	r2, r3
 800a2fc:	421d      	tst	r5, r3
 800a2fe:	d008      	beq.n	800a312 <__pow5mult+0x22>
 800a300:	4925      	ldr	r1, [pc, #148]	; (800a398 <__pow5mult+0xa8>)
 800a302:	3a01      	subs	r2, #1
 800a304:	0092      	lsls	r2, r2, #2
 800a306:	5852      	ldr	r2, [r2, r1]
 800a308:	2300      	movs	r3, #0
 800a30a:	0031      	movs	r1, r6
 800a30c:	f7ff fe9e 	bl	800a04c <__multadd>
 800a310:	0006      	movs	r6, r0
 800a312:	10ad      	asrs	r5, r5, #2
 800a314:	d03d      	beq.n	800a392 <__pow5mult+0xa2>
 800a316:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800a318:	2c00      	cmp	r4, #0
 800a31a:	d10f      	bne.n	800a33c <__pow5mult+0x4c>
 800a31c:	2010      	movs	r0, #16
 800a31e:	f7ff fe17 	bl	8009f50 <malloc>
 800a322:	1e02      	subs	r2, r0, #0
 800a324:	6278      	str	r0, [r7, #36]	; 0x24
 800a326:	d105      	bne.n	800a334 <__pow5mult+0x44>
 800a328:	21d7      	movs	r1, #215	; 0xd7
 800a32a:	4b1c      	ldr	r3, [pc, #112]	; (800a39c <__pow5mult+0xac>)
 800a32c:	481c      	ldr	r0, [pc, #112]	; (800a3a0 <__pow5mult+0xb0>)
 800a32e:	0049      	lsls	r1, r1, #1
 800a330:	f000 fca2 	bl	800ac78 <__assert_func>
 800a334:	6044      	str	r4, [r0, #4]
 800a336:	6084      	str	r4, [r0, #8]
 800a338:	6004      	str	r4, [r0, #0]
 800a33a:	60c4      	str	r4, [r0, #12]
 800a33c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a33e:	689c      	ldr	r4, [r3, #8]
 800a340:	9301      	str	r3, [sp, #4]
 800a342:	2c00      	cmp	r4, #0
 800a344:	d108      	bne.n	800a358 <__pow5mult+0x68>
 800a346:	0038      	movs	r0, r7
 800a348:	4916      	ldr	r1, [pc, #88]	; (800a3a4 <__pow5mult+0xb4>)
 800a34a:	f7ff ff0b 	bl	800a164 <__i2b>
 800a34e:	9b01      	ldr	r3, [sp, #4]
 800a350:	0004      	movs	r4, r0
 800a352:	6098      	str	r0, [r3, #8]
 800a354:	2300      	movs	r3, #0
 800a356:	6003      	str	r3, [r0, #0]
 800a358:	2301      	movs	r3, #1
 800a35a:	421d      	tst	r5, r3
 800a35c:	d00a      	beq.n	800a374 <__pow5mult+0x84>
 800a35e:	0031      	movs	r1, r6
 800a360:	0022      	movs	r2, r4
 800a362:	0038      	movs	r0, r7
 800a364:	f7ff ff14 	bl	800a190 <__multiply>
 800a368:	0031      	movs	r1, r6
 800a36a:	9001      	str	r0, [sp, #4]
 800a36c:	0038      	movs	r0, r7
 800a36e:	f7ff fe49 	bl	800a004 <_Bfree>
 800a372:	9e01      	ldr	r6, [sp, #4]
 800a374:	106d      	asrs	r5, r5, #1
 800a376:	d00c      	beq.n	800a392 <__pow5mult+0xa2>
 800a378:	6820      	ldr	r0, [r4, #0]
 800a37a:	2800      	cmp	r0, #0
 800a37c:	d107      	bne.n	800a38e <__pow5mult+0x9e>
 800a37e:	0022      	movs	r2, r4
 800a380:	0021      	movs	r1, r4
 800a382:	0038      	movs	r0, r7
 800a384:	f7ff ff04 	bl	800a190 <__multiply>
 800a388:	2300      	movs	r3, #0
 800a38a:	6020      	str	r0, [r4, #0]
 800a38c:	6003      	str	r3, [r0, #0]
 800a38e:	0004      	movs	r4, r0
 800a390:	e7e2      	b.n	800a358 <__pow5mult+0x68>
 800a392:	0030      	movs	r0, r6
 800a394:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a396:	46c0      	nop			; (mov r8, r8)
 800a398:	0800b740 	.word	0x0800b740
 800a39c:	0800b511 	.word	0x0800b511
 800a3a0:	0800b5f4 	.word	0x0800b5f4
 800a3a4:	00000271 	.word	0x00000271

0800a3a8 <__lshift>:
 800a3a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3aa:	000c      	movs	r4, r1
 800a3ac:	0017      	movs	r7, r2
 800a3ae:	6923      	ldr	r3, [r4, #16]
 800a3b0:	1155      	asrs	r5, r2, #5
 800a3b2:	b087      	sub	sp, #28
 800a3b4:	18eb      	adds	r3, r5, r3
 800a3b6:	9302      	str	r3, [sp, #8]
 800a3b8:	3301      	adds	r3, #1
 800a3ba:	9301      	str	r3, [sp, #4]
 800a3bc:	6849      	ldr	r1, [r1, #4]
 800a3be:	68a3      	ldr	r3, [r4, #8]
 800a3c0:	9004      	str	r0, [sp, #16]
 800a3c2:	9a01      	ldr	r2, [sp, #4]
 800a3c4:	4293      	cmp	r3, r2
 800a3c6:	db10      	blt.n	800a3ea <__lshift+0x42>
 800a3c8:	9804      	ldr	r0, [sp, #16]
 800a3ca:	f7ff fdd7 	bl	8009f7c <_Balloc>
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	0002      	movs	r2, r0
 800a3d2:	0006      	movs	r6, r0
 800a3d4:	0019      	movs	r1, r3
 800a3d6:	3214      	adds	r2, #20
 800a3d8:	4298      	cmp	r0, r3
 800a3da:	d10c      	bne.n	800a3f6 <__lshift+0x4e>
 800a3dc:	21da      	movs	r1, #218	; 0xda
 800a3de:	0002      	movs	r2, r0
 800a3e0:	4b26      	ldr	r3, [pc, #152]	; (800a47c <__lshift+0xd4>)
 800a3e2:	4827      	ldr	r0, [pc, #156]	; (800a480 <__lshift+0xd8>)
 800a3e4:	31ff      	adds	r1, #255	; 0xff
 800a3e6:	f000 fc47 	bl	800ac78 <__assert_func>
 800a3ea:	3101      	adds	r1, #1
 800a3ec:	005b      	lsls	r3, r3, #1
 800a3ee:	e7e8      	b.n	800a3c2 <__lshift+0x1a>
 800a3f0:	0098      	lsls	r0, r3, #2
 800a3f2:	5011      	str	r1, [r2, r0]
 800a3f4:	3301      	adds	r3, #1
 800a3f6:	42ab      	cmp	r3, r5
 800a3f8:	dbfa      	blt.n	800a3f0 <__lshift+0x48>
 800a3fa:	43eb      	mvns	r3, r5
 800a3fc:	17db      	asrs	r3, r3, #31
 800a3fe:	401d      	ands	r5, r3
 800a400:	211f      	movs	r1, #31
 800a402:	0023      	movs	r3, r4
 800a404:	0038      	movs	r0, r7
 800a406:	00ad      	lsls	r5, r5, #2
 800a408:	1955      	adds	r5, r2, r5
 800a40a:	6922      	ldr	r2, [r4, #16]
 800a40c:	3314      	adds	r3, #20
 800a40e:	0092      	lsls	r2, r2, #2
 800a410:	4008      	ands	r0, r1
 800a412:	4684      	mov	ip, r0
 800a414:	189a      	adds	r2, r3, r2
 800a416:	420f      	tst	r7, r1
 800a418:	d02a      	beq.n	800a470 <__lshift+0xc8>
 800a41a:	3101      	adds	r1, #1
 800a41c:	1a09      	subs	r1, r1, r0
 800a41e:	9105      	str	r1, [sp, #20]
 800a420:	2100      	movs	r1, #0
 800a422:	9503      	str	r5, [sp, #12]
 800a424:	4667      	mov	r7, ip
 800a426:	6818      	ldr	r0, [r3, #0]
 800a428:	40b8      	lsls	r0, r7
 800a42a:	4301      	orrs	r1, r0
 800a42c:	9803      	ldr	r0, [sp, #12]
 800a42e:	c002      	stmia	r0!, {r1}
 800a430:	cb02      	ldmia	r3!, {r1}
 800a432:	9003      	str	r0, [sp, #12]
 800a434:	9805      	ldr	r0, [sp, #20]
 800a436:	40c1      	lsrs	r1, r0
 800a438:	429a      	cmp	r2, r3
 800a43a:	d8f3      	bhi.n	800a424 <__lshift+0x7c>
 800a43c:	0020      	movs	r0, r4
 800a43e:	3015      	adds	r0, #21
 800a440:	2304      	movs	r3, #4
 800a442:	4282      	cmp	r2, r0
 800a444:	d304      	bcc.n	800a450 <__lshift+0xa8>
 800a446:	1b13      	subs	r3, r2, r4
 800a448:	3b15      	subs	r3, #21
 800a44a:	089b      	lsrs	r3, r3, #2
 800a44c:	3301      	adds	r3, #1
 800a44e:	009b      	lsls	r3, r3, #2
 800a450:	50e9      	str	r1, [r5, r3]
 800a452:	2900      	cmp	r1, #0
 800a454:	d002      	beq.n	800a45c <__lshift+0xb4>
 800a456:	9b02      	ldr	r3, [sp, #8]
 800a458:	3302      	adds	r3, #2
 800a45a:	9301      	str	r3, [sp, #4]
 800a45c:	9b01      	ldr	r3, [sp, #4]
 800a45e:	9804      	ldr	r0, [sp, #16]
 800a460:	3b01      	subs	r3, #1
 800a462:	0021      	movs	r1, r4
 800a464:	6133      	str	r3, [r6, #16]
 800a466:	f7ff fdcd 	bl	800a004 <_Bfree>
 800a46a:	0030      	movs	r0, r6
 800a46c:	b007      	add	sp, #28
 800a46e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a470:	cb02      	ldmia	r3!, {r1}
 800a472:	c502      	stmia	r5!, {r1}
 800a474:	429a      	cmp	r2, r3
 800a476:	d8fb      	bhi.n	800a470 <__lshift+0xc8>
 800a478:	e7f0      	b.n	800a45c <__lshift+0xb4>
 800a47a:	46c0      	nop			; (mov r8, r8)
 800a47c:	0800b583 	.word	0x0800b583
 800a480:	0800b5f4 	.word	0x0800b5f4

0800a484 <__mcmp>:
 800a484:	6902      	ldr	r2, [r0, #16]
 800a486:	690b      	ldr	r3, [r1, #16]
 800a488:	b530      	push	{r4, r5, lr}
 800a48a:	0004      	movs	r4, r0
 800a48c:	1ad0      	subs	r0, r2, r3
 800a48e:	429a      	cmp	r2, r3
 800a490:	d10d      	bne.n	800a4ae <__mcmp+0x2a>
 800a492:	009b      	lsls	r3, r3, #2
 800a494:	3414      	adds	r4, #20
 800a496:	3114      	adds	r1, #20
 800a498:	18e2      	adds	r2, r4, r3
 800a49a:	18c9      	adds	r1, r1, r3
 800a49c:	3a04      	subs	r2, #4
 800a49e:	3904      	subs	r1, #4
 800a4a0:	6815      	ldr	r5, [r2, #0]
 800a4a2:	680b      	ldr	r3, [r1, #0]
 800a4a4:	429d      	cmp	r5, r3
 800a4a6:	d003      	beq.n	800a4b0 <__mcmp+0x2c>
 800a4a8:	2001      	movs	r0, #1
 800a4aa:	429d      	cmp	r5, r3
 800a4ac:	d303      	bcc.n	800a4b6 <__mcmp+0x32>
 800a4ae:	bd30      	pop	{r4, r5, pc}
 800a4b0:	4294      	cmp	r4, r2
 800a4b2:	d3f3      	bcc.n	800a49c <__mcmp+0x18>
 800a4b4:	e7fb      	b.n	800a4ae <__mcmp+0x2a>
 800a4b6:	4240      	negs	r0, r0
 800a4b8:	e7f9      	b.n	800a4ae <__mcmp+0x2a>
	...

0800a4bc <__mdiff>:
 800a4bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4be:	000e      	movs	r6, r1
 800a4c0:	0007      	movs	r7, r0
 800a4c2:	0011      	movs	r1, r2
 800a4c4:	0030      	movs	r0, r6
 800a4c6:	b087      	sub	sp, #28
 800a4c8:	0014      	movs	r4, r2
 800a4ca:	f7ff ffdb 	bl	800a484 <__mcmp>
 800a4ce:	1e05      	subs	r5, r0, #0
 800a4d0:	d110      	bne.n	800a4f4 <__mdiff+0x38>
 800a4d2:	0001      	movs	r1, r0
 800a4d4:	0038      	movs	r0, r7
 800a4d6:	f7ff fd51 	bl	8009f7c <_Balloc>
 800a4da:	1e02      	subs	r2, r0, #0
 800a4dc:	d104      	bne.n	800a4e8 <__mdiff+0x2c>
 800a4de:	4b40      	ldr	r3, [pc, #256]	; (800a5e0 <__mdiff+0x124>)
 800a4e0:	4940      	ldr	r1, [pc, #256]	; (800a5e4 <__mdiff+0x128>)
 800a4e2:	4841      	ldr	r0, [pc, #260]	; (800a5e8 <__mdiff+0x12c>)
 800a4e4:	f000 fbc8 	bl	800ac78 <__assert_func>
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	6145      	str	r5, [r0, #20]
 800a4ec:	6103      	str	r3, [r0, #16]
 800a4ee:	0010      	movs	r0, r2
 800a4f0:	b007      	add	sp, #28
 800a4f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4f4:	2301      	movs	r3, #1
 800a4f6:	9301      	str	r3, [sp, #4]
 800a4f8:	2800      	cmp	r0, #0
 800a4fa:	db04      	blt.n	800a506 <__mdiff+0x4a>
 800a4fc:	0023      	movs	r3, r4
 800a4fe:	0034      	movs	r4, r6
 800a500:	001e      	movs	r6, r3
 800a502:	2300      	movs	r3, #0
 800a504:	9301      	str	r3, [sp, #4]
 800a506:	0038      	movs	r0, r7
 800a508:	6861      	ldr	r1, [r4, #4]
 800a50a:	f7ff fd37 	bl	8009f7c <_Balloc>
 800a50e:	1e02      	subs	r2, r0, #0
 800a510:	d103      	bne.n	800a51a <__mdiff+0x5e>
 800a512:	2190      	movs	r1, #144	; 0x90
 800a514:	4b32      	ldr	r3, [pc, #200]	; (800a5e0 <__mdiff+0x124>)
 800a516:	0089      	lsls	r1, r1, #2
 800a518:	e7e3      	b.n	800a4e2 <__mdiff+0x26>
 800a51a:	9b01      	ldr	r3, [sp, #4]
 800a51c:	2700      	movs	r7, #0
 800a51e:	60c3      	str	r3, [r0, #12]
 800a520:	6920      	ldr	r0, [r4, #16]
 800a522:	3414      	adds	r4, #20
 800a524:	9401      	str	r4, [sp, #4]
 800a526:	9b01      	ldr	r3, [sp, #4]
 800a528:	0084      	lsls	r4, r0, #2
 800a52a:	191b      	adds	r3, r3, r4
 800a52c:	0034      	movs	r4, r6
 800a52e:	9302      	str	r3, [sp, #8]
 800a530:	6933      	ldr	r3, [r6, #16]
 800a532:	3414      	adds	r4, #20
 800a534:	0099      	lsls	r1, r3, #2
 800a536:	1863      	adds	r3, r4, r1
 800a538:	9303      	str	r3, [sp, #12]
 800a53a:	0013      	movs	r3, r2
 800a53c:	3314      	adds	r3, #20
 800a53e:	469c      	mov	ip, r3
 800a540:	9305      	str	r3, [sp, #20]
 800a542:	9b01      	ldr	r3, [sp, #4]
 800a544:	9304      	str	r3, [sp, #16]
 800a546:	9b04      	ldr	r3, [sp, #16]
 800a548:	cc02      	ldmia	r4!, {r1}
 800a54a:	cb20      	ldmia	r3!, {r5}
 800a54c:	9304      	str	r3, [sp, #16]
 800a54e:	b2ab      	uxth	r3, r5
 800a550:	19df      	adds	r7, r3, r7
 800a552:	b28b      	uxth	r3, r1
 800a554:	1afb      	subs	r3, r7, r3
 800a556:	0c09      	lsrs	r1, r1, #16
 800a558:	0c2d      	lsrs	r5, r5, #16
 800a55a:	1a6d      	subs	r5, r5, r1
 800a55c:	1419      	asrs	r1, r3, #16
 800a55e:	186d      	adds	r5, r5, r1
 800a560:	4661      	mov	r1, ip
 800a562:	142f      	asrs	r7, r5, #16
 800a564:	b29b      	uxth	r3, r3
 800a566:	042d      	lsls	r5, r5, #16
 800a568:	432b      	orrs	r3, r5
 800a56a:	c108      	stmia	r1!, {r3}
 800a56c:	9b03      	ldr	r3, [sp, #12]
 800a56e:	468c      	mov	ip, r1
 800a570:	42a3      	cmp	r3, r4
 800a572:	d8e8      	bhi.n	800a546 <__mdiff+0x8a>
 800a574:	0031      	movs	r1, r6
 800a576:	9c03      	ldr	r4, [sp, #12]
 800a578:	3115      	adds	r1, #21
 800a57a:	2304      	movs	r3, #4
 800a57c:	428c      	cmp	r4, r1
 800a57e:	d304      	bcc.n	800a58a <__mdiff+0xce>
 800a580:	1ba3      	subs	r3, r4, r6
 800a582:	3b15      	subs	r3, #21
 800a584:	089b      	lsrs	r3, r3, #2
 800a586:	3301      	adds	r3, #1
 800a588:	009b      	lsls	r3, r3, #2
 800a58a:	9901      	ldr	r1, [sp, #4]
 800a58c:	18cc      	adds	r4, r1, r3
 800a58e:	9905      	ldr	r1, [sp, #20]
 800a590:	0026      	movs	r6, r4
 800a592:	18cb      	adds	r3, r1, r3
 800a594:	469c      	mov	ip, r3
 800a596:	9902      	ldr	r1, [sp, #8]
 800a598:	428e      	cmp	r6, r1
 800a59a:	d310      	bcc.n	800a5be <__mdiff+0x102>
 800a59c:	9e02      	ldr	r6, [sp, #8]
 800a59e:	1ee1      	subs	r1, r4, #3
 800a5a0:	2500      	movs	r5, #0
 800a5a2:	428e      	cmp	r6, r1
 800a5a4:	d304      	bcc.n	800a5b0 <__mdiff+0xf4>
 800a5a6:	0031      	movs	r1, r6
 800a5a8:	3103      	adds	r1, #3
 800a5aa:	1b0c      	subs	r4, r1, r4
 800a5ac:	08a4      	lsrs	r4, r4, #2
 800a5ae:	00a5      	lsls	r5, r4, #2
 800a5b0:	195b      	adds	r3, r3, r5
 800a5b2:	3b04      	subs	r3, #4
 800a5b4:	6819      	ldr	r1, [r3, #0]
 800a5b6:	2900      	cmp	r1, #0
 800a5b8:	d00f      	beq.n	800a5da <__mdiff+0x11e>
 800a5ba:	6110      	str	r0, [r2, #16]
 800a5bc:	e797      	b.n	800a4ee <__mdiff+0x32>
 800a5be:	ce02      	ldmia	r6!, {r1}
 800a5c0:	b28d      	uxth	r5, r1
 800a5c2:	19ed      	adds	r5, r5, r7
 800a5c4:	0c0f      	lsrs	r7, r1, #16
 800a5c6:	1429      	asrs	r1, r5, #16
 800a5c8:	1879      	adds	r1, r7, r1
 800a5ca:	140f      	asrs	r7, r1, #16
 800a5cc:	b2ad      	uxth	r5, r5
 800a5ce:	0409      	lsls	r1, r1, #16
 800a5d0:	430d      	orrs	r5, r1
 800a5d2:	4661      	mov	r1, ip
 800a5d4:	c120      	stmia	r1!, {r5}
 800a5d6:	468c      	mov	ip, r1
 800a5d8:	e7dd      	b.n	800a596 <__mdiff+0xda>
 800a5da:	3801      	subs	r0, #1
 800a5dc:	e7e9      	b.n	800a5b2 <__mdiff+0xf6>
 800a5de:	46c0      	nop			; (mov r8, r8)
 800a5e0:	0800b583 	.word	0x0800b583
 800a5e4:	00000232 	.word	0x00000232
 800a5e8:	0800b5f4 	.word	0x0800b5f4

0800a5ec <__d2b>:
 800a5ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5ee:	2101      	movs	r1, #1
 800a5f0:	0014      	movs	r4, r2
 800a5f2:	001e      	movs	r6, r3
 800a5f4:	9f08      	ldr	r7, [sp, #32]
 800a5f6:	f7ff fcc1 	bl	8009f7c <_Balloc>
 800a5fa:	1e05      	subs	r5, r0, #0
 800a5fc:	d105      	bne.n	800a60a <__d2b+0x1e>
 800a5fe:	0002      	movs	r2, r0
 800a600:	4b26      	ldr	r3, [pc, #152]	; (800a69c <__d2b+0xb0>)
 800a602:	4927      	ldr	r1, [pc, #156]	; (800a6a0 <__d2b+0xb4>)
 800a604:	4827      	ldr	r0, [pc, #156]	; (800a6a4 <__d2b+0xb8>)
 800a606:	f000 fb37 	bl	800ac78 <__assert_func>
 800a60a:	0333      	lsls	r3, r6, #12
 800a60c:	0076      	lsls	r6, r6, #1
 800a60e:	0b1b      	lsrs	r3, r3, #12
 800a610:	0d76      	lsrs	r6, r6, #21
 800a612:	d124      	bne.n	800a65e <__d2b+0x72>
 800a614:	9301      	str	r3, [sp, #4]
 800a616:	2c00      	cmp	r4, #0
 800a618:	d027      	beq.n	800a66a <__d2b+0x7e>
 800a61a:	4668      	mov	r0, sp
 800a61c:	9400      	str	r4, [sp, #0]
 800a61e:	f7ff fd73 	bl	800a108 <__lo0bits>
 800a622:	9c00      	ldr	r4, [sp, #0]
 800a624:	2800      	cmp	r0, #0
 800a626:	d01e      	beq.n	800a666 <__d2b+0x7a>
 800a628:	9b01      	ldr	r3, [sp, #4]
 800a62a:	2120      	movs	r1, #32
 800a62c:	001a      	movs	r2, r3
 800a62e:	1a09      	subs	r1, r1, r0
 800a630:	408a      	lsls	r2, r1
 800a632:	40c3      	lsrs	r3, r0
 800a634:	4322      	orrs	r2, r4
 800a636:	616a      	str	r2, [r5, #20]
 800a638:	9301      	str	r3, [sp, #4]
 800a63a:	9c01      	ldr	r4, [sp, #4]
 800a63c:	61ac      	str	r4, [r5, #24]
 800a63e:	1e63      	subs	r3, r4, #1
 800a640:	419c      	sbcs	r4, r3
 800a642:	3401      	adds	r4, #1
 800a644:	612c      	str	r4, [r5, #16]
 800a646:	2e00      	cmp	r6, #0
 800a648:	d018      	beq.n	800a67c <__d2b+0x90>
 800a64a:	4b17      	ldr	r3, [pc, #92]	; (800a6a8 <__d2b+0xbc>)
 800a64c:	18f6      	adds	r6, r6, r3
 800a64e:	2335      	movs	r3, #53	; 0x35
 800a650:	1836      	adds	r6, r6, r0
 800a652:	1a18      	subs	r0, r3, r0
 800a654:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a656:	603e      	str	r6, [r7, #0]
 800a658:	6018      	str	r0, [r3, #0]
 800a65a:	0028      	movs	r0, r5
 800a65c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a65e:	2280      	movs	r2, #128	; 0x80
 800a660:	0352      	lsls	r2, r2, #13
 800a662:	4313      	orrs	r3, r2
 800a664:	e7d6      	b.n	800a614 <__d2b+0x28>
 800a666:	616c      	str	r4, [r5, #20]
 800a668:	e7e7      	b.n	800a63a <__d2b+0x4e>
 800a66a:	a801      	add	r0, sp, #4
 800a66c:	f7ff fd4c 	bl	800a108 <__lo0bits>
 800a670:	2401      	movs	r4, #1
 800a672:	9b01      	ldr	r3, [sp, #4]
 800a674:	612c      	str	r4, [r5, #16]
 800a676:	616b      	str	r3, [r5, #20]
 800a678:	3020      	adds	r0, #32
 800a67a:	e7e4      	b.n	800a646 <__d2b+0x5a>
 800a67c:	4b0b      	ldr	r3, [pc, #44]	; (800a6ac <__d2b+0xc0>)
 800a67e:	18c0      	adds	r0, r0, r3
 800a680:	4b0b      	ldr	r3, [pc, #44]	; (800a6b0 <__d2b+0xc4>)
 800a682:	6038      	str	r0, [r7, #0]
 800a684:	18e3      	adds	r3, r4, r3
 800a686:	009b      	lsls	r3, r3, #2
 800a688:	18eb      	adds	r3, r5, r3
 800a68a:	6958      	ldr	r0, [r3, #20]
 800a68c:	f7ff fd22 	bl	800a0d4 <__hi0bits>
 800a690:	0164      	lsls	r4, r4, #5
 800a692:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a694:	1a24      	subs	r4, r4, r0
 800a696:	601c      	str	r4, [r3, #0]
 800a698:	e7df      	b.n	800a65a <__d2b+0x6e>
 800a69a:	46c0      	nop			; (mov r8, r8)
 800a69c:	0800b583 	.word	0x0800b583
 800a6a0:	0000030a 	.word	0x0000030a
 800a6a4:	0800b5f4 	.word	0x0800b5f4
 800a6a8:	fffffbcd 	.word	0xfffffbcd
 800a6ac:	fffffbce 	.word	0xfffffbce
 800a6b0:	3fffffff 	.word	0x3fffffff

0800a6b4 <_calloc_r>:
 800a6b4:	b570      	push	{r4, r5, r6, lr}
 800a6b6:	0c13      	lsrs	r3, r2, #16
 800a6b8:	0c0d      	lsrs	r5, r1, #16
 800a6ba:	d11e      	bne.n	800a6fa <_calloc_r+0x46>
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d10c      	bne.n	800a6da <_calloc_r+0x26>
 800a6c0:	b289      	uxth	r1, r1
 800a6c2:	b294      	uxth	r4, r2
 800a6c4:	434c      	muls	r4, r1
 800a6c6:	0021      	movs	r1, r4
 800a6c8:	f000 f88c 	bl	800a7e4 <_malloc_r>
 800a6cc:	1e05      	subs	r5, r0, #0
 800a6ce:	d01b      	beq.n	800a708 <_calloc_r+0x54>
 800a6d0:	0022      	movs	r2, r4
 800a6d2:	2100      	movs	r1, #0
 800a6d4:	f7fd fcb1 	bl	800803a <memset>
 800a6d8:	e016      	b.n	800a708 <_calloc_r+0x54>
 800a6da:	1c1d      	adds	r5, r3, #0
 800a6dc:	1c0b      	adds	r3, r1, #0
 800a6de:	b292      	uxth	r2, r2
 800a6e0:	b289      	uxth	r1, r1
 800a6e2:	b29c      	uxth	r4, r3
 800a6e4:	4351      	muls	r1, r2
 800a6e6:	b2ab      	uxth	r3, r5
 800a6e8:	4363      	muls	r3, r4
 800a6ea:	0c0c      	lsrs	r4, r1, #16
 800a6ec:	191c      	adds	r4, r3, r4
 800a6ee:	0c22      	lsrs	r2, r4, #16
 800a6f0:	d107      	bne.n	800a702 <_calloc_r+0x4e>
 800a6f2:	0424      	lsls	r4, r4, #16
 800a6f4:	b289      	uxth	r1, r1
 800a6f6:	430c      	orrs	r4, r1
 800a6f8:	e7e5      	b.n	800a6c6 <_calloc_r+0x12>
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d101      	bne.n	800a702 <_calloc_r+0x4e>
 800a6fe:	1c13      	adds	r3, r2, #0
 800a700:	e7ed      	b.n	800a6de <_calloc_r+0x2a>
 800a702:	230c      	movs	r3, #12
 800a704:	2500      	movs	r5, #0
 800a706:	6003      	str	r3, [r0, #0]
 800a708:	0028      	movs	r0, r5
 800a70a:	bd70      	pop	{r4, r5, r6, pc}

0800a70c <_free_r>:
 800a70c:	b570      	push	{r4, r5, r6, lr}
 800a70e:	0005      	movs	r5, r0
 800a710:	2900      	cmp	r1, #0
 800a712:	d010      	beq.n	800a736 <_free_r+0x2a>
 800a714:	1f0c      	subs	r4, r1, #4
 800a716:	6823      	ldr	r3, [r4, #0]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	da00      	bge.n	800a71e <_free_r+0x12>
 800a71c:	18e4      	adds	r4, r4, r3
 800a71e:	0028      	movs	r0, r5
 800a720:	f000 fb34 	bl	800ad8c <__malloc_lock>
 800a724:	4a1d      	ldr	r2, [pc, #116]	; (800a79c <_free_r+0x90>)
 800a726:	6813      	ldr	r3, [r2, #0]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d105      	bne.n	800a738 <_free_r+0x2c>
 800a72c:	6063      	str	r3, [r4, #4]
 800a72e:	6014      	str	r4, [r2, #0]
 800a730:	0028      	movs	r0, r5
 800a732:	f000 fb33 	bl	800ad9c <__malloc_unlock>
 800a736:	bd70      	pop	{r4, r5, r6, pc}
 800a738:	42a3      	cmp	r3, r4
 800a73a:	d908      	bls.n	800a74e <_free_r+0x42>
 800a73c:	6821      	ldr	r1, [r4, #0]
 800a73e:	1860      	adds	r0, r4, r1
 800a740:	4283      	cmp	r3, r0
 800a742:	d1f3      	bne.n	800a72c <_free_r+0x20>
 800a744:	6818      	ldr	r0, [r3, #0]
 800a746:	685b      	ldr	r3, [r3, #4]
 800a748:	1841      	adds	r1, r0, r1
 800a74a:	6021      	str	r1, [r4, #0]
 800a74c:	e7ee      	b.n	800a72c <_free_r+0x20>
 800a74e:	001a      	movs	r2, r3
 800a750:	685b      	ldr	r3, [r3, #4]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d001      	beq.n	800a75a <_free_r+0x4e>
 800a756:	42a3      	cmp	r3, r4
 800a758:	d9f9      	bls.n	800a74e <_free_r+0x42>
 800a75a:	6811      	ldr	r1, [r2, #0]
 800a75c:	1850      	adds	r0, r2, r1
 800a75e:	42a0      	cmp	r0, r4
 800a760:	d10b      	bne.n	800a77a <_free_r+0x6e>
 800a762:	6820      	ldr	r0, [r4, #0]
 800a764:	1809      	adds	r1, r1, r0
 800a766:	1850      	adds	r0, r2, r1
 800a768:	6011      	str	r1, [r2, #0]
 800a76a:	4283      	cmp	r3, r0
 800a76c:	d1e0      	bne.n	800a730 <_free_r+0x24>
 800a76e:	6818      	ldr	r0, [r3, #0]
 800a770:	685b      	ldr	r3, [r3, #4]
 800a772:	1841      	adds	r1, r0, r1
 800a774:	6011      	str	r1, [r2, #0]
 800a776:	6053      	str	r3, [r2, #4]
 800a778:	e7da      	b.n	800a730 <_free_r+0x24>
 800a77a:	42a0      	cmp	r0, r4
 800a77c:	d902      	bls.n	800a784 <_free_r+0x78>
 800a77e:	230c      	movs	r3, #12
 800a780:	602b      	str	r3, [r5, #0]
 800a782:	e7d5      	b.n	800a730 <_free_r+0x24>
 800a784:	6821      	ldr	r1, [r4, #0]
 800a786:	1860      	adds	r0, r4, r1
 800a788:	4283      	cmp	r3, r0
 800a78a:	d103      	bne.n	800a794 <_free_r+0x88>
 800a78c:	6818      	ldr	r0, [r3, #0]
 800a78e:	685b      	ldr	r3, [r3, #4]
 800a790:	1841      	adds	r1, r0, r1
 800a792:	6021      	str	r1, [r4, #0]
 800a794:	6063      	str	r3, [r4, #4]
 800a796:	6054      	str	r4, [r2, #4]
 800a798:	e7ca      	b.n	800a730 <_free_r+0x24>
 800a79a:	46c0      	nop			; (mov r8, r8)
 800a79c:	20000e68 	.word	0x20000e68

0800a7a0 <sbrk_aligned>:
 800a7a0:	b570      	push	{r4, r5, r6, lr}
 800a7a2:	4e0f      	ldr	r6, [pc, #60]	; (800a7e0 <sbrk_aligned+0x40>)
 800a7a4:	000d      	movs	r5, r1
 800a7a6:	6831      	ldr	r1, [r6, #0]
 800a7a8:	0004      	movs	r4, r0
 800a7aa:	2900      	cmp	r1, #0
 800a7ac:	d102      	bne.n	800a7b4 <sbrk_aligned+0x14>
 800a7ae:	f000 f9f1 	bl	800ab94 <_sbrk_r>
 800a7b2:	6030      	str	r0, [r6, #0]
 800a7b4:	0029      	movs	r1, r5
 800a7b6:	0020      	movs	r0, r4
 800a7b8:	f000 f9ec 	bl	800ab94 <_sbrk_r>
 800a7bc:	1c43      	adds	r3, r0, #1
 800a7be:	d00a      	beq.n	800a7d6 <sbrk_aligned+0x36>
 800a7c0:	2303      	movs	r3, #3
 800a7c2:	1cc5      	adds	r5, r0, #3
 800a7c4:	439d      	bics	r5, r3
 800a7c6:	42a8      	cmp	r0, r5
 800a7c8:	d007      	beq.n	800a7da <sbrk_aligned+0x3a>
 800a7ca:	1a29      	subs	r1, r5, r0
 800a7cc:	0020      	movs	r0, r4
 800a7ce:	f000 f9e1 	bl	800ab94 <_sbrk_r>
 800a7d2:	1c43      	adds	r3, r0, #1
 800a7d4:	d101      	bne.n	800a7da <sbrk_aligned+0x3a>
 800a7d6:	2501      	movs	r5, #1
 800a7d8:	426d      	negs	r5, r5
 800a7da:	0028      	movs	r0, r5
 800a7dc:	bd70      	pop	{r4, r5, r6, pc}
 800a7de:	46c0      	nop			; (mov r8, r8)
 800a7e0:	20000e6c 	.word	0x20000e6c

0800a7e4 <_malloc_r>:
 800a7e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a7e6:	2203      	movs	r2, #3
 800a7e8:	1ccb      	adds	r3, r1, #3
 800a7ea:	4393      	bics	r3, r2
 800a7ec:	3308      	adds	r3, #8
 800a7ee:	0006      	movs	r6, r0
 800a7f0:	001f      	movs	r7, r3
 800a7f2:	2b0c      	cmp	r3, #12
 800a7f4:	d232      	bcs.n	800a85c <_malloc_r+0x78>
 800a7f6:	270c      	movs	r7, #12
 800a7f8:	42b9      	cmp	r1, r7
 800a7fa:	d831      	bhi.n	800a860 <_malloc_r+0x7c>
 800a7fc:	0030      	movs	r0, r6
 800a7fe:	f000 fac5 	bl	800ad8c <__malloc_lock>
 800a802:	4d32      	ldr	r5, [pc, #200]	; (800a8cc <_malloc_r+0xe8>)
 800a804:	682b      	ldr	r3, [r5, #0]
 800a806:	001c      	movs	r4, r3
 800a808:	2c00      	cmp	r4, #0
 800a80a:	d12e      	bne.n	800a86a <_malloc_r+0x86>
 800a80c:	0039      	movs	r1, r7
 800a80e:	0030      	movs	r0, r6
 800a810:	f7ff ffc6 	bl	800a7a0 <sbrk_aligned>
 800a814:	0004      	movs	r4, r0
 800a816:	1c43      	adds	r3, r0, #1
 800a818:	d11e      	bne.n	800a858 <_malloc_r+0x74>
 800a81a:	682c      	ldr	r4, [r5, #0]
 800a81c:	0025      	movs	r5, r4
 800a81e:	2d00      	cmp	r5, #0
 800a820:	d14a      	bne.n	800a8b8 <_malloc_r+0xd4>
 800a822:	6823      	ldr	r3, [r4, #0]
 800a824:	0029      	movs	r1, r5
 800a826:	18e3      	adds	r3, r4, r3
 800a828:	0030      	movs	r0, r6
 800a82a:	9301      	str	r3, [sp, #4]
 800a82c:	f000 f9b2 	bl	800ab94 <_sbrk_r>
 800a830:	9b01      	ldr	r3, [sp, #4]
 800a832:	4283      	cmp	r3, r0
 800a834:	d143      	bne.n	800a8be <_malloc_r+0xda>
 800a836:	6823      	ldr	r3, [r4, #0]
 800a838:	3703      	adds	r7, #3
 800a83a:	1aff      	subs	r7, r7, r3
 800a83c:	2303      	movs	r3, #3
 800a83e:	439f      	bics	r7, r3
 800a840:	3708      	adds	r7, #8
 800a842:	2f0c      	cmp	r7, #12
 800a844:	d200      	bcs.n	800a848 <_malloc_r+0x64>
 800a846:	270c      	movs	r7, #12
 800a848:	0039      	movs	r1, r7
 800a84a:	0030      	movs	r0, r6
 800a84c:	f7ff ffa8 	bl	800a7a0 <sbrk_aligned>
 800a850:	1c43      	adds	r3, r0, #1
 800a852:	d034      	beq.n	800a8be <_malloc_r+0xda>
 800a854:	6823      	ldr	r3, [r4, #0]
 800a856:	19df      	adds	r7, r3, r7
 800a858:	6027      	str	r7, [r4, #0]
 800a85a:	e013      	b.n	800a884 <_malloc_r+0xa0>
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	dacb      	bge.n	800a7f8 <_malloc_r+0x14>
 800a860:	230c      	movs	r3, #12
 800a862:	2500      	movs	r5, #0
 800a864:	6033      	str	r3, [r6, #0]
 800a866:	0028      	movs	r0, r5
 800a868:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a86a:	6822      	ldr	r2, [r4, #0]
 800a86c:	1bd1      	subs	r1, r2, r7
 800a86e:	d420      	bmi.n	800a8b2 <_malloc_r+0xce>
 800a870:	290b      	cmp	r1, #11
 800a872:	d917      	bls.n	800a8a4 <_malloc_r+0xc0>
 800a874:	19e2      	adds	r2, r4, r7
 800a876:	6027      	str	r7, [r4, #0]
 800a878:	42a3      	cmp	r3, r4
 800a87a:	d111      	bne.n	800a8a0 <_malloc_r+0xbc>
 800a87c:	602a      	str	r2, [r5, #0]
 800a87e:	6863      	ldr	r3, [r4, #4]
 800a880:	6011      	str	r1, [r2, #0]
 800a882:	6053      	str	r3, [r2, #4]
 800a884:	0030      	movs	r0, r6
 800a886:	0025      	movs	r5, r4
 800a888:	f000 fa88 	bl	800ad9c <__malloc_unlock>
 800a88c:	2207      	movs	r2, #7
 800a88e:	350b      	adds	r5, #11
 800a890:	1d23      	adds	r3, r4, #4
 800a892:	4395      	bics	r5, r2
 800a894:	1aea      	subs	r2, r5, r3
 800a896:	429d      	cmp	r5, r3
 800a898:	d0e5      	beq.n	800a866 <_malloc_r+0x82>
 800a89a:	1b5b      	subs	r3, r3, r5
 800a89c:	50a3      	str	r3, [r4, r2]
 800a89e:	e7e2      	b.n	800a866 <_malloc_r+0x82>
 800a8a0:	605a      	str	r2, [r3, #4]
 800a8a2:	e7ec      	b.n	800a87e <_malloc_r+0x9a>
 800a8a4:	6862      	ldr	r2, [r4, #4]
 800a8a6:	42a3      	cmp	r3, r4
 800a8a8:	d101      	bne.n	800a8ae <_malloc_r+0xca>
 800a8aa:	602a      	str	r2, [r5, #0]
 800a8ac:	e7ea      	b.n	800a884 <_malloc_r+0xa0>
 800a8ae:	605a      	str	r2, [r3, #4]
 800a8b0:	e7e8      	b.n	800a884 <_malloc_r+0xa0>
 800a8b2:	0023      	movs	r3, r4
 800a8b4:	6864      	ldr	r4, [r4, #4]
 800a8b6:	e7a7      	b.n	800a808 <_malloc_r+0x24>
 800a8b8:	002c      	movs	r4, r5
 800a8ba:	686d      	ldr	r5, [r5, #4]
 800a8bc:	e7af      	b.n	800a81e <_malloc_r+0x3a>
 800a8be:	230c      	movs	r3, #12
 800a8c0:	0030      	movs	r0, r6
 800a8c2:	6033      	str	r3, [r6, #0]
 800a8c4:	f000 fa6a 	bl	800ad9c <__malloc_unlock>
 800a8c8:	e7cd      	b.n	800a866 <_malloc_r+0x82>
 800a8ca:	46c0      	nop			; (mov r8, r8)
 800a8cc:	20000e68 	.word	0x20000e68

0800a8d0 <__sfputc_r>:
 800a8d0:	6893      	ldr	r3, [r2, #8]
 800a8d2:	b510      	push	{r4, lr}
 800a8d4:	3b01      	subs	r3, #1
 800a8d6:	6093      	str	r3, [r2, #8]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	da04      	bge.n	800a8e6 <__sfputc_r+0x16>
 800a8dc:	6994      	ldr	r4, [r2, #24]
 800a8de:	42a3      	cmp	r3, r4
 800a8e0:	db07      	blt.n	800a8f2 <__sfputc_r+0x22>
 800a8e2:	290a      	cmp	r1, #10
 800a8e4:	d005      	beq.n	800a8f2 <__sfputc_r+0x22>
 800a8e6:	6813      	ldr	r3, [r2, #0]
 800a8e8:	1c58      	adds	r0, r3, #1
 800a8ea:	6010      	str	r0, [r2, #0]
 800a8ec:	7019      	strb	r1, [r3, #0]
 800a8ee:	0008      	movs	r0, r1
 800a8f0:	bd10      	pop	{r4, pc}
 800a8f2:	f7fe f977 	bl	8008be4 <__swbuf_r>
 800a8f6:	0001      	movs	r1, r0
 800a8f8:	e7f9      	b.n	800a8ee <__sfputc_r+0x1e>

0800a8fa <__sfputs_r>:
 800a8fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8fc:	0006      	movs	r6, r0
 800a8fe:	000f      	movs	r7, r1
 800a900:	0014      	movs	r4, r2
 800a902:	18d5      	adds	r5, r2, r3
 800a904:	42ac      	cmp	r4, r5
 800a906:	d101      	bne.n	800a90c <__sfputs_r+0x12>
 800a908:	2000      	movs	r0, #0
 800a90a:	e007      	b.n	800a91c <__sfputs_r+0x22>
 800a90c:	7821      	ldrb	r1, [r4, #0]
 800a90e:	003a      	movs	r2, r7
 800a910:	0030      	movs	r0, r6
 800a912:	f7ff ffdd 	bl	800a8d0 <__sfputc_r>
 800a916:	3401      	adds	r4, #1
 800a918:	1c43      	adds	r3, r0, #1
 800a91a:	d1f3      	bne.n	800a904 <__sfputs_r+0xa>
 800a91c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a920 <_vfiprintf_r>:
 800a920:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a922:	b0a1      	sub	sp, #132	; 0x84
 800a924:	0006      	movs	r6, r0
 800a926:	000c      	movs	r4, r1
 800a928:	001f      	movs	r7, r3
 800a92a:	9203      	str	r2, [sp, #12]
 800a92c:	2800      	cmp	r0, #0
 800a92e:	d004      	beq.n	800a93a <_vfiprintf_r+0x1a>
 800a930:	6983      	ldr	r3, [r0, #24]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d101      	bne.n	800a93a <_vfiprintf_r+0x1a>
 800a936:	f7ff f9f7 	bl	8009d28 <__sinit>
 800a93a:	4b8e      	ldr	r3, [pc, #568]	; (800ab74 <_vfiprintf_r+0x254>)
 800a93c:	429c      	cmp	r4, r3
 800a93e:	d11c      	bne.n	800a97a <_vfiprintf_r+0x5a>
 800a940:	6874      	ldr	r4, [r6, #4]
 800a942:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a944:	07db      	lsls	r3, r3, #31
 800a946:	d405      	bmi.n	800a954 <_vfiprintf_r+0x34>
 800a948:	89a3      	ldrh	r3, [r4, #12]
 800a94a:	059b      	lsls	r3, r3, #22
 800a94c:	d402      	bmi.n	800a954 <_vfiprintf_r+0x34>
 800a94e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a950:	f7ff fa8f 	bl	8009e72 <__retarget_lock_acquire_recursive>
 800a954:	89a3      	ldrh	r3, [r4, #12]
 800a956:	071b      	lsls	r3, r3, #28
 800a958:	d502      	bpl.n	800a960 <_vfiprintf_r+0x40>
 800a95a:	6923      	ldr	r3, [r4, #16]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d11d      	bne.n	800a99c <_vfiprintf_r+0x7c>
 800a960:	0021      	movs	r1, r4
 800a962:	0030      	movs	r0, r6
 800a964:	f7fe f994 	bl	8008c90 <__swsetup_r>
 800a968:	2800      	cmp	r0, #0
 800a96a:	d017      	beq.n	800a99c <_vfiprintf_r+0x7c>
 800a96c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a96e:	07db      	lsls	r3, r3, #31
 800a970:	d50d      	bpl.n	800a98e <_vfiprintf_r+0x6e>
 800a972:	2001      	movs	r0, #1
 800a974:	4240      	negs	r0, r0
 800a976:	b021      	add	sp, #132	; 0x84
 800a978:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a97a:	4b7f      	ldr	r3, [pc, #508]	; (800ab78 <_vfiprintf_r+0x258>)
 800a97c:	429c      	cmp	r4, r3
 800a97e:	d101      	bne.n	800a984 <_vfiprintf_r+0x64>
 800a980:	68b4      	ldr	r4, [r6, #8]
 800a982:	e7de      	b.n	800a942 <_vfiprintf_r+0x22>
 800a984:	4b7d      	ldr	r3, [pc, #500]	; (800ab7c <_vfiprintf_r+0x25c>)
 800a986:	429c      	cmp	r4, r3
 800a988:	d1db      	bne.n	800a942 <_vfiprintf_r+0x22>
 800a98a:	68f4      	ldr	r4, [r6, #12]
 800a98c:	e7d9      	b.n	800a942 <_vfiprintf_r+0x22>
 800a98e:	89a3      	ldrh	r3, [r4, #12]
 800a990:	059b      	lsls	r3, r3, #22
 800a992:	d4ee      	bmi.n	800a972 <_vfiprintf_r+0x52>
 800a994:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a996:	f7ff fa6d 	bl	8009e74 <__retarget_lock_release_recursive>
 800a99a:	e7ea      	b.n	800a972 <_vfiprintf_r+0x52>
 800a99c:	2300      	movs	r3, #0
 800a99e:	ad08      	add	r5, sp, #32
 800a9a0:	616b      	str	r3, [r5, #20]
 800a9a2:	3320      	adds	r3, #32
 800a9a4:	766b      	strb	r3, [r5, #25]
 800a9a6:	3310      	adds	r3, #16
 800a9a8:	76ab      	strb	r3, [r5, #26]
 800a9aa:	9707      	str	r7, [sp, #28]
 800a9ac:	9f03      	ldr	r7, [sp, #12]
 800a9ae:	783b      	ldrb	r3, [r7, #0]
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d001      	beq.n	800a9b8 <_vfiprintf_r+0x98>
 800a9b4:	2b25      	cmp	r3, #37	; 0x25
 800a9b6:	d14e      	bne.n	800aa56 <_vfiprintf_r+0x136>
 800a9b8:	9b03      	ldr	r3, [sp, #12]
 800a9ba:	1afb      	subs	r3, r7, r3
 800a9bc:	9305      	str	r3, [sp, #20]
 800a9be:	9b03      	ldr	r3, [sp, #12]
 800a9c0:	429f      	cmp	r7, r3
 800a9c2:	d00d      	beq.n	800a9e0 <_vfiprintf_r+0xc0>
 800a9c4:	9b05      	ldr	r3, [sp, #20]
 800a9c6:	0021      	movs	r1, r4
 800a9c8:	0030      	movs	r0, r6
 800a9ca:	9a03      	ldr	r2, [sp, #12]
 800a9cc:	f7ff ff95 	bl	800a8fa <__sfputs_r>
 800a9d0:	1c43      	adds	r3, r0, #1
 800a9d2:	d100      	bne.n	800a9d6 <_vfiprintf_r+0xb6>
 800a9d4:	e0b5      	b.n	800ab42 <_vfiprintf_r+0x222>
 800a9d6:	696a      	ldr	r2, [r5, #20]
 800a9d8:	9b05      	ldr	r3, [sp, #20]
 800a9da:	4694      	mov	ip, r2
 800a9dc:	4463      	add	r3, ip
 800a9de:	616b      	str	r3, [r5, #20]
 800a9e0:	783b      	ldrb	r3, [r7, #0]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d100      	bne.n	800a9e8 <_vfiprintf_r+0xc8>
 800a9e6:	e0ac      	b.n	800ab42 <_vfiprintf_r+0x222>
 800a9e8:	2201      	movs	r2, #1
 800a9ea:	1c7b      	adds	r3, r7, #1
 800a9ec:	9303      	str	r3, [sp, #12]
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	4252      	negs	r2, r2
 800a9f2:	606a      	str	r2, [r5, #4]
 800a9f4:	a904      	add	r1, sp, #16
 800a9f6:	3254      	adds	r2, #84	; 0x54
 800a9f8:	1852      	adds	r2, r2, r1
 800a9fa:	602b      	str	r3, [r5, #0]
 800a9fc:	60eb      	str	r3, [r5, #12]
 800a9fe:	60ab      	str	r3, [r5, #8]
 800aa00:	7013      	strb	r3, [r2, #0]
 800aa02:	65ab      	str	r3, [r5, #88]	; 0x58
 800aa04:	9b03      	ldr	r3, [sp, #12]
 800aa06:	2205      	movs	r2, #5
 800aa08:	7819      	ldrb	r1, [r3, #0]
 800aa0a:	485d      	ldr	r0, [pc, #372]	; (800ab80 <_vfiprintf_r+0x260>)
 800aa0c:	f7ff faaa 	bl	8009f64 <memchr>
 800aa10:	9b03      	ldr	r3, [sp, #12]
 800aa12:	1c5f      	adds	r7, r3, #1
 800aa14:	2800      	cmp	r0, #0
 800aa16:	d120      	bne.n	800aa5a <_vfiprintf_r+0x13a>
 800aa18:	682a      	ldr	r2, [r5, #0]
 800aa1a:	06d3      	lsls	r3, r2, #27
 800aa1c:	d504      	bpl.n	800aa28 <_vfiprintf_r+0x108>
 800aa1e:	2353      	movs	r3, #83	; 0x53
 800aa20:	a904      	add	r1, sp, #16
 800aa22:	185b      	adds	r3, r3, r1
 800aa24:	2120      	movs	r1, #32
 800aa26:	7019      	strb	r1, [r3, #0]
 800aa28:	0713      	lsls	r3, r2, #28
 800aa2a:	d504      	bpl.n	800aa36 <_vfiprintf_r+0x116>
 800aa2c:	2353      	movs	r3, #83	; 0x53
 800aa2e:	a904      	add	r1, sp, #16
 800aa30:	185b      	adds	r3, r3, r1
 800aa32:	212b      	movs	r1, #43	; 0x2b
 800aa34:	7019      	strb	r1, [r3, #0]
 800aa36:	9b03      	ldr	r3, [sp, #12]
 800aa38:	781b      	ldrb	r3, [r3, #0]
 800aa3a:	2b2a      	cmp	r3, #42	; 0x2a
 800aa3c:	d016      	beq.n	800aa6c <_vfiprintf_r+0x14c>
 800aa3e:	2100      	movs	r1, #0
 800aa40:	68eb      	ldr	r3, [r5, #12]
 800aa42:	9f03      	ldr	r7, [sp, #12]
 800aa44:	783a      	ldrb	r2, [r7, #0]
 800aa46:	1c78      	adds	r0, r7, #1
 800aa48:	3a30      	subs	r2, #48	; 0x30
 800aa4a:	4684      	mov	ip, r0
 800aa4c:	2a09      	cmp	r2, #9
 800aa4e:	d94f      	bls.n	800aaf0 <_vfiprintf_r+0x1d0>
 800aa50:	2900      	cmp	r1, #0
 800aa52:	d111      	bne.n	800aa78 <_vfiprintf_r+0x158>
 800aa54:	e017      	b.n	800aa86 <_vfiprintf_r+0x166>
 800aa56:	3701      	adds	r7, #1
 800aa58:	e7a9      	b.n	800a9ae <_vfiprintf_r+0x8e>
 800aa5a:	4b49      	ldr	r3, [pc, #292]	; (800ab80 <_vfiprintf_r+0x260>)
 800aa5c:	682a      	ldr	r2, [r5, #0]
 800aa5e:	1ac0      	subs	r0, r0, r3
 800aa60:	2301      	movs	r3, #1
 800aa62:	4083      	lsls	r3, r0
 800aa64:	4313      	orrs	r3, r2
 800aa66:	602b      	str	r3, [r5, #0]
 800aa68:	9703      	str	r7, [sp, #12]
 800aa6a:	e7cb      	b.n	800aa04 <_vfiprintf_r+0xe4>
 800aa6c:	9b07      	ldr	r3, [sp, #28]
 800aa6e:	1d19      	adds	r1, r3, #4
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	9107      	str	r1, [sp, #28]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	db01      	blt.n	800aa7c <_vfiprintf_r+0x15c>
 800aa78:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa7a:	e004      	b.n	800aa86 <_vfiprintf_r+0x166>
 800aa7c:	425b      	negs	r3, r3
 800aa7e:	60eb      	str	r3, [r5, #12]
 800aa80:	2302      	movs	r3, #2
 800aa82:	4313      	orrs	r3, r2
 800aa84:	602b      	str	r3, [r5, #0]
 800aa86:	783b      	ldrb	r3, [r7, #0]
 800aa88:	2b2e      	cmp	r3, #46	; 0x2e
 800aa8a:	d10a      	bne.n	800aaa2 <_vfiprintf_r+0x182>
 800aa8c:	787b      	ldrb	r3, [r7, #1]
 800aa8e:	2b2a      	cmp	r3, #42	; 0x2a
 800aa90:	d137      	bne.n	800ab02 <_vfiprintf_r+0x1e2>
 800aa92:	9b07      	ldr	r3, [sp, #28]
 800aa94:	3702      	adds	r7, #2
 800aa96:	1d1a      	adds	r2, r3, #4
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	9207      	str	r2, [sp, #28]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	db2d      	blt.n	800aafc <_vfiprintf_r+0x1dc>
 800aaa0:	9309      	str	r3, [sp, #36]	; 0x24
 800aaa2:	2203      	movs	r2, #3
 800aaa4:	7839      	ldrb	r1, [r7, #0]
 800aaa6:	4837      	ldr	r0, [pc, #220]	; (800ab84 <_vfiprintf_r+0x264>)
 800aaa8:	f7ff fa5c 	bl	8009f64 <memchr>
 800aaac:	2800      	cmp	r0, #0
 800aaae:	d007      	beq.n	800aac0 <_vfiprintf_r+0x1a0>
 800aab0:	4b34      	ldr	r3, [pc, #208]	; (800ab84 <_vfiprintf_r+0x264>)
 800aab2:	682a      	ldr	r2, [r5, #0]
 800aab4:	1ac0      	subs	r0, r0, r3
 800aab6:	2340      	movs	r3, #64	; 0x40
 800aab8:	4083      	lsls	r3, r0
 800aaba:	4313      	orrs	r3, r2
 800aabc:	3701      	adds	r7, #1
 800aabe:	602b      	str	r3, [r5, #0]
 800aac0:	7839      	ldrb	r1, [r7, #0]
 800aac2:	1c7b      	adds	r3, r7, #1
 800aac4:	2206      	movs	r2, #6
 800aac6:	4830      	ldr	r0, [pc, #192]	; (800ab88 <_vfiprintf_r+0x268>)
 800aac8:	9303      	str	r3, [sp, #12]
 800aaca:	7629      	strb	r1, [r5, #24]
 800aacc:	f7ff fa4a 	bl	8009f64 <memchr>
 800aad0:	2800      	cmp	r0, #0
 800aad2:	d045      	beq.n	800ab60 <_vfiprintf_r+0x240>
 800aad4:	4b2d      	ldr	r3, [pc, #180]	; (800ab8c <_vfiprintf_r+0x26c>)
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d127      	bne.n	800ab2a <_vfiprintf_r+0x20a>
 800aada:	2207      	movs	r2, #7
 800aadc:	9b07      	ldr	r3, [sp, #28]
 800aade:	3307      	adds	r3, #7
 800aae0:	4393      	bics	r3, r2
 800aae2:	3308      	adds	r3, #8
 800aae4:	9307      	str	r3, [sp, #28]
 800aae6:	696b      	ldr	r3, [r5, #20]
 800aae8:	9a04      	ldr	r2, [sp, #16]
 800aaea:	189b      	adds	r3, r3, r2
 800aaec:	616b      	str	r3, [r5, #20]
 800aaee:	e75d      	b.n	800a9ac <_vfiprintf_r+0x8c>
 800aaf0:	210a      	movs	r1, #10
 800aaf2:	434b      	muls	r3, r1
 800aaf4:	4667      	mov	r7, ip
 800aaf6:	189b      	adds	r3, r3, r2
 800aaf8:	3909      	subs	r1, #9
 800aafa:	e7a3      	b.n	800aa44 <_vfiprintf_r+0x124>
 800aafc:	2301      	movs	r3, #1
 800aafe:	425b      	negs	r3, r3
 800ab00:	e7ce      	b.n	800aaa0 <_vfiprintf_r+0x180>
 800ab02:	2300      	movs	r3, #0
 800ab04:	001a      	movs	r2, r3
 800ab06:	3701      	adds	r7, #1
 800ab08:	606b      	str	r3, [r5, #4]
 800ab0a:	7839      	ldrb	r1, [r7, #0]
 800ab0c:	1c78      	adds	r0, r7, #1
 800ab0e:	3930      	subs	r1, #48	; 0x30
 800ab10:	4684      	mov	ip, r0
 800ab12:	2909      	cmp	r1, #9
 800ab14:	d903      	bls.n	800ab1e <_vfiprintf_r+0x1fe>
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d0c3      	beq.n	800aaa2 <_vfiprintf_r+0x182>
 800ab1a:	9209      	str	r2, [sp, #36]	; 0x24
 800ab1c:	e7c1      	b.n	800aaa2 <_vfiprintf_r+0x182>
 800ab1e:	230a      	movs	r3, #10
 800ab20:	435a      	muls	r2, r3
 800ab22:	4667      	mov	r7, ip
 800ab24:	1852      	adds	r2, r2, r1
 800ab26:	3b09      	subs	r3, #9
 800ab28:	e7ef      	b.n	800ab0a <_vfiprintf_r+0x1ea>
 800ab2a:	ab07      	add	r3, sp, #28
 800ab2c:	9300      	str	r3, [sp, #0]
 800ab2e:	0022      	movs	r2, r4
 800ab30:	0029      	movs	r1, r5
 800ab32:	0030      	movs	r0, r6
 800ab34:	4b16      	ldr	r3, [pc, #88]	; (800ab90 <_vfiprintf_r+0x270>)
 800ab36:	f7fd fb33 	bl	80081a0 <_printf_float>
 800ab3a:	9004      	str	r0, [sp, #16]
 800ab3c:	9b04      	ldr	r3, [sp, #16]
 800ab3e:	3301      	adds	r3, #1
 800ab40:	d1d1      	bne.n	800aae6 <_vfiprintf_r+0x1c6>
 800ab42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ab44:	07db      	lsls	r3, r3, #31
 800ab46:	d405      	bmi.n	800ab54 <_vfiprintf_r+0x234>
 800ab48:	89a3      	ldrh	r3, [r4, #12]
 800ab4a:	059b      	lsls	r3, r3, #22
 800ab4c:	d402      	bmi.n	800ab54 <_vfiprintf_r+0x234>
 800ab4e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ab50:	f7ff f990 	bl	8009e74 <__retarget_lock_release_recursive>
 800ab54:	89a3      	ldrh	r3, [r4, #12]
 800ab56:	065b      	lsls	r3, r3, #25
 800ab58:	d500      	bpl.n	800ab5c <_vfiprintf_r+0x23c>
 800ab5a:	e70a      	b.n	800a972 <_vfiprintf_r+0x52>
 800ab5c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800ab5e:	e70a      	b.n	800a976 <_vfiprintf_r+0x56>
 800ab60:	ab07      	add	r3, sp, #28
 800ab62:	9300      	str	r3, [sp, #0]
 800ab64:	0022      	movs	r2, r4
 800ab66:	0029      	movs	r1, r5
 800ab68:	0030      	movs	r0, r6
 800ab6a:	4b09      	ldr	r3, [pc, #36]	; (800ab90 <_vfiprintf_r+0x270>)
 800ab6c:	f7fd fdca 	bl	8008704 <_printf_i>
 800ab70:	e7e3      	b.n	800ab3a <_vfiprintf_r+0x21a>
 800ab72:	46c0      	nop			; (mov r8, r8)
 800ab74:	0800b5b4 	.word	0x0800b5b4
 800ab78:	0800b5d4 	.word	0x0800b5d4
 800ab7c:	0800b594 	.word	0x0800b594
 800ab80:	0800b74c 	.word	0x0800b74c
 800ab84:	0800b752 	.word	0x0800b752
 800ab88:	0800b756 	.word	0x0800b756
 800ab8c:	080081a1 	.word	0x080081a1
 800ab90:	0800a8fb 	.word	0x0800a8fb

0800ab94 <_sbrk_r>:
 800ab94:	2300      	movs	r3, #0
 800ab96:	b570      	push	{r4, r5, r6, lr}
 800ab98:	4d06      	ldr	r5, [pc, #24]	; (800abb4 <_sbrk_r+0x20>)
 800ab9a:	0004      	movs	r4, r0
 800ab9c:	0008      	movs	r0, r1
 800ab9e:	602b      	str	r3, [r5, #0]
 800aba0:	f7f8 fe26 	bl	80037f0 <_sbrk>
 800aba4:	1c43      	adds	r3, r0, #1
 800aba6:	d103      	bne.n	800abb0 <_sbrk_r+0x1c>
 800aba8:	682b      	ldr	r3, [r5, #0]
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d000      	beq.n	800abb0 <_sbrk_r+0x1c>
 800abae:	6023      	str	r3, [r4, #0]
 800abb0:	bd70      	pop	{r4, r5, r6, pc}
 800abb2:	46c0      	nop			; (mov r8, r8)
 800abb4:	20000e70 	.word	0x20000e70

0800abb8 <__sread>:
 800abb8:	b570      	push	{r4, r5, r6, lr}
 800abba:	000c      	movs	r4, r1
 800abbc:	250e      	movs	r5, #14
 800abbe:	5f49      	ldrsh	r1, [r1, r5]
 800abc0:	f000 f8f4 	bl	800adac <_read_r>
 800abc4:	2800      	cmp	r0, #0
 800abc6:	db03      	blt.n	800abd0 <__sread+0x18>
 800abc8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800abca:	181b      	adds	r3, r3, r0
 800abcc:	6563      	str	r3, [r4, #84]	; 0x54
 800abce:	bd70      	pop	{r4, r5, r6, pc}
 800abd0:	89a3      	ldrh	r3, [r4, #12]
 800abd2:	4a02      	ldr	r2, [pc, #8]	; (800abdc <__sread+0x24>)
 800abd4:	4013      	ands	r3, r2
 800abd6:	81a3      	strh	r3, [r4, #12]
 800abd8:	e7f9      	b.n	800abce <__sread+0x16>
 800abda:	46c0      	nop			; (mov r8, r8)
 800abdc:	ffffefff 	.word	0xffffefff

0800abe0 <__swrite>:
 800abe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abe2:	001f      	movs	r7, r3
 800abe4:	898b      	ldrh	r3, [r1, #12]
 800abe6:	0005      	movs	r5, r0
 800abe8:	000c      	movs	r4, r1
 800abea:	0016      	movs	r6, r2
 800abec:	05db      	lsls	r3, r3, #23
 800abee:	d505      	bpl.n	800abfc <__swrite+0x1c>
 800abf0:	230e      	movs	r3, #14
 800abf2:	5ec9      	ldrsh	r1, [r1, r3]
 800abf4:	2200      	movs	r2, #0
 800abf6:	2302      	movs	r3, #2
 800abf8:	f000 f8a2 	bl	800ad40 <_lseek_r>
 800abfc:	89a3      	ldrh	r3, [r4, #12]
 800abfe:	4a05      	ldr	r2, [pc, #20]	; (800ac14 <__swrite+0x34>)
 800ac00:	0028      	movs	r0, r5
 800ac02:	4013      	ands	r3, r2
 800ac04:	81a3      	strh	r3, [r4, #12]
 800ac06:	0032      	movs	r2, r6
 800ac08:	230e      	movs	r3, #14
 800ac0a:	5ee1      	ldrsh	r1, [r4, r3]
 800ac0c:	003b      	movs	r3, r7
 800ac0e:	f000 f81f 	bl	800ac50 <_write_r>
 800ac12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac14:	ffffefff 	.word	0xffffefff

0800ac18 <__sseek>:
 800ac18:	b570      	push	{r4, r5, r6, lr}
 800ac1a:	000c      	movs	r4, r1
 800ac1c:	250e      	movs	r5, #14
 800ac1e:	5f49      	ldrsh	r1, [r1, r5]
 800ac20:	f000 f88e 	bl	800ad40 <_lseek_r>
 800ac24:	89a3      	ldrh	r3, [r4, #12]
 800ac26:	1c42      	adds	r2, r0, #1
 800ac28:	d103      	bne.n	800ac32 <__sseek+0x1a>
 800ac2a:	4a05      	ldr	r2, [pc, #20]	; (800ac40 <__sseek+0x28>)
 800ac2c:	4013      	ands	r3, r2
 800ac2e:	81a3      	strh	r3, [r4, #12]
 800ac30:	bd70      	pop	{r4, r5, r6, pc}
 800ac32:	2280      	movs	r2, #128	; 0x80
 800ac34:	0152      	lsls	r2, r2, #5
 800ac36:	4313      	orrs	r3, r2
 800ac38:	81a3      	strh	r3, [r4, #12]
 800ac3a:	6560      	str	r0, [r4, #84]	; 0x54
 800ac3c:	e7f8      	b.n	800ac30 <__sseek+0x18>
 800ac3e:	46c0      	nop			; (mov r8, r8)
 800ac40:	ffffefff 	.word	0xffffefff

0800ac44 <__sclose>:
 800ac44:	b510      	push	{r4, lr}
 800ac46:	230e      	movs	r3, #14
 800ac48:	5ec9      	ldrsh	r1, [r1, r3]
 800ac4a:	f000 f833 	bl	800acb4 <_close_r>
 800ac4e:	bd10      	pop	{r4, pc}

0800ac50 <_write_r>:
 800ac50:	b570      	push	{r4, r5, r6, lr}
 800ac52:	0004      	movs	r4, r0
 800ac54:	0008      	movs	r0, r1
 800ac56:	0011      	movs	r1, r2
 800ac58:	001a      	movs	r2, r3
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	4d05      	ldr	r5, [pc, #20]	; (800ac74 <_write_r+0x24>)
 800ac5e:	602b      	str	r3, [r5, #0]
 800ac60:	f7f8 fbb6 	bl	80033d0 <_write>
 800ac64:	1c43      	adds	r3, r0, #1
 800ac66:	d103      	bne.n	800ac70 <_write_r+0x20>
 800ac68:	682b      	ldr	r3, [r5, #0]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d000      	beq.n	800ac70 <_write_r+0x20>
 800ac6e:	6023      	str	r3, [r4, #0]
 800ac70:	bd70      	pop	{r4, r5, r6, pc}
 800ac72:	46c0      	nop			; (mov r8, r8)
 800ac74:	20000e70 	.word	0x20000e70

0800ac78 <__assert_func>:
 800ac78:	b530      	push	{r4, r5, lr}
 800ac7a:	0014      	movs	r4, r2
 800ac7c:	001a      	movs	r2, r3
 800ac7e:	4b09      	ldr	r3, [pc, #36]	; (800aca4 <__assert_func+0x2c>)
 800ac80:	0005      	movs	r5, r0
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	b085      	sub	sp, #20
 800ac86:	68d8      	ldr	r0, [r3, #12]
 800ac88:	4b07      	ldr	r3, [pc, #28]	; (800aca8 <__assert_func+0x30>)
 800ac8a:	2c00      	cmp	r4, #0
 800ac8c:	d101      	bne.n	800ac92 <__assert_func+0x1a>
 800ac8e:	4b07      	ldr	r3, [pc, #28]	; (800acac <__assert_func+0x34>)
 800ac90:	001c      	movs	r4, r3
 800ac92:	9301      	str	r3, [sp, #4]
 800ac94:	9100      	str	r1, [sp, #0]
 800ac96:	002b      	movs	r3, r5
 800ac98:	4905      	ldr	r1, [pc, #20]	; (800acb0 <__assert_func+0x38>)
 800ac9a:	9402      	str	r4, [sp, #8]
 800ac9c:	f000 f81c 	bl	800acd8 <fiprintf>
 800aca0:	f000 f8a5 	bl	800adee <abort>
 800aca4:	2000040c 	.word	0x2000040c
 800aca8:	0800b75d 	.word	0x0800b75d
 800acac:	0800b798 	.word	0x0800b798
 800acb0:	0800b76a 	.word	0x0800b76a

0800acb4 <_close_r>:
 800acb4:	2300      	movs	r3, #0
 800acb6:	b570      	push	{r4, r5, r6, lr}
 800acb8:	4d06      	ldr	r5, [pc, #24]	; (800acd4 <_close_r+0x20>)
 800acba:	0004      	movs	r4, r0
 800acbc:	0008      	movs	r0, r1
 800acbe:	602b      	str	r3, [r5, #0]
 800acc0:	f7f8 fbb4 	bl	800342c <_close>
 800acc4:	1c43      	adds	r3, r0, #1
 800acc6:	d103      	bne.n	800acd0 <_close_r+0x1c>
 800acc8:	682b      	ldr	r3, [r5, #0]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d000      	beq.n	800acd0 <_close_r+0x1c>
 800acce:	6023      	str	r3, [r4, #0]
 800acd0:	bd70      	pop	{r4, r5, r6, pc}
 800acd2:	46c0      	nop			; (mov r8, r8)
 800acd4:	20000e70 	.word	0x20000e70

0800acd8 <fiprintf>:
 800acd8:	b40e      	push	{r1, r2, r3}
 800acda:	b503      	push	{r0, r1, lr}
 800acdc:	0001      	movs	r1, r0
 800acde:	ab03      	add	r3, sp, #12
 800ace0:	4804      	ldr	r0, [pc, #16]	; (800acf4 <fiprintf+0x1c>)
 800ace2:	cb04      	ldmia	r3!, {r2}
 800ace4:	6800      	ldr	r0, [r0, #0]
 800ace6:	9301      	str	r3, [sp, #4]
 800ace8:	f7ff fe1a 	bl	800a920 <_vfiprintf_r>
 800acec:	b002      	add	sp, #8
 800acee:	bc08      	pop	{r3}
 800acf0:	b003      	add	sp, #12
 800acf2:	4718      	bx	r3
 800acf4:	2000040c 	.word	0x2000040c

0800acf8 <_fstat_r>:
 800acf8:	2300      	movs	r3, #0
 800acfa:	b570      	push	{r4, r5, r6, lr}
 800acfc:	4d06      	ldr	r5, [pc, #24]	; (800ad18 <_fstat_r+0x20>)
 800acfe:	0004      	movs	r4, r0
 800ad00:	0008      	movs	r0, r1
 800ad02:	0011      	movs	r1, r2
 800ad04:	602b      	str	r3, [r5, #0]
 800ad06:	f7f8 fbe3 	bl	80034d0 <_fstat>
 800ad0a:	1c43      	adds	r3, r0, #1
 800ad0c:	d103      	bne.n	800ad16 <_fstat_r+0x1e>
 800ad0e:	682b      	ldr	r3, [r5, #0]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d000      	beq.n	800ad16 <_fstat_r+0x1e>
 800ad14:	6023      	str	r3, [r4, #0]
 800ad16:	bd70      	pop	{r4, r5, r6, pc}
 800ad18:	20000e70 	.word	0x20000e70

0800ad1c <_isatty_r>:
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	b570      	push	{r4, r5, r6, lr}
 800ad20:	4d06      	ldr	r5, [pc, #24]	; (800ad3c <_isatty_r+0x20>)
 800ad22:	0004      	movs	r4, r0
 800ad24:	0008      	movs	r0, r1
 800ad26:	602b      	str	r3, [r5, #0]
 800ad28:	f7f8 fb3c 	bl	80033a4 <_isatty>
 800ad2c:	1c43      	adds	r3, r0, #1
 800ad2e:	d103      	bne.n	800ad38 <_isatty_r+0x1c>
 800ad30:	682b      	ldr	r3, [r5, #0]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d000      	beq.n	800ad38 <_isatty_r+0x1c>
 800ad36:	6023      	str	r3, [r4, #0]
 800ad38:	bd70      	pop	{r4, r5, r6, pc}
 800ad3a:	46c0      	nop			; (mov r8, r8)
 800ad3c:	20000e70 	.word	0x20000e70

0800ad40 <_lseek_r>:
 800ad40:	b570      	push	{r4, r5, r6, lr}
 800ad42:	0004      	movs	r4, r0
 800ad44:	0008      	movs	r0, r1
 800ad46:	0011      	movs	r1, r2
 800ad48:	001a      	movs	r2, r3
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	4d05      	ldr	r5, [pc, #20]	; (800ad64 <_lseek_r+0x24>)
 800ad4e:	602b      	str	r3, [r5, #0]
 800ad50:	f7f8 fb83 	bl	800345a <_lseek>
 800ad54:	1c43      	adds	r3, r0, #1
 800ad56:	d103      	bne.n	800ad60 <_lseek_r+0x20>
 800ad58:	682b      	ldr	r3, [r5, #0]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d000      	beq.n	800ad60 <_lseek_r+0x20>
 800ad5e:	6023      	str	r3, [r4, #0]
 800ad60:	bd70      	pop	{r4, r5, r6, pc}
 800ad62:	46c0      	nop			; (mov r8, r8)
 800ad64:	20000e70 	.word	0x20000e70

0800ad68 <__ascii_mbtowc>:
 800ad68:	b082      	sub	sp, #8
 800ad6a:	2900      	cmp	r1, #0
 800ad6c:	d100      	bne.n	800ad70 <__ascii_mbtowc+0x8>
 800ad6e:	a901      	add	r1, sp, #4
 800ad70:	1e10      	subs	r0, r2, #0
 800ad72:	d006      	beq.n	800ad82 <__ascii_mbtowc+0x1a>
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d006      	beq.n	800ad86 <__ascii_mbtowc+0x1e>
 800ad78:	7813      	ldrb	r3, [r2, #0]
 800ad7a:	600b      	str	r3, [r1, #0]
 800ad7c:	7810      	ldrb	r0, [r2, #0]
 800ad7e:	1e43      	subs	r3, r0, #1
 800ad80:	4198      	sbcs	r0, r3
 800ad82:	b002      	add	sp, #8
 800ad84:	4770      	bx	lr
 800ad86:	2002      	movs	r0, #2
 800ad88:	4240      	negs	r0, r0
 800ad8a:	e7fa      	b.n	800ad82 <__ascii_mbtowc+0x1a>

0800ad8c <__malloc_lock>:
 800ad8c:	b510      	push	{r4, lr}
 800ad8e:	4802      	ldr	r0, [pc, #8]	; (800ad98 <__malloc_lock+0xc>)
 800ad90:	f7ff f86f 	bl	8009e72 <__retarget_lock_acquire_recursive>
 800ad94:	bd10      	pop	{r4, pc}
 800ad96:	46c0      	nop			; (mov r8, r8)
 800ad98:	20000e64 	.word	0x20000e64

0800ad9c <__malloc_unlock>:
 800ad9c:	b510      	push	{r4, lr}
 800ad9e:	4802      	ldr	r0, [pc, #8]	; (800ada8 <__malloc_unlock+0xc>)
 800ada0:	f7ff f868 	bl	8009e74 <__retarget_lock_release_recursive>
 800ada4:	bd10      	pop	{r4, pc}
 800ada6:	46c0      	nop			; (mov r8, r8)
 800ada8:	20000e64 	.word	0x20000e64

0800adac <_read_r>:
 800adac:	b570      	push	{r4, r5, r6, lr}
 800adae:	0004      	movs	r4, r0
 800adb0:	0008      	movs	r0, r1
 800adb2:	0011      	movs	r1, r2
 800adb4:	001a      	movs	r2, r3
 800adb6:	2300      	movs	r3, #0
 800adb8:	4d05      	ldr	r5, [pc, #20]	; (800add0 <_read_r+0x24>)
 800adba:	602b      	str	r3, [r5, #0]
 800adbc:	f7f8 fb5e 	bl	800347c <_read>
 800adc0:	1c43      	adds	r3, r0, #1
 800adc2:	d103      	bne.n	800adcc <_read_r+0x20>
 800adc4:	682b      	ldr	r3, [r5, #0]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d000      	beq.n	800adcc <_read_r+0x20>
 800adca:	6023      	str	r3, [r4, #0]
 800adcc:	bd70      	pop	{r4, r5, r6, pc}
 800adce:	46c0      	nop			; (mov r8, r8)
 800add0:	20000e70 	.word	0x20000e70

0800add4 <__ascii_wctomb>:
 800add4:	0003      	movs	r3, r0
 800add6:	1e08      	subs	r0, r1, #0
 800add8:	d005      	beq.n	800ade6 <__ascii_wctomb+0x12>
 800adda:	2aff      	cmp	r2, #255	; 0xff
 800addc:	d904      	bls.n	800ade8 <__ascii_wctomb+0x14>
 800adde:	228a      	movs	r2, #138	; 0x8a
 800ade0:	2001      	movs	r0, #1
 800ade2:	601a      	str	r2, [r3, #0]
 800ade4:	4240      	negs	r0, r0
 800ade6:	4770      	bx	lr
 800ade8:	2001      	movs	r0, #1
 800adea:	700a      	strb	r2, [r1, #0]
 800adec:	e7fb      	b.n	800ade6 <__ascii_wctomb+0x12>

0800adee <abort>:
 800adee:	2006      	movs	r0, #6
 800adf0:	b510      	push	{r4, lr}
 800adf2:	f000 f82d 	bl	800ae50 <raise>
 800adf6:	2001      	movs	r0, #1
 800adf8:	f000 f85a 	bl	800aeb0 <_exit>

0800adfc <_raise_r>:
 800adfc:	b570      	push	{r4, r5, r6, lr}
 800adfe:	0004      	movs	r4, r0
 800ae00:	000d      	movs	r5, r1
 800ae02:	291f      	cmp	r1, #31
 800ae04:	d904      	bls.n	800ae10 <_raise_r+0x14>
 800ae06:	2316      	movs	r3, #22
 800ae08:	6003      	str	r3, [r0, #0]
 800ae0a:	2001      	movs	r0, #1
 800ae0c:	4240      	negs	r0, r0
 800ae0e:	bd70      	pop	{r4, r5, r6, pc}
 800ae10:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d004      	beq.n	800ae20 <_raise_r+0x24>
 800ae16:	008a      	lsls	r2, r1, #2
 800ae18:	189b      	adds	r3, r3, r2
 800ae1a:	681a      	ldr	r2, [r3, #0]
 800ae1c:	2a00      	cmp	r2, #0
 800ae1e:	d108      	bne.n	800ae32 <_raise_r+0x36>
 800ae20:	0020      	movs	r0, r4
 800ae22:	f000 f831 	bl	800ae88 <_getpid_r>
 800ae26:	002a      	movs	r2, r5
 800ae28:	0001      	movs	r1, r0
 800ae2a:	0020      	movs	r0, r4
 800ae2c:	f000 f81a 	bl	800ae64 <_kill_r>
 800ae30:	e7ed      	b.n	800ae0e <_raise_r+0x12>
 800ae32:	2000      	movs	r0, #0
 800ae34:	2a01      	cmp	r2, #1
 800ae36:	d0ea      	beq.n	800ae0e <_raise_r+0x12>
 800ae38:	1c51      	adds	r1, r2, #1
 800ae3a:	d103      	bne.n	800ae44 <_raise_r+0x48>
 800ae3c:	2316      	movs	r3, #22
 800ae3e:	3001      	adds	r0, #1
 800ae40:	6023      	str	r3, [r4, #0]
 800ae42:	e7e4      	b.n	800ae0e <_raise_r+0x12>
 800ae44:	2400      	movs	r4, #0
 800ae46:	0028      	movs	r0, r5
 800ae48:	601c      	str	r4, [r3, #0]
 800ae4a:	4790      	blx	r2
 800ae4c:	0020      	movs	r0, r4
 800ae4e:	e7de      	b.n	800ae0e <_raise_r+0x12>

0800ae50 <raise>:
 800ae50:	b510      	push	{r4, lr}
 800ae52:	4b03      	ldr	r3, [pc, #12]	; (800ae60 <raise+0x10>)
 800ae54:	0001      	movs	r1, r0
 800ae56:	6818      	ldr	r0, [r3, #0]
 800ae58:	f7ff ffd0 	bl	800adfc <_raise_r>
 800ae5c:	bd10      	pop	{r4, pc}
 800ae5e:	46c0      	nop			; (mov r8, r8)
 800ae60:	2000040c 	.word	0x2000040c

0800ae64 <_kill_r>:
 800ae64:	2300      	movs	r3, #0
 800ae66:	b570      	push	{r4, r5, r6, lr}
 800ae68:	4d06      	ldr	r5, [pc, #24]	; (800ae84 <_kill_r+0x20>)
 800ae6a:	0004      	movs	r4, r0
 800ae6c:	0008      	movs	r0, r1
 800ae6e:	0011      	movs	r1, r2
 800ae70:	602b      	str	r3, [r5, #0]
 800ae72:	f000 f815 	bl	800aea0 <_kill>
 800ae76:	1c43      	adds	r3, r0, #1
 800ae78:	d103      	bne.n	800ae82 <_kill_r+0x1e>
 800ae7a:	682b      	ldr	r3, [r5, #0]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d000      	beq.n	800ae82 <_kill_r+0x1e>
 800ae80:	6023      	str	r3, [r4, #0]
 800ae82:	bd70      	pop	{r4, r5, r6, pc}
 800ae84:	20000e70 	.word	0x20000e70

0800ae88 <_getpid_r>:
 800ae88:	b510      	push	{r4, lr}
 800ae8a:	f000 f801 	bl	800ae90 <_getpid>
 800ae8e:	bd10      	pop	{r4, pc}

0800ae90 <_getpid>:
 800ae90:	2258      	movs	r2, #88	; 0x58
 800ae92:	2001      	movs	r0, #1
 800ae94:	4b01      	ldr	r3, [pc, #4]	; (800ae9c <_getpid+0xc>)
 800ae96:	4240      	negs	r0, r0
 800ae98:	601a      	str	r2, [r3, #0]
 800ae9a:	4770      	bx	lr
 800ae9c:	20000e70 	.word	0x20000e70

0800aea0 <_kill>:
 800aea0:	2258      	movs	r2, #88	; 0x58
 800aea2:	2001      	movs	r0, #1
 800aea4:	4b01      	ldr	r3, [pc, #4]	; (800aeac <_kill+0xc>)
 800aea6:	4240      	negs	r0, r0
 800aea8:	601a      	str	r2, [r3, #0]
 800aeaa:	4770      	bx	lr
 800aeac:	20000e70 	.word	0x20000e70

0800aeb0 <_exit>:
 800aeb0:	e7fe      	b.n	800aeb0 <_exit>
	...

0800aeb4 <_init>:
 800aeb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aeb6:	46c0      	nop			; (mov r8, r8)
 800aeb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aeba:	bc08      	pop	{r3}
 800aebc:	469e      	mov	lr, r3
 800aebe:	4770      	bx	lr

0800aec0 <_fini>:
 800aec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aec2:	46c0      	nop			; (mov r8, r8)
 800aec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aec6:	bc08      	pop	{r3}
 800aec8:	469e      	mov	lr, r3
 800aeca:	4770      	bx	lr
 800aecc:	0000      	movs	r0, r0
	...

0800aed0 <__FLASH_Program_Fast_veneer>:
 800aed0:	b401      	push	{r0}
 800aed2:	4802      	ldr	r0, [pc, #8]	; (800aedc <__FLASH_Program_Fast_veneer+0xc>)
 800aed4:	4684      	mov	ip, r0
 800aed6:	bc01      	pop	{r0}
 800aed8:	4760      	bx	ip
 800aeda:	bf00      	nop
 800aedc:	200005dd 	.word	0x200005dd

Disassembly of section .data:

20000400 <SystemCoreClock>:
20000400:	00f42400                                .$..

20000404 <uwTickPrio>:
20000404:	00000004                                ....

20000408 <uwTickFreq>:
20000408:	00000001                                ....

2000040c <_impure_ptr>:
2000040c:	20000410                                ... 

20000410 <impure_data>:
20000410:	00000000 0800b5b4 0800b5d4 0800b594     ................
	...

20000470 <__global_locale>:
20000470:	00000043 00000000 00000000 00000000     C...............
	...
20000490:	00000043 00000000 00000000 00000000     C...............
	...
200004b0:	00000043 00000000 00000000 00000000     C...............
	...
200004d0:	00000043 00000000 00000000 00000000     C...............
	...
200004f0:	00000043 00000000 00000000 00000000     C...............
	...
20000510:	00000043 00000000 00000000 00000000     C...............
	...
20000530:	00000043 00000000 00000000 00000000     C...............
	...
20000550:	0800add5 0800ad69 00000000 0800b7a3     ....i...........
20000560:	0800b7a1 0800b798 0800b798 0800b798     ................
20000570:	0800b798 0800b798 0800b798 0800b798     ................
20000580:	0800b798 0800b798 ffffffff ffffffff     ................
20000590:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
200005b8:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

200005dc <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
200005dc:	b580      	push	{r7, lr}
200005de:	b088      	sub	sp, #32
200005e0:	af00      	add	r7, sp, #0
200005e2:	6078      	str	r0, [r7, #4]
200005e4:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
200005e6:	231f      	movs	r3, #31
200005e8:	18fb      	adds	r3, r7, r3
200005ea:	2200      	movs	r2, #0
200005ec:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
200005ee:	687b      	ldr	r3, [r7, #4]
200005f0:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
200005f2:	683b      	ldr	r3, [r7, #0]
200005f4:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
200005f6:	4b1a      	ldr	r3, [pc, #104]	; (20000660 <FLASH_Program_Fast+0x84>)
200005f8:	695a      	ldr	r2, [r3, #20]
200005fa:	4b19      	ldr	r3, [pc, #100]	; (20000660 <FLASH_Program_Fast+0x84>)
200005fc:	2180      	movs	r1, #128	; 0x80
200005fe:	02c9      	lsls	r1, r1, #11
20000600:	430a      	orrs	r2, r1
20000602:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
20000604:	f3ef 8310 	mrs	r3, PRIMASK
20000608:	60fb      	str	r3, [r7, #12]
  return(result);
2000060a:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
2000060c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
2000060e:	b672      	cpsid	i
}
20000610:	46c0      	nop			; (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
20000612:	e00f      	b.n	20000634 <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
20000614:	697a      	ldr	r2, [r7, #20]
20000616:	69bb      	ldr	r3, [r7, #24]
20000618:	6812      	ldr	r2, [r2, #0]
2000061a:	601a      	str	r2, [r3, #0]
    src += 4U;
2000061c:	697b      	ldr	r3, [r7, #20]
2000061e:	3304      	adds	r3, #4
20000620:	617b      	str	r3, [r7, #20]
    dest += 4U;
20000622:	69bb      	ldr	r3, [r7, #24]
20000624:	3304      	adds	r3, #4
20000626:	61bb      	str	r3, [r7, #24]
    index++;
20000628:	211f      	movs	r1, #31
2000062a:	187b      	adds	r3, r7, r1
2000062c:	781a      	ldrb	r2, [r3, #0]
2000062e:	187b      	adds	r3, r7, r1
20000630:	3201      	adds	r2, #1
20000632:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
20000634:	231f      	movs	r3, #31
20000636:	18fb      	adds	r3, r7, r3
20000638:	781b      	ldrb	r3, [r3, #0]
2000063a:	2b3f      	cmp	r3, #63	; 0x3f
2000063c:	d9ea      	bls.n	20000614 <FLASH_Program_Fast+0x38>
  /* wait for BSY1 in order to be sure that flash operation is ended befoire
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
2000063e:	46c0      	nop			; (mov r8, r8)
20000640:	4b07      	ldr	r3, [pc, #28]	; (20000660 <FLASH_Program_Fast+0x84>)
20000642:	691a      	ldr	r2, [r3, #16]
20000644:	23c0      	movs	r3, #192	; 0xc0
20000646:	029b      	lsls	r3, r3, #10
20000648:	4013      	ands	r3, r2
2000064a:	d1f9      	bne.n	20000640 <FLASH_Program_Fast+0x64>
2000064c:	693b      	ldr	r3, [r7, #16]
2000064e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000650:	68bb      	ldr	r3, [r7, #8]
20000652:	f383 8810 	msr	PRIMASK, r3
}
20000656:	46c0      	nop			; (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
20000658:	46c0      	nop			; (mov r8, r8)
2000065a:	46bd      	mov	sp, r7
2000065c:	b008      	add	sp, #32
2000065e:	bd80      	pop	{r7, pc}
20000660:	40022000 	.word	0x40022000
