
*** Running vivado
    with args -log multiply.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source multiply.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source multiply.tcl -notrace
Command: synth_design -top multiply -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18012 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 308.711 ; gain = 80.531
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'multiply' [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/sources_1/new/multiply.v:8]
INFO: [Synth 8-256] done synthesizing module 'multiply' (1#1) [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/sources_1/new/multiply.v:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 348.035 ; gain = 119.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 348.035 ; gain = 119.855
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_end'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resetn'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'input_sel'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_begin'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_end'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resetn'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'input_sel'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_begin'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_rst'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_cs'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_rs'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_wr'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_rd'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_bl_ctr'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[0]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[1]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[2]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[3]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[4]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[5]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[6]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[7]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[8]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[9]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[10]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[11]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[12]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[13]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[14]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[15]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ct_int'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ct_sda'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ct_scl'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ct_rstn'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_rst'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_cs'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_rs'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_wr'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_rd'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_bl_ctr'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[0]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[1]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[2]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[3]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[4]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[5]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[6]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[7]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[8]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[9]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[10]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[11]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[12]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[13]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[14]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[15]'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ct_int'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ct_sda'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ct_scl'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ct_rstn'. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/constrs_1/new/multiply.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/multiply_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/multiply_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 688.102 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 688.102 ; gain = 459.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 688.102 ; gain = 459.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 688.102 ; gain = 459.922
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element product_temp_reg was removed.  [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/sources_1/new/multiply.v:80]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 688.102 ; gain = 459.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module multiply 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element product_temp_reg was removed.  [D:/My Projects/VerilogProj_2013631/project_2/project_2.srcs/sources_1/new/multiply.v:80]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 688.102 ; gain = 459.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 688.102 ; gain = 459.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 688.102 ; gain = 459.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 688.102 ; gain = 459.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 688.102 ; gain = 459.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 688.102 ; gain = 459.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 688.102 ; gain = 459.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 688.102 ; gain = 459.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 688.102 ; gain = 459.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 688.102 ; gain = 459.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    48|
|3     |LUT1   |   128|
|4     |LUT2   |     3|
|5     |LUT3   |   129|
|6     |LUT4   |     6|
|7     |LUT5   |    65|
|8     |LUT6   |     1|
|9     |FDRE   |   162|
|10    |IBUF   |    66|
|11    |OBUF   |    65|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   674|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 688.102 ; gain = 459.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 688.102 ; gain = 119.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 688.102 ; gain = 459.922
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 62 Warnings, 60 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 688.102 ; gain = 464.945
INFO: [Common 17-1381] The checkpoint 'D:/My Projects/VerilogProj_2013631/project_2/project_2.runs/synth_1/multiply.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 688.102 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 21 23:36:24 2022...
