# FiveStagePipelined-MIPS-ISA-DatapathDesign
Designed, implemented, and validated a five-stage pipelined data path for the MIPS 32-bit ISA on the Xilinx Artix-FPGA
