{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463540040312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463540040314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 12:53:59 2016 " "Processing started: Wed May 18 12:53:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463540040314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463540040314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_70 -c DE2_70 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70 -c DE2_70" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463540040314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1463540040660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histogramdisplayer.v 1 1 " "Found 1 design units, including 1 entities, in source file histogramdisplayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 HistogramDisplayer " "Found entity 1: HistogramDisplayer" {  } { { "HistogramDisplayer.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/HistogramDisplayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540040692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540040692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histogram.v 1 1 " "Found 1 design units, including 1 entities, in source file histogram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Histogram " "Found entity 1: Histogram" {  } { { "Histogram.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Histogram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540040695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540040695 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dual_port_ram.v(17) " "Verilog HDL information at dual_port_ram.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "dual_port_ram.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/dual_port_ram.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1463540040697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "dual_port_ram.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/dual_port_ram.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540040697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540040697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbitrator.v 1 1 " "Found 1 design units, including 1 entities, in source file arbitrator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arbitrator " "Found entity 1: Arbitrator" {  } { { "Arbitrator.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Arbitrator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540040699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540040699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540040703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540040703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540040706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540040706 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1463540040710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540040710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540040710 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Sdram_Control_4Port Sdram_Control_4Port.v(100) " "Verilog Module Declaration warning at Sdram_Control_4Port.v(100): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Sdram_Control_4Port\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 100 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540040714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540040714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540040714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540040716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540040716 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_70.v 1 1 " "Using design file de2_70.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70 " "Found entity 1: DE2_70" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540040766 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463540040766 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr1_valid de2_70.v(640) " "Verilog HDL Implicit Net warning at de2_70.v(640): created implicit net for \"wr1_valid\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 640 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540040766 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr2_valid de2_70.v(641) " "Verilog HDL Implicit Net warning at de2_70.v(641): created implicit net for \"wr2_valid\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 641 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540040766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_70 " "Elaborating entity \"DE2_70\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1463540040769 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr1_valid de2_70.v(640) " "Verilog HDL or VHDL warning at de2_70.v(640): object \"wr1_valid\" assigned a value but never read" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 640 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540040770 "|DE2_70"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr2_valid de2_70.v(641) " "Verilog HDL or VHDL warning at de2_70.v(641): object \"wr2_valid\" assigned a value but never read" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 641 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540040770 "|DE2_70"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VGA_CTRL_CLK de2_70.v(412) " "Verilog HDL warning at de2_70.v(412): object VGA_CTRL_CLK used but never assigned" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 412 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1463540040770 "|DE2_70"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ram_select de2_70.v(540) " "Verilog HDL warning at de2_70.v(540): object ram_select used but never assigned" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 540 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1463540040770 "|DE2_70"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_penirq_n de2_70.v(842) " "Verilog HDL or VHDL warning at de2_70.v(842): object \"adc_penirq_n\" assigned a value but never read" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 842 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540040771 "|DE2_70"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_busy de2_70.v(843) " "Verilog HDL or VHDL warning at de2_70.v(843): object \"adc_busy\" assigned a value but never read" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 843 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540040771 "|DE2_70"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "adc_din de2_70.v(844) " "Verilog HDL warning at de2_70.v(844): object adc_din used but never assigned" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 844 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1463540040771 "|DE2_70"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_dout de2_70.v(845) " "Verilog HDL or VHDL warning at de2_70.v(845): object \"adc_dout\" assigned a value but never read" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 845 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540040771 "|DE2_70"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 de2_70.v(461) " "Verilog HDL assignment warning at de2_70.v(461): truncated value with size 16 to match size of target (9)" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540040771 "|DE2_70"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 de2_70.v(466) " "Verilog HDL assignment warning at de2_70.v(466): truncated value with size 32 to match size of target (2)" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540040772 "|DE2_70"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VGA_CTRL_CLK 0 de2_70.v(412) " "Net \"VGA_CTRL_CLK\" at de2_70.v(412) has no driver or initial value, using a default initial value '0'" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 412 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1463540040777 "|DE2_70"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_select 0 de2_70.v(540) " "Net \"ram_select\" at de2_70.v(540) has no driver or initial value, using a default initial value '0'" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 540 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1463540040777 "|DE2_70"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "adc_din 0 de2_70.v(844) " "Net \"adc_din\" at de2_70.v(844) has no driver or initial value, using a default initial value '0'" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 844 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1463540040777 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM0_A\[12\] de2_70.v(266) " "Output port \"oDRAM0_A\[12\]\" at de2_70.v(266) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040777 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_A\[12\] de2_70.v(267) " "Output port \"oDRAM1_A\[12\]\" at de2_70.v(267) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040777 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_A de2_70.v(289) " "Output port \"oFLASH_A\" at de2_70.v(289) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040777 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_A de2_70.v(300) " "Output port \"oSRAM_A\" at de2_70.v(300) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 300 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040777 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_BE_N de2_70.v(304) " "Output port \"oSRAM_BE_N\" at de2_70.v(304) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 304 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040777 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_A de2_70.v(314) " "Output port \"oOTG_A\" at de2_70.v(314) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 314 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040777 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_R de2_70.v(353) " "Output port \"oVGA_R\" at de2_70.v(353) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 353 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040777 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_G de2_70.v(354) " "Output port \"oVGA_G\" at de2_70.v(354) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 354 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040777 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_B de2_70.v(355) " "Output port \"oVGA_B\" at de2_70.v(355) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 355 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040777 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX0_DP de2_70.v(238) " "Output port \"oHEX0_DP\" at de2_70.v(238) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040777 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX1_DP de2_70.v(240) " "Output port \"oHEX1_DP\" at de2_70.v(240) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040777 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX2_DP de2_70.v(242) " "Output port \"oHEX2_DP\" at de2_70.v(242) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040777 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX3_DP de2_70.v(244) " "Output port \"oHEX3_DP\" at de2_70.v(244) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 244 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040778 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX4_DP de2_70.v(246) " "Output port \"oHEX4_DP\" at de2_70.v(246) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040778 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX5_DP de2_70.v(248) " "Output port \"oHEX5_DP\" at de2_70.v(248) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040778 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX6_DP de2_70.v(250) " "Output port \"oHEX6_DP\" at de2_70.v(250) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040778 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX7_DP de2_70.v(252) " "Output port \"oHEX7_DP\" at de2_70.v(252) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040778 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oUART_CTS de2_70.v(259) " "Output port \"oUART_CTS\" at de2_70.v(259) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 259 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040778 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oIRDA_TXD de2_70.v(262) " "Output port \"oIRDA_TXD\" at de2_70.v(262) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 262 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040778 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_WE_N de2_70.v(290) " "Output port \"oFLASH_WE_N\" at de2_70.v(290) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 290 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040778 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_RST_N de2_70.v(291) " "Output port \"oFLASH_RST_N\" at de2_70.v(291) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 291 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040778 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_WP_N de2_70.v(292) " "Output port \"oFLASH_WP_N\" at de2_70.v(292) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040778 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_BYTE_N de2_70.v(294) " "Output port \"oFLASH_BYTE_N\" at de2_70.v(294) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040778 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_OE_N de2_70.v(295) " "Output port \"oFLASH_OE_N\" at de2_70.v(295) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040778 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_CE_N de2_70.v(296) " "Output port \"oFLASH_CE_N\" at de2_70.v(296) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040778 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_ADSC_N de2_70.v(301) " "Output port \"oSRAM_ADSC_N\" at de2_70.v(301) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 301 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040778 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_ADSP_N de2_70.v(302) " "Output port \"oSRAM_ADSP_N\" at de2_70.v(302) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 302 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040779 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_ADV_N de2_70.v(303) " "Output port \"oSRAM_ADV_N\" at de2_70.v(303) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 303 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040779 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_CE1_N de2_70.v(305) " "Output port \"oSRAM_CE1_N\" at de2_70.v(305) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 305 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040779 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_CE2 de2_70.v(306) " "Output port \"oSRAM_CE2\" at de2_70.v(306) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 306 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040779 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_CE3_N de2_70.v(307) " "Output port \"oSRAM_CE3_N\" at de2_70.v(307) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 307 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040779 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_CLK de2_70.v(308) " "Output port \"oSRAM_CLK\" at de2_70.v(308) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 308 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040779 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_GW_N de2_70.v(309) " "Output port \"oSRAM_GW_N\" at de2_70.v(309) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 309 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040779 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_OE_N de2_70.v(310) " "Output port \"oSRAM_OE_N\" at de2_70.v(310) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 310 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040779 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_WE_N de2_70.v(311) " "Output port \"oSRAM_WE_N\" at de2_70.v(311) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 311 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040779 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_CS_N de2_70.v(315) " "Output port \"oOTG_CS_N\" at de2_70.v(315) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 315 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040779 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_OE_N de2_70.v(316) " "Output port \"oOTG_OE_N\" at de2_70.v(316) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 316 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040779 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_WE_N de2_70.v(317) " "Output port \"oOTG_WE_N\" at de2_70.v(317) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 317 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040779 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_RESET_N de2_70.v(318) " "Output port \"oOTG_RESET_N\" at de2_70.v(318) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 318 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040779 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_DACK0_N de2_70.v(325) " "Output port \"oOTG_DACK0_N\" at de2_70.v(325) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 325 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040779 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_DACK1_N de2_70.v(326) " "Output port \"oOTG_DACK1_N\" at de2_70.v(326) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 326 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040779 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLCD_ON de2_70.v(329) " "Output port \"oLCD_ON\" at de2_70.v(329) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 329 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040779 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLCD_BLON de2_70.v(330) " "Output port \"oLCD_BLON\" at de2_70.v(330) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 330 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040779 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLCD_RW de2_70.v(331) " "Output port \"oLCD_RW\" at de2_70.v(331) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 331 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040779 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLCD_EN de2_70.v(332) " "Output port \"oLCD_EN\" at de2_70.v(332) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 332 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040779 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLCD_RS de2_70.v(333) " "Output port \"oLCD_RS\" at de2_70.v(333) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 333 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040779 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSD_CLK de2_70.v(338) " "Output port \"oSD_CLK\" at de2_70.v(338) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 338 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040780 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oI2C_SCLK de2_70.v(341) " "Output port \"oI2C_SCLK\" at de2_70.v(341) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 341 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040780 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_HS de2_70.v(349) " "Output port \"oVGA_HS\" at de2_70.v(349) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 349 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040780 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_VS de2_70.v(350) " "Output port \"oVGA_VS\" at de2_70.v(350) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 350 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040780 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_BLANK_N de2_70.v(351) " "Output port \"oVGA_BLANK_N\" at de2_70.v(351) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 351 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040780 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_SYNC_N de2_70.v(352) " "Output port \"oVGA_SYNC_N\" at de2_70.v(352) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 352 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040780 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_CMD de2_70.v(358) " "Output port \"oENET_CMD\" at de2_70.v(358) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040780 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_CS_N de2_70.v(359) " "Output port \"oENET_CS_N\" at de2_70.v(359) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040780 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_IOW_N de2_70.v(360) " "Output port \"oENET_IOW_N\" at de2_70.v(360) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 360 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040780 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_IOR_N de2_70.v(361) " "Output port \"oENET_IOR_N\" at de2_70.v(361) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 361 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040780 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_RESET_N de2_70.v(362) " "Output port \"oENET_RESET_N\" at de2_70.v(362) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 362 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040780 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_CLK de2_70.v(364) " "Output port \"oENET_CLK\" at de2_70.v(364) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 364 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040780 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oAUD_DACDAT de2_70.v(369) " "Output port \"oAUD_DACDAT\" at de2_70.v(369) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 369 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040780 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oAUD_XCK de2_70.v(371) " "Output port \"oAUD_XCK\" at de2_70.v(371) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 371 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040780 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oTD2_RESET_N de2_70.v(382) " "Output port \"oTD2_RESET_N\" at de2_70.v(382) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 382 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540040780 "|DE2_70"}
{ "Warning" "WSGN_SEARCH_FILE" "reset_delay.v 1 1 " "Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540040813 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463540040813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u1 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u1\"" {  } { { "de2_70.v" "u1" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540040815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 reset_delay.v(64) " "Verilog HDL assignment warning at reset_delay.v(64): truncated value with size 32 to match size of target (24)" {  } { { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540040816 "|DE2_70|Reset_Delay:u1"}
{ "Warning" "WSGN_SEARCH_FILE" "ccd_capture.v 1 1 " "Using design file ccd_capture.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540040822 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463540040822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u2 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u2\"" {  } { { "de2_70.v" "u2" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540040824 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifval_fedge ccd_capture.v(160) " "Verilog HDL or VHDL warning at ccd_capture.v(160): object \"ifval_fedge\" assigned a value but never read" {  } { { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540040826 "|DE2_70|CCD_Capture:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_cnt_d ccd_capture.v(161) " "Verilog HDL or VHDL warning at ccd_capture.v(161): object \"y_cnt_d\" assigned a value but never read" {  } { { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540040826 "|DE2_70|CCD_Capture:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ccd_capture.v(122) " "Verilog HDL assignment warning at ccd_capture.v(122): truncated value with size 32 to match size of target (16)" {  } { { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540040826 "|DE2_70|CCD_Capture:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ccd_capture.v(126) " "Verilog HDL assignment warning at ccd_capture.v(126): truncated value with size 32 to match size of target (16)" {  } { { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540040826 "|DE2_70|CCD_Capture:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_capture.v(181) " "Verilog HDL assignment warning at ccd_capture.v(181): truncated value with size 32 to match size of target (1)" {  } { { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540040826 "|DE2_70|CCD_Capture:u2"}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "raw2rgb.v(111) " "Verilog HDL Module Instantiation warning at raw2rgb.v(111): ignored dangling comma in List of Port Connections" {  } { { "raw2rgb.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/raw2rgb.v" 111 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1463540040831 ""}
{ "Warning" "WSGN_SEARCH_FILE" "raw2rgb.v 1 1 " "Using design file raw2rgb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "raw2rgb.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/raw2rgb.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540040832 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463540040832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u3 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u3\"" {  } { { "de2_70.v" "u3" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540040834 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X_Cont_d2 raw2rgb.v(80) " "Verilog HDL or VHDL warning at raw2rgb.v(80): object \"X_Cont_d2\" assigned a value but never read" {  } { { "raw2rgb.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/raw2rgb.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540040836 "|DE2_70|RAW2RGB:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_Cont_d2 raw2rgb.v(82) " "Verilog HDL or VHDL warning at raw2rgb.v(82): object \"Y_Cont_d2\" assigned a value but never read" {  } { { "raw2rgb.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/raw2rgb.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540040836 "|DE2_70|RAW2RGB:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mDval raw2rgb.v(94) " "Verilog HDL or VHDL warning at raw2rgb.v(94): object \"mDval\" assigned a value but never read" {  } { { "raw2rgb.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/raw2rgb.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540040836 "|DE2_70|RAW2RGB:u3"}
{ "Warning" "WSGN_SEARCH_FILE" "line_buffer.v 1 1 " "Using design file line_buffer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "line_buffer.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/line_buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540040841 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463540040841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer RAW2RGB:u3\|Line_Buffer:L1 " "Elaborating entity \"Line_Buffer\" for hierarchy \"RAW2RGB:u3\|Line_Buffer:L1\"" {  } { { "raw2rgb.v" "L1" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/raw2rgb.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540040844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\"" {  } { { "line_buffer.v" "altshift_taps_component" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/line_buffer.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540040869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\"" {  } { { "line_buffer.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/line_buffer.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540040870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540040870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540040870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 800 " "Parameter \"tap_distance\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540040870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540040870 ""}  } { { "line_buffer.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/line_buffer.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463540040870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0jn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0jn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0jn " "Found entity 1: shift_taps_0jn" {  } { { "db/shift_taps_0jn.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/shift_taps_0jn.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540040919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540040919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_0jn RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_0jn:auto_generated " "Elaborating entity \"shift_taps_0jn\" for hierarchy \"RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_0jn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540040920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sj81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sj81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sj81 " "Found entity 1: altsyncram_sj81" {  } { { "db/altsyncram_sj81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_sj81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540040974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540040974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sj81 RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_0jn:auto_generated\|altsyncram_sj81:altsyncram2 " "Elaborating entity \"altsyncram_sj81\" for hierarchy \"RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_0jn:auto_generated\|altsyncram_sj81:altsyncram2\"" {  } { { "db/shift_taps_0jn.tdf" "altsyncram2" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/shift_taps_0jn.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540040975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_opf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_opf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_opf " "Found entity 1: cntr_opf" {  } { { "db/cntr_opf.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/cntr_opf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540041023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_opf RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_0jn:auto_generated\|cntr_opf:cntr1 " "Elaborating entity \"cntr_opf\" for hierarchy \"RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_0jn:auto_generated\|cntr_opf:cntr1\"" {  } { { "db/shift_taps_0jn.tdf" "cntr1" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/shift_taps_0jn.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ldc " "Found entity 1: cmpr_ldc" {  } { { "db/cmpr_ldc.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/cmpr_ldc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540041072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ldc RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_0jn:auto_generated\|cntr_opf:cntr1\|cmpr_ldc:cmpr5 " "Elaborating entity \"cmpr_ldc\" for hierarchy \"RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_0jn:auto_generated\|cntr_opf:cntr1\|cmpr_ldc:cmpr5\"" {  } { { "db/cntr_opf.tdf" "cmpr5" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/cntr_opf.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041073 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rgb2gray.v 1 1 " "Using design file rgb2gray.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RGB2GRAY " "Found entity 1: RGB2GRAY" {  } { { "rgb2gray.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/rgb2gray.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041080 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463540041080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB2GRAY RGB2GRAY:r2g " "Elaborating entity \"RGB2GRAY\" for hierarchy \"RGB2GRAY:r2g\"" {  } { { "de2_70.v" "r2g" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram dual_port_ram:ram1 " "Elaborating entity \"dual_port_ram\" for hierarchy \"dual_port_ram:ram1\"" {  } { { "de2_70.v" "ram1" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Histogram Histogram:histo " "Elaborating entity \"Histogram\" for hierarchy \"Histogram:histo\"" {  } { { "de2_70.v" "histo" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041121 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s Histogram.v(20) " "Verilog HDL or VHDL warning at Histogram.v(20): object \"s\" assigned a value but never read" {  } { { "Histogram.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Histogram.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540041121 "|DE2_70|Histogram:histo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HistogramDisplayer HistogramDisplayer:histo_display " "Elaborating entity \"HistogramDisplayer\" for hierarchy \"HistogramDisplayer:histo_display\"" {  } { { "de2_70.v" "histo_display" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041135 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 HistogramDisplayer.v(11) " "Verilog HDL assignment warning at HistogramDisplayer.v(11): truncated value with size 16 to match size of target (8)" {  } { { "HistogramDisplayer.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/HistogramDisplayer.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540041135 "|DE2_70|HistogramDisplayer:histo_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 HistogramDisplayer.v(15) " "Verilog HDL assignment warning at HistogramDisplayer.v(15): truncated value with size 32 to match size of target (8)" {  } { { "HistogramDisplayer.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/HistogramDisplayer.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540041135 "|DE2_70|HistogramDisplayer:histo_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arbitrator Arbitrator:arbiter " "Elaborating entity \"Arbitrator\" for hierarchy \"Arbitrator:arbiter\"" {  } { { "de2_70.v" "arbiter" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Arbitrator.v(189) " "Verilog HDL assignment warning at Arbitrator.v(189): truncated value with size 32 to match size of target (12)" {  } { { "Arbitrator.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Arbitrator.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540041151 "|DE2_70|Arbitrator:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Arbitrator.v(194) " "Verilog HDL assignment warning at Arbitrator.v(194): truncated value with size 32 to match size of target (12)" {  } { { "Arbitrator.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Arbitrator.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540041152 "|DE2_70|Arbitrator:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Arbitrator.v(204) " "Verilog HDL assignment warning at Arbitrator.v(204): truncated value with size 32 to match size of target (12)" {  } { { "Arbitrator.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Arbitrator.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540041152 "|DE2_70|Arbitrator:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Arbitrator.v(205) " "Verilog HDL assignment warning at Arbitrator.v(205): truncated value with size 32 to match size of target (12)" {  } { { "Arbitrator.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Arbitrator.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540041152 "|DE2_70|Arbitrator:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Arbitrator.v(206) " "Verilog HDL assignment warning at Arbitrator.v(206): truncated value with size 32 to match size of target (12)" {  } { { "Arbitrator.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Arbitrator.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540041152 "|DE2_70|Arbitrator:arbiter"}
{ "Warning" "WSGN_SEARCH_FILE" "seg7_lut_8.v 1 1 " "Using design file seg7_lut_8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "seg7_lut_8.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/seg7_lut_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041177 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463540041177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u4 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u4\"" {  } { { "de2_70.v" "u4" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041178 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg7_lut.v 1 1 " "Using design file seg7_lut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "seg7_lut.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/seg7_lut.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041184 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463540041184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u4\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u4\|SEG7_LUT:u0\"" {  } { { "seg7_lut_8.v" "u0" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/seg7_lut_8.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041186 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/vga_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041198 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463540041198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:u5 " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:u5\"" {  } { { "de2_70.v" "u5" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:u5\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:u5\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/vga_pll.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:u5\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll:u5\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/vga_pll.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540041228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:u5\|altpll:altpll_component " "Instantiated megafunction \"vga_pll:u5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3 " "Parameter \"clk0_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041229 ""}  } { { "vga_pll.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/vga_pll.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463540041229 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sdram_pll.v 1 1 " "Using design file sdram_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "sdram_pll.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041238 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463540041238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "de2_70.v" "u6" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "altpll_component" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/sdram_pll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/sdram_pll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540041257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:u6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1667 " "Parameter \"clk1_phase_shift\" = \"-1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3 " "Parameter \"clk2_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -1667 " "Parameter \"clk2_phase_shift\" = \"-1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041258 ""}  } { { "sdram_pll.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/sdram_pll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463540041258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u7 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u7\"" {  } { { "de2_70.v" "u7" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041261 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(407) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(407): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540041266 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(445) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(445): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1463540041266 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(445) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(445): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1463540041266 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(445) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(445): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1463540041266 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(445) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(445): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1463540041266 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041266 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041266 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041266 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041266 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041266 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041266 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041266 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041266 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041266 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041266 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041266 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041266 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041266 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041267 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041268 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041269 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041270 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041270 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041270 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041270 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041270 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041270 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041270 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041270 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041270 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041270 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463540041270 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u7\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u7\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540041272 "|DE2_70|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540041272 "|DE2_70|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540041272 "|DE2_70|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u7\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u7\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041273 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(281) " "Verilog HDL Always Construct warning at command.v(281): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/command.v" 281 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1463540041274 "|DE2_70|Sdram_Control_4Port:u7|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(281) " "Verilog HDL Always Construct warning at command.v(281): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/command.v" 281 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1463540041275 "|DE2_70|Sdram_Control_4Port:u7|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(281) " "Verilog HDL Always Construct warning at command.v(281): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/command.v" 281 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1463540041275 "|DE2_70|Sdram_Control_4Port:u7|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u7\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u7\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540041276 "|DE2_70|Sdram_Control_4Port:u7|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_FIFO Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1 " "Elaborating entity \"Sdram_FIFO\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "dcfifo_component" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540041332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041332 ""}  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463540041332 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 176 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1463540041382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_m2o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_m2o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_m2o1 " "Found entity 1: dcfifo_m2o1" {  } { { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540041382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_m2o1 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated " "Elaborating entity \"dcfifo_m2o1\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kdb " "Found entity 1: a_gray2bin_kdb" {  } { { "db/a_gray2bin_kdb.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_gray2bin_kdb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540041391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kdb Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_kdb\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_m2o1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o96.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o96 " "Found entity 1: a_graycounter_o96" {  } { { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540041443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o96 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p " "Elaborating entity \"a_graycounter_o96\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\"" {  } { { "db/dcfifo_m2o1.tdf" "rdptr_g1p" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fgc " "Found entity 1: a_graycounter_fgc" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_fgc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540041492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fgc Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p " "Elaborating entity \"a_graycounter_fgc\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\"" {  } { { "db/dcfifo_m2o1.tdf" "wrptr_g1p" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_egc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_egc " "Found entity 1: a_graycounter_egc" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_egc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540041540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_egc Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp " "Elaborating entity \"a_graycounter_egc\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\"" {  } { { "db/dcfifo_m2o1.tdf" "wrptr_gp" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1l81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1l81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1l81 " "Found entity 1: altsyncram_1l81" {  } { { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540041590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1l81 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram " "Elaborating entity \"altsyncram_1l81\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\"" {  } { { "db/dcfifo_m2o1.tdf" "fifo_ram" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_drg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_drg1 " "Found entity 1: altsyncram_drg1" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540041641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_drg1 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14 " "Elaborating entity \"altsyncram_drg1\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\"" {  } { { "db/altsyncram_1l81.tdf" "altsyncram14" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540041650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr " "Elaborating entity \"dffpipe_ngh\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_m2o1.tdf" "rdaclr" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kec " "Found entity 1: dffpipe_kec" {  } { { "db/dffpipe_kec.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dffpipe_kec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540041658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kec Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_kec:rs_brp " "Elaborating entity \"dffpipe_kec\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_kec:rs_brp\"" {  } { { "db/dcfifo_m2o1.tdf" "rs_brp" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rdb " "Found entity 1: alt_synch_pipe_rdb" {  } { { "db/alt_synch_pipe_rdb.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/alt_synch_pipe_rdb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540041667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rdb Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp " "Elaborating entity \"alt_synch_pipe_rdb\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\"" {  } { { "db/dcfifo_m2o1.tdf" "rs_dgwp" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540041675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe18 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe18\"" {  } { { "db/alt_synch_pipe_rdb.tdf" "dffpipe18" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/alt_synch_pipe_rdb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540041683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_brp\"" {  } { { "db/dcfifo_m2o1.tdf" "ws_brp" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540041692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_m2o1.tdf" "ws_dgrp" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540041700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe22" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_536.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_536 " "Found entity 1: cmpr_536" {  } { { "db/cmpr_536.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/cmpr_536.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540041748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463540041748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_536 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|cmpr_536:rdempty_eq_comp " "Elaborating entity \"cmpr_536\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|cmpr_536:rdempty_eq_comp\"" {  } { { "db/dcfifo_m2o1.tdf" "rdempty_eq_comp" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540041750 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_ccd_config.v 1 1 " "Using design file i2c_ccd_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540042247 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463540042247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u9 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u9\"" {  } { { "de2_70.v" "u9" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540042248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_ccd_config.v(131) " "Verilog HDL assignment warning at i2c_ccd_config.v(131): truncated value with size 32 to match size of target (1)" {  } { { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540042251 "|DE2_70|I2C_CCD_Config:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_ccd_config.v(132) " "Verilog HDL assignment warning at i2c_ccd_config.v(132): truncated value with size 32 to match size of target (1)" {  } { { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540042251 "|DE2_70|I2C_CCD_Config:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 i2c_ccd_config.v(165) " "Verilog HDL assignment warning at i2c_ccd_config.v(165): truncated value with size 32 to match size of target (25)" {  } { { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540042251 "|DE2_70|I2C_CCD_Config:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_ccd_config.v(170) " "Verilog HDL assignment warning at i2c_ccd_config.v(170): truncated value with size 32 to match size of target (1)" {  } { { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540042251 "|DE2_70|I2C_CCD_Config:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_ccd_config.v(195) " "Verilog HDL assignment warning at i2c_ccd_config.v(195): truncated value with size 32 to match size of target (16)" {  } { { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540042251 "|DE2_70|I2C_CCD_Config:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_ccd_config.v(243) " "Verilog HDL assignment warning at i2c_ccd_config.v(243): truncated value with size 32 to match size of target (6)" {  } { { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540042251 "|DE2_70|I2C_CCD_Config:u9"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zoom_mode_sw_set i2c_ccd_config.v(94) " "Output port \"zoom_mode_sw_set\" at i2c_ccd_config.v(94) has no driver" {  } { { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463540042251 "|DE2_70|I2C_CCD_Config:u9"}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_controller.v 1 1 " "Using design file i2c_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "i2c_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540042257 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463540042257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u9\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u9\|I2C_Controller:u0\"" {  } { { "i2c_ccd_config.v" "u0" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540042258 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(72) " "Verilog HDL assignment warning at i2c_controller.v(72): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_controller.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540042259 "|DE2_70|I2C_CCD_Config:u9|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(71) " "Verilog HDL assignment warning at i2c_controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540042259 "|DE2_70|I2C_CCD_Config:u9|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 i2c_controller.v(84) " "Verilog HDL assignment warning at i2c_controller.v(84): truncated value with size 32 to match size of target (7)" {  } { { "i2c_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_controller.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540042260 "|DE2_70|I2C_CCD_Config:u9|I2C_Controller:u0"}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "touch_tcon touch_tcon.v(59) " "Verilog Module Declaration warning at touch_tcon.v(59): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"touch_tcon\"" {  } { { "touch_tcon.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/touch_tcon.v" 59 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042265 ""}
{ "Warning" "WSGN_SEARCH_FILE" "touch_tcon.v 1 1 " "Using design file touch_tcon.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 touch_tcon " "Found entity 1: touch_tcon" {  } { { "touch_tcon.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/touch_tcon.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540042266 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463540042266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "touch_tcon touch_tcon:u10 " "Elaborating entity \"touch_tcon\" for hierarchy \"touch_tcon:u10\"" {  } { { "de2_70.v" "u10" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540042267 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_3wire_config.v 1 1 " "Using design file lcd_3wire_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_3wire_config " "Found entity 1: lcd_3wire_config" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/lcd_3wire_config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540042274 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463540042274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_3wire_config lcd_3wire_config:u11 " "Elaborating entity \"lcd_3wire_config\" for hierarchy \"lcd_3wire_config:u11\"" {  } { { "de2_70.v" "u11" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540042276 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g0 lcd_3wire_config.v(82) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(82): object \"g0\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/lcd_3wire_config.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540042277 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g1 lcd_3wire_config.v(83) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(83): object \"g1\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/lcd_3wire_config.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540042277 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g2 lcd_3wire_config.v(84) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(84): object \"g2\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/lcd_3wire_config.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540042277 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g3 lcd_3wire_config.v(85) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(85): object \"g3\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/lcd_3wire_config.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540042278 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g4 lcd_3wire_config.v(86) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(86): object \"g4\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/lcd_3wire_config.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540042278 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g5 lcd_3wire_config.v(87) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(87): object \"g5\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/lcd_3wire_config.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540042278 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g6 lcd_3wire_config.v(88) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(88): object \"g6\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/lcd_3wire_config.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540042278 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g7 lcd_3wire_config.v(89) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(89): object \"g7\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/lcd_3wire_config.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540042278 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g8 lcd_3wire_config.v(90) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(90): object \"g8\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/lcd_3wire_config.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540042278 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g9 lcd_3wire_config.v(91) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(91): object \"g9\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/lcd_3wire_config.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540042278 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g10 lcd_3wire_config.v(92) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(92): object \"g10\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/lcd_3wire_config.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540042278 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g11 lcd_3wire_config.v(93) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(93): object \"g11\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/lcd_3wire_config.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463540042278 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_3wire_config.v(154) " "Verilog HDL assignment warning at lcd_3wire_config.v(154): truncated value with size 32 to match size of target (6)" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/lcd_3wire_config.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540042278 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WSGN_SEARCH_FILE" "i2s_controller.v 1 1 " "Using design file i2s_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_Controller " "Found entity 1: I2S_Controller" {  } { { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463540042284 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463540042284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_Controller lcd_3wire_config:u11\|I2S_Controller:u0 " "Elaborating entity \"I2S_Controller\" for hierarchy \"lcd_3wire_config:u11\|I2S_Controller:u0\"" {  } { { "lcd_3wire_config.v" "u0" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/lcd_3wire_config.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463540042285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2s_controller.v(90) " "Verilog HDL assignment warning at i2s_controller.v(90): truncated value with size 32 to match size of target (16)" {  } { { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463540042286 "|DE2_70|lcd_3wire_config:u11|I2S_Controller:u0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "CMD control1 2 3 " "Port \"CMD\" on the entity instantiation of \"control1\" is connected to a signal of width 2. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 251 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1463540042472 "|DE2_70|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Sdram_Control_4Port:u8\|rRD2_MAX_ADDR\[21\] " "LATCH primitive \"Sdram_Control_4Port:u8\|rRD2_MAX_ADDR\[21\]\" is permanently disabled" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1463540042680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Sdram_Control_4Port:u8\|rRD2_MAX_ADDR\[22\] " "LATCH primitive \"Sdram_Control_4Port:u8\|rRD2_MAX_ADDR\[22\]\" is permanently disabled" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1463540042680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Sdram_Control_4Port:u8\|rWR2_MAX_ADDR\[21\] " "LATCH primitive \"Sdram_Control_4Port:u8\|rWR2_MAX_ADDR\[21\]\" is permanently disabled" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1463540042680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Sdram_Control_4Port:u8\|rWR2_MAX_ADDR\[22\] " "LATCH primitive \"Sdram_Control_4Port:u8\|rWR2_MAX_ADDR\[22\]\" is permanently disabled" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1463540042680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Sdram_Control_4Port:u7\|rRD2_MAX_ADDR\[21\] " "LATCH primitive \"Sdram_Control_4Port:u7\|rRD2_MAX_ADDR\[21\]\" is permanently disabled" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1463540042693 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Sdram_Control_4Port:u7\|rRD2_MAX_ADDR\[22\] " "LATCH primitive \"Sdram_Control_4Port:u7\|rRD2_MAX_ADDR\[22\]\" is permanently disabled" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1463540042693 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Sdram_Control_4Port:u7\|rWR2_MAX_ADDR\[21\] " "LATCH primitive \"Sdram_Control_4Port:u7\|rWR2_MAX_ADDR\[21\]\" is permanently disabled" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1463540042693 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Sdram_Control_4Port:u7\|rWR2_MAX_ADDR\[22\] " "LATCH primitive \"Sdram_Control_4Port:u7\|rWR2_MAX_ADDR\[22\]\" is permanently disabled" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1463540042693 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 45 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 76 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 107 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 138 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 169 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 200 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[6\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[6\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 231 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 262 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[8\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[8\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 293 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[9\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[9\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 324 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 355 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[11\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[11\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 386 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[12\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[12\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 417 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[13\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[13\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 448 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[14\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[14\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 479 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 45 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 328 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 76 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 328 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 355 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 328 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[11\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[11\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 386 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 328 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 328 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 45 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 76 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 107 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 138 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 169 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 200 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[6\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[6\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 231 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 262 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[8\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[8\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 293 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[9\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[9\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 324 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 355 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[11\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[11\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 386 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[12\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[12\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 417 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[13\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[13\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 448 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[14\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[14\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 479 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 45 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 328 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 76 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 328 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 328 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540042710 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1463540042710 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1463540042710 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1463540044402 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[2\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[6\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[7\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[8\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[10\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[12\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[13\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[16\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[18\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[19\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[20\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[21\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[22\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[23\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[24\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[25\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[26\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[27\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[28\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[29\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[30\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_CLKOUT_N0 " "Inserted always-enabled tri-state buffer between \"GPIO_CLKOUT_N0\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 388 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_CLKOUT_P0 " "Inserted always-enabled tri-state buffer between \"GPIO_CLKOUT_P0\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 389 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[20\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_CLKOUT_N1 " "Inserted always-enabled tri-state buffer between \"GPIO_CLKOUT_N1\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 393 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463540044448 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1463540044448 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[0\] " "Bidir \"FLASH_DQ\[0\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[1\] " "Bidir \"FLASH_DQ\[1\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[2\] " "Bidir \"FLASH_DQ\[2\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[3\] " "Bidir \"FLASH_DQ\[3\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[4\] " "Bidir \"FLASH_DQ\[4\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[5\] " "Bidir \"FLASH_DQ\[5\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[6\] " "Bidir \"FLASH_DQ\[6\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[7\] " "Bidir \"FLASH_DQ\[7\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[8\] " "Bidir \"FLASH_DQ\[8\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[9\] " "Bidir \"FLASH_DQ\[9\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[10\] " "Bidir \"FLASH_DQ\[10\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[11\] " "Bidir \"FLASH_DQ\[11\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[12\] " "Bidir \"FLASH_DQ\[12\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[13\] " "Bidir \"FLASH_DQ\[13\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[14\] " "Bidir \"FLASH_DQ\[14\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ15_AM1 " "Bidir \"FLASH_DQ15_AM1\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[16\] " "Bidir \"SRAM_DQ\[16\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[17\] " "Bidir \"SRAM_DQ\[17\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[18\] " "Bidir \"SRAM_DQ\[18\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[19\] " "Bidir \"SRAM_DQ\[19\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[20\] " "Bidir \"SRAM_DQ\[20\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[21\] " "Bidir \"SRAM_DQ\[21\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[22\] " "Bidir \"SRAM_DQ\[22\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[23\] " "Bidir \"SRAM_DQ\[23\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[24\] " "Bidir \"SRAM_DQ\[24\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[25\] " "Bidir \"SRAM_DQ\[25\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[26\] " "Bidir \"SRAM_DQ\[26\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[27\] " "Bidir \"SRAM_DQ\[27\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[28\] " "Bidir \"SRAM_DQ\[28\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[29\] " "Bidir \"SRAM_DQ\[29\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[30\] " "Bidir \"SRAM_DQ\[30\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[31\] " "Bidir \"SRAM_DQ\[31\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DPA\[0\] " "Bidir \"SRAM_DPA\[0\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DPA\[1\] " "Bidir \"SRAM_DPA\[1\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DPA\[2\] " "Bidir \"SRAM_DPA\[2\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DPA\[3\] " "Bidir \"SRAM_DPA\[3\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[0\] " "Bidir \"OTG_D\[0\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[1\] " "Bidir \"OTG_D\[1\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[2\] " "Bidir \"OTG_D\[2\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[3\] " "Bidir \"OTG_D\[3\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[4\] " "Bidir \"OTG_D\[4\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[5\] " "Bidir \"OTG_D\[5\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[6\] " "Bidir \"OTG_D\[6\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[7\] " "Bidir \"OTG_D\[7\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[8\] " "Bidir \"OTG_D\[8\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[9\] " "Bidir \"OTG_D\[9\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[10\] " "Bidir \"OTG_D\[10\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[11\] " "Bidir \"OTG_D\[11\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[12\] " "Bidir \"OTG_D\[12\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[13\] " "Bidir \"OTG_D\[13\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[14\] " "Bidir \"OTG_D\[14\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[15\] " "Bidir \"OTG_D\[15\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_FSPEED " "Bidir \"OTG_FSPEED\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 319 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_LSPEED " "Bidir \"OTG_LSPEED\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 320 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[0\] " "Bidir \"LCD_D\[0\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[1\] " "Bidir \"LCD_D\[1\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[2\] " "Bidir \"LCD_D\[2\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[3\] " "Bidir \"LCD_D\[3\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[4\] " "Bidir \"LCD_D\[4\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[5\] " "Bidir \"LCD_D\[5\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[6\] " "Bidir \"LCD_D\[6\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[7\] " "Bidir \"LCD_D\[7\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT " "Bidir \"SD_DAT\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 335 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 336 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 337 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 340 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBDAT " "Bidir \"PS2_KBDAT\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBCLK " "Bidir \"PS2_KBCLK\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 344 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSDAT " "Bidir \"PS2_MSDAT\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 345 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSCLK " "Bidir \"PS2_MSCLK\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 346 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[0\] " "Bidir \"ENET_D\[0\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[1\] " "Bidir \"ENET_D\[1\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[2\] " "Bidir \"ENET_D\[2\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[3\] " "Bidir \"ENET_D\[3\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[4\] " "Bidir \"ENET_D\[4\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[5\] " "Bidir \"ENET_D\[5\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[6\] " "Bidir \"ENET_D\[6\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[7\] " "Bidir \"ENET_D\[7\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[8\] " "Bidir \"ENET_D\[8\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[9\] " "Bidir \"ENET_D\[9\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[10\] " "Bidir \"ENET_D\[10\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[11\] " "Bidir \"ENET_D\[11\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[12\] " "Bidir \"ENET_D\[12\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[13\] " "Bidir \"ENET_D\[13\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[14\] " "Bidir \"ENET_D\[14\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[15\] " "Bidir \"ENET_D\[15\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 368 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 370 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_CLKOUT_P1 " "Bidir \"GPIO_CLKOUT_P1\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 394 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463540044449 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1463540044449 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[1\] GND pin " "The pin \"GPIO_0\[1\]\" is fed by GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1463540044455 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[15\] VCC pin " "The pin \"GPIO_1\[15\]\" is fed by VCC" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1463540044455 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1463540044455 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lcd_3wire_config:u11\|I2S_Controller:u0\|I2S_DATA lcd_3wire_config:u11\|I2S_Controller:u0\|mACK " "Converted the fan-out from the tri-state buffer \"lcd_3wire_config:u11\|I2S_Controller:u0\|I2S_DATA\" to the node \"lcd_3wire_config:u11\|I2S_Controller:u0\|mACK\" into an OR gate" {  } { { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463540044480 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1463540044480 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_controller.v" 66 -1 0 } } { "i2c_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_controller.v" 81 -1 0 } } { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 111 -1 0 } } { "i2c_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_controller.v" 65 -1 0 } } { "touch_tcon.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/touch_tcon.v" 95 -1 0 } } { "i2c_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_controller.v" 62 -1 0 } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 37 2 0 } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_egc.tdf" 37 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1463540044509 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1463540044509 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[13\]~synth " "Node \"GPIO_0\[13\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[16\]~synth " "Node \"GPIO_0\[16\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[18\]~synth " "Node \"GPIO_0\[18\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[19\]~synth " "Node \"GPIO_0\[19\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[20\]~synth " "Node \"GPIO_0\[20\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[21\]~synth " "Node \"GPIO_0\[21\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[22\]~synth " "Node \"GPIO_0\[22\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[23\]~synth " "Node \"GPIO_0\[23\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[24\]~synth " "Node \"GPIO_0\[24\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[25\]~synth " "Node \"GPIO_0\[25\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[26\]~synth " "Node \"GPIO_0\[26\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[27\]~synth " "Node \"GPIO_0\[27\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[28\]~synth " "Node \"GPIO_0\[28\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[29\]~synth " "Node \"GPIO_0\[29\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[30\]~synth " "Node \"GPIO_0\[30\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_CLKOUT_N0~synth " "Node \"GPIO_CLKOUT_N0~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 388 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_CLKOUT_P0~synth " "Node \"GPIO_CLKOUT_P0~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 389 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[15\]~synth " "Node \"GPIO_1\[15\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[20\]~synth " "Node \"GPIO_1\[20\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 390 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_CLKOUT_N1~synth " "Node \"GPIO_CLKOUT_N1~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 393 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540045144 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1463540045144 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_DP GND " "Pin \"oHEX0_DP\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oHEX0_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_DP GND " "Pin \"oHEX1_DP\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oHEX1_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_DP GND " "Pin \"oHEX2_DP\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oHEX2_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_DP GND " "Pin \"oHEX3_DP\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oHEX3_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX4_DP GND " "Pin \"oHEX4_DP\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oHEX4_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_DP GND " "Pin \"oHEX5_DP\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oHEX5_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX6_DP GND " "Pin \"oHEX6_DP\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oHEX6_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_DP GND " "Pin \"oHEX7_DP\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oHEX7_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oUART_CTS GND " "Pin \"oUART_CTS\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oUART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "oIRDA_TXD GND " "Pin \"oIRDA_TXD\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oIRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_A\[12\] GND " "Pin \"oDRAM0_A\[12\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oDRAM0_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[12\] GND " "Pin \"oDRAM1_A\[12\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oDRAM1_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_CKE VCC " "Pin \"oDRAM0_CKE\" is stuck at VCC" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oDRAM0_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_CKE VCC " "Pin \"oDRAM1_CKE\" is stuck at VCC" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oDRAM1_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[0\] GND " "Pin \"oFLASH_A\[0\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[1\] GND " "Pin \"oFLASH_A\[1\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[2\] GND " "Pin \"oFLASH_A\[2\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[3\] GND " "Pin \"oFLASH_A\[3\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[4\] GND " "Pin \"oFLASH_A\[4\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[5\] GND " "Pin \"oFLASH_A\[5\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[6\] GND " "Pin \"oFLASH_A\[6\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[7\] GND " "Pin \"oFLASH_A\[7\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[8\] GND " "Pin \"oFLASH_A\[8\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[9\] GND " "Pin \"oFLASH_A\[9\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[10\] GND " "Pin \"oFLASH_A\[10\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[11\] GND " "Pin \"oFLASH_A\[11\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[12\] GND " "Pin \"oFLASH_A\[12\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[13\] GND " "Pin \"oFLASH_A\[13\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[14\] GND " "Pin \"oFLASH_A\[14\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[15\] GND " "Pin \"oFLASH_A\[15\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[16\] GND " "Pin \"oFLASH_A\[16\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[17\] GND " "Pin \"oFLASH_A\[17\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[18\] GND " "Pin \"oFLASH_A\[18\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[19\] GND " "Pin \"oFLASH_A\[19\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[20\] GND " "Pin \"oFLASH_A\[20\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[21\] GND " "Pin \"oFLASH_A\[21\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_A[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_WE_N GND " "Pin \"oFLASH_WE_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_RST_N GND " "Pin \"oFLASH_RST_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_WP_N GND " "Pin \"oFLASH_WP_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_BYTE_N GND " "Pin \"oFLASH_BYTE_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 294 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_BYTE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_OE_N GND " "Pin \"oFLASH_OE_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 295 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_CE_N GND " "Pin \"oFLASH_CE_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 296 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oFLASH_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[0\] GND " "Pin \"oSRAM_A\[0\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[1\] GND " "Pin \"oSRAM_A\[1\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[2\] GND " "Pin \"oSRAM_A\[2\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[3\] GND " "Pin \"oSRAM_A\[3\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[4\] GND " "Pin \"oSRAM_A\[4\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[5\] GND " "Pin \"oSRAM_A\[5\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[6\] GND " "Pin \"oSRAM_A\[6\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[7\] GND " "Pin \"oSRAM_A\[7\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[8\] GND " "Pin \"oSRAM_A\[8\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[9\] GND " "Pin \"oSRAM_A\[9\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[10\] GND " "Pin \"oSRAM_A\[10\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[11\] GND " "Pin \"oSRAM_A\[11\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[12\] GND " "Pin \"oSRAM_A\[12\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[13\] GND " "Pin \"oSRAM_A\[13\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[14\] GND " "Pin \"oSRAM_A\[14\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_A[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[15\] GND " "Pin \"oSRAM_A\[15\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_A[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[16\] GND " "Pin \"oSRAM_A\[16\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_A[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[17\] GND " "Pin \"oSRAM_A\[17\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_A[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[18\] GND " "Pin \"oSRAM_A\[18\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_A[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_ADSC_N GND " "Pin \"oSRAM_ADSC_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_ADSC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_ADSP_N GND " "Pin \"oSRAM_ADSP_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_ADSP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_ADV_N GND " "Pin \"oSRAM_ADV_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_ADV_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_BE_N\[0\] GND " "Pin \"oSRAM_BE_N\[0\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_BE_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_BE_N\[1\] GND " "Pin \"oSRAM_BE_N\[1\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_BE_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_BE_N\[2\] GND " "Pin \"oSRAM_BE_N\[2\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_BE_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_BE_N\[3\] GND " "Pin \"oSRAM_BE_N\[3\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_BE_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_CE1_N GND " "Pin \"oSRAM_CE1_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_CE1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_CE2 GND " "Pin \"oSRAM_CE2\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 306 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_CE2"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_CE3_N GND " "Pin \"oSRAM_CE3_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 307 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_CE3_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_CLK GND " "Pin \"oSRAM_CLK\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_GW_N GND " "Pin \"oSRAM_GW_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_GW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_OE_N GND " "Pin \"oSRAM_OE_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_WE_N GND " "Pin \"oSRAM_WE_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_A\[0\] GND " "Pin \"oOTG_A\[0\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 314 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oOTG_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_A\[1\] GND " "Pin \"oOTG_A\[1\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 314 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oOTG_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_CS_N GND " "Pin \"oOTG_CS_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oOTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_OE_N GND " "Pin \"oOTG_OE_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 316 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oOTG_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_WE_N GND " "Pin \"oOTG_WE_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oOTG_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_RESET_N GND " "Pin \"oOTG_RESET_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oOTG_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_DACK0_N GND " "Pin \"oOTG_DACK0_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oOTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_DACK1_N GND " "Pin \"oOTG_DACK1_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oOTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_ON GND " "Pin \"oLCD_ON\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 329 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oLCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_BLON GND " "Pin \"oLCD_BLON\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oLCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_RW GND " "Pin \"oLCD_RW\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oLCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_EN GND " "Pin \"oLCD_EN\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 332 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oLCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_RS GND " "Pin \"oLCD_RS\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oLCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSD_CLK GND " "Pin \"oSD_CLK\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oSD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oI2C_SCLK GND " "Pin \"oI2C_SCLK\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 341 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oI2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_CLOCK VCC " "Pin \"oVGA_CLOCK\" is stuck at VCC" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_CLOCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_HS GND " "Pin \"oVGA_HS\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_VS GND " "Pin \"oVGA_VS\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 350 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_BLANK_N GND " "Pin \"oVGA_BLANK_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 351 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_SYNC_N GND " "Pin \"oVGA_SYNC_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 352 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[0\] GND " "Pin \"oVGA_R\[0\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[1\] GND " "Pin \"oVGA_R\[1\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[2\] GND " "Pin \"oVGA_R\[2\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[3\] GND " "Pin \"oVGA_R\[3\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[4\] GND " "Pin \"oVGA_R\[4\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[5\] GND " "Pin \"oVGA_R\[5\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[6\] GND " "Pin \"oVGA_R\[6\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[7\] GND " "Pin \"oVGA_R\[7\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[8\] GND " "Pin \"oVGA_R\[8\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[9\] GND " "Pin \"oVGA_R\[9\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[0\] GND " "Pin \"oVGA_G\[0\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[1\] GND " "Pin \"oVGA_G\[1\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[2\] GND " "Pin \"oVGA_G\[2\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[3\] GND " "Pin \"oVGA_G\[3\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[4\] GND " "Pin \"oVGA_G\[4\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[5\] GND " "Pin \"oVGA_G\[5\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[6\] GND " "Pin \"oVGA_G\[6\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[7\] GND " "Pin \"oVGA_G\[7\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[8\] GND " "Pin \"oVGA_G\[8\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[9\] GND " "Pin \"oVGA_G\[9\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[0\] GND " "Pin \"oVGA_B\[0\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[1\] GND " "Pin \"oVGA_B\[1\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[2\] GND " "Pin \"oVGA_B\[2\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[3\] GND " "Pin \"oVGA_B\[3\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[4\] GND " "Pin \"oVGA_B\[4\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[5\] GND " "Pin \"oVGA_B\[5\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[6\] GND " "Pin \"oVGA_B\[6\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[7\] GND " "Pin \"oVGA_B\[7\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[8\] GND " "Pin \"oVGA_B\[8\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[9\] GND " "Pin \"oVGA_B\[9\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oVGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_CMD GND " "Pin \"oENET_CMD\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_CS_N GND " "Pin \"oENET_CS_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_IOW_N GND " "Pin \"oENET_IOW_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oENET_IOW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_IOR_N GND " "Pin \"oENET_IOR_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 361 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oENET_IOR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_RESET_N GND " "Pin \"oENET_RESET_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oENET_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_CLK GND " "Pin \"oENET_CLK\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oAUD_DACDAT GND " "Pin \"oAUD_DACDAT\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oAUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "oAUD_XCK GND " "Pin \"oAUD_XCK\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 371 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oAUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oTD1_RESET_N VCC " "Pin \"oTD1_RESET_N\" is stuck at VCC" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oTD1_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oTD2_RESET_N GND " "Pin \"oTD2_RESET_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463540045147 "|DE2_70|oTD2_RESET_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1463540045147 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "164 " "164 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1463540045980 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.map.smsg " "Generated suppressed messages file C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1463540046286 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1463540046639 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046639 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046762 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046763 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046763 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046763 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046763 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046764 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046764 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046764 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046764 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046765 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046765 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046765 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046765 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046766 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046766 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 708 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046766 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046766 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046767 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046767 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046767 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046767 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046768 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046768 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046768 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046768 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046769 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046769 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046769 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046769 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046770 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046770 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 744 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463540046770 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "37 " "Design contains 37 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_28 " "No output dependent on input pin \"iCLK_28\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 226 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iCLK_28"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50_4 " "No output dependent on input pin \"iCLK_50_4\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 230 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iCLK_50_4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iEXT_CLOCK " "No output dependent on input pin \"iEXT_CLOCK\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iEXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iUART_RTS " "No output dependent on input pin \"iUART_RTS\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 260 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iUART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iIRDA_RXD " "No output dependent on input pin \"iIRDA_RXD\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 263 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iIRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iFLASH_RY_N " "No output dependent on input pin \"iFLASH_RY_N\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iFLASH_RY_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_INT0 " "No output dependent on input pin \"iOTG_INT0\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 321 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iOTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_INT1 " "No output dependent on input pin \"iOTG_INT1\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 322 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iOTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_DREQ0 " "No output dependent on input pin \"iOTG_DREQ0\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 323 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iOTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_DREQ1 " "No output dependent on input pin \"iOTG_DREQ1\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 324 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iOTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iENET_INT " "No output dependent on input pin \"iENET_INT\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iAUD_ADCDAT " "No output dependent on input pin \"iAUD_ADCDAT\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 367 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iAUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_CLK27 " "No output dependent on input pin \"iTD1_CLK27\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 373 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD1_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[0\] " "No output dependent on input pin \"iTD1_D\[0\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD1_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[1\] " "No output dependent on input pin \"iTD1_D\[1\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD1_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[2\] " "No output dependent on input pin \"iTD1_D\[2\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD1_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[3\] " "No output dependent on input pin \"iTD1_D\[3\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD1_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[4\] " "No output dependent on input pin \"iTD1_D\[4\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD1_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[5\] " "No output dependent on input pin \"iTD1_D\[5\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD1_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[6\] " "No output dependent on input pin \"iTD1_D\[6\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD1_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[7\] " "No output dependent on input pin \"iTD1_D\[7\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD1_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_HS " "No output dependent on input pin \"iTD1_HS\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 375 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD1_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_VS " "No output dependent on input pin \"iTD1_VS\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 376 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD1_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_CLK27 " "No output dependent on input pin \"iTD2_CLK27\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 378 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD2_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[0\] " "No output dependent on input pin \"iTD2_D\[0\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD2_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[1\] " "No output dependent on input pin \"iTD2_D\[1\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD2_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[2\] " "No output dependent on input pin \"iTD2_D\[2\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD2_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[3\] " "No output dependent on input pin \"iTD2_D\[3\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD2_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[4\] " "No output dependent on input pin \"iTD2_D\[4\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD2_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[5\] " "No output dependent on input pin \"iTD2_D\[5\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD2_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[6\] " "No output dependent on input pin \"iTD2_D\[6\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD2_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[7\] " "No output dependent on input pin \"iTD2_D\[7\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD2_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_HS " "No output dependent on input pin \"iTD2_HS\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 380 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD2_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_VS " "No output dependent on input pin \"iTD2_VS\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 381 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|iTD2_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_N0 " "No output dependent on input pin \"GPIO_CLKIN_N0\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 386 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|GPIO_CLKIN_N0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_P0 " "No output dependent on input pin \"GPIO_CLKIN_P0\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 387 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|GPIO_CLKIN_P0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_P1 " "No output dependent on input pin \"GPIO_CLKIN_P1\"" {  } { { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 392 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463540046916 "|DE2_70|GPIO_CLKIN_P1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1463540046916 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2990 " "Implemented 2990 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1463540046918 ""} { "Info" "ICUT_CUT_TM_OPINS" "261 " "Implemented 261 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1463540046918 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "205 " "Implemented 205 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1463540046918 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2334 " "Implemented 2334 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1463540046918 ""} { "Info" "ICUT_CUT_TM_RAMS" "124 " "Implemented 124 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1463540046918 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1463540046918 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1463540046918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 619 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 619 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463540046994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 12:54:06 2016 " "Processing ended: Wed May 18 12:54:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463540046994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463540046994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463540046994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463540046994 ""}
