
*** Running vivado
    with args -log clock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clock.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source clock.tcl -notrace
Command: synth_design -top clock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12668 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 408.586 ; gain = 96.676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clock' [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:63]
INFO: [Synth 8-6157] synthesizing module 'segments' [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:28]
INFO: [Synth 8-6155] done synthesizing module 'segments' (1#1) [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock' (2#1) [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:63]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 463.332 ; gain = 151.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 463.332 ; gain = 151.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 463.332 ; gain = 151.422
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/dc_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 795.074 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 795.074 ; gain = 483.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 795.074 ; gain = 483.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 795.074 ; gain = 483.164
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "segments" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'segments_reg' [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 795.074 ; gain = 483.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  32 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
Module segments 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design clock has port anodes[7] driven by constant 1
WARNING: [Synth 8-3917] design clock has port anodes[6] driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mins_seg/segments_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hrs_seg/segments_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[10] )
INFO: [Synth 8-3886] merging instance 'sec_seg/segments_reg[10]' (LD) to 'sec_seg/segments_reg[13]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[13] )
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[13]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[12]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[11]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[10]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[9]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[8]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[7]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[6]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[5]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[4]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[3]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[2]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[1]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[0]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[13]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[12]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[11]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[10]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[9]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[8]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[7]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[6]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[5]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[4]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[3]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[2]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[1]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[0]) is unused and will be removed from module clock.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 795.074 ; gain = 483.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|clock       | sec_seg/segments  | 32x14         | LUT            | 
|clock       | mins_seg/segments | 32x14         | LUT            | 
|clock       | hrs_seg/segments  | 32x14         | LUT            | 
+------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 800.789 ; gain = 488.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 800.863 ; gain = 488.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 811.387 ; gain = 499.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 811.387 ; gain = 499.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 811.387 ; gain = 499.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 811.387 ; gain = 499.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 811.387 ; gain = 499.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 811.387 ; gain = 499.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 811.387 ; gain = 499.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     3|
|4     |LUT2   |     3|
|5     |LUT3   |    23|
|6     |LUT4   |     9|
|7     |LUT5   |    25|
|8     |LUT6   |    14|
|9     |FDRE   |    64|
|10    |LD     |    13|
|11    |IBUF   |     2|
|12    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+----------+---------+------+
|      |Instance  |Module   |Cells |
+------+----------+---------+------+
|1     |top       |         |   186|
|2     |  sec_seg |segments |    40|
+------+----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 811.387 ; gain = 499.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 811.387 ; gain = 167.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 811.387 ; gain = 499.477
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 63 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 822.371 ; gain = 523.492
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado Lab projects/dc/dc.runs/synth_1/clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clock_utilization_synth.rpt -pb clock_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 822.371 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 25 21:32:42 2025...

*** Running vivado
    with args -log clock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clock.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source clock.tcl -notrace
Command: synth_design -top clock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13356 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 409.090 ; gain = 95.891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clock' [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:63]
INFO: [Synth 8-6157] synthesizing module 'segments' [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:28]
INFO: [Synth 8-6155] done synthesizing module 'segments' (1#1) [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock' (2#1) [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:63]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 463.027 ; gain = 149.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 463.027 ; gain = 149.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 463.027 ; gain = 149.828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/seg_xdc.xdc]
Finished Parsing XDC File [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/seg_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/seg_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 794.676 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 794.676 ; gain = 481.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 794.676 ; gain = 481.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 794.676 ; gain = 481.477
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "segments" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'segments_reg' [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 794.676 ; gain = 481.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  32 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
Module segments 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design clock has port anodes[7] driven by constant 1
WARNING: [Synth 8-3917] design clock has port anodes[6] driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mins_seg/segments_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hrs_seg/segments_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[10] )
INFO: [Synth 8-3886] merging instance 'sec_seg/segments_reg[10]' (LD) to 'sec_seg/segments_reg[13]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[13] )
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[13]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[12]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[11]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[10]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[9]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[8]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[7]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[6]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[5]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[4]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[3]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[2]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[1]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[0]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[13]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[12]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[11]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[10]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[9]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[8]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[7]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[6]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[5]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[4]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[3]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[2]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[1]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[0]) is unused and will be removed from module clock.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 794.676 ; gain = 481.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|clock       | sec_seg/segments  | 32x14         | LUT            | 
|clock       | mins_seg/segments | 32x14         | LUT            | 
|clock       | hrs_seg/segments  | 32x14         | LUT            | 
+------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 807.078 ; gain = 493.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 807.227 ; gain = 494.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 817.781 ; gain = 504.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 817.781 ; gain = 504.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 817.781 ; gain = 504.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 817.781 ; gain = 504.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 817.781 ; gain = 504.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 817.781 ; gain = 504.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 817.781 ; gain = 504.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     3|
|4     |LUT2   |     3|
|5     |LUT3   |    23|
|6     |LUT4   |     9|
|7     |LUT5   |    25|
|8     |LUT6   |    14|
|9     |FDRE   |    64|
|10    |LD     |    13|
|11    |IBUF   |     2|
|12    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+----------+---------+------+
|      |Instance  |Module   |Cells |
+------+----------+---------+------+
|1     |top       |         |   186|
|2     |  sec_seg |segments |    40|
+------+----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 817.781 ; gain = 504.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 817.781 ; gain = 172.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 817.781 ; gain = 504.582
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 827.754 ; gain = 527.570
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado Lab projects/dc/dc.runs/synth_1/clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clock_utilization_synth.rpt -pb clock_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 827.754 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 25 21:45:57 2025...

*** Running vivado
    with args -log clock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clock.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source clock.tcl -notrace
Command: synth_design -top clock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13352 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 408.598 ; gain = 97.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clock' [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:44]
INFO: [Synth 8-6157] synthesizing module 'segments' [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'segments' (1#1) [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'number' does not match port width (6) of module 'segments' [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:89]
INFO: [Synth 8-6155] done synthesizing module 'clock' (2#1) [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 463.656 ; gain = 152.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 463.656 ; gain = 152.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 463.656 ; gain = 152.117
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/seg_xdc.xdc]
Finished Parsing XDC File [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/seg_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/seg_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 788.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 788.238 ; gain = 476.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 788.238 ; gain = 476.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 788.238 ; gain = 476.699
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "segments" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 788.238 ; gain = 476.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
Module segments 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'anodes_reg[6]' (FD) to 'anodes_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\anodes_reg[7] )
WARNING: [Synth 8-3332] Sequential element (anodes_reg[7]) is unused and will be removed from module clock.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 788.238 ; gain = 476.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 805.691 ; gain = 494.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 805.914 ; gain = 494.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 817.074 ; gain = 505.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 817.074 ; gain = 505.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 817.074 ; gain = 505.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 817.074 ; gain = 505.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 817.074 ; gain = 505.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 817.074 ; gain = 505.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 817.074 ; gain = 505.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     5|
|4     |LUT2   |    11|
|5     |LUT3   |     5|
|6     |LUT4   |     8|
|7     |LUT5   |    12|
|8     |LUT6   |    62|
|9     |FDRE   |    56|
|10    |FDSE   |     4|
|11    |IBUF   |     2|
|12    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   188|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 817.074 ; gain = 505.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 817.074 ; gain = 180.953
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 817.074 ; gain = 505.535
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 829.566 ; gain = 531.074
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado Lab projects/dc/dc.runs/synth_1/clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clock_utilization_synth.rpt -pb clock_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 829.566 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 25 22:06:07 2025...

*** Running vivado
    with args -log clock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clock.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source clock.tcl -notrace
Command: synth_design -top clock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11600 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 408.938 ; gain = 96.418
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clock' [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:63]
INFO: [Synth 8-6157] synthesizing module 'segments' [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:28]
INFO: [Synth 8-6155] done synthesizing module 'segments' (1#1) [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock' (2#1) [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:63]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 463.188 ; gain = 150.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 463.188 ; gain = 150.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 463.188 ; gain = 150.668
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/seg_xdc.xdc]
Finished Parsing XDC File [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/seg_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/seg_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 794.926 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 794.926 ; gain = 482.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 794.926 ; gain = 482.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 794.926 ; gain = 482.406
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "segments" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'segments_reg' [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 794.926 ; gain = 482.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  32 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
Module segments 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design clock has port anodes[7] driven by constant 1
WARNING: [Synth 8-3917] design clock has port anodes[6] driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mins_seg/segments_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hrs_seg/segments_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[10] )
INFO: [Synth 8-3886] merging instance 'sec_seg/segments_reg[10]' (LD) to 'sec_seg/segments_reg[13]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[13] )
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[13]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[12]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[11]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[10]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[9]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[8]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[7]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[6]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[5]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[4]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[3]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[2]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[1]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[0]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[13]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[12]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[11]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[10]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[9]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[8]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[7]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[6]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[5]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[4]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[3]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[2]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[1]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[0]) is unused and will be removed from module clock.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 794.926 ; gain = 482.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|clock       | sec_seg/segments  | 32x14         | LUT            | 
|clock       | mins_seg/segments | 32x14         | LUT            | 
|clock       | hrs_seg/segments  | 32x14         | LUT            | 
+------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 803.012 ; gain = 490.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 803.086 ; gain = 490.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 813.484 ; gain = 500.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 813.484 ; gain = 500.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 813.484 ; gain = 500.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 813.484 ; gain = 500.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 813.484 ; gain = 500.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 813.484 ; gain = 500.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 813.484 ; gain = 500.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     3|
|4     |LUT2   |     3|
|5     |LUT3   |    23|
|6     |LUT4   |     9|
|7     |LUT5   |    25|
|8     |LUT6   |    14|
|9     |FDRE   |    64|
|10    |LD     |    13|
|11    |IBUF   |     2|
|12    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+----------+---------+------+
|      |Instance  |Module   |Cells |
+------+----------+---------+------+
|1     |top       |         |   186|
|2     |  sec_seg |segments |    40|
+------+----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 813.484 ; gain = 500.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 813.484 ; gain = 169.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 813.484 ; gain = 500.965
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 824.629 ; gain = 524.965
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado Lab projects/dc/dc.runs/synth_1/clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clock_utilization_synth.rpt -pb clock_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.059 . Memory (MB): peak = 824.629 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 25 22:13:59 2025...

*** Running vivado
    with args -log clock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clock.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source clock.tcl -notrace
Command: synth_design -top clock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1540 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 408.891 ; gain = 97.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clock' [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:63]
INFO: [Synth 8-6157] synthesizing module 'segments' [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:28]
INFO: [Synth 8-6155] done synthesizing module 'segments' (1#1) [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock' (2#1) [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:63]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 463.637 ; gain = 151.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 463.637 ; gain = 151.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 463.637 ; gain = 151.820
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/seg_xdc.xdc]
Finished Parsing XDC File [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/seg_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/seg_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 794.984 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 794.984 ; gain = 483.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 794.984 ; gain = 483.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 794.984 ; gain = 483.168
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "segments" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'segments_reg' [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 794.984 ; gain = 483.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  32 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
Module segments 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design clock has port anodes[7] driven by constant 1
WARNING: [Synth 8-3917] design clock has port anodes[6] driven by constant 1
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[7] )
INFO: [Synth 8-3886] merging instance 'sec_seg/segments_reg[7]' (LD) to 'sec_seg/segments_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mins_seg/segments_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hrs_seg/segments_reg[13] )
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[13]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[12]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[11]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[10]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[9]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[8]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[7]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[6]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[5]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[4]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[3]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[2]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[1]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[0]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[13]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[12]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[11]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[10]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[9]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[8]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[7]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[6]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[5]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[4]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[3]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[2]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[1]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[0]) is unused and will be removed from module clock.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 794.984 ; gain = 483.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|clock       | sec_seg/segments  | 32x14         | LUT            | 
|clock       | mins_seg/segments | 32x14         | LUT            | 
|clock       | hrs_seg/segments  | 32x14         | LUT            | 
+------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 800.992 ; gain = 489.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 801.066 ; gain = 489.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 811.598 ; gain = 499.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 811.598 ; gain = 499.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 811.598 ; gain = 499.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 811.598 ; gain = 499.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 811.598 ; gain = 499.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 811.598 ; gain = 499.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 811.598 ; gain = 499.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     3|
|4     |LUT2   |     3|
|5     |LUT3   |    21|
|6     |LUT4   |     9|
|7     |LUT5   |    25|
|8     |LUT6   |    13|
|9     |FDRE   |    64|
|10    |LD     |    13|
|11    |IBUF   |     2|
|12    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+----------+---------+------+
|      |Instance  |Module   |Cells |
+------+----------+---------+------+
|1     |top       |         |   183|
|2     |  sec_seg |segments |    34|
+------+----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 811.598 ; gain = 499.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 811.598 ; gain = 168.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 811.598 ; gain = 499.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 822.223 ; gain = 523.430
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado Lab projects/dc/dc.runs/synth_1/clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clock_utilization_synth.rpt -pb clock_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 822.223 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 25 22:28:55 2025...

*** Running vivado
    with args -log clock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clock.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source clock.tcl -notrace
Command: synth_design -top clock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 408.355 ; gain = 97.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clock' [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:63]
INFO: [Synth 8-6157] synthesizing module 'segments' [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:28]
INFO: [Synth 8-6155] done synthesizing module 'segments' (1#1) [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock' (2#1) [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:63]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 463.039 ; gain = 152.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 463.039 ; gain = 152.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 463.039 ; gain = 152.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/seg_xdc.xdc]
Finished Parsing XDC File [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/seg_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado Lab projects/dc/dc.srcs/constrs_1/new/seg_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 793.988 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 793.988 ; gain = 482.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 793.988 ; gain = 482.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 793.988 ; gain = 482.949
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "segments" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'segments_reg' [D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 793.988 ; gain = 482.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  32 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
Module segments 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design clock has port anodes[7] driven by constant 1
WARNING: [Synth 8-3917] design clock has port anodes[6] driven by constant 1
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[7] )
INFO: [Synth 8-3886] merging instance 'sec_seg/segments_reg[7]' (LD) to 'sec_seg/segments_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mins_seg/segments_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hrs_seg/segments_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mins_seg/segments_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hrs_seg/segments_reg[13] )
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[13]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[12]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[11]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[10]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[9]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[8]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[7]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[6]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[5]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[4]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[3]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[2]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[1]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (mins_seg/segments_reg[0]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[13]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[12]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[11]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[10]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[9]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[8]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[7]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[6]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[5]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[4]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[3]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[2]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[1]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (hrs_seg/segments_reg[0]) is unused and will be removed from module clock.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 793.988 ; gain = 482.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|clock       | sec_seg/segments  | 32x14         | LUT            | 
|clock       | mins_seg/segments | 32x14         | LUT            | 
|clock       | hrs_seg/segments  | 32x14         | LUT            | 
+------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 804.617 ; gain = 493.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 804.691 ; gain = 493.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 815.402 ; gain = 504.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 815.402 ; gain = 504.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 815.402 ; gain = 504.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 815.402 ; gain = 504.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 815.402 ; gain = 504.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 815.402 ; gain = 504.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 815.402 ; gain = 504.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     3|
|4     |LUT2   |     3|
|5     |LUT3   |    23|
|6     |LUT4   |     9|
|7     |LUT5   |    25|
|8     |LUT6   |    14|
|9     |FDRE   |    64|
|10    |LD     |    13|
|11    |IBUF   |     2|
|12    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+----------+---------+------+
|      |Instance  |Module   |Cells |
+------+----------+---------+------+
|1     |top       |         |   186|
|2     |  sec_seg |segments |    40|
+------+----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 815.402 ; gain = 504.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 815.402 ; gain = 173.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 815.402 ; gain = 504.363
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 828.555 ; gain = 530.348
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado Lab projects/dc/dc.runs/synth_1/clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clock_utilization_synth.rpt -pb clock_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 828.555 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 25 22:42:30 2025...
