gtwizard_ultrascale_v1_7_gthe3_channel.v,verilog,xil_defaultlib,../../../../top.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v,
gig_ethernet_pcs_pma_basex_156_25_gt_gthe3_channel_wrapper.v,verilog,xil_defaultlib,../../../../top.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/ip_0/sim/gig_ethernet_pcs_pma_basex_156_25_gt_gthe3_channel_wrapper.v,
gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3.v,verilog,xil_defaultlib,../../../../top.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/ip_0/sim/gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3.v,
gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_top.v,verilog,xil_defaultlib,../../../../top.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/ip_0/sim/gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_top.v,
gig_ethernet_pcs_pma_basex_156_25_gt.v,verilog,xil_defaultlib,../../../../top.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/ip_0/sim/gig_ethernet_pcs_pma_basex_156_25_gt.v,
gig_ethernet_pcs_pma_basex_156_25_resets.vhd,vhdl,xil_defaultlib,../../../../top.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/synth/gig_ethernet_pcs_pma_basex_156_25_resets.vhd,
gig_ethernet_pcs_pma_basex_156_25_clocking.vhd,vhdl,xil_defaultlib,../../../../top.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/synth/gig_ethernet_pcs_pma_basex_156_25_clocking.vhd,
gig_ethernet_pcs_pma_basex_156_25_support.vhd,vhdl,xil_defaultlib,../../../../top.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/synth/gig_ethernet_pcs_pma_basex_156_25_support.vhd,
gig_ethernet_pcs_pma_basex_156_25_reset_sync.vhd,vhdl,xil_defaultlib,../../../../top.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/synth/gig_ethernet_pcs_pma_basex_156_25_reset_sync.vhd,
gig_ethernet_pcs_pma_basex_156_25_sync_block.vhd,vhdl,xil_defaultlib,../../../../top.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/synth/gig_ethernet_pcs_pma_basex_156_25_sync_block.vhd,
gig_ethernet_pcs_pma_basex_156_25_transceiver.vhd,vhdl,xil_defaultlib,../../../../top.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/synth/transceiver/gig_ethernet_pcs_pma_basex_156_25_transceiver.vhd,
gig_ethernet_pcs_pma_basex_156_25_block.vhd,vhdl,xil_defaultlib,../../../../top.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/synth/gig_ethernet_pcs_pma_basex_156_25_block.vhd,
gig_ethernet_pcs_pma_basex_156_25.vhd,vhdl,xil_defaultlib,../../../../top.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/synth/gig_ethernet_pcs_pma_basex_156_25.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
