{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714253560007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714253560008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 16:32:39 2024 " "Processing started: Sat Apr 27 16:32:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714253560008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714253560008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714253560008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714253560252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714253560252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder7b.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder7b.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder_7b " "Found entity 1: seven_seg_decoder_7b" {  } { { "seven_seg_decoder7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/seven_seg_decoder7b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714253564569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714253564569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1b " "Found entity 1: mux2_1b" {  } { { "mux2_1b.bdf" "" { Schematic "X:/cpre281/finalproject/cpre281_final_project/mux2_1b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714253564572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714253564572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_4b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8_4b " "Found entity 1: Mux8_4b" {  } { { "Mux8_4b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/Mux8_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714253564575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714253564575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "X:/cpre281/finalproject/cpre281_final_project/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714253564578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714253564578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg7.v 1 1 " "Found 1 design units, including 1 entities, in source file reg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg7 " "Found entity 1: reg7" {  } { { "reg7.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/reg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714253564581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714253564581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memoryunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memoryUnit " "Found entity 1: memoryUnit" {  } { { "memoryUnit.bdf" "" { Schematic "X:/cpre281/finalproject/cpre281_final_project/memoryUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714253564591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714253564591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_to_1_7b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_to_1_7b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_to_1_7b " "Found entity 1: mux4_to_1_7b" {  } { { "mux4_to_1_7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/mux4_to_1_7b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714253564594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714253564594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_to_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2_to_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_to_4 " "Found entity 1: decoder2_to_4" {  } { { "decoder_2_to_4.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/decoder_2_to_4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714253564597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714253564597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_to_1_7b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_to_1_7b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_to_1_7b " "Found entity 1: mux2_to_1_7b" {  } { { "mux2_to_1_7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/mux2_to_1_7b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714253564599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714253564599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memoryUnit " "Elaborating entity \"memoryUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714253564653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder_7b seven_seg_decoder_7b:instantDEATH " "Elaborating entity \"seven_seg_decoder_7b\" for hierarchy \"seven_seg_decoder_7b:instantDEATH\"" {  } { { "memoryUnit.bdf" "instantDEATH" { Schematic "X:/cpre281/finalproject/cpre281_final_project/memoryUnit.bdf" { { 440 1240 1392 616 "instantDEATH" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714253564664 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A seven_seg_decoder7b.v(13) " "Verilog HDL Always Construct warning at seven_seg_decoder7b.v(13): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_seg_decoder7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/seven_seg_decoder7b.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714253564676 "|memoryUnit|seven_seg_decoder_7b:instantDEATH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B seven_seg_decoder7b.v(13) " "Verilog HDL Always Construct warning at seven_seg_decoder7b.v(13): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_seg_decoder7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/seven_seg_decoder7b.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714253564676 "|memoryUnit|seven_seg_decoder_7b:instantDEATH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C seven_seg_decoder7b.v(13) " "Verilog HDL Always Construct warning at seven_seg_decoder7b.v(13): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_seg_decoder7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/seven_seg_decoder7b.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714253564676 "|memoryUnit|seven_seg_decoder_7b:instantDEATH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D seven_seg_decoder7b.v(13) " "Verilog HDL Always Construct warning at seven_seg_decoder7b.v(13): inferring latch(es) for variable \"D\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_seg_decoder7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/seven_seg_decoder7b.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714253564676 "|memoryUnit|seven_seg_decoder_7b:instantDEATH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "E seven_seg_decoder7b.v(13) " "Verilog HDL Always Construct warning at seven_seg_decoder7b.v(13): inferring latch(es) for variable \"E\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_seg_decoder7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/seven_seg_decoder7b.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714253564676 "|memoryUnit|seven_seg_decoder_7b:instantDEATH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "F seven_seg_decoder7b.v(13) " "Verilog HDL Always Construct warning at seven_seg_decoder7b.v(13): inferring latch(es) for variable \"F\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_seg_decoder7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/seven_seg_decoder7b.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714253564676 "|memoryUnit|seven_seg_decoder_7b:instantDEATH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "G seven_seg_decoder7b.v(13) " "Verilog HDL Always Construct warning at seven_seg_decoder7b.v(13): inferring latch(es) for variable \"G\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_seg_decoder7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/seven_seg_decoder7b.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714253564676 "|memoryUnit|seven_seg_decoder_7b:instantDEATH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G seven_seg_decoder7b.v(13) " "Inferred latch for \"G\" at seven_seg_decoder7b.v(13)" {  } { { "seven_seg_decoder7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/seven_seg_decoder7b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714253564677 "|memoryUnit|seven_seg_decoder_7b:instantDEATH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F seven_seg_decoder7b.v(13) " "Inferred latch for \"F\" at seven_seg_decoder7b.v(13)" {  } { { "seven_seg_decoder7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/seven_seg_decoder7b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714253564677 "|memoryUnit|seven_seg_decoder_7b:instantDEATH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E seven_seg_decoder7b.v(13) " "Inferred latch for \"E\" at seven_seg_decoder7b.v(13)" {  } { { "seven_seg_decoder7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/seven_seg_decoder7b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714253564677 "|memoryUnit|seven_seg_decoder_7b:instantDEATH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D seven_seg_decoder7b.v(13) " "Inferred latch for \"D\" at seven_seg_decoder7b.v(13)" {  } { { "seven_seg_decoder7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/seven_seg_decoder7b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714253564677 "|memoryUnit|seven_seg_decoder_7b:instantDEATH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C seven_seg_decoder7b.v(13) " "Inferred latch for \"C\" at seven_seg_decoder7b.v(13)" {  } { { "seven_seg_decoder7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/seven_seg_decoder7b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714253564677 "|memoryUnit|seven_seg_decoder_7b:instantDEATH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B seven_seg_decoder7b.v(13) " "Inferred latch for \"B\" at seven_seg_decoder7b.v(13)" {  } { { "seven_seg_decoder7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/seven_seg_decoder7b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714253564677 "|memoryUnit|seven_seg_decoder_7b:instantDEATH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A seven_seg_decoder7b.v(13) " "Inferred latch for \"A\" at seven_seg_decoder7b.v(13)" {  } { { "seven_seg_decoder7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/seven_seg_decoder7b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714253564677 "|memoryUnit|seven_seg_decoder_7b:instantDEATH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_to_1_7b mux4_to_1_7b:inst4 " "Elaborating entity \"mux4_to_1_7b\" for hierarchy \"mux4_to_1_7b:inst4\"" {  } { { "memoryUnit.bdf" "inst4" { Schematic "X:/cpre281/finalproject/cpre281_final_project/memoryUnit.bdf" { { 344 984 1144 488 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714253564677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg7 reg7:REGISTER0 " "Elaborating entity \"reg7\" for hierarchy \"reg7:REGISTER0\"" {  } { { "memoryUnit.bdf" "REGISTER0" { Schematic "X:/cpre281/finalproject/cpre281_final_project/memoryUnit.bdf" { { 144 632 808 256 "REGISTER0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714253564680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_to_4 decoder2_to_4:inst8 " "Elaborating entity \"decoder2_to_4\" for hierarchy \"decoder2_to_4:inst8\"" {  } { { "memoryUnit.bdf" "inst8" { Schematic "X:/cpre281/finalproject/cpre281_final_project/memoryUnit.bdf" { { 304 344 480 416 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714253564685 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_seg_decoder_7b:instantDEATH\|F " "LATCH primitive \"seven_seg_decoder_7b:instantDEATH\|F\" is permanently enabled" {  } { { "seven_seg_decoder7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/seven_seg_decoder7b.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714253564772 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_seg_decoder_7b:instantDEATH\|D " "LATCH primitive \"seven_seg_decoder_7b:instantDEATH\|D\" is permanently enabled" {  } { { "seven_seg_decoder7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/seven_seg_decoder7b.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714253564772 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_seg_decoder_7b:instantDEATH\|C " "LATCH primitive \"seven_seg_decoder_7b:instantDEATH\|C\" is permanently enabled" {  } { { "seven_seg_decoder7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/seven_seg_decoder7b.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714253564772 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_seg_decoder_7b:instantDEATH\|B " "LATCH primitive \"seven_seg_decoder_7b:instantDEATH\|B\" is permanently enabled" {  } { { "seven_seg_decoder7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/seven_seg_decoder7b.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714253564772 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_seg_decoder_7b:instantDEATH\|A " "LATCH primitive \"seven_seg_decoder_7b:instantDEATH\|A\" is permanently enabled" {  } { { "seven_seg_decoder7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/seven_seg_decoder7b.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714253564772 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_seg_decoder_7b:instantDEATH\|G " "LATCH primitive \"seven_seg_decoder_7b:instantDEATH\|G\" is permanently enabled" {  } { { "seven_seg_decoder7b.v" "" { Text "X:/cpre281/finalproject/cpre281_final_project/seven_seg_decoder7b.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714253564772 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name5 GND " "Pin \"pin_name5\" is stuck at GND" {  } { { "memoryUnit.bdf" "" { Schematic "X:/cpre281/finalproject/cpre281_final_project/memoryUnit.bdf" { { 528 1392 1568 544 "pin_name5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714253565032 "|memoryUnit|pin_name5"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714253565032 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714253565083 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714253565478 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714253565478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714253565600 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714253565600 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714253565600 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714253565600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714253565629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 16:32:45 2024 " "Processing ended: Sat Apr 27 16:32:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714253565629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714253565629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714253565629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714253565629 ""}
