Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.48 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.49 secs
 
--> Reading design: elock_init.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "elock_init.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "elock_init"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : elock_init
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ecode.v" in library work
Module <ecode> compiled
Module <key_scan> compiled
Module <elock_init> compiled
No errors in compilation
Analysis of file <"elock_init.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <elock_init> in library <work>.

Analyzing hierarchy for module <key_scan> in library <work>.

Analyzing hierarchy for module <ecode> in library <work> with parameters.
	S0 = "000"
	S1 = "001"
	S2 = "010"
	S3 = "011"
	S4 = "100"
	mpass = "0001000100010001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <elock_init>.
Module <elock_init> is correct for synthesis.
 
Analyzing module <key_scan> in library <work>.
WARNING:Xst:916 - "ecode.v" line 184: Delay is ignored for synthesis.
Module <key_scan> is correct for synthesis.
 
Analyzing module <ecode> in library <work>.
	S0 = 3'b000
	S1 = 3'b001
	S2 = 3'b010
	S3 = 3'b011
	S4 = 3'b100
	mpass = 16'b0001000100010001
WARNING:Xst:916 - "ecode.v" line 62: Delay is ignored for synthesis.
Module <ecode> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <openreq> in unit <key_scan> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <key_scan>.
    Related source file is "ecode.v".
WARNING:Xst:646 - Signal <key_press> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <key_com<15:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <arm>.
    Found 2-bit register for signal <column>.
    Found 3-bit up counter for signal <count>.
    Found 16-bit register for signal <key_com>.
    Found 3-bit comparator less for signal <key_com$cmp_lt0000> created at line 168.
    Found 16-bit register for signal <keys>.
    Found 16-bit adder for signal <old_key_com_5$add0000> created at line 177.
    Found 2x2-bit multiplier for signal <old_key_press_4$mult0000> created at line 166.
    Found 2-bit register for signal <rower>.
    Found 1-bit register for signal <unarm>.
    Summary:
	inferred   1 Counter(s).
	inferred  38 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
Unit <key_scan> synthesized.


Synthesizing Unit <ecode>.
    Related source file is "ecode.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 17                                             |
    | Inputs             | 8                                              |
    | Outputs            | 8                                              |
    | Clock              | iedge                     (rising_edge)        |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <s4masterkeyflag>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | iedge                     (rising_edge)        |
    | Clock enable       | state$cmp_eq0005          (positive)           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <s2pchangeflag>.
    Found 16-bit register for signal <pass>.
    Found 4-bit up counter for signal <s1failcount>.
    Found 4-bit comparator greater for signal <s1failcount$cmp_gt0000> created at line 58.
    Found 2-bit register for signal <s2pchangeflag>.
    Found 16-bit comparator equal for signal <state$cmp_eq0000> created at line 51.
    Found 4-bit comparator lessequal for signal <state$cmp_le0000> created at line 58.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <ecode> synthesized.


Synthesizing Unit <elock_init>.
    Related source file is "ecode.v".
Unit <elock_init> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 2x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 4-bit adder                                           : 1
# Counters                                             : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 8
 1-bit register                                        : 2
 16-bit register                                       : 3
 2-bit register                                        : 3
# Comparators                                          : 4
 16-bit comparator equal                               : 1
 3-bit comparator less                                 : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <U2/s4masterkeyflag/FSM> on signal <s4masterkeyflag[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0
 0001  | 1
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U2/state/FSM> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
WARNING:Xst:1293 - FF/Latch <pass_0> has a constant value of 1 in block <U2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pass_1> has a constant value of 1 in block <U2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pass_2> has a constant value of 1 in block <U2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pass_3> has a constant value of 0 in block <U2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pass_4> has a constant value of 0 in block <U2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pass_5> has a constant value of 1 in block <U2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pass_6> has a constant value of 1 in block <U2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pass_7> has a constant value of 0 in block <U2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pass_8> has a constant value of 1 in block <U2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pass_9> has a constant value of 0 in block <U2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pass_10> has a constant value of 1 in block <U2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pass_11> has a constant value of 0 in block <U2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pass_12> has a constant value of 0 in block <U2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pass_13> has a constant value of 0 in block <U2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pass_14> has a constant value of 1 in block <U2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pass_15> has a constant value of 0 in block <U2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <key_com_12> of sequential type is unconnected in block <U1>.
WARNING:Xst:2677 - Node <key_com_13> of sequential type is unconnected in block <U1>.
WARNING:Xst:2677 - Node <key_com_14> of sequential type is unconnected in block <U1>.
WARNING:Xst:2677 - Node <key_com_15> of sequential type is unconnected in block <U1>.
WARNING:Xst:2677 - Node <key_com_12> of sequential type is unconnected in block <key_scan>.
WARNING:Xst:2677 - Node <key_com_13> of sequential type is unconnected in block <key_scan>.
WARNING:Xst:2677 - Node <key_com_14> of sequential type is unconnected in block <key_scan>.
WARNING:Xst:2677 - Node <key_com_15> of sequential type is unconnected in block <key_scan>.
WARNING:Xst:2677 - Node <s2pchangeflag_0> of sequential type is unconnected in block <ecode>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Multipliers                                          : 1
 2x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 4-bit adder                                           : 1
# Counters                                             : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 51
 Flip-Flops                                            : 51
# Comparators                                          : 4
 16-bit comparator equal                               : 1
 3-bit comparator less                                 : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <elock_init> ...

Optimizing unit <key_scan> ...

Optimizing unit <ecode> ...
WARNING:Xst:1293 - FF/Latch <U2/pass_0> has a constant value of 1 in block <elock_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U2/pass_1> has a constant value of 1 in block <elock_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U2/pass_2> has a constant value of 1 in block <elock_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U2/pass_3> has a constant value of 0 in block <elock_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U2/pass_4> has a constant value of 0 in block <elock_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U2/pass_5> has a constant value of 1 in block <elock_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U2/pass_6> has a constant value of 1 in block <elock_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U2/pass_7> has a constant value of 0 in block <elock_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U2/pass_8> has a constant value of 1 in block <elock_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U2/pass_9> has a constant value of 0 in block <elock_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U2/pass_10> has a constant value of 1 in block <elock_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U2/pass_11> has a constant value of 0 in block <elock_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U2/pass_12> has a constant value of 0 in block <elock_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U2/pass_13> has a constant value of 0 in block <elock_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U2/pass_14> has a constant value of 1 in block <elock_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U2/pass_15> has a constant value of 0 in block <elock_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U2/s2pchangeflag_1> has a constant value of 0 in block <elock_init>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block elock_init, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 45
 Flip-Flops                                            : 45

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : elock_init.ngr
Top Level Output File Name         : elock_init
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 76
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 18
#      LUT3                        : 9
#      LUT3_D                      : 1
#      LUT4                        : 35
#      MUXCY                       : 8
#      MUXF5                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 45
#      FDE                         : 34
#      FDR                         : 1
#      FDRE                        : 7
#      FDS                         : 2
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 13
#      IBUF                        : 8
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                       36  out of   5888     0%  
 Number of Slice Flip Flops:             45  out of  11776     0%  
 Number of 4 input LUTs:                 65  out of  11776     0%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    372     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
U1/key_signal1(U1/key_signal1:O)   | BUFG(*)(U1/count_2)      | 37    |
U2/iedge(U2/iedge1:O)              | NONE(*)(U2/s1failcount_3)| 8     |
-----------------------------------+--------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.513ns (Maximum Frequency: 221.582MHz)
   Minimum input arrival time before clock: 6.307ns
   Maximum output required time after clock: 7.142ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/key_signal1'
  Clock period: 4.508ns (frequency: 221.828MHz)
  Total number of paths / destination ports: 149 / 54
-------------------------------------------------------------------------
Delay:               4.508ns (Levels of Logic = 3)
  Source:            U1/column_1 (FF)
  Destination:       U1/key_com_1 (FF)
  Source Clock:      U1/key_signal1 rising
  Destination Clock: U1/key_signal1 rising

  Data Path: U1/column_1 to U1/key_com_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.423  U1/column_1 (U1/column_1)
     LUT4:I3->O            5   0.648   0.776  U1/_old_column_2<1>1 (U1/_old_column_2<1>)
     LUT4:I0->O            2   0.648   0.527  U1/Madd__old_key_press_4_xor<1>11 (U1/_old_key_press_4<1>)
     LUT2:I1->O            1   0.643   0.000  U1/key_com_mux0000<1>1 (U1/key_com_mux0000<1>)
     FDE:D                     0.252          U1/key_com_1
    ----------------------------------------
    Total                      4.508ns (2.782ns logic, 1.726ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U2/iedge'
  Clock period: 4.513ns (frequency: 221.582MHz)
  Total number of paths / destination ports: 64 / 20
-------------------------------------------------------------------------
Delay:               4.513ns (Levels of Logic = 2)
  Source:            U2/s1failcount_0 (FF)
  Destination:       U2/s1failcount_3 (FF)
  Source Clock:      U2/iedge rising
  Destination Clock: U2/iedge rising

  Data Path: U2/s1failcount_0 to U2/s1failcount_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.591   0.636  U2/s1failcount_0 (U2/s1failcount_0)
     LUT4:I3->O            3   0.648   0.534  U2/state_cmp_le00001 (U2/state_cmp_le0000)
     LUT4:I3->O            4   0.648   0.587  U2/s1failcount_and00001 (U2/s1failcount_and0000)
     FDRE:R                    0.869          U2/s1failcount_0
    ----------------------------------------
    Total                      4.513ns (2.756ns logic, 1.757ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/key_signal1'
  Total number of paths / destination ports: 246 / 54
-------------------------------------------------------------------------
Offset:              6.307ns (Levels of Logic = 3)
  Source:            row<3> (PAD)
  Destination:       U1/count_2 (FF)
  Destination Clock: U1/key_signal1 rising

  Data Path: row<3> to U1/count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.849   0.963  row_3_IBUF (row_3_IBUF)
     LUT3:I0->O           20   0.648   1.245  U1/rower_or0000_inv1 (U1/rower_or0000_inv)
     LUT4:I0->O           19   0.648   1.085  U1/count_and00001 (U1/count_and0000)
     FDRE:R                    0.869          U1/count_0
    ----------------------------------------
    Total                      6.307ns (3.014ns logic, 3.293ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U2/iedge'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.728ns (Levels of Logic = 3)
  Source:            door (PAD)
  Destination:       U2/state_FSM_FFd2 (FF)
  Destination Clock: U2/iedge rising

  Data Path: door to U2/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.849   0.479  door_IBUF (door_IBUF)
     LUT3:I2->O            9   0.648   0.852  U2/iedge1 (U2/iedge)
     LUT4:I2->O            1   0.648   0.000  U2/state_FSM_FFd2-In1 (U2/state_FSM_FFd2-In1)
     FDS:D                     0.252          U2/state_FSM_FFd2
    ----------------------------------------
    Total                      3.728ns (2.397ns logic, 1.331ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U2/iedge'
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Offset:              7.142ns (Levels of Logic = 2)
  Source:            U2/state_FSM_FFd3 (FF)
  Destination:       lights<2> (PAD)
  Source Clock:      U2/iedge rising

  Data Path: U2/state_FSM_FFd3 to lights<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              9   0.591   0.963  U2/state_FSM_FFd3 (U2/state_FSM_FFd3)
     LUT2:I0->O            1   0.648   0.420  U2/state_FSM_Out71 (lights_2_OBUF)
     OBUF:I->O                 4.520          lights_2_OBUF (lights<2>)
    ----------------------------------------
    Total                      7.142ns (5.759ns logic, 1.383ns route)
                                       (80.6% logic, 19.4% route)

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 23.61 secs
 
--> 

Total memory usage is 297316 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   46 (   0 filtered)
Number of infos    :    2 (   0 filtered)

