
final_embedded_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d55c  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cec  0800d618  0800d618  0000e618  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e304  0800e304  000101d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e304  0800e304  0000f304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e30c  0800e30c  000101d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e30c  0800e30c  0000f30c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e310  0800e310  0000f310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800e314  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000380  200001d4  0800e4e8  000101d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000554  0800e4e8  00010554  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000101d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011a1b  00000000  00000000  000101fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002847  00000000  00000000  00021c17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dd8  00000000  00000000  00024460  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ac5  00000000  00000000  00025238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019de6  00000000  00000000  00025cfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013007  00000000  00000000  0003fae3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d3f7  00000000  00000000  00052aea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000efee1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004734  00000000  00000000  000eff24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000f4658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001d4 	.word	0x200001d4
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800d600 	.word	0x0800d600

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001d8 	.word	0x200001d8
 8000100:	0800d600 	.word	0x0800d600

08000104 <strcmp>:
 8000104:	7802      	ldrb	r2, [r0, #0]
 8000106:	780b      	ldrb	r3, [r1, #0]
 8000108:	2a00      	cmp	r2, #0
 800010a:	d003      	beq.n	8000114 <strcmp+0x10>
 800010c:	3001      	adds	r0, #1
 800010e:	3101      	adds	r1, #1
 8000110:	429a      	cmp	r2, r3
 8000112:	d0f7      	beq.n	8000104 <strcmp>
 8000114:	1ad0      	subs	r0, r2, r3
 8000116:	4770      	bx	lr

08000118 <strlen>:
 8000118:	2300      	movs	r3, #0
 800011a:	5cc2      	ldrb	r2, [r0, r3]
 800011c:	3301      	adds	r3, #1
 800011e:	2a00      	cmp	r2, #0
 8000120:	d1fb      	bne.n	800011a <strlen+0x2>
 8000122:	1e58      	subs	r0, r3, #1
 8000124:	4770      	bx	lr
	...

08000128 <__gnu_thumb1_case_uqi>:
 8000128:	b402      	push	{r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0049      	lsls	r1, r1, #1
 8000130:	5c09      	ldrb	r1, [r1, r0]
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	448e      	add	lr, r1
 8000136:	bc02      	pop	{r1}
 8000138:	4770      	bx	lr
 800013a:	46c0      	nop			@ (mov r8, r8)

0800013c <__gnu_thumb1_case_shi>:
 800013c:	b403      	push	{r0, r1}
 800013e:	4671      	mov	r1, lr
 8000140:	0849      	lsrs	r1, r1, #1
 8000142:	0040      	lsls	r0, r0, #1
 8000144:	0049      	lsls	r1, r1, #1
 8000146:	5e09      	ldrsh	r1, [r1, r0]
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	448e      	add	lr, r1
 800014c:	bc03      	pop	{r0, r1}
 800014e:	4770      	bx	lr

08000150 <__udivsi3>:
 8000150:	2200      	movs	r2, #0
 8000152:	0843      	lsrs	r3, r0, #1
 8000154:	428b      	cmp	r3, r1
 8000156:	d374      	bcc.n	8000242 <__udivsi3+0xf2>
 8000158:	0903      	lsrs	r3, r0, #4
 800015a:	428b      	cmp	r3, r1
 800015c:	d35f      	bcc.n	800021e <__udivsi3+0xce>
 800015e:	0a03      	lsrs	r3, r0, #8
 8000160:	428b      	cmp	r3, r1
 8000162:	d344      	bcc.n	80001ee <__udivsi3+0x9e>
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d328      	bcc.n	80001bc <__udivsi3+0x6c>
 800016a:	0c03      	lsrs	r3, r0, #16
 800016c:	428b      	cmp	r3, r1
 800016e:	d30d      	bcc.n	800018c <__udivsi3+0x3c>
 8000170:	22ff      	movs	r2, #255	@ 0xff
 8000172:	0209      	lsls	r1, r1, #8
 8000174:	ba12      	rev	r2, r2
 8000176:	0c03      	lsrs	r3, r0, #16
 8000178:	428b      	cmp	r3, r1
 800017a:	d302      	bcc.n	8000182 <__udivsi3+0x32>
 800017c:	1212      	asrs	r2, r2, #8
 800017e:	0209      	lsls	r1, r1, #8
 8000180:	d065      	beq.n	800024e <__udivsi3+0xfe>
 8000182:	0b03      	lsrs	r3, r0, #12
 8000184:	428b      	cmp	r3, r1
 8000186:	d319      	bcc.n	80001bc <__udivsi3+0x6c>
 8000188:	e000      	b.n	800018c <__udivsi3+0x3c>
 800018a:	0a09      	lsrs	r1, r1, #8
 800018c:	0bc3      	lsrs	r3, r0, #15
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x46>
 8000192:	03cb      	lsls	r3, r1, #15
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0b83      	lsrs	r3, r0, #14
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x52>
 800019e:	038b      	lsls	r3, r1, #14
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0b43      	lsrs	r3, r0, #13
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x5e>
 80001aa:	034b      	lsls	r3, r1, #13
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0b03      	lsrs	r3, r0, #12
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x6a>
 80001b6:	030b      	lsls	r3, r1, #12
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0ac3      	lsrs	r3, r0, #11
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x76>
 80001c2:	02cb      	lsls	r3, r1, #11
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	0a83      	lsrs	r3, r0, #10
 80001ca:	428b      	cmp	r3, r1
 80001cc:	d301      	bcc.n	80001d2 <__udivsi3+0x82>
 80001ce:	028b      	lsls	r3, r1, #10
 80001d0:	1ac0      	subs	r0, r0, r3
 80001d2:	4152      	adcs	r2, r2
 80001d4:	0a43      	lsrs	r3, r0, #9
 80001d6:	428b      	cmp	r3, r1
 80001d8:	d301      	bcc.n	80001de <__udivsi3+0x8e>
 80001da:	024b      	lsls	r3, r1, #9
 80001dc:	1ac0      	subs	r0, r0, r3
 80001de:	4152      	adcs	r2, r2
 80001e0:	0a03      	lsrs	r3, r0, #8
 80001e2:	428b      	cmp	r3, r1
 80001e4:	d301      	bcc.n	80001ea <__udivsi3+0x9a>
 80001e6:	020b      	lsls	r3, r1, #8
 80001e8:	1ac0      	subs	r0, r0, r3
 80001ea:	4152      	adcs	r2, r2
 80001ec:	d2cd      	bcs.n	800018a <__udivsi3+0x3a>
 80001ee:	09c3      	lsrs	r3, r0, #7
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xa8>
 80001f4:	01cb      	lsls	r3, r1, #7
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0983      	lsrs	r3, r0, #6
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xb4>
 8000200:	018b      	lsls	r3, r1, #6
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0943      	lsrs	r3, r0, #5
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xc0>
 800020c:	014b      	lsls	r3, r1, #5
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0903      	lsrs	r3, r0, #4
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xcc>
 8000218:	010b      	lsls	r3, r1, #4
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	08c3      	lsrs	r3, r0, #3
 8000220:	428b      	cmp	r3, r1
 8000222:	d301      	bcc.n	8000228 <__udivsi3+0xd8>
 8000224:	00cb      	lsls	r3, r1, #3
 8000226:	1ac0      	subs	r0, r0, r3
 8000228:	4152      	adcs	r2, r2
 800022a:	0883      	lsrs	r3, r0, #2
 800022c:	428b      	cmp	r3, r1
 800022e:	d301      	bcc.n	8000234 <__udivsi3+0xe4>
 8000230:	008b      	lsls	r3, r1, #2
 8000232:	1ac0      	subs	r0, r0, r3
 8000234:	4152      	adcs	r2, r2
 8000236:	0843      	lsrs	r3, r0, #1
 8000238:	428b      	cmp	r3, r1
 800023a:	d301      	bcc.n	8000240 <__udivsi3+0xf0>
 800023c:	004b      	lsls	r3, r1, #1
 800023e:	1ac0      	subs	r0, r0, r3
 8000240:	4152      	adcs	r2, r2
 8000242:	1a41      	subs	r1, r0, r1
 8000244:	d200      	bcs.n	8000248 <__udivsi3+0xf8>
 8000246:	4601      	mov	r1, r0
 8000248:	4152      	adcs	r2, r2
 800024a:	4610      	mov	r0, r2
 800024c:	4770      	bx	lr
 800024e:	e7ff      	b.n	8000250 <__udivsi3+0x100>
 8000250:	b501      	push	{r0, lr}
 8000252:	2000      	movs	r0, #0
 8000254:	f000 f8f0 	bl	8000438 <__aeabi_idiv0>
 8000258:	bd02      	pop	{r1, pc}
 800025a:	46c0      	nop			@ (mov r8, r8)

0800025c <__aeabi_uidivmod>:
 800025c:	2900      	cmp	r1, #0
 800025e:	d0f7      	beq.n	8000250 <__udivsi3+0x100>
 8000260:	e776      	b.n	8000150 <__udivsi3>
 8000262:	4770      	bx	lr

08000264 <__divsi3>:
 8000264:	4603      	mov	r3, r0
 8000266:	430b      	orrs	r3, r1
 8000268:	d47f      	bmi.n	800036a <__divsi3+0x106>
 800026a:	2200      	movs	r2, #0
 800026c:	0843      	lsrs	r3, r0, #1
 800026e:	428b      	cmp	r3, r1
 8000270:	d374      	bcc.n	800035c <__divsi3+0xf8>
 8000272:	0903      	lsrs	r3, r0, #4
 8000274:	428b      	cmp	r3, r1
 8000276:	d35f      	bcc.n	8000338 <__divsi3+0xd4>
 8000278:	0a03      	lsrs	r3, r0, #8
 800027a:	428b      	cmp	r3, r1
 800027c:	d344      	bcc.n	8000308 <__divsi3+0xa4>
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d328      	bcc.n	80002d6 <__divsi3+0x72>
 8000284:	0c03      	lsrs	r3, r0, #16
 8000286:	428b      	cmp	r3, r1
 8000288:	d30d      	bcc.n	80002a6 <__divsi3+0x42>
 800028a:	22ff      	movs	r2, #255	@ 0xff
 800028c:	0209      	lsls	r1, r1, #8
 800028e:	ba12      	rev	r2, r2
 8000290:	0c03      	lsrs	r3, r0, #16
 8000292:	428b      	cmp	r3, r1
 8000294:	d302      	bcc.n	800029c <__divsi3+0x38>
 8000296:	1212      	asrs	r2, r2, #8
 8000298:	0209      	lsls	r1, r1, #8
 800029a:	d065      	beq.n	8000368 <__divsi3+0x104>
 800029c:	0b03      	lsrs	r3, r0, #12
 800029e:	428b      	cmp	r3, r1
 80002a0:	d319      	bcc.n	80002d6 <__divsi3+0x72>
 80002a2:	e000      	b.n	80002a6 <__divsi3+0x42>
 80002a4:	0a09      	lsrs	r1, r1, #8
 80002a6:	0bc3      	lsrs	r3, r0, #15
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x4c>
 80002ac:	03cb      	lsls	r3, r1, #15
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0b83      	lsrs	r3, r0, #14
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x58>
 80002b8:	038b      	lsls	r3, r1, #14
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0b43      	lsrs	r3, r0, #13
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x64>
 80002c4:	034b      	lsls	r3, r1, #13
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0b03      	lsrs	r3, r0, #12
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x70>
 80002d0:	030b      	lsls	r3, r1, #12
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0ac3      	lsrs	r3, r0, #11
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0x7c>
 80002dc:	02cb      	lsls	r3, r1, #11
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	0a83      	lsrs	r3, r0, #10
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d301      	bcc.n	80002ec <__divsi3+0x88>
 80002e8:	028b      	lsls	r3, r1, #10
 80002ea:	1ac0      	subs	r0, r0, r3
 80002ec:	4152      	adcs	r2, r2
 80002ee:	0a43      	lsrs	r3, r0, #9
 80002f0:	428b      	cmp	r3, r1
 80002f2:	d301      	bcc.n	80002f8 <__divsi3+0x94>
 80002f4:	024b      	lsls	r3, r1, #9
 80002f6:	1ac0      	subs	r0, r0, r3
 80002f8:	4152      	adcs	r2, r2
 80002fa:	0a03      	lsrs	r3, r0, #8
 80002fc:	428b      	cmp	r3, r1
 80002fe:	d301      	bcc.n	8000304 <__divsi3+0xa0>
 8000300:	020b      	lsls	r3, r1, #8
 8000302:	1ac0      	subs	r0, r0, r3
 8000304:	4152      	adcs	r2, r2
 8000306:	d2cd      	bcs.n	80002a4 <__divsi3+0x40>
 8000308:	09c3      	lsrs	r3, r0, #7
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xae>
 800030e:	01cb      	lsls	r3, r1, #7
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0983      	lsrs	r3, r0, #6
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xba>
 800031a:	018b      	lsls	r3, r1, #6
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0943      	lsrs	r3, r0, #5
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xc6>
 8000326:	014b      	lsls	r3, r1, #5
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xd2>
 8000332:	010b      	lsls	r3, r1, #4
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	08c3      	lsrs	r3, r0, #3
 800033a:	428b      	cmp	r3, r1
 800033c:	d301      	bcc.n	8000342 <__divsi3+0xde>
 800033e:	00cb      	lsls	r3, r1, #3
 8000340:	1ac0      	subs	r0, r0, r3
 8000342:	4152      	adcs	r2, r2
 8000344:	0883      	lsrs	r3, r0, #2
 8000346:	428b      	cmp	r3, r1
 8000348:	d301      	bcc.n	800034e <__divsi3+0xea>
 800034a:	008b      	lsls	r3, r1, #2
 800034c:	1ac0      	subs	r0, r0, r3
 800034e:	4152      	adcs	r2, r2
 8000350:	0843      	lsrs	r3, r0, #1
 8000352:	428b      	cmp	r3, r1
 8000354:	d301      	bcc.n	800035a <__divsi3+0xf6>
 8000356:	004b      	lsls	r3, r1, #1
 8000358:	1ac0      	subs	r0, r0, r3
 800035a:	4152      	adcs	r2, r2
 800035c:	1a41      	subs	r1, r0, r1
 800035e:	d200      	bcs.n	8000362 <__divsi3+0xfe>
 8000360:	4601      	mov	r1, r0
 8000362:	4152      	adcs	r2, r2
 8000364:	4610      	mov	r0, r2
 8000366:	4770      	bx	lr
 8000368:	e05d      	b.n	8000426 <__divsi3+0x1c2>
 800036a:	0fca      	lsrs	r2, r1, #31
 800036c:	d000      	beq.n	8000370 <__divsi3+0x10c>
 800036e:	4249      	negs	r1, r1
 8000370:	1003      	asrs	r3, r0, #32
 8000372:	d300      	bcc.n	8000376 <__divsi3+0x112>
 8000374:	4240      	negs	r0, r0
 8000376:	4053      	eors	r3, r2
 8000378:	2200      	movs	r2, #0
 800037a:	469c      	mov	ip, r3
 800037c:	0903      	lsrs	r3, r0, #4
 800037e:	428b      	cmp	r3, r1
 8000380:	d32d      	bcc.n	80003de <__divsi3+0x17a>
 8000382:	0a03      	lsrs	r3, r0, #8
 8000384:	428b      	cmp	r3, r1
 8000386:	d312      	bcc.n	80003ae <__divsi3+0x14a>
 8000388:	22fc      	movs	r2, #252	@ 0xfc
 800038a:	0189      	lsls	r1, r1, #6
 800038c:	ba12      	rev	r2, r2
 800038e:	0a03      	lsrs	r3, r0, #8
 8000390:	428b      	cmp	r3, r1
 8000392:	d30c      	bcc.n	80003ae <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	1192      	asrs	r2, r2, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d308      	bcc.n	80003ae <__divsi3+0x14a>
 800039c:	0189      	lsls	r1, r1, #6
 800039e:	1192      	asrs	r2, r2, #6
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d304      	bcc.n	80003ae <__divsi3+0x14a>
 80003a4:	0189      	lsls	r1, r1, #6
 80003a6:	d03a      	beq.n	800041e <__divsi3+0x1ba>
 80003a8:	1192      	asrs	r2, r2, #6
 80003aa:	e000      	b.n	80003ae <__divsi3+0x14a>
 80003ac:	0989      	lsrs	r1, r1, #6
 80003ae:	09c3      	lsrs	r3, r0, #7
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x154>
 80003b4:	01cb      	lsls	r3, r1, #7
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	0983      	lsrs	r3, r0, #6
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x160>
 80003c0:	018b      	lsls	r3, r1, #6
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0943      	lsrs	r3, r0, #5
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x16c>
 80003cc:	014b      	lsls	r3, r1, #5
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	0903      	lsrs	r3, r0, #4
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x178>
 80003d8:	010b      	lsls	r3, r1, #4
 80003da:	1ac0      	subs	r0, r0, r3
 80003dc:	4152      	adcs	r2, r2
 80003de:	08c3      	lsrs	r3, r0, #3
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d301      	bcc.n	80003e8 <__divsi3+0x184>
 80003e4:	00cb      	lsls	r3, r1, #3
 80003e6:	1ac0      	subs	r0, r0, r3
 80003e8:	4152      	adcs	r2, r2
 80003ea:	0883      	lsrs	r3, r0, #2
 80003ec:	428b      	cmp	r3, r1
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x190>
 80003f0:	008b      	lsls	r3, r1, #2
 80003f2:	1ac0      	subs	r0, r0, r3
 80003f4:	4152      	adcs	r2, r2
 80003f6:	d2d9      	bcs.n	80003ac <__divsi3+0x148>
 80003f8:	0843      	lsrs	r3, r0, #1
 80003fa:	428b      	cmp	r3, r1
 80003fc:	d301      	bcc.n	8000402 <__divsi3+0x19e>
 80003fe:	004b      	lsls	r3, r1, #1
 8000400:	1ac0      	subs	r0, r0, r3
 8000402:	4152      	adcs	r2, r2
 8000404:	1a41      	subs	r1, r0, r1
 8000406:	d200      	bcs.n	800040a <__divsi3+0x1a6>
 8000408:	4601      	mov	r1, r0
 800040a:	4663      	mov	r3, ip
 800040c:	4152      	adcs	r2, r2
 800040e:	105b      	asrs	r3, r3, #1
 8000410:	4610      	mov	r0, r2
 8000412:	d301      	bcc.n	8000418 <__divsi3+0x1b4>
 8000414:	4240      	negs	r0, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d500      	bpl.n	800041c <__divsi3+0x1b8>
 800041a:	4249      	negs	r1, r1
 800041c:	4770      	bx	lr
 800041e:	4663      	mov	r3, ip
 8000420:	105b      	asrs	r3, r3, #1
 8000422:	d300      	bcc.n	8000426 <__divsi3+0x1c2>
 8000424:	4240      	negs	r0, r0
 8000426:	b501      	push	{r0, lr}
 8000428:	2000      	movs	r0, #0
 800042a:	f000 f805 	bl	8000438 <__aeabi_idiv0>
 800042e:	bd02      	pop	{r1, pc}

08000430 <__aeabi_idivmod>:
 8000430:	2900      	cmp	r1, #0
 8000432:	d0f8      	beq.n	8000426 <__divsi3+0x1c2>
 8000434:	e716      	b.n	8000264 <__divsi3>
 8000436:	4770      	bx	lr

08000438 <__aeabi_idiv0>:
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdrcmple>:
 800043c:	4684      	mov	ip, r0
 800043e:	0010      	movs	r0, r2
 8000440:	4662      	mov	r2, ip
 8000442:	468c      	mov	ip, r1
 8000444:	0019      	movs	r1, r3
 8000446:	4663      	mov	r3, ip
 8000448:	e000      	b.n	800044c <__aeabi_cdcmpeq>
 800044a:	46c0      	nop			@ (mov r8, r8)

0800044c <__aeabi_cdcmpeq>:
 800044c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800044e:	f002 f9a5 	bl	800279c <__ledf2>
 8000452:	2800      	cmp	r0, #0
 8000454:	d401      	bmi.n	800045a <__aeabi_cdcmpeq+0xe>
 8000456:	2100      	movs	r1, #0
 8000458:	42c8      	cmn	r0, r1
 800045a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800045c <__aeabi_dcmpeq>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f002 f8e9 	bl	8002634 <__eqdf2>
 8000462:	4240      	negs	r0, r0
 8000464:	3001      	adds	r0, #1
 8000466:	bd10      	pop	{r4, pc}

08000468 <__aeabi_dcmplt>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f002 f997 	bl	800279c <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	db01      	blt.n	8000476 <__aeabi_dcmplt+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			@ (mov r8, r8)

0800047c <__aeabi_dcmple>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f002 f98d 	bl	800279c <__ledf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dd01      	ble.n	800048a <__aeabi_dcmple+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			@ (mov r8, r8)

08000490 <__aeabi_dcmpgt>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f002 f913 	bl	80026bc <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	dc01      	bgt.n	800049e <__aeabi_dcmpgt+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__aeabi_dcmpge>:
 80004a4:	b510      	push	{r4, lr}
 80004a6:	f002 f909 	bl	80026bc <__gedf2>
 80004aa:	2800      	cmp	r0, #0
 80004ac:	da01      	bge.n	80004b2 <__aeabi_dcmpge+0xe>
 80004ae:	2000      	movs	r0, #0
 80004b0:	bd10      	pop	{r4, pc}
 80004b2:	2001      	movs	r0, #1
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	46c0      	nop			@ (mov r8, r8)

080004b8 <__aeabi_cfrcmple>:
 80004b8:	4684      	mov	ip, r0
 80004ba:	0008      	movs	r0, r1
 80004bc:	4661      	mov	r1, ip
 80004be:	e7ff      	b.n	80004c0 <__aeabi_cfcmpeq>

080004c0 <__aeabi_cfcmpeq>:
 80004c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004c2:	f000 fd1d 	bl	8000f00 <__lesf2>
 80004c6:	2800      	cmp	r0, #0
 80004c8:	d401      	bmi.n	80004ce <__aeabi_cfcmpeq+0xe>
 80004ca:	2100      	movs	r1, #0
 80004cc:	42c8      	cmn	r0, r1
 80004ce:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d0 <__aeabi_fcmpeq>:
 80004d0:	b510      	push	{r4, lr}
 80004d2:	f000 fca5 	bl	8000e20 <__eqsf2>
 80004d6:	4240      	negs	r0, r0
 80004d8:	3001      	adds	r0, #1
 80004da:	bd10      	pop	{r4, pc}

080004dc <__aeabi_fcmplt>:
 80004dc:	b510      	push	{r4, lr}
 80004de:	f000 fd0f 	bl	8000f00 <__lesf2>
 80004e2:	2800      	cmp	r0, #0
 80004e4:	db01      	blt.n	80004ea <__aeabi_fcmplt+0xe>
 80004e6:	2000      	movs	r0, #0
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	2001      	movs	r0, #1
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	46c0      	nop			@ (mov r8, r8)

080004f0 <__aeabi_fcmple>:
 80004f0:	b510      	push	{r4, lr}
 80004f2:	f000 fd05 	bl	8000f00 <__lesf2>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	dd01      	ble.n	80004fe <__aeabi_fcmple+0xe>
 80004fa:	2000      	movs	r0, #0
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	2001      	movs	r0, #1
 8000500:	bd10      	pop	{r4, pc}
 8000502:	46c0      	nop			@ (mov r8, r8)

08000504 <__aeabi_fcmpgt>:
 8000504:	b510      	push	{r4, lr}
 8000506:	f000 fcb3 	bl	8000e70 <__gesf2>
 800050a:	2800      	cmp	r0, #0
 800050c:	dc01      	bgt.n	8000512 <__aeabi_fcmpgt+0xe>
 800050e:	2000      	movs	r0, #0
 8000510:	bd10      	pop	{r4, pc}
 8000512:	2001      	movs	r0, #1
 8000514:	bd10      	pop	{r4, pc}
 8000516:	46c0      	nop			@ (mov r8, r8)

08000518 <__aeabi_fcmpge>:
 8000518:	b510      	push	{r4, lr}
 800051a:	f000 fca9 	bl	8000e70 <__gesf2>
 800051e:	2800      	cmp	r0, #0
 8000520:	da01      	bge.n	8000526 <__aeabi_fcmpge+0xe>
 8000522:	2000      	movs	r0, #0
 8000524:	bd10      	pop	{r4, pc}
 8000526:	2001      	movs	r0, #1
 8000528:	bd10      	pop	{r4, pc}
 800052a:	46c0      	nop			@ (mov r8, r8)

0800052c <__aeabi_uldivmod>:
 800052c:	2b00      	cmp	r3, #0
 800052e:	d111      	bne.n	8000554 <__aeabi_uldivmod+0x28>
 8000530:	2a00      	cmp	r2, #0
 8000532:	d10f      	bne.n	8000554 <__aeabi_uldivmod+0x28>
 8000534:	2900      	cmp	r1, #0
 8000536:	d100      	bne.n	800053a <__aeabi_uldivmod+0xe>
 8000538:	2800      	cmp	r0, #0
 800053a:	d002      	beq.n	8000542 <__aeabi_uldivmod+0x16>
 800053c:	2100      	movs	r1, #0
 800053e:	43c9      	mvns	r1, r1
 8000540:	0008      	movs	r0, r1
 8000542:	b407      	push	{r0, r1, r2}
 8000544:	4802      	ldr	r0, [pc, #8]	@ (8000550 <__aeabi_uldivmod+0x24>)
 8000546:	a102      	add	r1, pc, #8	@ (adr r1, 8000550 <__aeabi_uldivmod+0x24>)
 8000548:	1840      	adds	r0, r0, r1
 800054a:	9002      	str	r0, [sp, #8]
 800054c:	bd03      	pop	{r0, r1, pc}
 800054e:	46c0      	nop			@ (mov r8, r8)
 8000550:	fffffee9 	.word	0xfffffee9
 8000554:	b403      	push	{r0, r1}
 8000556:	4668      	mov	r0, sp
 8000558:	b501      	push	{r0, lr}
 800055a:	9802      	ldr	r0, [sp, #8]
 800055c:	f000 f88c 	bl	8000678 <__udivmoddi4>
 8000560:	9b01      	ldr	r3, [sp, #4]
 8000562:	469e      	mov	lr, r3
 8000564:	b002      	add	sp, #8
 8000566:	bc0c      	pop	{r2, r3}
 8000568:	4770      	bx	lr
 800056a:	46c0      	nop			@ (mov r8, r8)

0800056c <__aeabi_f2uiz>:
 800056c:	219e      	movs	r1, #158	@ 0x9e
 800056e:	b510      	push	{r4, lr}
 8000570:	05c9      	lsls	r1, r1, #23
 8000572:	1c04      	adds	r4, r0, #0
 8000574:	f7ff ffd0 	bl	8000518 <__aeabi_fcmpge>
 8000578:	2800      	cmp	r0, #0
 800057a:	d103      	bne.n	8000584 <__aeabi_f2uiz+0x18>
 800057c:	1c20      	adds	r0, r4, #0
 800057e:	f001 f8c5 	bl	800170c <__aeabi_f2iz>
 8000582:	bd10      	pop	{r4, pc}
 8000584:	219e      	movs	r1, #158	@ 0x9e
 8000586:	1c20      	adds	r0, r4, #0
 8000588:	05c9      	lsls	r1, r1, #23
 800058a:	f000 fe5b 	bl	8001244 <__aeabi_fsub>
 800058e:	f001 f8bd 	bl	800170c <__aeabi_f2iz>
 8000592:	2380      	movs	r3, #128	@ 0x80
 8000594:	061b      	lsls	r3, r3, #24
 8000596:	469c      	mov	ip, r3
 8000598:	4460      	add	r0, ip
 800059a:	e7f2      	b.n	8000582 <__aeabi_f2uiz+0x16>

0800059c <__aeabi_d2uiz>:
 800059c:	b570      	push	{r4, r5, r6, lr}
 800059e:	2200      	movs	r2, #0
 80005a0:	4b0c      	ldr	r3, [pc, #48]	@ (80005d4 <__aeabi_d2uiz+0x38>)
 80005a2:	0004      	movs	r4, r0
 80005a4:	000d      	movs	r5, r1
 80005a6:	f7ff ff7d 	bl	80004a4 <__aeabi_dcmpge>
 80005aa:	2800      	cmp	r0, #0
 80005ac:	d104      	bne.n	80005b8 <__aeabi_d2uiz+0x1c>
 80005ae:	0020      	movs	r0, r4
 80005b0:	0029      	movs	r1, r5
 80005b2:	f003 f851 	bl	8003658 <__aeabi_d2iz>
 80005b6:	bd70      	pop	{r4, r5, r6, pc}
 80005b8:	4b06      	ldr	r3, [pc, #24]	@ (80005d4 <__aeabi_d2uiz+0x38>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	0020      	movs	r0, r4
 80005be:	0029      	movs	r1, r5
 80005c0:	f002 fc40 	bl	8002e44 <__aeabi_dsub>
 80005c4:	f003 f848 	bl	8003658 <__aeabi_d2iz>
 80005c8:	2380      	movs	r3, #128	@ 0x80
 80005ca:	061b      	lsls	r3, r3, #24
 80005cc:	469c      	mov	ip, r3
 80005ce:	4460      	add	r0, ip
 80005d0:	e7f1      	b.n	80005b6 <__aeabi_d2uiz+0x1a>
 80005d2:	46c0      	nop			@ (mov r8, r8)
 80005d4:	41e00000 	.word	0x41e00000

080005d8 <__aeabi_d2lz>:
 80005d8:	b570      	push	{r4, r5, r6, lr}
 80005da:	2200      	movs	r2, #0
 80005dc:	2300      	movs	r3, #0
 80005de:	0004      	movs	r4, r0
 80005e0:	000d      	movs	r5, r1
 80005e2:	f7ff ff41 	bl	8000468 <__aeabi_dcmplt>
 80005e6:	2800      	cmp	r0, #0
 80005e8:	d108      	bne.n	80005fc <__aeabi_d2lz+0x24>
 80005ea:	0020      	movs	r0, r4
 80005ec:	0029      	movs	r1, r5
 80005ee:	f000 f80f 	bl	8000610 <__aeabi_d2ulz>
 80005f2:	0002      	movs	r2, r0
 80005f4:	000b      	movs	r3, r1
 80005f6:	0010      	movs	r0, r2
 80005f8:	0019      	movs	r1, r3
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	2380      	movs	r3, #128	@ 0x80
 80005fe:	061b      	lsls	r3, r3, #24
 8000600:	18e9      	adds	r1, r5, r3
 8000602:	0020      	movs	r0, r4
 8000604:	f000 f804 	bl	8000610 <__aeabi_d2ulz>
 8000608:	2300      	movs	r3, #0
 800060a:	4242      	negs	r2, r0
 800060c:	418b      	sbcs	r3, r1
 800060e:	e7f2      	b.n	80005f6 <__aeabi_d2lz+0x1e>

08000610 <__aeabi_d2ulz>:
 8000610:	b570      	push	{r4, r5, r6, lr}
 8000612:	2200      	movs	r2, #0
 8000614:	4b0b      	ldr	r3, [pc, #44]	@ (8000644 <__aeabi_d2ulz+0x34>)
 8000616:	000d      	movs	r5, r1
 8000618:	0004      	movs	r4, r0
 800061a:	f002 f92d 	bl	8002878 <__aeabi_dmul>
 800061e:	f7ff ffbd 	bl	800059c <__aeabi_d2uiz>
 8000622:	0006      	movs	r6, r0
 8000624:	f003 f882 	bl	800372c <__aeabi_ui2d>
 8000628:	2200      	movs	r2, #0
 800062a:	4b07      	ldr	r3, [pc, #28]	@ (8000648 <__aeabi_d2ulz+0x38>)
 800062c:	f002 f924 	bl	8002878 <__aeabi_dmul>
 8000630:	0002      	movs	r2, r0
 8000632:	000b      	movs	r3, r1
 8000634:	0020      	movs	r0, r4
 8000636:	0029      	movs	r1, r5
 8000638:	f002 fc04 	bl	8002e44 <__aeabi_dsub>
 800063c:	f7ff ffae 	bl	800059c <__aeabi_d2uiz>
 8000640:	0031      	movs	r1, r6
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	3df00000 	.word	0x3df00000
 8000648:	41f00000 	.word	0x41f00000

0800064c <__aeabi_l2d>:
 800064c:	b570      	push	{r4, r5, r6, lr}
 800064e:	0006      	movs	r6, r0
 8000650:	0008      	movs	r0, r1
 8000652:	f003 f83d 	bl	80036d0 <__aeabi_i2d>
 8000656:	2200      	movs	r2, #0
 8000658:	4b06      	ldr	r3, [pc, #24]	@ (8000674 <__aeabi_l2d+0x28>)
 800065a:	f002 f90d 	bl	8002878 <__aeabi_dmul>
 800065e:	000d      	movs	r5, r1
 8000660:	0004      	movs	r4, r0
 8000662:	0030      	movs	r0, r6
 8000664:	f003 f862 	bl	800372c <__aeabi_ui2d>
 8000668:	002b      	movs	r3, r5
 800066a:	0022      	movs	r2, r4
 800066c:	f001 f904 	bl	8001878 <__aeabi_dadd>
 8000670:	bd70      	pop	{r4, r5, r6, pc}
 8000672:	46c0      	nop			@ (mov r8, r8)
 8000674:	41f00000 	.word	0x41f00000

08000678 <__udivmoddi4>:
 8000678:	b5f0      	push	{r4, r5, r6, r7, lr}
 800067a:	4657      	mov	r7, sl
 800067c:	464e      	mov	r6, r9
 800067e:	4645      	mov	r5, r8
 8000680:	46de      	mov	lr, fp
 8000682:	b5e0      	push	{r5, r6, r7, lr}
 8000684:	0004      	movs	r4, r0
 8000686:	000d      	movs	r5, r1
 8000688:	4692      	mov	sl, r2
 800068a:	4699      	mov	r9, r3
 800068c:	b083      	sub	sp, #12
 800068e:	428b      	cmp	r3, r1
 8000690:	d830      	bhi.n	80006f4 <__udivmoddi4+0x7c>
 8000692:	d02d      	beq.n	80006f0 <__udivmoddi4+0x78>
 8000694:	4649      	mov	r1, r9
 8000696:	4650      	mov	r0, sl
 8000698:	f003 f954 	bl	8003944 <__clzdi2>
 800069c:	0029      	movs	r1, r5
 800069e:	0006      	movs	r6, r0
 80006a0:	0020      	movs	r0, r4
 80006a2:	f003 f94f 	bl	8003944 <__clzdi2>
 80006a6:	1a33      	subs	r3, r6, r0
 80006a8:	4698      	mov	r8, r3
 80006aa:	3b20      	subs	r3, #32
 80006ac:	d434      	bmi.n	8000718 <__udivmoddi4+0xa0>
 80006ae:	469b      	mov	fp, r3
 80006b0:	4653      	mov	r3, sl
 80006b2:	465a      	mov	r2, fp
 80006b4:	4093      	lsls	r3, r2
 80006b6:	4642      	mov	r2, r8
 80006b8:	001f      	movs	r7, r3
 80006ba:	4653      	mov	r3, sl
 80006bc:	4093      	lsls	r3, r2
 80006be:	001e      	movs	r6, r3
 80006c0:	42af      	cmp	r7, r5
 80006c2:	d83b      	bhi.n	800073c <__udivmoddi4+0xc4>
 80006c4:	42af      	cmp	r7, r5
 80006c6:	d100      	bne.n	80006ca <__udivmoddi4+0x52>
 80006c8:	e079      	b.n	80007be <__udivmoddi4+0x146>
 80006ca:	465b      	mov	r3, fp
 80006cc:	1ba4      	subs	r4, r4, r6
 80006ce:	41bd      	sbcs	r5, r7
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	da00      	bge.n	80006d6 <__udivmoddi4+0x5e>
 80006d4:	e076      	b.n	80007c4 <__udivmoddi4+0x14c>
 80006d6:	2200      	movs	r2, #0
 80006d8:	2300      	movs	r3, #0
 80006da:	9200      	str	r2, [sp, #0]
 80006dc:	9301      	str	r3, [sp, #4]
 80006de:	2301      	movs	r3, #1
 80006e0:	465a      	mov	r2, fp
 80006e2:	4093      	lsls	r3, r2
 80006e4:	9301      	str	r3, [sp, #4]
 80006e6:	2301      	movs	r3, #1
 80006e8:	4642      	mov	r2, r8
 80006ea:	4093      	lsls	r3, r2
 80006ec:	9300      	str	r3, [sp, #0]
 80006ee:	e029      	b.n	8000744 <__udivmoddi4+0xcc>
 80006f0:	4282      	cmp	r2, r0
 80006f2:	d9cf      	bls.n	8000694 <__udivmoddi4+0x1c>
 80006f4:	2200      	movs	r2, #0
 80006f6:	2300      	movs	r3, #0
 80006f8:	9200      	str	r2, [sp, #0]
 80006fa:	9301      	str	r3, [sp, #4]
 80006fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <__udivmoddi4+0x8e>
 8000702:	601c      	str	r4, [r3, #0]
 8000704:	605d      	str	r5, [r3, #4]
 8000706:	9800      	ldr	r0, [sp, #0]
 8000708:	9901      	ldr	r1, [sp, #4]
 800070a:	b003      	add	sp, #12
 800070c:	bcf0      	pop	{r4, r5, r6, r7}
 800070e:	46bb      	mov	fp, r7
 8000710:	46b2      	mov	sl, r6
 8000712:	46a9      	mov	r9, r5
 8000714:	46a0      	mov	r8, r4
 8000716:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000718:	4642      	mov	r2, r8
 800071a:	469b      	mov	fp, r3
 800071c:	2320      	movs	r3, #32
 800071e:	1a9b      	subs	r3, r3, r2
 8000720:	4652      	mov	r2, sl
 8000722:	40da      	lsrs	r2, r3
 8000724:	4641      	mov	r1, r8
 8000726:	0013      	movs	r3, r2
 8000728:	464a      	mov	r2, r9
 800072a:	408a      	lsls	r2, r1
 800072c:	0017      	movs	r7, r2
 800072e:	4642      	mov	r2, r8
 8000730:	431f      	orrs	r7, r3
 8000732:	4653      	mov	r3, sl
 8000734:	4093      	lsls	r3, r2
 8000736:	001e      	movs	r6, r3
 8000738:	42af      	cmp	r7, r5
 800073a:	d9c3      	bls.n	80006c4 <__udivmoddi4+0x4c>
 800073c:	2200      	movs	r2, #0
 800073e:	2300      	movs	r3, #0
 8000740:	9200      	str	r2, [sp, #0]
 8000742:	9301      	str	r3, [sp, #4]
 8000744:	4643      	mov	r3, r8
 8000746:	2b00      	cmp	r3, #0
 8000748:	d0d8      	beq.n	80006fc <__udivmoddi4+0x84>
 800074a:	07fb      	lsls	r3, r7, #31
 800074c:	0872      	lsrs	r2, r6, #1
 800074e:	431a      	orrs	r2, r3
 8000750:	4646      	mov	r6, r8
 8000752:	087b      	lsrs	r3, r7, #1
 8000754:	e00e      	b.n	8000774 <__udivmoddi4+0xfc>
 8000756:	42ab      	cmp	r3, r5
 8000758:	d101      	bne.n	800075e <__udivmoddi4+0xe6>
 800075a:	42a2      	cmp	r2, r4
 800075c:	d80c      	bhi.n	8000778 <__udivmoddi4+0x100>
 800075e:	1aa4      	subs	r4, r4, r2
 8000760:	419d      	sbcs	r5, r3
 8000762:	2001      	movs	r0, #1
 8000764:	1924      	adds	r4, r4, r4
 8000766:	416d      	adcs	r5, r5
 8000768:	2100      	movs	r1, #0
 800076a:	3e01      	subs	r6, #1
 800076c:	1824      	adds	r4, r4, r0
 800076e:	414d      	adcs	r5, r1
 8000770:	2e00      	cmp	r6, #0
 8000772:	d006      	beq.n	8000782 <__udivmoddi4+0x10a>
 8000774:	42ab      	cmp	r3, r5
 8000776:	d9ee      	bls.n	8000756 <__udivmoddi4+0xde>
 8000778:	3e01      	subs	r6, #1
 800077a:	1924      	adds	r4, r4, r4
 800077c:	416d      	adcs	r5, r5
 800077e:	2e00      	cmp	r6, #0
 8000780:	d1f8      	bne.n	8000774 <__udivmoddi4+0xfc>
 8000782:	9800      	ldr	r0, [sp, #0]
 8000784:	9901      	ldr	r1, [sp, #4]
 8000786:	465b      	mov	r3, fp
 8000788:	1900      	adds	r0, r0, r4
 800078a:	4169      	adcs	r1, r5
 800078c:	2b00      	cmp	r3, #0
 800078e:	db24      	blt.n	80007da <__udivmoddi4+0x162>
 8000790:	002b      	movs	r3, r5
 8000792:	465a      	mov	r2, fp
 8000794:	4644      	mov	r4, r8
 8000796:	40d3      	lsrs	r3, r2
 8000798:	002a      	movs	r2, r5
 800079a:	40e2      	lsrs	r2, r4
 800079c:	001c      	movs	r4, r3
 800079e:	465b      	mov	r3, fp
 80007a0:	0015      	movs	r5, r2
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	db2a      	blt.n	80007fc <__udivmoddi4+0x184>
 80007a6:	0026      	movs	r6, r4
 80007a8:	409e      	lsls	r6, r3
 80007aa:	0033      	movs	r3, r6
 80007ac:	0026      	movs	r6, r4
 80007ae:	4647      	mov	r7, r8
 80007b0:	40be      	lsls	r6, r7
 80007b2:	0032      	movs	r2, r6
 80007b4:	1a80      	subs	r0, r0, r2
 80007b6:	4199      	sbcs	r1, r3
 80007b8:	9000      	str	r0, [sp, #0]
 80007ba:	9101      	str	r1, [sp, #4]
 80007bc:	e79e      	b.n	80006fc <__udivmoddi4+0x84>
 80007be:	42a3      	cmp	r3, r4
 80007c0:	d8bc      	bhi.n	800073c <__udivmoddi4+0xc4>
 80007c2:	e782      	b.n	80006ca <__udivmoddi4+0x52>
 80007c4:	4642      	mov	r2, r8
 80007c6:	2320      	movs	r3, #32
 80007c8:	2100      	movs	r1, #0
 80007ca:	1a9b      	subs	r3, r3, r2
 80007cc:	2200      	movs	r2, #0
 80007ce:	9100      	str	r1, [sp, #0]
 80007d0:	9201      	str	r2, [sp, #4]
 80007d2:	2201      	movs	r2, #1
 80007d4:	40da      	lsrs	r2, r3
 80007d6:	9201      	str	r2, [sp, #4]
 80007d8:	e785      	b.n	80006e6 <__udivmoddi4+0x6e>
 80007da:	4642      	mov	r2, r8
 80007dc:	2320      	movs	r3, #32
 80007de:	1a9b      	subs	r3, r3, r2
 80007e0:	002a      	movs	r2, r5
 80007e2:	4646      	mov	r6, r8
 80007e4:	409a      	lsls	r2, r3
 80007e6:	0023      	movs	r3, r4
 80007e8:	40f3      	lsrs	r3, r6
 80007ea:	4644      	mov	r4, r8
 80007ec:	4313      	orrs	r3, r2
 80007ee:	002a      	movs	r2, r5
 80007f0:	40e2      	lsrs	r2, r4
 80007f2:	001c      	movs	r4, r3
 80007f4:	465b      	mov	r3, fp
 80007f6:	0015      	movs	r5, r2
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	dad4      	bge.n	80007a6 <__udivmoddi4+0x12e>
 80007fc:	4642      	mov	r2, r8
 80007fe:	002f      	movs	r7, r5
 8000800:	2320      	movs	r3, #32
 8000802:	0026      	movs	r6, r4
 8000804:	4097      	lsls	r7, r2
 8000806:	1a9b      	subs	r3, r3, r2
 8000808:	40de      	lsrs	r6, r3
 800080a:	003b      	movs	r3, r7
 800080c:	4333      	orrs	r3, r6
 800080e:	e7cd      	b.n	80007ac <__udivmoddi4+0x134>

08000810 <__aeabi_fadd>:
 8000810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000812:	024b      	lsls	r3, r1, #9
 8000814:	0a5a      	lsrs	r2, r3, #9
 8000816:	4694      	mov	ip, r2
 8000818:	004a      	lsls	r2, r1, #1
 800081a:	0fc9      	lsrs	r1, r1, #31
 800081c:	46ce      	mov	lr, r9
 800081e:	4647      	mov	r7, r8
 8000820:	4689      	mov	r9, r1
 8000822:	0045      	lsls	r5, r0, #1
 8000824:	0246      	lsls	r6, r0, #9
 8000826:	0e2d      	lsrs	r5, r5, #24
 8000828:	0e12      	lsrs	r2, r2, #24
 800082a:	b580      	push	{r7, lr}
 800082c:	0999      	lsrs	r1, r3, #6
 800082e:	0a77      	lsrs	r7, r6, #9
 8000830:	0fc4      	lsrs	r4, r0, #31
 8000832:	09b6      	lsrs	r6, r6, #6
 8000834:	1aab      	subs	r3, r5, r2
 8000836:	454c      	cmp	r4, r9
 8000838:	d020      	beq.n	800087c <__aeabi_fadd+0x6c>
 800083a:	2b00      	cmp	r3, #0
 800083c:	dd0c      	ble.n	8000858 <__aeabi_fadd+0x48>
 800083e:	2a00      	cmp	r2, #0
 8000840:	d134      	bne.n	80008ac <__aeabi_fadd+0x9c>
 8000842:	2900      	cmp	r1, #0
 8000844:	d02a      	beq.n	800089c <__aeabi_fadd+0x8c>
 8000846:	1e5a      	subs	r2, r3, #1
 8000848:	2b01      	cmp	r3, #1
 800084a:	d100      	bne.n	800084e <__aeabi_fadd+0x3e>
 800084c:	e08f      	b.n	800096e <__aeabi_fadd+0x15e>
 800084e:	2bff      	cmp	r3, #255	@ 0xff
 8000850:	d100      	bne.n	8000854 <__aeabi_fadd+0x44>
 8000852:	e0cd      	b.n	80009f0 <__aeabi_fadd+0x1e0>
 8000854:	0013      	movs	r3, r2
 8000856:	e02f      	b.n	80008b8 <__aeabi_fadd+0xa8>
 8000858:	2b00      	cmp	r3, #0
 800085a:	d060      	beq.n	800091e <__aeabi_fadd+0x10e>
 800085c:	1b53      	subs	r3, r2, r5
 800085e:	2d00      	cmp	r5, #0
 8000860:	d000      	beq.n	8000864 <__aeabi_fadd+0x54>
 8000862:	e0ee      	b.n	8000a42 <__aeabi_fadd+0x232>
 8000864:	2e00      	cmp	r6, #0
 8000866:	d100      	bne.n	800086a <__aeabi_fadd+0x5a>
 8000868:	e13e      	b.n	8000ae8 <__aeabi_fadd+0x2d8>
 800086a:	1e5c      	subs	r4, r3, #1
 800086c:	2b01      	cmp	r3, #1
 800086e:	d100      	bne.n	8000872 <__aeabi_fadd+0x62>
 8000870:	e16b      	b.n	8000b4a <__aeabi_fadd+0x33a>
 8000872:	2bff      	cmp	r3, #255	@ 0xff
 8000874:	d100      	bne.n	8000878 <__aeabi_fadd+0x68>
 8000876:	e0b9      	b.n	80009ec <__aeabi_fadd+0x1dc>
 8000878:	0023      	movs	r3, r4
 800087a:	e0e7      	b.n	8000a4c <__aeabi_fadd+0x23c>
 800087c:	2b00      	cmp	r3, #0
 800087e:	dc00      	bgt.n	8000882 <__aeabi_fadd+0x72>
 8000880:	e0a4      	b.n	80009cc <__aeabi_fadd+0x1bc>
 8000882:	2a00      	cmp	r2, #0
 8000884:	d069      	beq.n	800095a <__aeabi_fadd+0x14a>
 8000886:	2dff      	cmp	r5, #255	@ 0xff
 8000888:	d100      	bne.n	800088c <__aeabi_fadd+0x7c>
 800088a:	e0b1      	b.n	80009f0 <__aeabi_fadd+0x1e0>
 800088c:	2280      	movs	r2, #128	@ 0x80
 800088e:	04d2      	lsls	r2, r2, #19
 8000890:	4311      	orrs	r1, r2
 8000892:	2b1b      	cmp	r3, #27
 8000894:	dc00      	bgt.n	8000898 <__aeabi_fadd+0x88>
 8000896:	e0e9      	b.n	8000a6c <__aeabi_fadd+0x25c>
 8000898:	002b      	movs	r3, r5
 800089a:	3605      	adds	r6, #5
 800089c:	08f7      	lsrs	r7, r6, #3
 800089e:	2bff      	cmp	r3, #255	@ 0xff
 80008a0:	d100      	bne.n	80008a4 <__aeabi_fadd+0x94>
 80008a2:	e0a5      	b.n	80009f0 <__aeabi_fadd+0x1e0>
 80008a4:	027a      	lsls	r2, r7, #9
 80008a6:	0a52      	lsrs	r2, r2, #9
 80008a8:	b2d8      	uxtb	r0, r3
 80008aa:	e030      	b.n	800090e <__aeabi_fadd+0xfe>
 80008ac:	2dff      	cmp	r5, #255	@ 0xff
 80008ae:	d100      	bne.n	80008b2 <__aeabi_fadd+0xa2>
 80008b0:	e09e      	b.n	80009f0 <__aeabi_fadd+0x1e0>
 80008b2:	2280      	movs	r2, #128	@ 0x80
 80008b4:	04d2      	lsls	r2, r2, #19
 80008b6:	4311      	orrs	r1, r2
 80008b8:	2001      	movs	r0, #1
 80008ba:	2b1b      	cmp	r3, #27
 80008bc:	dc08      	bgt.n	80008d0 <__aeabi_fadd+0xc0>
 80008be:	0008      	movs	r0, r1
 80008c0:	2220      	movs	r2, #32
 80008c2:	40d8      	lsrs	r0, r3
 80008c4:	1ad3      	subs	r3, r2, r3
 80008c6:	4099      	lsls	r1, r3
 80008c8:	000b      	movs	r3, r1
 80008ca:	1e5a      	subs	r2, r3, #1
 80008cc:	4193      	sbcs	r3, r2
 80008ce:	4318      	orrs	r0, r3
 80008d0:	1a36      	subs	r6, r6, r0
 80008d2:	0173      	lsls	r3, r6, #5
 80008d4:	d400      	bmi.n	80008d8 <__aeabi_fadd+0xc8>
 80008d6:	e071      	b.n	80009bc <__aeabi_fadd+0x1ac>
 80008d8:	01b6      	lsls	r6, r6, #6
 80008da:	09b7      	lsrs	r7, r6, #6
 80008dc:	0038      	movs	r0, r7
 80008de:	f003 f813 	bl	8003908 <__clzsi2>
 80008e2:	003b      	movs	r3, r7
 80008e4:	3805      	subs	r0, #5
 80008e6:	4083      	lsls	r3, r0
 80008e8:	4285      	cmp	r5, r0
 80008ea:	dd4d      	ble.n	8000988 <__aeabi_fadd+0x178>
 80008ec:	4eb4      	ldr	r6, [pc, #720]	@ (8000bc0 <__aeabi_fadd+0x3b0>)
 80008ee:	1a2d      	subs	r5, r5, r0
 80008f0:	401e      	ands	r6, r3
 80008f2:	075a      	lsls	r2, r3, #29
 80008f4:	d068      	beq.n	80009c8 <__aeabi_fadd+0x1b8>
 80008f6:	220f      	movs	r2, #15
 80008f8:	4013      	ands	r3, r2
 80008fa:	2b04      	cmp	r3, #4
 80008fc:	d064      	beq.n	80009c8 <__aeabi_fadd+0x1b8>
 80008fe:	3604      	adds	r6, #4
 8000900:	0173      	lsls	r3, r6, #5
 8000902:	d561      	bpl.n	80009c8 <__aeabi_fadd+0x1b8>
 8000904:	1c68      	adds	r0, r5, #1
 8000906:	2dfe      	cmp	r5, #254	@ 0xfe
 8000908:	d154      	bne.n	80009b4 <__aeabi_fadd+0x1a4>
 800090a:	20ff      	movs	r0, #255	@ 0xff
 800090c:	2200      	movs	r2, #0
 800090e:	05c0      	lsls	r0, r0, #23
 8000910:	4310      	orrs	r0, r2
 8000912:	07e4      	lsls	r4, r4, #31
 8000914:	4320      	orrs	r0, r4
 8000916:	bcc0      	pop	{r6, r7}
 8000918:	46b9      	mov	r9, r7
 800091a:	46b0      	mov	r8, r6
 800091c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800091e:	22fe      	movs	r2, #254	@ 0xfe
 8000920:	4690      	mov	r8, r2
 8000922:	1c68      	adds	r0, r5, #1
 8000924:	0002      	movs	r2, r0
 8000926:	4640      	mov	r0, r8
 8000928:	4210      	tst	r0, r2
 800092a:	d16b      	bne.n	8000a04 <__aeabi_fadd+0x1f4>
 800092c:	2d00      	cmp	r5, #0
 800092e:	d000      	beq.n	8000932 <__aeabi_fadd+0x122>
 8000930:	e0dd      	b.n	8000aee <__aeabi_fadd+0x2de>
 8000932:	2e00      	cmp	r6, #0
 8000934:	d100      	bne.n	8000938 <__aeabi_fadd+0x128>
 8000936:	e102      	b.n	8000b3e <__aeabi_fadd+0x32e>
 8000938:	2900      	cmp	r1, #0
 800093a:	d0b3      	beq.n	80008a4 <__aeabi_fadd+0x94>
 800093c:	2280      	movs	r2, #128	@ 0x80
 800093e:	1a77      	subs	r7, r6, r1
 8000940:	04d2      	lsls	r2, r2, #19
 8000942:	4217      	tst	r7, r2
 8000944:	d100      	bne.n	8000948 <__aeabi_fadd+0x138>
 8000946:	e136      	b.n	8000bb6 <__aeabi_fadd+0x3a6>
 8000948:	464c      	mov	r4, r9
 800094a:	1b8e      	subs	r6, r1, r6
 800094c:	d061      	beq.n	8000a12 <__aeabi_fadd+0x202>
 800094e:	2001      	movs	r0, #1
 8000950:	4216      	tst	r6, r2
 8000952:	d130      	bne.n	80009b6 <__aeabi_fadd+0x1a6>
 8000954:	2300      	movs	r3, #0
 8000956:	08f7      	lsrs	r7, r6, #3
 8000958:	e7a4      	b.n	80008a4 <__aeabi_fadd+0x94>
 800095a:	2900      	cmp	r1, #0
 800095c:	d09e      	beq.n	800089c <__aeabi_fadd+0x8c>
 800095e:	1e5a      	subs	r2, r3, #1
 8000960:	2b01      	cmp	r3, #1
 8000962:	d100      	bne.n	8000966 <__aeabi_fadd+0x156>
 8000964:	e0ca      	b.n	8000afc <__aeabi_fadd+0x2ec>
 8000966:	2bff      	cmp	r3, #255	@ 0xff
 8000968:	d042      	beq.n	80009f0 <__aeabi_fadd+0x1e0>
 800096a:	0013      	movs	r3, r2
 800096c:	e791      	b.n	8000892 <__aeabi_fadd+0x82>
 800096e:	1a71      	subs	r1, r6, r1
 8000970:	014b      	lsls	r3, r1, #5
 8000972:	d400      	bmi.n	8000976 <__aeabi_fadd+0x166>
 8000974:	e0d1      	b.n	8000b1a <__aeabi_fadd+0x30a>
 8000976:	018f      	lsls	r7, r1, #6
 8000978:	09bf      	lsrs	r7, r7, #6
 800097a:	0038      	movs	r0, r7
 800097c:	f002 ffc4 	bl	8003908 <__clzsi2>
 8000980:	003b      	movs	r3, r7
 8000982:	3805      	subs	r0, #5
 8000984:	4083      	lsls	r3, r0
 8000986:	2501      	movs	r5, #1
 8000988:	2220      	movs	r2, #32
 800098a:	1b40      	subs	r0, r0, r5
 800098c:	3001      	adds	r0, #1
 800098e:	1a12      	subs	r2, r2, r0
 8000990:	001e      	movs	r6, r3
 8000992:	4093      	lsls	r3, r2
 8000994:	40c6      	lsrs	r6, r0
 8000996:	1e5a      	subs	r2, r3, #1
 8000998:	4193      	sbcs	r3, r2
 800099a:	431e      	orrs	r6, r3
 800099c:	d039      	beq.n	8000a12 <__aeabi_fadd+0x202>
 800099e:	0773      	lsls	r3, r6, #29
 80009a0:	d100      	bne.n	80009a4 <__aeabi_fadd+0x194>
 80009a2:	e11b      	b.n	8000bdc <__aeabi_fadd+0x3cc>
 80009a4:	230f      	movs	r3, #15
 80009a6:	2500      	movs	r5, #0
 80009a8:	4033      	ands	r3, r6
 80009aa:	2b04      	cmp	r3, #4
 80009ac:	d1a7      	bne.n	80008fe <__aeabi_fadd+0xee>
 80009ae:	2001      	movs	r0, #1
 80009b0:	0172      	lsls	r2, r6, #5
 80009b2:	d57c      	bpl.n	8000aae <__aeabi_fadd+0x29e>
 80009b4:	b2c0      	uxtb	r0, r0
 80009b6:	01b2      	lsls	r2, r6, #6
 80009b8:	0a52      	lsrs	r2, r2, #9
 80009ba:	e7a8      	b.n	800090e <__aeabi_fadd+0xfe>
 80009bc:	0773      	lsls	r3, r6, #29
 80009be:	d003      	beq.n	80009c8 <__aeabi_fadd+0x1b8>
 80009c0:	230f      	movs	r3, #15
 80009c2:	4033      	ands	r3, r6
 80009c4:	2b04      	cmp	r3, #4
 80009c6:	d19a      	bne.n	80008fe <__aeabi_fadd+0xee>
 80009c8:	002b      	movs	r3, r5
 80009ca:	e767      	b.n	800089c <__aeabi_fadd+0x8c>
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d023      	beq.n	8000a18 <__aeabi_fadd+0x208>
 80009d0:	1b53      	subs	r3, r2, r5
 80009d2:	2d00      	cmp	r5, #0
 80009d4:	d17b      	bne.n	8000ace <__aeabi_fadd+0x2be>
 80009d6:	2e00      	cmp	r6, #0
 80009d8:	d100      	bne.n	80009dc <__aeabi_fadd+0x1cc>
 80009da:	e086      	b.n	8000aea <__aeabi_fadd+0x2da>
 80009dc:	1e5d      	subs	r5, r3, #1
 80009de:	2b01      	cmp	r3, #1
 80009e0:	d100      	bne.n	80009e4 <__aeabi_fadd+0x1d4>
 80009e2:	e08b      	b.n	8000afc <__aeabi_fadd+0x2ec>
 80009e4:	2bff      	cmp	r3, #255	@ 0xff
 80009e6:	d002      	beq.n	80009ee <__aeabi_fadd+0x1de>
 80009e8:	002b      	movs	r3, r5
 80009ea:	e075      	b.n	8000ad8 <__aeabi_fadd+0x2c8>
 80009ec:	464c      	mov	r4, r9
 80009ee:	4667      	mov	r7, ip
 80009f0:	2f00      	cmp	r7, #0
 80009f2:	d100      	bne.n	80009f6 <__aeabi_fadd+0x1e6>
 80009f4:	e789      	b.n	800090a <__aeabi_fadd+0xfa>
 80009f6:	2280      	movs	r2, #128	@ 0x80
 80009f8:	03d2      	lsls	r2, r2, #15
 80009fa:	433a      	orrs	r2, r7
 80009fc:	0252      	lsls	r2, r2, #9
 80009fe:	20ff      	movs	r0, #255	@ 0xff
 8000a00:	0a52      	lsrs	r2, r2, #9
 8000a02:	e784      	b.n	800090e <__aeabi_fadd+0xfe>
 8000a04:	1a77      	subs	r7, r6, r1
 8000a06:	017b      	lsls	r3, r7, #5
 8000a08:	d46b      	bmi.n	8000ae2 <__aeabi_fadd+0x2d2>
 8000a0a:	2f00      	cmp	r7, #0
 8000a0c:	d000      	beq.n	8000a10 <__aeabi_fadd+0x200>
 8000a0e:	e765      	b.n	80008dc <__aeabi_fadd+0xcc>
 8000a10:	2400      	movs	r4, #0
 8000a12:	2000      	movs	r0, #0
 8000a14:	2200      	movs	r2, #0
 8000a16:	e77a      	b.n	800090e <__aeabi_fadd+0xfe>
 8000a18:	22fe      	movs	r2, #254	@ 0xfe
 8000a1a:	1c6b      	adds	r3, r5, #1
 8000a1c:	421a      	tst	r2, r3
 8000a1e:	d149      	bne.n	8000ab4 <__aeabi_fadd+0x2a4>
 8000a20:	2d00      	cmp	r5, #0
 8000a22:	d000      	beq.n	8000a26 <__aeabi_fadd+0x216>
 8000a24:	e09f      	b.n	8000b66 <__aeabi_fadd+0x356>
 8000a26:	2e00      	cmp	r6, #0
 8000a28:	d100      	bne.n	8000a2c <__aeabi_fadd+0x21c>
 8000a2a:	e0ba      	b.n	8000ba2 <__aeabi_fadd+0x392>
 8000a2c:	2900      	cmp	r1, #0
 8000a2e:	d100      	bne.n	8000a32 <__aeabi_fadd+0x222>
 8000a30:	e0cf      	b.n	8000bd2 <__aeabi_fadd+0x3c2>
 8000a32:	1872      	adds	r2, r6, r1
 8000a34:	0153      	lsls	r3, r2, #5
 8000a36:	d400      	bmi.n	8000a3a <__aeabi_fadd+0x22a>
 8000a38:	e0cd      	b.n	8000bd6 <__aeabi_fadd+0x3c6>
 8000a3a:	0192      	lsls	r2, r2, #6
 8000a3c:	2001      	movs	r0, #1
 8000a3e:	0a52      	lsrs	r2, r2, #9
 8000a40:	e765      	b.n	800090e <__aeabi_fadd+0xfe>
 8000a42:	2aff      	cmp	r2, #255	@ 0xff
 8000a44:	d0d2      	beq.n	80009ec <__aeabi_fadd+0x1dc>
 8000a46:	2080      	movs	r0, #128	@ 0x80
 8000a48:	04c0      	lsls	r0, r0, #19
 8000a4a:	4306      	orrs	r6, r0
 8000a4c:	2001      	movs	r0, #1
 8000a4e:	2b1b      	cmp	r3, #27
 8000a50:	dc08      	bgt.n	8000a64 <__aeabi_fadd+0x254>
 8000a52:	0030      	movs	r0, r6
 8000a54:	2420      	movs	r4, #32
 8000a56:	40d8      	lsrs	r0, r3
 8000a58:	1ae3      	subs	r3, r4, r3
 8000a5a:	409e      	lsls	r6, r3
 8000a5c:	0033      	movs	r3, r6
 8000a5e:	1e5c      	subs	r4, r3, #1
 8000a60:	41a3      	sbcs	r3, r4
 8000a62:	4318      	orrs	r0, r3
 8000a64:	464c      	mov	r4, r9
 8000a66:	0015      	movs	r5, r2
 8000a68:	1a0e      	subs	r6, r1, r0
 8000a6a:	e732      	b.n	80008d2 <__aeabi_fadd+0xc2>
 8000a6c:	0008      	movs	r0, r1
 8000a6e:	2220      	movs	r2, #32
 8000a70:	40d8      	lsrs	r0, r3
 8000a72:	1ad3      	subs	r3, r2, r3
 8000a74:	4099      	lsls	r1, r3
 8000a76:	000b      	movs	r3, r1
 8000a78:	1e5a      	subs	r2, r3, #1
 8000a7a:	4193      	sbcs	r3, r2
 8000a7c:	4303      	orrs	r3, r0
 8000a7e:	18f6      	adds	r6, r6, r3
 8000a80:	0173      	lsls	r3, r6, #5
 8000a82:	d59b      	bpl.n	80009bc <__aeabi_fadd+0x1ac>
 8000a84:	3501      	adds	r5, #1
 8000a86:	2dff      	cmp	r5, #255	@ 0xff
 8000a88:	d100      	bne.n	8000a8c <__aeabi_fadd+0x27c>
 8000a8a:	e73e      	b.n	800090a <__aeabi_fadd+0xfa>
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	494d      	ldr	r1, [pc, #308]	@ (8000bc4 <__aeabi_fadd+0x3b4>)
 8000a90:	0872      	lsrs	r2, r6, #1
 8000a92:	4033      	ands	r3, r6
 8000a94:	400a      	ands	r2, r1
 8000a96:	431a      	orrs	r2, r3
 8000a98:	0016      	movs	r6, r2
 8000a9a:	0753      	lsls	r3, r2, #29
 8000a9c:	d004      	beq.n	8000aa8 <__aeabi_fadd+0x298>
 8000a9e:	230f      	movs	r3, #15
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	2b04      	cmp	r3, #4
 8000aa4:	d000      	beq.n	8000aa8 <__aeabi_fadd+0x298>
 8000aa6:	e72a      	b.n	80008fe <__aeabi_fadd+0xee>
 8000aa8:	0173      	lsls	r3, r6, #5
 8000aaa:	d500      	bpl.n	8000aae <__aeabi_fadd+0x29e>
 8000aac:	e72a      	b.n	8000904 <__aeabi_fadd+0xf4>
 8000aae:	002b      	movs	r3, r5
 8000ab0:	08f7      	lsrs	r7, r6, #3
 8000ab2:	e6f7      	b.n	80008a4 <__aeabi_fadd+0x94>
 8000ab4:	2bff      	cmp	r3, #255	@ 0xff
 8000ab6:	d100      	bne.n	8000aba <__aeabi_fadd+0x2aa>
 8000ab8:	e727      	b.n	800090a <__aeabi_fadd+0xfa>
 8000aba:	1871      	adds	r1, r6, r1
 8000abc:	0849      	lsrs	r1, r1, #1
 8000abe:	074a      	lsls	r2, r1, #29
 8000ac0:	d02f      	beq.n	8000b22 <__aeabi_fadd+0x312>
 8000ac2:	220f      	movs	r2, #15
 8000ac4:	400a      	ands	r2, r1
 8000ac6:	2a04      	cmp	r2, #4
 8000ac8:	d02b      	beq.n	8000b22 <__aeabi_fadd+0x312>
 8000aca:	1d0e      	adds	r6, r1, #4
 8000acc:	e6e6      	b.n	800089c <__aeabi_fadd+0x8c>
 8000ace:	2aff      	cmp	r2, #255	@ 0xff
 8000ad0:	d08d      	beq.n	80009ee <__aeabi_fadd+0x1de>
 8000ad2:	2080      	movs	r0, #128	@ 0x80
 8000ad4:	04c0      	lsls	r0, r0, #19
 8000ad6:	4306      	orrs	r6, r0
 8000ad8:	2b1b      	cmp	r3, #27
 8000ada:	dd24      	ble.n	8000b26 <__aeabi_fadd+0x316>
 8000adc:	0013      	movs	r3, r2
 8000ade:	1d4e      	adds	r6, r1, #5
 8000ae0:	e6dc      	b.n	800089c <__aeabi_fadd+0x8c>
 8000ae2:	464c      	mov	r4, r9
 8000ae4:	1b8f      	subs	r7, r1, r6
 8000ae6:	e6f9      	b.n	80008dc <__aeabi_fadd+0xcc>
 8000ae8:	464c      	mov	r4, r9
 8000aea:	000e      	movs	r6, r1
 8000aec:	e6d6      	b.n	800089c <__aeabi_fadd+0x8c>
 8000aee:	2e00      	cmp	r6, #0
 8000af0:	d149      	bne.n	8000b86 <__aeabi_fadd+0x376>
 8000af2:	2900      	cmp	r1, #0
 8000af4:	d068      	beq.n	8000bc8 <__aeabi_fadd+0x3b8>
 8000af6:	4667      	mov	r7, ip
 8000af8:	464c      	mov	r4, r9
 8000afa:	e77c      	b.n	80009f6 <__aeabi_fadd+0x1e6>
 8000afc:	1870      	adds	r0, r6, r1
 8000afe:	0143      	lsls	r3, r0, #5
 8000b00:	d574      	bpl.n	8000bec <__aeabi_fadd+0x3dc>
 8000b02:	4930      	ldr	r1, [pc, #192]	@ (8000bc4 <__aeabi_fadd+0x3b4>)
 8000b04:	0840      	lsrs	r0, r0, #1
 8000b06:	4001      	ands	r1, r0
 8000b08:	0743      	lsls	r3, r0, #29
 8000b0a:	d009      	beq.n	8000b20 <__aeabi_fadd+0x310>
 8000b0c:	230f      	movs	r3, #15
 8000b0e:	4003      	ands	r3, r0
 8000b10:	2b04      	cmp	r3, #4
 8000b12:	d005      	beq.n	8000b20 <__aeabi_fadd+0x310>
 8000b14:	2302      	movs	r3, #2
 8000b16:	1d0e      	adds	r6, r1, #4
 8000b18:	e6c0      	b.n	800089c <__aeabi_fadd+0x8c>
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	08cf      	lsrs	r7, r1, #3
 8000b1e:	e6c1      	b.n	80008a4 <__aeabi_fadd+0x94>
 8000b20:	2302      	movs	r3, #2
 8000b22:	08cf      	lsrs	r7, r1, #3
 8000b24:	e6be      	b.n	80008a4 <__aeabi_fadd+0x94>
 8000b26:	2520      	movs	r5, #32
 8000b28:	0030      	movs	r0, r6
 8000b2a:	40d8      	lsrs	r0, r3
 8000b2c:	1aeb      	subs	r3, r5, r3
 8000b2e:	409e      	lsls	r6, r3
 8000b30:	0033      	movs	r3, r6
 8000b32:	1e5d      	subs	r5, r3, #1
 8000b34:	41ab      	sbcs	r3, r5
 8000b36:	4303      	orrs	r3, r0
 8000b38:	0015      	movs	r5, r2
 8000b3a:	185e      	adds	r6, r3, r1
 8000b3c:	e7a0      	b.n	8000a80 <__aeabi_fadd+0x270>
 8000b3e:	2900      	cmp	r1, #0
 8000b40:	d100      	bne.n	8000b44 <__aeabi_fadd+0x334>
 8000b42:	e765      	b.n	8000a10 <__aeabi_fadd+0x200>
 8000b44:	464c      	mov	r4, r9
 8000b46:	4667      	mov	r7, ip
 8000b48:	e6ac      	b.n	80008a4 <__aeabi_fadd+0x94>
 8000b4a:	1b8f      	subs	r7, r1, r6
 8000b4c:	017b      	lsls	r3, r7, #5
 8000b4e:	d52e      	bpl.n	8000bae <__aeabi_fadd+0x39e>
 8000b50:	01bf      	lsls	r7, r7, #6
 8000b52:	09bf      	lsrs	r7, r7, #6
 8000b54:	0038      	movs	r0, r7
 8000b56:	f002 fed7 	bl	8003908 <__clzsi2>
 8000b5a:	003b      	movs	r3, r7
 8000b5c:	3805      	subs	r0, #5
 8000b5e:	4083      	lsls	r3, r0
 8000b60:	464c      	mov	r4, r9
 8000b62:	3501      	adds	r5, #1
 8000b64:	e710      	b.n	8000988 <__aeabi_fadd+0x178>
 8000b66:	2e00      	cmp	r6, #0
 8000b68:	d100      	bne.n	8000b6c <__aeabi_fadd+0x35c>
 8000b6a:	e740      	b.n	80009ee <__aeabi_fadd+0x1de>
 8000b6c:	2900      	cmp	r1, #0
 8000b6e:	d100      	bne.n	8000b72 <__aeabi_fadd+0x362>
 8000b70:	e741      	b.n	80009f6 <__aeabi_fadd+0x1e6>
 8000b72:	2380      	movs	r3, #128	@ 0x80
 8000b74:	03db      	lsls	r3, r3, #15
 8000b76:	429f      	cmp	r7, r3
 8000b78:	d200      	bcs.n	8000b7c <__aeabi_fadd+0x36c>
 8000b7a:	e73c      	b.n	80009f6 <__aeabi_fadd+0x1e6>
 8000b7c:	459c      	cmp	ip, r3
 8000b7e:	d300      	bcc.n	8000b82 <__aeabi_fadd+0x372>
 8000b80:	e739      	b.n	80009f6 <__aeabi_fadd+0x1e6>
 8000b82:	4667      	mov	r7, ip
 8000b84:	e737      	b.n	80009f6 <__aeabi_fadd+0x1e6>
 8000b86:	2900      	cmp	r1, #0
 8000b88:	d100      	bne.n	8000b8c <__aeabi_fadd+0x37c>
 8000b8a:	e734      	b.n	80009f6 <__aeabi_fadd+0x1e6>
 8000b8c:	2380      	movs	r3, #128	@ 0x80
 8000b8e:	03db      	lsls	r3, r3, #15
 8000b90:	429f      	cmp	r7, r3
 8000b92:	d200      	bcs.n	8000b96 <__aeabi_fadd+0x386>
 8000b94:	e72f      	b.n	80009f6 <__aeabi_fadd+0x1e6>
 8000b96:	459c      	cmp	ip, r3
 8000b98:	d300      	bcc.n	8000b9c <__aeabi_fadd+0x38c>
 8000b9a:	e72c      	b.n	80009f6 <__aeabi_fadd+0x1e6>
 8000b9c:	464c      	mov	r4, r9
 8000b9e:	4667      	mov	r7, ip
 8000ba0:	e729      	b.n	80009f6 <__aeabi_fadd+0x1e6>
 8000ba2:	2900      	cmp	r1, #0
 8000ba4:	d100      	bne.n	8000ba8 <__aeabi_fadd+0x398>
 8000ba6:	e734      	b.n	8000a12 <__aeabi_fadd+0x202>
 8000ba8:	2300      	movs	r3, #0
 8000baa:	08cf      	lsrs	r7, r1, #3
 8000bac:	e67a      	b.n	80008a4 <__aeabi_fadd+0x94>
 8000bae:	464c      	mov	r4, r9
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	08ff      	lsrs	r7, r7, #3
 8000bb4:	e676      	b.n	80008a4 <__aeabi_fadd+0x94>
 8000bb6:	2f00      	cmp	r7, #0
 8000bb8:	d100      	bne.n	8000bbc <__aeabi_fadd+0x3ac>
 8000bba:	e729      	b.n	8000a10 <__aeabi_fadd+0x200>
 8000bbc:	08ff      	lsrs	r7, r7, #3
 8000bbe:	e671      	b.n	80008a4 <__aeabi_fadd+0x94>
 8000bc0:	fbffffff 	.word	0xfbffffff
 8000bc4:	7dffffff 	.word	0x7dffffff
 8000bc8:	2280      	movs	r2, #128	@ 0x80
 8000bca:	2400      	movs	r4, #0
 8000bcc:	20ff      	movs	r0, #255	@ 0xff
 8000bce:	03d2      	lsls	r2, r2, #15
 8000bd0:	e69d      	b.n	800090e <__aeabi_fadd+0xfe>
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	e666      	b.n	80008a4 <__aeabi_fadd+0x94>
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	08d7      	lsrs	r7, r2, #3
 8000bda:	e663      	b.n	80008a4 <__aeabi_fadd+0x94>
 8000bdc:	2001      	movs	r0, #1
 8000bde:	0172      	lsls	r2, r6, #5
 8000be0:	d500      	bpl.n	8000be4 <__aeabi_fadd+0x3d4>
 8000be2:	e6e7      	b.n	80009b4 <__aeabi_fadd+0x1a4>
 8000be4:	0031      	movs	r1, r6
 8000be6:	2300      	movs	r3, #0
 8000be8:	08cf      	lsrs	r7, r1, #3
 8000bea:	e65b      	b.n	80008a4 <__aeabi_fadd+0x94>
 8000bec:	2301      	movs	r3, #1
 8000bee:	08c7      	lsrs	r7, r0, #3
 8000bf0:	e658      	b.n	80008a4 <__aeabi_fadd+0x94>
 8000bf2:	46c0      	nop			@ (mov r8, r8)

08000bf4 <__aeabi_fdiv>:
 8000bf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bf6:	4646      	mov	r6, r8
 8000bf8:	464f      	mov	r7, r9
 8000bfa:	46d6      	mov	lr, sl
 8000bfc:	0245      	lsls	r5, r0, #9
 8000bfe:	b5c0      	push	{r6, r7, lr}
 8000c00:	0fc3      	lsrs	r3, r0, #31
 8000c02:	0047      	lsls	r7, r0, #1
 8000c04:	4698      	mov	r8, r3
 8000c06:	1c0e      	adds	r6, r1, #0
 8000c08:	0a6d      	lsrs	r5, r5, #9
 8000c0a:	0e3f      	lsrs	r7, r7, #24
 8000c0c:	d05b      	beq.n	8000cc6 <__aeabi_fdiv+0xd2>
 8000c0e:	2fff      	cmp	r7, #255	@ 0xff
 8000c10:	d021      	beq.n	8000c56 <__aeabi_fdiv+0x62>
 8000c12:	2380      	movs	r3, #128	@ 0x80
 8000c14:	00ed      	lsls	r5, r5, #3
 8000c16:	04db      	lsls	r3, r3, #19
 8000c18:	431d      	orrs	r5, r3
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	4699      	mov	r9, r3
 8000c1e:	469a      	mov	sl, r3
 8000c20:	3f7f      	subs	r7, #127	@ 0x7f
 8000c22:	0274      	lsls	r4, r6, #9
 8000c24:	0073      	lsls	r3, r6, #1
 8000c26:	0a64      	lsrs	r4, r4, #9
 8000c28:	0e1b      	lsrs	r3, r3, #24
 8000c2a:	0ff6      	lsrs	r6, r6, #31
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d020      	beq.n	8000c72 <__aeabi_fdiv+0x7e>
 8000c30:	2bff      	cmp	r3, #255	@ 0xff
 8000c32:	d043      	beq.n	8000cbc <__aeabi_fdiv+0xc8>
 8000c34:	2280      	movs	r2, #128	@ 0x80
 8000c36:	2000      	movs	r0, #0
 8000c38:	00e4      	lsls	r4, r4, #3
 8000c3a:	04d2      	lsls	r2, r2, #19
 8000c3c:	4314      	orrs	r4, r2
 8000c3e:	3b7f      	subs	r3, #127	@ 0x7f
 8000c40:	4642      	mov	r2, r8
 8000c42:	1aff      	subs	r7, r7, r3
 8000c44:	464b      	mov	r3, r9
 8000c46:	4072      	eors	r2, r6
 8000c48:	2b0f      	cmp	r3, #15
 8000c4a:	d900      	bls.n	8000c4e <__aeabi_fdiv+0x5a>
 8000c4c:	e09d      	b.n	8000d8a <__aeabi_fdiv+0x196>
 8000c4e:	4971      	ldr	r1, [pc, #452]	@ (8000e14 <__aeabi_fdiv+0x220>)
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	58cb      	ldr	r3, [r1, r3]
 8000c54:	469f      	mov	pc, r3
 8000c56:	2d00      	cmp	r5, #0
 8000c58:	d15a      	bne.n	8000d10 <__aeabi_fdiv+0x11c>
 8000c5a:	2308      	movs	r3, #8
 8000c5c:	4699      	mov	r9, r3
 8000c5e:	3b06      	subs	r3, #6
 8000c60:	0274      	lsls	r4, r6, #9
 8000c62:	469a      	mov	sl, r3
 8000c64:	0073      	lsls	r3, r6, #1
 8000c66:	27ff      	movs	r7, #255	@ 0xff
 8000c68:	0a64      	lsrs	r4, r4, #9
 8000c6a:	0e1b      	lsrs	r3, r3, #24
 8000c6c:	0ff6      	lsrs	r6, r6, #31
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d1de      	bne.n	8000c30 <__aeabi_fdiv+0x3c>
 8000c72:	2c00      	cmp	r4, #0
 8000c74:	d13b      	bne.n	8000cee <__aeabi_fdiv+0xfa>
 8000c76:	2301      	movs	r3, #1
 8000c78:	4642      	mov	r2, r8
 8000c7a:	4649      	mov	r1, r9
 8000c7c:	4072      	eors	r2, r6
 8000c7e:	4319      	orrs	r1, r3
 8000c80:	290e      	cmp	r1, #14
 8000c82:	d818      	bhi.n	8000cb6 <__aeabi_fdiv+0xc2>
 8000c84:	4864      	ldr	r0, [pc, #400]	@ (8000e18 <__aeabi_fdiv+0x224>)
 8000c86:	0089      	lsls	r1, r1, #2
 8000c88:	5841      	ldr	r1, [r0, r1]
 8000c8a:	468f      	mov	pc, r1
 8000c8c:	4653      	mov	r3, sl
 8000c8e:	2b02      	cmp	r3, #2
 8000c90:	d100      	bne.n	8000c94 <__aeabi_fdiv+0xa0>
 8000c92:	e0b8      	b.n	8000e06 <__aeabi_fdiv+0x212>
 8000c94:	2b03      	cmp	r3, #3
 8000c96:	d06e      	beq.n	8000d76 <__aeabi_fdiv+0x182>
 8000c98:	4642      	mov	r2, r8
 8000c9a:	002c      	movs	r4, r5
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d140      	bne.n	8000d22 <__aeabi_fdiv+0x12e>
 8000ca0:	2000      	movs	r0, #0
 8000ca2:	2400      	movs	r4, #0
 8000ca4:	05c0      	lsls	r0, r0, #23
 8000ca6:	4320      	orrs	r0, r4
 8000ca8:	07d2      	lsls	r2, r2, #31
 8000caa:	4310      	orrs	r0, r2
 8000cac:	bce0      	pop	{r5, r6, r7}
 8000cae:	46ba      	mov	sl, r7
 8000cb0:	46b1      	mov	r9, r6
 8000cb2:	46a8      	mov	r8, r5
 8000cb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cb6:	20ff      	movs	r0, #255	@ 0xff
 8000cb8:	2400      	movs	r4, #0
 8000cba:	e7f3      	b.n	8000ca4 <__aeabi_fdiv+0xb0>
 8000cbc:	2c00      	cmp	r4, #0
 8000cbe:	d120      	bne.n	8000d02 <__aeabi_fdiv+0x10e>
 8000cc0:	2302      	movs	r3, #2
 8000cc2:	3fff      	subs	r7, #255	@ 0xff
 8000cc4:	e7d8      	b.n	8000c78 <__aeabi_fdiv+0x84>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d105      	bne.n	8000cd6 <__aeabi_fdiv+0xe2>
 8000cca:	2304      	movs	r3, #4
 8000ccc:	4699      	mov	r9, r3
 8000cce:	3b03      	subs	r3, #3
 8000cd0:	2700      	movs	r7, #0
 8000cd2:	469a      	mov	sl, r3
 8000cd4:	e7a5      	b.n	8000c22 <__aeabi_fdiv+0x2e>
 8000cd6:	0028      	movs	r0, r5
 8000cd8:	f002 fe16 	bl	8003908 <__clzsi2>
 8000cdc:	2776      	movs	r7, #118	@ 0x76
 8000cde:	1f43      	subs	r3, r0, #5
 8000ce0:	409d      	lsls	r5, r3
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	427f      	negs	r7, r7
 8000ce6:	4699      	mov	r9, r3
 8000ce8:	469a      	mov	sl, r3
 8000cea:	1a3f      	subs	r7, r7, r0
 8000cec:	e799      	b.n	8000c22 <__aeabi_fdiv+0x2e>
 8000cee:	0020      	movs	r0, r4
 8000cf0:	f002 fe0a 	bl	8003908 <__clzsi2>
 8000cf4:	1f43      	subs	r3, r0, #5
 8000cf6:	409c      	lsls	r4, r3
 8000cf8:	2376      	movs	r3, #118	@ 0x76
 8000cfa:	425b      	negs	r3, r3
 8000cfc:	1a1b      	subs	r3, r3, r0
 8000cfe:	2000      	movs	r0, #0
 8000d00:	e79e      	b.n	8000c40 <__aeabi_fdiv+0x4c>
 8000d02:	2303      	movs	r3, #3
 8000d04:	464a      	mov	r2, r9
 8000d06:	431a      	orrs	r2, r3
 8000d08:	4691      	mov	r9, r2
 8000d0a:	2003      	movs	r0, #3
 8000d0c:	33fc      	adds	r3, #252	@ 0xfc
 8000d0e:	e797      	b.n	8000c40 <__aeabi_fdiv+0x4c>
 8000d10:	230c      	movs	r3, #12
 8000d12:	4699      	mov	r9, r3
 8000d14:	3b09      	subs	r3, #9
 8000d16:	27ff      	movs	r7, #255	@ 0xff
 8000d18:	469a      	mov	sl, r3
 8000d1a:	e782      	b.n	8000c22 <__aeabi_fdiv+0x2e>
 8000d1c:	2803      	cmp	r0, #3
 8000d1e:	d02c      	beq.n	8000d7a <__aeabi_fdiv+0x186>
 8000d20:	0032      	movs	r2, r6
 8000d22:	0038      	movs	r0, r7
 8000d24:	307f      	adds	r0, #127	@ 0x7f
 8000d26:	2800      	cmp	r0, #0
 8000d28:	dd47      	ble.n	8000dba <__aeabi_fdiv+0x1c6>
 8000d2a:	0763      	lsls	r3, r4, #29
 8000d2c:	d004      	beq.n	8000d38 <__aeabi_fdiv+0x144>
 8000d2e:	230f      	movs	r3, #15
 8000d30:	4023      	ands	r3, r4
 8000d32:	2b04      	cmp	r3, #4
 8000d34:	d000      	beq.n	8000d38 <__aeabi_fdiv+0x144>
 8000d36:	3404      	adds	r4, #4
 8000d38:	0123      	lsls	r3, r4, #4
 8000d3a:	d503      	bpl.n	8000d44 <__aeabi_fdiv+0x150>
 8000d3c:	0038      	movs	r0, r7
 8000d3e:	4b37      	ldr	r3, [pc, #220]	@ (8000e1c <__aeabi_fdiv+0x228>)
 8000d40:	3080      	adds	r0, #128	@ 0x80
 8000d42:	401c      	ands	r4, r3
 8000d44:	28fe      	cmp	r0, #254	@ 0xfe
 8000d46:	dcb6      	bgt.n	8000cb6 <__aeabi_fdiv+0xc2>
 8000d48:	01a4      	lsls	r4, r4, #6
 8000d4a:	0a64      	lsrs	r4, r4, #9
 8000d4c:	b2c0      	uxtb	r0, r0
 8000d4e:	e7a9      	b.n	8000ca4 <__aeabi_fdiv+0xb0>
 8000d50:	2480      	movs	r4, #128	@ 0x80
 8000d52:	2200      	movs	r2, #0
 8000d54:	20ff      	movs	r0, #255	@ 0xff
 8000d56:	03e4      	lsls	r4, r4, #15
 8000d58:	e7a4      	b.n	8000ca4 <__aeabi_fdiv+0xb0>
 8000d5a:	2380      	movs	r3, #128	@ 0x80
 8000d5c:	03db      	lsls	r3, r3, #15
 8000d5e:	421d      	tst	r5, r3
 8000d60:	d001      	beq.n	8000d66 <__aeabi_fdiv+0x172>
 8000d62:	421c      	tst	r4, r3
 8000d64:	d00b      	beq.n	8000d7e <__aeabi_fdiv+0x18a>
 8000d66:	2480      	movs	r4, #128	@ 0x80
 8000d68:	03e4      	lsls	r4, r4, #15
 8000d6a:	432c      	orrs	r4, r5
 8000d6c:	0264      	lsls	r4, r4, #9
 8000d6e:	4642      	mov	r2, r8
 8000d70:	20ff      	movs	r0, #255	@ 0xff
 8000d72:	0a64      	lsrs	r4, r4, #9
 8000d74:	e796      	b.n	8000ca4 <__aeabi_fdiv+0xb0>
 8000d76:	4646      	mov	r6, r8
 8000d78:	002c      	movs	r4, r5
 8000d7a:	2380      	movs	r3, #128	@ 0x80
 8000d7c:	03db      	lsls	r3, r3, #15
 8000d7e:	431c      	orrs	r4, r3
 8000d80:	0264      	lsls	r4, r4, #9
 8000d82:	0032      	movs	r2, r6
 8000d84:	20ff      	movs	r0, #255	@ 0xff
 8000d86:	0a64      	lsrs	r4, r4, #9
 8000d88:	e78c      	b.n	8000ca4 <__aeabi_fdiv+0xb0>
 8000d8a:	016d      	lsls	r5, r5, #5
 8000d8c:	0160      	lsls	r0, r4, #5
 8000d8e:	4285      	cmp	r5, r0
 8000d90:	d22d      	bcs.n	8000dee <__aeabi_fdiv+0x1fa>
 8000d92:	231b      	movs	r3, #27
 8000d94:	2400      	movs	r4, #0
 8000d96:	3f01      	subs	r7, #1
 8000d98:	2601      	movs	r6, #1
 8000d9a:	0029      	movs	r1, r5
 8000d9c:	0064      	lsls	r4, r4, #1
 8000d9e:	006d      	lsls	r5, r5, #1
 8000da0:	2900      	cmp	r1, #0
 8000da2:	db01      	blt.n	8000da8 <__aeabi_fdiv+0x1b4>
 8000da4:	4285      	cmp	r5, r0
 8000da6:	d301      	bcc.n	8000dac <__aeabi_fdiv+0x1b8>
 8000da8:	1a2d      	subs	r5, r5, r0
 8000daa:	4334      	orrs	r4, r6
 8000dac:	3b01      	subs	r3, #1
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d1f3      	bne.n	8000d9a <__aeabi_fdiv+0x1a6>
 8000db2:	1e6b      	subs	r3, r5, #1
 8000db4:	419d      	sbcs	r5, r3
 8000db6:	432c      	orrs	r4, r5
 8000db8:	e7b3      	b.n	8000d22 <__aeabi_fdiv+0x12e>
 8000dba:	2301      	movs	r3, #1
 8000dbc:	1a1b      	subs	r3, r3, r0
 8000dbe:	2b1b      	cmp	r3, #27
 8000dc0:	dd00      	ble.n	8000dc4 <__aeabi_fdiv+0x1d0>
 8000dc2:	e76d      	b.n	8000ca0 <__aeabi_fdiv+0xac>
 8000dc4:	0021      	movs	r1, r4
 8000dc6:	379e      	adds	r7, #158	@ 0x9e
 8000dc8:	40d9      	lsrs	r1, r3
 8000dca:	40bc      	lsls	r4, r7
 8000dcc:	000b      	movs	r3, r1
 8000dce:	1e61      	subs	r1, r4, #1
 8000dd0:	418c      	sbcs	r4, r1
 8000dd2:	4323      	orrs	r3, r4
 8000dd4:	0759      	lsls	r1, r3, #29
 8000dd6:	d004      	beq.n	8000de2 <__aeabi_fdiv+0x1ee>
 8000dd8:	210f      	movs	r1, #15
 8000dda:	4019      	ands	r1, r3
 8000ddc:	2904      	cmp	r1, #4
 8000dde:	d000      	beq.n	8000de2 <__aeabi_fdiv+0x1ee>
 8000de0:	3304      	adds	r3, #4
 8000de2:	0159      	lsls	r1, r3, #5
 8000de4:	d413      	bmi.n	8000e0e <__aeabi_fdiv+0x21a>
 8000de6:	019b      	lsls	r3, r3, #6
 8000de8:	2000      	movs	r0, #0
 8000dea:	0a5c      	lsrs	r4, r3, #9
 8000dec:	e75a      	b.n	8000ca4 <__aeabi_fdiv+0xb0>
 8000dee:	231a      	movs	r3, #26
 8000df0:	2401      	movs	r4, #1
 8000df2:	1a2d      	subs	r5, r5, r0
 8000df4:	e7d0      	b.n	8000d98 <__aeabi_fdiv+0x1a4>
 8000df6:	1e98      	subs	r0, r3, #2
 8000df8:	4243      	negs	r3, r0
 8000dfa:	4158      	adcs	r0, r3
 8000dfc:	4240      	negs	r0, r0
 8000dfe:	0032      	movs	r2, r6
 8000e00:	2400      	movs	r4, #0
 8000e02:	b2c0      	uxtb	r0, r0
 8000e04:	e74e      	b.n	8000ca4 <__aeabi_fdiv+0xb0>
 8000e06:	4642      	mov	r2, r8
 8000e08:	20ff      	movs	r0, #255	@ 0xff
 8000e0a:	2400      	movs	r4, #0
 8000e0c:	e74a      	b.n	8000ca4 <__aeabi_fdiv+0xb0>
 8000e0e:	2001      	movs	r0, #1
 8000e10:	2400      	movs	r4, #0
 8000e12:	e747      	b.n	8000ca4 <__aeabi_fdiv+0xb0>
 8000e14:	0800dda8 	.word	0x0800dda8
 8000e18:	0800dde8 	.word	0x0800dde8
 8000e1c:	f7ffffff 	.word	0xf7ffffff

08000e20 <__eqsf2>:
 8000e20:	b570      	push	{r4, r5, r6, lr}
 8000e22:	0042      	lsls	r2, r0, #1
 8000e24:	024e      	lsls	r6, r1, #9
 8000e26:	004c      	lsls	r4, r1, #1
 8000e28:	0245      	lsls	r5, r0, #9
 8000e2a:	0a6d      	lsrs	r5, r5, #9
 8000e2c:	0e12      	lsrs	r2, r2, #24
 8000e2e:	0fc3      	lsrs	r3, r0, #31
 8000e30:	0a76      	lsrs	r6, r6, #9
 8000e32:	0e24      	lsrs	r4, r4, #24
 8000e34:	0fc9      	lsrs	r1, r1, #31
 8000e36:	2aff      	cmp	r2, #255	@ 0xff
 8000e38:	d010      	beq.n	8000e5c <__eqsf2+0x3c>
 8000e3a:	2cff      	cmp	r4, #255	@ 0xff
 8000e3c:	d00c      	beq.n	8000e58 <__eqsf2+0x38>
 8000e3e:	2001      	movs	r0, #1
 8000e40:	42a2      	cmp	r2, r4
 8000e42:	d10a      	bne.n	8000e5a <__eqsf2+0x3a>
 8000e44:	42b5      	cmp	r5, r6
 8000e46:	d108      	bne.n	8000e5a <__eqsf2+0x3a>
 8000e48:	428b      	cmp	r3, r1
 8000e4a:	d00f      	beq.n	8000e6c <__eqsf2+0x4c>
 8000e4c:	2a00      	cmp	r2, #0
 8000e4e:	d104      	bne.n	8000e5a <__eqsf2+0x3a>
 8000e50:	0028      	movs	r0, r5
 8000e52:	1e43      	subs	r3, r0, #1
 8000e54:	4198      	sbcs	r0, r3
 8000e56:	e000      	b.n	8000e5a <__eqsf2+0x3a>
 8000e58:	2001      	movs	r0, #1
 8000e5a:	bd70      	pop	{r4, r5, r6, pc}
 8000e5c:	2001      	movs	r0, #1
 8000e5e:	2cff      	cmp	r4, #255	@ 0xff
 8000e60:	d1fb      	bne.n	8000e5a <__eqsf2+0x3a>
 8000e62:	4335      	orrs	r5, r6
 8000e64:	d1f9      	bne.n	8000e5a <__eqsf2+0x3a>
 8000e66:	404b      	eors	r3, r1
 8000e68:	0018      	movs	r0, r3
 8000e6a:	e7f6      	b.n	8000e5a <__eqsf2+0x3a>
 8000e6c:	2000      	movs	r0, #0
 8000e6e:	e7f4      	b.n	8000e5a <__eqsf2+0x3a>

08000e70 <__gesf2>:
 8000e70:	b530      	push	{r4, r5, lr}
 8000e72:	0042      	lsls	r2, r0, #1
 8000e74:	0244      	lsls	r4, r0, #9
 8000e76:	024d      	lsls	r5, r1, #9
 8000e78:	0fc3      	lsrs	r3, r0, #31
 8000e7a:	0048      	lsls	r0, r1, #1
 8000e7c:	0a64      	lsrs	r4, r4, #9
 8000e7e:	0e12      	lsrs	r2, r2, #24
 8000e80:	0a6d      	lsrs	r5, r5, #9
 8000e82:	0e00      	lsrs	r0, r0, #24
 8000e84:	0fc9      	lsrs	r1, r1, #31
 8000e86:	2aff      	cmp	r2, #255	@ 0xff
 8000e88:	d018      	beq.n	8000ebc <__gesf2+0x4c>
 8000e8a:	28ff      	cmp	r0, #255	@ 0xff
 8000e8c:	d00a      	beq.n	8000ea4 <__gesf2+0x34>
 8000e8e:	2a00      	cmp	r2, #0
 8000e90:	d11e      	bne.n	8000ed0 <__gesf2+0x60>
 8000e92:	2800      	cmp	r0, #0
 8000e94:	d10a      	bne.n	8000eac <__gesf2+0x3c>
 8000e96:	2d00      	cmp	r5, #0
 8000e98:	d029      	beq.n	8000eee <__gesf2+0x7e>
 8000e9a:	2c00      	cmp	r4, #0
 8000e9c:	d12d      	bne.n	8000efa <__gesf2+0x8a>
 8000e9e:	0048      	lsls	r0, r1, #1
 8000ea0:	3801      	subs	r0, #1
 8000ea2:	bd30      	pop	{r4, r5, pc}
 8000ea4:	2d00      	cmp	r5, #0
 8000ea6:	d125      	bne.n	8000ef4 <__gesf2+0x84>
 8000ea8:	2a00      	cmp	r2, #0
 8000eaa:	d101      	bne.n	8000eb0 <__gesf2+0x40>
 8000eac:	2c00      	cmp	r4, #0
 8000eae:	d0f6      	beq.n	8000e9e <__gesf2+0x2e>
 8000eb0:	428b      	cmp	r3, r1
 8000eb2:	d019      	beq.n	8000ee8 <__gesf2+0x78>
 8000eb4:	2001      	movs	r0, #1
 8000eb6:	425b      	negs	r3, r3
 8000eb8:	4318      	orrs	r0, r3
 8000eba:	e7f2      	b.n	8000ea2 <__gesf2+0x32>
 8000ebc:	2c00      	cmp	r4, #0
 8000ebe:	d119      	bne.n	8000ef4 <__gesf2+0x84>
 8000ec0:	28ff      	cmp	r0, #255	@ 0xff
 8000ec2:	d1f7      	bne.n	8000eb4 <__gesf2+0x44>
 8000ec4:	2d00      	cmp	r5, #0
 8000ec6:	d115      	bne.n	8000ef4 <__gesf2+0x84>
 8000ec8:	2000      	movs	r0, #0
 8000eca:	428b      	cmp	r3, r1
 8000ecc:	d1f2      	bne.n	8000eb4 <__gesf2+0x44>
 8000ece:	e7e8      	b.n	8000ea2 <__gesf2+0x32>
 8000ed0:	2800      	cmp	r0, #0
 8000ed2:	d0ef      	beq.n	8000eb4 <__gesf2+0x44>
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d1ed      	bne.n	8000eb4 <__gesf2+0x44>
 8000ed8:	4282      	cmp	r2, r0
 8000eda:	dceb      	bgt.n	8000eb4 <__gesf2+0x44>
 8000edc:	db04      	blt.n	8000ee8 <__gesf2+0x78>
 8000ede:	42ac      	cmp	r4, r5
 8000ee0:	d8e8      	bhi.n	8000eb4 <__gesf2+0x44>
 8000ee2:	2000      	movs	r0, #0
 8000ee4:	42ac      	cmp	r4, r5
 8000ee6:	d2dc      	bcs.n	8000ea2 <__gesf2+0x32>
 8000ee8:	0058      	lsls	r0, r3, #1
 8000eea:	3801      	subs	r0, #1
 8000eec:	e7d9      	b.n	8000ea2 <__gesf2+0x32>
 8000eee:	2c00      	cmp	r4, #0
 8000ef0:	d0d7      	beq.n	8000ea2 <__gesf2+0x32>
 8000ef2:	e7df      	b.n	8000eb4 <__gesf2+0x44>
 8000ef4:	2002      	movs	r0, #2
 8000ef6:	4240      	negs	r0, r0
 8000ef8:	e7d3      	b.n	8000ea2 <__gesf2+0x32>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d1da      	bne.n	8000eb4 <__gesf2+0x44>
 8000efe:	e7ee      	b.n	8000ede <__gesf2+0x6e>

08000f00 <__lesf2>:
 8000f00:	b530      	push	{r4, r5, lr}
 8000f02:	0042      	lsls	r2, r0, #1
 8000f04:	0244      	lsls	r4, r0, #9
 8000f06:	024d      	lsls	r5, r1, #9
 8000f08:	0fc3      	lsrs	r3, r0, #31
 8000f0a:	0048      	lsls	r0, r1, #1
 8000f0c:	0a64      	lsrs	r4, r4, #9
 8000f0e:	0e12      	lsrs	r2, r2, #24
 8000f10:	0a6d      	lsrs	r5, r5, #9
 8000f12:	0e00      	lsrs	r0, r0, #24
 8000f14:	0fc9      	lsrs	r1, r1, #31
 8000f16:	2aff      	cmp	r2, #255	@ 0xff
 8000f18:	d017      	beq.n	8000f4a <__lesf2+0x4a>
 8000f1a:	28ff      	cmp	r0, #255	@ 0xff
 8000f1c:	d00a      	beq.n	8000f34 <__lesf2+0x34>
 8000f1e:	2a00      	cmp	r2, #0
 8000f20:	d11b      	bne.n	8000f5a <__lesf2+0x5a>
 8000f22:	2800      	cmp	r0, #0
 8000f24:	d10a      	bne.n	8000f3c <__lesf2+0x3c>
 8000f26:	2d00      	cmp	r5, #0
 8000f28:	d01d      	beq.n	8000f66 <__lesf2+0x66>
 8000f2a:	2c00      	cmp	r4, #0
 8000f2c:	d12d      	bne.n	8000f8a <__lesf2+0x8a>
 8000f2e:	0048      	lsls	r0, r1, #1
 8000f30:	3801      	subs	r0, #1
 8000f32:	e011      	b.n	8000f58 <__lesf2+0x58>
 8000f34:	2d00      	cmp	r5, #0
 8000f36:	d10e      	bne.n	8000f56 <__lesf2+0x56>
 8000f38:	2a00      	cmp	r2, #0
 8000f3a:	d101      	bne.n	8000f40 <__lesf2+0x40>
 8000f3c:	2c00      	cmp	r4, #0
 8000f3e:	d0f6      	beq.n	8000f2e <__lesf2+0x2e>
 8000f40:	428b      	cmp	r3, r1
 8000f42:	d10c      	bne.n	8000f5e <__lesf2+0x5e>
 8000f44:	0058      	lsls	r0, r3, #1
 8000f46:	3801      	subs	r0, #1
 8000f48:	e006      	b.n	8000f58 <__lesf2+0x58>
 8000f4a:	2c00      	cmp	r4, #0
 8000f4c:	d103      	bne.n	8000f56 <__lesf2+0x56>
 8000f4e:	28ff      	cmp	r0, #255	@ 0xff
 8000f50:	d105      	bne.n	8000f5e <__lesf2+0x5e>
 8000f52:	2d00      	cmp	r5, #0
 8000f54:	d015      	beq.n	8000f82 <__lesf2+0x82>
 8000f56:	2002      	movs	r0, #2
 8000f58:	bd30      	pop	{r4, r5, pc}
 8000f5a:	2800      	cmp	r0, #0
 8000f5c:	d106      	bne.n	8000f6c <__lesf2+0x6c>
 8000f5e:	2001      	movs	r0, #1
 8000f60:	425b      	negs	r3, r3
 8000f62:	4318      	orrs	r0, r3
 8000f64:	e7f8      	b.n	8000f58 <__lesf2+0x58>
 8000f66:	2c00      	cmp	r4, #0
 8000f68:	d0f6      	beq.n	8000f58 <__lesf2+0x58>
 8000f6a:	e7f8      	b.n	8000f5e <__lesf2+0x5e>
 8000f6c:	428b      	cmp	r3, r1
 8000f6e:	d1f6      	bne.n	8000f5e <__lesf2+0x5e>
 8000f70:	4282      	cmp	r2, r0
 8000f72:	dcf4      	bgt.n	8000f5e <__lesf2+0x5e>
 8000f74:	dbe6      	blt.n	8000f44 <__lesf2+0x44>
 8000f76:	42ac      	cmp	r4, r5
 8000f78:	d8f1      	bhi.n	8000f5e <__lesf2+0x5e>
 8000f7a:	2000      	movs	r0, #0
 8000f7c:	42ac      	cmp	r4, r5
 8000f7e:	d2eb      	bcs.n	8000f58 <__lesf2+0x58>
 8000f80:	e7e0      	b.n	8000f44 <__lesf2+0x44>
 8000f82:	2000      	movs	r0, #0
 8000f84:	428b      	cmp	r3, r1
 8000f86:	d1ea      	bne.n	8000f5e <__lesf2+0x5e>
 8000f88:	e7e6      	b.n	8000f58 <__lesf2+0x58>
 8000f8a:	428b      	cmp	r3, r1
 8000f8c:	d1e7      	bne.n	8000f5e <__lesf2+0x5e>
 8000f8e:	e7f2      	b.n	8000f76 <__lesf2+0x76>

08000f90 <__aeabi_fmul>:
 8000f90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f92:	464f      	mov	r7, r9
 8000f94:	4646      	mov	r6, r8
 8000f96:	46d6      	mov	lr, sl
 8000f98:	0044      	lsls	r4, r0, #1
 8000f9a:	b5c0      	push	{r6, r7, lr}
 8000f9c:	0246      	lsls	r6, r0, #9
 8000f9e:	1c0f      	adds	r7, r1, #0
 8000fa0:	0a76      	lsrs	r6, r6, #9
 8000fa2:	0e24      	lsrs	r4, r4, #24
 8000fa4:	0fc5      	lsrs	r5, r0, #31
 8000fa6:	2c00      	cmp	r4, #0
 8000fa8:	d100      	bne.n	8000fac <__aeabi_fmul+0x1c>
 8000faa:	e0da      	b.n	8001162 <__aeabi_fmul+0x1d2>
 8000fac:	2cff      	cmp	r4, #255	@ 0xff
 8000fae:	d074      	beq.n	800109a <__aeabi_fmul+0x10a>
 8000fb0:	2380      	movs	r3, #128	@ 0x80
 8000fb2:	00f6      	lsls	r6, r6, #3
 8000fb4:	04db      	lsls	r3, r3, #19
 8000fb6:	431e      	orrs	r6, r3
 8000fb8:	2300      	movs	r3, #0
 8000fba:	4699      	mov	r9, r3
 8000fbc:	469a      	mov	sl, r3
 8000fbe:	3c7f      	subs	r4, #127	@ 0x7f
 8000fc0:	027b      	lsls	r3, r7, #9
 8000fc2:	0a5b      	lsrs	r3, r3, #9
 8000fc4:	4698      	mov	r8, r3
 8000fc6:	007b      	lsls	r3, r7, #1
 8000fc8:	0e1b      	lsrs	r3, r3, #24
 8000fca:	0fff      	lsrs	r7, r7, #31
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d074      	beq.n	80010ba <__aeabi_fmul+0x12a>
 8000fd0:	2bff      	cmp	r3, #255	@ 0xff
 8000fd2:	d100      	bne.n	8000fd6 <__aeabi_fmul+0x46>
 8000fd4:	e08e      	b.n	80010f4 <__aeabi_fmul+0x164>
 8000fd6:	4642      	mov	r2, r8
 8000fd8:	2180      	movs	r1, #128	@ 0x80
 8000fda:	00d2      	lsls	r2, r2, #3
 8000fdc:	04c9      	lsls	r1, r1, #19
 8000fde:	4311      	orrs	r1, r2
 8000fe0:	3b7f      	subs	r3, #127	@ 0x7f
 8000fe2:	002a      	movs	r2, r5
 8000fe4:	18e4      	adds	r4, r4, r3
 8000fe6:	464b      	mov	r3, r9
 8000fe8:	407a      	eors	r2, r7
 8000fea:	4688      	mov	r8, r1
 8000fec:	b2d2      	uxtb	r2, r2
 8000fee:	2b0a      	cmp	r3, #10
 8000ff0:	dc75      	bgt.n	80010de <__aeabi_fmul+0x14e>
 8000ff2:	464b      	mov	r3, r9
 8000ff4:	2000      	movs	r0, #0
 8000ff6:	2b02      	cmp	r3, #2
 8000ff8:	dd0f      	ble.n	800101a <__aeabi_fmul+0x8a>
 8000ffa:	4649      	mov	r1, r9
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	408b      	lsls	r3, r1
 8001000:	21a6      	movs	r1, #166	@ 0xa6
 8001002:	00c9      	lsls	r1, r1, #3
 8001004:	420b      	tst	r3, r1
 8001006:	d169      	bne.n	80010dc <__aeabi_fmul+0x14c>
 8001008:	2190      	movs	r1, #144	@ 0x90
 800100a:	0089      	lsls	r1, r1, #2
 800100c:	420b      	tst	r3, r1
 800100e:	d000      	beq.n	8001012 <__aeabi_fmul+0x82>
 8001010:	e100      	b.n	8001214 <__aeabi_fmul+0x284>
 8001012:	2188      	movs	r1, #136	@ 0x88
 8001014:	4219      	tst	r1, r3
 8001016:	d000      	beq.n	800101a <__aeabi_fmul+0x8a>
 8001018:	e0f5      	b.n	8001206 <__aeabi_fmul+0x276>
 800101a:	4641      	mov	r1, r8
 800101c:	0409      	lsls	r1, r1, #16
 800101e:	0c09      	lsrs	r1, r1, #16
 8001020:	4643      	mov	r3, r8
 8001022:	0008      	movs	r0, r1
 8001024:	0c35      	lsrs	r5, r6, #16
 8001026:	0436      	lsls	r6, r6, #16
 8001028:	0c1b      	lsrs	r3, r3, #16
 800102a:	0c36      	lsrs	r6, r6, #16
 800102c:	4370      	muls	r0, r6
 800102e:	4369      	muls	r1, r5
 8001030:	435e      	muls	r6, r3
 8001032:	435d      	muls	r5, r3
 8001034:	1876      	adds	r6, r6, r1
 8001036:	0c03      	lsrs	r3, r0, #16
 8001038:	199b      	adds	r3, r3, r6
 800103a:	4299      	cmp	r1, r3
 800103c:	d903      	bls.n	8001046 <__aeabi_fmul+0xb6>
 800103e:	2180      	movs	r1, #128	@ 0x80
 8001040:	0249      	lsls	r1, r1, #9
 8001042:	468c      	mov	ip, r1
 8001044:	4465      	add	r5, ip
 8001046:	0400      	lsls	r0, r0, #16
 8001048:	0419      	lsls	r1, r3, #16
 800104a:	0c00      	lsrs	r0, r0, #16
 800104c:	1809      	adds	r1, r1, r0
 800104e:	018e      	lsls	r6, r1, #6
 8001050:	1e70      	subs	r0, r6, #1
 8001052:	4186      	sbcs	r6, r0
 8001054:	0c1b      	lsrs	r3, r3, #16
 8001056:	0e89      	lsrs	r1, r1, #26
 8001058:	195b      	adds	r3, r3, r5
 800105a:	430e      	orrs	r6, r1
 800105c:	019b      	lsls	r3, r3, #6
 800105e:	431e      	orrs	r6, r3
 8001060:	011b      	lsls	r3, r3, #4
 8001062:	d46c      	bmi.n	800113e <__aeabi_fmul+0x1ae>
 8001064:	0023      	movs	r3, r4
 8001066:	337f      	adds	r3, #127	@ 0x7f
 8001068:	2b00      	cmp	r3, #0
 800106a:	dc00      	bgt.n	800106e <__aeabi_fmul+0xde>
 800106c:	e0b1      	b.n	80011d2 <__aeabi_fmul+0x242>
 800106e:	0015      	movs	r5, r2
 8001070:	0771      	lsls	r1, r6, #29
 8001072:	d00b      	beq.n	800108c <__aeabi_fmul+0xfc>
 8001074:	200f      	movs	r0, #15
 8001076:	0021      	movs	r1, r4
 8001078:	4030      	ands	r0, r6
 800107a:	2804      	cmp	r0, #4
 800107c:	d006      	beq.n	800108c <__aeabi_fmul+0xfc>
 800107e:	3604      	adds	r6, #4
 8001080:	0132      	lsls	r2, r6, #4
 8001082:	d503      	bpl.n	800108c <__aeabi_fmul+0xfc>
 8001084:	4b6e      	ldr	r3, [pc, #440]	@ (8001240 <__aeabi_fmul+0x2b0>)
 8001086:	401e      	ands	r6, r3
 8001088:	000b      	movs	r3, r1
 800108a:	3380      	adds	r3, #128	@ 0x80
 800108c:	2bfe      	cmp	r3, #254	@ 0xfe
 800108e:	dd00      	ble.n	8001092 <__aeabi_fmul+0x102>
 8001090:	e0bd      	b.n	800120e <__aeabi_fmul+0x27e>
 8001092:	01b2      	lsls	r2, r6, #6
 8001094:	0a52      	lsrs	r2, r2, #9
 8001096:	b2db      	uxtb	r3, r3
 8001098:	e048      	b.n	800112c <__aeabi_fmul+0x19c>
 800109a:	2e00      	cmp	r6, #0
 800109c:	d000      	beq.n	80010a0 <__aeabi_fmul+0x110>
 800109e:	e092      	b.n	80011c6 <__aeabi_fmul+0x236>
 80010a0:	2308      	movs	r3, #8
 80010a2:	4699      	mov	r9, r3
 80010a4:	3b06      	subs	r3, #6
 80010a6:	469a      	mov	sl, r3
 80010a8:	027b      	lsls	r3, r7, #9
 80010aa:	0a5b      	lsrs	r3, r3, #9
 80010ac:	4698      	mov	r8, r3
 80010ae:	007b      	lsls	r3, r7, #1
 80010b0:	24ff      	movs	r4, #255	@ 0xff
 80010b2:	0e1b      	lsrs	r3, r3, #24
 80010b4:	0fff      	lsrs	r7, r7, #31
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d18a      	bne.n	8000fd0 <__aeabi_fmul+0x40>
 80010ba:	4642      	mov	r2, r8
 80010bc:	2a00      	cmp	r2, #0
 80010be:	d164      	bne.n	800118a <__aeabi_fmul+0x1fa>
 80010c0:	4649      	mov	r1, r9
 80010c2:	3201      	adds	r2, #1
 80010c4:	4311      	orrs	r1, r2
 80010c6:	4689      	mov	r9, r1
 80010c8:	290a      	cmp	r1, #10
 80010ca:	dc08      	bgt.n	80010de <__aeabi_fmul+0x14e>
 80010cc:	407d      	eors	r5, r7
 80010ce:	2001      	movs	r0, #1
 80010d0:	b2ea      	uxtb	r2, r5
 80010d2:	2902      	cmp	r1, #2
 80010d4:	dc91      	bgt.n	8000ffa <__aeabi_fmul+0x6a>
 80010d6:	0015      	movs	r5, r2
 80010d8:	2200      	movs	r2, #0
 80010da:	e027      	b.n	800112c <__aeabi_fmul+0x19c>
 80010dc:	0015      	movs	r5, r2
 80010de:	4653      	mov	r3, sl
 80010e0:	2b02      	cmp	r3, #2
 80010e2:	d100      	bne.n	80010e6 <__aeabi_fmul+0x156>
 80010e4:	e093      	b.n	800120e <__aeabi_fmul+0x27e>
 80010e6:	2b03      	cmp	r3, #3
 80010e8:	d01a      	beq.n	8001120 <__aeabi_fmul+0x190>
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d12c      	bne.n	8001148 <__aeabi_fmul+0x1b8>
 80010ee:	2300      	movs	r3, #0
 80010f0:	2200      	movs	r2, #0
 80010f2:	e01b      	b.n	800112c <__aeabi_fmul+0x19c>
 80010f4:	4643      	mov	r3, r8
 80010f6:	34ff      	adds	r4, #255	@ 0xff
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d055      	beq.n	80011a8 <__aeabi_fmul+0x218>
 80010fc:	2103      	movs	r1, #3
 80010fe:	464b      	mov	r3, r9
 8001100:	430b      	orrs	r3, r1
 8001102:	0019      	movs	r1, r3
 8001104:	2b0a      	cmp	r3, #10
 8001106:	dc00      	bgt.n	800110a <__aeabi_fmul+0x17a>
 8001108:	e092      	b.n	8001230 <__aeabi_fmul+0x2a0>
 800110a:	2b0f      	cmp	r3, #15
 800110c:	d000      	beq.n	8001110 <__aeabi_fmul+0x180>
 800110e:	e08c      	b.n	800122a <__aeabi_fmul+0x29a>
 8001110:	2280      	movs	r2, #128	@ 0x80
 8001112:	03d2      	lsls	r2, r2, #15
 8001114:	4216      	tst	r6, r2
 8001116:	d003      	beq.n	8001120 <__aeabi_fmul+0x190>
 8001118:	4643      	mov	r3, r8
 800111a:	4213      	tst	r3, r2
 800111c:	d100      	bne.n	8001120 <__aeabi_fmul+0x190>
 800111e:	e07d      	b.n	800121c <__aeabi_fmul+0x28c>
 8001120:	2280      	movs	r2, #128	@ 0x80
 8001122:	03d2      	lsls	r2, r2, #15
 8001124:	4332      	orrs	r2, r6
 8001126:	0252      	lsls	r2, r2, #9
 8001128:	0a52      	lsrs	r2, r2, #9
 800112a:	23ff      	movs	r3, #255	@ 0xff
 800112c:	05d8      	lsls	r0, r3, #23
 800112e:	07ed      	lsls	r5, r5, #31
 8001130:	4310      	orrs	r0, r2
 8001132:	4328      	orrs	r0, r5
 8001134:	bce0      	pop	{r5, r6, r7}
 8001136:	46ba      	mov	sl, r7
 8001138:	46b1      	mov	r9, r6
 800113a:	46a8      	mov	r8, r5
 800113c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800113e:	2301      	movs	r3, #1
 8001140:	0015      	movs	r5, r2
 8001142:	0871      	lsrs	r1, r6, #1
 8001144:	401e      	ands	r6, r3
 8001146:	430e      	orrs	r6, r1
 8001148:	0023      	movs	r3, r4
 800114a:	3380      	adds	r3, #128	@ 0x80
 800114c:	1c61      	adds	r1, r4, #1
 800114e:	2b00      	cmp	r3, #0
 8001150:	dd41      	ble.n	80011d6 <__aeabi_fmul+0x246>
 8001152:	0772      	lsls	r2, r6, #29
 8001154:	d094      	beq.n	8001080 <__aeabi_fmul+0xf0>
 8001156:	220f      	movs	r2, #15
 8001158:	4032      	ands	r2, r6
 800115a:	2a04      	cmp	r2, #4
 800115c:	d000      	beq.n	8001160 <__aeabi_fmul+0x1d0>
 800115e:	e78e      	b.n	800107e <__aeabi_fmul+0xee>
 8001160:	e78e      	b.n	8001080 <__aeabi_fmul+0xf0>
 8001162:	2e00      	cmp	r6, #0
 8001164:	d105      	bne.n	8001172 <__aeabi_fmul+0x1e2>
 8001166:	2304      	movs	r3, #4
 8001168:	4699      	mov	r9, r3
 800116a:	3b03      	subs	r3, #3
 800116c:	2400      	movs	r4, #0
 800116e:	469a      	mov	sl, r3
 8001170:	e726      	b.n	8000fc0 <__aeabi_fmul+0x30>
 8001172:	0030      	movs	r0, r6
 8001174:	f002 fbc8 	bl	8003908 <__clzsi2>
 8001178:	2476      	movs	r4, #118	@ 0x76
 800117a:	1f43      	subs	r3, r0, #5
 800117c:	409e      	lsls	r6, r3
 800117e:	2300      	movs	r3, #0
 8001180:	4264      	negs	r4, r4
 8001182:	4699      	mov	r9, r3
 8001184:	469a      	mov	sl, r3
 8001186:	1a24      	subs	r4, r4, r0
 8001188:	e71a      	b.n	8000fc0 <__aeabi_fmul+0x30>
 800118a:	4640      	mov	r0, r8
 800118c:	f002 fbbc 	bl	8003908 <__clzsi2>
 8001190:	464b      	mov	r3, r9
 8001192:	1a24      	subs	r4, r4, r0
 8001194:	3c76      	subs	r4, #118	@ 0x76
 8001196:	2b0a      	cmp	r3, #10
 8001198:	dca1      	bgt.n	80010de <__aeabi_fmul+0x14e>
 800119a:	4643      	mov	r3, r8
 800119c:	3805      	subs	r0, #5
 800119e:	4083      	lsls	r3, r0
 80011a0:	407d      	eors	r5, r7
 80011a2:	4698      	mov	r8, r3
 80011a4:	b2ea      	uxtb	r2, r5
 80011a6:	e724      	b.n	8000ff2 <__aeabi_fmul+0x62>
 80011a8:	464a      	mov	r2, r9
 80011aa:	3302      	adds	r3, #2
 80011ac:	4313      	orrs	r3, r2
 80011ae:	002a      	movs	r2, r5
 80011b0:	407a      	eors	r2, r7
 80011b2:	b2d2      	uxtb	r2, r2
 80011b4:	2b0a      	cmp	r3, #10
 80011b6:	dc92      	bgt.n	80010de <__aeabi_fmul+0x14e>
 80011b8:	4649      	mov	r1, r9
 80011ba:	0015      	movs	r5, r2
 80011bc:	2900      	cmp	r1, #0
 80011be:	d026      	beq.n	800120e <__aeabi_fmul+0x27e>
 80011c0:	4699      	mov	r9, r3
 80011c2:	2002      	movs	r0, #2
 80011c4:	e719      	b.n	8000ffa <__aeabi_fmul+0x6a>
 80011c6:	230c      	movs	r3, #12
 80011c8:	4699      	mov	r9, r3
 80011ca:	3b09      	subs	r3, #9
 80011cc:	24ff      	movs	r4, #255	@ 0xff
 80011ce:	469a      	mov	sl, r3
 80011d0:	e6f6      	b.n	8000fc0 <__aeabi_fmul+0x30>
 80011d2:	0015      	movs	r5, r2
 80011d4:	0021      	movs	r1, r4
 80011d6:	2201      	movs	r2, #1
 80011d8:	1ad3      	subs	r3, r2, r3
 80011da:	2b1b      	cmp	r3, #27
 80011dc:	dd00      	ble.n	80011e0 <__aeabi_fmul+0x250>
 80011de:	e786      	b.n	80010ee <__aeabi_fmul+0x15e>
 80011e0:	319e      	adds	r1, #158	@ 0x9e
 80011e2:	0032      	movs	r2, r6
 80011e4:	408e      	lsls	r6, r1
 80011e6:	40da      	lsrs	r2, r3
 80011e8:	1e73      	subs	r3, r6, #1
 80011ea:	419e      	sbcs	r6, r3
 80011ec:	4332      	orrs	r2, r6
 80011ee:	0753      	lsls	r3, r2, #29
 80011f0:	d004      	beq.n	80011fc <__aeabi_fmul+0x26c>
 80011f2:	230f      	movs	r3, #15
 80011f4:	4013      	ands	r3, r2
 80011f6:	2b04      	cmp	r3, #4
 80011f8:	d000      	beq.n	80011fc <__aeabi_fmul+0x26c>
 80011fa:	3204      	adds	r2, #4
 80011fc:	0153      	lsls	r3, r2, #5
 80011fe:	d510      	bpl.n	8001222 <__aeabi_fmul+0x292>
 8001200:	2301      	movs	r3, #1
 8001202:	2200      	movs	r2, #0
 8001204:	e792      	b.n	800112c <__aeabi_fmul+0x19c>
 8001206:	003d      	movs	r5, r7
 8001208:	4646      	mov	r6, r8
 800120a:	4682      	mov	sl, r0
 800120c:	e767      	b.n	80010de <__aeabi_fmul+0x14e>
 800120e:	23ff      	movs	r3, #255	@ 0xff
 8001210:	2200      	movs	r2, #0
 8001212:	e78b      	b.n	800112c <__aeabi_fmul+0x19c>
 8001214:	2280      	movs	r2, #128	@ 0x80
 8001216:	2500      	movs	r5, #0
 8001218:	03d2      	lsls	r2, r2, #15
 800121a:	e786      	b.n	800112a <__aeabi_fmul+0x19a>
 800121c:	003d      	movs	r5, r7
 800121e:	431a      	orrs	r2, r3
 8001220:	e783      	b.n	800112a <__aeabi_fmul+0x19a>
 8001222:	0192      	lsls	r2, r2, #6
 8001224:	2300      	movs	r3, #0
 8001226:	0a52      	lsrs	r2, r2, #9
 8001228:	e780      	b.n	800112c <__aeabi_fmul+0x19c>
 800122a:	003d      	movs	r5, r7
 800122c:	4646      	mov	r6, r8
 800122e:	e777      	b.n	8001120 <__aeabi_fmul+0x190>
 8001230:	002a      	movs	r2, r5
 8001232:	2301      	movs	r3, #1
 8001234:	407a      	eors	r2, r7
 8001236:	408b      	lsls	r3, r1
 8001238:	2003      	movs	r0, #3
 800123a:	b2d2      	uxtb	r2, r2
 800123c:	e6e9      	b.n	8001012 <__aeabi_fmul+0x82>
 800123e:	46c0      	nop			@ (mov r8, r8)
 8001240:	f7ffffff 	.word	0xf7ffffff

08001244 <__aeabi_fsub>:
 8001244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001246:	4647      	mov	r7, r8
 8001248:	46ce      	mov	lr, r9
 800124a:	0243      	lsls	r3, r0, #9
 800124c:	b580      	push	{r7, lr}
 800124e:	0a5f      	lsrs	r7, r3, #9
 8001250:	099b      	lsrs	r3, r3, #6
 8001252:	0045      	lsls	r5, r0, #1
 8001254:	004a      	lsls	r2, r1, #1
 8001256:	469c      	mov	ip, r3
 8001258:	024b      	lsls	r3, r1, #9
 800125a:	0fc4      	lsrs	r4, r0, #31
 800125c:	0fce      	lsrs	r6, r1, #31
 800125e:	0e2d      	lsrs	r5, r5, #24
 8001260:	0a58      	lsrs	r0, r3, #9
 8001262:	0e12      	lsrs	r2, r2, #24
 8001264:	0999      	lsrs	r1, r3, #6
 8001266:	2aff      	cmp	r2, #255	@ 0xff
 8001268:	d06b      	beq.n	8001342 <__aeabi_fsub+0xfe>
 800126a:	2301      	movs	r3, #1
 800126c:	405e      	eors	r6, r3
 800126e:	1aab      	subs	r3, r5, r2
 8001270:	42b4      	cmp	r4, r6
 8001272:	d04b      	beq.n	800130c <__aeabi_fsub+0xc8>
 8001274:	2b00      	cmp	r3, #0
 8001276:	dc00      	bgt.n	800127a <__aeabi_fsub+0x36>
 8001278:	e0ff      	b.n	800147a <__aeabi_fsub+0x236>
 800127a:	2a00      	cmp	r2, #0
 800127c:	d100      	bne.n	8001280 <__aeabi_fsub+0x3c>
 800127e:	e088      	b.n	8001392 <__aeabi_fsub+0x14e>
 8001280:	2dff      	cmp	r5, #255	@ 0xff
 8001282:	d100      	bne.n	8001286 <__aeabi_fsub+0x42>
 8001284:	e0ef      	b.n	8001466 <__aeabi_fsub+0x222>
 8001286:	2280      	movs	r2, #128	@ 0x80
 8001288:	04d2      	lsls	r2, r2, #19
 800128a:	4311      	orrs	r1, r2
 800128c:	2001      	movs	r0, #1
 800128e:	2b1b      	cmp	r3, #27
 8001290:	dc08      	bgt.n	80012a4 <__aeabi_fsub+0x60>
 8001292:	0008      	movs	r0, r1
 8001294:	2220      	movs	r2, #32
 8001296:	40d8      	lsrs	r0, r3
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	4099      	lsls	r1, r3
 800129c:	000b      	movs	r3, r1
 800129e:	1e5a      	subs	r2, r3, #1
 80012a0:	4193      	sbcs	r3, r2
 80012a2:	4318      	orrs	r0, r3
 80012a4:	4663      	mov	r3, ip
 80012a6:	1a1b      	subs	r3, r3, r0
 80012a8:	469c      	mov	ip, r3
 80012aa:	4663      	mov	r3, ip
 80012ac:	015b      	lsls	r3, r3, #5
 80012ae:	d400      	bmi.n	80012b2 <__aeabi_fsub+0x6e>
 80012b0:	e0cd      	b.n	800144e <__aeabi_fsub+0x20a>
 80012b2:	4663      	mov	r3, ip
 80012b4:	019f      	lsls	r7, r3, #6
 80012b6:	09bf      	lsrs	r7, r7, #6
 80012b8:	0038      	movs	r0, r7
 80012ba:	f002 fb25 	bl	8003908 <__clzsi2>
 80012be:	003b      	movs	r3, r7
 80012c0:	3805      	subs	r0, #5
 80012c2:	4083      	lsls	r3, r0
 80012c4:	4285      	cmp	r5, r0
 80012c6:	dc00      	bgt.n	80012ca <__aeabi_fsub+0x86>
 80012c8:	e0a2      	b.n	8001410 <__aeabi_fsub+0x1cc>
 80012ca:	4ab7      	ldr	r2, [pc, #732]	@ (80015a8 <__aeabi_fsub+0x364>)
 80012cc:	1a2d      	subs	r5, r5, r0
 80012ce:	401a      	ands	r2, r3
 80012d0:	4694      	mov	ip, r2
 80012d2:	075a      	lsls	r2, r3, #29
 80012d4:	d100      	bne.n	80012d8 <__aeabi_fsub+0x94>
 80012d6:	e0c3      	b.n	8001460 <__aeabi_fsub+0x21c>
 80012d8:	220f      	movs	r2, #15
 80012da:	4013      	ands	r3, r2
 80012dc:	2b04      	cmp	r3, #4
 80012de:	d100      	bne.n	80012e2 <__aeabi_fsub+0x9e>
 80012e0:	e0be      	b.n	8001460 <__aeabi_fsub+0x21c>
 80012e2:	2304      	movs	r3, #4
 80012e4:	4698      	mov	r8, r3
 80012e6:	44c4      	add	ip, r8
 80012e8:	4663      	mov	r3, ip
 80012ea:	015b      	lsls	r3, r3, #5
 80012ec:	d400      	bmi.n	80012f0 <__aeabi_fsub+0xac>
 80012ee:	e0b7      	b.n	8001460 <__aeabi_fsub+0x21c>
 80012f0:	1c68      	adds	r0, r5, #1
 80012f2:	2dfe      	cmp	r5, #254	@ 0xfe
 80012f4:	d000      	beq.n	80012f8 <__aeabi_fsub+0xb4>
 80012f6:	e0a5      	b.n	8001444 <__aeabi_fsub+0x200>
 80012f8:	20ff      	movs	r0, #255	@ 0xff
 80012fa:	2200      	movs	r2, #0
 80012fc:	05c0      	lsls	r0, r0, #23
 80012fe:	4310      	orrs	r0, r2
 8001300:	07e4      	lsls	r4, r4, #31
 8001302:	4320      	orrs	r0, r4
 8001304:	bcc0      	pop	{r6, r7}
 8001306:	46b9      	mov	r9, r7
 8001308:	46b0      	mov	r8, r6
 800130a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800130c:	2b00      	cmp	r3, #0
 800130e:	dc00      	bgt.n	8001312 <__aeabi_fsub+0xce>
 8001310:	e1eb      	b.n	80016ea <__aeabi_fsub+0x4a6>
 8001312:	2a00      	cmp	r2, #0
 8001314:	d046      	beq.n	80013a4 <__aeabi_fsub+0x160>
 8001316:	2dff      	cmp	r5, #255	@ 0xff
 8001318:	d100      	bne.n	800131c <__aeabi_fsub+0xd8>
 800131a:	e0a4      	b.n	8001466 <__aeabi_fsub+0x222>
 800131c:	2280      	movs	r2, #128	@ 0x80
 800131e:	04d2      	lsls	r2, r2, #19
 8001320:	4311      	orrs	r1, r2
 8001322:	2b1b      	cmp	r3, #27
 8001324:	dc00      	bgt.n	8001328 <__aeabi_fsub+0xe4>
 8001326:	e0fb      	b.n	8001520 <__aeabi_fsub+0x2dc>
 8001328:	2305      	movs	r3, #5
 800132a:	4698      	mov	r8, r3
 800132c:	002b      	movs	r3, r5
 800132e:	44c4      	add	ip, r8
 8001330:	4662      	mov	r2, ip
 8001332:	08d7      	lsrs	r7, r2, #3
 8001334:	2bff      	cmp	r3, #255	@ 0xff
 8001336:	d100      	bne.n	800133a <__aeabi_fsub+0xf6>
 8001338:	e095      	b.n	8001466 <__aeabi_fsub+0x222>
 800133a:	027a      	lsls	r2, r7, #9
 800133c:	0a52      	lsrs	r2, r2, #9
 800133e:	b2d8      	uxtb	r0, r3
 8001340:	e7dc      	b.n	80012fc <__aeabi_fsub+0xb8>
 8001342:	002b      	movs	r3, r5
 8001344:	3bff      	subs	r3, #255	@ 0xff
 8001346:	4699      	mov	r9, r3
 8001348:	2900      	cmp	r1, #0
 800134a:	d118      	bne.n	800137e <__aeabi_fsub+0x13a>
 800134c:	2301      	movs	r3, #1
 800134e:	405e      	eors	r6, r3
 8001350:	42b4      	cmp	r4, r6
 8001352:	d100      	bne.n	8001356 <__aeabi_fsub+0x112>
 8001354:	e0ca      	b.n	80014ec <__aeabi_fsub+0x2a8>
 8001356:	464b      	mov	r3, r9
 8001358:	2b00      	cmp	r3, #0
 800135a:	d02d      	beq.n	80013b8 <__aeabi_fsub+0x174>
 800135c:	2d00      	cmp	r5, #0
 800135e:	d000      	beq.n	8001362 <__aeabi_fsub+0x11e>
 8001360:	e13c      	b.n	80015dc <__aeabi_fsub+0x398>
 8001362:	23ff      	movs	r3, #255	@ 0xff
 8001364:	4664      	mov	r4, ip
 8001366:	2c00      	cmp	r4, #0
 8001368:	d100      	bne.n	800136c <__aeabi_fsub+0x128>
 800136a:	e15f      	b.n	800162c <__aeabi_fsub+0x3e8>
 800136c:	1e5d      	subs	r5, r3, #1
 800136e:	2b01      	cmp	r3, #1
 8001370:	d100      	bne.n	8001374 <__aeabi_fsub+0x130>
 8001372:	e174      	b.n	800165e <__aeabi_fsub+0x41a>
 8001374:	0034      	movs	r4, r6
 8001376:	2bff      	cmp	r3, #255	@ 0xff
 8001378:	d074      	beq.n	8001464 <__aeabi_fsub+0x220>
 800137a:	002b      	movs	r3, r5
 800137c:	e103      	b.n	8001586 <__aeabi_fsub+0x342>
 800137e:	42b4      	cmp	r4, r6
 8001380:	d100      	bne.n	8001384 <__aeabi_fsub+0x140>
 8001382:	e09c      	b.n	80014be <__aeabi_fsub+0x27a>
 8001384:	2b00      	cmp	r3, #0
 8001386:	d017      	beq.n	80013b8 <__aeabi_fsub+0x174>
 8001388:	2d00      	cmp	r5, #0
 800138a:	d0ea      	beq.n	8001362 <__aeabi_fsub+0x11e>
 800138c:	0007      	movs	r7, r0
 800138e:	0034      	movs	r4, r6
 8001390:	e06c      	b.n	800146c <__aeabi_fsub+0x228>
 8001392:	2900      	cmp	r1, #0
 8001394:	d0cc      	beq.n	8001330 <__aeabi_fsub+0xec>
 8001396:	1e5a      	subs	r2, r3, #1
 8001398:	2b01      	cmp	r3, #1
 800139a:	d02b      	beq.n	80013f4 <__aeabi_fsub+0x1b0>
 800139c:	2bff      	cmp	r3, #255	@ 0xff
 800139e:	d062      	beq.n	8001466 <__aeabi_fsub+0x222>
 80013a0:	0013      	movs	r3, r2
 80013a2:	e773      	b.n	800128c <__aeabi_fsub+0x48>
 80013a4:	2900      	cmp	r1, #0
 80013a6:	d0c3      	beq.n	8001330 <__aeabi_fsub+0xec>
 80013a8:	1e5a      	subs	r2, r3, #1
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d100      	bne.n	80013b0 <__aeabi_fsub+0x16c>
 80013ae:	e11e      	b.n	80015ee <__aeabi_fsub+0x3aa>
 80013b0:	2bff      	cmp	r3, #255	@ 0xff
 80013b2:	d058      	beq.n	8001466 <__aeabi_fsub+0x222>
 80013b4:	0013      	movs	r3, r2
 80013b6:	e7b4      	b.n	8001322 <__aeabi_fsub+0xde>
 80013b8:	22fe      	movs	r2, #254	@ 0xfe
 80013ba:	1c6b      	adds	r3, r5, #1
 80013bc:	421a      	tst	r2, r3
 80013be:	d10d      	bne.n	80013dc <__aeabi_fsub+0x198>
 80013c0:	2d00      	cmp	r5, #0
 80013c2:	d060      	beq.n	8001486 <__aeabi_fsub+0x242>
 80013c4:	4663      	mov	r3, ip
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d000      	beq.n	80013cc <__aeabi_fsub+0x188>
 80013ca:	e120      	b.n	800160e <__aeabi_fsub+0x3ca>
 80013cc:	2900      	cmp	r1, #0
 80013ce:	d000      	beq.n	80013d2 <__aeabi_fsub+0x18e>
 80013d0:	e128      	b.n	8001624 <__aeabi_fsub+0x3e0>
 80013d2:	2280      	movs	r2, #128	@ 0x80
 80013d4:	2400      	movs	r4, #0
 80013d6:	20ff      	movs	r0, #255	@ 0xff
 80013d8:	03d2      	lsls	r2, r2, #15
 80013da:	e78f      	b.n	80012fc <__aeabi_fsub+0xb8>
 80013dc:	4663      	mov	r3, ip
 80013de:	1a5f      	subs	r7, r3, r1
 80013e0:	017b      	lsls	r3, r7, #5
 80013e2:	d500      	bpl.n	80013e6 <__aeabi_fsub+0x1a2>
 80013e4:	e0fe      	b.n	80015e4 <__aeabi_fsub+0x3a0>
 80013e6:	2f00      	cmp	r7, #0
 80013e8:	d000      	beq.n	80013ec <__aeabi_fsub+0x1a8>
 80013ea:	e765      	b.n	80012b8 <__aeabi_fsub+0x74>
 80013ec:	2400      	movs	r4, #0
 80013ee:	2000      	movs	r0, #0
 80013f0:	2200      	movs	r2, #0
 80013f2:	e783      	b.n	80012fc <__aeabi_fsub+0xb8>
 80013f4:	4663      	mov	r3, ip
 80013f6:	1a59      	subs	r1, r3, r1
 80013f8:	014b      	lsls	r3, r1, #5
 80013fa:	d400      	bmi.n	80013fe <__aeabi_fsub+0x1ba>
 80013fc:	e119      	b.n	8001632 <__aeabi_fsub+0x3ee>
 80013fe:	018f      	lsls	r7, r1, #6
 8001400:	09bf      	lsrs	r7, r7, #6
 8001402:	0038      	movs	r0, r7
 8001404:	f002 fa80 	bl	8003908 <__clzsi2>
 8001408:	003b      	movs	r3, r7
 800140a:	3805      	subs	r0, #5
 800140c:	4083      	lsls	r3, r0
 800140e:	2501      	movs	r5, #1
 8001410:	2220      	movs	r2, #32
 8001412:	1b40      	subs	r0, r0, r5
 8001414:	3001      	adds	r0, #1
 8001416:	1a12      	subs	r2, r2, r0
 8001418:	0019      	movs	r1, r3
 800141a:	4093      	lsls	r3, r2
 800141c:	40c1      	lsrs	r1, r0
 800141e:	1e5a      	subs	r2, r3, #1
 8001420:	4193      	sbcs	r3, r2
 8001422:	4319      	orrs	r1, r3
 8001424:	468c      	mov	ip, r1
 8001426:	1e0b      	subs	r3, r1, #0
 8001428:	d0e1      	beq.n	80013ee <__aeabi_fsub+0x1aa>
 800142a:	075b      	lsls	r3, r3, #29
 800142c:	d100      	bne.n	8001430 <__aeabi_fsub+0x1ec>
 800142e:	e152      	b.n	80016d6 <__aeabi_fsub+0x492>
 8001430:	230f      	movs	r3, #15
 8001432:	2500      	movs	r5, #0
 8001434:	400b      	ands	r3, r1
 8001436:	2b04      	cmp	r3, #4
 8001438:	d000      	beq.n	800143c <__aeabi_fsub+0x1f8>
 800143a:	e752      	b.n	80012e2 <__aeabi_fsub+0x9e>
 800143c:	2001      	movs	r0, #1
 800143e:	014a      	lsls	r2, r1, #5
 8001440:	d400      	bmi.n	8001444 <__aeabi_fsub+0x200>
 8001442:	e092      	b.n	800156a <__aeabi_fsub+0x326>
 8001444:	b2c0      	uxtb	r0, r0
 8001446:	4663      	mov	r3, ip
 8001448:	019a      	lsls	r2, r3, #6
 800144a:	0a52      	lsrs	r2, r2, #9
 800144c:	e756      	b.n	80012fc <__aeabi_fsub+0xb8>
 800144e:	4663      	mov	r3, ip
 8001450:	075b      	lsls	r3, r3, #29
 8001452:	d005      	beq.n	8001460 <__aeabi_fsub+0x21c>
 8001454:	230f      	movs	r3, #15
 8001456:	4662      	mov	r2, ip
 8001458:	4013      	ands	r3, r2
 800145a:	2b04      	cmp	r3, #4
 800145c:	d000      	beq.n	8001460 <__aeabi_fsub+0x21c>
 800145e:	e740      	b.n	80012e2 <__aeabi_fsub+0x9e>
 8001460:	002b      	movs	r3, r5
 8001462:	e765      	b.n	8001330 <__aeabi_fsub+0xec>
 8001464:	0007      	movs	r7, r0
 8001466:	2f00      	cmp	r7, #0
 8001468:	d100      	bne.n	800146c <__aeabi_fsub+0x228>
 800146a:	e745      	b.n	80012f8 <__aeabi_fsub+0xb4>
 800146c:	2280      	movs	r2, #128	@ 0x80
 800146e:	03d2      	lsls	r2, r2, #15
 8001470:	433a      	orrs	r2, r7
 8001472:	0252      	lsls	r2, r2, #9
 8001474:	20ff      	movs	r0, #255	@ 0xff
 8001476:	0a52      	lsrs	r2, r2, #9
 8001478:	e740      	b.n	80012fc <__aeabi_fsub+0xb8>
 800147a:	2b00      	cmp	r3, #0
 800147c:	d179      	bne.n	8001572 <__aeabi_fsub+0x32e>
 800147e:	22fe      	movs	r2, #254	@ 0xfe
 8001480:	1c6b      	adds	r3, r5, #1
 8001482:	421a      	tst	r2, r3
 8001484:	d1aa      	bne.n	80013dc <__aeabi_fsub+0x198>
 8001486:	4663      	mov	r3, ip
 8001488:	2b00      	cmp	r3, #0
 800148a:	d100      	bne.n	800148e <__aeabi_fsub+0x24a>
 800148c:	e0f5      	b.n	800167a <__aeabi_fsub+0x436>
 800148e:	2900      	cmp	r1, #0
 8001490:	d100      	bne.n	8001494 <__aeabi_fsub+0x250>
 8001492:	e0d1      	b.n	8001638 <__aeabi_fsub+0x3f4>
 8001494:	1a5f      	subs	r7, r3, r1
 8001496:	2380      	movs	r3, #128	@ 0x80
 8001498:	04db      	lsls	r3, r3, #19
 800149a:	421f      	tst	r7, r3
 800149c:	d100      	bne.n	80014a0 <__aeabi_fsub+0x25c>
 800149e:	e10e      	b.n	80016be <__aeabi_fsub+0x47a>
 80014a0:	4662      	mov	r2, ip
 80014a2:	2401      	movs	r4, #1
 80014a4:	1a8a      	subs	r2, r1, r2
 80014a6:	4694      	mov	ip, r2
 80014a8:	2000      	movs	r0, #0
 80014aa:	4034      	ands	r4, r6
 80014ac:	2a00      	cmp	r2, #0
 80014ae:	d100      	bne.n	80014b2 <__aeabi_fsub+0x26e>
 80014b0:	e724      	b.n	80012fc <__aeabi_fsub+0xb8>
 80014b2:	2001      	movs	r0, #1
 80014b4:	421a      	tst	r2, r3
 80014b6:	d1c6      	bne.n	8001446 <__aeabi_fsub+0x202>
 80014b8:	2300      	movs	r3, #0
 80014ba:	08d7      	lsrs	r7, r2, #3
 80014bc:	e73d      	b.n	800133a <__aeabi_fsub+0xf6>
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d017      	beq.n	80014f2 <__aeabi_fsub+0x2ae>
 80014c2:	2d00      	cmp	r5, #0
 80014c4:	d000      	beq.n	80014c8 <__aeabi_fsub+0x284>
 80014c6:	e0af      	b.n	8001628 <__aeabi_fsub+0x3e4>
 80014c8:	23ff      	movs	r3, #255	@ 0xff
 80014ca:	4665      	mov	r5, ip
 80014cc:	2d00      	cmp	r5, #0
 80014ce:	d100      	bne.n	80014d2 <__aeabi_fsub+0x28e>
 80014d0:	e0ad      	b.n	800162e <__aeabi_fsub+0x3ea>
 80014d2:	1e5e      	subs	r6, r3, #1
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d100      	bne.n	80014da <__aeabi_fsub+0x296>
 80014d8:	e089      	b.n	80015ee <__aeabi_fsub+0x3aa>
 80014da:	2bff      	cmp	r3, #255	@ 0xff
 80014dc:	d0c2      	beq.n	8001464 <__aeabi_fsub+0x220>
 80014de:	2e1b      	cmp	r6, #27
 80014e0:	dc00      	bgt.n	80014e4 <__aeabi_fsub+0x2a0>
 80014e2:	e0ab      	b.n	800163c <__aeabi_fsub+0x3f8>
 80014e4:	1d4b      	adds	r3, r1, #5
 80014e6:	469c      	mov	ip, r3
 80014e8:	0013      	movs	r3, r2
 80014ea:	e721      	b.n	8001330 <__aeabi_fsub+0xec>
 80014ec:	464b      	mov	r3, r9
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d170      	bne.n	80015d4 <__aeabi_fsub+0x390>
 80014f2:	22fe      	movs	r2, #254	@ 0xfe
 80014f4:	1c6b      	adds	r3, r5, #1
 80014f6:	421a      	tst	r2, r3
 80014f8:	d15e      	bne.n	80015b8 <__aeabi_fsub+0x374>
 80014fa:	2d00      	cmp	r5, #0
 80014fc:	d000      	beq.n	8001500 <__aeabi_fsub+0x2bc>
 80014fe:	e0c3      	b.n	8001688 <__aeabi_fsub+0x444>
 8001500:	4663      	mov	r3, ip
 8001502:	2b00      	cmp	r3, #0
 8001504:	d100      	bne.n	8001508 <__aeabi_fsub+0x2c4>
 8001506:	e0d0      	b.n	80016aa <__aeabi_fsub+0x466>
 8001508:	2900      	cmp	r1, #0
 800150a:	d100      	bne.n	800150e <__aeabi_fsub+0x2ca>
 800150c:	e094      	b.n	8001638 <__aeabi_fsub+0x3f4>
 800150e:	000a      	movs	r2, r1
 8001510:	4462      	add	r2, ip
 8001512:	0153      	lsls	r3, r2, #5
 8001514:	d400      	bmi.n	8001518 <__aeabi_fsub+0x2d4>
 8001516:	e0d8      	b.n	80016ca <__aeabi_fsub+0x486>
 8001518:	0192      	lsls	r2, r2, #6
 800151a:	2001      	movs	r0, #1
 800151c:	0a52      	lsrs	r2, r2, #9
 800151e:	e6ed      	b.n	80012fc <__aeabi_fsub+0xb8>
 8001520:	0008      	movs	r0, r1
 8001522:	2220      	movs	r2, #32
 8001524:	40d8      	lsrs	r0, r3
 8001526:	1ad3      	subs	r3, r2, r3
 8001528:	4099      	lsls	r1, r3
 800152a:	000b      	movs	r3, r1
 800152c:	1e5a      	subs	r2, r3, #1
 800152e:	4193      	sbcs	r3, r2
 8001530:	4303      	orrs	r3, r0
 8001532:	449c      	add	ip, r3
 8001534:	4663      	mov	r3, ip
 8001536:	015b      	lsls	r3, r3, #5
 8001538:	d589      	bpl.n	800144e <__aeabi_fsub+0x20a>
 800153a:	3501      	adds	r5, #1
 800153c:	2dff      	cmp	r5, #255	@ 0xff
 800153e:	d100      	bne.n	8001542 <__aeabi_fsub+0x2fe>
 8001540:	e6da      	b.n	80012f8 <__aeabi_fsub+0xb4>
 8001542:	4662      	mov	r2, ip
 8001544:	2301      	movs	r3, #1
 8001546:	4919      	ldr	r1, [pc, #100]	@ (80015ac <__aeabi_fsub+0x368>)
 8001548:	4013      	ands	r3, r2
 800154a:	0852      	lsrs	r2, r2, #1
 800154c:	400a      	ands	r2, r1
 800154e:	431a      	orrs	r2, r3
 8001550:	0013      	movs	r3, r2
 8001552:	4694      	mov	ip, r2
 8001554:	075b      	lsls	r3, r3, #29
 8001556:	d004      	beq.n	8001562 <__aeabi_fsub+0x31e>
 8001558:	230f      	movs	r3, #15
 800155a:	4013      	ands	r3, r2
 800155c:	2b04      	cmp	r3, #4
 800155e:	d000      	beq.n	8001562 <__aeabi_fsub+0x31e>
 8001560:	e6bf      	b.n	80012e2 <__aeabi_fsub+0x9e>
 8001562:	4663      	mov	r3, ip
 8001564:	015b      	lsls	r3, r3, #5
 8001566:	d500      	bpl.n	800156a <__aeabi_fsub+0x326>
 8001568:	e6c2      	b.n	80012f0 <__aeabi_fsub+0xac>
 800156a:	4663      	mov	r3, ip
 800156c:	08df      	lsrs	r7, r3, #3
 800156e:	002b      	movs	r3, r5
 8001570:	e6e3      	b.n	800133a <__aeabi_fsub+0xf6>
 8001572:	1b53      	subs	r3, r2, r5
 8001574:	2d00      	cmp	r5, #0
 8001576:	d100      	bne.n	800157a <__aeabi_fsub+0x336>
 8001578:	e6f4      	b.n	8001364 <__aeabi_fsub+0x120>
 800157a:	2080      	movs	r0, #128	@ 0x80
 800157c:	4664      	mov	r4, ip
 800157e:	04c0      	lsls	r0, r0, #19
 8001580:	4304      	orrs	r4, r0
 8001582:	46a4      	mov	ip, r4
 8001584:	0034      	movs	r4, r6
 8001586:	2001      	movs	r0, #1
 8001588:	2b1b      	cmp	r3, #27
 800158a:	dc09      	bgt.n	80015a0 <__aeabi_fsub+0x35c>
 800158c:	2520      	movs	r5, #32
 800158e:	4660      	mov	r0, ip
 8001590:	40d8      	lsrs	r0, r3
 8001592:	1aeb      	subs	r3, r5, r3
 8001594:	4665      	mov	r5, ip
 8001596:	409d      	lsls	r5, r3
 8001598:	002b      	movs	r3, r5
 800159a:	1e5d      	subs	r5, r3, #1
 800159c:	41ab      	sbcs	r3, r5
 800159e:	4318      	orrs	r0, r3
 80015a0:	1a0b      	subs	r3, r1, r0
 80015a2:	469c      	mov	ip, r3
 80015a4:	0015      	movs	r5, r2
 80015a6:	e680      	b.n	80012aa <__aeabi_fsub+0x66>
 80015a8:	fbffffff 	.word	0xfbffffff
 80015ac:	7dffffff 	.word	0x7dffffff
 80015b0:	22fe      	movs	r2, #254	@ 0xfe
 80015b2:	1c6b      	adds	r3, r5, #1
 80015b4:	4213      	tst	r3, r2
 80015b6:	d0a3      	beq.n	8001500 <__aeabi_fsub+0x2bc>
 80015b8:	2bff      	cmp	r3, #255	@ 0xff
 80015ba:	d100      	bne.n	80015be <__aeabi_fsub+0x37a>
 80015bc:	e69c      	b.n	80012f8 <__aeabi_fsub+0xb4>
 80015be:	4461      	add	r1, ip
 80015c0:	0849      	lsrs	r1, r1, #1
 80015c2:	074a      	lsls	r2, r1, #29
 80015c4:	d049      	beq.n	800165a <__aeabi_fsub+0x416>
 80015c6:	220f      	movs	r2, #15
 80015c8:	400a      	ands	r2, r1
 80015ca:	2a04      	cmp	r2, #4
 80015cc:	d045      	beq.n	800165a <__aeabi_fsub+0x416>
 80015ce:	1d0a      	adds	r2, r1, #4
 80015d0:	4694      	mov	ip, r2
 80015d2:	e6ad      	b.n	8001330 <__aeabi_fsub+0xec>
 80015d4:	2d00      	cmp	r5, #0
 80015d6:	d100      	bne.n	80015da <__aeabi_fsub+0x396>
 80015d8:	e776      	b.n	80014c8 <__aeabi_fsub+0x284>
 80015da:	e68d      	b.n	80012f8 <__aeabi_fsub+0xb4>
 80015dc:	0034      	movs	r4, r6
 80015de:	20ff      	movs	r0, #255	@ 0xff
 80015e0:	2200      	movs	r2, #0
 80015e2:	e68b      	b.n	80012fc <__aeabi_fsub+0xb8>
 80015e4:	4663      	mov	r3, ip
 80015e6:	2401      	movs	r4, #1
 80015e8:	1acf      	subs	r7, r1, r3
 80015ea:	4034      	ands	r4, r6
 80015ec:	e664      	b.n	80012b8 <__aeabi_fsub+0x74>
 80015ee:	4461      	add	r1, ip
 80015f0:	014b      	lsls	r3, r1, #5
 80015f2:	d56d      	bpl.n	80016d0 <__aeabi_fsub+0x48c>
 80015f4:	0848      	lsrs	r0, r1, #1
 80015f6:	4944      	ldr	r1, [pc, #272]	@ (8001708 <__aeabi_fsub+0x4c4>)
 80015f8:	4001      	ands	r1, r0
 80015fa:	0743      	lsls	r3, r0, #29
 80015fc:	d02c      	beq.n	8001658 <__aeabi_fsub+0x414>
 80015fe:	230f      	movs	r3, #15
 8001600:	4003      	ands	r3, r0
 8001602:	2b04      	cmp	r3, #4
 8001604:	d028      	beq.n	8001658 <__aeabi_fsub+0x414>
 8001606:	1d0b      	adds	r3, r1, #4
 8001608:	469c      	mov	ip, r3
 800160a:	2302      	movs	r3, #2
 800160c:	e690      	b.n	8001330 <__aeabi_fsub+0xec>
 800160e:	2900      	cmp	r1, #0
 8001610:	d100      	bne.n	8001614 <__aeabi_fsub+0x3d0>
 8001612:	e72b      	b.n	800146c <__aeabi_fsub+0x228>
 8001614:	2380      	movs	r3, #128	@ 0x80
 8001616:	03db      	lsls	r3, r3, #15
 8001618:	429f      	cmp	r7, r3
 800161a:	d200      	bcs.n	800161e <__aeabi_fsub+0x3da>
 800161c:	e726      	b.n	800146c <__aeabi_fsub+0x228>
 800161e:	4298      	cmp	r0, r3
 8001620:	d300      	bcc.n	8001624 <__aeabi_fsub+0x3e0>
 8001622:	e723      	b.n	800146c <__aeabi_fsub+0x228>
 8001624:	2401      	movs	r4, #1
 8001626:	4034      	ands	r4, r6
 8001628:	0007      	movs	r7, r0
 800162a:	e71f      	b.n	800146c <__aeabi_fsub+0x228>
 800162c:	0034      	movs	r4, r6
 800162e:	468c      	mov	ip, r1
 8001630:	e67e      	b.n	8001330 <__aeabi_fsub+0xec>
 8001632:	2301      	movs	r3, #1
 8001634:	08cf      	lsrs	r7, r1, #3
 8001636:	e680      	b.n	800133a <__aeabi_fsub+0xf6>
 8001638:	2300      	movs	r3, #0
 800163a:	e67e      	b.n	800133a <__aeabi_fsub+0xf6>
 800163c:	2020      	movs	r0, #32
 800163e:	4665      	mov	r5, ip
 8001640:	1b80      	subs	r0, r0, r6
 8001642:	4085      	lsls	r5, r0
 8001644:	4663      	mov	r3, ip
 8001646:	0028      	movs	r0, r5
 8001648:	40f3      	lsrs	r3, r6
 800164a:	1e45      	subs	r5, r0, #1
 800164c:	41a8      	sbcs	r0, r5
 800164e:	4303      	orrs	r3, r0
 8001650:	469c      	mov	ip, r3
 8001652:	0015      	movs	r5, r2
 8001654:	448c      	add	ip, r1
 8001656:	e76d      	b.n	8001534 <__aeabi_fsub+0x2f0>
 8001658:	2302      	movs	r3, #2
 800165a:	08cf      	lsrs	r7, r1, #3
 800165c:	e66d      	b.n	800133a <__aeabi_fsub+0xf6>
 800165e:	1b0f      	subs	r7, r1, r4
 8001660:	017b      	lsls	r3, r7, #5
 8001662:	d528      	bpl.n	80016b6 <__aeabi_fsub+0x472>
 8001664:	01bf      	lsls	r7, r7, #6
 8001666:	09bf      	lsrs	r7, r7, #6
 8001668:	0038      	movs	r0, r7
 800166a:	f002 f94d 	bl	8003908 <__clzsi2>
 800166e:	003b      	movs	r3, r7
 8001670:	3805      	subs	r0, #5
 8001672:	4083      	lsls	r3, r0
 8001674:	0034      	movs	r4, r6
 8001676:	2501      	movs	r5, #1
 8001678:	e6ca      	b.n	8001410 <__aeabi_fsub+0x1cc>
 800167a:	2900      	cmp	r1, #0
 800167c:	d100      	bne.n	8001680 <__aeabi_fsub+0x43c>
 800167e:	e6b5      	b.n	80013ec <__aeabi_fsub+0x1a8>
 8001680:	2401      	movs	r4, #1
 8001682:	0007      	movs	r7, r0
 8001684:	4034      	ands	r4, r6
 8001686:	e658      	b.n	800133a <__aeabi_fsub+0xf6>
 8001688:	4663      	mov	r3, ip
 800168a:	2b00      	cmp	r3, #0
 800168c:	d100      	bne.n	8001690 <__aeabi_fsub+0x44c>
 800168e:	e6e9      	b.n	8001464 <__aeabi_fsub+0x220>
 8001690:	2900      	cmp	r1, #0
 8001692:	d100      	bne.n	8001696 <__aeabi_fsub+0x452>
 8001694:	e6ea      	b.n	800146c <__aeabi_fsub+0x228>
 8001696:	2380      	movs	r3, #128	@ 0x80
 8001698:	03db      	lsls	r3, r3, #15
 800169a:	429f      	cmp	r7, r3
 800169c:	d200      	bcs.n	80016a0 <__aeabi_fsub+0x45c>
 800169e:	e6e5      	b.n	800146c <__aeabi_fsub+0x228>
 80016a0:	4298      	cmp	r0, r3
 80016a2:	d300      	bcc.n	80016a6 <__aeabi_fsub+0x462>
 80016a4:	e6e2      	b.n	800146c <__aeabi_fsub+0x228>
 80016a6:	0007      	movs	r7, r0
 80016a8:	e6e0      	b.n	800146c <__aeabi_fsub+0x228>
 80016aa:	2900      	cmp	r1, #0
 80016ac:	d100      	bne.n	80016b0 <__aeabi_fsub+0x46c>
 80016ae:	e69e      	b.n	80013ee <__aeabi_fsub+0x1aa>
 80016b0:	2300      	movs	r3, #0
 80016b2:	08cf      	lsrs	r7, r1, #3
 80016b4:	e641      	b.n	800133a <__aeabi_fsub+0xf6>
 80016b6:	0034      	movs	r4, r6
 80016b8:	2301      	movs	r3, #1
 80016ba:	08ff      	lsrs	r7, r7, #3
 80016bc:	e63d      	b.n	800133a <__aeabi_fsub+0xf6>
 80016be:	2f00      	cmp	r7, #0
 80016c0:	d100      	bne.n	80016c4 <__aeabi_fsub+0x480>
 80016c2:	e693      	b.n	80013ec <__aeabi_fsub+0x1a8>
 80016c4:	2300      	movs	r3, #0
 80016c6:	08ff      	lsrs	r7, r7, #3
 80016c8:	e637      	b.n	800133a <__aeabi_fsub+0xf6>
 80016ca:	2300      	movs	r3, #0
 80016cc:	08d7      	lsrs	r7, r2, #3
 80016ce:	e634      	b.n	800133a <__aeabi_fsub+0xf6>
 80016d0:	2301      	movs	r3, #1
 80016d2:	08cf      	lsrs	r7, r1, #3
 80016d4:	e631      	b.n	800133a <__aeabi_fsub+0xf6>
 80016d6:	2280      	movs	r2, #128	@ 0x80
 80016d8:	000b      	movs	r3, r1
 80016da:	04d2      	lsls	r2, r2, #19
 80016dc:	2001      	movs	r0, #1
 80016de:	4013      	ands	r3, r2
 80016e0:	4211      	tst	r1, r2
 80016e2:	d000      	beq.n	80016e6 <__aeabi_fsub+0x4a2>
 80016e4:	e6ae      	b.n	8001444 <__aeabi_fsub+0x200>
 80016e6:	08cf      	lsrs	r7, r1, #3
 80016e8:	e627      	b.n	800133a <__aeabi_fsub+0xf6>
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d100      	bne.n	80016f0 <__aeabi_fsub+0x4ac>
 80016ee:	e75f      	b.n	80015b0 <__aeabi_fsub+0x36c>
 80016f0:	1b56      	subs	r6, r2, r5
 80016f2:	2d00      	cmp	r5, #0
 80016f4:	d101      	bne.n	80016fa <__aeabi_fsub+0x4b6>
 80016f6:	0033      	movs	r3, r6
 80016f8:	e6e7      	b.n	80014ca <__aeabi_fsub+0x286>
 80016fa:	2380      	movs	r3, #128	@ 0x80
 80016fc:	4660      	mov	r0, ip
 80016fe:	04db      	lsls	r3, r3, #19
 8001700:	4318      	orrs	r0, r3
 8001702:	4684      	mov	ip, r0
 8001704:	e6eb      	b.n	80014de <__aeabi_fsub+0x29a>
 8001706:	46c0      	nop			@ (mov r8, r8)
 8001708:	7dffffff 	.word	0x7dffffff

0800170c <__aeabi_f2iz>:
 800170c:	0241      	lsls	r1, r0, #9
 800170e:	0042      	lsls	r2, r0, #1
 8001710:	0fc3      	lsrs	r3, r0, #31
 8001712:	0a49      	lsrs	r1, r1, #9
 8001714:	2000      	movs	r0, #0
 8001716:	0e12      	lsrs	r2, r2, #24
 8001718:	2a7e      	cmp	r2, #126	@ 0x7e
 800171a:	dd03      	ble.n	8001724 <__aeabi_f2iz+0x18>
 800171c:	2a9d      	cmp	r2, #157	@ 0x9d
 800171e:	dd02      	ble.n	8001726 <__aeabi_f2iz+0x1a>
 8001720:	4a09      	ldr	r2, [pc, #36]	@ (8001748 <__aeabi_f2iz+0x3c>)
 8001722:	1898      	adds	r0, r3, r2
 8001724:	4770      	bx	lr
 8001726:	2080      	movs	r0, #128	@ 0x80
 8001728:	0400      	lsls	r0, r0, #16
 800172a:	4301      	orrs	r1, r0
 800172c:	2a95      	cmp	r2, #149	@ 0x95
 800172e:	dc07      	bgt.n	8001740 <__aeabi_f2iz+0x34>
 8001730:	2096      	movs	r0, #150	@ 0x96
 8001732:	1a82      	subs	r2, r0, r2
 8001734:	40d1      	lsrs	r1, r2
 8001736:	4248      	negs	r0, r1
 8001738:	2b00      	cmp	r3, #0
 800173a:	d1f3      	bne.n	8001724 <__aeabi_f2iz+0x18>
 800173c:	0008      	movs	r0, r1
 800173e:	e7f1      	b.n	8001724 <__aeabi_f2iz+0x18>
 8001740:	3a96      	subs	r2, #150	@ 0x96
 8001742:	4091      	lsls	r1, r2
 8001744:	e7f7      	b.n	8001736 <__aeabi_f2iz+0x2a>
 8001746:	46c0      	nop			@ (mov r8, r8)
 8001748:	7fffffff 	.word	0x7fffffff

0800174c <__aeabi_i2f>:
 800174c:	b570      	push	{r4, r5, r6, lr}
 800174e:	2800      	cmp	r0, #0
 8001750:	d012      	beq.n	8001778 <__aeabi_i2f+0x2c>
 8001752:	17c3      	asrs	r3, r0, #31
 8001754:	18c5      	adds	r5, r0, r3
 8001756:	405d      	eors	r5, r3
 8001758:	0fc4      	lsrs	r4, r0, #31
 800175a:	0028      	movs	r0, r5
 800175c:	f002 f8d4 	bl	8003908 <__clzsi2>
 8001760:	239e      	movs	r3, #158	@ 0x9e
 8001762:	1a1b      	subs	r3, r3, r0
 8001764:	2b96      	cmp	r3, #150	@ 0x96
 8001766:	dc0f      	bgt.n	8001788 <__aeabi_i2f+0x3c>
 8001768:	2808      	cmp	r0, #8
 800176a:	d038      	beq.n	80017de <__aeabi_i2f+0x92>
 800176c:	3808      	subs	r0, #8
 800176e:	4085      	lsls	r5, r0
 8001770:	026d      	lsls	r5, r5, #9
 8001772:	0a6d      	lsrs	r5, r5, #9
 8001774:	b2d8      	uxtb	r0, r3
 8001776:	e002      	b.n	800177e <__aeabi_i2f+0x32>
 8001778:	2400      	movs	r4, #0
 800177a:	2000      	movs	r0, #0
 800177c:	2500      	movs	r5, #0
 800177e:	05c0      	lsls	r0, r0, #23
 8001780:	4328      	orrs	r0, r5
 8001782:	07e4      	lsls	r4, r4, #31
 8001784:	4320      	orrs	r0, r4
 8001786:	bd70      	pop	{r4, r5, r6, pc}
 8001788:	2b99      	cmp	r3, #153	@ 0x99
 800178a:	dc14      	bgt.n	80017b6 <__aeabi_i2f+0x6a>
 800178c:	1f42      	subs	r2, r0, #5
 800178e:	4095      	lsls	r5, r2
 8001790:	002a      	movs	r2, r5
 8001792:	4915      	ldr	r1, [pc, #84]	@ (80017e8 <__aeabi_i2f+0x9c>)
 8001794:	4011      	ands	r1, r2
 8001796:	0755      	lsls	r5, r2, #29
 8001798:	d01c      	beq.n	80017d4 <__aeabi_i2f+0x88>
 800179a:	250f      	movs	r5, #15
 800179c:	402a      	ands	r2, r5
 800179e:	2a04      	cmp	r2, #4
 80017a0:	d018      	beq.n	80017d4 <__aeabi_i2f+0x88>
 80017a2:	3104      	adds	r1, #4
 80017a4:	08ca      	lsrs	r2, r1, #3
 80017a6:	0149      	lsls	r1, r1, #5
 80017a8:	d515      	bpl.n	80017d6 <__aeabi_i2f+0x8a>
 80017aa:	239f      	movs	r3, #159	@ 0x9f
 80017ac:	0252      	lsls	r2, r2, #9
 80017ae:	1a18      	subs	r0, r3, r0
 80017b0:	0a55      	lsrs	r5, r2, #9
 80017b2:	b2c0      	uxtb	r0, r0
 80017b4:	e7e3      	b.n	800177e <__aeabi_i2f+0x32>
 80017b6:	2205      	movs	r2, #5
 80017b8:	0029      	movs	r1, r5
 80017ba:	1a12      	subs	r2, r2, r0
 80017bc:	40d1      	lsrs	r1, r2
 80017be:	0002      	movs	r2, r0
 80017c0:	321b      	adds	r2, #27
 80017c2:	4095      	lsls	r5, r2
 80017c4:	002a      	movs	r2, r5
 80017c6:	1e55      	subs	r5, r2, #1
 80017c8:	41aa      	sbcs	r2, r5
 80017ca:	430a      	orrs	r2, r1
 80017cc:	4906      	ldr	r1, [pc, #24]	@ (80017e8 <__aeabi_i2f+0x9c>)
 80017ce:	4011      	ands	r1, r2
 80017d0:	0755      	lsls	r5, r2, #29
 80017d2:	d1e2      	bne.n	800179a <__aeabi_i2f+0x4e>
 80017d4:	08ca      	lsrs	r2, r1, #3
 80017d6:	0252      	lsls	r2, r2, #9
 80017d8:	0a55      	lsrs	r5, r2, #9
 80017da:	b2d8      	uxtb	r0, r3
 80017dc:	e7cf      	b.n	800177e <__aeabi_i2f+0x32>
 80017de:	026d      	lsls	r5, r5, #9
 80017e0:	0a6d      	lsrs	r5, r5, #9
 80017e2:	308e      	adds	r0, #142	@ 0x8e
 80017e4:	e7cb      	b.n	800177e <__aeabi_i2f+0x32>
 80017e6:	46c0      	nop			@ (mov r8, r8)
 80017e8:	fbffffff 	.word	0xfbffffff

080017ec <__aeabi_ui2f>:
 80017ec:	b510      	push	{r4, lr}
 80017ee:	1e04      	subs	r4, r0, #0
 80017f0:	d00d      	beq.n	800180e <__aeabi_ui2f+0x22>
 80017f2:	f002 f889 	bl	8003908 <__clzsi2>
 80017f6:	239e      	movs	r3, #158	@ 0x9e
 80017f8:	1a1b      	subs	r3, r3, r0
 80017fa:	2b96      	cmp	r3, #150	@ 0x96
 80017fc:	dc0c      	bgt.n	8001818 <__aeabi_ui2f+0x2c>
 80017fe:	2808      	cmp	r0, #8
 8001800:	d034      	beq.n	800186c <__aeabi_ui2f+0x80>
 8001802:	3808      	subs	r0, #8
 8001804:	4084      	lsls	r4, r0
 8001806:	0264      	lsls	r4, r4, #9
 8001808:	0a64      	lsrs	r4, r4, #9
 800180a:	b2d8      	uxtb	r0, r3
 800180c:	e001      	b.n	8001812 <__aeabi_ui2f+0x26>
 800180e:	2000      	movs	r0, #0
 8001810:	2400      	movs	r4, #0
 8001812:	05c0      	lsls	r0, r0, #23
 8001814:	4320      	orrs	r0, r4
 8001816:	bd10      	pop	{r4, pc}
 8001818:	2b99      	cmp	r3, #153	@ 0x99
 800181a:	dc13      	bgt.n	8001844 <__aeabi_ui2f+0x58>
 800181c:	1f42      	subs	r2, r0, #5
 800181e:	4094      	lsls	r4, r2
 8001820:	4a14      	ldr	r2, [pc, #80]	@ (8001874 <__aeabi_ui2f+0x88>)
 8001822:	4022      	ands	r2, r4
 8001824:	0761      	lsls	r1, r4, #29
 8001826:	d01c      	beq.n	8001862 <__aeabi_ui2f+0x76>
 8001828:	210f      	movs	r1, #15
 800182a:	4021      	ands	r1, r4
 800182c:	2904      	cmp	r1, #4
 800182e:	d018      	beq.n	8001862 <__aeabi_ui2f+0x76>
 8001830:	3204      	adds	r2, #4
 8001832:	08d4      	lsrs	r4, r2, #3
 8001834:	0152      	lsls	r2, r2, #5
 8001836:	d515      	bpl.n	8001864 <__aeabi_ui2f+0x78>
 8001838:	239f      	movs	r3, #159	@ 0x9f
 800183a:	0264      	lsls	r4, r4, #9
 800183c:	1a18      	subs	r0, r3, r0
 800183e:	0a64      	lsrs	r4, r4, #9
 8001840:	b2c0      	uxtb	r0, r0
 8001842:	e7e6      	b.n	8001812 <__aeabi_ui2f+0x26>
 8001844:	0002      	movs	r2, r0
 8001846:	0021      	movs	r1, r4
 8001848:	321b      	adds	r2, #27
 800184a:	4091      	lsls	r1, r2
 800184c:	000a      	movs	r2, r1
 800184e:	1e51      	subs	r1, r2, #1
 8001850:	418a      	sbcs	r2, r1
 8001852:	2105      	movs	r1, #5
 8001854:	1a09      	subs	r1, r1, r0
 8001856:	40cc      	lsrs	r4, r1
 8001858:	4314      	orrs	r4, r2
 800185a:	4a06      	ldr	r2, [pc, #24]	@ (8001874 <__aeabi_ui2f+0x88>)
 800185c:	4022      	ands	r2, r4
 800185e:	0761      	lsls	r1, r4, #29
 8001860:	d1e2      	bne.n	8001828 <__aeabi_ui2f+0x3c>
 8001862:	08d4      	lsrs	r4, r2, #3
 8001864:	0264      	lsls	r4, r4, #9
 8001866:	0a64      	lsrs	r4, r4, #9
 8001868:	b2d8      	uxtb	r0, r3
 800186a:	e7d2      	b.n	8001812 <__aeabi_ui2f+0x26>
 800186c:	0264      	lsls	r4, r4, #9
 800186e:	0a64      	lsrs	r4, r4, #9
 8001870:	308e      	adds	r0, #142	@ 0x8e
 8001872:	e7ce      	b.n	8001812 <__aeabi_ui2f+0x26>
 8001874:	fbffffff 	.word	0xfbffffff

08001878 <__aeabi_dadd>:
 8001878:	b5f0      	push	{r4, r5, r6, r7, lr}
 800187a:	464f      	mov	r7, r9
 800187c:	4646      	mov	r6, r8
 800187e:	46d6      	mov	lr, sl
 8001880:	b5c0      	push	{r6, r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	9000      	str	r0, [sp, #0]
 8001886:	9101      	str	r1, [sp, #4]
 8001888:	030e      	lsls	r6, r1, #12
 800188a:	004c      	lsls	r4, r1, #1
 800188c:	0fcd      	lsrs	r5, r1, #31
 800188e:	0a71      	lsrs	r1, r6, #9
 8001890:	9e00      	ldr	r6, [sp, #0]
 8001892:	005f      	lsls	r7, r3, #1
 8001894:	0f76      	lsrs	r6, r6, #29
 8001896:	430e      	orrs	r6, r1
 8001898:	9900      	ldr	r1, [sp, #0]
 800189a:	9200      	str	r2, [sp, #0]
 800189c:	9301      	str	r3, [sp, #4]
 800189e:	00c9      	lsls	r1, r1, #3
 80018a0:	4689      	mov	r9, r1
 80018a2:	0319      	lsls	r1, r3, #12
 80018a4:	0d7b      	lsrs	r3, r7, #21
 80018a6:	4698      	mov	r8, r3
 80018a8:	9b01      	ldr	r3, [sp, #4]
 80018aa:	0a49      	lsrs	r1, r1, #9
 80018ac:	0fdb      	lsrs	r3, r3, #31
 80018ae:	469c      	mov	ip, r3
 80018b0:	9b00      	ldr	r3, [sp, #0]
 80018b2:	9a00      	ldr	r2, [sp, #0]
 80018b4:	0f5b      	lsrs	r3, r3, #29
 80018b6:	430b      	orrs	r3, r1
 80018b8:	4641      	mov	r1, r8
 80018ba:	0d64      	lsrs	r4, r4, #21
 80018bc:	00d2      	lsls	r2, r2, #3
 80018be:	1a61      	subs	r1, r4, r1
 80018c0:	4565      	cmp	r5, ip
 80018c2:	d100      	bne.n	80018c6 <__aeabi_dadd+0x4e>
 80018c4:	e0a6      	b.n	8001a14 <__aeabi_dadd+0x19c>
 80018c6:	2900      	cmp	r1, #0
 80018c8:	dd72      	ble.n	80019b0 <__aeabi_dadd+0x138>
 80018ca:	4647      	mov	r7, r8
 80018cc:	2f00      	cmp	r7, #0
 80018ce:	d100      	bne.n	80018d2 <__aeabi_dadd+0x5a>
 80018d0:	e0dd      	b.n	8001a8e <__aeabi_dadd+0x216>
 80018d2:	4fcc      	ldr	r7, [pc, #816]	@ (8001c04 <__aeabi_dadd+0x38c>)
 80018d4:	42bc      	cmp	r4, r7
 80018d6:	d100      	bne.n	80018da <__aeabi_dadd+0x62>
 80018d8:	e19a      	b.n	8001c10 <__aeabi_dadd+0x398>
 80018da:	2701      	movs	r7, #1
 80018dc:	2938      	cmp	r1, #56	@ 0x38
 80018de:	dc17      	bgt.n	8001910 <__aeabi_dadd+0x98>
 80018e0:	2780      	movs	r7, #128	@ 0x80
 80018e2:	043f      	lsls	r7, r7, #16
 80018e4:	433b      	orrs	r3, r7
 80018e6:	291f      	cmp	r1, #31
 80018e8:	dd00      	ble.n	80018ec <__aeabi_dadd+0x74>
 80018ea:	e1dd      	b.n	8001ca8 <__aeabi_dadd+0x430>
 80018ec:	2720      	movs	r7, #32
 80018ee:	1a78      	subs	r0, r7, r1
 80018f0:	001f      	movs	r7, r3
 80018f2:	4087      	lsls	r7, r0
 80018f4:	46ba      	mov	sl, r7
 80018f6:	0017      	movs	r7, r2
 80018f8:	40cf      	lsrs	r7, r1
 80018fa:	4684      	mov	ip, r0
 80018fc:	0038      	movs	r0, r7
 80018fe:	4657      	mov	r7, sl
 8001900:	4307      	orrs	r7, r0
 8001902:	4660      	mov	r0, ip
 8001904:	4082      	lsls	r2, r0
 8001906:	40cb      	lsrs	r3, r1
 8001908:	1e50      	subs	r0, r2, #1
 800190a:	4182      	sbcs	r2, r0
 800190c:	1af6      	subs	r6, r6, r3
 800190e:	4317      	orrs	r7, r2
 8001910:	464b      	mov	r3, r9
 8001912:	1bdf      	subs	r7, r3, r7
 8001914:	45b9      	cmp	r9, r7
 8001916:	4180      	sbcs	r0, r0
 8001918:	4240      	negs	r0, r0
 800191a:	1a36      	subs	r6, r6, r0
 800191c:	0233      	lsls	r3, r6, #8
 800191e:	d400      	bmi.n	8001922 <__aeabi_dadd+0xaa>
 8001920:	e0ff      	b.n	8001b22 <__aeabi_dadd+0x2aa>
 8001922:	0276      	lsls	r6, r6, #9
 8001924:	0a76      	lsrs	r6, r6, #9
 8001926:	2e00      	cmp	r6, #0
 8001928:	d100      	bne.n	800192c <__aeabi_dadd+0xb4>
 800192a:	e13c      	b.n	8001ba6 <__aeabi_dadd+0x32e>
 800192c:	0030      	movs	r0, r6
 800192e:	f001 ffeb 	bl	8003908 <__clzsi2>
 8001932:	0003      	movs	r3, r0
 8001934:	3b08      	subs	r3, #8
 8001936:	2120      	movs	r1, #32
 8001938:	0038      	movs	r0, r7
 800193a:	1aca      	subs	r2, r1, r3
 800193c:	40d0      	lsrs	r0, r2
 800193e:	409e      	lsls	r6, r3
 8001940:	0002      	movs	r2, r0
 8001942:	409f      	lsls	r7, r3
 8001944:	4332      	orrs	r2, r6
 8001946:	429c      	cmp	r4, r3
 8001948:	dd00      	ble.n	800194c <__aeabi_dadd+0xd4>
 800194a:	e1a6      	b.n	8001c9a <__aeabi_dadd+0x422>
 800194c:	1b18      	subs	r0, r3, r4
 800194e:	3001      	adds	r0, #1
 8001950:	1a09      	subs	r1, r1, r0
 8001952:	003e      	movs	r6, r7
 8001954:	408f      	lsls	r7, r1
 8001956:	40c6      	lsrs	r6, r0
 8001958:	1e7b      	subs	r3, r7, #1
 800195a:	419f      	sbcs	r7, r3
 800195c:	0013      	movs	r3, r2
 800195e:	408b      	lsls	r3, r1
 8001960:	4337      	orrs	r7, r6
 8001962:	431f      	orrs	r7, r3
 8001964:	40c2      	lsrs	r2, r0
 8001966:	003b      	movs	r3, r7
 8001968:	0016      	movs	r6, r2
 800196a:	2400      	movs	r4, #0
 800196c:	4313      	orrs	r3, r2
 800196e:	d100      	bne.n	8001972 <__aeabi_dadd+0xfa>
 8001970:	e1df      	b.n	8001d32 <__aeabi_dadd+0x4ba>
 8001972:	077b      	lsls	r3, r7, #29
 8001974:	d100      	bne.n	8001978 <__aeabi_dadd+0x100>
 8001976:	e332      	b.n	8001fde <__aeabi_dadd+0x766>
 8001978:	230f      	movs	r3, #15
 800197a:	003a      	movs	r2, r7
 800197c:	403b      	ands	r3, r7
 800197e:	2b04      	cmp	r3, #4
 8001980:	d004      	beq.n	800198c <__aeabi_dadd+0x114>
 8001982:	1d3a      	adds	r2, r7, #4
 8001984:	42ba      	cmp	r2, r7
 8001986:	41bf      	sbcs	r7, r7
 8001988:	427f      	negs	r7, r7
 800198a:	19f6      	adds	r6, r6, r7
 800198c:	0233      	lsls	r3, r6, #8
 800198e:	d400      	bmi.n	8001992 <__aeabi_dadd+0x11a>
 8001990:	e323      	b.n	8001fda <__aeabi_dadd+0x762>
 8001992:	4b9c      	ldr	r3, [pc, #624]	@ (8001c04 <__aeabi_dadd+0x38c>)
 8001994:	3401      	adds	r4, #1
 8001996:	429c      	cmp	r4, r3
 8001998:	d100      	bne.n	800199c <__aeabi_dadd+0x124>
 800199a:	e0b4      	b.n	8001b06 <__aeabi_dadd+0x28e>
 800199c:	4b9a      	ldr	r3, [pc, #616]	@ (8001c08 <__aeabi_dadd+0x390>)
 800199e:	0564      	lsls	r4, r4, #21
 80019a0:	401e      	ands	r6, r3
 80019a2:	0d64      	lsrs	r4, r4, #21
 80019a4:	0777      	lsls	r7, r6, #29
 80019a6:	08d2      	lsrs	r2, r2, #3
 80019a8:	0276      	lsls	r6, r6, #9
 80019aa:	4317      	orrs	r7, r2
 80019ac:	0b36      	lsrs	r6, r6, #12
 80019ae:	e0ac      	b.n	8001b0a <__aeabi_dadd+0x292>
 80019b0:	2900      	cmp	r1, #0
 80019b2:	d100      	bne.n	80019b6 <__aeabi_dadd+0x13e>
 80019b4:	e07e      	b.n	8001ab4 <__aeabi_dadd+0x23c>
 80019b6:	4641      	mov	r1, r8
 80019b8:	1b09      	subs	r1, r1, r4
 80019ba:	2c00      	cmp	r4, #0
 80019bc:	d000      	beq.n	80019c0 <__aeabi_dadd+0x148>
 80019be:	e160      	b.n	8001c82 <__aeabi_dadd+0x40a>
 80019c0:	0034      	movs	r4, r6
 80019c2:	4648      	mov	r0, r9
 80019c4:	4304      	orrs	r4, r0
 80019c6:	d100      	bne.n	80019ca <__aeabi_dadd+0x152>
 80019c8:	e1c9      	b.n	8001d5e <__aeabi_dadd+0x4e6>
 80019ca:	1e4c      	subs	r4, r1, #1
 80019cc:	2901      	cmp	r1, #1
 80019ce:	d100      	bne.n	80019d2 <__aeabi_dadd+0x15a>
 80019d0:	e22e      	b.n	8001e30 <__aeabi_dadd+0x5b8>
 80019d2:	4d8c      	ldr	r5, [pc, #560]	@ (8001c04 <__aeabi_dadd+0x38c>)
 80019d4:	42a9      	cmp	r1, r5
 80019d6:	d100      	bne.n	80019da <__aeabi_dadd+0x162>
 80019d8:	e224      	b.n	8001e24 <__aeabi_dadd+0x5ac>
 80019da:	2701      	movs	r7, #1
 80019dc:	2c38      	cmp	r4, #56	@ 0x38
 80019de:	dc11      	bgt.n	8001a04 <__aeabi_dadd+0x18c>
 80019e0:	0021      	movs	r1, r4
 80019e2:	291f      	cmp	r1, #31
 80019e4:	dd00      	ble.n	80019e8 <__aeabi_dadd+0x170>
 80019e6:	e20b      	b.n	8001e00 <__aeabi_dadd+0x588>
 80019e8:	2420      	movs	r4, #32
 80019ea:	0037      	movs	r7, r6
 80019ec:	4648      	mov	r0, r9
 80019ee:	1a64      	subs	r4, r4, r1
 80019f0:	40a7      	lsls	r7, r4
 80019f2:	40c8      	lsrs	r0, r1
 80019f4:	4307      	orrs	r7, r0
 80019f6:	4648      	mov	r0, r9
 80019f8:	40a0      	lsls	r0, r4
 80019fa:	40ce      	lsrs	r6, r1
 80019fc:	1e44      	subs	r4, r0, #1
 80019fe:	41a0      	sbcs	r0, r4
 8001a00:	1b9b      	subs	r3, r3, r6
 8001a02:	4307      	orrs	r7, r0
 8001a04:	1bd7      	subs	r7, r2, r7
 8001a06:	42ba      	cmp	r2, r7
 8001a08:	4192      	sbcs	r2, r2
 8001a0a:	4252      	negs	r2, r2
 8001a0c:	4665      	mov	r5, ip
 8001a0e:	4644      	mov	r4, r8
 8001a10:	1a9e      	subs	r6, r3, r2
 8001a12:	e783      	b.n	800191c <__aeabi_dadd+0xa4>
 8001a14:	2900      	cmp	r1, #0
 8001a16:	dc00      	bgt.n	8001a1a <__aeabi_dadd+0x1a2>
 8001a18:	e09c      	b.n	8001b54 <__aeabi_dadd+0x2dc>
 8001a1a:	4647      	mov	r7, r8
 8001a1c:	2f00      	cmp	r7, #0
 8001a1e:	d167      	bne.n	8001af0 <__aeabi_dadd+0x278>
 8001a20:	001f      	movs	r7, r3
 8001a22:	4317      	orrs	r7, r2
 8001a24:	d100      	bne.n	8001a28 <__aeabi_dadd+0x1b0>
 8001a26:	e0e4      	b.n	8001bf2 <__aeabi_dadd+0x37a>
 8001a28:	1e48      	subs	r0, r1, #1
 8001a2a:	2901      	cmp	r1, #1
 8001a2c:	d100      	bne.n	8001a30 <__aeabi_dadd+0x1b8>
 8001a2e:	e19b      	b.n	8001d68 <__aeabi_dadd+0x4f0>
 8001a30:	4f74      	ldr	r7, [pc, #464]	@ (8001c04 <__aeabi_dadd+0x38c>)
 8001a32:	42b9      	cmp	r1, r7
 8001a34:	d100      	bne.n	8001a38 <__aeabi_dadd+0x1c0>
 8001a36:	e0eb      	b.n	8001c10 <__aeabi_dadd+0x398>
 8001a38:	2701      	movs	r7, #1
 8001a3a:	0001      	movs	r1, r0
 8001a3c:	2838      	cmp	r0, #56	@ 0x38
 8001a3e:	dc11      	bgt.n	8001a64 <__aeabi_dadd+0x1ec>
 8001a40:	291f      	cmp	r1, #31
 8001a42:	dd00      	ble.n	8001a46 <__aeabi_dadd+0x1ce>
 8001a44:	e1c7      	b.n	8001dd6 <__aeabi_dadd+0x55e>
 8001a46:	2720      	movs	r7, #32
 8001a48:	1a78      	subs	r0, r7, r1
 8001a4a:	001f      	movs	r7, r3
 8001a4c:	4684      	mov	ip, r0
 8001a4e:	4087      	lsls	r7, r0
 8001a50:	0010      	movs	r0, r2
 8001a52:	40c8      	lsrs	r0, r1
 8001a54:	4307      	orrs	r7, r0
 8001a56:	4660      	mov	r0, ip
 8001a58:	4082      	lsls	r2, r0
 8001a5a:	40cb      	lsrs	r3, r1
 8001a5c:	1e50      	subs	r0, r2, #1
 8001a5e:	4182      	sbcs	r2, r0
 8001a60:	18f6      	adds	r6, r6, r3
 8001a62:	4317      	orrs	r7, r2
 8001a64:	444f      	add	r7, r9
 8001a66:	454f      	cmp	r7, r9
 8001a68:	4180      	sbcs	r0, r0
 8001a6a:	4240      	negs	r0, r0
 8001a6c:	1836      	adds	r6, r6, r0
 8001a6e:	0233      	lsls	r3, r6, #8
 8001a70:	d557      	bpl.n	8001b22 <__aeabi_dadd+0x2aa>
 8001a72:	4b64      	ldr	r3, [pc, #400]	@ (8001c04 <__aeabi_dadd+0x38c>)
 8001a74:	3401      	adds	r4, #1
 8001a76:	429c      	cmp	r4, r3
 8001a78:	d045      	beq.n	8001b06 <__aeabi_dadd+0x28e>
 8001a7a:	2101      	movs	r1, #1
 8001a7c:	4b62      	ldr	r3, [pc, #392]	@ (8001c08 <__aeabi_dadd+0x390>)
 8001a7e:	087a      	lsrs	r2, r7, #1
 8001a80:	401e      	ands	r6, r3
 8001a82:	4039      	ands	r1, r7
 8001a84:	430a      	orrs	r2, r1
 8001a86:	07f7      	lsls	r7, r6, #31
 8001a88:	4317      	orrs	r7, r2
 8001a8a:	0876      	lsrs	r6, r6, #1
 8001a8c:	e771      	b.n	8001972 <__aeabi_dadd+0xfa>
 8001a8e:	001f      	movs	r7, r3
 8001a90:	4317      	orrs	r7, r2
 8001a92:	d100      	bne.n	8001a96 <__aeabi_dadd+0x21e>
 8001a94:	e0ad      	b.n	8001bf2 <__aeabi_dadd+0x37a>
 8001a96:	1e4f      	subs	r7, r1, #1
 8001a98:	46bc      	mov	ip, r7
 8001a9a:	2901      	cmp	r1, #1
 8001a9c:	d100      	bne.n	8001aa0 <__aeabi_dadd+0x228>
 8001a9e:	e182      	b.n	8001da6 <__aeabi_dadd+0x52e>
 8001aa0:	4f58      	ldr	r7, [pc, #352]	@ (8001c04 <__aeabi_dadd+0x38c>)
 8001aa2:	42b9      	cmp	r1, r7
 8001aa4:	d100      	bne.n	8001aa8 <__aeabi_dadd+0x230>
 8001aa6:	e190      	b.n	8001dca <__aeabi_dadd+0x552>
 8001aa8:	4661      	mov	r1, ip
 8001aaa:	2701      	movs	r7, #1
 8001aac:	2938      	cmp	r1, #56	@ 0x38
 8001aae:	dd00      	ble.n	8001ab2 <__aeabi_dadd+0x23a>
 8001ab0:	e72e      	b.n	8001910 <__aeabi_dadd+0x98>
 8001ab2:	e718      	b.n	80018e6 <__aeabi_dadd+0x6e>
 8001ab4:	4f55      	ldr	r7, [pc, #340]	@ (8001c0c <__aeabi_dadd+0x394>)
 8001ab6:	1c61      	adds	r1, r4, #1
 8001ab8:	4239      	tst	r1, r7
 8001aba:	d000      	beq.n	8001abe <__aeabi_dadd+0x246>
 8001abc:	e0d0      	b.n	8001c60 <__aeabi_dadd+0x3e8>
 8001abe:	0031      	movs	r1, r6
 8001ac0:	4648      	mov	r0, r9
 8001ac2:	001f      	movs	r7, r3
 8001ac4:	4301      	orrs	r1, r0
 8001ac6:	4317      	orrs	r7, r2
 8001ac8:	2c00      	cmp	r4, #0
 8001aca:	d000      	beq.n	8001ace <__aeabi_dadd+0x256>
 8001acc:	e13d      	b.n	8001d4a <__aeabi_dadd+0x4d2>
 8001ace:	2900      	cmp	r1, #0
 8001ad0:	d100      	bne.n	8001ad4 <__aeabi_dadd+0x25c>
 8001ad2:	e1bc      	b.n	8001e4e <__aeabi_dadd+0x5d6>
 8001ad4:	2f00      	cmp	r7, #0
 8001ad6:	d000      	beq.n	8001ada <__aeabi_dadd+0x262>
 8001ad8:	e1bf      	b.n	8001e5a <__aeabi_dadd+0x5e2>
 8001ada:	464b      	mov	r3, r9
 8001adc:	2100      	movs	r1, #0
 8001ade:	08d8      	lsrs	r0, r3, #3
 8001ae0:	0777      	lsls	r7, r6, #29
 8001ae2:	4307      	orrs	r7, r0
 8001ae4:	08f0      	lsrs	r0, r6, #3
 8001ae6:	0306      	lsls	r6, r0, #12
 8001ae8:	054c      	lsls	r4, r1, #21
 8001aea:	0b36      	lsrs	r6, r6, #12
 8001aec:	0d64      	lsrs	r4, r4, #21
 8001aee:	e00c      	b.n	8001b0a <__aeabi_dadd+0x292>
 8001af0:	4f44      	ldr	r7, [pc, #272]	@ (8001c04 <__aeabi_dadd+0x38c>)
 8001af2:	42bc      	cmp	r4, r7
 8001af4:	d100      	bne.n	8001af8 <__aeabi_dadd+0x280>
 8001af6:	e08b      	b.n	8001c10 <__aeabi_dadd+0x398>
 8001af8:	2701      	movs	r7, #1
 8001afa:	2938      	cmp	r1, #56	@ 0x38
 8001afc:	dcb2      	bgt.n	8001a64 <__aeabi_dadd+0x1ec>
 8001afe:	2780      	movs	r7, #128	@ 0x80
 8001b00:	043f      	lsls	r7, r7, #16
 8001b02:	433b      	orrs	r3, r7
 8001b04:	e79c      	b.n	8001a40 <__aeabi_dadd+0x1c8>
 8001b06:	2600      	movs	r6, #0
 8001b08:	2700      	movs	r7, #0
 8001b0a:	0524      	lsls	r4, r4, #20
 8001b0c:	4334      	orrs	r4, r6
 8001b0e:	07ed      	lsls	r5, r5, #31
 8001b10:	432c      	orrs	r4, r5
 8001b12:	0038      	movs	r0, r7
 8001b14:	0021      	movs	r1, r4
 8001b16:	b002      	add	sp, #8
 8001b18:	bce0      	pop	{r5, r6, r7}
 8001b1a:	46ba      	mov	sl, r7
 8001b1c:	46b1      	mov	r9, r6
 8001b1e:	46a8      	mov	r8, r5
 8001b20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b22:	077b      	lsls	r3, r7, #29
 8001b24:	d004      	beq.n	8001b30 <__aeabi_dadd+0x2b8>
 8001b26:	230f      	movs	r3, #15
 8001b28:	403b      	ands	r3, r7
 8001b2a:	2b04      	cmp	r3, #4
 8001b2c:	d000      	beq.n	8001b30 <__aeabi_dadd+0x2b8>
 8001b2e:	e728      	b.n	8001982 <__aeabi_dadd+0x10a>
 8001b30:	08f8      	lsrs	r0, r7, #3
 8001b32:	4b34      	ldr	r3, [pc, #208]	@ (8001c04 <__aeabi_dadd+0x38c>)
 8001b34:	0777      	lsls	r7, r6, #29
 8001b36:	4307      	orrs	r7, r0
 8001b38:	08f0      	lsrs	r0, r6, #3
 8001b3a:	429c      	cmp	r4, r3
 8001b3c:	d000      	beq.n	8001b40 <__aeabi_dadd+0x2c8>
 8001b3e:	e24a      	b.n	8001fd6 <__aeabi_dadd+0x75e>
 8001b40:	003b      	movs	r3, r7
 8001b42:	4303      	orrs	r3, r0
 8001b44:	d059      	beq.n	8001bfa <__aeabi_dadd+0x382>
 8001b46:	2680      	movs	r6, #128	@ 0x80
 8001b48:	0336      	lsls	r6, r6, #12
 8001b4a:	4306      	orrs	r6, r0
 8001b4c:	0336      	lsls	r6, r6, #12
 8001b4e:	4c2d      	ldr	r4, [pc, #180]	@ (8001c04 <__aeabi_dadd+0x38c>)
 8001b50:	0b36      	lsrs	r6, r6, #12
 8001b52:	e7da      	b.n	8001b0a <__aeabi_dadd+0x292>
 8001b54:	2900      	cmp	r1, #0
 8001b56:	d061      	beq.n	8001c1c <__aeabi_dadd+0x3a4>
 8001b58:	4641      	mov	r1, r8
 8001b5a:	1b09      	subs	r1, r1, r4
 8001b5c:	2c00      	cmp	r4, #0
 8001b5e:	d100      	bne.n	8001b62 <__aeabi_dadd+0x2ea>
 8001b60:	e0b9      	b.n	8001cd6 <__aeabi_dadd+0x45e>
 8001b62:	4c28      	ldr	r4, [pc, #160]	@ (8001c04 <__aeabi_dadd+0x38c>)
 8001b64:	45a0      	cmp	r8, r4
 8001b66:	d100      	bne.n	8001b6a <__aeabi_dadd+0x2f2>
 8001b68:	e1a5      	b.n	8001eb6 <__aeabi_dadd+0x63e>
 8001b6a:	2701      	movs	r7, #1
 8001b6c:	2938      	cmp	r1, #56	@ 0x38
 8001b6e:	dc13      	bgt.n	8001b98 <__aeabi_dadd+0x320>
 8001b70:	2480      	movs	r4, #128	@ 0x80
 8001b72:	0424      	lsls	r4, r4, #16
 8001b74:	4326      	orrs	r6, r4
 8001b76:	291f      	cmp	r1, #31
 8001b78:	dd00      	ble.n	8001b7c <__aeabi_dadd+0x304>
 8001b7a:	e1c8      	b.n	8001f0e <__aeabi_dadd+0x696>
 8001b7c:	2420      	movs	r4, #32
 8001b7e:	0037      	movs	r7, r6
 8001b80:	4648      	mov	r0, r9
 8001b82:	1a64      	subs	r4, r4, r1
 8001b84:	40a7      	lsls	r7, r4
 8001b86:	40c8      	lsrs	r0, r1
 8001b88:	4307      	orrs	r7, r0
 8001b8a:	4648      	mov	r0, r9
 8001b8c:	40a0      	lsls	r0, r4
 8001b8e:	40ce      	lsrs	r6, r1
 8001b90:	1e44      	subs	r4, r0, #1
 8001b92:	41a0      	sbcs	r0, r4
 8001b94:	199b      	adds	r3, r3, r6
 8001b96:	4307      	orrs	r7, r0
 8001b98:	18bf      	adds	r7, r7, r2
 8001b9a:	4297      	cmp	r7, r2
 8001b9c:	4192      	sbcs	r2, r2
 8001b9e:	4252      	negs	r2, r2
 8001ba0:	4644      	mov	r4, r8
 8001ba2:	18d6      	adds	r6, r2, r3
 8001ba4:	e763      	b.n	8001a6e <__aeabi_dadd+0x1f6>
 8001ba6:	0038      	movs	r0, r7
 8001ba8:	f001 feae 	bl	8003908 <__clzsi2>
 8001bac:	0003      	movs	r3, r0
 8001bae:	3318      	adds	r3, #24
 8001bb0:	2b1f      	cmp	r3, #31
 8001bb2:	dc00      	bgt.n	8001bb6 <__aeabi_dadd+0x33e>
 8001bb4:	e6bf      	b.n	8001936 <__aeabi_dadd+0xbe>
 8001bb6:	003a      	movs	r2, r7
 8001bb8:	3808      	subs	r0, #8
 8001bba:	4082      	lsls	r2, r0
 8001bbc:	429c      	cmp	r4, r3
 8001bbe:	dd00      	ble.n	8001bc2 <__aeabi_dadd+0x34a>
 8001bc0:	e083      	b.n	8001cca <__aeabi_dadd+0x452>
 8001bc2:	1b1b      	subs	r3, r3, r4
 8001bc4:	1c58      	adds	r0, r3, #1
 8001bc6:	281f      	cmp	r0, #31
 8001bc8:	dc00      	bgt.n	8001bcc <__aeabi_dadd+0x354>
 8001bca:	e1b4      	b.n	8001f36 <__aeabi_dadd+0x6be>
 8001bcc:	0017      	movs	r7, r2
 8001bce:	3b1f      	subs	r3, #31
 8001bd0:	40df      	lsrs	r7, r3
 8001bd2:	2820      	cmp	r0, #32
 8001bd4:	d005      	beq.n	8001be2 <__aeabi_dadd+0x36a>
 8001bd6:	2340      	movs	r3, #64	@ 0x40
 8001bd8:	1a1b      	subs	r3, r3, r0
 8001bda:	409a      	lsls	r2, r3
 8001bdc:	1e53      	subs	r3, r2, #1
 8001bde:	419a      	sbcs	r2, r3
 8001be0:	4317      	orrs	r7, r2
 8001be2:	2400      	movs	r4, #0
 8001be4:	2f00      	cmp	r7, #0
 8001be6:	d00a      	beq.n	8001bfe <__aeabi_dadd+0x386>
 8001be8:	077b      	lsls	r3, r7, #29
 8001bea:	d000      	beq.n	8001bee <__aeabi_dadd+0x376>
 8001bec:	e6c4      	b.n	8001978 <__aeabi_dadd+0x100>
 8001bee:	0026      	movs	r6, r4
 8001bf0:	e79e      	b.n	8001b30 <__aeabi_dadd+0x2b8>
 8001bf2:	464b      	mov	r3, r9
 8001bf4:	000c      	movs	r4, r1
 8001bf6:	08d8      	lsrs	r0, r3, #3
 8001bf8:	e79b      	b.n	8001b32 <__aeabi_dadd+0x2ba>
 8001bfa:	2700      	movs	r7, #0
 8001bfc:	4c01      	ldr	r4, [pc, #4]	@ (8001c04 <__aeabi_dadd+0x38c>)
 8001bfe:	2600      	movs	r6, #0
 8001c00:	e783      	b.n	8001b0a <__aeabi_dadd+0x292>
 8001c02:	46c0      	nop			@ (mov r8, r8)
 8001c04:	000007ff 	.word	0x000007ff
 8001c08:	ff7fffff 	.word	0xff7fffff
 8001c0c:	000007fe 	.word	0x000007fe
 8001c10:	464b      	mov	r3, r9
 8001c12:	0777      	lsls	r7, r6, #29
 8001c14:	08d8      	lsrs	r0, r3, #3
 8001c16:	4307      	orrs	r7, r0
 8001c18:	08f0      	lsrs	r0, r6, #3
 8001c1a:	e791      	b.n	8001b40 <__aeabi_dadd+0x2c8>
 8001c1c:	4fcd      	ldr	r7, [pc, #820]	@ (8001f54 <__aeabi_dadd+0x6dc>)
 8001c1e:	1c61      	adds	r1, r4, #1
 8001c20:	4239      	tst	r1, r7
 8001c22:	d16b      	bne.n	8001cfc <__aeabi_dadd+0x484>
 8001c24:	0031      	movs	r1, r6
 8001c26:	4648      	mov	r0, r9
 8001c28:	4301      	orrs	r1, r0
 8001c2a:	2c00      	cmp	r4, #0
 8001c2c:	d000      	beq.n	8001c30 <__aeabi_dadd+0x3b8>
 8001c2e:	e14b      	b.n	8001ec8 <__aeabi_dadd+0x650>
 8001c30:	001f      	movs	r7, r3
 8001c32:	4317      	orrs	r7, r2
 8001c34:	2900      	cmp	r1, #0
 8001c36:	d100      	bne.n	8001c3a <__aeabi_dadd+0x3c2>
 8001c38:	e181      	b.n	8001f3e <__aeabi_dadd+0x6c6>
 8001c3a:	2f00      	cmp	r7, #0
 8001c3c:	d100      	bne.n	8001c40 <__aeabi_dadd+0x3c8>
 8001c3e:	e74c      	b.n	8001ada <__aeabi_dadd+0x262>
 8001c40:	444a      	add	r2, r9
 8001c42:	454a      	cmp	r2, r9
 8001c44:	4180      	sbcs	r0, r0
 8001c46:	18f6      	adds	r6, r6, r3
 8001c48:	4240      	negs	r0, r0
 8001c4a:	1836      	adds	r6, r6, r0
 8001c4c:	0233      	lsls	r3, r6, #8
 8001c4e:	d500      	bpl.n	8001c52 <__aeabi_dadd+0x3da>
 8001c50:	e1b0      	b.n	8001fb4 <__aeabi_dadd+0x73c>
 8001c52:	0017      	movs	r7, r2
 8001c54:	4691      	mov	r9, r2
 8001c56:	4337      	orrs	r7, r6
 8001c58:	d000      	beq.n	8001c5c <__aeabi_dadd+0x3e4>
 8001c5a:	e73e      	b.n	8001ada <__aeabi_dadd+0x262>
 8001c5c:	2600      	movs	r6, #0
 8001c5e:	e754      	b.n	8001b0a <__aeabi_dadd+0x292>
 8001c60:	4649      	mov	r1, r9
 8001c62:	1a89      	subs	r1, r1, r2
 8001c64:	4688      	mov	r8, r1
 8001c66:	45c1      	cmp	r9, r8
 8001c68:	41bf      	sbcs	r7, r7
 8001c6a:	1af1      	subs	r1, r6, r3
 8001c6c:	427f      	negs	r7, r7
 8001c6e:	1bc9      	subs	r1, r1, r7
 8001c70:	020f      	lsls	r7, r1, #8
 8001c72:	d461      	bmi.n	8001d38 <__aeabi_dadd+0x4c0>
 8001c74:	4647      	mov	r7, r8
 8001c76:	430f      	orrs	r7, r1
 8001c78:	d100      	bne.n	8001c7c <__aeabi_dadd+0x404>
 8001c7a:	e0bd      	b.n	8001df8 <__aeabi_dadd+0x580>
 8001c7c:	000e      	movs	r6, r1
 8001c7e:	4647      	mov	r7, r8
 8001c80:	e651      	b.n	8001926 <__aeabi_dadd+0xae>
 8001c82:	4cb5      	ldr	r4, [pc, #724]	@ (8001f58 <__aeabi_dadd+0x6e0>)
 8001c84:	45a0      	cmp	r8, r4
 8001c86:	d100      	bne.n	8001c8a <__aeabi_dadd+0x412>
 8001c88:	e100      	b.n	8001e8c <__aeabi_dadd+0x614>
 8001c8a:	2701      	movs	r7, #1
 8001c8c:	2938      	cmp	r1, #56	@ 0x38
 8001c8e:	dd00      	ble.n	8001c92 <__aeabi_dadd+0x41a>
 8001c90:	e6b8      	b.n	8001a04 <__aeabi_dadd+0x18c>
 8001c92:	2480      	movs	r4, #128	@ 0x80
 8001c94:	0424      	lsls	r4, r4, #16
 8001c96:	4326      	orrs	r6, r4
 8001c98:	e6a3      	b.n	80019e2 <__aeabi_dadd+0x16a>
 8001c9a:	4eb0      	ldr	r6, [pc, #704]	@ (8001f5c <__aeabi_dadd+0x6e4>)
 8001c9c:	1ae4      	subs	r4, r4, r3
 8001c9e:	4016      	ands	r6, r2
 8001ca0:	077b      	lsls	r3, r7, #29
 8001ca2:	d000      	beq.n	8001ca6 <__aeabi_dadd+0x42e>
 8001ca4:	e73f      	b.n	8001b26 <__aeabi_dadd+0x2ae>
 8001ca6:	e743      	b.n	8001b30 <__aeabi_dadd+0x2b8>
 8001ca8:	000f      	movs	r7, r1
 8001caa:	0018      	movs	r0, r3
 8001cac:	3f20      	subs	r7, #32
 8001cae:	40f8      	lsrs	r0, r7
 8001cb0:	4684      	mov	ip, r0
 8001cb2:	2920      	cmp	r1, #32
 8001cb4:	d003      	beq.n	8001cbe <__aeabi_dadd+0x446>
 8001cb6:	2740      	movs	r7, #64	@ 0x40
 8001cb8:	1a79      	subs	r1, r7, r1
 8001cba:	408b      	lsls	r3, r1
 8001cbc:	431a      	orrs	r2, r3
 8001cbe:	1e53      	subs	r3, r2, #1
 8001cc0:	419a      	sbcs	r2, r3
 8001cc2:	4663      	mov	r3, ip
 8001cc4:	0017      	movs	r7, r2
 8001cc6:	431f      	orrs	r7, r3
 8001cc8:	e622      	b.n	8001910 <__aeabi_dadd+0x98>
 8001cca:	48a4      	ldr	r0, [pc, #656]	@ (8001f5c <__aeabi_dadd+0x6e4>)
 8001ccc:	1ae1      	subs	r1, r4, r3
 8001cce:	4010      	ands	r0, r2
 8001cd0:	0747      	lsls	r7, r0, #29
 8001cd2:	08c0      	lsrs	r0, r0, #3
 8001cd4:	e707      	b.n	8001ae6 <__aeabi_dadd+0x26e>
 8001cd6:	0034      	movs	r4, r6
 8001cd8:	4648      	mov	r0, r9
 8001cda:	4304      	orrs	r4, r0
 8001cdc:	d100      	bne.n	8001ce0 <__aeabi_dadd+0x468>
 8001cde:	e0fa      	b.n	8001ed6 <__aeabi_dadd+0x65e>
 8001ce0:	1e4c      	subs	r4, r1, #1
 8001ce2:	2901      	cmp	r1, #1
 8001ce4:	d100      	bne.n	8001ce8 <__aeabi_dadd+0x470>
 8001ce6:	e0d7      	b.n	8001e98 <__aeabi_dadd+0x620>
 8001ce8:	4f9b      	ldr	r7, [pc, #620]	@ (8001f58 <__aeabi_dadd+0x6e0>)
 8001cea:	42b9      	cmp	r1, r7
 8001cec:	d100      	bne.n	8001cf0 <__aeabi_dadd+0x478>
 8001cee:	e0e2      	b.n	8001eb6 <__aeabi_dadd+0x63e>
 8001cf0:	2701      	movs	r7, #1
 8001cf2:	2c38      	cmp	r4, #56	@ 0x38
 8001cf4:	dd00      	ble.n	8001cf8 <__aeabi_dadd+0x480>
 8001cf6:	e74f      	b.n	8001b98 <__aeabi_dadd+0x320>
 8001cf8:	0021      	movs	r1, r4
 8001cfa:	e73c      	b.n	8001b76 <__aeabi_dadd+0x2fe>
 8001cfc:	4c96      	ldr	r4, [pc, #600]	@ (8001f58 <__aeabi_dadd+0x6e0>)
 8001cfe:	42a1      	cmp	r1, r4
 8001d00:	d100      	bne.n	8001d04 <__aeabi_dadd+0x48c>
 8001d02:	e0dd      	b.n	8001ec0 <__aeabi_dadd+0x648>
 8001d04:	444a      	add	r2, r9
 8001d06:	454a      	cmp	r2, r9
 8001d08:	4180      	sbcs	r0, r0
 8001d0a:	18f3      	adds	r3, r6, r3
 8001d0c:	4240      	negs	r0, r0
 8001d0e:	1818      	adds	r0, r3, r0
 8001d10:	07c7      	lsls	r7, r0, #31
 8001d12:	0852      	lsrs	r2, r2, #1
 8001d14:	4317      	orrs	r7, r2
 8001d16:	0846      	lsrs	r6, r0, #1
 8001d18:	0752      	lsls	r2, r2, #29
 8001d1a:	d005      	beq.n	8001d28 <__aeabi_dadd+0x4b0>
 8001d1c:	220f      	movs	r2, #15
 8001d1e:	000c      	movs	r4, r1
 8001d20:	403a      	ands	r2, r7
 8001d22:	2a04      	cmp	r2, #4
 8001d24:	d000      	beq.n	8001d28 <__aeabi_dadd+0x4b0>
 8001d26:	e62c      	b.n	8001982 <__aeabi_dadd+0x10a>
 8001d28:	0776      	lsls	r6, r6, #29
 8001d2a:	08ff      	lsrs	r7, r7, #3
 8001d2c:	4337      	orrs	r7, r6
 8001d2e:	0900      	lsrs	r0, r0, #4
 8001d30:	e6d9      	b.n	8001ae6 <__aeabi_dadd+0x26e>
 8001d32:	2700      	movs	r7, #0
 8001d34:	2600      	movs	r6, #0
 8001d36:	e6e8      	b.n	8001b0a <__aeabi_dadd+0x292>
 8001d38:	4649      	mov	r1, r9
 8001d3a:	1a57      	subs	r7, r2, r1
 8001d3c:	42ba      	cmp	r2, r7
 8001d3e:	4192      	sbcs	r2, r2
 8001d40:	1b9e      	subs	r6, r3, r6
 8001d42:	4252      	negs	r2, r2
 8001d44:	4665      	mov	r5, ip
 8001d46:	1ab6      	subs	r6, r6, r2
 8001d48:	e5ed      	b.n	8001926 <__aeabi_dadd+0xae>
 8001d4a:	2900      	cmp	r1, #0
 8001d4c:	d000      	beq.n	8001d50 <__aeabi_dadd+0x4d8>
 8001d4e:	e0c6      	b.n	8001ede <__aeabi_dadd+0x666>
 8001d50:	2f00      	cmp	r7, #0
 8001d52:	d167      	bne.n	8001e24 <__aeabi_dadd+0x5ac>
 8001d54:	2680      	movs	r6, #128	@ 0x80
 8001d56:	2500      	movs	r5, #0
 8001d58:	4c7f      	ldr	r4, [pc, #508]	@ (8001f58 <__aeabi_dadd+0x6e0>)
 8001d5a:	0336      	lsls	r6, r6, #12
 8001d5c:	e6d5      	b.n	8001b0a <__aeabi_dadd+0x292>
 8001d5e:	4665      	mov	r5, ip
 8001d60:	000c      	movs	r4, r1
 8001d62:	001e      	movs	r6, r3
 8001d64:	08d0      	lsrs	r0, r2, #3
 8001d66:	e6e4      	b.n	8001b32 <__aeabi_dadd+0x2ba>
 8001d68:	444a      	add	r2, r9
 8001d6a:	454a      	cmp	r2, r9
 8001d6c:	4180      	sbcs	r0, r0
 8001d6e:	18f3      	adds	r3, r6, r3
 8001d70:	4240      	negs	r0, r0
 8001d72:	1818      	adds	r0, r3, r0
 8001d74:	0011      	movs	r1, r2
 8001d76:	0203      	lsls	r3, r0, #8
 8001d78:	d400      	bmi.n	8001d7c <__aeabi_dadd+0x504>
 8001d7a:	e096      	b.n	8001eaa <__aeabi_dadd+0x632>
 8001d7c:	4b77      	ldr	r3, [pc, #476]	@ (8001f5c <__aeabi_dadd+0x6e4>)
 8001d7e:	0849      	lsrs	r1, r1, #1
 8001d80:	4018      	ands	r0, r3
 8001d82:	07c3      	lsls	r3, r0, #31
 8001d84:	430b      	orrs	r3, r1
 8001d86:	0844      	lsrs	r4, r0, #1
 8001d88:	0749      	lsls	r1, r1, #29
 8001d8a:	d100      	bne.n	8001d8e <__aeabi_dadd+0x516>
 8001d8c:	e129      	b.n	8001fe2 <__aeabi_dadd+0x76a>
 8001d8e:	220f      	movs	r2, #15
 8001d90:	401a      	ands	r2, r3
 8001d92:	2a04      	cmp	r2, #4
 8001d94:	d100      	bne.n	8001d98 <__aeabi_dadd+0x520>
 8001d96:	e0ea      	b.n	8001f6e <__aeabi_dadd+0x6f6>
 8001d98:	1d1f      	adds	r7, r3, #4
 8001d9a:	429f      	cmp	r7, r3
 8001d9c:	41b6      	sbcs	r6, r6
 8001d9e:	4276      	negs	r6, r6
 8001da0:	1936      	adds	r6, r6, r4
 8001da2:	2402      	movs	r4, #2
 8001da4:	e6c4      	b.n	8001b30 <__aeabi_dadd+0x2b8>
 8001da6:	4649      	mov	r1, r9
 8001da8:	1a8f      	subs	r7, r1, r2
 8001daa:	45b9      	cmp	r9, r7
 8001dac:	4180      	sbcs	r0, r0
 8001dae:	1af6      	subs	r6, r6, r3
 8001db0:	4240      	negs	r0, r0
 8001db2:	1a36      	subs	r6, r6, r0
 8001db4:	0233      	lsls	r3, r6, #8
 8001db6:	d406      	bmi.n	8001dc6 <__aeabi_dadd+0x54e>
 8001db8:	0773      	lsls	r3, r6, #29
 8001dba:	08ff      	lsrs	r7, r7, #3
 8001dbc:	2101      	movs	r1, #1
 8001dbe:	431f      	orrs	r7, r3
 8001dc0:	08f0      	lsrs	r0, r6, #3
 8001dc2:	e690      	b.n	8001ae6 <__aeabi_dadd+0x26e>
 8001dc4:	4665      	mov	r5, ip
 8001dc6:	2401      	movs	r4, #1
 8001dc8:	e5ab      	b.n	8001922 <__aeabi_dadd+0xaa>
 8001dca:	464b      	mov	r3, r9
 8001dcc:	0777      	lsls	r7, r6, #29
 8001dce:	08d8      	lsrs	r0, r3, #3
 8001dd0:	4307      	orrs	r7, r0
 8001dd2:	08f0      	lsrs	r0, r6, #3
 8001dd4:	e6b4      	b.n	8001b40 <__aeabi_dadd+0x2c8>
 8001dd6:	000f      	movs	r7, r1
 8001dd8:	0018      	movs	r0, r3
 8001dda:	3f20      	subs	r7, #32
 8001ddc:	40f8      	lsrs	r0, r7
 8001dde:	4684      	mov	ip, r0
 8001de0:	2920      	cmp	r1, #32
 8001de2:	d003      	beq.n	8001dec <__aeabi_dadd+0x574>
 8001de4:	2740      	movs	r7, #64	@ 0x40
 8001de6:	1a79      	subs	r1, r7, r1
 8001de8:	408b      	lsls	r3, r1
 8001dea:	431a      	orrs	r2, r3
 8001dec:	1e53      	subs	r3, r2, #1
 8001dee:	419a      	sbcs	r2, r3
 8001df0:	4663      	mov	r3, ip
 8001df2:	0017      	movs	r7, r2
 8001df4:	431f      	orrs	r7, r3
 8001df6:	e635      	b.n	8001a64 <__aeabi_dadd+0x1ec>
 8001df8:	2500      	movs	r5, #0
 8001dfa:	2400      	movs	r4, #0
 8001dfc:	2600      	movs	r6, #0
 8001dfe:	e684      	b.n	8001b0a <__aeabi_dadd+0x292>
 8001e00:	000c      	movs	r4, r1
 8001e02:	0035      	movs	r5, r6
 8001e04:	3c20      	subs	r4, #32
 8001e06:	40e5      	lsrs	r5, r4
 8001e08:	2920      	cmp	r1, #32
 8001e0a:	d005      	beq.n	8001e18 <__aeabi_dadd+0x5a0>
 8001e0c:	2440      	movs	r4, #64	@ 0x40
 8001e0e:	1a61      	subs	r1, r4, r1
 8001e10:	408e      	lsls	r6, r1
 8001e12:	4649      	mov	r1, r9
 8001e14:	4331      	orrs	r1, r6
 8001e16:	4689      	mov	r9, r1
 8001e18:	4648      	mov	r0, r9
 8001e1a:	1e41      	subs	r1, r0, #1
 8001e1c:	4188      	sbcs	r0, r1
 8001e1e:	0007      	movs	r7, r0
 8001e20:	432f      	orrs	r7, r5
 8001e22:	e5ef      	b.n	8001a04 <__aeabi_dadd+0x18c>
 8001e24:	08d2      	lsrs	r2, r2, #3
 8001e26:	075f      	lsls	r7, r3, #29
 8001e28:	4665      	mov	r5, ip
 8001e2a:	4317      	orrs	r7, r2
 8001e2c:	08d8      	lsrs	r0, r3, #3
 8001e2e:	e687      	b.n	8001b40 <__aeabi_dadd+0x2c8>
 8001e30:	1a17      	subs	r7, r2, r0
 8001e32:	42ba      	cmp	r2, r7
 8001e34:	4192      	sbcs	r2, r2
 8001e36:	1b9e      	subs	r6, r3, r6
 8001e38:	4252      	negs	r2, r2
 8001e3a:	1ab6      	subs	r6, r6, r2
 8001e3c:	0233      	lsls	r3, r6, #8
 8001e3e:	d4c1      	bmi.n	8001dc4 <__aeabi_dadd+0x54c>
 8001e40:	0773      	lsls	r3, r6, #29
 8001e42:	08ff      	lsrs	r7, r7, #3
 8001e44:	4665      	mov	r5, ip
 8001e46:	2101      	movs	r1, #1
 8001e48:	431f      	orrs	r7, r3
 8001e4a:	08f0      	lsrs	r0, r6, #3
 8001e4c:	e64b      	b.n	8001ae6 <__aeabi_dadd+0x26e>
 8001e4e:	2f00      	cmp	r7, #0
 8001e50:	d07b      	beq.n	8001f4a <__aeabi_dadd+0x6d2>
 8001e52:	4665      	mov	r5, ip
 8001e54:	001e      	movs	r6, r3
 8001e56:	4691      	mov	r9, r2
 8001e58:	e63f      	b.n	8001ada <__aeabi_dadd+0x262>
 8001e5a:	1a81      	subs	r1, r0, r2
 8001e5c:	4688      	mov	r8, r1
 8001e5e:	45c1      	cmp	r9, r8
 8001e60:	41a4      	sbcs	r4, r4
 8001e62:	1af1      	subs	r1, r6, r3
 8001e64:	4264      	negs	r4, r4
 8001e66:	1b09      	subs	r1, r1, r4
 8001e68:	2480      	movs	r4, #128	@ 0x80
 8001e6a:	0424      	lsls	r4, r4, #16
 8001e6c:	4221      	tst	r1, r4
 8001e6e:	d077      	beq.n	8001f60 <__aeabi_dadd+0x6e8>
 8001e70:	1a10      	subs	r0, r2, r0
 8001e72:	4282      	cmp	r2, r0
 8001e74:	4192      	sbcs	r2, r2
 8001e76:	0007      	movs	r7, r0
 8001e78:	1b9e      	subs	r6, r3, r6
 8001e7a:	4252      	negs	r2, r2
 8001e7c:	1ab6      	subs	r6, r6, r2
 8001e7e:	4337      	orrs	r7, r6
 8001e80:	d000      	beq.n	8001e84 <__aeabi_dadd+0x60c>
 8001e82:	e0a0      	b.n	8001fc6 <__aeabi_dadd+0x74e>
 8001e84:	4665      	mov	r5, ip
 8001e86:	2400      	movs	r4, #0
 8001e88:	2600      	movs	r6, #0
 8001e8a:	e63e      	b.n	8001b0a <__aeabi_dadd+0x292>
 8001e8c:	075f      	lsls	r7, r3, #29
 8001e8e:	08d2      	lsrs	r2, r2, #3
 8001e90:	4665      	mov	r5, ip
 8001e92:	4317      	orrs	r7, r2
 8001e94:	08d8      	lsrs	r0, r3, #3
 8001e96:	e653      	b.n	8001b40 <__aeabi_dadd+0x2c8>
 8001e98:	1881      	adds	r1, r0, r2
 8001e9a:	4291      	cmp	r1, r2
 8001e9c:	4192      	sbcs	r2, r2
 8001e9e:	18f0      	adds	r0, r6, r3
 8001ea0:	4252      	negs	r2, r2
 8001ea2:	1880      	adds	r0, r0, r2
 8001ea4:	0203      	lsls	r3, r0, #8
 8001ea6:	d500      	bpl.n	8001eaa <__aeabi_dadd+0x632>
 8001ea8:	e768      	b.n	8001d7c <__aeabi_dadd+0x504>
 8001eaa:	0747      	lsls	r7, r0, #29
 8001eac:	08c9      	lsrs	r1, r1, #3
 8001eae:	430f      	orrs	r7, r1
 8001eb0:	08c0      	lsrs	r0, r0, #3
 8001eb2:	2101      	movs	r1, #1
 8001eb4:	e617      	b.n	8001ae6 <__aeabi_dadd+0x26e>
 8001eb6:	08d2      	lsrs	r2, r2, #3
 8001eb8:	075f      	lsls	r7, r3, #29
 8001eba:	4317      	orrs	r7, r2
 8001ebc:	08d8      	lsrs	r0, r3, #3
 8001ebe:	e63f      	b.n	8001b40 <__aeabi_dadd+0x2c8>
 8001ec0:	000c      	movs	r4, r1
 8001ec2:	2600      	movs	r6, #0
 8001ec4:	2700      	movs	r7, #0
 8001ec6:	e620      	b.n	8001b0a <__aeabi_dadd+0x292>
 8001ec8:	2900      	cmp	r1, #0
 8001eca:	d156      	bne.n	8001f7a <__aeabi_dadd+0x702>
 8001ecc:	075f      	lsls	r7, r3, #29
 8001ece:	08d2      	lsrs	r2, r2, #3
 8001ed0:	4317      	orrs	r7, r2
 8001ed2:	08d8      	lsrs	r0, r3, #3
 8001ed4:	e634      	b.n	8001b40 <__aeabi_dadd+0x2c8>
 8001ed6:	000c      	movs	r4, r1
 8001ed8:	001e      	movs	r6, r3
 8001eda:	08d0      	lsrs	r0, r2, #3
 8001edc:	e629      	b.n	8001b32 <__aeabi_dadd+0x2ba>
 8001ede:	08c1      	lsrs	r1, r0, #3
 8001ee0:	0770      	lsls	r0, r6, #29
 8001ee2:	4301      	orrs	r1, r0
 8001ee4:	08f0      	lsrs	r0, r6, #3
 8001ee6:	2f00      	cmp	r7, #0
 8001ee8:	d062      	beq.n	8001fb0 <__aeabi_dadd+0x738>
 8001eea:	2480      	movs	r4, #128	@ 0x80
 8001eec:	0324      	lsls	r4, r4, #12
 8001eee:	4220      	tst	r0, r4
 8001ef0:	d007      	beq.n	8001f02 <__aeabi_dadd+0x68a>
 8001ef2:	08de      	lsrs	r6, r3, #3
 8001ef4:	4226      	tst	r6, r4
 8001ef6:	d104      	bne.n	8001f02 <__aeabi_dadd+0x68a>
 8001ef8:	4665      	mov	r5, ip
 8001efa:	0030      	movs	r0, r6
 8001efc:	08d1      	lsrs	r1, r2, #3
 8001efe:	075b      	lsls	r3, r3, #29
 8001f00:	4319      	orrs	r1, r3
 8001f02:	0f4f      	lsrs	r7, r1, #29
 8001f04:	00c9      	lsls	r1, r1, #3
 8001f06:	08c9      	lsrs	r1, r1, #3
 8001f08:	077f      	lsls	r7, r7, #29
 8001f0a:	430f      	orrs	r7, r1
 8001f0c:	e618      	b.n	8001b40 <__aeabi_dadd+0x2c8>
 8001f0e:	000c      	movs	r4, r1
 8001f10:	0030      	movs	r0, r6
 8001f12:	3c20      	subs	r4, #32
 8001f14:	40e0      	lsrs	r0, r4
 8001f16:	4684      	mov	ip, r0
 8001f18:	2920      	cmp	r1, #32
 8001f1a:	d005      	beq.n	8001f28 <__aeabi_dadd+0x6b0>
 8001f1c:	2440      	movs	r4, #64	@ 0x40
 8001f1e:	1a61      	subs	r1, r4, r1
 8001f20:	408e      	lsls	r6, r1
 8001f22:	4649      	mov	r1, r9
 8001f24:	4331      	orrs	r1, r6
 8001f26:	4689      	mov	r9, r1
 8001f28:	4648      	mov	r0, r9
 8001f2a:	1e41      	subs	r1, r0, #1
 8001f2c:	4188      	sbcs	r0, r1
 8001f2e:	4661      	mov	r1, ip
 8001f30:	0007      	movs	r7, r0
 8001f32:	430f      	orrs	r7, r1
 8001f34:	e630      	b.n	8001b98 <__aeabi_dadd+0x320>
 8001f36:	2120      	movs	r1, #32
 8001f38:	2700      	movs	r7, #0
 8001f3a:	1a09      	subs	r1, r1, r0
 8001f3c:	e50e      	b.n	800195c <__aeabi_dadd+0xe4>
 8001f3e:	001e      	movs	r6, r3
 8001f40:	2f00      	cmp	r7, #0
 8001f42:	d000      	beq.n	8001f46 <__aeabi_dadd+0x6ce>
 8001f44:	e522      	b.n	800198c <__aeabi_dadd+0x114>
 8001f46:	2400      	movs	r4, #0
 8001f48:	e758      	b.n	8001dfc <__aeabi_dadd+0x584>
 8001f4a:	2500      	movs	r5, #0
 8001f4c:	2400      	movs	r4, #0
 8001f4e:	2600      	movs	r6, #0
 8001f50:	e5db      	b.n	8001b0a <__aeabi_dadd+0x292>
 8001f52:	46c0      	nop			@ (mov r8, r8)
 8001f54:	000007fe 	.word	0x000007fe
 8001f58:	000007ff 	.word	0x000007ff
 8001f5c:	ff7fffff 	.word	0xff7fffff
 8001f60:	4647      	mov	r7, r8
 8001f62:	430f      	orrs	r7, r1
 8001f64:	d100      	bne.n	8001f68 <__aeabi_dadd+0x6f0>
 8001f66:	e747      	b.n	8001df8 <__aeabi_dadd+0x580>
 8001f68:	000e      	movs	r6, r1
 8001f6a:	46c1      	mov	r9, r8
 8001f6c:	e5b5      	b.n	8001ada <__aeabi_dadd+0x262>
 8001f6e:	08df      	lsrs	r7, r3, #3
 8001f70:	0764      	lsls	r4, r4, #29
 8001f72:	2102      	movs	r1, #2
 8001f74:	4327      	orrs	r7, r4
 8001f76:	0900      	lsrs	r0, r0, #4
 8001f78:	e5b5      	b.n	8001ae6 <__aeabi_dadd+0x26e>
 8001f7a:	0019      	movs	r1, r3
 8001f7c:	08c0      	lsrs	r0, r0, #3
 8001f7e:	0777      	lsls	r7, r6, #29
 8001f80:	4307      	orrs	r7, r0
 8001f82:	4311      	orrs	r1, r2
 8001f84:	08f0      	lsrs	r0, r6, #3
 8001f86:	2900      	cmp	r1, #0
 8001f88:	d100      	bne.n	8001f8c <__aeabi_dadd+0x714>
 8001f8a:	e5d9      	b.n	8001b40 <__aeabi_dadd+0x2c8>
 8001f8c:	2180      	movs	r1, #128	@ 0x80
 8001f8e:	0309      	lsls	r1, r1, #12
 8001f90:	4208      	tst	r0, r1
 8001f92:	d007      	beq.n	8001fa4 <__aeabi_dadd+0x72c>
 8001f94:	08dc      	lsrs	r4, r3, #3
 8001f96:	420c      	tst	r4, r1
 8001f98:	d104      	bne.n	8001fa4 <__aeabi_dadd+0x72c>
 8001f9a:	08d2      	lsrs	r2, r2, #3
 8001f9c:	075b      	lsls	r3, r3, #29
 8001f9e:	431a      	orrs	r2, r3
 8001fa0:	0017      	movs	r7, r2
 8001fa2:	0020      	movs	r0, r4
 8001fa4:	0f7b      	lsrs	r3, r7, #29
 8001fa6:	00ff      	lsls	r7, r7, #3
 8001fa8:	08ff      	lsrs	r7, r7, #3
 8001faa:	075b      	lsls	r3, r3, #29
 8001fac:	431f      	orrs	r7, r3
 8001fae:	e5c7      	b.n	8001b40 <__aeabi_dadd+0x2c8>
 8001fb0:	000f      	movs	r7, r1
 8001fb2:	e5c5      	b.n	8001b40 <__aeabi_dadd+0x2c8>
 8001fb4:	4b12      	ldr	r3, [pc, #72]	@ (8002000 <__aeabi_dadd+0x788>)
 8001fb6:	08d2      	lsrs	r2, r2, #3
 8001fb8:	4033      	ands	r3, r6
 8001fba:	075f      	lsls	r7, r3, #29
 8001fbc:	025b      	lsls	r3, r3, #9
 8001fbe:	2401      	movs	r4, #1
 8001fc0:	4317      	orrs	r7, r2
 8001fc2:	0b1e      	lsrs	r6, r3, #12
 8001fc4:	e5a1      	b.n	8001b0a <__aeabi_dadd+0x292>
 8001fc6:	4226      	tst	r6, r4
 8001fc8:	d012      	beq.n	8001ff0 <__aeabi_dadd+0x778>
 8001fca:	4b0d      	ldr	r3, [pc, #52]	@ (8002000 <__aeabi_dadd+0x788>)
 8001fcc:	4665      	mov	r5, ip
 8001fce:	0002      	movs	r2, r0
 8001fd0:	2401      	movs	r4, #1
 8001fd2:	401e      	ands	r6, r3
 8001fd4:	e4e6      	b.n	80019a4 <__aeabi_dadd+0x12c>
 8001fd6:	0021      	movs	r1, r4
 8001fd8:	e585      	b.n	8001ae6 <__aeabi_dadd+0x26e>
 8001fda:	0017      	movs	r7, r2
 8001fdc:	e5a8      	b.n	8001b30 <__aeabi_dadd+0x2b8>
 8001fde:	003a      	movs	r2, r7
 8001fe0:	e4d4      	b.n	800198c <__aeabi_dadd+0x114>
 8001fe2:	08db      	lsrs	r3, r3, #3
 8001fe4:	0764      	lsls	r4, r4, #29
 8001fe6:	431c      	orrs	r4, r3
 8001fe8:	0027      	movs	r7, r4
 8001fea:	2102      	movs	r1, #2
 8001fec:	0900      	lsrs	r0, r0, #4
 8001fee:	e57a      	b.n	8001ae6 <__aeabi_dadd+0x26e>
 8001ff0:	08c0      	lsrs	r0, r0, #3
 8001ff2:	0777      	lsls	r7, r6, #29
 8001ff4:	4307      	orrs	r7, r0
 8001ff6:	4665      	mov	r5, ip
 8001ff8:	2100      	movs	r1, #0
 8001ffa:	08f0      	lsrs	r0, r6, #3
 8001ffc:	e573      	b.n	8001ae6 <__aeabi_dadd+0x26e>
 8001ffe:	46c0      	nop			@ (mov r8, r8)
 8002000:	ff7fffff 	.word	0xff7fffff

08002004 <__aeabi_ddiv>:
 8002004:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002006:	46de      	mov	lr, fp
 8002008:	4645      	mov	r5, r8
 800200a:	4657      	mov	r7, sl
 800200c:	464e      	mov	r6, r9
 800200e:	b5e0      	push	{r5, r6, r7, lr}
 8002010:	b087      	sub	sp, #28
 8002012:	9200      	str	r2, [sp, #0]
 8002014:	9301      	str	r3, [sp, #4]
 8002016:	030b      	lsls	r3, r1, #12
 8002018:	0b1b      	lsrs	r3, r3, #12
 800201a:	469b      	mov	fp, r3
 800201c:	0fca      	lsrs	r2, r1, #31
 800201e:	004b      	lsls	r3, r1, #1
 8002020:	0004      	movs	r4, r0
 8002022:	4680      	mov	r8, r0
 8002024:	0d5b      	lsrs	r3, r3, #21
 8002026:	9202      	str	r2, [sp, #8]
 8002028:	d100      	bne.n	800202c <__aeabi_ddiv+0x28>
 800202a:	e098      	b.n	800215e <__aeabi_ddiv+0x15a>
 800202c:	4a7c      	ldr	r2, [pc, #496]	@ (8002220 <__aeabi_ddiv+0x21c>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d037      	beq.n	80020a2 <__aeabi_ddiv+0x9e>
 8002032:	4659      	mov	r1, fp
 8002034:	0f42      	lsrs	r2, r0, #29
 8002036:	00c9      	lsls	r1, r1, #3
 8002038:	430a      	orrs	r2, r1
 800203a:	2180      	movs	r1, #128	@ 0x80
 800203c:	0409      	lsls	r1, r1, #16
 800203e:	4311      	orrs	r1, r2
 8002040:	00c2      	lsls	r2, r0, #3
 8002042:	4690      	mov	r8, r2
 8002044:	4a77      	ldr	r2, [pc, #476]	@ (8002224 <__aeabi_ddiv+0x220>)
 8002046:	4689      	mov	r9, r1
 8002048:	4692      	mov	sl, r2
 800204a:	449a      	add	sl, r3
 800204c:	2300      	movs	r3, #0
 800204e:	2400      	movs	r4, #0
 8002050:	9303      	str	r3, [sp, #12]
 8002052:	9e00      	ldr	r6, [sp, #0]
 8002054:	9f01      	ldr	r7, [sp, #4]
 8002056:	033b      	lsls	r3, r7, #12
 8002058:	0b1b      	lsrs	r3, r3, #12
 800205a:	469b      	mov	fp, r3
 800205c:	007b      	lsls	r3, r7, #1
 800205e:	0030      	movs	r0, r6
 8002060:	0d5b      	lsrs	r3, r3, #21
 8002062:	0ffd      	lsrs	r5, r7, #31
 8002064:	2b00      	cmp	r3, #0
 8002066:	d059      	beq.n	800211c <__aeabi_ddiv+0x118>
 8002068:	4a6d      	ldr	r2, [pc, #436]	@ (8002220 <__aeabi_ddiv+0x21c>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d048      	beq.n	8002100 <__aeabi_ddiv+0xfc>
 800206e:	4659      	mov	r1, fp
 8002070:	0f72      	lsrs	r2, r6, #29
 8002072:	00c9      	lsls	r1, r1, #3
 8002074:	430a      	orrs	r2, r1
 8002076:	2180      	movs	r1, #128	@ 0x80
 8002078:	0409      	lsls	r1, r1, #16
 800207a:	4311      	orrs	r1, r2
 800207c:	468b      	mov	fp, r1
 800207e:	4969      	ldr	r1, [pc, #420]	@ (8002224 <__aeabi_ddiv+0x220>)
 8002080:	00f2      	lsls	r2, r6, #3
 8002082:	468c      	mov	ip, r1
 8002084:	4651      	mov	r1, sl
 8002086:	4463      	add	r3, ip
 8002088:	1acb      	subs	r3, r1, r3
 800208a:	469a      	mov	sl, r3
 800208c:	2100      	movs	r1, #0
 800208e:	9e02      	ldr	r6, [sp, #8]
 8002090:	406e      	eors	r6, r5
 8002092:	b2f6      	uxtb	r6, r6
 8002094:	2c0f      	cmp	r4, #15
 8002096:	d900      	bls.n	800209a <__aeabi_ddiv+0x96>
 8002098:	e0ce      	b.n	8002238 <__aeabi_ddiv+0x234>
 800209a:	4b63      	ldr	r3, [pc, #396]	@ (8002228 <__aeabi_ddiv+0x224>)
 800209c:	00a4      	lsls	r4, r4, #2
 800209e:	591b      	ldr	r3, [r3, r4]
 80020a0:	469f      	mov	pc, r3
 80020a2:	465a      	mov	r2, fp
 80020a4:	4302      	orrs	r2, r0
 80020a6:	4691      	mov	r9, r2
 80020a8:	d000      	beq.n	80020ac <__aeabi_ddiv+0xa8>
 80020aa:	e090      	b.n	80021ce <__aeabi_ddiv+0x1ca>
 80020ac:	469a      	mov	sl, r3
 80020ae:	2302      	movs	r3, #2
 80020b0:	4690      	mov	r8, r2
 80020b2:	2408      	movs	r4, #8
 80020b4:	9303      	str	r3, [sp, #12]
 80020b6:	e7cc      	b.n	8002052 <__aeabi_ddiv+0x4e>
 80020b8:	46cb      	mov	fp, r9
 80020ba:	4642      	mov	r2, r8
 80020bc:	9d02      	ldr	r5, [sp, #8]
 80020be:	9903      	ldr	r1, [sp, #12]
 80020c0:	2902      	cmp	r1, #2
 80020c2:	d100      	bne.n	80020c6 <__aeabi_ddiv+0xc2>
 80020c4:	e1de      	b.n	8002484 <__aeabi_ddiv+0x480>
 80020c6:	2903      	cmp	r1, #3
 80020c8:	d100      	bne.n	80020cc <__aeabi_ddiv+0xc8>
 80020ca:	e08d      	b.n	80021e8 <__aeabi_ddiv+0x1e4>
 80020cc:	2901      	cmp	r1, #1
 80020ce:	d000      	beq.n	80020d2 <__aeabi_ddiv+0xce>
 80020d0:	e179      	b.n	80023c6 <__aeabi_ddiv+0x3c2>
 80020d2:	002e      	movs	r6, r5
 80020d4:	2200      	movs	r2, #0
 80020d6:	2300      	movs	r3, #0
 80020d8:	2400      	movs	r4, #0
 80020da:	4690      	mov	r8, r2
 80020dc:	051b      	lsls	r3, r3, #20
 80020de:	4323      	orrs	r3, r4
 80020e0:	07f6      	lsls	r6, r6, #31
 80020e2:	4333      	orrs	r3, r6
 80020e4:	4640      	mov	r0, r8
 80020e6:	0019      	movs	r1, r3
 80020e8:	b007      	add	sp, #28
 80020ea:	bcf0      	pop	{r4, r5, r6, r7}
 80020ec:	46bb      	mov	fp, r7
 80020ee:	46b2      	mov	sl, r6
 80020f0:	46a9      	mov	r9, r5
 80020f2:	46a0      	mov	r8, r4
 80020f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020f6:	2200      	movs	r2, #0
 80020f8:	2400      	movs	r4, #0
 80020fa:	4690      	mov	r8, r2
 80020fc:	4b48      	ldr	r3, [pc, #288]	@ (8002220 <__aeabi_ddiv+0x21c>)
 80020fe:	e7ed      	b.n	80020dc <__aeabi_ddiv+0xd8>
 8002100:	465a      	mov	r2, fp
 8002102:	9b00      	ldr	r3, [sp, #0]
 8002104:	431a      	orrs	r2, r3
 8002106:	4b49      	ldr	r3, [pc, #292]	@ (800222c <__aeabi_ddiv+0x228>)
 8002108:	469c      	mov	ip, r3
 800210a:	44e2      	add	sl, ip
 800210c:	2a00      	cmp	r2, #0
 800210e:	d159      	bne.n	80021c4 <__aeabi_ddiv+0x1c0>
 8002110:	2302      	movs	r3, #2
 8002112:	431c      	orrs	r4, r3
 8002114:	2300      	movs	r3, #0
 8002116:	2102      	movs	r1, #2
 8002118:	469b      	mov	fp, r3
 800211a:	e7b8      	b.n	800208e <__aeabi_ddiv+0x8a>
 800211c:	465a      	mov	r2, fp
 800211e:	9b00      	ldr	r3, [sp, #0]
 8002120:	431a      	orrs	r2, r3
 8002122:	d049      	beq.n	80021b8 <__aeabi_ddiv+0x1b4>
 8002124:	465b      	mov	r3, fp
 8002126:	2b00      	cmp	r3, #0
 8002128:	d100      	bne.n	800212c <__aeabi_ddiv+0x128>
 800212a:	e19c      	b.n	8002466 <__aeabi_ddiv+0x462>
 800212c:	4658      	mov	r0, fp
 800212e:	f001 fbeb 	bl	8003908 <__clzsi2>
 8002132:	0002      	movs	r2, r0
 8002134:	0003      	movs	r3, r0
 8002136:	3a0b      	subs	r2, #11
 8002138:	271d      	movs	r7, #29
 800213a:	9e00      	ldr	r6, [sp, #0]
 800213c:	1aba      	subs	r2, r7, r2
 800213e:	0019      	movs	r1, r3
 8002140:	4658      	mov	r0, fp
 8002142:	40d6      	lsrs	r6, r2
 8002144:	3908      	subs	r1, #8
 8002146:	4088      	lsls	r0, r1
 8002148:	0032      	movs	r2, r6
 800214a:	4302      	orrs	r2, r0
 800214c:	4693      	mov	fp, r2
 800214e:	9a00      	ldr	r2, [sp, #0]
 8002150:	408a      	lsls	r2, r1
 8002152:	4937      	ldr	r1, [pc, #220]	@ (8002230 <__aeabi_ddiv+0x22c>)
 8002154:	4453      	add	r3, sl
 8002156:	468a      	mov	sl, r1
 8002158:	2100      	movs	r1, #0
 800215a:	449a      	add	sl, r3
 800215c:	e797      	b.n	800208e <__aeabi_ddiv+0x8a>
 800215e:	465b      	mov	r3, fp
 8002160:	4303      	orrs	r3, r0
 8002162:	4699      	mov	r9, r3
 8002164:	d021      	beq.n	80021aa <__aeabi_ddiv+0x1a6>
 8002166:	465b      	mov	r3, fp
 8002168:	2b00      	cmp	r3, #0
 800216a:	d100      	bne.n	800216e <__aeabi_ddiv+0x16a>
 800216c:	e169      	b.n	8002442 <__aeabi_ddiv+0x43e>
 800216e:	4658      	mov	r0, fp
 8002170:	f001 fbca 	bl	8003908 <__clzsi2>
 8002174:	230b      	movs	r3, #11
 8002176:	425b      	negs	r3, r3
 8002178:	469c      	mov	ip, r3
 800217a:	0002      	movs	r2, r0
 800217c:	4484      	add	ip, r0
 800217e:	4666      	mov	r6, ip
 8002180:	231d      	movs	r3, #29
 8002182:	1b9b      	subs	r3, r3, r6
 8002184:	0026      	movs	r6, r4
 8002186:	0011      	movs	r1, r2
 8002188:	4658      	mov	r0, fp
 800218a:	40de      	lsrs	r6, r3
 800218c:	3908      	subs	r1, #8
 800218e:	4088      	lsls	r0, r1
 8002190:	0033      	movs	r3, r6
 8002192:	4303      	orrs	r3, r0
 8002194:	4699      	mov	r9, r3
 8002196:	0023      	movs	r3, r4
 8002198:	408b      	lsls	r3, r1
 800219a:	4698      	mov	r8, r3
 800219c:	4b25      	ldr	r3, [pc, #148]	@ (8002234 <__aeabi_ddiv+0x230>)
 800219e:	2400      	movs	r4, #0
 80021a0:	1a9b      	subs	r3, r3, r2
 80021a2:	469a      	mov	sl, r3
 80021a4:	2300      	movs	r3, #0
 80021a6:	9303      	str	r3, [sp, #12]
 80021a8:	e753      	b.n	8002052 <__aeabi_ddiv+0x4e>
 80021aa:	2300      	movs	r3, #0
 80021ac:	4698      	mov	r8, r3
 80021ae:	469a      	mov	sl, r3
 80021b0:	3301      	adds	r3, #1
 80021b2:	2404      	movs	r4, #4
 80021b4:	9303      	str	r3, [sp, #12]
 80021b6:	e74c      	b.n	8002052 <__aeabi_ddiv+0x4e>
 80021b8:	2301      	movs	r3, #1
 80021ba:	431c      	orrs	r4, r3
 80021bc:	2300      	movs	r3, #0
 80021be:	2101      	movs	r1, #1
 80021c0:	469b      	mov	fp, r3
 80021c2:	e764      	b.n	800208e <__aeabi_ddiv+0x8a>
 80021c4:	2303      	movs	r3, #3
 80021c6:	0032      	movs	r2, r6
 80021c8:	2103      	movs	r1, #3
 80021ca:	431c      	orrs	r4, r3
 80021cc:	e75f      	b.n	800208e <__aeabi_ddiv+0x8a>
 80021ce:	469a      	mov	sl, r3
 80021d0:	2303      	movs	r3, #3
 80021d2:	46d9      	mov	r9, fp
 80021d4:	240c      	movs	r4, #12
 80021d6:	9303      	str	r3, [sp, #12]
 80021d8:	e73b      	b.n	8002052 <__aeabi_ddiv+0x4e>
 80021da:	2300      	movs	r3, #0
 80021dc:	2480      	movs	r4, #128	@ 0x80
 80021de:	4698      	mov	r8, r3
 80021e0:	2600      	movs	r6, #0
 80021e2:	4b0f      	ldr	r3, [pc, #60]	@ (8002220 <__aeabi_ddiv+0x21c>)
 80021e4:	0324      	lsls	r4, r4, #12
 80021e6:	e779      	b.n	80020dc <__aeabi_ddiv+0xd8>
 80021e8:	2480      	movs	r4, #128	@ 0x80
 80021ea:	465b      	mov	r3, fp
 80021ec:	0324      	lsls	r4, r4, #12
 80021ee:	431c      	orrs	r4, r3
 80021f0:	0324      	lsls	r4, r4, #12
 80021f2:	002e      	movs	r6, r5
 80021f4:	4690      	mov	r8, r2
 80021f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002220 <__aeabi_ddiv+0x21c>)
 80021f8:	0b24      	lsrs	r4, r4, #12
 80021fa:	e76f      	b.n	80020dc <__aeabi_ddiv+0xd8>
 80021fc:	2480      	movs	r4, #128	@ 0x80
 80021fe:	464b      	mov	r3, r9
 8002200:	0324      	lsls	r4, r4, #12
 8002202:	4223      	tst	r3, r4
 8002204:	d002      	beq.n	800220c <__aeabi_ddiv+0x208>
 8002206:	465b      	mov	r3, fp
 8002208:	4223      	tst	r3, r4
 800220a:	d0f0      	beq.n	80021ee <__aeabi_ddiv+0x1ea>
 800220c:	2480      	movs	r4, #128	@ 0x80
 800220e:	464b      	mov	r3, r9
 8002210:	0324      	lsls	r4, r4, #12
 8002212:	431c      	orrs	r4, r3
 8002214:	0324      	lsls	r4, r4, #12
 8002216:	9e02      	ldr	r6, [sp, #8]
 8002218:	4b01      	ldr	r3, [pc, #4]	@ (8002220 <__aeabi_ddiv+0x21c>)
 800221a:	0b24      	lsrs	r4, r4, #12
 800221c:	e75e      	b.n	80020dc <__aeabi_ddiv+0xd8>
 800221e:	46c0      	nop			@ (mov r8, r8)
 8002220:	000007ff 	.word	0x000007ff
 8002224:	fffffc01 	.word	0xfffffc01
 8002228:	0800de24 	.word	0x0800de24
 800222c:	fffff801 	.word	0xfffff801
 8002230:	000003f3 	.word	0x000003f3
 8002234:	fffffc0d 	.word	0xfffffc0d
 8002238:	45cb      	cmp	fp, r9
 800223a:	d200      	bcs.n	800223e <__aeabi_ddiv+0x23a>
 800223c:	e0f8      	b.n	8002430 <__aeabi_ddiv+0x42c>
 800223e:	d100      	bne.n	8002242 <__aeabi_ddiv+0x23e>
 8002240:	e0f3      	b.n	800242a <__aeabi_ddiv+0x426>
 8002242:	2301      	movs	r3, #1
 8002244:	425b      	negs	r3, r3
 8002246:	469c      	mov	ip, r3
 8002248:	4644      	mov	r4, r8
 800224a:	4648      	mov	r0, r9
 800224c:	2500      	movs	r5, #0
 800224e:	44e2      	add	sl, ip
 8002250:	465b      	mov	r3, fp
 8002252:	0e17      	lsrs	r7, r2, #24
 8002254:	021b      	lsls	r3, r3, #8
 8002256:	431f      	orrs	r7, r3
 8002258:	0c19      	lsrs	r1, r3, #16
 800225a:	043b      	lsls	r3, r7, #16
 800225c:	0212      	lsls	r2, r2, #8
 800225e:	9700      	str	r7, [sp, #0]
 8002260:	0c1f      	lsrs	r7, r3, #16
 8002262:	4691      	mov	r9, r2
 8002264:	9102      	str	r1, [sp, #8]
 8002266:	9703      	str	r7, [sp, #12]
 8002268:	f7fd fff8 	bl	800025c <__aeabi_uidivmod>
 800226c:	0002      	movs	r2, r0
 800226e:	437a      	muls	r2, r7
 8002270:	040b      	lsls	r3, r1, #16
 8002272:	0c21      	lsrs	r1, r4, #16
 8002274:	4680      	mov	r8, r0
 8002276:	4319      	orrs	r1, r3
 8002278:	428a      	cmp	r2, r1
 800227a:	d909      	bls.n	8002290 <__aeabi_ddiv+0x28c>
 800227c:	9f00      	ldr	r7, [sp, #0]
 800227e:	2301      	movs	r3, #1
 8002280:	46bc      	mov	ip, r7
 8002282:	425b      	negs	r3, r3
 8002284:	4461      	add	r1, ip
 8002286:	469c      	mov	ip, r3
 8002288:	44e0      	add	r8, ip
 800228a:	428f      	cmp	r7, r1
 800228c:	d800      	bhi.n	8002290 <__aeabi_ddiv+0x28c>
 800228e:	e15c      	b.n	800254a <__aeabi_ddiv+0x546>
 8002290:	1a88      	subs	r0, r1, r2
 8002292:	9902      	ldr	r1, [sp, #8]
 8002294:	f7fd ffe2 	bl	800025c <__aeabi_uidivmod>
 8002298:	9a03      	ldr	r2, [sp, #12]
 800229a:	0424      	lsls	r4, r4, #16
 800229c:	4342      	muls	r2, r0
 800229e:	0409      	lsls	r1, r1, #16
 80022a0:	0c24      	lsrs	r4, r4, #16
 80022a2:	0003      	movs	r3, r0
 80022a4:	430c      	orrs	r4, r1
 80022a6:	42a2      	cmp	r2, r4
 80022a8:	d906      	bls.n	80022b8 <__aeabi_ddiv+0x2b4>
 80022aa:	9900      	ldr	r1, [sp, #0]
 80022ac:	3b01      	subs	r3, #1
 80022ae:	468c      	mov	ip, r1
 80022b0:	4464      	add	r4, ip
 80022b2:	42a1      	cmp	r1, r4
 80022b4:	d800      	bhi.n	80022b8 <__aeabi_ddiv+0x2b4>
 80022b6:	e142      	b.n	800253e <__aeabi_ddiv+0x53a>
 80022b8:	1aa0      	subs	r0, r4, r2
 80022ba:	4642      	mov	r2, r8
 80022bc:	0412      	lsls	r2, r2, #16
 80022be:	431a      	orrs	r2, r3
 80022c0:	4693      	mov	fp, r2
 80022c2:	464b      	mov	r3, r9
 80022c4:	4659      	mov	r1, fp
 80022c6:	0c1b      	lsrs	r3, r3, #16
 80022c8:	001f      	movs	r7, r3
 80022ca:	9304      	str	r3, [sp, #16]
 80022cc:	040b      	lsls	r3, r1, #16
 80022ce:	4649      	mov	r1, r9
 80022d0:	0409      	lsls	r1, r1, #16
 80022d2:	0c09      	lsrs	r1, r1, #16
 80022d4:	000c      	movs	r4, r1
 80022d6:	0c1b      	lsrs	r3, r3, #16
 80022d8:	435c      	muls	r4, r3
 80022da:	0c12      	lsrs	r2, r2, #16
 80022dc:	437b      	muls	r3, r7
 80022de:	4688      	mov	r8, r1
 80022e0:	4351      	muls	r1, r2
 80022e2:	437a      	muls	r2, r7
 80022e4:	0c27      	lsrs	r7, r4, #16
 80022e6:	46bc      	mov	ip, r7
 80022e8:	185b      	adds	r3, r3, r1
 80022ea:	4463      	add	r3, ip
 80022ec:	4299      	cmp	r1, r3
 80022ee:	d903      	bls.n	80022f8 <__aeabi_ddiv+0x2f4>
 80022f0:	2180      	movs	r1, #128	@ 0x80
 80022f2:	0249      	lsls	r1, r1, #9
 80022f4:	468c      	mov	ip, r1
 80022f6:	4462      	add	r2, ip
 80022f8:	0c19      	lsrs	r1, r3, #16
 80022fa:	0424      	lsls	r4, r4, #16
 80022fc:	041b      	lsls	r3, r3, #16
 80022fe:	0c24      	lsrs	r4, r4, #16
 8002300:	188a      	adds	r2, r1, r2
 8002302:	191c      	adds	r4, r3, r4
 8002304:	4290      	cmp	r0, r2
 8002306:	d302      	bcc.n	800230e <__aeabi_ddiv+0x30a>
 8002308:	d116      	bne.n	8002338 <__aeabi_ddiv+0x334>
 800230a:	42a5      	cmp	r5, r4
 800230c:	d214      	bcs.n	8002338 <__aeabi_ddiv+0x334>
 800230e:	465b      	mov	r3, fp
 8002310:	9f00      	ldr	r7, [sp, #0]
 8002312:	3b01      	subs	r3, #1
 8002314:	444d      	add	r5, r9
 8002316:	9305      	str	r3, [sp, #20]
 8002318:	454d      	cmp	r5, r9
 800231a:	419b      	sbcs	r3, r3
 800231c:	46bc      	mov	ip, r7
 800231e:	425b      	negs	r3, r3
 8002320:	4463      	add	r3, ip
 8002322:	18c0      	adds	r0, r0, r3
 8002324:	4287      	cmp	r7, r0
 8002326:	d300      	bcc.n	800232a <__aeabi_ddiv+0x326>
 8002328:	e102      	b.n	8002530 <__aeabi_ddiv+0x52c>
 800232a:	4282      	cmp	r2, r0
 800232c:	d900      	bls.n	8002330 <__aeabi_ddiv+0x32c>
 800232e:	e129      	b.n	8002584 <__aeabi_ddiv+0x580>
 8002330:	d100      	bne.n	8002334 <__aeabi_ddiv+0x330>
 8002332:	e124      	b.n	800257e <__aeabi_ddiv+0x57a>
 8002334:	9b05      	ldr	r3, [sp, #20]
 8002336:	469b      	mov	fp, r3
 8002338:	1b2c      	subs	r4, r5, r4
 800233a:	42a5      	cmp	r5, r4
 800233c:	41ad      	sbcs	r5, r5
 800233e:	9b00      	ldr	r3, [sp, #0]
 8002340:	1a80      	subs	r0, r0, r2
 8002342:	426d      	negs	r5, r5
 8002344:	1b40      	subs	r0, r0, r5
 8002346:	4283      	cmp	r3, r0
 8002348:	d100      	bne.n	800234c <__aeabi_ddiv+0x348>
 800234a:	e10f      	b.n	800256c <__aeabi_ddiv+0x568>
 800234c:	9902      	ldr	r1, [sp, #8]
 800234e:	f7fd ff85 	bl	800025c <__aeabi_uidivmod>
 8002352:	9a03      	ldr	r2, [sp, #12]
 8002354:	040b      	lsls	r3, r1, #16
 8002356:	4342      	muls	r2, r0
 8002358:	0c21      	lsrs	r1, r4, #16
 800235a:	0005      	movs	r5, r0
 800235c:	4319      	orrs	r1, r3
 800235e:	428a      	cmp	r2, r1
 8002360:	d900      	bls.n	8002364 <__aeabi_ddiv+0x360>
 8002362:	e0cb      	b.n	80024fc <__aeabi_ddiv+0x4f8>
 8002364:	1a88      	subs	r0, r1, r2
 8002366:	9902      	ldr	r1, [sp, #8]
 8002368:	f7fd ff78 	bl	800025c <__aeabi_uidivmod>
 800236c:	9a03      	ldr	r2, [sp, #12]
 800236e:	0424      	lsls	r4, r4, #16
 8002370:	4342      	muls	r2, r0
 8002372:	0409      	lsls	r1, r1, #16
 8002374:	0c24      	lsrs	r4, r4, #16
 8002376:	0003      	movs	r3, r0
 8002378:	430c      	orrs	r4, r1
 800237a:	42a2      	cmp	r2, r4
 800237c:	d900      	bls.n	8002380 <__aeabi_ddiv+0x37c>
 800237e:	e0ca      	b.n	8002516 <__aeabi_ddiv+0x512>
 8002380:	4641      	mov	r1, r8
 8002382:	1aa4      	subs	r4, r4, r2
 8002384:	042a      	lsls	r2, r5, #16
 8002386:	431a      	orrs	r2, r3
 8002388:	9f04      	ldr	r7, [sp, #16]
 800238a:	0413      	lsls	r3, r2, #16
 800238c:	0c1b      	lsrs	r3, r3, #16
 800238e:	4359      	muls	r1, r3
 8002390:	4640      	mov	r0, r8
 8002392:	437b      	muls	r3, r7
 8002394:	469c      	mov	ip, r3
 8002396:	0c15      	lsrs	r5, r2, #16
 8002398:	4368      	muls	r0, r5
 800239a:	0c0b      	lsrs	r3, r1, #16
 800239c:	4484      	add	ip, r0
 800239e:	4463      	add	r3, ip
 80023a0:	437d      	muls	r5, r7
 80023a2:	4298      	cmp	r0, r3
 80023a4:	d903      	bls.n	80023ae <__aeabi_ddiv+0x3aa>
 80023a6:	2080      	movs	r0, #128	@ 0x80
 80023a8:	0240      	lsls	r0, r0, #9
 80023aa:	4684      	mov	ip, r0
 80023ac:	4465      	add	r5, ip
 80023ae:	0c18      	lsrs	r0, r3, #16
 80023b0:	0409      	lsls	r1, r1, #16
 80023b2:	041b      	lsls	r3, r3, #16
 80023b4:	0c09      	lsrs	r1, r1, #16
 80023b6:	1940      	adds	r0, r0, r5
 80023b8:	185b      	adds	r3, r3, r1
 80023ba:	4284      	cmp	r4, r0
 80023bc:	d327      	bcc.n	800240e <__aeabi_ddiv+0x40a>
 80023be:	d023      	beq.n	8002408 <__aeabi_ddiv+0x404>
 80023c0:	2301      	movs	r3, #1
 80023c2:	0035      	movs	r5, r6
 80023c4:	431a      	orrs	r2, r3
 80023c6:	4b94      	ldr	r3, [pc, #592]	@ (8002618 <__aeabi_ddiv+0x614>)
 80023c8:	4453      	add	r3, sl
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	dd60      	ble.n	8002490 <__aeabi_ddiv+0x48c>
 80023ce:	0751      	lsls	r1, r2, #29
 80023d0:	d000      	beq.n	80023d4 <__aeabi_ddiv+0x3d0>
 80023d2:	e086      	b.n	80024e2 <__aeabi_ddiv+0x4de>
 80023d4:	002e      	movs	r6, r5
 80023d6:	08d1      	lsrs	r1, r2, #3
 80023d8:	465a      	mov	r2, fp
 80023da:	01d2      	lsls	r2, r2, #7
 80023dc:	d506      	bpl.n	80023ec <__aeabi_ddiv+0x3e8>
 80023de:	465a      	mov	r2, fp
 80023e0:	4b8e      	ldr	r3, [pc, #568]	@ (800261c <__aeabi_ddiv+0x618>)
 80023e2:	401a      	ands	r2, r3
 80023e4:	2380      	movs	r3, #128	@ 0x80
 80023e6:	4693      	mov	fp, r2
 80023e8:	00db      	lsls	r3, r3, #3
 80023ea:	4453      	add	r3, sl
 80023ec:	4a8c      	ldr	r2, [pc, #560]	@ (8002620 <__aeabi_ddiv+0x61c>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	dd00      	ble.n	80023f4 <__aeabi_ddiv+0x3f0>
 80023f2:	e680      	b.n	80020f6 <__aeabi_ddiv+0xf2>
 80023f4:	465a      	mov	r2, fp
 80023f6:	0752      	lsls	r2, r2, #29
 80023f8:	430a      	orrs	r2, r1
 80023fa:	4690      	mov	r8, r2
 80023fc:	465a      	mov	r2, fp
 80023fe:	055b      	lsls	r3, r3, #21
 8002400:	0254      	lsls	r4, r2, #9
 8002402:	0b24      	lsrs	r4, r4, #12
 8002404:	0d5b      	lsrs	r3, r3, #21
 8002406:	e669      	b.n	80020dc <__aeabi_ddiv+0xd8>
 8002408:	0035      	movs	r5, r6
 800240a:	2b00      	cmp	r3, #0
 800240c:	d0db      	beq.n	80023c6 <__aeabi_ddiv+0x3c2>
 800240e:	9d00      	ldr	r5, [sp, #0]
 8002410:	1e51      	subs	r1, r2, #1
 8002412:	46ac      	mov	ip, r5
 8002414:	4464      	add	r4, ip
 8002416:	42ac      	cmp	r4, r5
 8002418:	d200      	bcs.n	800241c <__aeabi_ddiv+0x418>
 800241a:	e09e      	b.n	800255a <__aeabi_ddiv+0x556>
 800241c:	4284      	cmp	r4, r0
 800241e:	d200      	bcs.n	8002422 <__aeabi_ddiv+0x41e>
 8002420:	e0e1      	b.n	80025e6 <__aeabi_ddiv+0x5e2>
 8002422:	d100      	bne.n	8002426 <__aeabi_ddiv+0x422>
 8002424:	e0ee      	b.n	8002604 <__aeabi_ddiv+0x600>
 8002426:	000a      	movs	r2, r1
 8002428:	e7ca      	b.n	80023c0 <__aeabi_ddiv+0x3bc>
 800242a:	4542      	cmp	r2, r8
 800242c:	d900      	bls.n	8002430 <__aeabi_ddiv+0x42c>
 800242e:	e708      	b.n	8002242 <__aeabi_ddiv+0x23e>
 8002430:	464b      	mov	r3, r9
 8002432:	07dc      	lsls	r4, r3, #31
 8002434:	0858      	lsrs	r0, r3, #1
 8002436:	4643      	mov	r3, r8
 8002438:	085b      	lsrs	r3, r3, #1
 800243a:	431c      	orrs	r4, r3
 800243c:	4643      	mov	r3, r8
 800243e:	07dd      	lsls	r5, r3, #31
 8002440:	e706      	b.n	8002250 <__aeabi_ddiv+0x24c>
 8002442:	f001 fa61 	bl	8003908 <__clzsi2>
 8002446:	2315      	movs	r3, #21
 8002448:	469c      	mov	ip, r3
 800244a:	4484      	add	ip, r0
 800244c:	0002      	movs	r2, r0
 800244e:	4663      	mov	r3, ip
 8002450:	3220      	adds	r2, #32
 8002452:	2b1c      	cmp	r3, #28
 8002454:	dc00      	bgt.n	8002458 <__aeabi_ddiv+0x454>
 8002456:	e692      	b.n	800217e <__aeabi_ddiv+0x17a>
 8002458:	0023      	movs	r3, r4
 800245a:	3808      	subs	r0, #8
 800245c:	4083      	lsls	r3, r0
 800245e:	4699      	mov	r9, r3
 8002460:	2300      	movs	r3, #0
 8002462:	4698      	mov	r8, r3
 8002464:	e69a      	b.n	800219c <__aeabi_ddiv+0x198>
 8002466:	f001 fa4f 	bl	8003908 <__clzsi2>
 800246a:	0002      	movs	r2, r0
 800246c:	0003      	movs	r3, r0
 800246e:	3215      	adds	r2, #21
 8002470:	3320      	adds	r3, #32
 8002472:	2a1c      	cmp	r2, #28
 8002474:	dc00      	bgt.n	8002478 <__aeabi_ddiv+0x474>
 8002476:	e65f      	b.n	8002138 <__aeabi_ddiv+0x134>
 8002478:	9900      	ldr	r1, [sp, #0]
 800247a:	3808      	subs	r0, #8
 800247c:	4081      	lsls	r1, r0
 800247e:	2200      	movs	r2, #0
 8002480:	468b      	mov	fp, r1
 8002482:	e666      	b.n	8002152 <__aeabi_ddiv+0x14e>
 8002484:	2200      	movs	r2, #0
 8002486:	002e      	movs	r6, r5
 8002488:	2400      	movs	r4, #0
 800248a:	4690      	mov	r8, r2
 800248c:	4b65      	ldr	r3, [pc, #404]	@ (8002624 <__aeabi_ddiv+0x620>)
 800248e:	e625      	b.n	80020dc <__aeabi_ddiv+0xd8>
 8002490:	002e      	movs	r6, r5
 8002492:	2101      	movs	r1, #1
 8002494:	1ac9      	subs	r1, r1, r3
 8002496:	2938      	cmp	r1, #56	@ 0x38
 8002498:	dd00      	ble.n	800249c <__aeabi_ddiv+0x498>
 800249a:	e61b      	b.n	80020d4 <__aeabi_ddiv+0xd0>
 800249c:	291f      	cmp	r1, #31
 800249e:	dc7e      	bgt.n	800259e <__aeabi_ddiv+0x59a>
 80024a0:	4861      	ldr	r0, [pc, #388]	@ (8002628 <__aeabi_ddiv+0x624>)
 80024a2:	0014      	movs	r4, r2
 80024a4:	4450      	add	r0, sl
 80024a6:	465b      	mov	r3, fp
 80024a8:	4082      	lsls	r2, r0
 80024aa:	4083      	lsls	r3, r0
 80024ac:	40cc      	lsrs	r4, r1
 80024ae:	1e50      	subs	r0, r2, #1
 80024b0:	4182      	sbcs	r2, r0
 80024b2:	4323      	orrs	r3, r4
 80024b4:	431a      	orrs	r2, r3
 80024b6:	465b      	mov	r3, fp
 80024b8:	40cb      	lsrs	r3, r1
 80024ba:	0751      	lsls	r1, r2, #29
 80024bc:	d009      	beq.n	80024d2 <__aeabi_ddiv+0x4ce>
 80024be:	210f      	movs	r1, #15
 80024c0:	4011      	ands	r1, r2
 80024c2:	2904      	cmp	r1, #4
 80024c4:	d005      	beq.n	80024d2 <__aeabi_ddiv+0x4ce>
 80024c6:	1d11      	adds	r1, r2, #4
 80024c8:	4291      	cmp	r1, r2
 80024ca:	4192      	sbcs	r2, r2
 80024cc:	4252      	negs	r2, r2
 80024ce:	189b      	adds	r3, r3, r2
 80024d0:	000a      	movs	r2, r1
 80024d2:	0219      	lsls	r1, r3, #8
 80024d4:	d400      	bmi.n	80024d8 <__aeabi_ddiv+0x4d4>
 80024d6:	e09b      	b.n	8002610 <__aeabi_ddiv+0x60c>
 80024d8:	2200      	movs	r2, #0
 80024da:	2301      	movs	r3, #1
 80024dc:	2400      	movs	r4, #0
 80024de:	4690      	mov	r8, r2
 80024e0:	e5fc      	b.n	80020dc <__aeabi_ddiv+0xd8>
 80024e2:	210f      	movs	r1, #15
 80024e4:	4011      	ands	r1, r2
 80024e6:	2904      	cmp	r1, #4
 80024e8:	d100      	bne.n	80024ec <__aeabi_ddiv+0x4e8>
 80024ea:	e773      	b.n	80023d4 <__aeabi_ddiv+0x3d0>
 80024ec:	1d11      	adds	r1, r2, #4
 80024ee:	4291      	cmp	r1, r2
 80024f0:	4192      	sbcs	r2, r2
 80024f2:	4252      	negs	r2, r2
 80024f4:	002e      	movs	r6, r5
 80024f6:	08c9      	lsrs	r1, r1, #3
 80024f8:	4493      	add	fp, r2
 80024fa:	e76d      	b.n	80023d8 <__aeabi_ddiv+0x3d4>
 80024fc:	9b00      	ldr	r3, [sp, #0]
 80024fe:	3d01      	subs	r5, #1
 8002500:	469c      	mov	ip, r3
 8002502:	4461      	add	r1, ip
 8002504:	428b      	cmp	r3, r1
 8002506:	d900      	bls.n	800250a <__aeabi_ddiv+0x506>
 8002508:	e72c      	b.n	8002364 <__aeabi_ddiv+0x360>
 800250a:	428a      	cmp	r2, r1
 800250c:	d800      	bhi.n	8002510 <__aeabi_ddiv+0x50c>
 800250e:	e729      	b.n	8002364 <__aeabi_ddiv+0x360>
 8002510:	1e85      	subs	r5, r0, #2
 8002512:	4461      	add	r1, ip
 8002514:	e726      	b.n	8002364 <__aeabi_ddiv+0x360>
 8002516:	9900      	ldr	r1, [sp, #0]
 8002518:	3b01      	subs	r3, #1
 800251a:	468c      	mov	ip, r1
 800251c:	4464      	add	r4, ip
 800251e:	42a1      	cmp	r1, r4
 8002520:	d900      	bls.n	8002524 <__aeabi_ddiv+0x520>
 8002522:	e72d      	b.n	8002380 <__aeabi_ddiv+0x37c>
 8002524:	42a2      	cmp	r2, r4
 8002526:	d800      	bhi.n	800252a <__aeabi_ddiv+0x526>
 8002528:	e72a      	b.n	8002380 <__aeabi_ddiv+0x37c>
 800252a:	1e83      	subs	r3, r0, #2
 800252c:	4464      	add	r4, ip
 800252e:	e727      	b.n	8002380 <__aeabi_ddiv+0x37c>
 8002530:	4287      	cmp	r7, r0
 8002532:	d000      	beq.n	8002536 <__aeabi_ddiv+0x532>
 8002534:	e6fe      	b.n	8002334 <__aeabi_ddiv+0x330>
 8002536:	45a9      	cmp	r9, r5
 8002538:	d900      	bls.n	800253c <__aeabi_ddiv+0x538>
 800253a:	e6fb      	b.n	8002334 <__aeabi_ddiv+0x330>
 800253c:	e6f5      	b.n	800232a <__aeabi_ddiv+0x326>
 800253e:	42a2      	cmp	r2, r4
 8002540:	d800      	bhi.n	8002544 <__aeabi_ddiv+0x540>
 8002542:	e6b9      	b.n	80022b8 <__aeabi_ddiv+0x2b4>
 8002544:	1e83      	subs	r3, r0, #2
 8002546:	4464      	add	r4, ip
 8002548:	e6b6      	b.n	80022b8 <__aeabi_ddiv+0x2b4>
 800254a:	428a      	cmp	r2, r1
 800254c:	d800      	bhi.n	8002550 <__aeabi_ddiv+0x54c>
 800254e:	e69f      	b.n	8002290 <__aeabi_ddiv+0x28c>
 8002550:	46bc      	mov	ip, r7
 8002552:	1e83      	subs	r3, r0, #2
 8002554:	4698      	mov	r8, r3
 8002556:	4461      	add	r1, ip
 8002558:	e69a      	b.n	8002290 <__aeabi_ddiv+0x28c>
 800255a:	000a      	movs	r2, r1
 800255c:	4284      	cmp	r4, r0
 800255e:	d000      	beq.n	8002562 <__aeabi_ddiv+0x55e>
 8002560:	e72e      	b.n	80023c0 <__aeabi_ddiv+0x3bc>
 8002562:	454b      	cmp	r3, r9
 8002564:	d000      	beq.n	8002568 <__aeabi_ddiv+0x564>
 8002566:	e72b      	b.n	80023c0 <__aeabi_ddiv+0x3bc>
 8002568:	0035      	movs	r5, r6
 800256a:	e72c      	b.n	80023c6 <__aeabi_ddiv+0x3c2>
 800256c:	4b2a      	ldr	r3, [pc, #168]	@ (8002618 <__aeabi_ddiv+0x614>)
 800256e:	4a2f      	ldr	r2, [pc, #188]	@ (800262c <__aeabi_ddiv+0x628>)
 8002570:	4453      	add	r3, sl
 8002572:	4592      	cmp	sl, r2
 8002574:	db43      	blt.n	80025fe <__aeabi_ddiv+0x5fa>
 8002576:	2201      	movs	r2, #1
 8002578:	2100      	movs	r1, #0
 800257a:	4493      	add	fp, r2
 800257c:	e72c      	b.n	80023d8 <__aeabi_ddiv+0x3d4>
 800257e:	42ac      	cmp	r4, r5
 8002580:	d800      	bhi.n	8002584 <__aeabi_ddiv+0x580>
 8002582:	e6d7      	b.n	8002334 <__aeabi_ddiv+0x330>
 8002584:	2302      	movs	r3, #2
 8002586:	425b      	negs	r3, r3
 8002588:	469c      	mov	ip, r3
 800258a:	9900      	ldr	r1, [sp, #0]
 800258c:	444d      	add	r5, r9
 800258e:	454d      	cmp	r5, r9
 8002590:	419b      	sbcs	r3, r3
 8002592:	44e3      	add	fp, ip
 8002594:	468c      	mov	ip, r1
 8002596:	425b      	negs	r3, r3
 8002598:	4463      	add	r3, ip
 800259a:	18c0      	adds	r0, r0, r3
 800259c:	e6cc      	b.n	8002338 <__aeabi_ddiv+0x334>
 800259e:	201f      	movs	r0, #31
 80025a0:	4240      	negs	r0, r0
 80025a2:	1ac3      	subs	r3, r0, r3
 80025a4:	4658      	mov	r0, fp
 80025a6:	40d8      	lsrs	r0, r3
 80025a8:	2920      	cmp	r1, #32
 80025aa:	d004      	beq.n	80025b6 <__aeabi_ddiv+0x5b2>
 80025ac:	4659      	mov	r1, fp
 80025ae:	4b20      	ldr	r3, [pc, #128]	@ (8002630 <__aeabi_ddiv+0x62c>)
 80025b0:	4453      	add	r3, sl
 80025b2:	4099      	lsls	r1, r3
 80025b4:	430a      	orrs	r2, r1
 80025b6:	1e53      	subs	r3, r2, #1
 80025b8:	419a      	sbcs	r2, r3
 80025ba:	2307      	movs	r3, #7
 80025bc:	0019      	movs	r1, r3
 80025be:	4302      	orrs	r2, r0
 80025c0:	2400      	movs	r4, #0
 80025c2:	4011      	ands	r1, r2
 80025c4:	4213      	tst	r3, r2
 80025c6:	d009      	beq.n	80025dc <__aeabi_ddiv+0x5d8>
 80025c8:	3308      	adds	r3, #8
 80025ca:	4013      	ands	r3, r2
 80025cc:	2b04      	cmp	r3, #4
 80025ce:	d01d      	beq.n	800260c <__aeabi_ddiv+0x608>
 80025d0:	1d13      	adds	r3, r2, #4
 80025d2:	4293      	cmp	r3, r2
 80025d4:	4189      	sbcs	r1, r1
 80025d6:	001a      	movs	r2, r3
 80025d8:	4249      	negs	r1, r1
 80025da:	0749      	lsls	r1, r1, #29
 80025dc:	08d2      	lsrs	r2, r2, #3
 80025de:	430a      	orrs	r2, r1
 80025e0:	4690      	mov	r8, r2
 80025e2:	2300      	movs	r3, #0
 80025e4:	e57a      	b.n	80020dc <__aeabi_ddiv+0xd8>
 80025e6:	4649      	mov	r1, r9
 80025e8:	9f00      	ldr	r7, [sp, #0]
 80025ea:	004d      	lsls	r5, r1, #1
 80025ec:	454d      	cmp	r5, r9
 80025ee:	4189      	sbcs	r1, r1
 80025f0:	46bc      	mov	ip, r7
 80025f2:	4249      	negs	r1, r1
 80025f4:	4461      	add	r1, ip
 80025f6:	46a9      	mov	r9, r5
 80025f8:	3a02      	subs	r2, #2
 80025fa:	1864      	adds	r4, r4, r1
 80025fc:	e7ae      	b.n	800255c <__aeabi_ddiv+0x558>
 80025fe:	2201      	movs	r2, #1
 8002600:	4252      	negs	r2, r2
 8002602:	e746      	b.n	8002492 <__aeabi_ddiv+0x48e>
 8002604:	4599      	cmp	r9, r3
 8002606:	d3ee      	bcc.n	80025e6 <__aeabi_ddiv+0x5e2>
 8002608:	000a      	movs	r2, r1
 800260a:	e7aa      	b.n	8002562 <__aeabi_ddiv+0x55e>
 800260c:	2100      	movs	r1, #0
 800260e:	e7e5      	b.n	80025dc <__aeabi_ddiv+0x5d8>
 8002610:	0759      	lsls	r1, r3, #29
 8002612:	025b      	lsls	r3, r3, #9
 8002614:	0b1c      	lsrs	r4, r3, #12
 8002616:	e7e1      	b.n	80025dc <__aeabi_ddiv+0x5d8>
 8002618:	000003ff 	.word	0x000003ff
 800261c:	feffffff 	.word	0xfeffffff
 8002620:	000007fe 	.word	0x000007fe
 8002624:	000007ff 	.word	0x000007ff
 8002628:	0000041e 	.word	0x0000041e
 800262c:	fffffc02 	.word	0xfffffc02
 8002630:	0000043e 	.word	0x0000043e

08002634 <__eqdf2>:
 8002634:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002636:	4657      	mov	r7, sl
 8002638:	46de      	mov	lr, fp
 800263a:	464e      	mov	r6, r9
 800263c:	4645      	mov	r5, r8
 800263e:	b5e0      	push	{r5, r6, r7, lr}
 8002640:	000d      	movs	r5, r1
 8002642:	0004      	movs	r4, r0
 8002644:	0fe8      	lsrs	r0, r5, #31
 8002646:	4683      	mov	fp, r0
 8002648:	0309      	lsls	r1, r1, #12
 800264a:	0fd8      	lsrs	r0, r3, #31
 800264c:	0b09      	lsrs	r1, r1, #12
 800264e:	4682      	mov	sl, r0
 8002650:	4819      	ldr	r0, [pc, #100]	@ (80026b8 <__eqdf2+0x84>)
 8002652:	468c      	mov	ip, r1
 8002654:	031f      	lsls	r7, r3, #12
 8002656:	0069      	lsls	r1, r5, #1
 8002658:	005e      	lsls	r6, r3, #1
 800265a:	0d49      	lsrs	r1, r1, #21
 800265c:	0b3f      	lsrs	r7, r7, #12
 800265e:	0d76      	lsrs	r6, r6, #21
 8002660:	4281      	cmp	r1, r0
 8002662:	d018      	beq.n	8002696 <__eqdf2+0x62>
 8002664:	4286      	cmp	r6, r0
 8002666:	d00f      	beq.n	8002688 <__eqdf2+0x54>
 8002668:	2001      	movs	r0, #1
 800266a:	42b1      	cmp	r1, r6
 800266c:	d10d      	bne.n	800268a <__eqdf2+0x56>
 800266e:	45bc      	cmp	ip, r7
 8002670:	d10b      	bne.n	800268a <__eqdf2+0x56>
 8002672:	4294      	cmp	r4, r2
 8002674:	d109      	bne.n	800268a <__eqdf2+0x56>
 8002676:	45d3      	cmp	fp, sl
 8002678:	d01c      	beq.n	80026b4 <__eqdf2+0x80>
 800267a:	2900      	cmp	r1, #0
 800267c:	d105      	bne.n	800268a <__eqdf2+0x56>
 800267e:	4660      	mov	r0, ip
 8002680:	4320      	orrs	r0, r4
 8002682:	1e43      	subs	r3, r0, #1
 8002684:	4198      	sbcs	r0, r3
 8002686:	e000      	b.n	800268a <__eqdf2+0x56>
 8002688:	2001      	movs	r0, #1
 800268a:	bcf0      	pop	{r4, r5, r6, r7}
 800268c:	46bb      	mov	fp, r7
 800268e:	46b2      	mov	sl, r6
 8002690:	46a9      	mov	r9, r5
 8002692:	46a0      	mov	r8, r4
 8002694:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002696:	2001      	movs	r0, #1
 8002698:	428e      	cmp	r6, r1
 800269a:	d1f6      	bne.n	800268a <__eqdf2+0x56>
 800269c:	4661      	mov	r1, ip
 800269e:	4339      	orrs	r1, r7
 80026a0:	000f      	movs	r7, r1
 80026a2:	4317      	orrs	r7, r2
 80026a4:	4327      	orrs	r7, r4
 80026a6:	d1f0      	bne.n	800268a <__eqdf2+0x56>
 80026a8:	465b      	mov	r3, fp
 80026aa:	4652      	mov	r2, sl
 80026ac:	1a98      	subs	r0, r3, r2
 80026ae:	1e43      	subs	r3, r0, #1
 80026b0:	4198      	sbcs	r0, r3
 80026b2:	e7ea      	b.n	800268a <__eqdf2+0x56>
 80026b4:	2000      	movs	r0, #0
 80026b6:	e7e8      	b.n	800268a <__eqdf2+0x56>
 80026b8:	000007ff 	.word	0x000007ff

080026bc <__gedf2>:
 80026bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026be:	4657      	mov	r7, sl
 80026c0:	464e      	mov	r6, r9
 80026c2:	4645      	mov	r5, r8
 80026c4:	46de      	mov	lr, fp
 80026c6:	b5e0      	push	{r5, r6, r7, lr}
 80026c8:	000d      	movs	r5, r1
 80026ca:	030e      	lsls	r6, r1, #12
 80026cc:	0049      	lsls	r1, r1, #1
 80026ce:	0d49      	lsrs	r1, r1, #21
 80026d0:	468a      	mov	sl, r1
 80026d2:	0fdf      	lsrs	r7, r3, #31
 80026d4:	0fe9      	lsrs	r1, r5, #31
 80026d6:	46bc      	mov	ip, r7
 80026d8:	b083      	sub	sp, #12
 80026da:	4f2f      	ldr	r7, [pc, #188]	@ (8002798 <__gedf2+0xdc>)
 80026dc:	0004      	movs	r4, r0
 80026de:	4680      	mov	r8, r0
 80026e0:	9101      	str	r1, [sp, #4]
 80026e2:	0058      	lsls	r0, r3, #1
 80026e4:	0319      	lsls	r1, r3, #12
 80026e6:	4691      	mov	r9, r2
 80026e8:	0b36      	lsrs	r6, r6, #12
 80026ea:	0b09      	lsrs	r1, r1, #12
 80026ec:	0d40      	lsrs	r0, r0, #21
 80026ee:	45ba      	cmp	sl, r7
 80026f0:	d01d      	beq.n	800272e <__gedf2+0x72>
 80026f2:	42b8      	cmp	r0, r7
 80026f4:	d00d      	beq.n	8002712 <__gedf2+0x56>
 80026f6:	4657      	mov	r7, sl
 80026f8:	2f00      	cmp	r7, #0
 80026fa:	d12a      	bne.n	8002752 <__gedf2+0x96>
 80026fc:	4334      	orrs	r4, r6
 80026fe:	2800      	cmp	r0, #0
 8002700:	d124      	bne.n	800274c <__gedf2+0x90>
 8002702:	430a      	orrs	r2, r1
 8002704:	d036      	beq.n	8002774 <__gedf2+0xb8>
 8002706:	2c00      	cmp	r4, #0
 8002708:	d141      	bne.n	800278e <__gedf2+0xd2>
 800270a:	4663      	mov	r3, ip
 800270c:	0058      	lsls	r0, r3, #1
 800270e:	3801      	subs	r0, #1
 8002710:	e015      	b.n	800273e <__gedf2+0x82>
 8002712:	4311      	orrs	r1, r2
 8002714:	d138      	bne.n	8002788 <__gedf2+0xcc>
 8002716:	4653      	mov	r3, sl
 8002718:	2b00      	cmp	r3, #0
 800271a:	d101      	bne.n	8002720 <__gedf2+0x64>
 800271c:	4326      	orrs	r6, r4
 800271e:	d0f4      	beq.n	800270a <__gedf2+0x4e>
 8002720:	9b01      	ldr	r3, [sp, #4]
 8002722:	4563      	cmp	r3, ip
 8002724:	d107      	bne.n	8002736 <__gedf2+0x7a>
 8002726:	9b01      	ldr	r3, [sp, #4]
 8002728:	0058      	lsls	r0, r3, #1
 800272a:	3801      	subs	r0, #1
 800272c:	e007      	b.n	800273e <__gedf2+0x82>
 800272e:	4326      	orrs	r6, r4
 8002730:	d12a      	bne.n	8002788 <__gedf2+0xcc>
 8002732:	4550      	cmp	r0, sl
 8002734:	d021      	beq.n	800277a <__gedf2+0xbe>
 8002736:	2001      	movs	r0, #1
 8002738:	9b01      	ldr	r3, [sp, #4]
 800273a:	425f      	negs	r7, r3
 800273c:	4338      	orrs	r0, r7
 800273e:	b003      	add	sp, #12
 8002740:	bcf0      	pop	{r4, r5, r6, r7}
 8002742:	46bb      	mov	fp, r7
 8002744:	46b2      	mov	sl, r6
 8002746:	46a9      	mov	r9, r5
 8002748:	46a0      	mov	r8, r4
 800274a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800274c:	2c00      	cmp	r4, #0
 800274e:	d0dc      	beq.n	800270a <__gedf2+0x4e>
 8002750:	e7e6      	b.n	8002720 <__gedf2+0x64>
 8002752:	2800      	cmp	r0, #0
 8002754:	d0ef      	beq.n	8002736 <__gedf2+0x7a>
 8002756:	9b01      	ldr	r3, [sp, #4]
 8002758:	4563      	cmp	r3, ip
 800275a:	d1ec      	bne.n	8002736 <__gedf2+0x7a>
 800275c:	4582      	cmp	sl, r0
 800275e:	dcea      	bgt.n	8002736 <__gedf2+0x7a>
 8002760:	dbe1      	blt.n	8002726 <__gedf2+0x6a>
 8002762:	428e      	cmp	r6, r1
 8002764:	d8e7      	bhi.n	8002736 <__gedf2+0x7a>
 8002766:	d1de      	bne.n	8002726 <__gedf2+0x6a>
 8002768:	45c8      	cmp	r8, r9
 800276a:	d8e4      	bhi.n	8002736 <__gedf2+0x7a>
 800276c:	2000      	movs	r0, #0
 800276e:	45c8      	cmp	r8, r9
 8002770:	d2e5      	bcs.n	800273e <__gedf2+0x82>
 8002772:	e7d8      	b.n	8002726 <__gedf2+0x6a>
 8002774:	2c00      	cmp	r4, #0
 8002776:	d0e2      	beq.n	800273e <__gedf2+0x82>
 8002778:	e7dd      	b.n	8002736 <__gedf2+0x7a>
 800277a:	4311      	orrs	r1, r2
 800277c:	d104      	bne.n	8002788 <__gedf2+0xcc>
 800277e:	9b01      	ldr	r3, [sp, #4]
 8002780:	4563      	cmp	r3, ip
 8002782:	d1d8      	bne.n	8002736 <__gedf2+0x7a>
 8002784:	2000      	movs	r0, #0
 8002786:	e7da      	b.n	800273e <__gedf2+0x82>
 8002788:	2002      	movs	r0, #2
 800278a:	4240      	negs	r0, r0
 800278c:	e7d7      	b.n	800273e <__gedf2+0x82>
 800278e:	9b01      	ldr	r3, [sp, #4]
 8002790:	4563      	cmp	r3, ip
 8002792:	d0e6      	beq.n	8002762 <__gedf2+0xa6>
 8002794:	e7cf      	b.n	8002736 <__gedf2+0x7a>
 8002796:	46c0      	nop			@ (mov r8, r8)
 8002798:	000007ff 	.word	0x000007ff

0800279c <__ledf2>:
 800279c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800279e:	4657      	mov	r7, sl
 80027a0:	464e      	mov	r6, r9
 80027a2:	4645      	mov	r5, r8
 80027a4:	46de      	mov	lr, fp
 80027a6:	b5e0      	push	{r5, r6, r7, lr}
 80027a8:	000d      	movs	r5, r1
 80027aa:	030e      	lsls	r6, r1, #12
 80027ac:	0049      	lsls	r1, r1, #1
 80027ae:	0d49      	lsrs	r1, r1, #21
 80027b0:	468a      	mov	sl, r1
 80027b2:	0fdf      	lsrs	r7, r3, #31
 80027b4:	0fe9      	lsrs	r1, r5, #31
 80027b6:	46bc      	mov	ip, r7
 80027b8:	b083      	sub	sp, #12
 80027ba:	4f2e      	ldr	r7, [pc, #184]	@ (8002874 <__ledf2+0xd8>)
 80027bc:	0004      	movs	r4, r0
 80027be:	4680      	mov	r8, r0
 80027c0:	9101      	str	r1, [sp, #4]
 80027c2:	0058      	lsls	r0, r3, #1
 80027c4:	0319      	lsls	r1, r3, #12
 80027c6:	4691      	mov	r9, r2
 80027c8:	0b36      	lsrs	r6, r6, #12
 80027ca:	0b09      	lsrs	r1, r1, #12
 80027cc:	0d40      	lsrs	r0, r0, #21
 80027ce:	45ba      	cmp	sl, r7
 80027d0:	d01e      	beq.n	8002810 <__ledf2+0x74>
 80027d2:	42b8      	cmp	r0, r7
 80027d4:	d00d      	beq.n	80027f2 <__ledf2+0x56>
 80027d6:	4657      	mov	r7, sl
 80027d8:	2f00      	cmp	r7, #0
 80027da:	d127      	bne.n	800282c <__ledf2+0x90>
 80027dc:	4334      	orrs	r4, r6
 80027de:	2800      	cmp	r0, #0
 80027e0:	d133      	bne.n	800284a <__ledf2+0xae>
 80027e2:	430a      	orrs	r2, r1
 80027e4:	d034      	beq.n	8002850 <__ledf2+0xb4>
 80027e6:	2c00      	cmp	r4, #0
 80027e8:	d140      	bne.n	800286c <__ledf2+0xd0>
 80027ea:	4663      	mov	r3, ip
 80027ec:	0058      	lsls	r0, r3, #1
 80027ee:	3801      	subs	r0, #1
 80027f0:	e015      	b.n	800281e <__ledf2+0x82>
 80027f2:	4311      	orrs	r1, r2
 80027f4:	d112      	bne.n	800281c <__ledf2+0x80>
 80027f6:	4653      	mov	r3, sl
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d101      	bne.n	8002800 <__ledf2+0x64>
 80027fc:	4326      	orrs	r6, r4
 80027fe:	d0f4      	beq.n	80027ea <__ledf2+0x4e>
 8002800:	9b01      	ldr	r3, [sp, #4]
 8002802:	4563      	cmp	r3, ip
 8002804:	d01d      	beq.n	8002842 <__ledf2+0xa6>
 8002806:	2001      	movs	r0, #1
 8002808:	9b01      	ldr	r3, [sp, #4]
 800280a:	425f      	negs	r7, r3
 800280c:	4338      	orrs	r0, r7
 800280e:	e006      	b.n	800281e <__ledf2+0x82>
 8002810:	4326      	orrs	r6, r4
 8002812:	d103      	bne.n	800281c <__ledf2+0x80>
 8002814:	4550      	cmp	r0, sl
 8002816:	d1f6      	bne.n	8002806 <__ledf2+0x6a>
 8002818:	4311      	orrs	r1, r2
 800281a:	d01c      	beq.n	8002856 <__ledf2+0xba>
 800281c:	2002      	movs	r0, #2
 800281e:	b003      	add	sp, #12
 8002820:	bcf0      	pop	{r4, r5, r6, r7}
 8002822:	46bb      	mov	fp, r7
 8002824:	46b2      	mov	sl, r6
 8002826:	46a9      	mov	r9, r5
 8002828:	46a0      	mov	r8, r4
 800282a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800282c:	2800      	cmp	r0, #0
 800282e:	d0ea      	beq.n	8002806 <__ledf2+0x6a>
 8002830:	9b01      	ldr	r3, [sp, #4]
 8002832:	4563      	cmp	r3, ip
 8002834:	d1e7      	bne.n	8002806 <__ledf2+0x6a>
 8002836:	4582      	cmp	sl, r0
 8002838:	dce5      	bgt.n	8002806 <__ledf2+0x6a>
 800283a:	db02      	blt.n	8002842 <__ledf2+0xa6>
 800283c:	428e      	cmp	r6, r1
 800283e:	d8e2      	bhi.n	8002806 <__ledf2+0x6a>
 8002840:	d00e      	beq.n	8002860 <__ledf2+0xc4>
 8002842:	9b01      	ldr	r3, [sp, #4]
 8002844:	0058      	lsls	r0, r3, #1
 8002846:	3801      	subs	r0, #1
 8002848:	e7e9      	b.n	800281e <__ledf2+0x82>
 800284a:	2c00      	cmp	r4, #0
 800284c:	d0cd      	beq.n	80027ea <__ledf2+0x4e>
 800284e:	e7d7      	b.n	8002800 <__ledf2+0x64>
 8002850:	2c00      	cmp	r4, #0
 8002852:	d0e4      	beq.n	800281e <__ledf2+0x82>
 8002854:	e7d7      	b.n	8002806 <__ledf2+0x6a>
 8002856:	9b01      	ldr	r3, [sp, #4]
 8002858:	2000      	movs	r0, #0
 800285a:	4563      	cmp	r3, ip
 800285c:	d0df      	beq.n	800281e <__ledf2+0x82>
 800285e:	e7d2      	b.n	8002806 <__ledf2+0x6a>
 8002860:	45c8      	cmp	r8, r9
 8002862:	d8d0      	bhi.n	8002806 <__ledf2+0x6a>
 8002864:	2000      	movs	r0, #0
 8002866:	45c8      	cmp	r8, r9
 8002868:	d2d9      	bcs.n	800281e <__ledf2+0x82>
 800286a:	e7ea      	b.n	8002842 <__ledf2+0xa6>
 800286c:	9b01      	ldr	r3, [sp, #4]
 800286e:	4563      	cmp	r3, ip
 8002870:	d0e4      	beq.n	800283c <__ledf2+0xa0>
 8002872:	e7c8      	b.n	8002806 <__ledf2+0x6a>
 8002874:	000007ff 	.word	0x000007ff

08002878 <__aeabi_dmul>:
 8002878:	b5f0      	push	{r4, r5, r6, r7, lr}
 800287a:	4657      	mov	r7, sl
 800287c:	464e      	mov	r6, r9
 800287e:	46de      	mov	lr, fp
 8002880:	4645      	mov	r5, r8
 8002882:	b5e0      	push	{r5, r6, r7, lr}
 8002884:	001f      	movs	r7, r3
 8002886:	030b      	lsls	r3, r1, #12
 8002888:	0b1b      	lsrs	r3, r3, #12
 800288a:	0016      	movs	r6, r2
 800288c:	469a      	mov	sl, r3
 800288e:	0fca      	lsrs	r2, r1, #31
 8002890:	004b      	lsls	r3, r1, #1
 8002892:	0004      	movs	r4, r0
 8002894:	4691      	mov	r9, r2
 8002896:	b085      	sub	sp, #20
 8002898:	0d5b      	lsrs	r3, r3, #21
 800289a:	d100      	bne.n	800289e <__aeabi_dmul+0x26>
 800289c:	e1cf      	b.n	8002c3e <__aeabi_dmul+0x3c6>
 800289e:	4acd      	ldr	r2, [pc, #820]	@ (8002bd4 <__aeabi_dmul+0x35c>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d055      	beq.n	8002950 <__aeabi_dmul+0xd8>
 80028a4:	4651      	mov	r1, sl
 80028a6:	0f42      	lsrs	r2, r0, #29
 80028a8:	00c9      	lsls	r1, r1, #3
 80028aa:	430a      	orrs	r2, r1
 80028ac:	2180      	movs	r1, #128	@ 0x80
 80028ae:	0409      	lsls	r1, r1, #16
 80028b0:	4311      	orrs	r1, r2
 80028b2:	00c2      	lsls	r2, r0, #3
 80028b4:	4690      	mov	r8, r2
 80028b6:	4ac8      	ldr	r2, [pc, #800]	@ (8002bd8 <__aeabi_dmul+0x360>)
 80028b8:	468a      	mov	sl, r1
 80028ba:	4693      	mov	fp, r2
 80028bc:	449b      	add	fp, r3
 80028be:	2300      	movs	r3, #0
 80028c0:	2500      	movs	r5, #0
 80028c2:	9302      	str	r3, [sp, #8]
 80028c4:	033c      	lsls	r4, r7, #12
 80028c6:	007b      	lsls	r3, r7, #1
 80028c8:	0ffa      	lsrs	r2, r7, #31
 80028ca:	9601      	str	r6, [sp, #4]
 80028cc:	0b24      	lsrs	r4, r4, #12
 80028ce:	0d5b      	lsrs	r3, r3, #21
 80028d0:	9200      	str	r2, [sp, #0]
 80028d2:	d100      	bne.n	80028d6 <__aeabi_dmul+0x5e>
 80028d4:	e188      	b.n	8002be8 <__aeabi_dmul+0x370>
 80028d6:	4abf      	ldr	r2, [pc, #764]	@ (8002bd4 <__aeabi_dmul+0x35c>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d100      	bne.n	80028de <__aeabi_dmul+0x66>
 80028dc:	e092      	b.n	8002a04 <__aeabi_dmul+0x18c>
 80028de:	4abe      	ldr	r2, [pc, #760]	@ (8002bd8 <__aeabi_dmul+0x360>)
 80028e0:	4694      	mov	ip, r2
 80028e2:	4463      	add	r3, ip
 80028e4:	449b      	add	fp, r3
 80028e6:	2d0a      	cmp	r5, #10
 80028e8:	dc42      	bgt.n	8002970 <__aeabi_dmul+0xf8>
 80028ea:	00e4      	lsls	r4, r4, #3
 80028ec:	0f73      	lsrs	r3, r6, #29
 80028ee:	4323      	orrs	r3, r4
 80028f0:	2480      	movs	r4, #128	@ 0x80
 80028f2:	4649      	mov	r1, r9
 80028f4:	0424      	lsls	r4, r4, #16
 80028f6:	431c      	orrs	r4, r3
 80028f8:	00f3      	lsls	r3, r6, #3
 80028fa:	9301      	str	r3, [sp, #4]
 80028fc:	9b00      	ldr	r3, [sp, #0]
 80028fe:	2000      	movs	r0, #0
 8002900:	4059      	eors	r1, r3
 8002902:	b2cb      	uxtb	r3, r1
 8002904:	9303      	str	r3, [sp, #12]
 8002906:	2d02      	cmp	r5, #2
 8002908:	dc00      	bgt.n	800290c <__aeabi_dmul+0x94>
 800290a:	e094      	b.n	8002a36 <__aeabi_dmul+0x1be>
 800290c:	2301      	movs	r3, #1
 800290e:	40ab      	lsls	r3, r5
 8002910:	001d      	movs	r5, r3
 8002912:	23a6      	movs	r3, #166	@ 0xa6
 8002914:	002a      	movs	r2, r5
 8002916:	00db      	lsls	r3, r3, #3
 8002918:	401a      	ands	r2, r3
 800291a:	421d      	tst	r5, r3
 800291c:	d000      	beq.n	8002920 <__aeabi_dmul+0xa8>
 800291e:	e229      	b.n	8002d74 <__aeabi_dmul+0x4fc>
 8002920:	2390      	movs	r3, #144	@ 0x90
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	421d      	tst	r5, r3
 8002926:	d100      	bne.n	800292a <__aeabi_dmul+0xb2>
 8002928:	e24d      	b.n	8002dc6 <__aeabi_dmul+0x54e>
 800292a:	2300      	movs	r3, #0
 800292c:	2480      	movs	r4, #128	@ 0x80
 800292e:	4699      	mov	r9, r3
 8002930:	0324      	lsls	r4, r4, #12
 8002932:	4ba8      	ldr	r3, [pc, #672]	@ (8002bd4 <__aeabi_dmul+0x35c>)
 8002934:	0010      	movs	r0, r2
 8002936:	464a      	mov	r2, r9
 8002938:	051b      	lsls	r3, r3, #20
 800293a:	4323      	orrs	r3, r4
 800293c:	07d2      	lsls	r2, r2, #31
 800293e:	4313      	orrs	r3, r2
 8002940:	0019      	movs	r1, r3
 8002942:	b005      	add	sp, #20
 8002944:	bcf0      	pop	{r4, r5, r6, r7}
 8002946:	46bb      	mov	fp, r7
 8002948:	46b2      	mov	sl, r6
 800294a:	46a9      	mov	r9, r5
 800294c:	46a0      	mov	r8, r4
 800294e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002950:	4652      	mov	r2, sl
 8002952:	4302      	orrs	r2, r0
 8002954:	4690      	mov	r8, r2
 8002956:	d000      	beq.n	800295a <__aeabi_dmul+0xe2>
 8002958:	e1ac      	b.n	8002cb4 <__aeabi_dmul+0x43c>
 800295a:	469b      	mov	fp, r3
 800295c:	2302      	movs	r3, #2
 800295e:	4692      	mov	sl, r2
 8002960:	2508      	movs	r5, #8
 8002962:	9302      	str	r3, [sp, #8]
 8002964:	e7ae      	b.n	80028c4 <__aeabi_dmul+0x4c>
 8002966:	9b00      	ldr	r3, [sp, #0]
 8002968:	46a2      	mov	sl, r4
 800296a:	4699      	mov	r9, r3
 800296c:	9b01      	ldr	r3, [sp, #4]
 800296e:	4698      	mov	r8, r3
 8002970:	9b02      	ldr	r3, [sp, #8]
 8002972:	2b02      	cmp	r3, #2
 8002974:	d100      	bne.n	8002978 <__aeabi_dmul+0x100>
 8002976:	e1ca      	b.n	8002d0e <__aeabi_dmul+0x496>
 8002978:	2b03      	cmp	r3, #3
 800297a:	d100      	bne.n	800297e <__aeabi_dmul+0x106>
 800297c:	e192      	b.n	8002ca4 <__aeabi_dmul+0x42c>
 800297e:	2b01      	cmp	r3, #1
 8002980:	d110      	bne.n	80029a4 <__aeabi_dmul+0x12c>
 8002982:	2300      	movs	r3, #0
 8002984:	2400      	movs	r4, #0
 8002986:	2200      	movs	r2, #0
 8002988:	e7d4      	b.n	8002934 <__aeabi_dmul+0xbc>
 800298a:	2201      	movs	r2, #1
 800298c:	087b      	lsrs	r3, r7, #1
 800298e:	403a      	ands	r2, r7
 8002990:	4313      	orrs	r3, r2
 8002992:	4652      	mov	r2, sl
 8002994:	07d2      	lsls	r2, r2, #31
 8002996:	4313      	orrs	r3, r2
 8002998:	4698      	mov	r8, r3
 800299a:	4653      	mov	r3, sl
 800299c:	085b      	lsrs	r3, r3, #1
 800299e:	469a      	mov	sl, r3
 80029a0:	9b03      	ldr	r3, [sp, #12]
 80029a2:	4699      	mov	r9, r3
 80029a4:	465b      	mov	r3, fp
 80029a6:	1c58      	adds	r0, r3, #1
 80029a8:	2380      	movs	r3, #128	@ 0x80
 80029aa:	00db      	lsls	r3, r3, #3
 80029ac:	445b      	add	r3, fp
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	dc00      	bgt.n	80029b4 <__aeabi_dmul+0x13c>
 80029b2:	e1b1      	b.n	8002d18 <__aeabi_dmul+0x4a0>
 80029b4:	4642      	mov	r2, r8
 80029b6:	0752      	lsls	r2, r2, #29
 80029b8:	d00b      	beq.n	80029d2 <__aeabi_dmul+0x15a>
 80029ba:	220f      	movs	r2, #15
 80029bc:	4641      	mov	r1, r8
 80029be:	400a      	ands	r2, r1
 80029c0:	2a04      	cmp	r2, #4
 80029c2:	d006      	beq.n	80029d2 <__aeabi_dmul+0x15a>
 80029c4:	4642      	mov	r2, r8
 80029c6:	1d11      	adds	r1, r2, #4
 80029c8:	4541      	cmp	r1, r8
 80029ca:	4192      	sbcs	r2, r2
 80029cc:	4688      	mov	r8, r1
 80029ce:	4252      	negs	r2, r2
 80029d0:	4492      	add	sl, r2
 80029d2:	4652      	mov	r2, sl
 80029d4:	01d2      	lsls	r2, r2, #7
 80029d6:	d506      	bpl.n	80029e6 <__aeabi_dmul+0x16e>
 80029d8:	4652      	mov	r2, sl
 80029da:	4b80      	ldr	r3, [pc, #512]	@ (8002bdc <__aeabi_dmul+0x364>)
 80029dc:	401a      	ands	r2, r3
 80029de:	2380      	movs	r3, #128	@ 0x80
 80029e0:	4692      	mov	sl, r2
 80029e2:	00db      	lsls	r3, r3, #3
 80029e4:	18c3      	adds	r3, r0, r3
 80029e6:	4a7e      	ldr	r2, [pc, #504]	@ (8002be0 <__aeabi_dmul+0x368>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	dd00      	ble.n	80029ee <__aeabi_dmul+0x176>
 80029ec:	e18f      	b.n	8002d0e <__aeabi_dmul+0x496>
 80029ee:	4642      	mov	r2, r8
 80029f0:	08d1      	lsrs	r1, r2, #3
 80029f2:	4652      	mov	r2, sl
 80029f4:	0752      	lsls	r2, r2, #29
 80029f6:	430a      	orrs	r2, r1
 80029f8:	4651      	mov	r1, sl
 80029fa:	055b      	lsls	r3, r3, #21
 80029fc:	024c      	lsls	r4, r1, #9
 80029fe:	0b24      	lsrs	r4, r4, #12
 8002a00:	0d5b      	lsrs	r3, r3, #21
 8002a02:	e797      	b.n	8002934 <__aeabi_dmul+0xbc>
 8002a04:	4b73      	ldr	r3, [pc, #460]	@ (8002bd4 <__aeabi_dmul+0x35c>)
 8002a06:	4326      	orrs	r6, r4
 8002a08:	469c      	mov	ip, r3
 8002a0a:	44e3      	add	fp, ip
 8002a0c:	2e00      	cmp	r6, #0
 8002a0e:	d100      	bne.n	8002a12 <__aeabi_dmul+0x19a>
 8002a10:	e16f      	b.n	8002cf2 <__aeabi_dmul+0x47a>
 8002a12:	2303      	movs	r3, #3
 8002a14:	4649      	mov	r1, r9
 8002a16:	431d      	orrs	r5, r3
 8002a18:	9b00      	ldr	r3, [sp, #0]
 8002a1a:	4059      	eors	r1, r3
 8002a1c:	b2cb      	uxtb	r3, r1
 8002a1e:	9303      	str	r3, [sp, #12]
 8002a20:	2d0a      	cmp	r5, #10
 8002a22:	dd00      	ble.n	8002a26 <__aeabi_dmul+0x1ae>
 8002a24:	e133      	b.n	8002c8e <__aeabi_dmul+0x416>
 8002a26:	2301      	movs	r3, #1
 8002a28:	40ab      	lsls	r3, r5
 8002a2a:	001d      	movs	r5, r3
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	9302      	str	r3, [sp, #8]
 8002a30:	2288      	movs	r2, #136	@ 0x88
 8002a32:	422a      	tst	r2, r5
 8002a34:	d197      	bne.n	8002966 <__aeabi_dmul+0xee>
 8002a36:	4642      	mov	r2, r8
 8002a38:	4643      	mov	r3, r8
 8002a3a:	0412      	lsls	r2, r2, #16
 8002a3c:	0c12      	lsrs	r2, r2, #16
 8002a3e:	0016      	movs	r6, r2
 8002a40:	9801      	ldr	r0, [sp, #4]
 8002a42:	0c1d      	lsrs	r5, r3, #16
 8002a44:	0c03      	lsrs	r3, r0, #16
 8002a46:	0400      	lsls	r0, r0, #16
 8002a48:	0c00      	lsrs	r0, r0, #16
 8002a4a:	4346      	muls	r6, r0
 8002a4c:	46b4      	mov	ip, r6
 8002a4e:	001e      	movs	r6, r3
 8002a50:	436e      	muls	r6, r5
 8002a52:	9600      	str	r6, [sp, #0]
 8002a54:	0016      	movs	r6, r2
 8002a56:	0007      	movs	r7, r0
 8002a58:	435e      	muls	r6, r3
 8002a5a:	4661      	mov	r1, ip
 8002a5c:	46b0      	mov	r8, r6
 8002a5e:	436f      	muls	r7, r5
 8002a60:	0c0e      	lsrs	r6, r1, #16
 8002a62:	44b8      	add	r8, r7
 8002a64:	4446      	add	r6, r8
 8002a66:	42b7      	cmp	r7, r6
 8002a68:	d905      	bls.n	8002a76 <__aeabi_dmul+0x1fe>
 8002a6a:	2180      	movs	r1, #128	@ 0x80
 8002a6c:	0249      	lsls	r1, r1, #9
 8002a6e:	4688      	mov	r8, r1
 8002a70:	9f00      	ldr	r7, [sp, #0]
 8002a72:	4447      	add	r7, r8
 8002a74:	9700      	str	r7, [sp, #0]
 8002a76:	4661      	mov	r1, ip
 8002a78:	0409      	lsls	r1, r1, #16
 8002a7a:	0c09      	lsrs	r1, r1, #16
 8002a7c:	0c37      	lsrs	r7, r6, #16
 8002a7e:	0436      	lsls	r6, r6, #16
 8002a80:	468c      	mov	ip, r1
 8002a82:	0031      	movs	r1, r6
 8002a84:	4461      	add	r1, ip
 8002a86:	9101      	str	r1, [sp, #4]
 8002a88:	0011      	movs	r1, r2
 8002a8a:	0c26      	lsrs	r6, r4, #16
 8002a8c:	0424      	lsls	r4, r4, #16
 8002a8e:	0c24      	lsrs	r4, r4, #16
 8002a90:	4361      	muls	r1, r4
 8002a92:	468c      	mov	ip, r1
 8002a94:	0021      	movs	r1, r4
 8002a96:	4369      	muls	r1, r5
 8002a98:	4689      	mov	r9, r1
 8002a9a:	4661      	mov	r1, ip
 8002a9c:	0c09      	lsrs	r1, r1, #16
 8002a9e:	4688      	mov	r8, r1
 8002aa0:	4372      	muls	r2, r6
 8002aa2:	444a      	add	r2, r9
 8002aa4:	4442      	add	r2, r8
 8002aa6:	4375      	muls	r5, r6
 8002aa8:	4591      	cmp	r9, r2
 8002aaa:	d903      	bls.n	8002ab4 <__aeabi_dmul+0x23c>
 8002aac:	2180      	movs	r1, #128	@ 0x80
 8002aae:	0249      	lsls	r1, r1, #9
 8002ab0:	4688      	mov	r8, r1
 8002ab2:	4445      	add	r5, r8
 8002ab4:	0c11      	lsrs	r1, r2, #16
 8002ab6:	4688      	mov	r8, r1
 8002ab8:	4661      	mov	r1, ip
 8002aba:	0409      	lsls	r1, r1, #16
 8002abc:	0c09      	lsrs	r1, r1, #16
 8002abe:	468c      	mov	ip, r1
 8002ac0:	0412      	lsls	r2, r2, #16
 8002ac2:	4462      	add	r2, ip
 8002ac4:	18b9      	adds	r1, r7, r2
 8002ac6:	9102      	str	r1, [sp, #8]
 8002ac8:	4651      	mov	r1, sl
 8002aca:	0c09      	lsrs	r1, r1, #16
 8002acc:	468c      	mov	ip, r1
 8002ace:	4651      	mov	r1, sl
 8002ad0:	040f      	lsls	r7, r1, #16
 8002ad2:	0c3f      	lsrs	r7, r7, #16
 8002ad4:	0039      	movs	r1, r7
 8002ad6:	4341      	muls	r1, r0
 8002ad8:	4445      	add	r5, r8
 8002ada:	4688      	mov	r8, r1
 8002adc:	4661      	mov	r1, ip
 8002ade:	4341      	muls	r1, r0
 8002ae0:	468a      	mov	sl, r1
 8002ae2:	4641      	mov	r1, r8
 8002ae4:	4660      	mov	r0, ip
 8002ae6:	0c09      	lsrs	r1, r1, #16
 8002ae8:	4689      	mov	r9, r1
 8002aea:	4358      	muls	r0, r3
 8002aec:	437b      	muls	r3, r7
 8002aee:	4453      	add	r3, sl
 8002af0:	444b      	add	r3, r9
 8002af2:	459a      	cmp	sl, r3
 8002af4:	d903      	bls.n	8002afe <__aeabi_dmul+0x286>
 8002af6:	2180      	movs	r1, #128	@ 0x80
 8002af8:	0249      	lsls	r1, r1, #9
 8002afa:	4689      	mov	r9, r1
 8002afc:	4448      	add	r0, r9
 8002afe:	0c19      	lsrs	r1, r3, #16
 8002b00:	4689      	mov	r9, r1
 8002b02:	4641      	mov	r1, r8
 8002b04:	0409      	lsls	r1, r1, #16
 8002b06:	0c09      	lsrs	r1, r1, #16
 8002b08:	4688      	mov	r8, r1
 8002b0a:	0039      	movs	r1, r7
 8002b0c:	4361      	muls	r1, r4
 8002b0e:	041b      	lsls	r3, r3, #16
 8002b10:	4443      	add	r3, r8
 8002b12:	4688      	mov	r8, r1
 8002b14:	4661      	mov	r1, ip
 8002b16:	434c      	muls	r4, r1
 8002b18:	4371      	muls	r1, r6
 8002b1a:	468c      	mov	ip, r1
 8002b1c:	4641      	mov	r1, r8
 8002b1e:	4377      	muls	r7, r6
 8002b20:	0c0e      	lsrs	r6, r1, #16
 8002b22:	193f      	adds	r7, r7, r4
 8002b24:	19f6      	adds	r6, r6, r7
 8002b26:	4448      	add	r0, r9
 8002b28:	42b4      	cmp	r4, r6
 8002b2a:	d903      	bls.n	8002b34 <__aeabi_dmul+0x2bc>
 8002b2c:	2180      	movs	r1, #128	@ 0x80
 8002b2e:	0249      	lsls	r1, r1, #9
 8002b30:	4689      	mov	r9, r1
 8002b32:	44cc      	add	ip, r9
 8002b34:	9902      	ldr	r1, [sp, #8]
 8002b36:	9f00      	ldr	r7, [sp, #0]
 8002b38:	4689      	mov	r9, r1
 8002b3a:	0431      	lsls	r1, r6, #16
 8002b3c:	444f      	add	r7, r9
 8002b3e:	4689      	mov	r9, r1
 8002b40:	4641      	mov	r1, r8
 8002b42:	4297      	cmp	r7, r2
 8002b44:	4192      	sbcs	r2, r2
 8002b46:	040c      	lsls	r4, r1, #16
 8002b48:	0c24      	lsrs	r4, r4, #16
 8002b4a:	444c      	add	r4, r9
 8002b4c:	18ff      	adds	r7, r7, r3
 8002b4e:	4252      	negs	r2, r2
 8002b50:	1964      	adds	r4, r4, r5
 8002b52:	18a1      	adds	r1, r4, r2
 8002b54:	429f      	cmp	r7, r3
 8002b56:	419b      	sbcs	r3, r3
 8002b58:	4688      	mov	r8, r1
 8002b5a:	4682      	mov	sl, r0
 8002b5c:	425b      	negs	r3, r3
 8002b5e:	4699      	mov	r9, r3
 8002b60:	4590      	cmp	r8, r2
 8002b62:	4192      	sbcs	r2, r2
 8002b64:	42ac      	cmp	r4, r5
 8002b66:	41a4      	sbcs	r4, r4
 8002b68:	44c2      	add	sl, r8
 8002b6a:	44d1      	add	r9, sl
 8002b6c:	4252      	negs	r2, r2
 8002b6e:	4264      	negs	r4, r4
 8002b70:	4314      	orrs	r4, r2
 8002b72:	4599      	cmp	r9, r3
 8002b74:	419b      	sbcs	r3, r3
 8002b76:	4582      	cmp	sl, r0
 8002b78:	4192      	sbcs	r2, r2
 8002b7a:	425b      	negs	r3, r3
 8002b7c:	4252      	negs	r2, r2
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	464a      	mov	r2, r9
 8002b82:	0c36      	lsrs	r6, r6, #16
 8002b84:	19a4      	adds	r4, r4, r6
 8002b86:	18e3      	adds	r3, r4, r3
 8002b88:	4463      	add	r3, ip
 8002b8a:	025b      	lsls	r3, r3, #9
 8002b8c:	0dd2      	lsrs	r2, r2, #23
 8002b8e:	431a      	orrs	r2, r3
 8002b90:	9901      	ldr	r1, [sp, #4]
 8002b92:	4692      	mov	sl, r2
 8002b94:	027a      	lsls	r2, r7, #9
 8002b96:	430a      	orrs	r2, r1
 8002b98:	1e50      	subs	r0, r2, #1
 8002b9a:	4182      	sbcs	r2, r0
 8002b9c:	0dff      	lsrs	r7, r7, #23
 8002b9e:	4317      	orrs	r7, r2
 8002ba0:	464a      	mov	r2, r9
 8002ba2:	0252      	lsls	r2, r2, #9
 8002ba4:	4317      	orrs	r7, r2
 8002ba6:	46b8      	mov	r8, r7
 8002ba8:	01db      	lsls	r3, r3, #7
 8002baa:	d500      	bpl.n	8002bae <__aeabi_dmul+0x336>
 8002bac:	e6ed      	b.n	800298a <__aeabi_dmul+0x112>
 8002bae:	4b0d      	ldr	r3, [pc, #52]	@ (8002be4 <__aeabi_dmul+0x36c>)
 8002bb0:	9a03      	ldr	r2, [sp, #12]
 8002bb2:	445b      	add	r3, fp
 8002bb4:	4691      	mov	r9, r2
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	dc00      	bgt.n	8002bbc <__aeabi_dmul+0x344>
 8002bba:	e0ac      	b.n	8002d16 <__aeabi_dmul+0x49e>
 8002bbc:	003a      	movs	r2, r7
 8002bbe:	0752      	lsls	r2, r2, #29
 8002bc0:	d100      	bne.n	8002bc4 <__aeabi_dmul+0x34c>
 8002bc2:	e710      	b.n	80029e6 <__aeabi_dmul+0x16e>
 8002bc4:	220f      	movs	r2, #15
 8002bc6:	4658      	mov	r0, fp
 8002bc8:	403a      	ands	r2, r7
 8002bca:	2a04      	cmp	r2, #4
 8002bcc:	d000      	beq.n	8002bd0 <__aeabi_dmul+0x358>
 8002bce:	e6f9      	b.n	80029c4 <__aeabi_dmul+0x14c>
 8002bd0:	e709      	b.n	80029e6 <__aeabi_dmul+0x16e>
 8002bd2:	46c0      	nop			@ (mov r8, r8)
 8002bd4:	000007ff 	.word	0x000007ff
 8002bd8:	fffffc01 	.word	0xfffffc01
 8002bdc:	feffffff 	.word	0xfeffffff
 8002be0:	000007fe 	.word	0x000007fe
 8002be4:	000003ff 	.word	0x000003ff
 8002be8:	0022      	movs	r2, r4
 8002bea:	4332      	orrs	r2, r6
 8002bec:	d06f      	beq.n	8002cce <__aeabi_dmul+0x456>
 8002bee:	2c00      	cmp	r4, #0
 8002bf0:	d100      	bne.n	8002bf4 <__aeabi_dmul+0x37c>
 8002bf2:	e0c2      	b.n	8002d7a <__aeabi_dmul+0x502>
 8002bf4:	0020      	movs	r0, r4
 8002bf6:	f000 fe87 	bl	8003908 <__clzsi2>
 8002bfa:	0002      	movs	r2, r0
 8002bfc:	0003      	movs	r3, r0
 8002bfe:	3a0b      	subs	r2, #11
 8002c00:	201d      	movs	r0, #29
 8002c02:	1a82      	subs	r2, r0, r2
 8002c04:	0030      	movs	r0, r6
 8002c06:	0019      	movs	r1, r3
 8002c08:	40d0      	lsrs	r0, r2
 8002c0a:	3908      	subs	r1, #8
 8002c0c:	408c      	lsls	r4, r1
 8002c0e:	0002      	movs	r2, r0
 8002c10:	4322      	orrs	r2, r4
 8002c12:	0034      	movs	r4, r6
 8002c14:	408c      	lsls	r4, r1
 8002c16:	4659      	mov	r1, fp
 8002c18:	1acb      	subs	r3, r1, r3
 8002c1a:	4986      	ldr	r1, [pc, #536]	@ (8002e34 <__aeabi_dmul+0x5bc>)
 8002c1c:	468b      	mov	fp, r1
 8002c1e:	449b      	add	fp, r3
 8002c20:	2d0a      	cmp	r5, #10
 8002c22:	dd00      	ble.n	8002c26 <__aeabi_dmul+0x3ae>
 8002c24:	e6a4      	b.n	8002970 <__aeabi_dmul+0xf8>
 8002c26:	4649      	mov	r1, r9
 8002c28:	9b00      	ldr	r3, [sp, #0]
 8002c2a:	9401      	str	r4, [sp, #4]
 8002c2c:	4059      	eors	r1, r3
 8002c2e:	b2cb      	uxtb	r3, r1
 8002c30:	0014      	movs	r4, r2
 8002c32:	2000      	movs	r0, #0
 8002c34:	9303      	str	r3, [sp, #12]
 8002c36:	2d02      	cmp	r5, #2
 8002c38:	dd00      	ble.n	8002c3c <__aeabi_dmul+0x3c4>
 8002c3a:	e667      	b.n	800290c <__aeabi_dmul+0x94>
 8002c3c:	e6fb      	b.n	8002a36 <__aeabi_dmul+0x1be>
 8002c3e:	4653      	mov	r3, sl
 8002c40:	4303      	orrs	r3, r0
 8002c42:	4698      	mov	r8, r3
 8002c44:	d03c      	beq.n	8002cc0 <__aeabi_dmul+0x448>
 8002c46:	4653      	mov	r3, sl
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d100      	bne.n	8002c4e <__aeabi_dmul+0x3d6>
 8002c4c:	e0a3      	b.n	8002d96 <__aeabi_dmul+0x51e>
 8002c4e:	4650      	mov	r0, sl
 8002c50:	f000 fe5a 	bl	8003908 <__clzsi2>
 8002c54:	230b      	movs	r3, #11
 8002c56:	425b      	negs	r3, r3
 8002c58:	469c      	mov	ip, r3
 8002c5a:	0002      	movs	r2, r0
 8002c5c:	4484      	add	ip, r0
 8002c5e:	0011      	movs	r1, r2
 8002c60:	4650      	mov	r0, sl
 8002c62:	3908      	subs	r1, #8
 8002c64:	4088      	lsls	r0, r1
 8002c66:	231d      	movs	r3, #29
 8002c68:	4680      	mov	r8, r0
 8002c6a:	4660      	mov	r0, ip
 8002c6c:	1a1b      	subs	r3, r3, r0
 8002c6e:	0020      	movs	r0, r4
 8002c70:	40d8      	lsrs	r0, r3
 8002c72:	0003      	movs	r3, r0
 8002c74:	4640      	mov	r0, r8
 8002c76:	4303      	orrs	r3, r0
 8002c78:	469a      	mov	sl, r3
 8002c7a:	0023      	movs	r3, r4
 8002c7c:	408b      	lsls	r3, r1
 8002c7e:	4698      	mov	r8, r3
 8002c80:	4b6c      	ldr	r3, [pc, #432]	@ (8002e34 <__aeabi_dmul+0x5bc>)
 8002c82:	2500      	movs	r5, #0
 8002c84:	1a9b      	subs	r3, r3, r2
 8002c86:	469b      	mov	fp, r3
 8002c88:	2300      	movs	r3, #0
 8002c8a:	9302      	str	r3, [sp, #8]
 8002c8c:	e61a      	b.n	80028c4 <__aeabi_dmul+0x4c>
 8002c8e:	2d0f      	cmp	r5, #15
 8002c90:	d000      	beq.n	8002c94 <__aeabi_dmul+0x41c>
 8002c92:	e0c9      	b.n	8002e28 <__aeabi_dmul+0x5b0>
 8002c94:	2380      	movs	r3, #128	@ 0x80
 8002c96:	4652      	mov	r2, sl
 8002c98:	031b      	lsls	r3, r3, #12
 8002c9a:	421a      	tst	r2, r3
 8002c9c:	d002      	beq.n	8002ca4 <__aeabi_dmul+0x42c>
 8002c9e:	421c      	tst	r4, r3
 8002ca0:	d100      	bne.n	8002ca4 <__aeabi_dmul+0x42c>
 8002ca2:	e092      	b.n	8002dca <__aeabi_dmul+0x552>
 8002ca4:	2480      	movs	r4, #128	@ 0x80
 8002ca6:	4653      	mov	r3, sl
 8002ca8:	0324      	lsls	r4, r4, #12
 8002caa:	431c      	orrs	r4, r3
 8002cac:	0324      	lsls	r4, r4, #12
 8002cae:	4642      	mov	r2, r8
 8002cb0:	0b24      	lsrs	r4, r4, #12
 8002cb2:	e63e      	b.n	8002932 <__aeabi_dmul+0xba>
 8002cb4:	469b      	mov	fp, r3
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	4680      	mov	r8, r0
 8002cba:	250c      	movs	r5, #12
 8002cbc:	9302      	str	r3, [sp, #8]
 8002cbe:	e601      	b.n	80028c4 <__aeabi_dmul+0x4c>
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	469a      	mov	sl, r3
 8002cc4:	469b      	mov	fp, r3
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	2504      	movs	r5, #4
 8002cca:	9302      	str	r3, [sp, #8]
 8002ccc:	e5fa      	b.n	80028c4 <__aeabi_dmul+0x4c>
 8002cce:	2101      	movs	r1, #1
 8002cd0:	430d      	orrs	r5, r1
 8002cd2:	2d0a      	cmp	r5, #10
 8002cd4:	dd00      	ble.n	8002cd8 <__aeabi_dmul+0x460>
 8002cd6:	e64b      	b.n	8002970 <__aeabi_dmul+0xf8>
 8002cd8:	4649      	mov	r1, r9
 8002cda:	9800      	ldr	r0, [sp, #0]
 8002cdc:	4041      	eors	r1, r0
 8002cde:	b2c9      	uxtb	r1, r1
 8002ce0:	9103      	str	r1, [sp, #12]
 8002ce2:	2d02      	cmp	r5, #2
 8002ce4:	dc00      	bgt.n	8002ce8 <__aeabi_dmul+0x470>
 8002ce6:	e096      	b.n	8002e16 <__aeabi_dmul+0x59e>
 8002ce8:	2300      	movs	r3, #0
 8002cea:	2400      	movs	r4, #0
 8002cec:	2001      	movs	r0, #1
 8002cee:	9301      	str	r3, [sp, #4]
 8002cf0:	e60c      	b.n	800290c <__aeabi_dmul+0x94>
 8002cf2:	4649      	mov	r1, r9
 8002cf4:	2302      	movs	r3, #2
 8002cf6:	9a00      	ldr	r2, [sp, #0]
 8002cf8:	432b      	orrs	r3, r5
 8002cfa:	4051      	eors	r1, r2
 8002cfc:	b2ca      	uxtb	r2, r1
 8002cfe:	9203      	str	r2, [sp, #12]
 8002d00:	2b0a      	cmp	r3, #10
 8002d02:	dd00      	ble.n	8002d06 <__aeabi_dmul+0x48e>
 8002d04:	e634      	b.n	8002970 <__aeabi_dmul+0xf8>
 8002d06:	2d00      	cmp	r5, #0
 8002d08:	d157      	bne.n	8002dba <__aeabi_dmul+0x542>
 8002d0a:	9b03      	ldr	r3, [sp, #12]
 8002d0c:	4699      	mov	r9, r3
 8002d0e:	2400      	movs	r4, #0
 8002d10:	2200      	movs	r2, #0
 8002d12:	4b49      	ldr	r3, [pc, #292]	@ (8002e38 <__aeabi_dmul+0x5c0>)
 8002d14:	e60e      	b.n	8002934 <__aeabi_dmul+0xbc>
 8002d16:	4658      	mov	r0, fp
 8002d18:	2101      	movs	r1, #1
 8002d1a:	1ac9      	subs	r1, r1, r3
 8002d1c:	2938      	cmp	r1, #56	@ 0x38
 8002d1e:	dd00      	ble.n	8002d22 <__aeabi_dmul+0x4aa>
 8002d20:	e62f      	b.n	8002982 <__aeabi_dmul+0x10a>
 8002d22:	291f      	cmp	r1, #31
 8002d24:	dd56      	ble.n	8002dd4 <__aeabi_dmul+0x55c>
 8002d26:	221f      	movs	r2, #31
 8002d28:	4654      	mov	r4, sl
 8002d2a:	4252      	negs	r2, r2
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	40dc      	lsrs	r4, r3
 8002d30:	2920      	cmp	r1, #32
 8002d32:	d007      	beq.n	8002d44 <__aeabi_dmul+0x4cc>
 8002d34:	4b41      	ldr	r3, [pc, #260]	@ (8002e3c <__aeabi_dmul+0x5c4>)
 8002d36:	4642      	mov	r2, r8
 8002d38:	469c      	mov	ip, r3
 8002d3a:	4653      	mov	r3, sl
 8002d3c:	4460      	add	r0, ip
 8002d3e:	4083      	lsls	r3, r0
 8002d40:	431a      	orrs	r2, r3
 8002d42:	4690      	mov	r8, r2
 8002d44:	4642      	mov	r2, r8
 8002d46:	2107      	movs	r1, #7
 8002d48:	1e53      	subs	r3, r2, #1
 8002d4a:	419a      	sbcs	r2, r3
 8002d4c:	000b      	movs	r3, r1
 8002d4e:	4322      	orrs	r2, r4
 8002d50:	4013      	ands	r3, r2
 8002d52:	2400      	movs	r4, #0
 8002d54:	4211      	tst	r1, r2
 8002d56:	d009      	beq.n	8002d6c <__aeabi_dmul+0x4f4>
 8002d58:	230f      	movs	r3, #15
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	2b04      	cmp	r3, #4
 8002d5e:	d05d      	beq.n	8002e1c <__aeabi_dmul+0x5a4>
 8002d60:	1d11      	adds	r1, r2, #4
 8002d62:	4291      	cmp	r1, r2
 8002d64:	419b      	sbcs	r3, r3
 8002d66:	000a      	movs	r2, r1
 8002d68:	425b      	negs	r3, r3
 8002d6a:	075b      	lsls	r3, r3, #29
 8002d6c:	08d2      	lsrs	r2, r2, #3
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	2300      	movs	r3, #0
 8002d72:	e5df      	b.n	8002934 <__aeabi_dmul+0xbc>
 8002d74:	9b03      	ldr	r3, [sp, #12]
 8002d76:	4699      	mov	r9, r3
 8002d78:	e5fa      	b.n	8002970 <__aeabi_dmul+0xf8>
 8002d7a:	9801      	ldr	r0, [sp, #4]
 8002d7c:	f000 fdc4 	bl	8003908 <__clzsi2>
 8002d80:	0002      	movs	r2, r0
 8002d82:	0003      	movs	r3, r0
 8002d84:	3215      	adds	r2, #21
 8002d86:	3320      	adds	r3, #32
 8002d88:	2a1c      	cmp	r2, #28
 8002d8a:	dc00      	bgt.n	8002d8e <__aeabi_dmul+0x516>
 8002d8c:	e738      	b.n	8002c00 <__aeabi_dmul+0x388>
 8002d8e:	9a01      	ldr	r2, [sp, #4]
 8002d90:	3808      	subs	r0, #8
 8002d92:	4082      	lsls	r2, r0
 8002d94:	e73f      	b.n	8002c16 <__aeabi_dmul+0x39e>
 8002d96:	f000 fdb7 	bl	8003908 <__clzsi2>
 8002d9a:	2315      	movs	r3, #21
 8002d9c:	469c      	mov	ip, r3
 8002d9e:	4484      	add	ip, r0
 8002da0:	0002      	movs	r2, r0
 8002da2:	4663      	mov	r3, ip
 8002da4:	3220      	adds	r2, #32
 8002da6:	2b1c      	cmp	r3, #28
 8002da8:	dc00      	bgt.n	8002dac <__aeabi_dmul+0x534>
 8002daa:	e758      	b.n	8002c5e <__aeabi_dmul+0x3e6>
 8002dac:	2300      	movs	r3, #0
 8002dae:	4698      	mov	r8, r3
 8002db0:	0023      	movs	r3, r4
 8002db2:	3808      	subs	r0, #8
 8002db4:	4083      	lsls	r3, r0
 8002db6:	469a      	mov	sl, r3
 8002db8:	e762      	b.n	8002c80 <__aeabi_dmul+0x408>
 8002dba:	001d      	movs	r5, r3
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	2400      	movs	r4, #0
 8002dc0:	2002      	movs	r0, #2
 8002dc2:	9301      	str	r3, [sp, #4]
 8002dc4:	e5a2      	b.n	800290c <__aeabi_dmul+0x94>
 8002dc6:	9002      	str	r0, [sp, #8]
 8002dc8:	e632      	b.n	8002a30 <__aeabi_dmul+0x1b8>
 8002dca:	431c      	orrs	r4, r3
 8002dcc:	9b00      	ldr	r3, [sp, #0]
 8002dce:	9a01      	ldr	r2, [sp, #4]
 8002dd0:	4699      	mov	r9, r3
 8002dd2:	e5ae      	b.n	8002932 <__aeabi_dmul+0xba>
 8002dd4:	4b1a      	ldr	r3, [pc, #104]	@ (8002e40 <__aeabi_dmul+0x5c8>)
 8002dd6:	4652      	mov	r2, sl
 8002dd8:	18c3      	adds	r3, r0, r3
 8002dda:	4640      	mov	r0, r8
 8002ddc:	409a      	lsls	r2, r3
 8002dde:	40c8      	lsrs	r0, r1
 8002de0:	4302      	orrs	r2, r0
 8002de2:	4640      	mov	r0, r8
 8002de4:	4098      	lsls	r0, r3
 8002de6:	0003      	movs	r3, r0
 8002de8:	1e58      	subs	r0, r3, #1
 8002dea:	4183      	sbcs	r3, r0
 8002dec:	4654      	mov	r4, sl
 8002dee:	431a      	orrs	r2, r3
 8002df0:	40cc      	lsrs	r4, r1
 8002df2:	0753      	lsls	r3, r2, #29
 8002df4:	d009      	beq.n	8002e0a <__aeabi_dmul+0x592>
 8002df6:	230f      	movs	r3, #15
 8002df8:	4013      	ands	r3, r2
 8002dfa:	2b04      	cmp	r3, #4
 8002dfc:	d005      	beq.n	8002e0a <__aeabi_dmul+0x592>
 8002dfe:	1d13      	adds	r3, r2, #4
 8002e00:	4293      	cmp	r3, r2
 8002e02:	4192      	sbcs	r2, r2
 8002e04:	4252      	negs	r2, r2
 8002e06:	18a4      	adds	r4, r4, r2
 8002e08:	001a      	movs	r2, r3
 8002e0a:	0223      	lsls	r3, r4, #8
 8002e0c:	d508      	bpl.n	8002e20 <__aeabi_dmul+0x5a8>
 8002e0e:	2301      	movs	r3, #1
 8002e10:	2400      	movs	r4, #0
 8002e12:	2200      	movs	r2, #0
 8002e14:	e58e      	b.n	8002934 <__aeabi_dmul+0xbc>
 8002e16:	4689      	mov	r9, r1
 8002e18:	2400      	movs	r4, #0
 8002e1a:	e58b      	b.n	8002934 <__aeabi_dmul+0xbc>
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	e7a5      	b.n	8002d6c <__aeabi_dmul+0x4f4>
 8002e20:	0763      	lsls	r3, r4, #29
 8002e22:	0264      	lsls	r4, r4, #9
 8002e24:	0b24      	lsrs	r4, r4, #12
 8002e26:	e7a1      	b.n	8002d6c <__aeabi_dmul+0x4f4>
 8002e28:	9b00      	ldr	r3, [sp, #0]
 8002e2a:	46a2      	mov	sl, r4
 8002e2c:	4699      	mov	r9, r3
 8002e2e:	9b01      	ldr	r3, [sp, #4]
 8002e30:	4698      	mov	r8, r3
 8002e32:	e737      	b.n	8002ca4 <__aeabi_dmul+0x42c>
 8002e34:	fffffc0d 	.word	0xfffffc0d
 8002e38:	000007ff 	.word	0x000007ff
 8002e3c:	0000043e 	.word	0x0000043e
 8002e40:	0000041e 	.word	0x0000041e

08002e44 <__aeabi_dsub>:
 8002e44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e46:	4657      	mov	r7, sl
 8002e48:	464e      	mov	r6, r9
 8002e4a:	4645      	mov	r5, r8
 8002e4c:	46de      	mov	lr, fp
 8002e4e:	b5e0      	push	{r5, r6, r7, lr}
 8002e50:	b083      	sub	sp, #12
 8002e52:	9000      	str	r0, [sp, #0]
 8002e54:	9101      	str	r1, [sp, #4]
 8002e56:	030c      	lsls	r4, r1, #12
 8002e58:	004d      	lsls	r5, r1, #1
 8002e5a:	0fce      	lsrs	r6, r1, #31
 8002e5c:	0a61      	lsrs	r1, r4, #9
 8002e5e:	9c00      	ldr	r4, [sp, #0]
 8002e60:	005f      	lsls	r7, r3, #1
 8002e62:	0f64      	lsrs	r4, r4, #29
 8002e64:	430c      	orrs	r4, r1
 8002e66:	9900      	ldr	r1, [sp, #0]
 8002e68:	9200      	str	r2, [sp, #0]
 8002e6a:	9301      	str	r3, [sp, #4]
 8002e6c:	00c8      	lsls	r0, r1, #3
 8002e6e:	0319      	lsls	r1, r3, #12
 8002e70:	0d7b      	lsrs	r3, r7, #21
 8002e72:	4699      	mov	r9, r3
 8002e74:	9b01      	ldr	r3, [sp, #4]
 8002e76:	4fcc      	ldr	r7, [pc, #816]	@ (80031a8 <__aeabi_dsub+0x364>)
 8002e78:	0fdb      	lsrs	r3, r3, #31
 8002e7a:	469c      	mov	ip, r3
 8002e7c:	0a4b      	lsrs	r3, r1, #9
 8002e7e:	9900      	ldr	r1, [sp, #0]
 8002e80:	4680      	mov	r8, r0
 8002e82:	0f49      	lsrs	r1, r1, #29
 8002e84:	4319      	orrs	r1, r3
 8002e86:	9b00      	ldr	r3, [sp, #0]
 8002e88:	468b      	mov	fp, r1
 8002e8a:	00da      	lsls	r2, r3, #3
 8002e8c:	4692      	mov	sl, r2
 8002e8e:	0d6d      	lsrs	r5, r5, #21
 8002e90:	45b9      	cmp	r9, r7
 8002e92:	d100      	bne.n	8002e96 <__aeabi_dsub+0x52>
 8002e94:	e0bf      	b.n	8003016 <__aeabi_dsub+0x1d2>
 8002e96:	2301      	movs	r3, #1
 8002e98:	4661      	mov	r1, ip
 8002e9a:	4059      	eors	r1, r3
 8002e9c:	464b      	mov	r3, r9
 8002e9e:	468c      	mov	ip, r1
 8002ea0:	1aeb      	subs	r3, r5, r3
 8002ea2:	428e      	cmp	r6, r1
 8002ea4:	d075      	beq.n	8002f92 <__aeabi_dsub+0x14e>
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	dc00      	bgt.n	8002eac <__aeabi_dsub+0x68>
 8002eaa:	e2a3      	b.n	80033f4 <__aeabi_dsub+0x5b0>
 8002eac:	4649      	mov	r1, r9
 8002eae:	2900      	cmp	r1, #0
 8002eb0:	d100      	bne.n	8002eb4 <__aeabi_dsub+0x70>
 8002eb2:	e0ce      	b.n	8003052 <__aeabi_dsub+0x20e>
 8002eb4:	42bd      	cmp	r5, r7
 8002eb6:	d100      	bne.n	8002eba <__aeabi_dsub+0x76>
 8002eb8:	e200      	b.n	80032bc <__aeabi_dsub+0x478>
 8002eba:	2701      	movs	r7, #1
 8002ebc:	2b38      	cmp	r3, #56	@ 0x38
 8002ebe:	dc19      	bgt.n	8002ef4 <__aeabi_dsub+0xb0>
 8002ec0:	2780      	movs	r7, #128	@ 0x80
 8002ec2:	4659      	mov	r1, fp
 8002ec4:	043f      	lsls	r7, r7, #16
 8002ec6:	4339      	orrs	r1, r7
 8002ec8:	468b      	mov	fp, r1
 8002eca:	2b1f      	cmp	r3, #31
 8002ecc:	dd00      	ble.n	8002ed0 <__aeabi_dsub+0x8c>
 8002ece:	e1fa      	b.n	80032c6 <__aeabi_dsub+0x482>
 8002ed0:	2720      	movs	r7, #32
 8002ed2:	1af9      	subs	r1, r7, r3
 8002ed4:	468c      	mov	ip, r1
 8002ed6:	4659      	mov	r1, fp
 8002ed8:	4667      	mov	r7, ip
 8002eda:	40b9      	lsls	r1, r7
 8002edc:	000f      	movs	r7, r1
 8002ede:	0011      	movs	r1, r2
 8002ee0:	40d9      	lsrs	r1, r3
 8002ee2:	430f      	orrs	r7, r1
 8002ee4:	4661      	mov	r1, ip
 8002ee6:	408a      	lsls	r2, r1
 8002ee8:	1e51      	subs	r1, r2, #1
 8002eea:	418a      	sbcs	r2, r1
 8002eec:	4659      	mov	r1, fp
 8002eee:	40d9      	lsrs	r1, r3
 8002ef0:	4317      	orrs	r7, r2
 8002ef2:	1a64      	subs	r4, r4, r1
 8002ef4:	1bc7      	subs	r7, r0, r7
 8002ef6:	42b8      	cmp	r0, r7
 8002ef8:	4180      	sbcs	r0, r0
 8002efa:	4240      	negs	r0, r0
 8002efc:	1a24      	subs	r4, r4, r0
 8002efe:	0223      	lsls	r3, r4, #8
 8002f00:	d400      	bmi.n	8002f04 <__aeabi_dsub+0xc0>
 8002f02:	e140      	b.n	8003186 <__aeabi_dsub+0x342>
 8002f04:	0264      	lsls	r4, r4, #9
 8002f06:	0a64      	lsrs	r4, r4, #9
 8002f08:	2c00      	cmp	r4, #0
 8002f0a:	d100      	bne.n	8002f0e <__aeabi_dsub+0xca>
 8002f0c:	e154      	b.n	80031b8 <__aeabi_dsub+0x374>
 8002f0e:	0020      	movs	r0, r4
 8002f10:	f000 fcfa 	bl	8003908 <__clzsi2>
 8002f14:	0003      	movs	r3, r0
 8002f16:	3b08      	subs	r3, #8
 8002f18:	2120      	movs	r1, #32
 8002f1a:	0038      	movs	r0, r7
 8002f1c:	1aca      	subs	r2, r1, r3
 8002f1e:	40d0      	lsrs	r0, r2
 8002f20:	409c      	lsls	r4, r3
 8002f22:	0002      	movs	r2, r0
 8002f24:	409f      	lsls	r7, r3
 8002f26:	4322      	orrs	r2, r4
 8002f28:	429d      	cmp	r5, r3
 8002f2a:	dd00      	ble.n	8002f2e <__aeabi_dsub+0xea>
 8002f2c:	e1a6      	b.n	800327c <__aeabi_dsub+0x438>
 8002f2e:	1b58      	subs	r0, r3, r5
 8002f30:	3001      	adds	r0, #1
 8002f32:	1a09      	subs	r1, r1, r0
 8002f34:	003c      	movs	r4, r7
 8002f36:	408f      	lsls	r7, r1
 8002f38:	40c4      	lsrs	r4, r0
 8002f3a:	1e7b      	subs	r3, r7, #1
 8002f3c:	419f      	sbcs	r7, r3
 8002f3e:	0013      	movs	r3, r2
 8002f40:	408b      	lsls	r3, r1
 8002f42:	4327      	orrs	r7, r4
 8002f44:	431f      	orrs	r7, r3
 8002f46:	40c2      	lsrs	r2, r0
 8002f48:	003b      	movs	r3, r7
 8002f4a:	0014      	movs	r4, r2
 8002f4c:	2500      	movs	r5, #0
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	d100      	bne.n	8002f54 <__aeabi_dsub+0x110>
 8002f52:	e1f7      	b.n	8003344 <__aeabi_dsub+0x500>
 8002f54:	077b      	lsls	r3, r7, #29
 8002f56:	d100      	bne.n	8002f5a <__aeabi_dsub+0x116>
 8002f58:	e377      	b.n	800364a <__aeabi_dsub+0x806>
 8002f5a:	230f      	movs	r3, #15
 8002f5c:	0038      	movs	r0, r7
 8002f5e:	403b      	ands	r3, r7
 8002f60:	2b04      	cmp	r3, #4
 8002f62:	d004      	beq.n	8002f6e <__aeabi_dsub+0x12a>
 8002f64:	1d38      	adds	r0, r7, #4
 8002f66:	42b8      	cmp	r0, r7
 8002f68:	41bf      	sbcs	r7, r7
 8002f6a:	427f      	negs	r7, r7
 8002f6c:	19e4      	adds	r4, r4, r7
 8002f6e:	0223      	lsls	r3, r4, #8
 8002f70:	d400      	bmi.n	8002f74 <__aeabi_dsub+0x130>
 8002f72:	e368      	b.n	8003646 <__aeabi_dsub+0x802>
 8002f74:	4b8c      	ldr	r3, [pc, #560]	@ (80031a8 <__aeabi_dsub+0x364>)
 8002f76:	3501      	adds	r5, #1
 8002f78:	429d      	cmp	r5, r3
 8002f7a:	d100      	bne.n	8002f7e <__aeabi_dsub+0x13a>
 8002f7c:	e0f4      	b.n	8003168 <__aeabi_dsub+0x324>
 8002f7e:	4b8b      	ldr	r3, [pc, #556]	@ (80031ac <__aeabi_dsub+0x368>)
 8002f80:	056d      	lsls	r5, r5, #21
 8002f82:	401c      	ands	r4, r3
 8002f84:	0d6d      	lsrs	r5, r5, #21
 8002f86:	0767      	lsls	r7, r4, #29
 8002f88:	08c0      	lsrs	r0, r0, #3
 8002f8a:	0264      	lsls	r4, r4, #9
 8002f8c:	4307      	orrs	r7, r0
 8002f8e:	0b24      	lsrs	r4, r4, #12
 8002f90:	e0ec      	b.n	800316c <__aeabi_dsub+0x328>
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	dc00      	bgt.n	8002f98 <__aeabi_dsub+0x154>
 8002f96:	e329      	b.n	80035ec <__aeabi_dsub+0x7a8>
 8002f98:	4649      	mov	r1, r9
 8002f9a:	2900      	cmp	r1, #0
 8002f9c:	d000      	beq.n	8002fa0 <__aeabi_dsub+0x15c>
 8002f9e:	e0d6      	b.n	800314e <__aeabi_dsub+0x30a>
 8002fa0:	4659      	mov	r1, fp
 8002fa2:	4311      	orrs	r1, r2
 8002fa4:	d100      	bne.n	8002fa8 <__aeabi_dsub+0x164>
 8002fa6:	e12e      	b.n	8003206 <__aeabi_dsub+0x3c2>
 8002fa8:	1e59      	subs	r1, r3, #1
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d100      	bne.n	8002fb0 <__aeabi_dsub+0x16c>
 8002fae:	e1e6      	b.n	800337e <__aeabi_dsub+0x53a>
 8002fb0:	42bb      	cmp	r3, r7
 8002fb2:	d100      	bne.n	8002fb6 <__aeabi_dsub+0x172>
 8002fb4:	e182      	b.n	80032bc <__aeabi_dsub+0x478>
 8002fb6:	2701      	movs	r7, #1
 8002fb8:	000b      	movs	r3, r1
 8002fba:	2938      	cmp	r1, #56	@ 0x38
 8002fbc:	dc14      	bgt.n	8002fe8 <__aeabi_dsub+0x1a4>
 8002fbe:	2b1f      	cmp	r3, #31
 8002fc0:	dd00      	ble.n	8002fc4 <__aeabi_dsub+0x180>
 8002fc2:	e23c      	b.n	800343e <__aeabi_dsub+0x5fa>
 8002fc4:	2720      	movs	r7, #32
 8002fc6:	1af9      	subs	r1, r7, r3
 8002fc8:	468c      	mov	ip, r1
 8002fca:	4659      	mov	r1, fp
 8002fcc:	4667      	mov	r7, ip
 8002fce:	40b9      	lsls	r1, r7
 8002fd0:	000f      	movs	r7, r1
 8002fd2:	0011      	movs	r1, r2
 8002fd4:	40d9      	lsrs	r1, r3
 8002fd6:	430f      	orrs	r7, r1
 8002fd8:	4661      	mov	r1, ip
 8002fda:	408a      	lsls	r2, r1
 8002fdc:	1e51      	subs	r1, r2, #1
 8002fde:	418a      	sbcs	r2, r1
 8002fe0:	4659      	mov	r1, fp
 8002fe2:	40d9      	lsrs	r1, r3
 8002fe4:	4317      	orrs	r7, r2
 8002fe6:	1864      	adds	r4, r4, r1
 8002fe8:	183f      	adds	r7, r7, r0
 8002fea:	4287      	cmp	r7, r0
 8002fec:	4180      	sbcs	r0, r0
 8002fee:	4240      	negs	r0, r0
 8002ff0:	1824      	adds	r4, r4, r0
 8002ff2:	0223      	lsls	r3, r4, #8
 8002ff4:	d400      	bmi.n	8002ff8 <__aeabi_dsub+0x1b4>
 8002ff6:	e0c6      	b.n	8003186 <__aeabi_dsub+0x342>
 8002ff8:	4b6b      	ldr	r3, [pc, #428]	@ (80031a8 <__aeabi_dsub+0x364>)
 8002ffa:	3501      	adds	r5, #1
 8002ffc:	429d      	cmp	r5, r3
 8002ffe:	d100      	bne.n	8003002 <__aeabi_dsub+0x1be>
 8003000:	e0b2      	b.n	8003168 <__aeabi_dsub+0x324>
 8003002:	2101      	movs	r1, #1
 8003004:	4b69      	ldr	r3, [pc, #420]	@ (80031ac <__aeabi_dsub+0x368>)
 8003006:	087a      	lsrs	r2, r7, #1
 8003008:	401c      	ands	r4, r3
 800300a:	4039      	ands	r1, r7
 800300c:	430a      	orrs	r2, r1
 800300e:	07e7      	lsls	r7, r4, #31
 8003010:	4317      	orrs	r7, r2
 8003012:	0864      	lsrs	r4, r4, #1
 8003014:	e79e      	b.n	8002f54 <__aeabi_dsub+0x110>
 8003016:	4b66      	ldr	r3, [pc, #408]	@ (80031b0 <__aeabi_dsub+0x36c>)
 8003018:	4311      	orrs	r1, r2
 800301a:	468a      	mov	sl, r1
 800301c:	18eb      	adds	r3, r5, r3
 800301e:	2900      	cmp	r1, #0
 8003020:	d028      	beq.n	8003074 <__aeabi_dsub+0x230>
 8003022:	4566      	cmp	r6, ip
 8003024:	d02c      	beq.n	8003080 <__aeabi_dsub+0x23c>
 8003026:	2b00      	cmp	r3, #0
 8003028:	d05b      	beq.n	80030e2 <__aeabi_dsub+0x29e>
 800302a:	2d00      	cmp	r5, #0
 800302c:	d100      	bne.n	8003030 <__aeabi_dsub+0x1ec>
 800302e:	e12c      	b.n	800328a <__aeabi_dsub+0x446>
 8003030:	465b      	mov	r3, fp
 8003032:	4666      	mov	r6, ip
 8003034:	075f      	lsls	r7, r3, #29
 8003036:	08d2      	lsrs	r2, r2, #3
 8003038:	4317      	orrs	r7, r2
 800303a:	08dd      	lsrs	r5, r3, #3
 800303c:	003b      	movs	r3, r7
 800303e:	432b      	orrs	r3, r5
 8003040:	d100      	bne.n	8003044 <__aeabi_dsub+0x200>
 8003042:	e0e2      	b.n	800320a <__aeabi_dsub+0x3c6>
 8003044:	2480      	movs	r4, #128	@ 0x80
 8003046:	0324      	lsls	r4, r4, #12
 8003048:	432c      	orrs	r4, r5
 800304a:	0324      	lsls	r4, r4, #12
 800304c:	4d56      	ldr	r5, [pc, #344]	@ (80031a8 <__aeabi_dsub+0x364>)
 800304e:	0b24      	lsrs	r4, r4, #12
 8003050:	e08c      	b.n	800316c <__aeabi_dsub+0x328>
 8003052:	4659      	mov	r1, fp
 8003054:	4311      	orrs	r1, r2
 8003056:	d100      	bne.n	800305a <__aeabi_dsub+0x216>
 8003058:	e0d5      	b.n	8003206 <__aeabi_dsub+0x3c2>
 800305a:	1e59      	subs	r1, r3, #1
 800305c:	2b01      	cmp	r3, #1
 800305e:	d100      	bne.n	8003062 <__aeabi_dsub+0x21e>
 8003060:	e1b9      	b.n	80033d6 <__aeabi_dsub+0x592>
 8003062:	42bb      	cmp	r3, r7
 8003064:	d100      	bne.n	8003068 <__aeabi_dsub+0x224>
 8003066:	e1b1      	b.n	80033cc <__aeabi_dsub+0x588>
 8003068:	2701      	movs	r7, #1
 800306a:	000b      	movs	r3, r1
 800306c:	2938      	cmp	r1, #56	@ 0x38
 800306e:	dd00      	ble.n	8003072 <__aeabi_dsub+0x22e>
 8003070:	e740      	b.n	8002ef4 <__aeabi_dsub+0xb0>
 8003072:	e72a      	b.n	8002eca <__aeabi_dsub+0x86>
 8003074:	4661      	mov	r1, ip
 8003076:	2701      	movs	r7, #1
 8003078:	4079      	eors	r1, r7
 800307a:	468c      	mov	ip, r1
 800307c:	4566      	cmp	r6, ip
 800307e:	d1d2      	bne.n	8003026 <__aeabi_dsub+0x1e2>
 8003080:	2b00      	cmp	r3, #0
 8003082:	d100      	bne.n	8003086 <__aeabi_dsub+0x242>
 8003084:	e0c5      	b.n	8003212 <__aeabi_dsub+0x3ce>
 8003086:	2d00      	cmp	r5, #0
 8003088:	d000      	beq.n	800308c <__aeabi_dsub+0x248>
 800308a:	e155      	b.n	8003338 <__aeabi_dsub+0x4f4>
 800308c:	464b      	mov	r3, r9
 800308e:	0025      	movs	r5, r4
 8003090:	4305      	orrs	r5, r0
 8003092:	d100      	bne.n	8003096 <__aeabi_dsub+0x252>
 8003094:	e212      	b.n	80034bc <__aeabi_dsub+0x678>
 8003096:	1e59      	subs	r1, r3, #1
 8003098:	468c      	mov	ip, r1
 800309a:	2b01      	cmp	r3, #1
 800309c:	d100      	bne.n	80030a0 <__aeabi_dsub+0x25c>
 800309e:	e249      	b.n	8003534 <__aeabi_dsub+0x6f0>
 80030a0:	4d41      	ldr	r5, [pc, #260]	@ (80031a8 <__aeabi_dsub+0x364>)
 80030a2:	42ab      	cmp	r3, r5
 80030a4:	d100      	bne.n	80030a8 <__aeabi_dsub+0x264>
 80030a6:	e28f      	b.n	80035c8 <__aeabi_dsub+0x784>
 80030a8:	2701      	movs	r7, #1
 80030aa:	2938      	cmp	r1, #56	@ 0x38
 80030ac:	dc11      	bgt.n	80030d2 <__aeabi_dsub+0x28e>
 80030ae:	4663      	mov	r3, ip
 80030b0:	2b1f      	cmp	r3, #31
 80030b2:	dd00      	ble.n	80030b6 <__aeabi_dsub+0x272>
 80030b4:	e25b      	b.n	800356e <__aeabi_dsub+0x72a>
 80030b6:	4661      	mov	r1, ip
 80030b8:	2320      	movs	r3, #32
 80030ba:	0027      	movs	r7, r4
 80030bc:	1a5b      	subs	r3, r3, r1
 80030be:	0005      	movs	r5, r0
 80030c0:	4098      	lsls	r0, r3
 80030c2:	409f      	lsls	r7, r3
 80030c4:	40cd      	lsrs	r5, r1
 80030c6:	1e43      	subs	r3, r0, #1
 80030c8:	4198      	sbcs	r0, r3
 80030ca:	40cc      	lsrs	r4, r1
 80030cc:	432f      	orrs	r7, r5
 80030ce:	4307      	orrs	r7, r0
 80030d0:	44a3      	add	fp, r4
 80030d2:	18bf      	adds	r7, r7, r2
 80030d4:	4297      	cmp	r7, r2
 80030d6:	4192      	sbcs	r2, r2
 80030d8:	4252      	negs	r2, r2
 80030da:	445a      	add	r2, fp
 80030dc:	0014      	movs	r4, r2
 80030de:	464d      	mov	r5, r9
 80030e0:	e787      	b.n	8002ff2 <__aeabi_dsub+0x1ae>
 80030e2:	4f34      	ldr	r7, [pc, #208]	@ (80031b4 <__aeabi_dsub+0x370>)
 80030e4:	1c6b      	adds	r3, r5, #1
 80030e6:	423b      	tst	r3, r7
 80030e8:	d000      	beq.n	80030ec <__aeabi_dsub+0x2a8>
 80030ea:	e0b6      	b.n	800325a <__aeabi_dsub+0x416>
 80030ec:	4659      	mov	r1, fp
 80030ee:	0023      	movs	r3, r4
 80030f0:	4311      	orrs	r1, r2
 80030f2:	000f      	movs	r7, r1
 80030f4:	4303      	orrs	r3, r0
 80030f6:	2d00      	cmp	r5, #0
 80030f8:	d000      	beq.n	80030fc <__aeabi_dsub+0x2b8>
 80030fa:	e126      	b.n	800334a <__aeabi_dsub+0x506>
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d100      	bne.n	8003102 <__aeabi_dsub+0x2be>
 8003100:	e1c0      	b.n	8003484 <__aeabi_dsub+0x640>
 8003102:	2900      	cmp	r1, #0
 8003104:	d100      	bne.n	8003108 <__aeabi_dsub+0x2c4>
 8003106:	e0a1      	b.n	800324c <__aeabi_dsub+0x408>
 8003108:	1a83      	subs	r3, r0, r2
 800310a:	4698      	mov	r8, r3
 800310c:	465b      	mov	r3, fp
 800310e:	4540      	cmp	r0, r8
 8003110:	41ad      	sbcs	r5, r5
 8003112:	1ae3      	subs	r3, r4, r3
 8003114:	426d      	negs	r5, r5
 8003116:	1b5b      	subs	r3, r3, r5
 8003118:	2580      	movs	r5, #128	@ 0x80
 800311a:	042d      	lsls	r5, r5, #16
 800311c:	422b      	tst	r3, r5
 800311e:	d100      	bne.n	8003122 <__aeabi_dsub+0x2de>
 8003120:	e14b      	b.n	80033ba <__aeabi_dsub+0x576>
 8003122:	465b      	mov	r3, fp
 8003124:	1a10      	subs	r0, r2, r0
 8003126:	4282      	cmp	r2, r0
 8003128:	4192      	sbcs	r2, r2
 800312a:	1b1c      	subs	r4, r3, r4
 800312c:	0007      	movs	r7, r0
 800312e:	2601      	movs	r6, #1
 8003130:	4663      	mov	r3, ip
 8003132:	4252      	negs	r2, r2
 8003134:	1aa4      	subs	r4, r4, r2
 8003136:	4327      	orrs	r7, r4
 8003138:	401e      	ands	r6, r3
 800313a:	2f00      	cmp	r7, #0
 800313c:	d100      	bne.n	8003140 <__aeabi_dsub+0x2fc>
 800313e:	e142      	b.n	80033c6 <__aeabi_dsub+0x582>
 8003140:	422c      	tst	r4, r5
 8003142:	d100      	bne.n	8003146 <__aeabi_dsub+0x302>
 8003144:	e26d      	b.n	8003622 <__aeabi_dsub+0x7de>
 8003146:	4b19      	ldr	r3, [pc, #100]	@ (80031ac <__aeabi_dsub+0x368>)
 8003148:	2501      	movs	r5, #1
 800314a:	401c      	ands	r4, r3
 800314c:	e71b      	b.n	8002f86 <__aeabi_dsub+0x142>
 800314e:	42bd      	cmp	r5, r7
 8003150:	d100      	bne.n	8003154 <__aeabi_dsub+0x310>
 8003152:	e13b      	b.n	80033cc <__aeabi_dsub+0x588>
 8003154:	2701      	movs	r7, #1
 8003156:	2b38      	cmp	r3, #56	@ 0x38
 8003158:	dd00      	ble.n	800315c <__aeabi_dsub+0x318>
 800315a:	e745      	b.n	8002fe8 <__aeabi_dsub+0x1a4>
 800315c:	2780      	movs	r7, #128	@ 0x80
 800315e:	4659      	mov	r1, fp
 8003160:	043f      	lsls	r7, r7, #16
 8003162:	4339      	orrs	r1, r7
 8003164:	468b      	mov	fp, r1
 8003166:	e72a      	b.n	8002fbe <__aeabi_dsub+0x17a>
 8003168:	2400      	movs	r4, #0
 800316a:	2700      	movs	r7, #0
 800316c:	052d      	lsls	r5, r5, #20
 800316e:	4325      	orrs	r5, r4
 8003170:	07f6      	lsls	r6, r6, #31
 8003172:	4335      	orrs	r5, r6
 8003174:	0038      	movs	r0, r7
 8003176:	0029      	movs	r1, r5
 8003178:	b003      	add	sp, #12
 800317a:	bcf0      	pop	{r4, r5, r6, r7}
 800317c:	46bb      	mov	fp, r7
 800317e:	46b2      	mov	sl, r6
 8003180:	46a9      	mov	r9, r5
 8003182:	46a0      	mov	r8, r4
 8003184:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003186:	077b      	lsls	r3, r7, #29
 8003188:	d004      	beq.n	8003194 <__aeabi_dsub+0x350>
 800318a:	230f      	movs	r3, #15
 800318c:	403b      	ands	r3, r7
 800318e:	2b04      	cmp	r3, #4
 8003190:	d000      	beq.n	8003194 <__aeabi_dsub+0x350>
 8003192:	e6e7      	b.n	8002f64 <__aeabi_dsub+0x120>
 8003194:	002b      	movs	r3, r5
 8003196:	08f8      	lsrs	r0, r7, #3
 8003198:	4a03      	ldr	r2, [pc, #12]	@ (80031a8 <__aeabi_dsub+0x364>)
 800319a:	0767      	lsls	r7, r4, #29
 800319c:	4307      	orrs	r7, r0
 800319e:	08e5      	lsrs	r5, r4, #3
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d100      	bne.n	80031a6 <__aeabi_dsub+0x362>
 80031a4:	e74a      	b.n	800303c <__aeabi_dsub+0x1f8>
 80031a6:	e0a5      	b.n	80032f4 <__aeabi_dsub+0x4b0>
 80031a8:	000007ff 	.word	0x000007ff
 80031ac:	ff7fffff 	.word	0xff7fffff
 80031b0:	fffff801 	.word	0xfffff801
 80031b4:	000007fe 	.word	0x000007fe
 80031b8:	0038      	movs	r0, r7
 80031ba:	f000 fba5 	bl	8003908 <__clzsi2>
 80031be:	0003      	movs	r3, r0
 80031c0:	3318      	adds	r3, #24
 80031c2:	2b1f      	cmp	r3, #31
 80031c4:	dc00      	bgt.n	80031c8 <__aeabi_dsub+0x384>
 80031c6:	e6a7      	b.n	8002f18 <__aeabi_dsub+0xd4>
 80031c8:	003a      	movs	r2, r7
 80031ca:	3808      	subs	r0, #8
 80031cc:	4082      	lsls	r2, r0
 80031ce:	429d      	cmp	r5, r3
 80031d0:	dd00      	ble.n	80031d4 <__aeabi_dsub+0x390>
 80031d2:	e08a      	b.n	80032ea <__aeabi_dsub+0x4a6>
 80031d4:	1b5b      	subs	r3, r3, r5
 80031d6:	1c58      	adds	r0, r3, #1
 80031d8:	281f      	cmp	r0, #31
 80031da:	dc00      	bgt.n	80031de <__aeabi_dsub+0x39a>
 80031dc:	e1d8      	b.n	8003590 <__aeabi_dsub+0x74c>
 80031de:	0017      	movs	r7, r2
 80031e0:	3b1f      	subs	r3, #31
 80031e2:	40df      	lsrs	r7, r3
 80031e4:	2820      	cmp	r0, #32
 80031e6:	d005      	beq.n	80031f4 <__aeabi_dsub+0x3b0>
 80031e8:	2340      	movs	r3, #64	@ 0x40
 80031ea:	1a1b      	subs	r3, r3, r0
 80031ec:	409a      	lsls	r2, r3
 80031ee:	1e53      	subs	r3, r2, #1
 80031f0:	419a      	sbcs	r2, r3
 80031f2:	4317      	orrs	r7, r2
 80031f4:	2500      	movs	r5, #0
 80031f6:	2f00      	cmp	r7, #0
 80031f8:	d100      	bne.n	80031fc <__aeabi_dsub+0x3b8>
 80031fa:	e0e5      	b.n	80033c8 <__aeabi_dsub+0x584>
 80031fc:	077b      	lsls	r3, r7, #29
 80031fe:	d000      	beq.n	8003202 <__aeabi_dsub+0x3be>
 8003200:	e6ab      	b.n	8002f5a <__aeabi_dsub+0x116>
 8003202:	002c      	movs	r4, r5
 8003204:	e7c6      	b.n	8003194 <__aeabi_dsub+0x350>
 8003206:	08c0      	lsrs	r0, r0, #3
 8003208:	e7c6      	b.n	8003198 <__aeabi_dsub+0x354>
 800320a:	2700      	movs	r7, #0
 800320c:	2400      	movs	r4, #0
 800320e:	4dd1      	ldr	r5, [pc, #836]	@ (8003554 <__aeabi_dsub+0x710>)
 8003210:	e7ac      	b.n	800316c <__aeabi_dsub+0x328>
 8003212:	4fd1      	ldr	r7, [pc, #836]	@ (8003558 <__aeabi_dsub+0x714>)
 8003214:	1c6b      	adds	r3, r5, #1
 8003216:	423b      	tst	r3, r7
 8003218:	d171      	bne.n	80032fe <__aeabi_dsub+0x4ba>
 800321a:	0023      	movs	r3, r4
 800321c:	4303      	orrs	r3, r0
 800321e:	2d00      	cmp	r5, #0
 8003220:	d000      	beq.n	8003224 <__aeabi_dsub+0x3e0>
 8003222:	e14e      	b.n	80034c2 <__aeabi_dsub+0x67e>
 8003224:	4657      	mov	r7, sl
 8003226:	2b00      	cmp	r3, #0
 8003228:	d100      	bne.n	800322c <__aeabi_dsub+0x3e8>
 800322a:	e1b5      	b.n	8003598 <__aeabi_dsub+0x754>
 800322c:	2f00      	cmp	r7, #0
 800322e:	d00d      	beq.n	800324c <__aeabi_dsub+0x408>
 8003230:	1883      	adds	r3, r0, r2
 8003232:	4283      	cmp	r3, r0
 8003234:	4180      	sbcs	r0, r0
 8003236:	445c      	add	r4, fp
 8003238:	4240      	negs	r0, r0
 800323a:	1824      	adds	r4, r4, r0
 800323c:	0222      	lsls	r2, r4, #8
 800323e:	d500      	bpl.n	8003242 <__aeabi_dsub+0x3fe>
 8003240:	e1c8      	b.n	80035d4 <__aeabi_dsub+0x790>
 8003242:	001f      	movs	r7, r3
 8003244:	4698      	mov	r8, r3
 8003246:	4327      	orrs	r7, r4
 8003248:	d100      	bne.n	800324c <__aeabi_dsub+0x408>
 800324a:	e0bc      	b.n	80033c6 <__aeabi_dsub+0x582>
 800324c:	4643      	mov	r3, r8
 800324e:	0767      	lsls	r7, r4, #29
 8003250:	08db      	lsrs	r3, r3, #3
 8003252:	431f      	orrs	r7, r3
 8003254:	08e5      	lsrs	r5, r4, #3
 8003256:	2300      	movs	r3, #0
 8003258:	e04c      	b.n	80032f4 <__aeabi_dsub+0x4b0>
 800325a:	1a83      	subs	r3, r0, r2
 800325c:	4698      	mov	r8, r3
 800325e:	465b      	mov	r3, fp
 8003260:	4540      	cmp	r0, r8
 8003262:	41bf      	sbcs	r7, r7
 8003264:	1ae3      	subs	r3, r4, r3
 8003266:	427f      	negs	r7, r7
 8003268:	1bdb      	subs	r3, r3, r7
 800326a:	021f      	lsls	r7, r3, #8
 800326c:	d47c      	bmi.n	8003368 <__aeabi_dsub+0x524>
 800326e:	4647      	mov	r7, r8
 8003270:	431f      	orrs	r7, r3
 8003272:	d100      	bne.n	8003276 <__aeabi_dsub+0x432>
 8003274:	e0a6      	b.n	80033c4 <__aeabi_dsub+0x580>
 8003276:	001c      	movs	r4, r3
 8003278:	4647      	mov	r7, r8
 800327a:	e645      	b.n	8002f08 <__aeabi_dsub+0xc4>
 800327c:	4cb7      	ldr	r4, [pc, #732]	@ (800355c <__aeabi_dsub+0x718>)
 800327e:	1aed      	subs	r5, r5, r3
 8003280:	4014      	ands	r4, r2
 8003282:	077b      	lsls	r3, r7, #29
 8003284:	d000      	beq.n	8003288 <__aeabi_dsub+0x444>
 8003286:	e780      	b.n	800318a <__aeabi_dsub+0x346>
 8003288:	e784      	b.n	8003194 <__aeabi_dsub+0x350>
 800328a:	464b      	mov	r3, r9
 800328c:	0025      	movs	r5, r4
 800328e:	4305      	orrs	r5, r0
 8003290:	d066      	beq.n	8003360 <__aeabi_dsub+0x51c>
 8003292:	1e5f      	subs	r7, r3, #1
 8003294:	2b01      	cmp	r3, #1
 8003296:	d100      	bne.n	800329a <__aeabi_dsub+0x456>
 8003298:	e0fc      	b.n	8003494 <__aeabi_dsub+0x650>
 800329a:	4dae      	ldr	r5, [pc, #696]	@ (8003554 <__aeabi_dsub+0x710>)
 800329c:	42ab      	cmp	r3, r5
 800329e:	d100      	bne.n	80032a2 <__aeabi_dsub+0x45e>
 80032a0:	e15e      	b.n	8003560 <__aeabi_dsub+0x71c>
 80032a2:	4666      	mov	r6, ip
 80032a4:	2f38      	cmp	r7, #56	@ 0x38
 80032a6:	dc00      	bgt.n	80032aa <__aeabi_dsub+0x466>
 80032a8:	e0b4      	b.n	8003414 <__aeabi_dsub+0x5d0>
 80032aa:	2001      	movs	r0, #1
 80032ac:	1a17      	subs	r7, r2, r0
 80032ae:	42ba      	cmp	r2, r7
 80032b0:	4192      	sbcs	r2, r2
 80032b2:	465b      	mov	r3, fp
 80032b4:	4252      	negs	r2, r2
 80032b6:	464d      	mov	r5, r9
 80032b8:	1a9c      	subs	r4, r3, r2
 80032ba:	e620      	b.n	8002efe <__aeabi_dsub+0xba>
 80032bc:	0767      	lsls	r7, r4, #29
 80032be:	08c0      	lsrs	r0, r0, #3
 80032c0:	4307      	orrs	r7, r0
 80032c2:	08e5      	lsrs	r5, r4, #3
 80032c4:	e6ba      	b.n	800303c <__aeabi_dsub+0x1f8>
 80032c6:	001f      	movs	r7, r3
 80032c8:	4659      	mov	r1, fp
 80032ca:	3f20      	subs	r7, #32
 80032cc:	40f9      	lsrs	r1, r7
 80032ce:	000f      	movs	r7, r1
 80032d0:	2b20      	cmp	r3, #32
 80032d2:	d005      	beq.n	80032e0 <__aeabi_dsub+0x49c>
 80032d4:	2140      	movs	r1, #64	@ 0x40
 80032d6:	1acb      	subs	r3, r1, r3
 80032d8:	4659      	mov	r1, fp
 80032da:	4099      	lsls	r1, r3
 80032dc:	430a      	orrs	r2, r1
 80032de:	4692      	mov	sl, r2
 80032e0:	4653      	mov	r3, sl
 80032e2:	1e5a      	subs	r2, r3, #1
 80032e4:	4193      	sbcs	r3, r2
 80032e6:	431f      	orrs	r7, r3
 80032e8:	e604      	b.n	8002ef4 <__aeabi_dsub+0xb0>
 80032ea:	1aeb      	subs	r3, r5, r3
 80032ec:	4d9b      	ldr	r5, [pc, #620]	@ (800355c <__aeabi_dsub+0x718>)
 80032ee:	4015      	ands	r5, r2
 80032f0:	076f      	lsls	r7, r5, #29
 80032f2:	08ed      	lsrs	r5, r5, #3
 80032f4:	032c      	lsls	r4, r5, #12
 80032f6:	055d      	lsls	r5, r3, #21
 80032f8:	0b24      	lsrs	r4, r4, #12
 80032fa:	0d6d      	lsrs	r5, r5, #21
 80032fc:	e736      	b.n	800316c <__aeabi_dsub+0x328>
 80032fe:	4d95      	ldr	r5, [pc, #596]	@ (8003554 <__aeabi_dsub+0x710>)
 8003300:	42ab      	cmp	r3, r5
 8003302:	d100      	bne.n	8003306 <__aeabi_dsub+0x4c2>
 8003304:	e0d6      	b.n	80034b4 <__aeabi_dsub+0x670>
 8003306:	1882      	adds	r2, r0, r2
 8003308:	0021      	movs	r1, r4
 800330a:	4282      	cmp	r2, r0
 800330c:	4180      	sbcs	r0, r0
 800330e:	4459      	add	r1, fp
 8003310:	4240      	negs	r0, r0
 8003312:	1808      	adds	r0, r1, r0
 8003314:	07c7      	lsls	r7, r0, #31
 8003316:	0852      	lsrs	r2, r2, #1
 8003318:	4317      	orrs	r7, r2
 800331a:	0844      	lsrs	r4, r0, #1
 800331c:	0752      	lsls	r2, r2, #29
 800331e:	d400      	bmi.n	8003322 <__aeabi_dsub+0x4de>
 8003320:	e185      	b.n	800362e <__aeabi_dsub+0x7ea>
 8003322:	220f      	movs	r2, #15
 8003324:	001d      	movs	r5, r3
 8003326:	403a      	ands	r2, r7
 8003328:	2a04      	cmp	r2, #4
 800332a:	d000      	beq.n	800332e <__aeabi_dsub+0x4ea>
 800332c:	e61a      	b.n	8002f64 <__aeabi_dsub+0x120>
 800332e:	08ff      	lsrs	r7, r7, #3
 8003330:	0764      	lsls	r4, r4, #29
 8003332:	4327      	orrs	r7, r4
 8003334:	0905      	lsrs	r5, r0, #4
 8003336:	e7dd      	b.n	80032f4 <__aeabi_dsub+0x4b0>
 8003338:	465b      	mov	r3, fp
 800333a:	08d2      	lsrs	r2, r2, #3
 800333c:	075f      	lsls	r7, r3, #29
 800333e:	4317      	orrs	r7, r2
 8003340:	08dd      	lsrs	r5, r3, #3
 8003342:	e67b      	b.n	800303c <__aeabi_dsub+0x1f8>
 8003344:	2700      	movs	r7, #0
 8003346:	2400      	movs	r4, #0
 8003348:	e710      	b.n	800316c <__aeabi_dsub+0x328>
 800334a:	2b00      	cmp	r3, #0
 800334c:	d000      	beq.n	8003350 <__aeabi_dsub+0x50c>
 800334e:	e0d6      	b.n	80034fe <__aeabi_dsub+0x6ba>
 8003350:	2900      	cmp	r1, #0
 8003352:	d000      	beq.n	8003356 <__aeabi_dsub+0x512>
 8003354:	e12f      	b.n	80035b6 <__aeabi_dsub+0x772>
 8003356:	2480      	movs	r4, #128	@ 0x80
 8003358:	2600      	movs	r6, #0
 800335a:	4d7e      	ldr	r5, [pc, #504]	@ (8003554 <__aeabi_dsub+0x710>)
 800335c:	0324      	lsls	r4, r4, #12
 800335e:	e705      	b.n	800316c <__aeabi_dsub+0x328>
 8003360:	4666      	mov	r6, ip
 8003362:	465c      	mov	r4, fp
 8003364:	08d0      	lsrs	r0, r2, #3
 8003366:	e717      	b.n	8003198 <__aeabi_dsub+0x354>
 8003368:	465b      	mov	r3, fp
 800336a:	1a17      	subs	r7, r2, r0
 800336c:	42ba      	cmp	r2, r7
 800336e:	4192      	sbcs	r2, r2
 8003370:	1b1c      	subs	r4, r3, r4
 8003372:	2601      	movs	r6, #1
 8003374:	4663      	mov	r3, ip
 8003376:	4252      	negs	r2, r2
 8003378:	1aa4      	subs	r4, r4, r2
 800337a:	401e      	ands	r6, r3
 800337c:	e5c4      	b.n	8002f08 <__aeabi_dsub+0xc4>
 800337e:	1883      	adds	r3, r0, r2
 8003380:	4283      	cmp	r3, r0
 8003382:	4180      	sbcs	r0, r0
 8003384:	445c      	add	r4, fp
 8003386:	4240      	negs	r0, r0
 8003388:	1825      	adds	r5, r4, r0
 800338a:	022a      	lsls	r2, r5, #8
 800338c:	d400      	bmi.n	8003390 <__aeabi_dsub+0x54c>
 800338e:	e0da      	b.n	8003546 <__aeabi_dsub+0x702>
 8003390:	4a72      	ldr	r2, [pc, #456]	@ (800355c <__aeabi_dsub+0x718>)
 8003392:	085b      	lsrs	r3, r3, #1
 8003394:	4015      	ands	r5, r2
 8003396:	07ea      	lsls	r2, r5, #31
 8003398:	431a      	orrs	r2, r3
 800339a:	0869      	lsrs	r1, r5, #1
 800339c:	075b      	lsls	r3, r3, #29
 800339e:	d400      	bmi.n	80033a2 <__aeabi_dsub+0x55e>
 80033a0:	e14a      	b.n	8003638 <__aeabi_dsub+0x7f4>
 80033a2:	230f      	movs	r3, #15
 80033a4:	4013      	ands	r3, r2
 80033a6:	2b04      	cmp	r3, #4
 80033a8:	d100      	bne.n	80033ac <__aeabi_dsub+0x568>
 80033aa:	e0fc      	b.n	80035a6 <__aeabi_dsub+0x762>
 80033ac:	1d17      	adds	r7, r2, #4
 80033ae:	4297      	cmp	r7, r2
 80033b0:	41a4      	sbcs	r4, r4
 80033b2:	4264      	negs	r4, r4
 80033b4:	2502      	movs	r5, #2
 80033b6:	1864      	adds	r4, r4, r1
 80033b8:	e6ec      	b.n	8003194 <__aeabi_dsub+0x350>
 80033ba:	4647      	mov	r7, r8
 80033bc:	001c      	movs	r4, r3
 80033be:	431f      	orrs	r7, r3
 80033c0:	d000      	beq.n	80033c4 <__aeabi_dsub+0x580>
 80033c2:	e743      	b.n	800324c <__aeabi_dsub+0x408>
 80033c4:	2600      	movs	r6, #0
 80033c6:	2500      	movs	r5, #0
 80033c8:	2400      	movs	r4, #0
 80033ca:	e6cf      	b.n	800316c <__aeabi_dsub+0x328>
 80033cc:	08c0      	lsrs	r0, r0, #3
 80033ce:	0767      	lsls	r7, r4, #29
 80033d0:	4307      	orrs	r7, r0
 80033d2:	08e5      	lsrs	r5, r4, #3
 80033d4:	e632      	b.n	800303c <__aeabi_dsub+0x1f8>
 80033d6:	1a87      	subs	r7, r0, r2
 80033d8:	465b      	mov	r3, fp
 80033da:	42b8      	cmp	r0, r7
 80033dc:	4180      	sbcs	r0, r0
 80033de:	1ae4      	subs	r4, r4, r3
 80033e0:	4240      	negs	r0, r0
 80033e2:	1a24      	subs	r4, r4, r0
 80033e4:	0223      	lsls	r3, r4, #8
 80033e6:	d428      	bmi.n	800343a <__aeabi_dsub+0x5f6>
 80033e8:	0763      	lsls	r3, r4, #29
 80033ea:	08ff      	lsrs	r7, r7, #3
 80033ec:	431f      	orrs	r7, r3
 80033ee:	08e5      	lsrs	r5, r4, #3
 80033f0:	2301      	movs	r3, #1
 80033f2:	e77f      	b.n	80032f4 <__aeabi_dsub+0x4b0>
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d100      	bne.n	80033fa <__aeabi_dsub+0x5b6>
 80033f8:	e673      	b.n	80030e2 <__aeabi_dsub+0x29e>
 80033fa:	464b      	mov	r3, r9
 80033fc:	1b5f      	subs	r7, r3, r5
 80033fe:	003b      	movs	r3, r7
 8003400:	2d00      	cmp	r5, #0
 8003402:	d100      	bne.n	8003406 <__aeabi_dsub+0x5c2>
 8003404:	e742      	b.n	800328c <__aeabi_dsub+0x448>
 8003406:	2f38      	cmp	r7, #56	@ 0x38
 8003408:	dd00      	ble.n	800340c <__aeabi_dsub+0x5c8>
 800340a:	e0ec      	b.n	80035e6 <__aeabi_dsub+0x7a2>
 800340c:	2380      	movs	r3, #128	@ 0x80
 800340e:	000e      	movs	r6, r1
 8003410:	041b      	lsls	r3, r3, #16
 8003412:	431c      	orrs	r4, r3
 8003414:	2f1f      	cmp	r7, #31
 8003416:	dc25      	bgt.n	8003464 <__aeabi_dsub+0x620>
 8003418:	2520      	movs	r5, #32
 800341a:	0023      	movs	r3, r4
 800341c:	1bed      	subs	r5, r5, r7
 800341e:	0001      	movs	r1, r0
 8003420:	40a8      	lsls	r0, r5
 8003422:	40ab      	lsls	r3, r5
 8003424:	40f9      	lsrs	r1, r7
 8003426:	1e45      	subs	r5, r0, #1
 8003428:	41a8      	sbcs	r0, r5
 800342a:	430b      	orrs	r3, r1
 800342c:	40fc      	lsrs	r4, r7
 800342e:	4318      	orrs	r0, r3
 8003430:	465b      	mov	r3, fp
 8003432:	1b1b      	subs	r3, r3, r4
 8003434:	469b      	mov	fp, r3
 8003436:	e739      	b.n	80032ac <__aeabi_dsub+0x468>
 8003438:	4666      	mov	r6, ip
 800343a:	2501      	movs	r5, #1
 800343c:	e562      	b.n	8002f04 <__aeabi_dsub+0xc0>
 800343e:	001f      	movs	r7, r3
 8003440:	4659      	mov	r1, fp
 8003442:	3f20      	subs	r7, #32
 8003444:	40f9      	lsrs	r1, r7
 8003446:	468c      	mov	ip, r1
 8003448:	2b20      	cmp	r3, #32
 800344a:	d005      	beq.n	8003458 <__aeabi_dsub+0x614>
 800344c:	2740      	movs	r7, #64	@ 0x40
 800344e:	4659      	mov	r1, fp
 8003450:	1afb      	subs	r3, r7, r3
 8003452:	4099      	lsls	r1, r3
 8003454:	430a      	orrs	r2, r1
 8003456:	4692      	mov	sl, r2
 8003458:	4657      	mov	r7, sl
 800345a:	1e7b      	subs	r3, r7, #1
 800345c:	419f      	sbcs	r7, r3
 800345e:	4663      	mov	r3, ip
 8003460:	431f      	orrs	r7, r3
 8003462:	e5c1      	b.n	8002fe8 <__aeabi_dsub+0x1a4>
 8003464:	003b      	movs	r3, r7
 8003466:	0025      	movs	r5, r4
 8003468:	3b20      	subs	r3, #32
 800346a:	40dd      	lsrs	r5, r3
 800346c:	2f20      	cmp	r7, #32
 800346e:	d004      	beq.n	800347a <__aeabi_dsub+0x636>
 8003470:	2340      	movs	r3, #64	@ 0x40
 8003472:	1bdb      	subs	r3, r3, r7
 8003474:	409c      	lsls	r4, r3
 8003476:	4320      	orrs	r0, r4
 8003478:	4680      	mov	r8, r0
 800347a:	4640      	mov	r0, r8
 800347c:	1e43      	subs	r3, r0, #1
 800347e:	4198      	sbcs	r0, r3
 8003480:	4328      	orrs	r0, r5
 8003482:	e713      	b.n	80032ac <__aeabi_dsub+0x468>
 8003484:	2900      	cmp	r1, #0
 8003486:	d09d      	beq.n	80033c4 <__aeabi_dsub+0x580>
 8003488:	2601      	movs	r6, #1
 800348a:	4663      	mov	r3, ip
 800348c:	465c      	mov	r4, fp
 800348e:	4690      	mov	r8, r2
 8003490:	401e      	ands	r6, r3
 8003492:	e6db      	b.n	800324c <__aeabi_dsub+0x408>
 8003494:	1a17      	subs	r7, r2, r0
 8003496:	465b      	mov	r3, fp
 8003498:	42ba      	cmp	r2, r7
 800349a:	4192      	sbcs	r2, r2
 800349c:	1b1c      	subs	r4, r3, r4
 800349e:	4252      	negs	r2, r2
 80034a0:	1aa4      	subs	r4, r4, r2
 80034a2:	0223      	lsls	r3, r4, #8
 80034a4:	d4c8      	bmi.n	8003438 <__aeabi_dsub+0x5f4>
 80034a6:	0763      	lsls	r3, r4, #29
 80034a8:	08ff      	lsrs	r7, r7, #3
 80034aa:	431f      	orrs	r7, r3
 80034ac:	4666      	mov	r6, ip
 80034ae:	2301      	movs	r3, #1
 80034b0:	08e5      	lsrs	r5, r4, #3
 80034b2:	e71f      	b.n	80032f4 <__aeabi_dsub+0x4b0>
 80034b4:	001d      	movs	r5, r3
 80034b6:	2400      	movs	r4, #0
 80034b8:	2700      	movs	r7, #0
 80034ba:	e657      	b.n	800316c <__aeabi_dsub+0x328>
 80034bc:	465c      	mov	r4, fp
 80034be:	08d0      	lsrs	r0, r2, #3
 80034c0:	e66a      	b.n	8003198 <__aeabi_dsub+0x354>
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d100      	bne.n	80034c8 <__aeabi_dsub+0x684>
 80034c6:	e737      	b.n	8003338 <__aeabi_dsub+0x4f4>
 80034c8:	4653      	mov	r3, sl
 80034ca:	08c0      	lsrs	r0, r0, #3
 80034cc:	0767      	lsls	r7, r4, #29
 80034ce:	4307      	orrs	r7, r0
 80034d0:	08e5      	lsrs	r5, r4, #3
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d100      	bne.n	80034d8 <__aeabi_dsub+0x694>
 80034d6:	e5b1      	b.n	800303c <__aeabi_dsub+0x1f8>
 80034d8:	2380      	movs	r3, #128	@ 0x80
 80034da:	031b      	lsls	r3, r3, #12
 80034dc:	421d      	tst	r5, r3
 80034de:	d008      	beq.n	80034f2 <__aeabi_dsub+0x6ae>
 80034e0:	4659      	mov	r1, fp
 80034e2:	08c8      	lsrs	r0, r1, #3
 80034e4:	4218      	tst	r0, r3
 80034e6:	d104      	bne.n	80034f2 <__aeabi_dsub+0x6ae>
 80034e8:	08d2      	lsrs	r2, r2, #3
 80034ea:	0749      	lsls	r1, r1, #29
 80034ec:	430a      	orrs	r2, r1
 80034ee:	0017      	movs	r7, r2
 80034f0:	0005      	movs	r5, r0
 80034f2:	0f7b      	lsrs	r3, r7, #29
 80034f4:	00ff      	lsls	r7, r7, #3
 80034f6:	08ff      	lsrs	r7, r7, #3
 80034f8:	075b      	lsls	r3, r3, #29
 80034fa:	431f      	orrs	r7, r3
 80034fc:	e59e      	b.n	800303c <__aeabi_dsub+0x1f8>
 80034fe:	08c0      	lsrs	r0, r0, #3
 8003500:	0763      	lsls	r3, r4, #29
 8003502:	4318      	orrs	r0, r3
 8003504:	08e5      	lsrs	r5, r4, #3
 8003506:	2900      	cmp	r1, #0
 8003508:	d053      	beq.n	80035b2 <__aeabi_dsub+0x76e>
 800350a:	2380      	movs	r3, #128	@ 0x80
 800350c:	031b      	lsls	r3, r3, #12
 800350e:	421d      	tst	r5, r3
 8003510:	d00a      	beq.n	8003528 <__aeabi_dsub+0x6e4>
 8003512:	4659      	mov	r1, fp
 8003514:	08cc      	lsrs	r4, r1, #3
 8003516:	421c      	tst	r4, r3
 8003518:	d106      	bne.n	8003528 <__aeabi_dsub+0x6e4>
 800351a:	2601      	movs	r6, #1
 800351c:	4663      	mov	r3, ip
 800351e:	0025      	movs	r5, r4
 8003520:	08d0      	lsrs	r0, r2, #3
 8003522:	0749      	lsls	r1, r1, #29
 8003524:	4308      	orrs	r0, r1
 8003526:	401e      	ands	r6, r3
 8003528:	0f47      	lsrs	r7, r0, #29
 800352a:	00c0      	lsls	r0, r0, #3
 800352c:	08c0      	lsrs	r0, r0, #3
 800352e:	077f      	lsls	r7, r7, #29
 8003530:	4307      	orrs	r7, r0
 8003532:	e583      	b.n	800303c <__aeabi_dsub+0x1f8>
 8003534:	1883      	adds	r3, r0, r2
 8003536:	4293      	cmp	r3, r2
 8003538:	4192      	sbcs	r2, r2
 800353a:	445c      	add	r4, fp
 800353c:	4252      	negs	r2, r2
 800353e:	18a5      	adds	r5, r4, r2
 8003540:	022a      	lsls	r2, r5, #8
 8003542:	d500      	bpl.n	8003546 <__aeabi_dsub+0x702>
 8003544:	e724      	b.n	8003390 <__aeabi_dsub+0x54c>
 8003546:	076f      	lsls	r7, r5, #29
 8003548:	08db      	lsrs	r3, r3, #3
 800354a:	431f      	orrs	r7, r3
 800354c:	08ed      	lsrs	r5, r5, #3
 800354e:	2301      	movs	r3, #1
 8003550:	e6d0      	b.n	80032f4 <__aeabi_dsub+0x4b0>
 8003552:	46c0      	nop			@ (mov r8, r8)
 8003554:	000007ff 	.word	0x000007ff
 8003558:	000007fe 	.word	0x000007fe
 800355c:	ff7fffff 	.word	0xff7fffff
 8003560:	465b      	mov	r3, fp
 8003562:	08d2      	lsrs	r2, r2, #3
 8003564:	075f      	lsls	r7, r3, #29
 8003566:	4666      	mov	r6, ip
 8003568:	4317      	orrs	r7, r2
 800356a:	08dd      	lsrs	r5, r3, #3
 800356c:	e566      	b.n	800303c <__aeabi_dsub+0x1f8>
 800356e:	0025      	movs	r5, r4
 8003570:	3b20      	subs	r3, #32
 8003572:	40dd      	lsrs	r5, r3
 8003574:	4663      	mov	r3, ip
 8003576:	2b20      	cmp	r3, #32
 8003578:	d005      	beq.n	8003586 <__aeabi_dsub+0x742>
 800357a:	2340      	movs	r3, #64	@ 0x40
 800357c:	4661      	mov	r1, ip
 800357e:	1a5b      	subs	r3, r3, r1
 8003580:	409c      	lsls	r4, r3
 8003582:	4320      	orrs	r0, r4
 8003584:	4680      	mov	r8, r0
 8003586:	4647      	mov	r7, r8
 8003588:	1e7b      	subs	r3, r7, #1
 800358a:	419f      	sbcs	r7, r3
 800358c:	432f      	orrs	r7, r5
 800358e:	e5a0      	b.n	80030d2 <__aeabi_dsub+0x28e>
 8003590:	2120      	movs	r1, #32
 8003592:	2700      	movs	r7, #0
 8003594:	1a09      	subs	r1, r1, r0
 8003596:	e4d2      	b.n	8002f3e <__aeabi_dsub+0xfa>
 8003598:	2f00      	cmp	r7, #0
 800359a:	d100      	bne.n	800359e <__aeabi_dsub+0x75a>
 800359c:	e713      	b.n	80033c6 <__aeabi_dsub+0x582>
 800359e:	465c      	mov	r4, fp
 80035a0:	0017      	movs	r7, r2
 80035a2:	2500      	movs	r5, #0
 80035a4:	e5f6      	b.n	8003194 <__aeabi_dsub+0x350>
 80035a6:	08d7      	lsrs	r7, r2, #3
 80035a8:	0749      	lsls	r1, r1, #29
 80035aa:	2302      	movs	r3, #2
 80035ac:	430f      	orrs	r7, r1
 80035ae:	092d      	lsrs	r5, r5, #4
 80035b0:	e6a0      	b.n	80032f4 <__aeabi_dsub+0x4b0>
 80035b2:	0007      	movs	r7, r0
 80035b4:	e542      	b.n	800303c <__aeabi_dsub+0x1f8>
 80035b6:	465b      	mov	r3, fp
 80035b8:	2601      	movs	r6, #1
 80035ba:	075f      	lsls	r7, r3, #29
 80035bc:	08dd      	lsrs	r5, r3, #3
 80035be:	4663      	mov	r3, ip
 80035c0:	08d2      	lsrs	r2, r2, #3
 80035c2:	4317      	orrs	r7, r2
 80035c4:	401e      	ands	r6, r3
 80035c6:	e539      	b.n	800303c <__aeabi_dsub+0x1f8>
 80035c8:	465b      	mov	r3, fp
 80035ca:	08d2      	lsrs	r2, r2, #3
 80035cc:	075f      	lsls	r7, r3, #29
 80035ce:	4317      	orrs	r7, r2
 80035d0:	08dd      	lsrs	r5, r3, #3
 80035d2:	e533      	b.n	800303c <__aeabi_dsub+0x1f8>
 80035d4:	4a1e      	ldr	r2, [pc, #120]	@ (8003650 <__aeabi_dsub+0x80c>)
 80035d6:	08db      	lsrs	r3, r3, #3
 80035d8:	4022      	ands	r2, r4
 80035da:	0757      	lsls	r7, r2, #29
 80035dc:	0252      	lsls	r2, r2, #9
 80035de:	2501      	movs	r5, #1
 80035e0:	431f      	orrs	r7, r3
 80035e2:	0b14      	lsrs	r4, r2, #12
 80035e4:	e5c2      	b.n	800316c <__aeabi_dsub+0x328>
 80035e6:	000e      	movs	r6, r1
 80035e8:	2001      	movs	r0, #1
 80035ea:	e65f      	b.n	80032ac <__aeabi_dsub+0x468>
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d00d      	beq.n	800360c <__aeabi_dsub+0x7c8>
 80035f0:	464b      	mov	r3, r9
 80035f2:	1b5b      	subs	r3, r3, r5
 80035f4:	469c      	mov	ip, r3
 80035f6:	2d00      	cmp	r5, #0
 80035f8:	d100      	bne.n	80035fc <__aeabi_dsub+0x7b8>
 80035fa:	e548      	b.n	800308e <__aeabi_dsub+0x24a>
 80035fc:	2701      	movs	r7, #1
 80035fe:	2b38      	cmp	r3, #56	@ 0x38
 8003600:	dd00      	ble.n	8003604 <__aeabi_dsub+0x7c0>
 8003602:	e566      	b.n	80030d2 <__aeabi_dsub+0x28e>
 8003604:	2380      	movs	r3, #128	@ 0x80
 8003606:	041b      	lsls	r3, r3, #16
 8003608:	431c      	orrs	r4, r3
 800360a:	e550      	b.n	80030ae <__aeabi_dsub+0x26a>
 800360c:	1c6b      	adds	r3, r5, #1
 800360e:	4d11      	ldr	r5, [pc, #68]	@ (8003654 <__aeabi_dsub+0x810>)
 8003610:	422b      	tst	r3, r5
 8003612:	d000      	beq.n	8003616 <__aeabi_dsub+0x7d2>
 8003614:	e673      	b.n	80032fe <__aeabi_dsub+0x4ba>
 8003616:	4659      	mov	r1, fp
 8003618:	0023      	movs	r3, r4
 800361a:	4311      	orrs	r1, r2
 800361c:	468a      	mov	sl, r1
 800361e:	4303      	orrs	r3, r0
 8003620:	e600      	b.n	8003224 <__aeabi_dsub+0x3e0>
 8003622:	0767      	lsls	r7, r4, #29
 8003624:	08c0      	lsrs	r0, r0, #3
 8003626:	2300      	movs	r3, #0
 8003628:	4307      	orrs	r7, r0
 800362a:	08e5      	lsrs	r5, r4, #3
 800362c:	e662      	b.n	80032f4 <__aeabi_dsub+0x4b0>
 800362e:	0764      	lsls	r4, r4, #29
 8003630:	08ff      	lsrs	r7, r7, #3
 8003632:	4327      	orrs	r7, r4
 8003634:	0905      	lsrs	r5, r0, #4
 8003636:	e65d      	b.n	80032f4 <__aeabi_dsub+0x4b0>
 8003638:	08d2      	lsrs	r2, r2, #3
 800363a:	0749      	lsls	r1, r1, #29
 800363c:	4311      	orrs	r1, r2
 800363e:	000f      	movs	r7, r1
 8003640:	2302      	movs	r3, #2
 8003642:	092d      	lsrs	r5, r5, #4
 8003644:	e656      	b.n	80032f4 <__aeabi_dsub+0x4b0>
 8003646:	0007      	movs	r7, r0
 8003648:	e5a4      	b.n	8003194 <__aeabi_dsub+0x350>
 800364a:	0038      	movs	r0, r7
 800364c:	e48f      	b.n	8002f6e <__aeabi_dsub+0x12a>
 800364e:	46c0      	nop			@ (mov r8, r8)
 8003650:	ff7fffff 	.word	0xff7fffff
 8003654:	000007fe 	.word	0x000007fe

08003658 <__aeabi_d2iz>:
 8003658:	000b      	movs	r3, r1
 800365a:	0002      	movs	r2, r0
 800365c:	b570      	push	{r4, r5, r6, lr}
 800365e:	4d16      	ldr	r5, [pc, #88]	@ (80036b8 <__aeabi_d2iz+0x60>)
 8003660:	030c      	lsls	r4, r1, #12
 8003662:	b082      	sub	sp, #8
 8003664:	0049      	lsls	r1, r1, #1
 8003666:	2000      	movs	r0, #0
 8003668:	9200      	str	r2, [sp, #0]
 800366a:	9301      	str	r3, [sp, #4]
 800366c:	0b24      	lsrs	r4, r4, #12
 800366e:	0d49      	lsrs	r1, r1, #21
 8003670:	0fde      	lsrs	r6, r3, #31
 8003672:	42a9      	cmp	r1, r5
 8003674:	dd04      	ble.n	8003680 <__aeabi_d2iz+0x28>
 8003676:	4811      	ldr	r0, [pc, #68]	@ (80036bc <__aeabi_d2iz+0x64>)
 8003678:	4281      	cmp	r1, r0
 800367a:	dd03      	ble.n	8003684 <__aeabi_d2iz+0x2c>
 800367c:	4b10      	ldr	r3, [pc, #64]	@ (80036c0 <__aeabi_d2iz+0x68>)
 800367e:	18f0      	adds	r0, r6, r3
 8003680:	b002      	add	sp, #8
 8003682:	bd70      	pop	{r4, r5, r6, pc}
 8003684:	2080      	movs	r0, #128	@ 0x80
 8003686:	0340      	lsls	r0, r0, #13
 8003688:	4320      	orrs	r0, r4
 800368a:	4c0e      	ldr	r4, [pc, #56]	@ (80036c4 <__aeabi_d2iz+0x6c>)
 800368c:	1a64      	subs	r4, r4, r1
 800368e:	2c1f      	cmp	r4, #31
 8003690:	dd08      	ble.n	80036a4 <__aeabi_d2iz+0x4c>
 8003692:	4b0d      	ldr	r3, [pc, #52]	@ (80036c8 <__aeabi_d2iz+0x70>)
 8003694:	1a5b      	subs	r3, r3, r1
 8003696:	40d8      	lsrs	r0, r3
 8003698:	0003      	movs	r3, r0
 800369a:	4258      	negs	r0, r3
 800369c:	2e00      	cmp	r6, #0
 800369e:	d1ef      	bne.n	8003680 <__aeabi_d2iz+0x28>
 80036a0:	0018      	movs	r0, r3
 80036a2:	e7ed      	b.n	8003680 <__aeabi_d2iz+0x28>
 80036a4:	4b09      	ldr	r3, [pc, #36]	@ (80036cc <__aeabi_d2iz+0x74>)
 80036a6:	9a00      	ldr	r2, [sp, #0]
 80036a8:	469c      	mov	ip, r3
 80036aa:	0003      	movs	r3, r0
 80036ac:	4461      	add	r1, ip
 80036ae:	408b      	lsls	r3, r1
 80036b0:	40e2      	lsrs	r2, r4
 80036b2:	4313      	orrs	r3, r2
 80036b4:	e7f1      	b.n	800369a <__aeabi_d2iz+0x42>
 80036b6:	46c0      	nop			@ (mov r8, r8)
 80036b8:	000003fe 	.word	0x000003fe
 80036bc:	0000041d 	.word	0x0000041d
 80036c0:	7fffffff 	.word	0x7fffffff
 80036c4:	00000433 	.word	0x00000433
 80036c8:	00000413 	.word	0x00000413
 80036cc:	fffffbed 	.word	0xfffffbed

080036d0 <__aeabi_i2d>:
 80036d0:	b570      	push	{r4, r5, r6, lr}
 80036d2:	2800      	cmp	r0, #0
 80036d4:	d016      	beq.n	8003704 <__aeabi_i2d+0x34>
 80036d6:	17c3      	asrs	r3, r0, #31
 80036d8:	18c5      	adds	r5, r0, r3
 80036da:	405d      	eors	r5, r3
 80036dc:	0fc4      	lsrs	r4, r0, #31
 80036de:	0028      	movs	r0, r5
 80036e0:	f000 f912 	bl	8003908 <__clzsi2>
 80036e4:	4b10      	ldr	r3, [pc, #64]	@ (8003728 <__aeabi_i2d+0x58>)
 80036e6:	1a1b      	subs	r3, r3, r0
 80036e8:	055b      	lsls	r3, r3, #21
 80036ea:	0d5b      	lsrs	r3, r3, #21
 80036ec:	280a      	cmp	r0, #10
 80036ee:	dc14      	bgt.n	800371a <__aeabi_i2d+0x4a>
 80036f0:	0002      	movs	r2, r0
 80036f2:	002e      	movs	r6, r5
 80036f4:	3215      	adds	r2, #21
 80036f6:	4096      	lsls	r6, r2
 80036f8:	220b      	movs	r2, #11
 80036fa:	1a12      	subs	r2, r2, r0
 80036fc:	40d5      	lsrs	r5, r2
 80036fe:	032d      	lsls	r5, r5, #12
 8003700:	0b2d      	lsrs	r5, r5, #12
 8003702:	e003      	b.n	800370c <__aeabi_i2d+0x3c>
 8003704:	2400      	movs	r4, #0
 8003706:	2300      	movs	r3, #0
 8003708:	2500      	movs	r5, #0
 800370a:	2600      	movs	r6, #0
 800370c:	051b      	lsls	r3, r3, #20
 800370e:	432b      	orrs	r3, r5
 8003710:	07e4      	lsls	r4, r4, #31
 8003712:	4323      	orrs	r3, r4
 8003714:	0030      	movs	r0, r6
 8003716:	0019      	movs	r1, r3
 8003718:	bd70      	pop	{r4, r5, r6, pc}
 800371a:	380b      	subs	r0, #11
 800371c:	4085      	lsls	r5, r0
 800371e:	032d      	lsls	r5, r5, #12
 8003720:	2600      	movs	r6, #0
 8003722:	0b2d      	lsrs	r5, r5, #12
 8003724:	e7f2      	b.n	800370c <__aeabi_i2d+0x3c>
 8003726:	46c0      	nop			@ (mov r8, r8)
 8003728:	0000041e 	.word	0x0000041e

0800372c <__aeabi_ui2d>:
 800372c:	b510      	push	{r4, lr}
 800372e:	1e04      	subs	r4, r0, #0
 8003730:	d010      	beq.n	8003754 <__aeabi_ui2d+0x28>
 8003732:	f000 f8e9 	bl	8003908 <__clzsi2>
 8003736:	4b0e      	ldr	r3, [pc, #56]	@ (8003770 <__aeabi_ui2d+0x44>)
 8003738:	1a1b      	subs	r3, r3, r0
 800373a:	055b      	lsls	r3, r3, #21
 800373c:	0d5b      	lsrs	r3, r3, #21
 800373e:	280a      	cmp	r0, #10
 8003740:	dc0f      	bgt.n	8003762 <__aeabi_ui2d+0x36>
 8003742:	220b      	movs	r2, #11
 8003744:	0021      	movs	r1, r4
 8003746:	1a12      	subs	r2, r2, r0
 8003748:	40d1      	lsrs	r1, r2
 800374a:	3015      	adds	r0, #21
 800374c:	030a      	lsls	r2, r1, #12
 800374e:	4084      	lsls	r4, r0
 8003750:	0b12      	lsrs	r2, r2, #12
 8003752:	e001      	b.n	8003758 <__aeabi_ui2d+0x2c>
 8003754:	2300      	movs	r3, #0
 8003756:	2200      	movs	r2, #0
 8003758:	051b      	lsls	r3, r3, #20
 800375a:	4313      	orrs	r3, r2
 800375c:	0020      	movs	r0, r4
 800375e:	0019      	movs	r1, r3
 8003760:	bd10      	pop	{r4, pc}
 8003762:	0022      	movs	r2, r4
 8003764:	380b      	subs	r0, #11
 8003766:	4082      	lsls	r2, r0
 8003768:	0312      	lsls	r2, r2, #12
 800376a:	2400      	movs	r4, #0
 800376c:	0b12      	lsrs	r2, r2, #12
 800376e:	e7f3      	b.n	8003758 <__aeabi_ui2d+0x2c>
 8003770:	0000041e 	.word	0x0000041e

08003774 <__aeabi_f2d>:
 8003774:	b570      	push	{r4, r5, r6, lr}
 8003776:	0242      	lsls	r2, r0, #9
 8003778:	0043      	lsls	r3, r0, #1
 800377a:	0fc4      	lsrs	r4, r0, #31
 800377c:	20fe      	movs	r0, #254	@ 0xfe
 800377e:	0e1b      	lsrs	r3, r3, #24
 8003780:	1c59      	adds	r1, r3, #1
 8003782:	0a55      	lsrs	r5, r2, #9
 8003784:	4208      	tst	r0, r1
 8003786:	d00c      	beq.n	80037a2 <__aeabi_f2d+0x2e>
 8003788:	21e0      	movs	r1, #224	@ 0xe0
 800378a:	0089      	lsls	r1, r1, #2
 800378c:	468c      	mov	ip, r1
 800378e:	076d      	lsls	r5, r5, #29
 8003790:	0b12      	lsrs	r2, r2, #12
 8003792:	4463      	add	r3, ip
 8003794:	051b      	lsls	r3, r3, #20
 8003796:	4313      	orrs	r3, r2
 8003798:	07e4      	lsls	r4, r4, #31
 800379a:	4323      	orrs	r3, r4
 800379c:	0028      	movs	r0, r5
 800379e:	0019      	movs	r1, r3
 80037a0:	bd70      	pop	{r4, r5, r6, pc}
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d114      	bne.n	80037d0 <__aeabi_f2d+0x5c>
 80037a6:	2d00      	cmp	r5, #0
 80037a8:	d01b      	beq.n	80037e2 <__aeabi_f2d+0x6e>
 80037aa:	0028      	movs	r0, r5
 80037ac:	f000 f8ac 	bl	8003908 <__clzsi2>
 80037b0:	280a      	cmp	r0, #10
 80037b2:	dc1c      	bgt.n	80037ee <__aeabi_f2d+0x7a>
 80037b4:	230b      	movs	r3, #11
 80037b6:	002a      	movs	r2, r5
 80037b8:	1a1b      	subs	r3, r3, r0
 80037ba:	40da      	lsrs	r2, r3
 80037bc:	0003      	movs	r3, r0
 80037be:	3315      	adds	r3, #21
 80037c0:	409d      	lsls	r5, r3
 80037c2:	4b0e      	ldr	r3, [pc, #56]	@ (80037fc <__aeabi_f2d+0x88>)
 80037c4:	0312      	lsls	r2, r2, #12
 80037c6:	1a1b      	subs	r3, r3, r0
 80037c8:	055b      	lsls	r3, r3, #21
 80037ca:	0b12      	lsrs	r2, r2, #12
 80037cc:	0d5b      	lsrs	r3, r3, #21
 80037ce:	e7e1      	b.n	8003794 <__aeabi_f2d+0x20>
 80037d0:	2d00      	cmp	r5, #0
 80037d2:	d009      	beq.n	80037e8 <__aeabi_f2d+0x74>
 80037d4:	0b13      	lsrs	r3, r2, #12
 80037d6:	2280      	movs	r2, #128	@ 0x80
 80037d8:	0312      	lsls	r2, r2, #12
 80037da:	431a      	orrs	r2, r3
 80037dc:	076d      	lsls	r5, r5, #29
 80037de:	4b08      	ldr	r3, [pc, #32]	@ (8003800 <__aeabi_f2d+0x8c>)
 80037e0:	e7d8      	b.n	8003794 <__aeabi_f2d+0x20>
 80037e2:	2300      	movs	r3, #0
 80037e4:	2200      	movs	r2, #0
 80037e6:	e7d5      	b.n	8003794 <__aeabi_f2d+0x20>
 80037e8:	2200      	movs	r2, #0
 80037ea:	4b05      	ldr	r3, [pc, #20]	@ (8003800 <__aeabi_f2d+0x8c>)
 80037ec:	e7d2      	b.n	8003794 <__aeabi_f2d+0x20>
 80037ee:	0003      	movs	r3, r0
 80037f0:	002a      	movs	r2, r5
 80037f2:	3b0b      	subs	r3, #11
 80037f4:	409a      	lsls	r2, r3
 80037f6:	2500      	movs	r5, #0
 80037f8:	e7e3      	b.n	80037c2 <__aeabi_f2d+0x4e>
 80037fa:	46c0      	nop			@ (mov r8, r8)
 80037fc:	00000389 	.word	0x00000389
 8003800:	000007ff 	.word	0x000007ff

08003804 <__aeabi_d2f>:
 8003804:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003806:	004b      	lsls	r3, r1, #1
 8003808:	030f      	lsls	r7, r1, #12
 800380a:	0d5b      	lsrs	r3, r3, #21
 800380c:	4c3a      	ldr	r4, [pc, #232]	@ (80038f8 <__aeabi_d2f+0xf4>)
 800380e:	0f45      	lsrs	r5, r0, #29
 8003810:	b083      	sub	sp, #12
 8003812:	0a7f      	lsrs	r7, r7, #9
 8003814:	1c5e      	adds	r6, r3, #1
 8003816:	432f      	orrs	r7, r5
 8003818:	9000      	str	r0, [sp, #0]
 800381a:	9101      	str	r1, [sp, #4]
 800381c:	0fca      	lsrs	r2, r1, #31
 800381e:	00c5      	lsls	r5, r0, #3
 8003820:	4226      	tst	r6, r4
 8003822:	d00b      	beq.n	800383c <__aeabi_d2f+0x38>
 8003824:	4935      	ldr	r1, [pc, #212]	@ (80038fc <__aeabi_d2f+0xf8>)
 8003826:	185c      	adds	r4, r3, r1
 8003828:	2cfe      	cmp	r4, #254	@ 0xfe
 800382a:	dd13      	ble.n	8003854 <__aeabi_d2f+0x50>
 800382c:	20ff      	movs	r0, #255	@ 0xff
 800382e:	2300      	movs	r3, #0
 8003830:	05c0      	lsls	r0, r0, #23
 8003832:	4318      	orrs	r0, r3
 8003834:	07d2      	lsls	r2, r2, #31
 8003836:	4310      	orrs	r0, r2
 8003838:	b003      	add	sp, #12
 800383a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800383c:	433d      	orrs	r5, r7
 800383e:	2b00      	cmp	r3, #0
 8003840:	d101      	bne.n	8003846 <__aeabi_d2f+0x42>
 8003842:	2000      	movs	r0, #0
 8003844:	e7f4      	b.n	8003830 <__aeabi_d2f+0x2c>
 8003846:	2d00      	cmp	r5, #0
 8003848:	d0f0      	beq.n	800382c <__aeabi_d2f+0x28>
 800384a:	2380      	movs	r3, #128	@ 0x80
 800384c:	03db      	lsls	r3, r3, #15
 800384e:	20ff      	movs	r0, #255	@ 0xff
 8003850:	433b      	orrs	r3, r7
 8003852:	e7ed      	b.n	8003830 <__aeabi_d2f+0x2c>
 8003854:	2c00      	cmp	r4, #0
 8003856:	dd0c      	ble.n	8003872 <__aeabi_d2f+0x6e>
 8003858:	9b00      	ldr	r3, [sp, #0]
 800385a:	00ff      	lsls	r7, r7, #3
 800385c:	019b      	lsls	r3, r3, #6
 800385e:	1e58      	subs	r0, r3, #1
 8003860:	4183      	sbcs	r3, r0
 8003862:	0f69      	lsrs	r1, r5, #29
 8003864:	433b      	orrs	r3, r7
 8003866:	430b      	orrs	r3, r1
 8003868:	0759      	lsls	r1, r3, #29
 800386a:	d127      	bne.n	80038bc <__aeabi_d2f+0xb8>
 800386c:	08db      	lsrs	r3, r3, #3
 800386e:	b2e0      	uxtb	r0, r4
 8003870:	e7de      	b.n	8003830 <__aeabi_d2f+0x2c>
 8003872:	0021      	movs	r1, r4
 8003874:	3117      	adds	r1, #23
 8003876:	db31      	blt.n	80038dc <__aeabi_d2f+0xd8>
 8003878:	2180      	movs	r1, #128	@ 0x80
 800387a:	201e      	movs	r0, #30
 800387c:	0409      	lsls	r1, r1, #16
 800387e:	4339      	orrs	r1, r7
 8003880:	1b00      	subs	r0, r0, r4
 8003882:	281f      	cmp	r0, #31
 8003884:	dd2d      	ble.n	80038e2 <__aeabi_d2f+0xde>
 8003886:	2602      	movs	r6, #2
 8003888:	4276      	negs	r6, r6
 800388a:	1b34      	subs	r4, r6, r4
 800388c:	000e      	movs	r6, r1
 800388e:	40e6      	lsrs	r6, r4
 8003890:	0034      	movs	r4, r6
 8003892:	2820      	cmp	r0, #32
 8003894:	d004      	beq.n	80038a0 <__aeabi_d2f+0x9c>
 8003896:	481a      	ldr	r0, [pc, #104]	@ (8003900 <__aeabi_d2f+0xfc>)
 8003898:	4684      	mov	ip, r0
 800389a:	4463      	add	r3, ip
 800389c:	4099      	lsls	r1, r3
 800389e:	430d      	orrs	r5, r1
 80038a0:	002b      	movs	r3, r5
 80038a2:	1e59      	subs	r1, r3, #1
 80038a4:	418b      	sbcs	r3, r1
 80038a6:	4323      	orrs	r3, r4
 80038a8:	0759      	lsls	r1, r3, #29
 80038aa:	d003      	beq.n	80038b4 <__aeabi_d2f+0xb0>
 80038ac:	210f      	movs	r1, #15
 80038ae:	4019      	ands	r1, r3
 80038b0:	2904      	cmp	r1, #4
 80038b2:	d10b      	bne.n	80038cc <__aeabi_d2f+0xc8>
 80038b4:	019b      	lsls	r3, r3, #6
 80038b6:	2000      	movs	r0, #0
 80038b8:	0a5b      	lsrs	r3, r3, #9
 80038ba:	e7b9      	b.n	8003830 <__aeabi_d2f+0x2c>
 80038bc:	210f      	movs	r1, #15
 80038be:	4019      	ands	r1, r3
 80038c0:	2904      	cmp	r1, #4
 80038c2:	d104      	bne.n	80038ce <__aeabi_d2f+0xca>
 80038c4:	019b      	lsls	r3, r3, #6
 80038c6:	0a5b      	lsrs	r3, r3, #9
 80038c8:	b2e0      	uxtb	r0, r4
 80038ca:	e7b1      	b.n	8003830 <__aeabi_d2f+0x2c>
 80038cc:	2400      	movs	r4, #0
 80038ce:	3304      	adds	r3, #4
 80038d0:	0159      	lsls	r1, r3, #5
 80038d2:	d5f7      	bpl.n	80038c4 <__aeabi_d2f+0xc0>
 80038d4:	3401      	adds	r4, #1
 80038d6:	2300      	movs	r3, #0
 80038d8:	b2e0      	uxtb	r0, r4
 80038da:	e7a9      	b.n	8003830 <__aeabi_d2f+0x2c>
 80038dc:	2000      	movs	r0, #0
 80038de:	2300      	movs	r3, #0
 80038e0:	e7a6      	b.n	8003830 <__aeabi_d2f+0x2c>
 80038e2:	4c08      	ldr	r4, [pc, #32]	@ (8003904 <__aeabi_d2f+0x100>)
 80038e4:	191c      	adds	r4, r3, r4
 80038e6:	002b      	movs	r3, r5
 80038e8:	40a5      	lsls	r5, r4
 80038ea:	40c3      	lsrs	r3, r0
 80038ec:	40a1      	lsls	r1, r4
 80038ee:	1e68      	subs	r0, r5, #1
 80038f0:	4185      	sbcs	r5, r0
 80038f2:	4329      	orrs	r1, r5
 80038f4:	430b      	orrs	r3, r1
 80038f6:	e7d7      	b.n	80038a8 <__aeabi_d2f+0xa4>
 80038f8:	000007fe 	.word	0x000007fe
 80038fc:	fffffc80 	.word	0xfffffc80
 8003900:	fffffca2 	.word	0xfffffca2
 8003904:	fffffc82 	.word	0xfffffc82

08003908 <__clzsi2>:
 8003908:	211c      	movs	r1, #28
 800390a:	2301      	movs	r3, #1
 800390c:	041b      	lsls	r3, r3, #16
 800390e:	4298      	cmp	r0, r3
 8003910:	d301      	bcc.n	8003916 <__clzsi2+0xe>
 8003912:	0c00      	lsrs	r0, r0, #16
 8003914:	3910      	subs	r1, #16
 8003916:	0a1b      	lsrs	r3, r3, #8
 8003918:	4298      	cmp	r0, r3
 800391a:	d301      	bcc.n	8003920 <__clzsi2+0x18>
 800391c:	0a00      	lsrs	r0, r0, #8
 800391e:	3908      	subs	r1, #8
 8003920:	091b      	lsrs	r3, r3, #4
 8003922:	4298      	cmp	r0, r3
 8003924:	d301      	bcc.n	800392a <__clzsi2+0x22>
 8003926:	0900      	lsrs	r0, r0, #4
 8003928:	3904      	subs	r1, #4
 800392a:	a202      	add	r2, pc, #8	@ (adr r2, 8003934 <__clzsi2+0x2c>)
 800392c:	5c10      	ldrb	r0, [r2, r0]
 800392e:	1840      	adds	r0, r0, r1
 8003930:	4770      	bx	lr
 8003932:	46c0      	nop			@ (mov r8, r8)
 8003934:	02020304 	.word	0x02020304
 8003938:	01010101 	.word	0x01010101
	...

08003944 <__clzdi2>:
 8003944:	b510      	push	{r4, lr}
 8003946:	2900      	cmp	r1, #0
 8003948:	d103      	bne.n	8003952 <__clzdi2+0xe>
 800394a:	f7ff ffdd 	bl	8003908 <__clzsi2>
 800394e:	3020      	adds	r0, #32
 8003950:	e002      	b.n	8003958 <__clzdi2+0x14>
 8003952:	0008      	movs	r0, r1
 8003954:	f7ff ffd8 	bl	8003908 <__clzsi2>
 8003958:	bd10      	pop	{r4, pc}
 800395a:	46c0      	nop			@ (mov r8, r8)

0800395c <bme680_i2c_read>:
// BME680 device structure
struct bme68x_dev bme680_dev;

// I2C read function for BME680
int8_t bme680_i2c_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 800395c:	b5b0      	push	{r4, r5, r7, lr}
 800395e:	b08a      	sub	sp, #40	@ 0x28
 8003960:	af04      	add	r7, sp, #16
 8003962:	60b9      	str	r1, [r7, #8]
 8003964:	607a      	str	r2, [r7, #4]
 8003966:	603b      	str	r3, [r7, #0]
 8003968:	210f      	movs	r1, #15
 800396a:	187b      	adds	r3, r7, r1
 800396c:	1c02      	adds	r2, r0, #0
 800396e:	701a      	strb	r2, [r3, #0]
    HAL_StatusTypeDef status;
    
    // Read data from BME680 using I2C
    status = HAL_I2C_Mem_Read(&hi2c1, BME68X_I2C_ADDR_LOW << 1, reg_addr, 
 8003970:	187b      	adds	r3, r7, r1
 8003972:	781b      	ldrb	r3, [r3, #0]
 8003974:	b299      	uxth	r1, r3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	b29b      	uxth	r3, r3
 800397a:	2517      	movs	r5, #23
 800397c:	197c      	adds	r4, r7, r5
 800397e:	480d      	ldr	r0, [pc, #52]	@ (80039b4 <bme680_i2c_read+0x58>)
 8003980:	2201      	movs	r2, #1
 8003982:	4252      	negs	r2, r2
 8003984:	9202      	str	r2, [sp, #8]
 8003986:	9301      	str	r3, [sp, #4]
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	9300      	str	r3, [sp, #0]
 800398c:	2301      	movs	r3, #1
 800398e:	000a      	movs	r2, r1
 8003990:	21ec      	movs	r1, #236	@ 0xec
 8003992:	f004 f9f1 	bl	8007d78 <HAL_I2C_Mem_Read>
 8003996:	0003      	movs	r3, r0
 8003998:	7023      	strb	r3, [r4, #0]
                              I2C_MEMADD_SIZE_8BIT, reg_data, len, HAL_MAX_DELAY);
    
    if (status == HAL_OK) {
 800399a:	197b      	adds	r3, r7, r5
 800399c:	781b      	ldrb	r3, [r3, #0]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d101      	bne.n	80039a6 <bme680_i2c_read+0x4a>
        return BME68X_OK;
 80039a2:	2300      	movs	r3, #0
 80039a4:	e001      	b.n	80039aa <bme680_i2c_read+0x4e>
    } else {
        return BME68X_E_COM_FAIL;
 80039a6:	2302      	movs	r3, #2
 80039a8:	425b      	negs	r3, r3
    }
}
 80039aa:	0018      	movs	r0, r3
 80039ac:	46bd      	mov	sp, r7
 80039ae:	b006      	add	sp, #24
 80039b0:	bdb0      	pop	{r4, r5, r7, pc}
 80039b2:	46c0      	nop			@ (mov r8, r8)
 80039b4:	20000284 	.word	0x20000284

080039b8 <bme680_i2c_write>:

// I2C write function for BME680
int8_t bme680_i2c_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 80039b8:	b5b0      	push	{r4, r5, r7, lr}
 80039ba:	b08a      	sub	sp, #40	@ 0x28
 80039bc:	af04      	add	r7, sp, #16
 80039be:	60b9      	str	r1, [r7, #8]
 80039c0:	607a      	str	r2, [r7, #4]
 80039c2:	603b      	str	r3, [r7, #0]
 80039c4:	210f      	movs	r1, #15
 80039c6:	187b      	adds	r3, r7, r1
 80039c8:	1c02      	adds	r2, r0, #0
 80039ca:	701a      	strb	r2, [r3, #0]
    HAL_StatusTypeDef status;
    
    // Write data to BME680 using I2C
    status = HAL_I2C_Mem_Write(&hi2c1, BME68X_I2C_ADDR_LOW << 1, reg_addr, 
 80039cc:	187b      	adds	r3, r7, r1
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	b299      	uxth	r1, r3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	2517      	movs	r5, #23
 80039d8:	197c      	adds	r4, r7, r5
 80039da:	480d      	ldr	r0, [pc, #52]	@ (8003a10 <bme680_i2c_write+0x58>)
 80039dc:	2201      	movs	r2, #1
 80039de:	4252      	negs	r2, r2
 80039e0:	9202      	str	r2, [sp, #8]
 80039e2:	9301      	str	r3, [sp, #4]
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	9300      	str	r3, [sp, #0]
 80039e8:	2301      	movs	r3, #1
 80039ea:	000a      	movs	r2, r1
 80039ec:	21ec      	movs	r1, #236	@ 0xec
 80039ee:	f004 f895 	bl	8007b1c <HAL_I2C_Mem_Write>
 80039f2:	0003      	movs	r3, r0
 80039f4:	7023      	strb	r3, [r4, #0]
                               I2C_MEMADD_SIZE_8BIT, (uint8_t*)reg_data, len, HAL_MAX_DELAY);
    
    if (status == HAL_OK) {
 80039f6:	197b      	adds	r3, r7, r5
 80039f8:	781b      	ldrb	r3, [r3, #0]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d101      	bne.n	8003a02 <bme680_i2c_write+0x4a>
        return BME68X_OK;
 80039fe:	2300      	movs	r3, #0
 8003a00:	e001      	b.n	8003a06 <bme680_i2c_write+0x4e>
    } else {
        return BME68X_E_COM_FAIL;
 8003a02:	2302      	movs	r3, #2
 8003a04:	425b      	negs	r3, r3
    }
}
 8003a06:	0018      	movs	r0, r3
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	b006      	add	sp, #24
 8003a0c:	bdb0      	pop	{r4, r5, r7, pc}
 8003a0e:	46c0      	nop			@ (mov r8, r8)
 8003a10:	20000284 	.word	0x20000284

08003a14 <bme680_delay_us>:

// Delay function for BME680
void bme680_delay_us(uint32_t period, void *intf_ptr)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	6039      	str	r1, [r7, #0]
    // For small delays, use a simple loop
    // For larger delays, use HAL_Delay
    if (period < 1000) {
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	23fa      	movs	r3, #250	@ 0xfa
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d20c      	bcs.n	8003a42 <bme680_delay_us+0x2e>
        // Simple microsecond delay loop
        volatile uint32_t i;
        for (i = 0; i < period * 16; i++) {
 8003a28:	2300      	movs	r3, #0
 8003a2a:	60fb      	str	r3, [r7, #12]
 8003a2c:	e003      	b.n	8003a36 <bme680_delay_us+0x22>
            __NOP();
 8003a2e:	46c0      	nop			@ (mov r8, r8)
        for (i = 0; i < period * 16; i++) {
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	3301      	adds	r3, #1
 8003a34:	60fb      	str	r3, [r7, #12]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	011a      	lsls	r2, r3, #4
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d8f6      	bhi.n	8003a2e <bme680_delay_us+0x1a>
        }
    } else {
        // Convert microseconds to milliseconds for HAL_Delay
        HAL_Delay(period / 1000);
    }
}
 8003a40:	e009      	b.n	8003a56 <bme680_delay_us+0x42>
        HAL_Delay(period / 1000);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	22fa      	movs	r2, #250	@ 0xfa
 8003a46:	0091      	lsls	r1, r2, #2
 8003a48:	0018      	movs	r0, r3
 8003a4a:	f7fc fb81 	bl	8000150 <__udivsi3>
 8003a4e:	0003      	movs	r3, r0
 8003a50:	0018      	movs	r0, r3
 8003a52:	f003 fd49 	bl	80074e8 <HAL_Delay>
}
 8003a56:	46c0      	nop			@ (mov r8, r8)
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	b004      	add	sp, #16
 8003a5c:	bd80      	pop	{r7, pc}
	...

08003a60 <bme680_init_sensor>:

// Initialize BME680 sensor
int8_t bme680_init_sensor(void)
{
 8003a60:	b5b0      	push	{r4, r5, r7, lr}
 8003a62:	b0a8      	sub	sp, #160	@ 0xa0
 8003a64:	af00      	add	r7, sp, #0
    int8_t rslt;
    
    // Initialize device structure
    bme680_dev.intf = BME68X_I2C_INTF;
 8003a66:	4b38      	ldr	r3, [pc, #224]	@ (8003b48 <bme680_init_sensor+0xe8>)
 8003a68:	2201      	movs	r2, #1
 8003a6a:	731a      	strb	r2, [r3, #12]
    bme680_dev.read = bme680_i2c_read;
 8003a6c:	4b36      	ldr	r3, [pc, #216]	@ (8003b48 <bme680_init_sensor+0xe8>)
 8003a6e:	4a37      	ldr	r2, [pc, #220]	@ (8003b4c <bme680_init_sensor+0xec>)
 8003a70:	641a      	str	r2, [r3, #64]	@ 0x40
    bme680_dev.write = bme680_i2c_write;
 8003a72:	4b35      	ldr	r3, [pc, #212]	@ (8003b48 <bme680_init_sensor+0xe8>)
 8003a74:	4a36      	ldr	r2, [pc, #216]	@ (8003b50 <bme680_init_sensor+0xf0>)
 8003a76:	645a      	str	r2, [r3, #68]	@ 0x44
    bme680_dev.delay_us = bme680_delay_us;
 8003a78:	4b33      	ldr	r3, [pc, #204]	@ (8003b48 <bme680_init_sensor+0xe8>)
 8003a7a:	4a36      	ldr	r2, [pc, #216]	@ (8003b54 <bme680_init_sensor+0xf4>)
 8003a7c:	649a      	str	r2, [r3, #72]	@ 0x48
    bme680_dev.intf_ptr = NULL;
 8003a7e:	4b32      	ldr	r3, [pc, #200]	@ (8003b48 <bme680_init_sensor+0xe8>)
 8003a80:	2200      	movs	r2, #0
 8003a82:	605a      	str	r2, [r3, #4]
    bme680_dev.amb_temp = 25;
 8003a84:	4b30      	ldr	r3, [pc, #192]	@ (8003b48 <bme680_init_sensor+0xe8>)
 8003a86:	2219      	movs	r2, #25
 8003a88:	739a      	strb	r2, [r3, #14]
    
    // Initialize the sensor
    rslt = bme68x_init(&bme680_dev);
 8003a8a:	259f      	movs	r5, #159	@ 0x9f
 8003a8c:	197c      	adds	r4, r7, r5
 8003a8e:	4b2e      	ldr	r3, [pc, #184]	@ (8003b48 <bme680_init_sensor+0xe8>)
 8003a90:	0018      	movs	r0, r3
 8003a92:	f000 f929 	bl	8003ce8 <bme68x_init>
 8003a96:	0003      	movs	r3, r0
 8003a98:	7023      	strb	r3, [r4, #0]
    
    if (rslt == BME68X_OK) {
 8003a9a:	0028      	movs	r0, r5
 8003a9c:	183b      	adds	r3, r7, r0
 8003a9e:	781b      	ldrb	r3, [r3, #0]
 8003aa0:	b25b      	sxtb	r3, r3
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d132      	bne.n	8003b0c <bme680_init_sensor+0xac>
        // Configure sensor settings
        struct bme68x_conf conf;
        conf.os_hum = BME68X_OS_1X;
 8003aa6:	2114      	movs	r1, #20
 8003aa8:	187b      	adds	r3, r7, r1
 8003aaa:	2201      	movs	r2, #1
 8003aac:	701a      	strb	r2, [r3, #0]
        conf.os_pres = BME68X_OS_1X;
 8003aae:	187b      	adds	r3, r7, r1
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	709a      	strb	r2, [r3, #2]
        conf.os_temp = BME68X_OS_1X;
 8003ab4:	187b      	adds	r3, r7, r1
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	705a      	strb	r2, [r3, #1]
        conf.filter = BME68X_FILTER_OFF;
 8003aba:	187b      	adds	r3, r7, r1
 8003abc:	2200      	movs	r2, #0
 8003abe:	70da      	strb	r2, [r3, #3]
        conf.odr = BME68X_ODR_NONE;
 8003ac0:	187b      	adds	r3, r7, r1
 8003ac2:	2208      	movs	r2, #8
 8003ac4:	711a      	strb	r2, [r3, #4]
        
        rslt = bme68x_set_conf(&conf, &bme680_dev);
 8003ac6:	0005      	movs	r5, r0
 8003ac8:	183c      	adds	r4, r7, r0
 8003aca:	4a1f      	ldr	r2, [pc, #124]	@ (8003b48 <bme680_init_sensor+0xe8>)
 8003acc:	187b      	adds	r3, r7, r1
 8003ace:	0011      	movs	r1, r2
 8003ad0:	0018      	movs	r0, r3
 8003ad2:	f000 faa3 	bl	800401c <bme68x_set_conf>
 8003ad6:	0003      	movs	r3, r0
 8003ad8:	7023      	strb	r3, [r4, #0]
        
        if (rslt == BME68X_OK) {
 8003ada:	0028      	movs	r0, r5
 8003adc:	183b      	adds	r3, r7, r0
 8003ade:	781b      	ldrb	r3, [r3, #0]
 8003ae0:	b25b      	sxtb	r3, r3
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d112      	bne.n	8003b0c <bme680_init_sensor+0xac>
            // Configure gas sensor (optional - for gas resistance measurement)
            struct bme68x_heatr_conf heatr_conf;
            heatr_conf.enable = BME68X_DISABLE; // Disable gas sensor for now
 8003ae6:	003b      	movs	r3, r7
 8003ae8:	2200      	movs	r2, #0
 8003aea:	701a      	strb	r2, [r3, #0]
            heatr_conf.heatr_temp = 300;
 8003aec:	003b      	movs	r3, r7
 8003aee:	2296      	movs	r2, #150	@ 0x96
 8003af0:	0052      	lsls	r2, r2, #1
 8003af2:	805a      	strh	r2, [r3, #2]
            heatr_conf.heatr_dur = 100;
 8003af4:	003b      	movs	r3, r7
 8003af6:	2264      	movs	r2, #100	@ 0x64
 8003af8:	809a      	strh	r2, [r3, #4]
            
            rslt = bme68x_set_heatr_conf(BME68X_FORCED_MODE, &heatr_conf, &bme680_dev);
 8003afa:	183c      	adds	r4, r7, r0
 8003afc:	4a12      	ldr	r2, [pc, #72]	@ (8003b48 <bme680_init_sensor+0xe8>)
 8003afe:	003b      	movs	r3, r7
 8003b00:	0019      	movs	r1, r3
 8003b02:	2001      	movs	r0, #1
 8003b04:	f000 fe38 	bl	8004778 <bme68x_set_heatr_conf>
 8003b08:	0003      	movs	r3, r0
 8003b0a:	7023      	strb	r3, [r4, #0]
    }
    
    // Debug output
    extern UART_HandleTypeDef huart2;
    char debug_msg[128];
    snprintf(debug_msg, sizeof(debug_msg), "BME680 Init Result: %d\r\n", rslt);
 8003b0c:	259f      	movs	r5, #159	@ 0x9f
 8003b0e:	197b      	adds	r3, r7, r5
 8003b10:	781b      	ldrb	r3, [r3, #0]
 8003b12:	b25b      	sxtb	r3, r3
 8003b14:	4a10      	ldr	r2, [pc, #64]	@ (8003b58 <bme680_init_sensor+0xf8>)
 8003b16:	241c      	movs	r4, #28
 8003b18:	1938      	adds	r0, r7, r4
 8003b1a:	2180      	movs	r1, #128	@ 0x80
 8003b1c:	f007 fb96 	bl	800b24c <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)debug_msg, strlen(debug_msg), HAL_MAX_DELAY);
 8003b20:	193b      	adds	r3, r7, r4
 8003b22:	0018      	movs	r0, r3
 8003b24:	f7fc faf8 	bl	8000118 <strlen>
 8003b28:	0003      	movs	r3, r0
 8003b2a:	b29a      	uxth	r2, r3
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	425b      	negs	r3, r3
 8003b30:	1939      	adds	r1, r7, r4
 8003b32:	480a      	ldr	r0, [pc, #40]	@ (8003b5c <bme680_init_sensor+0xfc>)
 8003b34:	f005 fd06 	bl	8009544 <HAL_UART_Transmit>
    
    return rslt;
 8003b38:	197b      	adds	r3, r7, r5
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	b25b      	sxtb	r3, r3
}
 8003b3e:	0018      	movs	r0, r3
 8003b40:	46bd      	mov	sp, r7
 8003b42:	b028      	add	sp, #160	@ 0xa0
 8003b44:	bdb0      	pop	{r4, r5, r7, pc}
 8003b46:	46c0      	nop			@ (mov r8, r8)
 8003b48:	200001f0 	.word	0x200001f0
 8003b4c:	0800395d 	.word	0x0800395d
 8003b50:	080039b9 	.word	0x080039b9
 8003b54:	08003a15 	.word	0x08003a15
 8003b58:	0800d618 	.word	0x0800d618
 8003b5c:	200002d8 	.word	0x200002d8

08003b60 <bme680_read_sensor_data>:

// Read sensor data
int8_t bme680_read_sensor_data(struct bme68x_data *data)
{
 8003b60:	b5b0      	push	{r4, r5, r7, lr}
 8003b62:	b086      	sub	sp, #24
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t n_data;
    
    // Set operation mode to forced mode
    rslt = bme68x_set_op_mode(BME68X_FORCED_MODE, &bme680_dev);
 8003b68:	2517      	movs	r5, #23
 8003b6a:	197c      	adds	r4, r7, r5
 8003b6c:	4b16      	ldr	r3, [pc, #88]	@ (8003bc8 <bme680_read_sensor_data+0x68>)
 8003b6e:	0019      	movs	r1, r3
 8003b70:	2001      	movs	r0, #1
 8003b72:	f000 fba3 	bl	80042bc <bme68x_set_op_mode>
 8003b76:	0003      	movs	r3, r0
 8003b78:	7023      	strb	r3, [r4, #0]
    
    if (rslt == BME68X_OK) {
 8003b7a:	002c      	movs	r4, r5
 8003b7c:	193b      	adds	r3, r7, r4
 8003b7e:	781b      	ldrb	r3, [r3, #0]
 8003b80:	b25b      	sxtb	r3, r3
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d118      	bne.n	8003bb8 <bme680_read_sensor_data+0x58>
        // Wait for measurement to complete
        uint32_t del_period = bme68x_get_meas_dur(BME68X_FORCED_MODE, NULL, &bme680_dev);
 8003b86:	4b10      	ldr	r3, [pc, #64]	@ (8003bc8 <bme680_read_sensor_data+0x68>)
 8003b88:	001a      	movs	r2, r3
 8003b8a:	2100      	movs	r1, #0
 8003b8c:	2001      	movs	r0, #1
 8003b8e:	f000 fc3d 	bl	800440c <bme68x_get_meas_dur>
 8003b92:	0003      	movs	r3, r0
 8003b94:	613b      	str	r3, [r7, #16]
        bme680_dev.delay_us(del_period, bme680_dev.intf_ptr);
 8003b96:	4b0c      	ldr	r3, [pc, #48]	@ (8003bc8 <bme680_read_sensor_data+0x68>)
 8003b98:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003b9a:	4b0b      	ldr	r3, [pc, #44]	@ (8003bc8 <bme680_read_sensor_data+0x68>)
 8003b9c:	6859      	ldr	r1, [r3, #4]
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	0018      	movs	r0, r3
 8003ba2:	4790      	blx	r2
        
        // Read the data
        rslt = bme68x_get_data(BME68X_FORCED_MODE, data, &n_data, &bme680_dev);
 8003ba4:	193c      	adds	r4, r7, r4
 8003ba6:	4b08      	ldr	r3, [pc, #32]	@ (8003bc8 <bme680_read_sensor_data+0x68>)
 8003ba8:	220f      	movs	r2, #15
 8003baa:	18ba      	adds	r2, r7, r2
 8003bac:	6879      	ldr	r1, [r7, #4]
 8003bae:	2001      	movs	r0, #1
 8003bb0:	f000 fcb0 	bl	8004514 <bme68x_get_data>
 8003bb4:	0003      	movs	r3, r0
 8003bb6:	7023      	strb	r3, [r4, #0]
    }
    
    return rslt;
 8003bb8:	2317      	movs	r3, #23
 8003bba:	18fb      	adds	r3, r7, r3
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	b25b      	sxtb	r3, r3
}
 8003bc0:	0018      	movs	r0, r3
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	b006      	add	sp, #24
 8003bc6:	bdb0      	pop	{r4, r5, r7, pc}
 8003bc8:	200001f0 	.word	0x200001f0

08003bcc <bme680_test_sensor>:
    HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
}

// Test BME680 sensor
void bme680_test_sensor(void)
{
 8003bcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003bce:	b0cf      	sub	sp, #316	@ 0x13c
 8003bd0:	af06      	add	r7, sp, #24
    struct bme68x_data sensor_data;
    extern UART_HandleTypeDef huart2;
    char test_msg[256];
    
    snprintf(test_msg, sizeof(test_msg), "Testing BME680 sensor...\r\n");
 8003bd2:	4a2e      	ldr	r2, [pc, #184]	@ (8003c8c <bme680_test_sensor+0xc0>)
 8003bd4:	2380      	movs	r3, #128	@ 0x80
 8003bd6:	0059      	lsls	r1, r3, #1
 8003bd8:	2408      	movs	r4, #8
 8003bda:	193b      	adds	r3, r7, r4
 8003bdc:	0018      	movs	r0, r3
 8003bde:	f007 fb35 	bl	800b24c <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)test_msg, strlen(test_msg), HAL_MAX_DELAY);
 8003be2:	193b      	adds	r3, r7, r4
 8003be4:	0018      	movs	r0, r3
 8003be6:	f7fc fa97 	bl	8000118 <strlen>
 8003bea:	0003      	movs	r3, r0
 8003bec:	b29a      	uxth	r2, r3
 8003bee:	2301      	movs	r3, #1
 8003bf0:	425b      	negs	r3, r3
 8003bf2:	1939      	adds	r1, r7, r4
 8003bf4:	4826      	ldr	r0, [pc, #152]	@ (8003c90 <bme680_test_sensor+0xc4>)
 8003bf6:	f005 fca5 	bl	8009544 <HAL_UART_Transmit>
    
    if (bme680_read_sensor_data(&sensor_data) == BME68X_OK) {
 8003bfa:	2484      	movs	r4, #132	@ 0x84
 8003bfc:	0064      	lsls	r4, r4, #1
 8003bfe:	193b      	adds	r3, r7, r4
 8003c00:	0018      	movs	r0, r3
 8003c02:	f7ff ffad 	bl	8003b60 <bme680_read_sensor_data>
 8003c06:	1e03      	subs	r3, r0, #0
 8003c08:	d126      	bne.n	8003c58 <bme680_test_sensor+0x8c>
        snprintf(test_msg, sizeof(test_msg), 
                 "Test successful!\r\nTemperature: %.2fC\r\nPressure: %.2f Pa\r\nHumidity: %.2f%%\r\n",
                 sensor_data.temperature, sensor_data.pressure, sensor_data.humidity);
 8003c0a:	0026      	movs	r6, r4
 8003c0c:	193b      	adds	r3, r7, r4
 8003c0e:	689b      	ldr	r3, [r3, #8]
        snprintf(test_msg, sizeof(test_msg), 
 8003c10:	1c18      	adds	r0, r3, #0
 8003c12:	f7ff fdaf 	bl	8003774 <__aeabi_f2d>
 8003c16:	0004      	movs	r4, r0
 8003c18:	000d      	movs	r5, r1
                 sensor_data.temperature, sensor_data.pressure, sensor_data.humidity);
 8003c1a:	19bb      	adds	r3, r7, r6
 8003c1c:	68db      	ldr	r3, [r3, #12]
        snprintf(test_msg, sizeof(test_msg), 
 8003c1e:	1c18      	adds	r0, r3, #0
 8003c20:	f7ff fda8 	bl	8003774 <__aeabi_f2d>
 8003c24:	6038      	str	r0, [r7, #0]
 8003c26:	6079      	str	r1, [r7, #4]
                 sensor_data.temperature, sensor_data.pressure, sensor_data.humidity);
 8003c28:	19bb      	adds	r3, r7, r6
 8003c2a:	691b      	ldr	r3, [r3, #16]
        snprintf(test_msg, sizeof(test_msg), 
 8003c2c:	1c18      	adds	r0, r3, #0
 8003c2e:	f7ff fda1 	bl	8003774 <__aeabi_f2d>
 8003c32:	0002      	movs	r2, r0
 8003c34:	000b      	movs	r3, r1
 8003c36:	4e17      	ldr	r6, [pc, #92]	@ (8003c94 <bme680_test_sensor+0xc8>)
 8003c38:	2180      	movs	r1, #128	@ 0x80
 8003c3a:	0049      	lsls	r1, r1, #1
 8003c3c:	2008      	movs	r0, #8
 8003c3e:	1838      	adds	r0, r7, r0
 8003c40:	9204      	str	r2, [sp, #16]
 8003c42:	9305      	str	r3, [sp, #20]
 8003c44:	683a      	ldr	r2, [r7, #0]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	9202      	str	r2, [sp, #8]
 8003c4a:	9303      	str	r3, [sp, #12]
 8003c4c:	9400      	str	r4, [sp, #0]
 8003c4e:	9501      	str	r5, [sp, #4]
 8003c50:	0032      	movs	r2, r6
 8003c52:	f007 fafb 	bl	800b24c <sniprintf>
 8003c56:	e007      	b.n	8003c68 <bme680_test_sensor+0x9c>
    } else {
        snprintf(test_msg, sizeof(test_msg), "Test failed! Error reading sensor data.\r\n");
 8003c58:	4a0f      	ldr	r2, [pc, #60]	@ (8003c98 <bme680_test_sensor+0xcc>)
 8003c5a:	2380      	movs	r3, #128	@ 0x80
 8003c5c:	0059      	lsls	r1, r3, #1
 8003c5e:	2308      	movs	r3, #8
 8003c60:	18fb      	adds	r3, r7, r3
 8003c62:	0018      	movs	r0, r3
 8003c64:	f007 faf2 	bl	800b24c <sniprintf>
    }
    
    HAL_UART_Transmit(&huart2, (uint8_t*)test_msg, strlen(test_msg), HAL_MAX_DELAY);
 8003c68:	2408      	movs	r4, #8
 8003c6a:	193b      	adds	r3, r7, r4
 8003c6c:	0018      	movs	r0, r3
 8003c6e:	f7fc fa53 	bl	8000118 <strlen>
 8003c72:	0003      	movs	r3, r0
 8003c74:	b29a      	uxth	r2, r3
 8003c76:	2301      	movs	r3, #1
 8003c78:	425b      	negs	r3, r3
 8003c7a:	1939      	adds	r1, r7, r4
 8003c7c:	4804      	ldr	r0, [pc, #16]	@ (8003c90 <bme680_test_sensor+0xc4>)
 8003c7e:	f005 fc61 	bl	8009544 <HAL_UART_Transmit>
}
 8003c82:	46c0      	nop			@ (mov r8, r8)
 8003c84:	46bd      	mov	sp, r7
 8003c86:	b049      	add	sp, #292	@ 0x124
 8003c88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c8a:	46c0      	nop			@ (mov r8, r8)
 8003c8c:	0800d670 	.word	0x0800d670
 8003c90:	200002d8 	.word	0x200002d8
 8003c94:	0800d68c 	.word	0x0800d68c
 8003c98:	0800d6dc 	.word	0x0800d6dc

08003c9c <bme680_check_sensor_presence>:

// Check if BME680 sensor is present on I2C bus
int8_t bme680_check_sensor_presence(void)
{
 8003c9c:	b590      	push	{r4, r7, lr}
 8003c9e:	b087      	sub	sp, #28
 8003ca0:	af04      	add	r7, sp, #16
    HAL_StatusTypeDef status;
    uint8_t chip_id;
    
    // Try to read chip ID from BME680
    status = HAL_I2C_Mem_Read(&hi2c1, BME68X_I2C_ADDR_LOW << 1, BME68X_REG_CHIP_ID, 
 8003ca2:	1dfc      	adds	r4, r7, #7
 8003ca4:	480f      	ldr	r0, [pc, #60]	@ (8003ce4 <bme680_check_sensor_presence+0x48>)
 8003ca6:	23fa      	movs	r3, #250	@ 0xfa
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	9302      	str	r3, [sp, #8]
 8003cac:	2301      	movs	r3, #1
 8003cae:	9301      	str	r3, [sp, #4]
 8003cb0:	1dbb      	adds	r3, r7, #6
 8003cb2:	9300      	str	r3, [sp, #0]
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	22d0      	movs	r2, #208	@ 0xd0
 8003cb8:	21ec      	movs	r1, #236	@ 0xec
 8003cba:	f004 f85d 	bl	8007d78 <HAL_I2C_Mem_Read>
 8003cbe:	0003      	movs	r3, r0
 8003cc0:	7023      	strb	r3, [r4, #0]
                              I2C_MEMADD_SIZE_8BIT, &chip_id, 1, 1000);
    
    if (status == HAL_OK && chip_id == BME68X_CHIP_ID) {
 8003cc2:	1dfb      	adds	r3, r7, #7
 8003cc4:	781b      	ldrb	r3, [r3, #0]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d105      	bne.n	8003cd6 <bme680_check_sensor_presence+0x3a>
 8003cca:	1dbb      	adds	r3, r7, #6
 8003ccc:	781b      	ldrb	r3, [r3, #0]
 8003cce:	2b61      	cmp	r3, #97	@ 0x61
 8003cd0:	d101      	bne.n	8003cd6 <bme680_check_sensor_presence+0x3a>
        return BME68X_OK;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	e001      	b.n	8003cda <bme680_check_sensor_presence+0x3e>
    } else {
        return BME68X_E_DEV_NOT_FOUND;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	425b      	negs	r3, r3
    }
 8003cda:	0018      	movs	r0, r3
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	b003      	add	sp, #12
 8003ce0:	bd90      	pop	{r4, r7, pc}
 8003ce2:	46c0      	nop			@ (mov r8, r8)
 8003ce4:	20000284 	.word	0x20000284

08003ce8 <bme68x_init>:
/* @brief This API reads the chip-id of the sensor which is the first step to
* verify the sensor and also calibrates the sensor
* As this API is the entry point, call this API before using other APIs.
*/
int8_t bme68x_init(struct bme68x_dev *dev)
{
 8003ce8:	b5b0      	push	{r4, r5, r7, lr}
 8003cea:	b084      	sub	sp, #16
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    (void) bme68x_soft_reset(dev);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	0018      	movs	r0, r3
 8003cf4:	f000 f93a 	bl	8003f6c <bme68x_soft_reset>

    rslt = bme68x_get_regs(BME68X_REG_CHIP_ID, &dev->chip_id, 1, dev);
 8003cf8:	6879      	ldr	r1, [r7, #4]
 8003cfa:	250f      	movs	r5, #15
 8003cfc:	197c      	adds	r4, r7, r5
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2201      	movs	r2, #1
 8003d02:	20d0      	movs	r0, #208	@ 0xd0
 8003d04:	f000 f8d8 	bl	8003eb8 <bme68x_get_regs>
 8003d08:	0003      	movs	r3, r0
 8003d0a:	7023      	strb	r3, [r4, #0]

    if (rslt == BME68X_OK)
 8003d0c:	197b      	adds	r3, r7, r5
 8003d0e:	781b      	ldrb	r3, [r3, #0]
 8003d10:	b25b      	sxtb	r3, r3
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d11b      	bne.n	8003d4e <bme68x_init+0x66>
    {
        if (dev->chip_id == BME68X_CHIP_ID)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	781b      	ldrb	r3, [r3, #0]
 8003d1a:	2b61      	cmp	r3, #97	@ 0x61
 8003d1c:	d113      	bne.n	8003d46 <bme68x_init+0x5e>
        {
            /* Read Variant ID */
            rslt = read_variant_id(dev);
 8003d1e:	197c      	adds	r4, r7, r5
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	0018      	movs	r0, r3
 8003d24:	f002 fae8 	bl	80062f8 <read_variant_id>
 8003d28:	0003      	movs	r3, r0
 8003d2a:	7023      	strb	r3, [r4, #0]

            if (rslt == BME68X_OK)
 8003d2c:	197b      	adds	r3, r7, r5
 8003d2e:	781b      	ldrb	r3, [r3, #0]
 8003d30:	b25b      	sxtb	r3, r3
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d10b      	bne.n	8003d4e <bme68x_init+0x66>
            {
                /* Get the Calibration data */
                rslt = get_calib_data(dev);
 8003d36:	197c      	adds	r4, r7, r5
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	0018      	movs	r0, r3
 8003d3c:	f002 f9a5 	bl	800608a <get_calib_data>
 8003d40:	0003      	movs	r3, r0
 8003d42:	7023      	strb	r3, [r4, #0]
 8003d44:	e003      	b.n	8003d4e <bme68x_init+0x66>
            }
        }
        else
        {
            rslt = BME68X_E_DEV_NOT_FOUND;
 8003d46:	230f      	movs	r3, #15
 8003d48:	18fb      	adds	r3, r7, r3
 8003d4a:	22fd      	movs	r2, #253	@ 0xfd
 8003d4c:	701a      	strb	r2, [r3, #0]
        }
    }

    return rslt;
 8003d4e:	230f      	movs	r3, #15
 8003d50:	18fb      	adds	r3, r7, r3
 8003d52:	781b      	ldrb	r3, [r3, #0]
 8003d54:	b25b      	sxtb	r3, r3
}
 8003d56:	0018      	movs	r0, r3
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	b004      	add	sp, #16
 8003d5c:	bdb0      	pop	{r4, r5, r7, pc}

08003d5e <bme68x_set_regs>:

/*
 * @brief This API writes the given data to the register address of the sensor
 */
int8_t bme68x_set_regs(const uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bme68x_dev *dev)
{
 8003d5e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d60:	b08b      	sub	sp, #44	@ 0x2c
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	60f8      	str	r0, [r7, #12]
 8003d66:	60b9      	str	r1, [r7, #8]
 8003d68:	607a      	str	r2, [r7, #4]
 8003d6a:	603b      	str	r3, [r7, #0]
    int8_t rslt;

    /* Length of the temporary buffer is 2*(length of register)*/
    uint8_t tmp_buff[BME68X_LEN_INTERLEAVE_BUFF] = { 0 };
 8003d6c:	2310      	movs	r3, #16
 8003d6e:	18fb      	adds	r3, r7, r3
 8003d70:	0018      	movs	r0, r3
 8003d72:	2314      	movs	r3, #20
 8003d74:	001a      	movs	r2, r3
 8003d76:	2100      	movs	r1, #0
 8003d78:	f007 faea 	bl	800b350 <memset>
    uint16_t index;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8003d7c:	2527      	movs	r5, #39	@ 0x27
 8003d7e:	197c      	adds	r4, r7, r5
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	0018      	movs	r0, r3
 8003d84:	f001 feff 	bl	8005b86 <null_ptr_check>
 8003d88:	0003      	movs	r3, r0
 8003d8a:	7023      	strb	r3, [r4, #0]
    if ((rslt == BME68X_OK) && reg_addr && reg_data)
 8003d8c:	197b      	adds	r3, r7, r5
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	b25b      	sxtb	r3, r3
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d000      	beq.n	8003d98 <bme68x_set_regs+0x3a>
 8003d96:	e083      	b.n	8003ea0 <bme68x_set_regs+0x142>
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d100      	bne.n	8003da0 <bme68x_set_regs+0x42>
 8003d9e:	e07f      	b.n	8003ea0 <bme68x_set_regs+0x142>
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d100      	bne.n	8003da8 <bme68x_set_regs+0x4a>
 8003da6:	e07b      	b.n	8003ea0 <bme68x_set_regs+0x142>
    {
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d100      	bne.n	8003db0 <bme68x_set_regs+0x52>
 8003dae:	e070      	b.n	8003e92 <bme68x_set_regs+0x134>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2b0a      	cmp	r3, #10
 8003db4:	d900      	bls.n	8003db8 <bme68x_set_regs+0x5a>
 8003db6:	e06c      	b.n	8003e92 <bme68x_set_regs+0x134>
        {
            /* Interleave the 2 arrays */
            for (index = 0; index < len; index++)
 8003db8:	2324      	movs	r3, #36	@ 0x24
 8003dba:	18fb      	adds	r3, r7, r3
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	801a      	strh	r2, [r3, #0]
 8003dc0:	e03f      	b.n	8003e42 <bme68x_set_regs+0xe4>
            {
                if (dev->intf == BME68X_SPI_INTF)
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	7b1b      	ldrb	r3, [r3, #12]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d11d      	bne.n	8003e06 <bme68x_set_regs+0xa8>
                {
                    /* Set the memory page */
                    rslt = set_mem_page(reg_addr[index], dev);
 8003dca:	2524      	movs	r5, #36	@ 0x24
 8003dcc:	197b      	adds	r3, r7, r5
 8003dce:	881b      	ldrh	r3, [r3, #0]
 8003dd0:	68fa      	ldr	r2, [r7, #12]
 8003dd2:	18d3      	adds	r3, r2, r3
 8003dd4:	781b      	ldrb	r3, [r3, #0]
 8003dd6:	2227      	movs	r2, #39	@ 0x27
 8003dd8:	18bc      	adds	r4, r7, r2
 8003dda:	683a      	ldr	r2, [r7, #0]
 8003ddc:	0011      	movs	r1, r2
 8003dde:	0018      	movs	r0, r3
 8003de0:	f001 fde3 	bl	80059aa <set_mem_page>
 8003de4:	0003      	movs	r3, r0
 8003de6:	7023      	strb	r3, [r4, #0]
                    tmp_buff[(2 * index)] = reg_addr[index] & BME68X_SPI_WR_MSK;
 8003de8:	197b      	adds	r3, r7, r5
 8003dea:	881b      	ldrh	r3, [r3, #0]
 8003dec:	68fa      	ldr	r2, [r7, #12]
 8003dee:	18d3      	adds	r3, r2, r3
 8003df0:	781a      	ldrb	r2, [r3, #0]
 8003df2:	197b      	adds	r3, r7, r5
 8003df4:	881b      	ldrh	r3, [r3, #0]
 8003df6:	005b      	lsls	r3, r3, #1
 8003df8:	217f      	movs	r1, #127	@ 0x7f
 8003dfa:	400a      	ands	r2, r1
 8003dfc:	b2d1      	uxtb	r1, r2
 8003dfe:	2210      	movs	r2, #16
 8003e00:	18ba      	adds	r2, r7, r2
 8003e02:	54d1      	strb	r1, [r2, r3]
 8003e04:	e00b      	b.n	8003e1e <bme68x_set_regs+0xc0>
                }
                else
                {
                    tmp_buff[(2 * index)] = reg_addr[index];
 8003e06:	2124      	movs	r1, #36	@ 0x24
 8003e08:	187b      	adds	r3, r7, r1
 8003e0a:	881b      	ldrh	r3, [r3, #0]
 8003e0c:	68fa      	ldr	r2, [r7, #12]
 8003e0e:	18d2      	adds	r2, r2, r3
 8003e10:	187b      	adds	r3, r7, r1
 8003e12:	881b      	ldrh	r3, [r3, #0]
 8003e14:	005b      	lsls	r3, r3, #1
 8003e16:	7811      	ldrb	r1, [r2, #0]
 8003e18:	2210      	movs	r2, #16
 8003e1a:	18ba      	adds	r2, r7, r2
 8003e1c:	54d1      	strb	r1, [r2, r3]
                }

                tmp_buff[(2 * index) + 1] = reg_data[index];
 8003e1e:	2024      	movs	r0, #36	@ 0x24
 8003e20:	183b      	adds	r3, r7, r0
 8003e22:	881b      	ldrh	r3, [r3, #0]
 8003e24:	68ba      	ldr	r2, [r7, #8]
 8003e26:	18d2      	adds	r2, r2, r3
 8003e28:	183b      	adds	r3, r7, r0
 8003e2a:	881b      	ldrh	r3, [r3, #0]
 8003e2c:	005b      	lsls	r3, r3, #1
 8003e2e:	3301      	adds	r3, #1
 8003e30:	7811      	ldrb	r1, [r2, #0]
 8003e32:	2210      	movs	r2, #16
 8003e34:	18ba      	adds	r2, r7, r2
 8003e36:	54d1      	strb	r1, [r2, r3]
            for (index = 0; index < len; index++)
 8003e38:	183b      	adds	r3, r7, r0
 8003e3a:	881a      	ldrh	r2, [r3, #0]
 8003e3c:	183b      	adds	r3, r7, r0
 8003e3e:	3201      	adds	r2, #1
 8003e40:	801a      	strh	r2, [r3, #0]
 8003e42:	2324      	movs	r3, #36	@ 0x24
 8003e44:	18fb      	adds	r3, r7, r3
 8003e46:	881b      	ldrh	r3, [r3, #0]
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d8b9      	bhi.n	8003dc2 <bme68x_set_regs+0x64>
            }

            /* Write the interleaved array */
            if (rslt == BME68X_OK)
 8003e4e:	2627      	movs	r6, #39	@ 0x27
 8003e50:	19bb      	adds	r3, r7, r6
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	b25b      	sxtb	r3, r3
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d120      	bne.n	8003e9c <bme68x_set_regs+0x13e>
            {
                dev->intf_rslt = dev->write(tmp_buff[0], &tmp_buff[1], (2 * len) - 1, dev->intf_ptr);
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 8003e5e:	2110      	movs	r1, #16
 8003e60:	187b      	adds	r3, r7, r1
 8003e62:	7818      	ldrb	r0, [r3, #0]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	005b      	lsls	r3, r3, #1
 8003e68:	1e5a      	subs	r2, r3, #1
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	685d      	ldr	r5, [r3, #4]
 8003e6e:	187b      	adds	r3, r7, r1
 8003e70:	1c59      	adds	r1, r3, #1
 8003e72:	002b      	movs	r3, r5
 8003e74:	47a0      	blx	r4
 8003e76:	0003      	movs	r3, r0
 8003e78:	0019      	movs	r1, r3
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	224c      	movs	r2, #76	@ 0x4c
 8003e7e:	5499      	strb	r1, [r3, r2]
                if (dev->intf_rslt != 0)
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	224c      	movs	r2, #76	@ 0x4c
 8003e84:	569b      	ldrsb	r3, [r3, r2]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d008      	beq.n	8003e9c <bme68x_set_regs+0x13e>
                {
                    rslt = BME68X_E_COM_FAIL;
 8003e8a:	19bb      	adds	r3, r7, r6
 8003e8c:	22fe      	movs	r2, #254	@ 0xfe
 8003e8e:	701a      	strb	r2, [r3, #0]
            if (rslt == BME68X_OK)
 8003e90:	e004      	b.n	8003e9c <bme68x_set_regs+0x13e>
                }
            }
        }
        else
        {
            rslt = BME68X_E_INVALID_LENGTH;
 8003e92:	2327      	movs	r3, #39	@ 0x27
 8003e94:	18fb      	adds	r3, r7, r3
 8003e96:	22fc      	movs	r2, #252	@ 0xfc
 8003e98:	701a      	strb	r2, [r3, #0]
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 8003e9a:	e005      	b.n	8003ea8 <bme68x_set_regs+0x14a>
            if (rslt == BME68X_OK)
 8003e9c:	46c0      	nop			@ (mov r8, r8)
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 8003e9e:	e003      	b.n	8003ea8 <bme68x_set_regs+0x14a>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8003ea0:	2327      	movs	r3, #39	@ 0x27
 8003ea2:	18fb      	adds	r3, r7, r3
 8003ea4:	22ff      	movs	r2, #255	@ 0xff
 8003ea6:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8003ea8:	2327      	movs	r3, #39	@ 0x27
 8003eaa:	18fb      	adds	r3, r7, r3
 8003eac:	781b      	ldrb	r3, [r3, #0]
 8003eae:	b25b      	sxtb	r3, r3
}
 8003eb0:	0018      	movs	r0, r3
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	b00b      	add	sp, #44	@ 0x2c
 8003eb6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003eb8 <bme68x_get_regs>:

/*
 * @brief This API reads the data from the given register address of sensor.
 */
int8_t bme68x_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bme68x_dev *dev)
{
 8003eb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003eba:	b087      	sub	sp, #28
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	60b9      	str	r1, [r7, #8]
 8003ec0:	607a      	str	r2, [r7, #4]
 8003ec2:	603b      	str	r3, [r7, #0]
 8003ec4:	250f      	movs	r5, #15
 8003ec6:	197b      	adds	r3, r7, r5
 8003ec8:	1c02      	adds	r2, r0, #0
 8003eca:	701a      	strb	r2, [r3, #0]
    int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8003ecc:	2617      	movs	r6, #23
 8003ece:	19bc      	adds	r4, r7, r6
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	0018      	movs	r0, r3
 8003ed4:	f001 fe57 	bl	8005b86 <null_ptr_check>
 8003ed8:	0003      	movs	r3, r0
 8003eda:	7023      	strb	r3, [r4, #0]
    if ((rslt == BME68X_OK) && reg_data)
 8003edc:	19bb      	adds	r3, r7, r6
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	b25b      	sxtb	r3, r3
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d136      	bne.n	8003f54 <bme68x_get_regs+0x9c>
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d033      	beq.n	8003f54 <bme68x_get_regs+0x9c>
    {
        if (dev->intf == BME68X_SPI_INTF)
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	7b1b      	ldrb	r3, [r3, #12]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d115      	bne.n	8003f20 <bme68x_get_regs+0x68>
        {
            /* Set the memory page */
            rslt = set_mem_page(reg_addr, dev);
 8003ef4:	19bc      	adds	r4, r7, r6
 8003ef6:	683a      	ldr	r2, [r7, #0]
 8003ef8:	197b      	adds	r3, r7, r5
 8003efa:	781b      	ldrb	r3, [r3, #0]
 8003efc:	0011      	movs	r1, r2
 8003efe:	0018      	movs	r0, r3
 8003f00:	f001 fd53 	bl	80059aa <set_mem_page>
 8003f04:	0003      	movs	r3, r0
 8003f06:	7023      	strb	r3, [r4, #0]
            if (rslt == BME68X_OK)
 8003f08:	19bb      	adds	r3, r7, r6
 8003f0a:	781b      	ldrb	r3, [r3, #0]
 8003f0c:	b25b      	sxtb	r3, r3
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d106      	bne.n	8003f20 <bme68x_get_regs+0x68>
            {
                reg_addr = reg_addr | BME68X_SPI_RD_MSK;
 8003f12:	197b      	adds	r3, r7, r5
 8003f14:	197a      	adds	r2, r7, r5
 8003f16:	7812      	ldrb	r2, [r2, #0]
 8003f18:	2180      	movs	r1, #128	@ 0x80
 8003f1a:	4249      	negs	r1, r1
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	701a      	strb	r2, [r3, #0]
            }
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	685d      	ldr	r5, [r3, #4]
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	68b9      	ldr	r1, [r7, #8]
 8003f2c:	230f      	movs	r3, #15
 8003f2e:	18fb      	adds	r3, r7, r3
 8003f30:	7818      	ldrb	r0, [r3, #0]
 8003f32:	002b      	movs	r3, r5
 8003f34:	47a0      	blx	r4
 8003f36:	0003      	movs	r3, r0
 8003f38:	0019      	movs	r1, r3
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	224c      	movs	r2, #76	@ 0x4c
 8003f3e:	5499      	strb	r1, [r3, r2]
        if (dev->intf_rslt != 0)
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	224c      	movs	r2, #76	@ 0x4c
 8003f44:	569b      	ldrsb	r3, [r3, r2]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d008      	beq.n	8003f5c <bme68x_get_regs+0xa4>
        {
            rslt = BME68X_E_COM_FAIL;
 8003f4a:	2317      	movs	r3, #23
 8003f4c:	18fb      	adds	r3, r7, r3
 8003f4e:	22fe      	movs	r2, #254	@ 0xfe
 8003f50:	701a      	strb	r2, [r3, #0]
        if (dev->intf_rslt != 0)
 8003f52:	e003      	b.n	8003f5c <bme68x_get_regs+0xa4>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8003f54:	2317      	movs	r3, #23
 8003f56:	18fb      	adds	r3, r7, r3
 8003f58:	22ff      	movs	r2, #255	@ 0xff
 8003f5a:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8003f5c:	2317      	movs	r3, #23
 8003f5e:	18fb      	adds	r3, r7, r3
 8003f60:	781b      	ldrb	r3, [r3, #0]
 8003f62:	b25b      	sxtb	r3, r3
}
 8003f64:	0018      	movs	r0, r3
 8003f66:	46bd      	mov	sp, r7
 8003f68:	b007      	add	sp, #28
 8003f6a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003f6c <bme68x_soft_reset>:

/*
 * @brief This API soft-resets the sensor.
 */
int8_t bme68x_soft_reset(struct bme68x_dev *dev)
{
 8003f6c:	b5b0      	push	{r4, r5, r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME68X_REG_SOFT_RESET;
 8003f74:	230e      	movs	r3, #14
 8003f76:	18fb      	adds	r3, r7, r3
 8003f78:	22e0      	movs	r2, #224	@ 0xe0
 8003f7a:	701a      	strb	r2, [r3, #0]

    /* 0xb6 is the soft reset command */
    uint8_t soft_rst_cmd = BME68X_SOFT_RESET_CMD;
 8003f7c:	230d      	movs	r3, #13
 8003f7e:	18fb      	adds	r3, r7, r3
 8003f80:	22b6      	movs	r2, #182	@ 0xb6
 8003f82:	701a      	strb	r2, [r3, #0]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8003f84:	250f      	movs	r5, #15
 8003f86:	197c      	adds	r4, r7, r5
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	0018      	movs	r0, r3
 8003f8c:	f001 fdfb 	bl	8005b86 <null_ptr_check>
 8003f90:	0003      	movs	r3, r0
 8003f92:	7023      	strb	r3, [r4, #0]
    if (rslt == BME68X_OK)
 8003f94:	002a      	movs	r2, r5
 8003f96:	18bb      	adds	r3, r7, r2
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	b25b      	sxtb	r3, r3
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d133      	bne.n	8004008 <bme68x_soft_reset+0x9c>
    {
        if (dev->intf == BME68X_SPI_INTF)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	7b1b      	ldrb	r3, [r3, #12]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d106      	bne.n	8003fb6 <bme68x_soft_reset+0x4a>
        {
            rslt = get_mem_page(dev);
 8003fa8:	18bc      	adds	r4, r7, r2
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	0018      	movs	r0, r3
 8003fae:	f001 fd79 	bl	8005aa4 <get_mem_page>
 8003fb2:	0003      	movs	r3, r0
 8003fb4:	7023      	strb	r3, [r4, #0]
        }

        /* Reset the device */
        if (rslt == BME68X_OK)
 8003fb6:	250f      	movs	r5, #15
 8003fb8:	197b      	adds	r3, r7, r5
 8003fba:	781b      	ldrb	r3, [r3, #0]
 8003fbc:	b25b      	sxtb	r3, r3
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d122      	bne.n	8004008 <bme68x_soft_reset+0x9c>
        {
            rslt = bme68x_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8003fc2:	197c      	adds	r4, r7, r5
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	220d      	movs	r2, #13
 8003fc8:	18b9      	adds	r1, r7, r2
 8003fca:	220e      	movs	r2, #14
 8003fcc:	18b8      	adds	r0, r7, r2
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f7ff fec5 	bl	8003d5e <bme68x_set_regs>
 8003fd4:	0003      	movs	r3, r0
 8003fd6:	7023      	strb	r3, [r4, #0]

            if (rslt == BME68X_OK)
 8003fd8:	002c      	movs	r4, r5
 8003fda:	193b      	adds	r3, r7, r4
 8003fdc:	781b      	ldrb	r3, [r3, #0]
 8003fde:	b25b      	sxtb	r3, r3
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d111      	bne.n	8004008 <bme68x_soft_reset+0x9c>
            {
                /* Wait for 5ms */
                dev->delay_us(BME68X_PERIOD_RESET, dev->intf_ptr);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	480a      	ldr	r0, [pc, #40]	@ (8004018 <bme68x_soft_reset+0xac>)
 8003fee:	0019      	movs	r1, r3
 8003ff0:	4790      	blx	r2

                /* After reset get the memory page */
                if (dev->intf == BME68X_SPI_INTF)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	7b1b      	ldrb	r3, [r3, #12]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d106      	bne.n	8004008 <bme68x_soft_reset+0x9c>
                {
                    rslt = get_mem_page(dev);
 8003ffa:	193c      	adds	r4, r7, r4
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	0018      	movs	r0, r3
 8004000:	f001 fd50 	bl	8005aa4 <get_mem_page>
 8004004:	0003      	movs	r3, r0
 8004006:	7023      	strb	r3, [r4, #0]
                }
            }
        }
    }

    return rslt;
 8004008:	230f      	movs	r3, #15
 800400a:	18fb      	adds	r3, r7, r3
 800400c:	781b      	ldrb	r3, [r3, #0]
 800400e:	b25b      	sxtb	r3, r3
}
 8004010:	0018      	movs	r0, r3
 8004012:	46bd      	mov	sp, r7
 8004014:	b004      	add	sp, #16
 8004016:	bdb0      	pop	{r4, r5, r7, pc}
 8004018:	00002710 	.word	0x00002710

0800401c <bme68x_set_conf>:

/*
 * @brief This API is used to set the oversampling, filter and odr configuration
 */
int8_t bme68x_set_conf(struct bme68x_conf *conf, struct bme68x_dev *dev)
{
 800401c:	b5b0      	push	{r4, r5, r7, lr}
 800401e:	b088      	sub	sp, #32
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
 8004024:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t odr20 = 0, odr3 = 1;
 8004026:	231e      	movs	r3, #30
 8004028:	18fb      	adds	r3, r7, r3
 800402a:	2200      	movs	r2, #0
 800402c:	701a      	strb	r2, [r3, #0]
 800402e:	231d      	movs	r3, #29
 8004030:	18fb      	adds	r3, r7, r3
 8004032:	2201      	movs	r2, #1
 8004034:	701a      	strb	r2, [r3, #0]
    uint8_t current_op_mode;

    /* Register data starting from BME68X_REG_CTRL_GAS_1(0x71) up to BME68X_REG_CONFIG(0x75) */
    uint8_t reg_array[BME68X_LEN_CONFIG] = { 0x71, 0x72, 0x73, 0x74, 0x75 };
 8004036:	2314      	movs	r3, #20
 8004038:	18fb      	adds	r3, r7, r3
 800403a:	4a9f      	ldr	r2, [pc, #636]	@ (80042b8 <bme68x_set_conf+0x29c>)
 800403c:	6811      	ldr	r1, [r2, #0]
 800403e:	6019      	str	r1, [r3, #0]
 8004040:	7912      	ldrb	r2, [r2, #4]
 8004042:	711a      	strb	r2, [r3, #4]
    uint8_t data_array[BME68X_LEN_CONFIG] = { 0 };
 8004044:	230c      	movs	r3, #12
 8004046:	18fb      	adds	r3, r7, r3
 8004048:	0018      	movs	r0, r3
 800404a:	2305      	movs	r3, #5
 800404c:	001a      	movs	r2, r3
 800404e:	2100      	movs	r1, #0
 8004050:	f007 f97e 	bl	800b350 <memset>

    rslt = bme68x_get_op_mode(&current_op_mode, dev);
 8004054:	251f      	movs	r5, #31
 8004056:	197c      	adds	r4, r7, r5
 8004058:	683a      	ldr	r2, [r7, #0]
 800405a:	231c      	movs	r3, #28
 800405c:	18fb      	adds	r3, r7, r3
 800405e:	0011      	movs	r1, r2
 8004060:	0018      	movs	r0, r3
 8004062:	f000 f9ab 	bl	80043bc <bme68x_get_op_mode>
 8004066:	0003      	movs	r3, r0
 8004068:	7023      	strb	r3, [r4, #0]
    if (rslt == BME68X_OK)
 800406a:	197b      	adds	r3, r7, r5
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	b25b      	sxtb	r3, r3
 8004070:	2b00      	cmp	r3, #0
 8004072:	d107      	bne.n	8004084 <bme68x_set_conf+0x68>
    {
        /* Configure only in the sleep mode */
        rslt = bme68x_set_op_mode(BME68X_SLEEP_MODE, dev);
 8004074:	197c      	adds	r4, r7, r5
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	0019      	movs	r1, r3
 800407a:	2000      	movs	r0, #0
 800407c:	f000 f91e 	bl	80042bc <bme68x_set_op_mode>
 8004080:	0003      	movs	r3, r0
 8004082:	7023      	strb	r3, [r4, #0]
    }

    if (conf == NULL)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d104      	bne.n	8004094 <bme68x_set_conf+0x78>
    {
        rslt = BME68X_E_NULL_PTR;
 800408a:	231f      	movs	r3, #31
 800408c:	18fb      	adds	r3, r7, r3
 800408e:	22ff      	movs	r2, #255	@ 0xff
 8004090:	701a      	strb	r2, [r3, #0]
 8004092:	e0e2      	b.n	800425a <bme68x_set_conf+0x23e>
    }
    else if (rslt == BME68X_OK)
 8004094:	251f      	movs	r5, #31
 8004096:	197b      	adds	r3, r7, r5
 8004098:	781b      	ldrb	r3, [r3, #0]
 800409a:	b25b      	sxtb	r3, r3
 800409c:	2b00      	cmp	r3, #0
 800409e:	d000      	beq.n	80040a2 <bme68x_set_conf+0x86>
 80040a0:	e0db      	b.n	800425a <bme68x_set_conf+0x23e>
    {
        /* Read the whole configuration and write it back once later */
        rslt = bme68x_get_regs(reg_array[0], data_array, BME68X_LEN_CONFIG, dev);
 80040a2:	2314      	movs	r3, #20
 80040a4:	18fb      	adds	r3, r7, r3
 80040a6:	7818      	ldrb	r0, [r3, #0]
 80040a8:	197c      	adds	r4, r7, r5
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	220c      	movs	r2, #12
 80040ae:	18b9      	adds	r1, r7, r2
 80040b0:	2205      	movs	r2, #5
 80040b2:	f7ff ff01 	bl	8003eb8 <bme68x_get_regs>
 80040b6:	0003      	movs	r3, r0
 80040b8:	7023      	strb	r3, [r4, #0]
        dev->info_msg = BME68X_OK;
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	224d      	movs	r2, #77	@ 0x4d
 80040be:	2100      	movs	r1, #0
 80040c0:	5499      	strb	r1, [r3, r2]
        if (rslt == BME68X_OK)
 80040c2:	197b      	adds	r3, r7, r5
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	b25b      	sxtb	r3, r3
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d109      	bne.n	80040e0 <bme68x_set_conf+0xc4>
        {
            rslt = boundary_check(&conf->filter, BME68X_FILTER_SIZE_127, dev);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	3303      	adds	r3, #3
 80040d0:	197c      	adds	r4, r7, r5
 80040d2:	683a      	ldr	r2, [r7, #0]
 80040d4:	2107      	movs	r1, #7
 80040d6:	0018      	movs	r0, r3
 80040d8:	f001 fd1c 	bl	8005b14 <boundary_check>
 80040dc:	0003      	movs	r3, r0
 80040de:	7023      	strb	r3, [r4, #0]
        }

        if (rslt == BME68X_OK)
 80040e0:	221f      	movs	r2, #31
 80040e2:	18bb      	adds	r3, r7, r2
 80040e4:	781b      	ldrb	r3, [r3, #0]
 80040e6:	b25b      	sxtb	r3, r3
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d109      	bne.n	8004100 <bme68x_set_conf+0xe4>
        {
            rslt = boundary_check(&conf->os_temp, BME68X_OS_16X, dev);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	3301      	adds	r3, #1
 80040f0:	18bc      	adds	r4, r7, r2
 80040f2:	683a      	ldr	r2, [r7, #0]
 80040f4:	2105      	movs	r1, #5
 80040f6:	0018      	movs	r0, r3
 80040f8:	f001 fd0c 	bl	8005b14 <boundary_check>
 80040fc:	0003      	movs	r3, r0
 80040fe:	7023      	strb	r3, [r4, #0]
        }

        if (rslt == BME68X_OK)
 8004100:	221f      	movs	r2, #31
 8004102:	18bb      	adds	r3, r7, r2
 8004104:	781b      	ldrb	r3, [r3, #0]
 8004106:	b25b      	sxtb	r3, r3
 8004108:	2b00      	cmp	r3, #0
 800410a:	d109      	bne.n	8004120 <bme68x_set_conf+0x104>
        {
            rslt = boundary_check(&conf->os_pres, BME68X_OS_16X, dev);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	3302      	adds	r3, #2
 8004110:	18bc      	adds	r4, r7, r2
 8004112:	683a      	ldr	r2, [r7, #0]
 8004114:	2105      	movs	r1, #5
 8004116:	0018      	movs	r0, r3
 8004118:	f001 fcfc 	bl	8005b14 <boundary_check>
 800411c:	0003      	movs	r3, r0
 800411e:	7023      	strb	r3, [r4, #0]
        }

        if (rslt == BME68X_OK)
 8004120:	221f      	movs	r2, #31
 8004122:	18bb      	adds	r3, r7, r2
 8004124:	781b      	ldrb	r3, [r3, #0]
 8004126:	b25b      	sxtb	r3, r3
 8004128:	2b00      	cmp	r3, #0
 800412a:	d108      	bne.n	800413e <bme68x_set_conf+0x122>
        {
            rslt = boundary_check(&conf->os_hum, BME68X_OS_16X, dev);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	18bc      	adds	r4, r7, r2
 8004130:	683a      	ldr	r2, [r7, #0]
 8004132:	2105      	movs	r1, #5
 8004134:	0018      	movs	r0, r3
 8004136:	f001 fced 	bl	8005b14 <boundary_check>
 800413a:	0003      	movs	r3, r0
 800413c:	7023      	strb	r3, [r4, #0]
        }

        if (rslt == BME68X_OK)
 800413e:	221f      	movs	r2, #31
 8004140:	18bb      	adds	r3, r7, r2
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	b25b      	sxtb	r3, r3
 8004146:	2b00      	cmp	r3, #0
 8004148:	d109      	bne.n	800415e <bme68x_set_conf+0x142>
        {
            rslt = boundary_check(&conf->odr, BME68X_ODR_NONE, dev);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	3304      	adds	r3, #4
 800414e:	18bc      	adds	r4, r7, r2
 8004150:	683a      	ldr	r2, [r7, #0]
 8004152:	2108      	movs	r1, #8
 8004154:	0018      	movs	r0, r3
 8004156:	f001 fcdd 	bl	8005b14 <boundary_check>
 800415a:	0003      	movs	r3, r0
 800415c:	7023      	strb	r3, [r4, #0]
        }

        if (rslt == BME68X_OK)
 800415e:	231f      	movs	r3, #31
 8004160:	18fb      	adds	r3, r7, r3
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	b25b      	sxtb	r3, r3
 8004166:	2b00      	cmp	r3, #0
 8004168:	d177      	bne.n	800425a <bme68x_set_conf+0x23e>
        {
            data_array[4] = BME68X_SET_BITS(data_array[4], BME68X_FILTER, conf->filter);
 800416a:	200c      	movs	r0, #12
 800416c:	183b      	adds	r3, r7, r0
 800416e:	791b      	ldrb	r3, [r3, #4]
 8004170:	b25b      	sxtb	r3, r3
 8004172:	221c      	movs	r2, #28
 8004174:	4393      	bics	r3, r2
 8004176:	b25a      	sxtb	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	78db      	ldrb	r3, [r3, #3]
 800417c:	b25b      	sxtb	r3, r3
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	b25b      	sxtb	r3, r3
 8004182:	211c      	movs	r1, #28
 8004184:	400b      	ands	r3, r1
 8004186:	b25b      	sxtb	r3, r3
 8004188:	4313      	orrs	r3, r2
 800418a:	b25b      	sxtb	r3, r3
 800418c:	b2da      	uxtb	r2, r3
 800418e:	183b      	adds	r3, r7, r0
 8004190:	711a      	strb	r2, [r3, #4]
            data_array[3] = BME68X_SET_BITS(data_array[3], BME68X_OST, conf->os_temp);
 8004192:	183b      	adds	r3, r7, r0
 8004194:	78db      	ldrb	r3, [r3, #3]
 8004196:	b25b      	sxtb	r3, r3
 8004198:	221f      	movs	r2, #31
 800419a:	4013      	ands	r3, r2
 800419c:	b25a      	sxtb	r2, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	785b      	ldrb	r3, [r3, #1]
 80041a2:	b25b      	sxtb	r3, r3
 80041a4:	015b      	lsls	r3, r3, #5
 80041a6:	b25b      	sxtb	r3, r3
 80041a8:	4313      	orrs	r3, r2
 80041aa:	b25b      	sxtb	r3, r3
 80041ac:	b2da      	uxtb	r2, r3
 80041ae:	183b      	adds	r3, r7, r0
 80041b0:	70da      	strb	r2, [r3, #3]
            data_array[3] = BME68X_SET_BITS(data_array[3], BME68X_OSP, conf->os_pres);
 80041b2:	183b      	adds	r3, r7, r0
 80041b4:	78db      	ldrb	r3, [r3, #3]
 80041b6:	b25b      	sxtb	r3, r3
 80041b8:	221c      	movs	r2, #28
 80041ba:	4393      	bics	r3, r2
 80041bc:	b25a      	sxtb	r2, r3
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	789b      	ldrb	r3, [r3, #2]
 80041c2:	b25b      	sxtb	r3, r3
 80041c4:	009b      	lsls	r3, r3, #2
 80041c6:	b25b      	sxtb	r3, r3
 80041c8:	211c      	movs	r1, #28
 80041ca:	400b      	ands	r3, r1
 80041cc:	b25b      	sxtb	r3, r3
 80041ce:	4313      	orrs	r3, r2
 80041d0:	b25b      	sxtb	r3, r3
 80041d2:	b2da      	uxtb	r2, r3
 80041d4:	183b      	adds	r3, r7, r0
 80041d6:	70da      	strb	r2, [r3, #3]
            data_array[1] = BME68X_SET_BITS_POS_0(data_array[1], BME68X_OSH, conf->os_hum);
 80041d8:	183b      	adds	r3, r7, r0
 80041da:	785b      	ldrb	r3, [r3, #1]
 80041dc:	b25b      	sxtb	r3, r3
 80041de:	2207      	movs	r2, #7
 80041e0:	4393      	bics	r3, r2
 80041e2:	b25a      	sxtb	r2, r3
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	781b      	ldrb	r3, [r3, #0]
 80041e8:	b25b      	sxtb	r3, r3
 80041ea:	2107      	movs	r1, #7
 80041ec:	400b      	ands	r3, r1
 80041ee:	b25b      	sxtb	r3, r3
 80041f0:	4313      	orrs	r3, r2
 80041f2:	b25b      	sxtb	r3, r3
 80041f4:	b2da      	uxtb	r2, r3
 80041f6:	183b      	adds	r3, r7, r0
 80041f8:	705a      	strb	r2, [r3, #1]
            if (conf->odr != BME68X_ODR_NONE)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	791b      	ldrb	r3, [r3, #4]
 80041fe:	2b08      	cmp	r3, #8
 8004200:	d008      	beq.n	8004214 <bme68x_set_conf+0x1f8>
            {
                odr20 = conf->odr;
 8004202:	231e      	movs	r3, #30
 8004204:	18fb      	adds	r3, r7, r3
 8004206:	687a      	ldr	r2, [r7, #4]
 8004208:	7912      	ldrb	r2, [r2, #4]
 800420a:	701a      	strb	r2, [r3, #0]
                odr3 = 0;
 800420c:	231d      	movs	r3, #29
 800420e:	18fb      	adds	r3, r7, r3
 8004210:	2200      	movs	r2, #0
 8004212:	701a      	strb	r2, [r3, #0]
            }

            data_array[4] = BME68X_SET_BITS(data_array[4], BME68X_ODR20, odr20);
 8004214:	210c      	movs	r1, #12
 8004216:	187b      	adds	r3, r7, r1
 8004218:	791b      	ldrb	r3, [r3, #4]
 800421a:	b25b      	sxtb	r3, r3
 800421c:	221f      	movs	r2, #31
 800421e:	4013      	ands	r3, r2
 8004220:	b25a      	sxtb	r2, r3
 8004222:	231e      	movs	r3, #30
 8004224:	18fb      	adds	r3, r7, r3
 8004226:	781b      	ldrb	r3, [r3, #0]
 8004228:	b25b      	sxtb	r3, r3
 800422a:	015b      	lsls	r3, r3, #5
 800422c:	b25b      	sxtb	r3, r3
 800422e:	4313      	orrs	r3, r2
 8004230:	b25b      	sxtb	r3, r3
 8004232:	b2da      	uxtb	r2, r3
 8004234:	187b      	adds	r3, r7, r1
 8004236:	711a      	strb	r2, [r3, #4]
            data_array[0] = BME68X_SET_BITS(data_array[0], BME68X_ODR3, odr3);
 8004238:	187b      	adds	r3, r7, r1
 800423a:	781b      	ldrb	r3, [r3, #0]
 800423c:	b25b      	sxtb	r3, r3
 800423e:	227f      	movs	r2, #127	@ 0x7f
 8004240:	4013      	ands	r3, r2
 8004242:	b25a      	sxtb	r2, r3
 8004244:	231d      	movs	r3, #29
 8004246:	18fb      	adds	r3, r7, r3
 8004248:	781b      	ldrb	r3, [r3, #0]
 800424a:	b25b      	sxtb	r3, r3
 800424c:	01db      	lsls	r3, r3, #7
 800424e:	b25b      	sxtb	r3, r3
 8004250:	4313      	orrs	r3, r2
 8004252:	b25b      	sxtb	r3, r3
 8004254:	b2da      	uxtb	r2, r3
 8004256:	187b      	adds	r3, r7, r1
 8004258:	701a      	strb	r2, [r3, #0]
        }
    }

    if (rslt == BME68X_OK)
 800425a:	221f      	movs	r2, #31
 800425c:	18bb      	adds	r3, r7, r2
 800425e:	781b      	ldrb	r3, [r3, #0]
 8004260:	b25b      	sxtb	r3, r3
 8004262:	2b00      	cmp	r3, #0
 8004264:	d10a      	bne.n	800427c <bme68x_set_conf+0x260>
    {
        rslt = bme68x_set_regs(reg_array, data_array, BME68X_LEN_CONFIG, dev);
 8004266:	18bc      	adds	r4, r7, r2
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	220c      	movs	r2, #12
 800426c:	18b9      	adds	r1, r7, r2
 800426e:	2214      	movs	r2, #20
 8004270:	18b8      	adds	r0, r7, r2
 8004272:	2205      	movs	r2, #5
 8004274:	f7ff fd73 	bl	8003d5e <bme68x_set_regs>
 8004278:	0003      	movs	r3, r0
 800427a:	7023      	strb	r3, [r4, #0]
    }

    if ((current_op_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK))
 800427c:	221c      	movs	r2, #28
 800427e:	18bb      	adds	r3, r7, r2
 8004280:	781b      	ldrb	r3, [r3, #0]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d00f      	beq.n	80042a6 <bme68x_set_conf+0x28a>
 8004286:	211f      	movs	r1, #31
 8004288:	187b      	adds	r3, r7, r1
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	b25b      	sxtb	r3, r3
 800428e:	2b00      	cmp	r3, #0
 8004290:	d109      	bne.n	80042a6 <bme68x_set_conf+0x28a>
    {
        rslt = bme68x_set_op_mode(current_op_mode, dev);
 8004292:	18bb      	adds	r3, r7, r2
 8004294:	781b      	ldrb	r3, [r3, #0]
 8004296:	187c      	adds	r4, r7, r1
 8004298:	683a      	ldr	r2, [r7, #0]
 800429a:	0011      	movs	r1, r2
 800429c:	0018      	movs	r0, r3
 800429e:	f000 f80d 	bl	80042bc <bme68x_set_op_mode>
 80042a2:	0003      	movs	r3, r0
 80042a4:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 80042a6:	231f      	movs	r3, #31
 80042a8:	18fb      	adds	r3, r7, r3
 80042aa:	781b      	ldrb	r3, [r3, #0]
 80042ac:	b25b      	sxtb	r3, r3
}
 80042ae:	0018      	movs	r0, r3
 80042b0:	46bd      	mov	sp, r7
 80042b2:	b008      	add	sp, #32
 80042b4:	bdb0      	pop	{r4, r5, r7, pc}
 80042b6:	46c0      	nop			@ (mov r8, r8)
 80042b8:	0800d708 	.word	0x0800d708

080042bc <bme68x_set_op_mode>:

/*
 * @brief This API is used to set the operation mode of the sensor
 */
int8_t bme68x_set_op_mode(const uint8_t op_mode, struct bme68x_dev *dev)
{
 80042bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042be:	b085      	sub	sp, #20
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	0002      	movs	r2, r0
 80042c4:	6039      	str	r1, [r7, #0]
 80042c6:	1dfb      	adds	r3, r7, #7
 80042c8:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t tmp_pow_mode;
    uint8_t pow_mode = 0;
 80042ca:	230e      	movs	r3, #14
 80042cc:	18fb      	adds	r3, r7, r3
 80042ce:	2200      	movs	r2, #0
 80042d0:	701a      	strb	r2, [r3, #0]
    uint8_t reg_addr = BME68X_REG_CTRL_MEAS;
 80042d2:	230c      	movs	r3, #12
 80042d4:	18fb      	adds	r3, r7, r3
 80042d6:	2274      	movs	r2, #116	@ 0x74
 80042d8:	701a      	strb	r2, [r3, #0]

    /* Call until in sleep */
    do
    {
        rslt = bme68x_get_regs(BME68X_REG_CTRL_MEAS, &tmp_pow_mode, 1, dev);
 80042da:	260f      	movs	r6, #15
 80042dc:	19bc      	adds	r4, r7, r6
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	250d      	movs	r5, #13
 80042e2:	1979      	adds	r1, r7, r5
 80042e4:	2201      	movs	r2, #1
 80042e6:	2074      	movs	r0, #116	@ 0x74
 80042e8:	f7ff fde6 	bl	8003eb8 <bme68x_get_regs>
 80042ec:	0003      	movs	r3, r0
 80042ee:	7023      	strb	r3, [r4, #0]
        if (rslt == BME68X_OK)
 80042f0:	0034      	movs	r4, r6
 80042f2:	193b      	adds	r3, r7, r4
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	b25b      	sxtb	r3, r3
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d123      	bne.n	8004344 <bme68x_set_op_mode+0x88>
        {
            /* Put to sleep before changing mode */
            pow_mode = (tmp_pow_mode & BME68X_MODE_MSK);
 80042fc:	0028      	movs	r0, r5
 80042fe:	183b      	adds	r3, r7, r0
 8004300:	781a      	ldrb	r2, [r3, #0]
 8004302:	250e      	movs	r5, #14
 8004304:	197b      	adds	r3, r7, r5
 8004306:	2103      	movs	r1, #3
 8004308:	400a      	ands	r2, r1
 800430a:	701a      	strb	r2, [r3, #0]
            if (pow_mode != BME68X_SLEEP_MODE)
 800430c:	197b      	adds	r3, r7, r5
 800430e:	781b      	ldrb	r3, [r3, #0]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d017      	beq.n	8004344 <bme68x_set_op_mode+0x88>
            {
                tmp_pow_mode &= ~BME68X_MODE_MSK; /* Set to sleep */
 8004314:	183b      	adds	r3, r7, r0
 8004316:	781b      	ldrb	r3, [r3, #0]
 8004318:	2203      	movs	r2, #3
 800431a:	4393      	bics	r3, r2
 800431c:	b2da      	uxtb	r2, r3
 800431e:	183b      	adds	r3, r7, r0
 8004320:	701a      	strb	r2, [r3, #0]
                rslt = bme68x_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8004322:	193c      	adds	r4, r7, r4
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	1839      	adds	r1, r7, r0
 8004328:	220c      	movs	r2, #12
 800432a:	18b8      	adds	r0, r7, r2
 800432c:	2201      	movs	r2, #1
 800432e:	f7ff fd16 	bl	8003d5e <bme68x_set_regs>
 8004332:	0003      	movs	r3, r0
 8004334:	7023      	strb	r3, [r4, #0]
                dev->delay_us(BME68X_PERIOD_POLL, dev->intf_ptr);
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	481e      	ldr	r0, [pc, #120]	@ (80043b8 <bme68x_set_op_mode+0xfc>)
 8004340:	0019      	movs	r1, r3
 8004342:	4790      	blx	r2
            }
        }
    } while ((pow_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK));
 8004344:	230e      	movs	r3, #14
 8004346:	18fb      	adds	r3, r7, r3
 8004348:	781b      	ldrb	r3, [r3, #0]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d005      	beq.n	800435a <bme68x_set_op_mode+0x9e>
 800434e:	230f      	movs	r3, #15
 8004350:	18fb      	adds	r3, r7, r3
 8004352:	781b      	ldrb	r3, [r3, #0]
 8004354:	b25b      	sxtb	r3, r3
 8004356:	2b00      	cmp	r3, #0
 8004358:	d0bf      	beq.n	80042da <bme68x_set_op_mode+0x1e>

    /* Already in sleep */
    if ((op_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK))
 800435a:	1dfb      	adds	r3, r7, #7
 800435c:	781b      	ldrb	r3, [r3, #0]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d021      	beq.n	80043a6 <bme68x_set_op_mode+0xea>
 8004362:	240f      	movs	r4, #15
 8004364:	193b      	adds	r3, r7, r4
 8004366:	781b      	ldrb	r3, [r3, #0]
 8004368:	b25b      	sxtb	r3, r3
 800436a:	2b00      	cmp	r3, #0
 800436c:	d11b      	bne.n	80043a6 <bme68x_set_op_mode+0xea>
    {
        tmp_pow_mode = (tmp_pow_mode & ~BME68X_MODE_MSK) | (op_mode & BME68X_MODE_MSK);
 800436e:	200d      	movs	r0, #13
 8004370:	183b      	adds	r3, r7, r0
 8004372:	781b      	ldrb	r3, [r3, #0]
 8004374:	b25b      	sxtb	r3, r3
 8004376:	2203      	movs	r2, #3
 8004378:	4393      	bics	r3, r2
 800437a:	b25a      	sxtb	r2, r3
 800437c:	1dfb      	adds	r3, r7, #7
 800437e:	781b      	ldrb	r3, [r3, #0]
 8004380:	b25b      	sxtb	r3, r3
 8004382:	2103      	movs	r1, #3
 8004384:	400b      	ands	r3, r1
 8004386:	b25b      	sxtb	r3, r3
 8004388:	4313      	orrs	r3, r2
 800438a:	b25b      	sxtb	r3, r3
 800438c:	b2da      	uxtb	r2, r3
 800438e:	183b      	adds	r3, r7, r0
 8004390:	701a      	strb	r2, [r3, #0]
        rslt = bme68x_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8004392:	193c      	adds	r4, r7, r4
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	1839      	adds	r1, r7, r0
 8004398:	220c      	movs	r2, #12
 800439a:	18b8      	adds	r0, r7, r2
 800439c:	2201      	movs	r2, #1
 800439e:	f7ff fcde 	bl	8003d5e <bme68x_set_regs>
 80043a2:	0003      	movs	r3, r0
 80043a4:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 80043a6:	230f      	movs	r3, #15
 80043a8:	18fb      	adds	r3, r7, r3
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	b25b      	sxtb	r3, r3
}
 80043ae:	0018      	movs	r0, r3
 80043b0:	46bd      	mov	sp, r7
 80043b2:	b005      	add	sp, #20
 80043b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043b6:	46c0      	nop			@ (mov r8, r8)
 80043b8:	00002710 	.word	0x00002710

080043bc <bme68x_get_op_mode>:

/*
 * @brief This API is used to get the operation mode of the sensor.
 */
int8_t bme68x_get_op_mode(uint8_t *op_mode, struct bme68x_dev *dev)
{
 80043bc:	b5b0      	push	{r4, r5, r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t mode;

    if (op_mode)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d012      	beq.n	80043f2 <bme68x_get_op_mode+0x36>
    {
        rslt = bme68x_get_regs(BME68X_REG_CTRL_MEAS, &mode, 1, dev);
 80043cc:	230f      	movs	r3, #15
 80043ce:	18fc      	adds	r4, r7, r3
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	250e      	movs	r5, #14
 80043d4:	1979      	adds	r1, r7, r5
 80043d6:	2201      	movs	r2, #1
 80043d8:	2074      	movs	r0, #116	@ 0x74
 80043da:	f7ff fd6d 	bl	8003eb8 <bme68x_get_regs>
 80043de:	0003      	movs	r3, r0
 80043e0:	7023      	strb	r3, [r4, #0]

        /* Masking the other register bit info*/
        *op_mode = mode & BME68X_MODE_MSK;
 80043e2:	197b      	adds	r3, r7, r5
 80043e4:	781b      	ldrb	r3, [r3, #0]
 80043e6:	2203      	movs	r2, #3
 80043e8:	4013      	ands	r3, r2
 80043ea:	b2da      	uxtb	r2, r3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	701a      	strb	r2, [r3, #0]
 80043f0:	e003      	b.n	80043fa <bme68x_get_op_mode+0x3e>
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 80043f2:	230f      	movs	r3, #15
 80043f4:	18fb      	adds	r3, r7, r3
 80043f6:	22ff      	movs	r2, #255	@ 0xff
 80043f8:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 80043fa:	230f      	movs	r3, #15
 80043fc:	18fb      	adds	r3, r7, r3
 80043fe:	781b      	ldrb	r3, [r3, #0]
 8004400:	b25b      	sxtb	r3, r3
}
 8004402:	0018      	movs	r0, r3
 8004404:	46bd      	mov	sp, r7
 8004406:	b004      	add	sp, #16
 8004408:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800440c <bme68x_get_meas_dur>:

/*
 * @brief This API is used to get the remaining duration that can be used for heating.
 */
uint32_t bme68x_get_meas_dur(const uint8_t op_mode, struct bme68x_conf *conf, struct bme68x_dev *dev)
{
 800440c:	b5b0      	push	{r4, r5, r7, lr}
 800440e:	b08a      	sub	sp, #40	@ 0x28
 8004410:	af00      	add	r7, sp, #0
 8004412:	60b9      	str	r1, [r7, #8]
 8004414:	607a      	str	r2, [r7, #4]
 8004416:	230f      	movs	r3, #15
 8004418:	18fb      	adds	r3, r7, r3
 800441a:	1c02      	adds	r2, r0, #0
 800441c:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint32_t meas_dur = 0; /* Calculate in us */
 800441e:	2300      	movs	r3, #0
 8004420:	623b      	str	r3, [r7, #32]
    uint32_t meas_cycles;
    uint8_t os_to_meas_cycles[6] = { 0, 1, 2, 4, 8, 16 };
 8004422:	2314      	movs	r3, #20
 8004424:	18fb      	adds	r3, r7, r3
 8004426:	4a37      	ldr	r2, [pc, #220]	@ (8004504 <bme68x_get_meas_dur+0xf8>)
 8004428:	6811      	ldr	r1, [r2, #0]
 800442a:	6019      	str	r1, [r3, #0]
 800442c:	8892      	ldrh	r2, [r2, #4]
 800442e:	809a      	strh	r2, [r3, #4]

    if (conf != NULL)
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d061      	beq.n	80044fa <bme68x_get_meas_dur+0xee>
    {
        /* Boundary check for temperature oversampling */
        rslt = boundary_check(&conf->os_temp, BME68X_OS_16X, dev);
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	3301      	adds	r3, #1
 800443a:	2527      	movs	r5, #39	@ 0x27
 800443c:	197c      	adds	r4, r7, r5
 800443e:	687a      	ldr	r2, [r7, #4]
 8004440:	2105      	movs	r1, #5
 8004442:	0018      	movs	r0, r3
 8004444:	f001 fb66 	bl	8005b14 <boundary_check>
 8004448:	0003      	movs	r3, r0
 800444a:	7023      	strb	r3, [r4, #0]

        if (rslt == BME68X_OK)
 800444c:	002a      	movs	r2, r5
 800444e:	18bb      	adds	r3, r7, r2
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	b25b      	sxtb	r3, r3
 8004454:	2b00      	cmp	r3, #0
 8004456:	d109      	bne.n	800446c <bme68x_get_meas_dur+0x60>
        {
            /* Boundary check for pressure oversampling */
            rslt = boundary_check(&conf->os_pres, BME68X_OS_16X, dev);
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	3302      	adds	r3, #2
 800445c:	18bc      	adds	r4, r7, r2
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	2105      	movs	r1, #5
 8004462:	0018      	movs	r0, r3
 8004464:	f001 fb56 	bl	8005b14 <boundary_check>
 8004468:	0003      	movs	r3, r0
 800446a:	7023      	strb	r3, [r4, #0]
        }

        if (rslt == BME68X_OK)
 800446c:	2227      	movs	r2, #39	@ 0x27
 800446e:	18bb      	adds	r3, r7, r2
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	b25b      	sxtb	r3, r3
 8004474:	2b00      	cmp	r3, #0
 8004476:	d108      	bne.n	800448a <bme68x_get_meas_dur+0x7e>
        {
            /* Boundary check for humidity oversampling */
            rslt = boundary_check(&conf->os_hum, BME68X_OS_16X, dev);
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	18bc      	adds	r4, r7, r2
 800447c:	687a      	ldr	r2, [r7, #4]
 800447e:	2105      	movs	r1, #5
 8004480:	0018      	movs	r0, r3
 8004482:	f001 fb47 	bl	8005b14 <boundary_check>
 8004486:	0003      	movs	r3, r0
 8004488:	7023      	strb	r3, [r4, #0]
        }

        if (rslt == BME68X_OK)
 800448a:	2327      	movs	r3, #39	@ 0x27
 800448c:	18fb      	adds	r3, r7, r3
 800448e:	781b      	ldrb	r3, [r3, #0]
 8004490:	b25b      	sxtb	r3, r3
 8004492:	2b00      	cmp	r3, #0
 8004494:	d131      	bne.n	80044fa <bme68x_get_meas_dur+0xee>
        {
            meas_cycles = os_to_meas_cycles[conf->os_temp];
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	785b      	ldrb	r3, [r3, #1]
 800449a:	001a      	movs	r2, r3
 800449c:	2114      	movs	r1, #20
 800449e:	187b      	adds	r3, r7, r1
 80044a0:	5c9b      	ldrb	r3, [r3, r2]
 80044a2:	61fb      	str	r3, [r7, #28]
            meas_cycles += os_to_meas_cycles[conf->os_pres];
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	789b      	ldrb	r3, [r3, #2]
 80044a8:	001a      	movs	r2, r3
 80044aa:	187b      	adds	r3, r7, r1
 80044ac:	5c9b      	ldrb	r3, [r3, r2]
 80044ae:	001a      	movs	r2, r3
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	189b      	adds	r3, r3, r2
 80044b4:	61fb      	str	r3, [r7, #28]
            meas_cycles += os_to_meas_cycles[conf->os_hum];
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	781b      	ldrb	r3, [r3, #0]
 80044ba:	001a      	movs	r2, r3
 80044bc:	187b      	adds	r3, r7, r1
 80044be:	5c9b      	ldrb	r3, [r3, r2]
 80044c0:	001a      	movs	r2, r3
 80044c2:	69fb      	ldr	r3, [r7, #28]
 80044c4:	189b      	adds	r3, r3, r2
 80044c6:	61fb      	str	r3, [r7, #28]

            /* TPH measurement duration */
            meas_dur = meas_cycles * UINT32_C(1963);
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	4a0f      	ldr	r2, [pc, #60]	@ (8004508 <bme68x_get_meas_dur+0xfc>)
 80044cc:	4353      	muls	r3, r2
 80044ce:	623b      	str	r3, [r7, #32]
            meas_dur += UINT32_C(477 * 4); /* TPH switching duration */
 80044d0:	6a3b      	ldr	r3, [r7, #32]
 80044d2:	4a0e      	ldr	r2, [pc, #56]	@ (800450c <bme68x_get_meas_dur+0x100>)
 80044d4:	4694      	mov	ip, r2
 80044d6:	4463      	add	r3, ip
 80044d8:	623b      	str	r3, [r7, #32]
            meas_dur += UINT32_C(477 * 5); /* Gas measurement duration */
 80044da:	6a3b      	ldr	r3, [r7, #32]
 80044dc:	4a0c      	ldr	r2, [pc, #48]	@ (8004510 <bme68x_get_meas_dur+0x104>)
 80044de:	4694      	mov	ip, r2
 80044e0:	4463      	add	r3, ip
 80044e2:	623b      	str	r3, [r7, #32]

            if (op_mode != BME68X_PARALLEL_MODE)
 80044e4:	230f      	movs	r3, #15
 80044e6:	18fb      	adds	r3, r7, r3
 80044e8:	781b      	ldrb	r3, [r3, #0]
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d005      	beq.n	80044fa <bme68x_get_meas_dur+0xee>
            {
                meas_dur += UINT32_C(1000); /* Wake up duration of 1ms */
 80044ee:	6a3b      	ldr	r3, [r7, #32]
 80044f0:	22fa      	movs	r2, #250	@ 0xfa
 80044f2:	0092      	lsls	r2, r2, #2
 80044f4:	4694      	mov	ip, r2
 80044f6:	4463      	add	r3, ip
 80044f8:	623b      	str	r3, [r7, #32]
            }
        }
    }

    return meas_dur;
 80044fa:	6a3b      	ldr	r3, [r7, #32]
}
 80044fc:	0018      	movs	r0, r3
 80044fe:	46bd      	mov	sp, r7
 8004500:	b00a      	add	sp, #40	@ 0x28
 8004502:	bdb0      	pop	{r4, r5, r7, pc}
 8004504:	0800d710 	.word	0x0800d710
 8004508:	000007ab 	.word	0x000007ab
 800450c:	00000774 	.word	0x00000774
 8004510:	00000951 	.word	0x00000951

08004514 <bme68x_get_data>:
 * @brief This API reads the pressure, temperature and humidity and gas data
 * from the sensor, compensates the data and store it in the bme68x_data
 * structure instance passed by the user.
 */
int8_t bme68x_get_data(uint8_t op_mode, struct bme68x_data *data, uint8_t *n_data, struct bme68x_dev *dev)
{
 8004514:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004516:	b09b      	sub	sp, #108	@ 0x6c
 8004518:	af00      	add	r7, sp, #0
 800451a:	60b9      	str	r1, [r7, #8]
 800451c:	607a      	str	r2, [r7, #4]
 800451e:	603b      	str	r3, [r7, #0]
 8004520:	260f      	movs	r6, #15
 8004522:	19bb      	adds	r3, r7, r6
 8004524:	1c02      	adds	r2, r0, #0
 8004526:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t i = 0, j = 0, new_fields = 0;
 8004528:	2366      	movs	r3, #102	@ 0x66
 800452a:	18fb      	adds	r3, r7, r3
 800452c:	2200      	movs	r2, #0
 800452e:	701a      	strb	r2, [r3, #0]
 8004530:	2365      	movs	r3, #101	@ 0x65
 8004532:	18fb      	adds	r3, r7, r3
 8004534:	2200      	movs	r2, #0
 8004536:	701a      	strb	r2, [r3, #0]
 8004538:	2364      	movs	r3, #100	@ 0x64
 800453a:	18fb      	adds	r3, r7, r3
 800453c:	2200      	movs	r2, #0
 800453e:	701a      	strb	r2, [r3, #0]
    struct bme68x_data *field_ptr[3] = { 0 };
 8004540:	2458      	movs	r4, #88	@ 0x58
 8004542:	193b      	adds	r3, r7, r4
 8004544:	0018      	movs	r0, r3
 8004546:	230c      	movs	r3, #12
 8004548:	001a      	movs	r2, r3
 800454a:	2100      	movs	r1, #0
 800454c:	f006 ff00 	bl	800b350 <memset>
    struct bme68x_data field_data[3] = { { 0 } };
 8004550:	2510      	movs	r5, #16
 8004552:	197b      	adds	r3, r7, r5
 8004554:	0018      	movs	r0, r3
 8004556:	2348      	movs	r3, #72	@ 0x48
 8004558:	001a      	movs	r2, r3
 800455a:	2100      	movs	r1, #0
 800455c:	f006 fef8 	bl	800b350 <memset>

    field_ptr[0] = &field_data[0];
 8004560:	193b      	adds	r3, r7, r4
 8004562:	0029      	movs	r1, r5
 8004564:	187a      	adds	r2, r7, r1
 8004566:	601a      	str	r2, [r3, #0]
    field_ptr[1] = &field_data[1];
 8004568:	193b      	adds	r3, r7, r4
 800456a:	187a      	adds	r2, r7, r1
 800456c:	3218      	adds	r2, #24
 800456e:	605a      	str	r2, [r3, #4]
    field_ptr[2] = &field_data[2];
 8004570:	193b      	adds	r3, r7, r4
 8004572:	187a      	adds	r2, r7, r1
 8004574:	3230      	adds	r2, #48	@ 0x30
 8004576:	609a      	str	r2, [r3, #8]

    rslt = null_ptr_check(dev);
 8004578:	2567      	movs	r5, #103	@ 0x67
 800457a:	197c      	adds	r4, r7, r5
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	0018      	movs	r0, r3
 8004580:	f001 fb01 	bl	8005b86 <null_ptr_check>
 8004584:	0003      	movs	r3, r0
 8004586:	7023      	strb	r3, [r4, #0]
    if ((rslt == BME68X_OK) && (data != NULL))
 8004588:	002a      	movs	r2, r5
 800458a:	18bb      	adds	r3, r7, r2
 800458c:	781b      	ldrb	r3, [r3, #0]
 800458e:	b25b      	sxtb	r3, r3
 8004590:	2b00      	cmp	r3, #0
 8004592:	d000      	beq.n	8004596 <bme68x_get_data+0x82>
 8004594:	e0e3      	b.n	800475e <bme68x_get_data+0x24a>
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d100      	bne.n	800459e <bme68x_get_data+0x8a>
 800459c:	e0df      	b.n	800475e <bme68x_get_data+0x24a>
    {
        /* Reading the sensor data in forced mode only */
        if (op_mode == BME68X_FORCED_MODE)
 800459e:	19bb      	adds	r3, r7, r6
 80045a0:	781b      	ldrb	r3, [r3, #0]
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d122      	bne.n	80045ec <bme68x_get_data+0xd8>
        {
            rslt = read_field_data(0, data, dev);
 80045a6:	0015      	movs	r5, r2
 80045a8:	18bc      	adds	r4, r7, r2
 80045aa:	683a      	ldr	r2, [r7, #0]
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	0019      	movs	r1, r3
 80045b0:	2000      	movs	r0, #0
 80045b2:	f000 fe67 	bl	8005284 <read_field_data>
 80045b6:	0003      	movs	r3, r0
 80045b8:	7023      	strb	r3, [r4, #0]
            if (rslt == BME68X_OK)
 80045ba:	197b      	adds	r3, r7, r5
 80045bc:	781b      	ldrb	r3, [r3, #0]
 80045be:	b25b      	sxtb	r3, r3
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d000      	beq.n	80045c6 <bme68x_get_data+0xb2>
 80045c4:	e0bd      	b.n	8004742 <bme68x_get_data+0x22e>
            {
                if (data->status & BME68X_NEW_DATA_MSK)
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	781b      	ldrb	r3, [r3, #0]
 80045ca:	b25b      	sxtb	r3, r3
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	da04      	bge.n	80045da <bme68x_get_data+0xc6>
                {
                    new_fields = 1;
 80045d0:	2364      	movs	r3, #100	@ 0x64
 80045d2:	18fb      	adds	r3, r7, r3
 80045d4:	2201      	movs	r2, #1
 80045d6:	701a      	strb	r2, [r3, #0]
 80045d8:	e0b3      	b.n	8004742 <bme68x_get_data+0x22e>
                }
                else
                {
                    new_fields = 0;
 80045da:	2364      	movs	r3, #100	@ 0x64
 80045dc:	18fb      	adds	r3, r7, r3
 80045de:	2200      	movs	r2, #0
 80045e0:	701a      	strb	r2, [r3, #0]
                    rslt = BME68X_W_NO_NEW_DATA;
 80045e2:	2367      	movs	r3, #103	@ 0x67
 80045e4:	18fb      	adds	r3, r7, r3
 80045e6:	2202      	movs	r2, #2
 80045e8:	701a      	strb	r2, [r3, #0]
 80045ea:	e0aa      	b.n	8004742 <bme68x_get_data+0x22e>
                }
            }
        }
        else if ((op_mode == BME68X_PARALLEL_MODE) || (op_mode == BME68X_SEQUENTIAL_MODE))
 80045ec:	220f      	movs	r2, #15
 80045ee:	18bb      	adds	r3, r7, r2
 80045f0:	781b      	ldrb	r3, [r3, #0]
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d004      	beq.n	8004600 <bme68x_get_data+0xec>
 80045f6:	18bb      	adds	r3, r7, r2
 80045f8:	781b      	ldrb	r3, [r3, #0]
 80045fa:	2b03      	cmp	r3, #3
 80045fc:	d000      	beq.n	8004600 <bme68x_get_data+0xec>
 80045fe:	e09c      	b.n	800473a <bme68x_get_data+0x226>
        {
            /* Read the 3 fields and count the number of new data fields */
            rslt = read_all_field_data(field_ptr, dev);
 8004600:	2367      	movs	r3, #103	@ 0x67
 8004602:	18fc      	adds	r4, r7, r3
 8004604:	683a      	ldr	r2, [r7, #0]
 8004606:	2358      	movs	r3, #88	@ 0x58
 8004608:	18fb      	adds	r3, r7, r3
 800460a:	0011      	movs	r1, r2
 800460c:	0018      	movs	r0, r3
 800460e:	f000 ffb9 	bl	8005584 <read_all_field_data>
 8004612:	0003      	movs	r3, r0
 8004614:	7023      	strb	r3, [r4, #0]

            new_fields = 0;
 8004616:	2364      	movs	r3, #100	@ 0x64
 8004618:	18fb      	adds	r3, r7, r3
 800461a:	2200      	movs	r2, #0
 800461c:	701a      	strb	r2, [r3, #0]
            for (i = 0; (i < 3) && (rslt == BME68X_OK); i++)
 800461e:	2366      	movs	r3, #102	@ 0x66
 8004620:	18fb      	adds	r3, r7, r3
 8004622:	2200      	movs	r2, #0
 8004624:	701a      	strb	r2, [r3, #0]
 8004626:	e016      	b.n	8004656 <bme68x_get_data+0x142>
            {
                if (field_ptr[i]->status & BME68X_NEW_DATA_MSK)
 8004628:	2366      	movs	r3, #102	@ 0x66
 800462a:	18fb      	adds	r3, r7, r3
 800462c:	781a      	ldrb	r2, [r3, #0]
 800462e:	2358      	movs	r3, #88	@ 0x58
 8004630:	18fb      	adds	r3, r7, r3
 8004632:	0092      	lsls	r2, r2, #2
 8004634:	58d3      	ldr	r3, [r2, r3]
 8004636:	781b      	ldrb	r3, [r3, #0]
 8004638:	b25b      	sxtb	r3, r3
 800463a:	2b00      	cmp	r3, #0
 800463c:	da05      	bge.n	800464a <bme68x_get_data+0x136>
                {
                    new_fields++;
 800463e:	2164      	movs	r1, #100	@ 0x64
 8004640:	187b      	adds	r3, r7, r1
 8004642:	781a      	ldrb	r2, [r3, #0]
 8004644:	187b      	adds	r3, r7, r1
 8004646:	3201      	adds	r2, #1
 8004648:	701a      	strb	r2, [r3, #0]
            for (i = 0; (i < 3) && (rslt == BME68X_OK); i++)
 800464a:	2166      	movs	r1, #102	@ 0x66
 800464c:	187b      	adds	r3, r7, r1
 800464e:	781a      	ldrb	r2, [r3, #0]
 8004650:	187b      	adds	r3, r7, r1
 8004652:	3201      	adds	r2, #1
 8004654:	701a      	strb	r2, [r3, #0]
 8004656:	2366      	movs	r3, #102	@ 0x66
 8004658:	18fb      	adds	r3, r7, r3
 800465a:	781b      	ldrb	r3, [r3, #0]
 800465c:	2b02      	cmp	r3, #2
 800465e:	d805      	bhi.n	800466c <bme68x_get_data+0x158>
 8004660:	2367      	movs	r3, #103	@ 0x67
 8004662:	18fb      	adds	r3, r7, r3
 8004664:	781b      	ldrb	r3, [r3, #0]
 8004666:	b25b      	sxtb	r3, r3
 8004668:	2b00      	cmp	r3, #0
 800466a:	d0dd      	beq.n	8004628 <bme68x_get_data+0x114>
                }
            }

            /* Sort the sensor data in parallel & sequential modes*/
            for (i = 0; (i < 2) && (rslt == BME68X_OK); i++)
 800466c:	2366      	movs	r3, #102	@ 0x66
 800466e:	18fb      	adds	r3, r7, r3
 8004670:	2200      	movs	r2, #0
 8004672:	701a      	strb	r2, [r3, #0]
 8004674:	e022      	b.n	80046bc <bme68x_get_data+0x1a8>
            {
                for (j = i + 1; j < 3; j++)
 8004676:	2365      	movs	r3, #101	@ 0x65
 8004678:	18fb      	adds	r3, r7, r3
 800467a:	2266      	movs	r2, #102	@ 0x66
 800467c:	18ba      	adds	r2, r7, r2
 800467e:	7812      	ldrb	r2, [r2, #0]
 8004680:	3201      	adds	r2, #1
 8004682:	701a      	strb	r2, [r3, #0]
 8004684:	e00f      	b.n	80046a6 <bme68x_get_data+0x192>
                {
                    sort_sensor_data(i, j, field_ptr);
 8004686:	2358      	movs	r3, #88	@ 0x58
 8004688:	18fa      	adds	r2, r7, r3
 800468a:	2465      	movs	r4, #101	@ 0x65
 800468c:	193b      	adds	r3, r7, r4
 800468e:	7819      	ldrb	r1, [r3, #0]
 8004690:	2366      	movs	r3, #102	@ 0x66
 8004692:	18fb      	adds	r3, r7, r3
 8004694:	781b      	ldrb	r3, [r3, #0]
 8004696:	0018      	movs	r0, r3
 8004698:	f001 fc62 	bl	8005f60 <sort_sensor_data>
                for (j = i + 1; j < 3; j++)
 800469c:	193b      	adds	r3, r7, r4
 800469e:	781a      	ldrb	r2, [r3, #0]
 80046a0:	193b      	adds	r3, r7, r4
 80046a2:	3201      	adds	r2, #1
 80046a4:	701a      	strb	r2, [r3, #0]
 80046a6:	2365      	movs	r3, #101	@ 0x65
 80046a8:	18fb      	adds	r3, r7, r3
 80046aa:	781b      	ldrb	r3, [r3, #0]
 80046ac:	2b02      	cmp	r3, #2
 80046ae:	d9ea      	bls.n	8004686 <bme68x_get_data+0x172>
            for (i = 0; (i < 2) && (rslt == BME68X_OK); i++)
 80046b0:	2166      	movs	r1, #102	@ 0x66
 80046b2:	187b      	adds	r3, r7, r1
 80046b4:	781a      	ldrb	r2, [r3, #0]
 80046b6:	187b      	adds	r3, r7, r1
 80046b8:	3201      	adds	r2, #1
 80046ba:	701a      	strb	r2, [r3, #0]
 80046bc:	2366      	movs	r3, #102	@ 0x66
 80046be:	18fb      	adds	r3, r7, r3
 80046c0:	781b      	ldrb	r3, [r3, #0]
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d805      	bhi.n	80046d2 <bme68x_get_data+0x1be>
 80046c6:	2367      	movs	r3, #103	@ 0x67
 80046c8:	18fb      	adds	r3, r7, r3
 80046ca:	781b      	ldrb	r3, [r3, #0]
 80046cc:	b25b      	sxtb	r3, r3
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d0d1      	beq.n	8004676 <bme68x_get_data+0x162>
                }
            }

            /* Copy the sorted data */
            for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 80046d2:	2366      	movs	r3, #102	@ 0x66
 80046d4:	18fb      	adds	r3, r7, r3
 80046d6:	2200      	movs	r2, #0
 80046d8:	701a      	strb	r2, [r3, #0]
 80046da:	e019      	b.n	8004710 <bme68x_get_data+0x1fc>
            {
                data[i] = *field_ptr[i];
 80046dc:	2566      	movs	r5, #102	@ 0x66
 80046de:	197b      	adds	r3, r7, r5
 80046e0:	781a      	ldrb	r2, [r3, #0]
 80046e2:	2358      	movs	r3, #88	@ 0x58
 80046e4:	18fb      	adds	r3, r7, r3
 80046e6:	0092      	lsls	r2, r2, #2
 80046e8:	58d1      	ldr	r1, [r2, r3]
 80046ea:	197b      	adds	r3, r7, r5
 80046ec:	781a      	ldrb	r2, [r3, #0]
 80046ee:	0013      	movs	r3, r2
 80046f0:	005b      	lsls	r3, r3, #1
 80046f2:	189b      	adds	r3, r3, r2
 80046f4:	00db      	lsls	r3, r3, #3
 80046f6:	001a      	movs	r2, r3
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	189b      	adds	r3, r3, r2
 80046fc:	000a      	movs	r2, r1
 80046fe:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004700:	c313      	stmia	r3!, {r0, r1, r4}
 8004702:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004704:	c313      	stmia	r3!, {r0, r1, r4}
            for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 8004706:	197b      	adds	r3, r7, r5
 8004708:	781a      	ldrb	r2, [r3, #0]
 800470a:	197b      	adds	r3, r7, r5
 800470c:	3201      	adds	r2, #1
 800470e:	701a      	strb	r2, [r3, #0]
 8004710:	2366      	movs	r3, #102	@ 0x66
 8004712:	18fb      	adds	r3, r7, r3
 8004714:	781b      	ldrb	r3, [r3, #0]
 8004716:	2b02      	cmp	r3, #2
 8004718:	d805      	bhi.n	8004726 <bme68x_get_data+0x212>
 800471a:	2367      	movs	r3, #103	@ 0x67
 800471c:	18fb      	adds	r3, r7, r3
 800471e:	781b      	ldrb	r3, [r3, #0]
 8004720:	b25b      	sxtb	r3, r3
 8004722:	2b00      	cmp	r3, #0
 8004724:	d0da      	beq.n	80046dc <bme68x_get_data+0x1c8>
            }

            if (new_fields == 0)
 8004726:	2364      	movs	r3, #100	@ 0x64
 8004728:	18fb      	adds	r3, r7, r3
 800472a:	781b      	ldrb	r3, [r3, #0]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d108      	bne.n	8004742 <bme68x_get_data+0x22e>
            {
                rslt = BME68X_W_NO_NEW_DATA;
 8004730:	2367      	movs	r3, #103	@ 0x67
 8004732:	18fb      	adds	r3, r7, r3
 8004734:	2202      	movs	r2, #2
 8004736:	701a      	strb	r2, [r3, #0]
            if (new_fields == 0)
 8004738:	e003      	b.n	8004742 <bme68x_get_data+0x22e>
            }
        }
        else
        {
            rslt = BME68X_W_DEFINE_OP_MODE;
 800473a:	2367      	movs	r3, #103	@ 0x67
 800473c:	18fb      	adds	r3, r7, r3
 800473e:	2201      	movs	r2, #1
 8004740:	701a      	strb	r2, [r3, #0]
        }

        if (n_data == NULL)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d104      	bne.n	8004752 <bme68x_get_data+0x23e>
        {
            rslt = BME68X_E_NULL_PTR;
 8004748:	2367      	movs	r3, #103	@ 0x67
 800474a:	18fb      	adds	r3, r7, r3
 800474c:	22ff      	movs	r2, #255	@ 0xff
 800474e:	701a      	strb	r2, [r3, #0]
        if (n_data == NULL)
 8004750:	e009      	b.n	8004766 <bme68x_get_data+0x252>
        }
        else
        {
            *n_data = new_fields;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2264      	movs	r2, #100	@ 0x64
 8004756:	18ba      	adds	r2, r7, r2
 8004758:	7812      	ldrb	r2, [r2, #0]
 800475a:	701a      	strb	r2, [r3, #0]
        if (n_data == NULL)
 800475c:	e003      	b.n	8004766 <bme68x_get_data+0x252>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 800475e:	2367      	movs	r3, #103	@ 0x67
 8004760:	18fb      	adds	r3, r7, r3
 8004762:	22ff      	movs	r2, #255	@ 0xff
 8004764:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8004766:	2367      	movs	r3, #103	@ 0x67
 8004768:	18fb      	adds	r3, r7, r3
 800476a:	781b      	ldrb	r3, [r3, #0]
 800476c:	b25b      	sxtb	r3, r3
}
 800476e:	0018      	movs	r0, r3
 8004770:	46bd      	mov	sp, r7
 8004772:	b01b      	add	sp, #108	@ 0x6c
 8004774:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004778 <bme68x_set_heatr_conf>:

/*
 * @brief This API is used to set the gas configuration of the sensor.
 */
int8_t bme68x_set_heatr_conf(uint8_t op_mode, const struct bme68x_heatr_conf *conf, struct bme68x_dev *dev)
{
 8004778:	b5f0      	push	{r4, r5, r6, r7, lr}
 800477a:	b089      	sub	sp, #36	@ 0x24
 800477c:	af00      	add	r7, sp, #0
 800477e:	60b9      	str	r1, [r7, #8]
 8004780:	607a      	str	r2, [r7, #4]
 8004782:	260f      	movs	r6, #15
 8004784:	19bb      	adds	r3, r7, r6
 8004786:	1c02      	adds	r2, r0, #0
 8004788:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t nb_conv = 0;
 800478a:	231c      	movs	r3, #28
 800478c:	18fb      	adds	r3, r7, r3
 800478e:	2200      	movs	r2, #0
 8004790:	701a      	strb	r2, [r3, #0]
    uint8_t hctrl, run_gas = 0;
 8004792:	221d      	movs	r2, #29
 8004794:	18bb      	adds	r3, r7, r2
 8004796:	2200      	movs	r2, #0
 8004798:	701a      	strb	r2, [r3, #0]
    uint8_t ctrl_gas_data[2];
    uint8_t ctrl_gas_addr[2] = { BME68X_REG_CTRL_GAS_0, BME68X_REG_CTRL_GAS_1 };
 800479a:	2214      	movs	r2, #20
 800479c:	18bb      	adds	r3, r7, r2
 800479e:	4a53      	ldr	r2, [pc, #332]	@ (80048ec <bme68x_set_heatr_conf+0x174>)
 80047a0:	801a      	strh	r2, [r3, #0]

    if (conf != NULL)
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d100      	bne.n	80047aa <bme68x_set_heatr_conf+0x32>
 80047a8:	e094      	b.n	80048d4 <bme68x_set_heatr_conf+0x15c>
    {
        rslt = bme68x_set_op_mode(BME68X_SLEEP_MODE, dev);
 80047aa:	251f      	movs	r5, #31
 80047ac:	197c      	adds	r4, r7, r5
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	0019      	movs	r1, r3
 80047b2:	2000      	movs	r0, #0
 80047b4:	f7ff fd82 	bl	80042bc <bme68x_set_op_mode>
 80047b8:	0003      	movs	r3, r0
 80047ba:	7023      	strb	r3, [r4, #0]
        if (rslt == BME68X_OK)
 80047bc:	197b      	adds	r3, r7, r5
 80047be:	781b      	ldrb	r3, [r3, #0]
 80047c0:	b25b      	sxtb	r3, r3
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d10b      	bne.n	80047de <bme68x_set_heatr_conf+0x66>
        {
            rslt = set_conf(conf, op_mode, &nb_conv, dev);
 80047c6:	197c      	adds	r4, r7, r5
 80047c8:	687d      	ldr	r5, [r7, #4]
 80047ca:	231c      	movs	r3, #28
 80047cc:	18fa      	adds	r2, r7, r3
 80047ce:	19bb      	adds	r3, r7, r6
 80047d0:	7819      	ldrb	r1, [r3, #0]
 80047d2:	68b8      	ldr	r0, [r7, #8]
 80047d4:	002b      	movs	r3, r5
 80047d6:	f001 f9f9 	bl	8005bcc <set_conf>
 80047da:	0003      	movs	r3, r0
 80047dc:	7023      	strb	r3, [r4, #0]
        }

        if (rslt == BME68X_OK)
 80047de:	251f      	movs	r5, #31
 80047e0:	197b      	adds	r3, r7, r5
 80047e2:	781b      	ldrb	r3, [r3, #0]
 80047e4:	b25b      	sxtb	r3, r3
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d000      	beq.n	80047ec <bme68x_set_heatr_conf+0x74>
 80047ea:	e077      	b.n	80048dc <bme68x_set_heatr_conf+0x164>
        {
            rslt = bme68x_get_regs(BME68X_REG_CTRL_GAS_0, ctrl_gas_data, 2, dev);
 80047ec:	197c      	adds	r4, r7, r5
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2218      	movs	r2, #24
 80047f2:	18b9      	adds	r1, r7, r2
 80047f4:	2202      	movs	r2, #2
 80047f6:	2070      	movs	r0, #112	@ 0x70
 80047f8:	f7ff fb5e 	bl	8003eb8 <bme68x_get_regs>
 80047fc:	0003      	movs	r3, r0
 80047fe:	7023      	strb	r3, [r4, #0]
            if (rslt == BME68X_OK)
 8004800:	197b      	adds	r3, r7, r5
 8004802:	781b      	ldrb	r3, [r3, #0]
 8004804:	b25b      	sxtb	r3, r3
 8004806:	2b00      	cmp	r3, #0
 8004808:	d168      	bne.n	80048dc <bme68x_set_heatr_conf+0x164>
            {
                if (conf->enable == BME68X_ENABLE)
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	781b      	ldrb	r3, [r3, #0]
 800480e:	2b01      	cmp	r3, #1
 8004810:	d111      	bne.n	8004836 <bme68x_set_heatr_conf+0xbe>
                {
                    hctrl = BME68X_ENABLE_HEATER;
 8004812:	231e      	movs	r3, #30
 8004814:	18fb      	adds	r3, r7, r3
 8004816:	2200      	movs	r2, #0
 8004818:	701a      	strb	r2, [r3, #0]
                    if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	2b01      	cmp	r3, #1
 8004820:	d104      	bne.n	800482c <bme68x_set_heatr_conf+0xb4>
                    {
                        run_gas = BME68X_ENABLE_GAS_MEAS_H;
 8004822:	231d      	movs	r3, #29
 8004824:	18fb      	adds	r3, r7, r3
 8004826:	2202      	movs	r2, #2
 8004828:	701a      	strb	r2, [r3, #0]
 800482a:	e00c      	b.n	8004846 <bme68x_set_heatr_conf+0xce>
                    }
                    else
                    {
                        run_gas = BME68X_ENABLE_GAS_MEAS_L;
 800482c:	231d      	movs	r3, #29
 800482e:	18fb      	adds	r3, r7, r3
 8004830:	2201      	movs	r2, #1
 8004832:	701a      	strb	r2, [r3, #0]
 8004834:	e007      	b.n	8004846 <bme68x_set_heatr_conf+0xce>
                    }
                }
                else
                {
                    hctrl = BME68X_DISABLE_HEATER;
 8004836:	231e      	movs	r3, #30
 8004838:	18fb      	adds	r3, r7, r3
 800483a:	2201      	movs	r2, #1
 800483c:	701a      	strb	r2, [r3, #0]
                    run_gas = BME68X_DISABLE_GAS_MEAS;
 800483e:	231d      	movs	r3, #29
 8004840:	18fb      	adds	r3, r7, r3
 8004842:	2200      	movs	r2, #0
 8004844:	701a      	strb	r2, [r3, #0]
                }

                ctrl_gas_data[0] = BME68X_SET_BITS(ctrl_gas_data[0], BME68X_HCTRL, hctrl);
 8004846:	2018      	movs	r0, #24
 8004848:	183b      	adds	r3, r7, r0
 800484a:	781b      	ldrb	r3, [r3, #0]
 800484c:	b25b      	sxtb	r3, r3
 800484e:	2208      	movs	r2, #8
 8004850:	4393      	bics	r3, r2
 8004852:	b25a      	sxtb	r2, r3
 8004854:	231e      	movs	r3, #30
 8004856:	18fb      	adds	r3, r7, r3
 8004858:	781b      	ldrb	r3, [r3, #0]
 800485a:	b25b      	sxtb	r3, r3
 800485c:	00db      	lsls	r3, r3, #3
 800485e:	b25b      	sxtb	r3, r3
 8004860:	2108      	movs	r1, #8
 8004862:	400b      	ands	r3, r1
 8004864:	b25b      	sxtb	r3, r3
 8004866:	4313      	orrs	r3, r2
 8004868:	b25b      	sxtb	r3, r3
 800486a:	b2da      	uxtb	r2, r3
 800486c:	183b      	adds	r3, r7, r0
 800486e:	701a      	strb	r2, [r3, #0]
                ctrl_gas_data[1] = BME68X_SET_BITS_POS_0(ctrl_gas_data[1], BME68X_NBCONV, nb_conv);
 8004870:	183b      	adds	r3, r7, r0
 8004872:	785b      	ldrb	r3, [r3, #1]
 8004874:	b25b      	sxtb	r3, r3
 8004876:	220f      	movs	r2, #15
 8004878:	4393      	bics	r3, r2
 800487a:	b25a      	sxtb	r2, r3
 800487c:	231c      	movs	r3, #28
 800487e:	18fb      	adds	r3, r7, r3
 8004880:	781b      	ldrb	r3, [r3, #0]
 8004882:	b25b      	sxtb	r3, r3
 8004884:	210f      	movs	r1, #15
 8004886:	400b      	ands	r3, r1
 8004888:	b25b      	sxtb	r3, r3
 800488a:	4313      	orrs	r3, r2
 800488c:	b25b      	sxtb	r3, r3
 800488e:	b2da      	uxtb	r2, r3
 8004890:	183b      	adds	r3, r7, r0
 8004892:	705a      	strb	r2, [r3, #1]
                ctrl_gas_data[1] = BME68X_SET_BITS(ctrl_gas_data[1], BME68X_RUN_GAS, run_gas);
 8004894:	183b      	adds	r3, r7, r0
 8004896:	785b      	ldrb	r3, [r3, #1]
 8004898:	b25b      	sxtb	r3, r3
 800489a:	2230      	movs	r2, #48	@ 0x30
 800489c:	4393      	bics	r3, r2
 800489e:	b25a      	sxtb	r2, r3
 80048a0:	231d      	movs	r3, #29
 80048a2:	18fb      	adds	r3, r7, r3
 80048a4:	781b      	ldrb	r3, [r3, #0]
 80048a6:	b25b      	sxtb	r3, r3
 80048a8:	011b      	lsls	r3, r3, #4
 80048aa:	b25b      	sxtb	r3, r3
 80048ac:	2130      	movs	r1, #48	@ 0x30
 80048ae:	400b      	ands	r3, r1
 80048b0:	b25b      	sxtb	r3, r3
 80048b2:	4313      	orrs	r3, r2
 80048b4:	b25b      	sxtb	r3, r3
 80048b6:	b2da      	uxtb	r2, r3
 80048b8:	183b      	adds	r3, r7, r0
 80048ba:	705a      	strb	r2, [r3, #1]
                rslt = bme68x_set_regs(ctrl_gas_addr, ctrl_gas_data, 2, dev);
 80048bc:	231f      	movs	r3, #31
 80048be:	18fc      	adds	r4, r7, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	1839      	adds	r1, r7, r0
 80048c4:	2214      	movs	r2, #20
 80048c6:	18b8      	adds	r0, r7, r2
 80048c8:	2202      	movs	r2, #2
 80048ca:	f7ff fa48 	bl	8003d5e <bme68x_set_regs>
 80048ce:	0003      	movs	r3, r0
 80048d0:	7023      	strb	r3, [r4, #0]
 80048d2:	e003      	b.n	80048dc <bme68x_set_heatr_conf+0x164>
            }
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 80048d4:	231f      	movs	r3, #31
 80048d6:	18fb      	adds	r3, r7, r3
 80048d8:	22ff      	movs	r2, #255	@ 0xff
 80048da:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 80048dc:	231f      	movs	r3, #31
 80048de:	18fb      	adds	r3, r7, r3
 80048e0:	781b      	ldrb	r3, [r3, #0]
 80048e2:	b25b      	sxtb	r3, r3
}
 80048e4:	0018      	movs	r0, r3
 80048e6:	46bd      	mov	sp, r7
 80048e8:	b009      	add	sp, #36	@ 0x24
 80048ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048ec:	00007170 	.word	0x00007170

080048f0 <calc_temperature>:

#else

/* @brief This internal API is used to calculate the temperature value. */
static float calc_temperature(uint32_t temp_adc, struct bme68x_dev *dev)
{
 80048f0:	b5b0      	push	{r4, r5, r7, lr}
 80048f2:	b086      	sub	sp, #24
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
 80048f8:	6039      	str	r1, [r7, #0]
    float var1;
    float var2;
    float calc_temp;

    /* calculate var1 data */
    var1 = ((((float)temp_adc / 16384.0f) - ((float)dev->calib.par_t1 / 1024.0f)) * ((float)dev->calib.par_t2));
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f7fc ff76 	bl	80017ec <__aeabi_ui2f>
 8004900:	1c03      	adds	r3, r0, #0
 8004902:	218d      	movs	r1, #141	@ 0x8d
 8004904:	05c9      	lsls	r1, r1, #23
 8004906:	1c18      	adds	r0, r3, #0
 8004908:	f7fc f974 	bl	8000bf4 <__aeabi_fdiv>
 800490c:	1c03      	adds	r3, r0, #0
 800490e:	1c1c      	adds	r4, r3, #0
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	8bdb      	ldrh	r3, [r3, #30]
 8004914:	0018      	movs	r0, r3
 8004916:	f7fc ff69 	bl	80017ec <__aeabi_ui2f>
 800491a:	1c03      	adds	r3, r0, #0
 800491c:	2189      	movs	r1, #137	@ 0x89
 800491e:	05c9      	lsls	r1, r1, #23
 8004920:	1c18      	adds	r0, r3, #0
 8004922:	f7fc f967 	bl	8000bf4 <__aeabi_fdiv>
 8004926:	1c03      	adds	r3, r0, #0
 8004928:	1c19      	adds	r1, r3, #0
 800492a:	1c20      	adds	r0, r4, #0
 800492c:	f7fc fc8a 	bl	8001244 <__aeabi_fsub>
 8004930:	1c03      	adds	r3, r0, #0
 8004932:	1c1c      	adds	r4, r3, #0
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	2220      	movs	r2, #32
 8004938:	5e9b      	ldrsh	r3, [r3, r2]
 800493a:	0018      	movs	r0, r3
 800493c:	f7fc ff06 	bl	800174c <__aeabi_i2f>
 8004940:	1c03      	adds	r3, r0, #0
 8004942:	1c19      	adds	r1, r3, #0
 8004944:	1c20      	adds	r0, r4, #0
 8004946:	f7fc fb23 	bl	8000f90 <__aeabi_fmul>
 800494a:	1c03      	adds	r3, r0, #0
 800494c:	617b      	str	r3, [r7, #20]

    /* calculate var2 data */
    var2 =
        (((((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f)) *
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f7fc ff4c 	bl	80017ec <__aeabi_ui2f>
 8004954:	1c03      	adds	r3, r0, #0
 8004956:	2190      	movs	r1, #144	@ 0x90
 8004958:	05c9      	lsls	r1, r1, #23
 800495a:	1c18      	adds	r0, r3, #0
 800495c:	f7fc f94a 	bl	8000bf4 <__aeabi_fdiv>
 8004960:	1c03      	adds	r3, r0, #0
 8004962:	1c1c      	adds	r4, r3, #0
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	8bdb      	ldrh	r3, [r3, #30]
 8004968:	0018      	movs	r0, r3
 800496a:	f7fc ff3f 	bl	80017ec <__aeabi_ui2f>
 800496e:	1c03      	adds	r3, r0, #0
 8004970:	218c      	movs	r1, #140	@ 0x8c
 8004972:	05c9      	lsls	r1, r1, #23
 8004974:	1c18      	adds	r0, r3, #0
 8004976:	f7fc f93d 	bl	8000bf4 <__aeabi_fdiv>
 800497a:	1c03      	adds	r3, r0, #0
 800497c:	1c19      	adds	r1, r3, #0
 800497e:	1c20      	adds	r0, r4, #0
 8004980:	f7fc fc60 	bl	8001244 <__aeabi_fsub>
 8004984:	1c03      	adds	r3, r0, #0
 8004986:	1c1c      	adds	r4, r3, #0
          (((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f))) * ((float)dev->calib.par_t3 * 16.0f));
 8004988:	6878      	ldr	r0, [r7, #4]
 800498a:	f7fc ff2f 	bl	80017ec <__aeabi_ui2f>
 800498e:	1c03      	adds	r3, r0, #0
 8004990:	2190      	movs	r1, #144	@ 0x90
 8004992:	05c9      	lsls	r1, r1, #23
 8004994:	1c18      	adds	r0, r3, #0
 8004996:	f7fc f92d 	bl	8000bf4 <__aeabi_fdiv>
 800499a:	1c03      	adds	r3, r0, #0
 800499c:	1c1d      	adds	r5, r3, #0
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	8bdb      	ldrh	r3, [r3, #30]
 80049a2:	0018      	movs	r0, r3
 80049a4:	f7fc ff22 	bl	80017ec <__aeabi_ui2f>
 80049a8:	1c03      	adds	r3, r0, #0
 80049aa:	218c      	movs	r1, #140	@ 0x8c
 80049ac:	05c9      	lsls	r1, r1, #23
 80049ae:	1c18      	adds	r0, r3, #0
 80049b0:	f7fc f920 	bl	8000bf4 <__aeabi_fdiv>
 80049b4:	1c03      	adds	r3, r0, #0
 80049b6:	1c19      	adds	r1, r3, #0
 80049b8:	1c28      	adds	r0, r5, #0
 80049ba:	f7fc fc43 	bl	8001244 <__aeabi_fsub>
 80049be:	1c03      	adds	r3, r0, #0
        (((((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f)) *
 80049c0:	1c19      	adds	r1, r3, #0
 80049c2:	1c20      	adds	r0, r4, #0
 80049c4:	f7fc fae4 	bl	8000f90 <__aeabi_fmul>
 80049c8:	1c03      	adds	r3, r0, #0
 80049ca:	1c1c      	adds	r4, r3, #0
          (((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f))) * ((float)dev->calib.par_t3 * 16.0f));
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	2222      	movs	r2, #34	@ 0x22
 80049d0:	569b      	ldrsb	r3, [r3, r2]
 80049d2:	0018      	movs	r0, r3
 80049d4:	f7fc feba 	bl	800174c <__aeabi_i2f>
 80049d8:	1c03      	adds	r3, r0, #0
 80049da:	2183      	movs	r1, #131	@ 0x83
 80049dc:	05c9      	lsls	r1, r1, #23
 80049de:	1c18      	adds	r0, r3, #0
 80049e0:	f7fc fad6 	bl	8000f90 <__aeabi_fmul>
 80049e4:	1c03      	adds	r3, r0, #0
    var2 =
 80049e6:	1c19      	adds	r1, r3, #0
 80049e8:	1c20      	adds	r0, r4, #0
 80049ea:	f7fc fad1 	bl	8000f90 <__aeabi_fmul>
 80049ee:	1c03      	adds	r3, r0, #0
 80049f0:	613b      	str	r3, [r7, #16]

    /* t_fine value*/
    dev->calib.t_fine = (var1 + var2);
 80049f2:	6939      	ldr	r1, [r7, #16]
 80049f4:	6978      	ldr	r0, [r7, #20]
 80049f6:	f7fb ff0b 	bl	8000810 <__aeabi_fadd>
 80049fa:	1c03      	adds	r3, r0, #0
 80049fc:	1c1a      	adds	r2, r3, #0
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	639a      	str	r2, [r3, #56]	@ 0x38

    /* compensated temperature data*/
    calc_temp = ((dev->calib.t_fine) / 5120.0f);
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a06:	4905      	ldr	r1, [pc, #20]	@ (8004a1c <calc_temperature+0x12c>)
 8004a08:	1c18      	adds	r0, r3, #0
 8004a0a:	f7fc f8f3 	bl	8000bf4 <__aeabi_fdiv>
 8004a0e:	1c03      	adds	r3, r0, #0
 8004a10:	60fb      	str	r3, [r7, #12]

    return calc_temp;
 8004a12:	68fb      	ldr	r3, [r7, #12]
}
 8004a14:	1c18      	adds	r0, r3, #0
 8004a16:	46bd      	mov	sp, r7
 8004a18:	b006      	add	sp, #24
 8004a1a:	bdb0      	pop	{r4, r5, r7, pc}
 8004a1c:	45a00000 	.word	0x45a00000

08004a20 <calc_pressure>:

/* @brief This internal API is used to calculate the pressure value. */
static float calc_pressure(uint32_t pres_adc, const struct bme68x_dev *dev)
{
 8004a20:	b590      	push	{r4, r7, lr}
 8004a22:	b087      	sub	sp, #28
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	6039      	str	r1, [r7, #0]
    float var1;
    float var2;
    float var3;
    float calc_pres;

    var1 = (((float)dev->calib.t_fine / 2.0f) - 64000.0f);
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a2e:	2180      	movs	r1, #128	@ 0x80
 8004a30:	05c9      	lsls	r1, r1, #23
 8004a32:	1c18      	adds	r0, r3, #0
 8004a34:	f7fc f8de 	bl	8000bf4 <__aeabi_fdiv>
 8004a38:	1c03      	adds	r3, r0, #0
 8004a3a:	49a7      	ldr	r1, [pc, #668]	@ (8004cd8 <calc_pressure+0x2b8>)
 8004a3c:	1c18      	adds	r0, r3, #0
 8004a3e:	f7fc fc01 	bl	8001244 <__aeabi_fsub>
 8004a42:	1c03      	adds	r3, r0, #0
 8004a44:	613b      	str	r3, [r7, #16]
    var2 = var1 * var1 * (((float)dev->calib.par_p6) / (131072.0f));
 8004a46:	6939      	ldr	r1, [r7, #16]
 8004a48:	6938      	ldr	r0, [r7, #16]
 8004a4a:	f7fc faa1 	bl	8000f90 <__aeabi_fmul>
 8004a4e:	1c03      	adds	r3, r0, #0
 8004a50:	1c1c      	adds	r4, r3, #0
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	222e      	movs	r2, #46	@ 0x2e
 8004a56:	569b      	ldrsb	r3, [r3, r2]
 8004a58:	0018      	movs	r0, r3
 8004a5a:	f7fc fe77 	bl	800174c <__aeabi_i2f>
 8004a5e:	1c03      	adds	r3, r0, #0
 8004a60:	2190      	movs	r1, #144	@ 0x90
 8004a62:	05c9      	lsls	r1, r1, #23
 8004a64:	1c18      	adds	r0, r3, #0
 8004a66:	f7fc f8c5 	bl	8000bf4 <__aeabi_fdiv>
 8004a6a:	1c03      	adds	r3, r0, #0
 8004a6c:	1c19      	adds	r1, r3, #0
 8004a6e:	1c20      	adds	r0, r4, #0
 8004a70:	f7fc fa8e 	bl	8000f90 <__aeabi_fmul>
 8004a74:	1c03      	adds	r3, r0, #0
 8004a76:	60fb      	str	r3, [r7, #12]
    var2 = var2 + (var1 * ((float)dev->calib.par_p5) * 2.0f);
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	222c      	movs	r2, #44	@ 0x2c
 8004a7c:	5e9b      	ldrsh	r3, [r3, r2]
 8004a7e:	0018      	movs	r0, r3
 8004a80:	f7fc fe64 	bl	800174c <__aeabi_i2f>
 8004a84:	1c03      	adds	r3, r0, #0
 8004a86:	6939      	ldr	r1, [r7, #16]
 8004a88:	1c18      	adds	r0, r3, #0
 8004a8a:	f7fc fa81 	bl	8000f90 <__aeabi_fmul>
 8004a8e:	1c03      	adds	r3, r0, #0
 8004a90:	1c19      	adds	r1, r3, #0
 8004a92:	1c18      	adds	r0, r3, #0
 8004a94:	f7fb febc 	bl	8000810 <__aeabi_fadd>
 8004a98:	1c03      	adds	r3, r0, #0
 8004a9a:	1c19      	adds	r1, r3, #0
 8004a9c:	68f8      	ldr	r0, [r7, #12]
 8004a9e:	f7fb feb7 	bl	8000810 <__aeabi_fadd>
 8004aa2:	1c03      	adds	r3, r0, #0
 8004aa4:	60fb      	str	r3, [r7, #12]
    var2 = (var2 / 4.0f) + (((float)dev->calib.par_p4) * 65536.0f);
 8004aa6:	2181      	movs	r1, #129	@ 0x81
 8004aa8:	05c9      	lsls	r1, r1, #23
 8004aaa:	68f8      	ldr	r0, [r7, #12]
 8004aac:	f7fc f8a2 	bl	8000bf4 <__aeabi_fdiv>
 8004ab0:	1c03      	adds	r3, r0, #0
 8004ab2:	1c1c      	adds	r4, r3, #0
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	222a      	movs	r2, #42	@ 0x2a
 8004ab8:	5e9b      	ldrsh	r3, [r3, r2]
 8004aba:	0018      	movs	r0, r3
 8004abc:	f7fc fe46 	bl	800174c <__aeabi_i2f>
 8004ac0:	1c03      	adds	r3, r0, #0
 8004ac2:	218f      	movs	r1, #143	@ 0x8f
 8004ac4:	05c9      	lsls	r1, r1, #23
 8004ac6:	1c18      	adds	r0, r3, #0
 8004ac8:	f7fc fa62 	bl	8000f90 <__aeabi_fmul>
 8004acc:	1c03      	adds	r3, r0, #0
 8004ace:	1c19      	adds	r1, r3, #0
 8004ad0:	1c20      	adds	r0, r4, #0
 8004ad2:	f7fb fe9d 	bl	8000810 <__aeabi_fadd>
 8004ad6:	1c03      	adds	r3, r0, #0
 8004ad8:	60fb      	str	r3, [r7, #12]
    var1 = (((((float)dev->calib.par_p3 * var1 * var1) / 16384.0f) + ((float)dev->calib.par_p2 * var1)) / 524288.0f);
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	2228      	movs	r2, #40	@ 0x28
 8004ade:	569b      	ldrsb	r3, [r3, r2]
 8004ae0:	0018      	movs	r0, r3
 8004ae2:	f7fc fe33 	bl	800174c <__aeabi_i2f>
 8004ae6:	1c03      	adds	r3, r0, #0
 8004ae8:	6939      	ldr	r1, [r7, #16]
 8004aea:	1c18      	adds	r0, r3, #0
 8004aec:	f7fc fa50 	bl	8000f90 <__aeabi_fmul>
 8004af0:	1c03      	adds	r3, r0, #0
 8004af2:	6939      	ldr	r1, [r7, #16]
 8004af4:	1c18      	adds	r0, r3, #0
 8004af6:	f7fc fa4b 	bl	8000f90 <__aeabi_fmul>
 8004afa:	1c03      	adds	r3, r0, #0
 8004afc:	218d      	movs	r1, #141	@ 0x8d
 8004afe:	05c9      	lsls	r1, r1, #23
 8004b00:	1c18      	adds	r0, r3, #0
 8004b02:	f7fc f877 	bl	8000bf4 <__aeabi_fdiv>
 8004b06:	1c03      	adds	r3, r0, #0
 8004b08:	1c1c      	adds	r4, r3, #0
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	2226      	movs	r2, #38	@ 0x26
 8004b0e:	5e9b      	ldrsh	r3, [r3, r2]
 8004b10:	0018      	movs	r0, r3
 8004b12:	f7fc fe1b 	bl	800174c <__aeabi_i2f>
 8004b16:	1c03      	adds	r3, r0, #0
 8004b18:	6939      	ldr	r1, [r7, #16]
 8004b1a:	1c18      	adds	r0, r3, #0
 8004b1c:	f7fc fa38 	bl	8000f90 <__aeabi_fmul>
 8004b20:	1c03      	adds	r3, r0, #0
 8004b22:	1c19      	adds	r1, r3, #0
 8004b24:	1c20      	adds	r0, r4, #0
 8004b26:	f7fb fe73 	bl	8000810 <__aeabi_fadd>
 8004b2a:	1c03      	adds	r3, r0, #0
 8004b2c:	2192      	movs	r1, #146	@ 0x92
 8004b2e:	05c9      	lsls	r1, r1, #23
 8004b30:	1c18      	adds	r0, r3, #0
 8004b32:	f7fc f85f 	bl	8000bf4 <__aeabi_fdiv>
 8004b36:	1c03      	adds	r3, r0, #0
 8004b38:	613b      	str	r3, [r7, #16]
    var1 = ((1.0f + (var1 / 32768.0f)) * ((float)dev->calib.par_p1));
 8004b3a:	218e      	movs	r1, #142	@ 0x8e
 8004b3c:	05c9      	lsls	r1, r1, #23
 8004b3e:	6938      	ldr	r0, [r7, #16]
 8004b40:	f7fc f858 	bl	8000bf4 <__aeabi_fdiv>
 8004b44:	1c03      	adds	r3, r0, #0
 8004b46:	21fe      	movs	r1, #254	@ 0xfe
 8004b48:	0589      	lsls	r1, r1, #22
 8004b4a:	1c18      	adds	r0, r3, #0
 8004b4c:	f7fb fe60 	bl	8000810 <__aeabi_fadd>
 8004b50:	1c03      	adds	r3, r0, #0
 8004b52:	1c1c      	adds	r4, r3, #0
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004b58:	0018      	movs	r0, r3
 8004b5a:	f7fc fe47 	bl	80017ec <__aeabi_ui2f>
 8004b5e:	1c03      	adds	r3, r0, #0
 8004b60:	1c19      	adds	r1, r3, #0
 8004b62:	1c20      	adds	r0, r4, #0
 8004b64:	f7fc fa14 	bl	8000f90 <__aeabi_fmul>
 8004b68:	1c03      	adds	r3, r0, #0
 8004b6a:	613b      	str	r3, [r7, #16]
    calc_pres = (1048576.0f - ((float)pres_adc));
 8004b6c:	6878      	ldr	r0, [r7, #4]
 8004b6e:	f7fc fe3d 	bl	80017ec <__aeabi_ui2f>
 8004b72:	1c03      	adds	r3, r0, #0
 8004b74:	1c19      	adds	r1, r3, #0
 8004b76:	2093      	movs	r0, #147	@ 0x93
 8004b78:	05c0      	lsls	r0, r0, #23
 8004b7a:	f7fc fb63 	bl	8001244 <__aeabi_fsub>
 8004b7e:	1c03      	adds	r3, r0, #0
 8004b80:	617b      	str	r3, [r7, #20]

    /* Avoid exception caused by division by zero */
    if ((int)var1 != 0)
 8004b82:	6938      	ldr	r0, [r7, #16]
 8004b84:	f7fc fdc2 	bl	800170c <__aeabi_f2iz>
 8004b88:	1e03      	subs	r3, r0, #0
 8004b8a:	d100      	bne.n	8004b8e <calc_pressure+0x16e>
 8004b8c:	e09c      	b.n	8004cc8 <calc_pressure+0x2a8>
    {
        calc_pres = (((calc_pres - (var2 / 4096.0f)) * 6250.0f) / var1);
 8004b8e:	218b      	movs	r1, #139	@ 0x8b
 8004b90:	05c9      	lsls	r1, r1, #23
 8004b92:	68f8      	ldr	r0, [r7, #12]
 8004b94:	f7fc f82e 	bl	8000bf4 <__aeabi_fdiv>
 8004b98:	1c03      	adds	r3, r0, #0
 8004b9a:	1c19      	adds	r1, r3, #0
 8004b9c:	6978      	ldr	r0, [r7, #20]
 8004b9e:	f7fc fb51 	bl	8001244 <__aeabi_fsub>
 8004ba2:	1c03      	adds	r3, r0, #0
 8004ba4:	494d      	ldr	r1, [pc, #308]	@ (8004cdc <calc_pressure+0x2bc>)
 8004ba6:	1c18      	adds	r0, r3, #0
 8004ba8:	f7fc f9f2 	bl	8000f90 <__aeabi_fmul>
 8004bac:	1c03      	adds	r3, r0, #0
 8004bae:	6939      	ldr	r1, [r7, #16]
 8004bb0:	1c18      	adds	r0, r3, #0
 8004bb2:	f7fc f81f 	bl	8000bf4 <__aeabi_fdiv>
 8004bb6:	1c03      	adds	r3, r0, #0
 8004bb8:	617b      	str	r3, [r7, #20]
        var1 = (((float)dev->calib.par_p9) * calc_pres * calc_pres) / 2147483648.0f;
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	2232      	movs	r2, #50	@ 0x32
 8004bbe:	5e9b      	ldrsh	r3, [r3, r2]
 8004bc0:	0018      	movs	r0, r3
 8004bc2:	f7fc fdc3 	bl	800174c <__aeabi_i2f>
 8004bc6:	1c03      	adds	r3, r0, #0
 8004bc8:	6979      	ldr	r1, [r7, #20]
 8004bca:	1c18      	adds	r0, r3, #0
 8004bcc:	f7fc f9e0 	bl	8000f90 <__aeabi_fmul>
 8004bd0:	1c03      	adds	r3, r0, #0
 8004bd2:	6979      	ldr	r1, [r7, #20]
 8004bd4:	1c18      	adds	r0, r3, #0
 8004bd6:	f7fc f9db 	bl	8000f90 <__aeabi_fmul>
 8004bda:	1c03      	adds	r3, r0, #0
 8004bdc:	219e      	movs	r1, #158	@ 0x9e
 8004bde:	05c9      	lsls	r1, r1, #23
 8004be0:	1c18      	adds	r0, r3, #0
 8004be2:	f7fc f807 	bl	8000bf4 <__aeabi_fdiv>
 8004be6:	1c03      	adds	r3, r0, #0
 8004be8:	613b      	str	r3, [r7, #16]
        var2 = calc_pres * (((float)dev->calib.par_p8) / 32768.0f);
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	2230      	movs	r2, #48	@ 0x30
 8004bee:	5e9b      	ldrsh	r3, [r3, r2]
 8004bf0:	0018      	movs	r0, r3
 8004bf2:	f7fc fdab 	bl	800174c <__aeabi_i2f>
 8004bf6:	1c03      	adds	r3, r0, #0
 8004bf8:	218e      	movs	r1, #142	@ 0x8e
 8004bfa:	05c9      	lsls	r1, r1, #23
 8004bfc:	1c18      	adds	r0, r3, #0
 8004bfe:	f7fb fff9 	bl	8000bf4 <__aeabi_fdiv>
 8004c02:	1c03      	adds	r3, r0, #0
 8004c04:	1c19      	adds	r1, r3, #0
 8004c06:	6978      	ldr	r0, [r7, #20]
 8004c08:	f7fc f9c2 	bl	8000f90 <__aeabi_fmul>
 8004c0c:	1c03      	adds	r3, r0, #0
 8004c0e:	60fb      	str	r3, [r7, #12]
        var3 = ((calc_pres / 256.0f) * (calc_pres / 256.0f) * (calc_pres / 256.0f) * (dev->calib.par_p10 / 131072.0f));
 8004c10:	2187      	movs	r1, #135	@ 0x87
 8004c12:	05c9      	lsls	r1, r1, #23
 8004c14:	6978      	ldr	r0, [r7, #20]
 8004c16:	f7fb ffed 	bl	8000bf4 <__aeabi_fdiv>
 8004c1a:	1c03      	adds	r3, r0, #0
 8004c1c:	1c1c      	adds	r4, r3, #0
 8004c1e:	2187      	movs	r1, #135	@ 0x87
 8004c20:	05c9      	lsls	r1, r1, #23
 8004c22:	6978      	ldr	r0, [r7, #20]
 8004c24:	f7fb ffe6 	bl	8000bf4 <__aeabi_fdiv>
 8004c28:	1c03      	adds	r3, r0, #0
 8004c2a:	1c19      	adds	r1, r3, #0
 8004c2c:	1c20      	adds	r0, r4, #0
 8004c2e:	f7fc f9af 	bl	8000f90 <__aeabi_fmul>
 8004c32:	1c03      	adds	r3, r0, #0
 8004c34:	1c1c      	adds	r4, r3, #0
 8004c36:	2187      	movs	r1, #135	@ 0x87
 8004c38:	05c9      	lsls	r1, r1, #23
 8004c3a:	6978      	ldr	r0, [r7, #20]
 8004c3c:	f7fb ffda 	bl	8000bf4 <__aeabi_fdiv>
 8004c40:	1c03      	adds	r3, r0, #0
 8004c42:	1c19      	adds	r1, r3, #0
 8004c44:	1c20      	adds	r0, r4, #0
 8004c46:	f7fc f9a3 	bl	8000f90 <__aeabi_fmul>
 8004c4a:	1c03      	adds	r3, r0, #0
 8004c4c:	1c1c      	adds	r4, r3, #0
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	2234      	movs	r2, #52	@ 0x34
 8004c52:	5c9b      	ldrb	r3, [r3, r2]
 8004c54:	0018      	movs	r0, r3
 8004c56:	f7fc fd79 	bl	800174c <__aeabi_i2f>
 8004c5a:	1c03      	adds	r3, r0, #0
 8004c5c:	2190      	movs	r1, #144	@ 0x90
 8004c5e:	05c9      	lsls	r1, r1, #23
 8004c60:	1c18      	adds	r0, r3, #0
 8004c62:	f7fb ffc7 	bl	8000bf4 <__aeabi_fdiv>
 8004c66:	1c03      	adds	r3, r0, #0
 8004c68:	1c19      	adds	r1, r3, #0
 8004c6a:	1c20      	adds	r0, r4, #0
 8004c6c:	f7fc f990 	bl	8000f90 <__aeabi_fmul>
 8004c70:	1c03      	adds	r3, r0, #0
 8004c72:	60bb      	str	r3, [r7, #8]
        calc_pres = (calc_pres + (var1 + var2 + var3 + ((float)dev->calib.par_p7 * 128.0f)) / 16.0f);
 8004c74:	68f9      	ldr	r1, [r7, #12]
 8004c76:	6938      	ldr	r0, [r7, #16]
 8004c78:	f7fb fdca 	bl	8000810 <__aeabi_fadd>
 8004c7c:	1c03      	adds	r3, r0, #0
 8004c7e:	68b9      	ldr	r1, [r7, #8]
 8004c80:	1c18      	adds	r0, r3, #0
 8004c82:	f7fb fdc5 	bl	8000810 <__aeabi_fadd>
 8004c86:	1c03      	adds	r3, r0, #0
 8004c88:	1c1c      	adds	r4, r3, #0
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	222f      	movs	r2, #47	@ 0x2f
 8004c8e:	569b      	ldrsb	r3, [r3, r2]
 8004c90:	0018      	movs	r0, r3
 8004c92:	f7fc fd5b 	bl	800174c <__aeabi_i2f>
 8004c96:	1c03      	adds	r3, r0, #0
 8004c98:	2186      	movs	r1, #134	@ 0x86
 8004c9a:	05c9      	lsls	r1, r1, #23
 8004c9c:	1c18      	adds	r0, r3, #0
 8004c9e:	f7fc f977 	bl	8000f90 <__aeabi_fmul>
 8004ca2:	1c03      	adds	r3, r0, #0
 8004ca4:	1c19      	adds	r1, r3, #0
 8004ca6:	1c20      	adds	r0, r4, #0
 8004ca8:	f7fb fdb2 	bl	8000810 <__aeabi_fadd>
 8004cac:	1c03      	adds	r3, r0, #0
 8004cae:	2183      	movs	r1, #131	@ 0x83
 8004cb0:	05c9      	lsls	r1, r1, #23
 8004cb2:	1c18      	adds	r0, r3, #0
 8004cb4:	f7fb ff9e 	bl	8000bf4 <__aeabi_fdiv>
 8004cb8:	1c03      	adds	r3, r0, #0
 8004cba:	1c19      	adds	r1, r3, #0
 8004cbc:	6978      	ldr	r0, [r7, #20]
 8004cbe:	f7fb fda7 	bl	8000810 <__aeabi_fadd>
 8004cc2:	1c03      	adds	r3, r0, #0
 8004cc4:	617b      	str	r3, [r7, #20]
 8004cc6:	e001      	b.n	8004ccc <calc_pressure+0x2ac>
    }
    else
    {
        calc_pres = 0;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	617b      	str	r3, [r7, #20]
    }

    return calc_pres;
 8004ccc:	697b      	ldr	r3, [r7, #20]
}
 8004cce:	1c18      	adds	r0, r3, #0
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	b007      	add	sp, #28
 8004cd4:	bd90      	pop	{r4, r7, pc}
 8004cd6:	46c0      	nop			@ (mov r8, r8)
 8004cd8:	477a0000 	.word	0x477a0000
 8004cdc:	45c35000 	.word	0x45c35000

08004ce0 <calc_humidity>:

/* This internal API is used to calculate the humidity in integer */
static float calc_humidity(uint16_t hum_adc, const struct bme68x_dev *dev)
{
 8004ce0:	b5b0      	push	{r4, r5, r7, lr}
 8004ce2:	b088      	sub	sp, #32
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	0002      	movs	r2, r0
 8004ce8:	6039      	str	r1, [r7, #0]
 8004cea:	1dbb      	adds	r3, r7, #6
 8004cec:	801a      	strh	r2, [r3, #0]
    float var3;
    float var4;
    float temp_comp;

    /* compensated temperature data*/
    temp_comp = ((dev->calib.t_fine) / 5120.0f);
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cf2:	4967      	ldr	r1, [pc, #412]	@ (8004e90 <calc_humidity+0x1b0>)
 8004cf4:	1c18      	adds	r0, r3, #0
 8004cf6:	f7fb ff7d 	bl	8000bf4 <__aeabi_fdiv>
 8004cfa:	1c03      	adds	r3, r0, #0
 8004cfc:	61bb      	str	r3, [r7, #24]
    var1 = (float)((float)hum_adc) -
 8004cfe:	1dbb      	adds	r3, r7, #6
 8004d00:	881b      	ldrh	r3, [r3, #0]
 8004d02:	0018      	movs	r0, r3
 8004d04:	f7fc fd72 	bl	80017ec <__aeabi_ui2f>
 8004d08:	1c04      	adds	r4, r0, #0
           (((float)dev->calib.par_h1 * 16.0f) + (((float)dev->calib.par_h3 / 2.0f) * temp_comp));
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	8a1b      	ldrh	r3, [r3, #16]
 8004d0e:	0018      	movs	r0, r3
 8004d10:	f7fc fd6c 	bl	80017ec <__aeabi_ui2f>
 8004d14:	1c03      	adds	r3, r0, #0
 8004d16:	2183      	movs	r1, #131	@ 0x83
 8004d18:	05c9      	lsls	r1, r1, #23
 8004d1a:	1c18      	adds	r0, r3, #0
 8004d1c:	f7fc f938 	bl	8000f90 <__aeabi_fmul>
 8004d20:	1c03      	adds	r3, r0, #0
 8004d22:	1c1d      	adds	r5, r3, #0
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	7d1b      	ldrb	r3, [r3, #20]
 8004d28:	b25b      	sxtb	r3, r3
 8004d2a:	0018      	movs	r0, r3
 8004d2c:	f7fc fd0e 	bl	800174c <__aeabi_i2f>
 8004d30:	1c03      	adds	r3, r0, #0
 8004d32:	2180      	movs	r1, #128	@ 0x80
 8004d34:	05c9      	lsls	r1, r1, #23
 8004d36:	1c18      	adds	r0, r3, #0
 8004d38:	f7fb ff5c 	bl	8000bf4 <__aeabi_fdiv>
 8004d3c:	1c03      	adds	r3, r0, #0
 8004d3e:	69b9      	ldr	r1, [r7, #24]
 8004d40:	1c18      	adds	r0, r3, #0
 8004d42:	f7fc f925 	bl	8000f90 <__aeabi_fmul>
 8004d46:	1c03      	adds	r3, r0, #0
 8004d48:	1c19      	adds	r1, r3, #0
 8004d4a:	1c28      	adds	r0, r5, #0
 8004d4c:	f7fb fd60 	bl	8000810 <__aeabi_fadd>
 8004d50:	1c03      	adds	r3, r0, #0
    var1 = (float)((float)hum_adc) -
 8004d52:	1c19      	adds	r1, r3, #0
 8004d54:	1c20      	adds	r0, r4, #0
 8004d56:	f7fc fa75 	bl	8001244 <__aeabi_fsub>
 8004d5a:	1c03      	adds	r3, r0, #0
 8004d5c:	617b      	str	r3, [r7, #20]
    var2 = var1 *
           ((float)(((float)dev->calib.par_h2 / 262144.0f) *
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	8a5b      	ldrh	r3, [r3, #18]
 8004d62:	0018      	movs	r0, r3
 8004d64:	f7fc fd42 	bl	80017ec <__aeabi_ui2f>
 8004d68:	1c03      	adds	r3, r0, #0
 8004d6a:	2191      	movs	r1, #145	@ 0x91
 8004d6c:	05c9      	lsls	r1, r1, #23
 8004d6e:	1c18      	adds	r0, r3, #0
 8004d70:	f7fb ff40 	bl	8000bf4 <__aeabi_fdiv>
 8004d74:	1c03      	adds	r3, r0, #0
 8004d76:	1c1c      	adds	r4, r3, #0
                    (1.0f + (((float)dev->calib.par_h4 / 16384.0f) * temp_comp) +
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	7d5b      	ldrb	r3, [r3, #21]
 8004d7c:	b25b      	sxtb	r3, r3
 8004d7e:	0018      	movs	r0, r3
 8004d80:	f7fc fce4 	bl	800174c <__aeabi_i2f>
 8004d84:	1c03      	adds	r3, r0, #0
 8004d86:	218d      	movs	r1, #141	@ 0x8d
 8004d88:	05c9      	lsls	r1, r1, #23
 8004d8a:	1c18      	adds	r0, r3, #0
 8004d8c:	f7fb ff32 	bl	8000bf4 <__aeabi_fdiv>
 8004d90:	1c03      	adds	r3, r0, #0
 8004d92:	69b9      	ldr	r1, [r7, #24]
 8004d94:	1c18      	adds	r0, r3, #0
 8004d96:	f7fc f8fb 	bl	8000f90 <__aeabi_fmul>
 8004d9a:	1c03      	adds	r3, r0, #0
 8004d9c:	21fe      	movs	r1, #254	@ 0xfe
 8004d9e:	0589      	lsls	r1, r1, #22
 8004da0:	1c18      	adds	r0, r3, #0
 8004da2:	f7fb fd35 	bl	8000810 <__aeabi_fadd>
 8004da6:	1c03      	adds	r3, r0, #0
 8004da8:	1c1d      	adds	r5, r3, #0
                     (((float)dev->calib.par_h5 / 1048576.0f) * temp_comp * temp_comp))));
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	7d9b      	ldrb	r3, [r3, #22]
 8004dae:	b25b      	sxtb	r3, r3
 8004db0:	0018      	movs	r0, r3
 8004db2:	f7fc fccb 	bl	800174c <__aeabi_i2f>
 8004db6:	1c03      	adds	r3, r0, #0
 8004db8:	2193      	movs	r1, #147	@ 0x93
 8004dba:	05c9      	lsls	r1, r1, #23
 8004dbc:	1c18      	adds	r0, r3, #0
 8004dbe:	f7fb ff19 	bl	8000bf4 <__aeabi_fdiv>
 8004dc2:	1c03      	adds	r3, r0, #0
 8004dc4:	69b9      	ldr	r1, [r7, #24]
 8004dc6:	1c18      	adds	r0, r3, #0
 8004dc8:	f7fc f8e2 	bl	8000f90 <__aeabi_fmul>
 8004dcc:	1c03      	adds	r3, r0, #0
 8004dce:	69b9      	ldr	r1, [r7, #24]
 8004dd0:	1c18      	adds	r0, r3, #0
 8004dd2:	f7fc f8dd 	bl	8000f90 <__aeabi_fmul>
 8004dd6:	1c03      	adds	r3, r0, #0
                    (1.0f + (((float)dev->calib.par_h4 / 16384.0f) * temp_comp) +
 8004dd8:	1c19      	adds	r1, r3, #0
 8004dda:	1c28      	adds	r0, r5, #0
 8004ddc:	f7fb fd18 	bl	8000810 <__aeabi_fadd>
 8004de0:	1c03      	adds	r3, r0, #0
           ((float)(((float)dev->calib.par_h2 / 262144.0f) *
 8004de2:	1c19      	adds	r1, r3, #0
 8004de4:	1c20      	adds	r0, r4, #0
 8004de6:	f7fc f8d3 	bl	8000f90 <__aeabi_fmul>
 8004dea:	1c03      	adds	r3, r0, #0
    var2 = var1 *
 8004dec:	1c19      	adds	r1, r3, #0
 8004dee:	6978      	ldr	r0, [r7, #20]
 8004df0:	f7fc f8ce 	bl	8000f90 <__aeabi_fmul>
 8004df4:	1c03      	adds	r3, r0, #0
 8004df6:	613b      	str	r3, [r7, #16]
    var3 = (float)dev->calib.par_h6 / 16384.0f;
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	7ddb      	ldrb	r3, [r3, #23]
 8004dfc:	0018      	movs	r0, r3
 8004dfe:	f7fc fcf5 	bl	80017ec <__aeabi_ui2f>
 8004e02:	1c03      	adds	r3, r0, #0
 8004e04:	218d      	movs	r1, #141	@ 0x8d
 8004e06:	05c9      	lsls	r1, r1, #23
 8004e08:	1c18      	adds	r0, r3, #0
 8004e0a:	f7fb fef3 	bl	8000bf4 <__aeabi_fdiv>
 8004e0e:	1c03      	adds	r3, r0, #0
 8004e10:	60fb      	str	r3, [r7, #12]
    var4 = (float)dev->calib.par_h7 / 2097152.0f;
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	7e1b      	ldrb	r3, [r3, #24]
 8004e16:	b25b      	sxtb	r3, r3
 8004e18:	0018      	movs	r0, r3
 8004e1a:	f7fc fc97 	bl	800174c <__aeabi_i2f>
 8004e1e:	1c03      	adds	r3, r0, #0
 8004e20:	2194      	movs	r1, #148	@ 0x94
 8004e22:	05c9      	lsls	r1, r1, #23
 8004e24:	1c18      	adds	r0, r3, #0
 8004e26:	f7fb fee5 	bl	8000bf4 <__aeabi_fdiv>
 8004e2a:	1c03      	adds	r3, r0, #0
 8004e2c:	60bb      	str	r3, [r7, #8]
    calc_hum = var2 + ((var3 + (var4 * temp_comp)) * var2 * var2);
 8004e2e:	69b9      	ldr	r1, [r7, #24]
 8004e30:	68b8      	ldr	r0, [r7, #8]
 8004e32:	f7fc f8ad 	bl	8000f90 <__aeabi_fmul>
 8004e36:	1c03      	adds	r3, r0, #0
 8004e38:	68f9      	ldr	r1, [r7, #12]
 8004e3a:	1c18      	adds	r0, r3, #0
 8004e3c:	f7fb fce8 	bl	8000810 <__aeabi_fadd>
 8004e40:	1c03      	adds	r3, r0, #0
 8004e42:	6939      	ldr	r1, [r7, #16]
 8004e44:	1c18      	adds	r0, r3, #0
 8004e46:	f7fc f8a3 	bl	8000f90 <__aeabi_fmul>
 8004e4a:	1c03      	adds	r3, r0, #0
 8004e4c:	6939      	ldr	r1, [r7, #16]
 8004e4e:	1c18      	adds	r0, r3, #0
 8004e50:	f7fc f89e 	bl	8000f90 <__aeabi_fmul>
 8004e54:	1c03      	adds	r3, r0, #0
 8004e56:	1c19      	adds	r1, r3, #0
 8004e58:	6938      	ldr	r0, [r7, #16]
 8004e5a:	f7fb fcd9 	bl	8000810 <__aeabi_fadd>
 8004e5e:	1c03      	adds	r3, r0, #0
 8004e60:	61fb      	str	r3, [r7, #28]
    if (calc_hum > 100.0f)
 8004e62:	490c      	ldr	r1, [pc, #48]	@ (8004e94 <calc_humidity+0x1b4>)
 8004e64:	69f8      	ldr	r0, [r7, #28]
 8004e66:	f7fb fb4d 	bl	8000504 <__aeabi_fcmpgt>
 8004e6a:	1e03      	subs	r3, r0, #0
 8004e6c:	d002      	beq.n	8004e74 <calc_humidity+0x194>
    {
        calc_hum = 100.0f;
 8004e6e:	4b09      	ldr	r3, [pc, #36]	@ (8004e94 <calc_humidity+0x1b4>)
 8004e70:	61fb      	str	r3, [r7, #28]
 8004e72:	e007      	b.n	8004e84 <calc_humidity+0x1a4>
    }
    else if (calc_hum < 0.0f)
 8004e74:	2100      	movs	r1, #0
 8004e76:	69f8      	ldr	r0, [r7, #28]
 8004e78:	f7fb fb30 	bl	80004dc <__aeabi_fcmplt>
 8004e7c:	1e03      	subs	r3, r0, #0
 8004e7e:	d001      	beq.n	8004e84 <calc_humidity+0x1a4>
    {
        calc_hum = 0.0f;
 8004e80:	2300      	movs	r3, #0
 8004e82:	61fb      	str	r3, [r7, #28]
    }

    return calc_hum;
 8004e84:	69fb      	ldr	r3, [r7, #28]
}
 8004e86:	1c18      	adds	r0, r3, #0
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	b008      	add	sp, #32
 8004e8c:	bdb0      	pop	{r4, r5, r7, pc}
 8004e8e:	46c0      	nop			@ (mov r8, r8)
 8004e90:	45a00000 	.word	0x45a00000
 8004e94:	42c80000 	.word	0x42c80000

08004e98 <calc_gas_resistance_low>:

/* This internal API is used to calculate the gas resistance low value in float */
static float calc_gas_resistance_low(uint16_t gas_res_adc, uint8_t gas_range, const struct bme68x_dev *dev)
{
 8004e98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e9a:	b0a9      	sub	sp, #164	@ 0xa4
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	603a      	str	r2, [r7, #0]
 8004ea0:	1dbb      	adds	r3, r7, #6
 8004ea2:	1c02      	adds	r2, r0, #0
 8004ea4:	801a      	strh	r2, [r3, #0]
 8004ea6:	1d7b      	adds	r3, r7, #5
 8004ea8:	1c0a      	adds	r2, r1, #0
 8004eaa:	701a      	strb	r2, [r3, #0]
    float calc_gas_res;
    float var1;
    float var2;
    float var3;
    float gas_res_f = gas_res_adc;
 8004eac:	1dbb      	adds	r3, r7, #6
 8004eae:	881b      	ldrh	r3, [r3, #0]
 8004eb0:	0018      	movs	r0, r3
 8004eb2:	f7fc fc9b 	bl	80017ec <__aeabi_ui2f>
 8004eb6:	1c03      	adds	r3, r0, #0
 8004eb8:	259c      	movs	r5, #156	@ 0x9c
 8004eba:	197a      	adds	r2, r7, r5
 8004ebc:	6013      	str	r3, [r2, #0]
    float gas_range_f = (1U << gas_range); /*lint !e790 / Suspicious truncation, integral to float */
 8004ebe:	1d7b      	adds	r3, r7, #5
 8004ec0:	781b      	ldrb	r3, [r3, #0]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	409a      	lsls	r2, r3
 8004ec6:	0013      	movs	r3, r2
 8004ec8:	0018      	movs	r0, r3
 8004eca:	f7fc fc8f 	bl	80017ec <__aeabi_ui2f>
 8004ece:	1c03      	adds	r3, r0, #0
 8004ed0:	2498      	movs	r4, #152	@ 0x98
 8004ed2:	193a      	adds	r2, r7, r4
 8004ed4:	6013      	str	r3, [r2, #0]
    const float lookup_k1_range[16] = {
 8004ed6:	2648      	movs	r6, #72	@ 0x48
 8004ed8:	19ba      	adds	r2, r7, r6
 8004eda:	4b43      	ldr	r3, [pc, #268]	@ (8004fe8 <calc_gas_resistance_low+0x150>)
 8004edc:	0010      	movs	r0, r2
 8004ede:	0019      	movs	r1, r3
 8004ee0:	2340      	movs	r3, #64	@ 0x40
 8004ee2:	001a      	movs	r2, r3
 8004ee4:	f006 fb29 	bl	800b53a <memcpy>
        0.0f, 0.0f, 0.0f, 0.0f, 0.0f, -1.0f, 0.0f, -0.8f, 0.0f, 0.0f, -0.2f, -0.5f, 0.0f, -1.0f, 0.0f, 0.0f
    };
    const float lookup_k2_range[16] = {
 8004ee8:	2308      	movs	r3, #8
 8004eea:	18fa      	adds	r2, r7, r3
 8004eec:	4b3f      	ldr	r3, [pc, #252]	@ (8004fec <calc_gas_resistance_low+0x154>)
 8004eee:	0010      	movs	r0, r2
 8004ef0:	0019      	movs	r1, r3
 8004ef2:	2340      	movs	r3, #64	@ 0x40
 8004ef4:	001a      	movs	r2, r3
 8004ef6:	f006 fb20 	bl	800b53a <memcpy>
        0.0f, 0.0f, 0.0f, 0.0f, 0.1f, 0.7f, 0.0f, -0.8f, -0.1f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f
    };

    var1 = (1340.0f + (5.0f * dev->calib.range_sw_err));
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	223e      	movs	r2, #62	@ 0x3e
 8004efe:	569b      	ldrsb	r3, [r3, r2]
 8004f00:	0018      	movs	r0, r3
 8004f02:	f7fc fc23 	bl	800174c <__aeabi_i2f>
 8004f06:	1c03      	adds	r3, r0, #0
 8004f08:	4939      	ldr	r1, [pc, #228]	@ (8004ff0 <calc_gas_resistance_low+0x158>)
 8004f0a:	1c18      	adds	r0, r3, #0
 8004f0c:	f7fc f840 	bl	8000f90 <__aeabi_fmul>
 8004f10:	1c03      	adds	r3, r0, #0
 8004f12:	4938      	ldr	r1, [pc, #224]	@ (8004ff4 <calc_gas_resistance_low+0x15c>)
 8004f14:	1c18      	adds	r0, r3, #0
 8004f16:	f7fb fc7b 	bl	8000810 <__aeabi_fadd>
 8004f1a:	1c03      	adds	r3, r0, #0
 8004f1c:	2294      	movs	r2, #148	@ 0x94
 8004f1e:	18b9      	adds	r1, r7, r2
 8004f20:	600b      	str	r3, [r1, #0]
    var2 = (var1) * (1.0f + lookup_k1_range[gas_range] / 100.0f);
 8004f22:	1d7b      	adds	r3, r7, #5
 8004f24:	781a      	ldrb	r2, [r3, #0]
 8004f26:	19bb      	adds	r3, r7, r6
 8004f28:	0092      	lsls	r2, r2, #2
 8004f2a:	58d3      	ldr	r3, [r2, r3]
 8004f2c:	4932      	ldr	r1, [pc, #200]	@ (8004ff8 <calc_gas_resistance_low+0x160>)
 8004f2e:	1c18      	adds	r0, r3, #0
 8004f30:	f7fb fe60 	bl	8000bf4 <__aeabi_fdiv>
 8004f34:	1c03      	adds	r3, r0, #0
 8004f36:	21fe      	movs	r1, #254	@ 0xfe
 8004f38:	0589      	lsls	r1, r1, #22
 8004f3a:	1c18      	adds	r0, r3, #0
 8004f3c:	f7fb fc68 	bl	8000810 <__aeabi_fadd>
 8004f40:	1c03      	adds	r3, r0, #0
 8004f42:	1c19      	adds	r1, r3, #0
 8004f44:	2294      	movs	r2, #148	@ 0x94
 8004f46:	18ba      	adds	r2, r7, r2
 8004f48:	6810      	ldr	r0, [r2, #0]
 8004f4a:	f7fc f821 	bl	8000f90 <__aeabi_fmul>
 8004f4e:	1c03      	adds	r3, r0, #0
 8004f50:	2690      	movs	r6, #144	@ 0x90
 8004f52:	19ba      	adds	r2, r7, r6
 8004f54:	6013      	str	r3, [r2, #0]
    var3 = 1.0f + (lookup_k2_range[gas_range] / 100.0f);
 8004f56:	1d7b      	adds	r3, r7, #5
 8004f58:	781a      	ldrb	r2, [r3, #0]
 8004f5a:	2308      	movs	r3, #8
 8004f5c:	18fb      	adds	r3, r7, r3
 8004f5e:	0092      	lsls	r2, r2, #2
 8004f60:	58d3      	ldr	r3, [r2, r3]
 8004f62:	4925      	ldr	r1, [pc, #148]	@ (8004ff8 <calc_gas_resistance_low+0x160>)
 8004f64:	1c18      	adds	r0, r3, #0
 8004f66:	f7fb fe45 	bl	8000bf4 <__aeabi_fdiv>
 8004f6a:	1c03      	adds	r3, r0, #0
 8004f6c:	21fe      	movs	r1, #254	@ 0xfe
 8004f6e:	0589      	lsls	r1, r1, #22
 8004f70:	1c18      	adds	r0, r3, #0
 8004f72:	f7fb fc4d 	bl	8000810 <__aeabi_fadd>
 8004f76:	1c03      	adds	r3, r0, #0
 8004f78:	228c      	movs	r2, #140	@ 0x8c
 8004f7a:	18b9      	adds	r1, r7, r2
 8004f7c:	600b      	str	r3, [r1, #0]
    calc_gas_res = 1.0f / (float)(var3 * (0.000000125f) * gas_range_f * (((gas_res_f - 512.0f) / var2) + 1.0f));
 8004f7e:	491f      	ldr	r1, [pc, #124]	@ (8004ffc <calc_gas_resistance_low+0x164>)
 8004f80:	18bb      	adds	r3, r7, r2
 8004f82:	6818      	ldr	r0, [r3, #0]
 8004f84:	f7fc f804 	bl	8000f90 <__aeabi_fmul>
 8004f88:	1c03      	adds	r3, r0, #0
 8004f8a:	193a      	adds	r2, r7, r4
 8004f8c:	6811      	ldr	r1, [r2, #0]
 8004f8e:	1c18      	adds	r0, r3, #0
 8004f90:	f7fb fffe 	bl	8000f90 <__aeabi_fmul>
 8004f94:	1c03      	adds	r3, r0, #0
 8004f96:	1c1c      	adds	r4, r3, #0
 8004f98:	2188      	movs	r1, #136	@ 0x88
 8004f9a:	05c9      	lsls	r1, r1, #23
 8004f9c:	197b      	adds	r3, r7, r5
 8004f9e:	6818      	ldr	r0, [r3, #0]
 8004fa0:	f7fc f950 	bl	8001244 <__aeabi_fsub>
 8004fa4:	1c03      	adds	r3, r0, #0
 8004fa6:	19ba      	adds	r2, r7, r6
 8004fa8:	6811      	ldr	r1, [r2, #0]
 8004faa:	1c18      	adds	r0, r3, #0
 8004fac:	f7fb fe22 	bl	8000bf4 <__aeabi_fdiv>
 8004fb0:	1c03      	adds	r3, r0, #0
 8004fb2:	21fe      	movs	r1, #254	@ 0xfe
 8004fb4:	0589      	lsls	r1, r1, #22
 8004fb6:	1c18      	adds	r0, r3, #0
 8004fb8:	f7fb fc2a 	bl	8000810 <__aeabi_fadd>
 8004fbc:	1c03      	adds	r3, r0, #0
 8004fbe:	1c19      	adds	r1, r3, #0
 8004fc0:	1c20      	adds	r0, r4, #0
 8004fc2:	f7fb ffe5 	bl	8000f90 <__aeabi_fmul>
 8004fc6:	1c03      	adds	r3, r0, #0
 8004fc8:	1c19      	adds	r1, r3, #0
 8004fca:	20fe      	movs	r0, #254	@ 0xfe
 8004fcc:	0580      	lsls	r0, r0, #22
 8004fce:	f7fb fe11 	bl	8000bf4 <__aeabi_fdiv>
 8004fd2:	1c03      	adds	r3, r0, #0
 8004fd4:	2288      	movs	r2, #136	@ 0x88
 8004fd6:	18b9      	adds	r1, r7, r2
 8004fd8:	600b      	str	r3, [r1, #0]

    return calc_gas_res;
 8004fda:	18bb      	adds	r3, r7, r2
 8004fdc:	681b      	ldr	r3, [r3, #0]
}
 8004fde:	1c18      	adds	r0, r3, #0
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	b029      	add	sp, #164	@ 0xa4
 8004fe4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004fe6:	46c0      	nop			@ (mov r8, r8)
 8004fe8:	0800d718 	.word	0x0800d718
 8004fec:	0800d758 	.word	0x0800d758
 8004ff0:	40a00000 	.word	0x40a00000
 8004ff4:	44a78000 	.word	0x44a78000
 8004ff8:	42c80000 	.word	0x42c80000
 8004ffc:	340637bd 	.word	0x340637bd

08005000 <calc_gas_resistance_high>:

/* This internal API is used to calculate the gas resistance value in float */
static float calc_gas_resistance_high(uint16_t gas_res_adc, uint8_t gas_range)
{
 8005000:	b590      	push	{r4, r7, lr}
 8005002:	b087      	sub	sp, #28
 8005004:	af00      	add	r7, sp, #0
 8005006:	0002      	movs	r2, r0
 8005008:	1dbb      	adds	r3, r7, #6
 800500a:	801a      	strh	r2, [r3, #0]
 800500c:	1d7b      	adds	r3, r7, #5
 800500e:	1c0a      	adds	r2, r1, #0
 8005010:	701a      	strb	r2, [r3, #0]
    float calc_gas_res;
    uint32_t var1 = UINT32_C(262144) >> gas_range;
 8005012:	1d7b      	adds	r3, r7, #5
 8005014:	781b      	ldrb	r3, [r3, #0]
 8005016:	2280      	movs	r2, #128	@ 0x80
 8005018:	02d2      	lsls	r2, r2, #11
 800501a:	40da      	lsrs	r2, r3
 800501c:	0013      	movs	r3, r2
 800501e:	617b      	str	r3, [r7, #20]
    int32_t var2 = (int32_t)gas_res_adc - INT32_C(512);
 8005020:	1dbb      	adds	r3, r7, #6
 8005022:	881b      	ldrh	r3, [r3, #0]
 8005024:	4a13      	ldr	r2, [pc, #76]	@ (8005074 <calc_gas_resistance_high+0x74>)
 8005026:	4694      	mov	ip, r2
 8005028:	4463      	add	r3, ip
 800502a:	613b      	str	r3, [r7, #16]

    var2 *= INT32_C(3);
 800502c:	693a      	ldr	r2, [r7, #16]
 800502e:	0013      	movs	r3, r2
 8005030:	005b      	lsls	r3, r3, #1
 8005032:	189b      	adds	r3, r3, r2
 8005034:	613b      	str	r3, [r7, #16]
    var2 = INT32_C(4096) + var2;
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	2280      	movs	r2, #128	@ 0x80
 800503a:	0152      	lsls	r2, r2, #5
 800503c:	4694      	mov	ip, r2
 800503e:	4463      	add	r3, ip
 8005040:	613b      	str	r3, [r7, #16]

    calc_gas_res = 1000000.0f * (float)var1 / (float)var2;
 8005042:	6978      	ldr	r0, [r7, #20]
 8005044:	f7fc fbd2 	bl	80017ec <__aeabi_ui2f>
 8005048:	1c03      	adds	r3, r0, #0
 800504a:	490b      	ldr	r1, [pc, #44]	@ (8005078 <calc_gas_resistance_high+0x78>)
 800504c:	1c18      	adds	r0, r3, #0
 800504e:	f7fb ff9f 	bl	8000f90 <__aeabi_fmul>
 8005052:	1c03      	adds	r3, r0, #0
 8005054:	1c1c      	adds	r4, r3, #0
 8005056:	6938      	ldr	r0, [r7, #16]
 8005058:	f7fc fb78 	bl	800174c <__aeabi_i2f>
 800505c:	1c03      	adds	r3, r0, #0
 800505e:	1c19      	adds	r1, r3, #0
 8005060:	1c20      	adds	r0, r4, #0
 8005062:	f7fb fdc7 	bl	8000bf4 <__aeabi_fdiv>
 8005066:	1c03      	adds	r3, r0, #0
 8005068:	60fb      	str	r3, [r7, #12]

    return calc_gas_res;
 800506a:	68fb      	ldr	r3, [r7, #12]
}
 800506c:	1c18      	adds	r0, r3, #0
 800506e:	46bd      	mov	sp, r7
 8005070:	b007      	add	sp, #28
 8005072:	bd90      	pop	{r4, r7, pc}
 8005074:	fffffe00 	.word	0xfffffe00
 8005078:	49742400 	.word	0x49742400

0800507c <calc_res_heat>:

/* This internal API is used to calculate the heater resistance value using float */
static uint8_t calc_res_heat(uint16_t temp, const struct bme68x_dev *dev)
{
 800507c:	b5b0      	push	{r4, r5, r7, lr}
 800507e:	b088      	sub	sp, #32
 8005080:	af00      	add	r7, sp, #0
 8005082:	0002      	movs	r2, r0
 8005084:	6039      	str	r1, [r7, #0]
 8005086:	1dbb      	adds	r3, r7, #6
 8005088:	801a      	strh	r2, [r3, #0]
    float var3;
    float var4;
    float var5;
    uint8_t res_heat;

    if (temp > 400) /* Cap temperature */
 800508a:	1dbb      	adds	r3, r7, #6
 800508c:	881a      	ldrh	r2, [r3, #0]
 800508e:	23c8      	movs	r3, #200	@ 0xc8
 8005090:	005b      	lsls	r3, r3, #1
 8005092:	429a      	cmp	r2, r3
 8005094:	d903      	bls.n	800509e <calc_res_heat+0x22>
    {
        temp = 400;
 8005096:	1dbb      	adds	r3, r7, #6
 8005098:	22c8      	movs	r2, #200	@ 0xc8
 800509a:	0052      	lsls	r2, r2, #1
 800509c:	801a      	strh	r2, [r3, #0]
    }

    var1 = (((float)dev->calib.par_gh1 / (16.0f)) + 49.0f);
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	7e5b      	ldrb	r3, [r3, #25]
 80050a2:	b25b      	sxtb	r3, r3
 80050a4:	0018      	movs	r0, r3
 80050a6:	f7fc fb51 	bl	800174c <__aeabi_i2f>
 80050aa:	1c03      	adds	r3, r0, #0
 80050ac:	2183      	movs	r1, #131	@ 0x83
 80050ae:	05c9      	lsls	r1, r1, #23
 80050b0:	1c18      	adds	r0, r3, #0
 80050b2:	f7fb fd9f 	bl	8000bf4 <__aeabi_fdiv>
 80050b6:	1c03      	adds	r3, r0, #0
 80050b8:	4950      	ldr	r1, [pc, #320]	@ (80051fc <calc_res_heat+0x180>)
 80050ba:	1c18      	adds	r0, r3, #0
 80050bc:	f7fb fba8 	bl	8000810 <__aeabi_fadd>
 80050c0:	1c03      	adds	r3, r0, #0
 80050c2:	61fb      	str	r3, [r7, #28]
    var2 = ((((float)dev->calib.par_gh2 / (32768.0f)) * (0.0005f)) + 0.00235f);
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	221a      	movs	r2, #26
 80050c8:	5e9b      	ldrsh	r3, [r3, r2]
 80050ca:	0018      	movs	r0, r3
 80050cc:	f7fc fb3e 	bl	800174c <__aeabi_i2f>
 80050d0:	1c03      	adds	r3, r0, #0
 80050d2:	218e      	movs	r1, #142	@ 0x8e
 80050d4:	05c9      	lsls	r1, r1, #23
 80050d6:	1c18      	adds	r0, r3, #0
 80050d8:	f7fb fd8c 	bl	8000bf4 <__aeabi_fdiv>
 80050dc:	1c03      	adds	r3, r0, #0
 80050de:	4948      	ldr	r1, [pc, #288]	@ (8005200 <calc_res_heat+0x184>)
 80050e0:	1c18      	adds	r0, r3, #0
 80050e2:	f7fb ff55 	bl	8000f90 <__aeabi_fmul>
 80050e6:	1c03      	adds	r3, r0, #0
 80050e8:	4946      	ldr	r1, [pc, #280]	@ (8005204 <calc_res_heat+0x188>)
 80050ea:	1c18      	adds	r0, r3, #0
 80050ec:	f7fb fb90 	bl	8000810 <__aeabi_fadd>
 80050f0:	1c03      	adds	r3, r0, #0
 80050f2:	61bb      	str	r3, [r7, #24]
    var3 = ((float)dev->calib.par_gh3 / (1024.0f));
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	7f1b      	ldrb	r3, [r3, #28]
 80050f8:	b25b      	sxtb	r3, r3
 80050fa:	0018      	movs	r0, r3
 80050fc:	f7fc fb26 	bl	800174c <__aeabi_i2f>
 8005100:	1c03      	adds	r3, r0, #0
 8005102:	2189      	movs	r1, #137	@ 0x89
 8005104:	05c9      	lsls	r1, r1, #23
 8005106:	1c18      	adds	r0, r3, #0
 8005108:	f7fb fd74 	bl	8000bf4 <__aeabi_fdiv>
 800510c:	1c03      	adds	r3, r0, #0
 800510e:	617b      	str	r3, [r7, #20]
    var4 = (var1 * (1.0f + (var2 * (float)temp)));
 8005110:	1dbb      	adds	r3, r7, #6
 8005112:	881b      	ldrh	r3, [r3, #0]
 8005114:	0018      	movs	r0, r3
 8005116:	f7fc fb69 	bl	80017ec <__aeabi_ui2f>
 800511a:	1c03      	adds	r3, r0, #0
 800511c:	69b9      	ldr	r1, [r7, #24]
 800511e:	1c18      	adds	r0, r3, #0
 8005120:	f7fb ff36 	bl	8000f90 <__aeabi_fmul>
 8005124:	1c03      	adds	r3, r0, #0
 8005126:	21fe      	movs	r1, #254	@ 0xfe
 8005128:	0589      	lsls	r1, r1, #22
 800512a:	1c18      	adds	r0, r3, #0
 800512c:	f7fb fb70 	bl	8000810 <__aeabi_fadd>
 8005130:	1c03      	adds	r3, r0, #0
 8005132:	1c19      	adds	r1, r3, #0
 8005134:	69f8      	ldr	r0, [r7, #28]
 8005136:	f7fb ff2b 	bl	8000f90 <__aeabi_fmul>
 800513a:	1c03      	adds	r3, r0, #0
 800513c:	613b      	str	r3, [r7, #16]
    var5 = (var4 + (var3 * (float)dev->amb_temp));
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	7b9b      	ldrb	r3, [r3, #14]
 8005142:	b25b      	sxtb	r3, r3
 8005144:	0018      	movs	r0, r3
 8005146:	f7fc fb01 	bl	800174c <__aeabi_i2f>
 800514a:	1c03      	adds	r3, r0, #0
 800514c:	6979      	ldr	r1, [r7, #20]
 800514e:	1c18      	adds	r0, r3, #0
 8005150:	f7fb ff1e 	bl	8000f90 <__aeabi_fmul>
 8005154:	1c03      	adds	r3, r0, #0
 8005156:	1c19      	adds	r1, r3, #0
 8005158:	6938      	ldr	r0, [r7, #16]
 800515a:	f7fb fb59 	bl	8000810 <__aeabi_fadd>
 800515e:	1c03      	adds	r3, r0, #0
 8005160:	60fb      	str	r3, [r7, #12]
    res_heat =
        (uint8_t)(3.4f *
                  ((var5 * (4 / (4 + (float)dev->calib.res_heat_range)) *
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	223c      	movs	r2, #60	@ 0x3c
 8005166:	5c9b      	ldrb	r3, [r3, r2]
 8005168:	0018      	movs	r0, r3
 800516a:	f7fc fb3f 	bl	80017ec <__aeabi_ui2f>
 800516e:	1c03      	adds	r3, r0, #0
 8005170:	2181      	movs	r1, #129	@ 0x81
 8005172:	05c9      	lsls	r1, r1, #23
 8005174:	1c18      	adds	r0, r3, #0
 8005176:	f7fb fb4b 	bl	8000810 <__aeabi_fadd>
 800517a:	1c03      	adds	r3, r0, #0
 800517c:	1c19      	adds	r1, r3, #0
 800517e:	2081      	movs	r0, #129	@ 0x81
 8005180:	05c0      	lsls	r0, r0, #23
 8005182:	f7fb fd37 	bl	8000bf4 <__aeabi_fdiv>
 8005186:	1c03      	adds	r3, r0, #0
 8005188:	68f9      	ldr	r1, [r7, #12]
 800518a:	1c18      	adds	r0, r3, #0
 800518c:	f7fb ff00 	bl	8000f90 <__aeabi_fmul>
 8005190:	1c03      	adds	r3, r0, #0
 8005192:	1c1c      	adds	r4, r3, #0
                    (1 / (1 + ((float)dev->calib.res_heat_val * 0.002f)))) -
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	223d      	movs	r2, #61	@ 0x3d
 8005198:	569b      	ldrsb	r3, [r3, r2]
 800519a:	0018      	movs	r0, r3
 800519c:	f7fc fad6 	bl	800174c <__aeabi_i2f>
 80051a0:	1c03      	adds	r3, r0, #0
 80051a2:	4919      	ldr	r1, [pc, #100]	@ (8005208 <calc_res_heat+0x18c>)
 80051a4:	1c18      	adds	r0, r3, #0
 80051a6:	f7fb fef3 	bl	8000f90 <__aeabi_fmul>
 80051aa:	1c03      	adds	r3, r0, #0
 80051ac:	21fe      	movs	r1, #254	@ 0xfe
 80051ae:	0589      	lsls	r1, r1, #22
 80051b0:	1c18      	adds	r0, r3, #0
 80051b2:	f7fb fb2d 	bl	8000810 <__aeabi_fadd>
 80051b6:	1c03      	adds	r3, r0, #0
 80051b8:	1c19      	adds	r1, r3, #0
 80051ba:	20fe      	movs	r0, #254	@ 0xfe
 80051bc:	0580      	lsls	r0, r0, #22
 80051be:	f7fb fd19 	bl	8000bf4 <__aeabi_fdiv>
 80051c2:	1c03      	adds	r3, r0, #0
                  ((var5 * (4 / (4 + (float)dev->calib.res_heat_range)) *
 80051c4:	1c19      	adds	r1, r3, #0
 80051c6:	1c20      	adds	r0, r4, #0
 80051c8:	f7fb fee2 	bl	8000f90 <__aeabi_fmul>
 80051cc:	1c03      	adds	r3, r0, #0
                    (1 / (1 + ((float)dev->calib.res_heat_val * 0.002f)))) -
 80051ce:	490f      	ldr	r1, [pc, #60]	@ (800520c <calc_res_heat+0x190>)
 80051d0:	1c18      	adds	r0, r3, #0
 80051d2:	f7fc f837 	bl	8001244 <__aeabi_fsub>
 80051d6:	1c03      	adds	r3, r0, #0
        (uint8_t)(3.4f *
 80051d8:	490d      	ldr	r1, [pc, #52]	@ (8005210 <calc_res_heat+0x194>)
 80051da:	1c18      	adds	r0, r3, #0
 80051dc:	f7fb fed8 	bl	8000f90 <__aeabi_fmul>
 80051e0:	1c03      	adds	r3, r0, #0
    res_heat =
 80051e2:	250b      	movs	r5, #11
 80051e4:	197c      	adds	r4, r7, r5
 80051e6:	1c18      	adds	r0, r3, #0
 80051e8:	f7fb f9c0 	bl	800056c <__aeabi_f2uiz>
 80051ec:	0003      	movs	r3, r0
 80051ee:	7023      	strb	r3, [r4, #0]
                   25));

    return res_heat;
 80051f0:	197b      	adds	r3, r7, r5
 80051f2:	781b      	ldrb	r3, [r3, #0]
}
 80051f4:	0018      	movs	r0, r3
 80051f6:	46bd      	mov	sp, r7
 80051f8:	b008      	add	sp, #32
 80051fa:	bdb0      	pop	{r4, r5, r7, pc}
 80051fc:	42440000 	.word	0x42440000
 8005200:	3a03126f 	.word	0x3a03126f
 8005204:	3b1a0275 	.word	0x3b1a0275
 8005208:	3b03126f 	.word	0x3b03126f
 800520c:	41c80000 	.word	0x41c80000
 8005210:	4059999a 	.word	0x4059999a

08005214 <calc_gas_wait>:

#endif

/* This internal API is used to calculate the gas wait */
static uint8_t calc_gas_wait(uint16_t dur)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b084      	sub	sp, #16
 8005218:	af00      	add	r7, sp, #0
 800521a:	0002      	movs	r2, r0
 800521c:	1dbb      	adds	r3, r7, #6
 800521e:	801a      	strh	r2, [r3, #0]
    uint8_t factor = 0;
 8005220:	230f      	movs	r3, #15
 8005222:	18fb      	adds	r3, r7, r3
 8005224:	2200      	movs	r2, #0
 8005226:	701a      	strb	r2, [r3, #0]
    uint8_t durval;

    if (dur >= 0xfc0)
 8005228:	1dbb      	adds	r3, r7, #6
 800522a:	881a      	ldrh	r2, [r3, #0]
 800522c:	23fc      	movs	r3, #252	@ 0xfc
 800522e:	011b      	lsls	r3, r3, #4
 8005230:	429a      	cmp	r2, r3
 8005232:	d30f      	bcc.n	8005254 <calc_gas_wait+0x40>
    {
        durval = 0xff; /* Max duration*/
 8005234:	230e      	movs	r3, #14
 8005236:	18fb      	adds	r3, r7, r3
 8005238:	22ff      	movs	r2, #255	@ 0xff
 800523a:	701a      	strb	r2, [r3, #0]
 800523c:	e01a      	b.n	8005274 <calc_gas_wait+0x60>
    }
    else
    {
        while (dur > 0x3F)
        {
            dur = dur / 4;
 800523e:	1dbb      	adds	r3, r7, #6
 8005240:	1dba      	adds	r2, r7, #6
 8005242:	8812      	ldrh	r2, [r2, #0]
 8005244:	0892      	lsrs	r2, r2, #2
 8005246:	801a      	strh	r2, [r3, #0]
            factor += 1;
 8005248:	220f      	movs	r2, #15
 800524a:	18bb      	adds	r3, r7, r2
 800524c:	18ba      	adds	r2, r7, r2
 800524e:	7812      	ldrb	r2, [r2, #0]
 8005250:	3201      	adds	r2, #1
 8005252:	701a      	strb	r2, [r3, #0]
        while (dur > 0x3F)
 8005254:	1dbb      	adds	r3, r7, #6
 8005256:	881b      	ldrh	r3, [r3, #0]
 8005258:	2b3f      	cmp	r3, #63	@ 0x3f
 800525a:	d8f0      	bhi.n	800523e <calc_gas_wait+0x2a>
        }

        durval = (uint8_t)(dur + (factor * 64));
 800525c:	1dbb      	adds	r3, r7, #6
 800525e:	881b      	ldrh	r3, [r3, #0]
 8005260:	b2d9      	uxtb	r1, r3
 8005262:	230f      	movs	r3, #15
 8005264:	18fb      	adds	r3, r7, r3
 8005266:	781b      	ldrb	r3, [r3, #0]
 8005268:	019b      	lsls	r3, r3, #6
 800526a:	b2da      	uxtb	r2, r3
 800526c:	230e      	movs	r3, #14
 800526e:	18fb      	adds	r3, r7, r3
 8005270:	188a      	adds	r2, r1, r2
 8005272:	701a      	strb	r2, [r3, #0]
    }

    return durval;
 8005274:	230e      	movs	r3, #14
 8005276:	18fb      	adds	r3, r7, r3
 8005278:	781b      	ldrb	r3, [r3, #0]
}
 800527a:	0018      	movs	r0, r3
 800527c:	46bd      	mov	sp, r7
 800527e:	b004      	add	sp, #16
 8005280:	bd80      	pop	{r7, pc}
	...

08005284 <read_field_data>:

/* This internal API is used to read a single data of the sensor */
static int8_t read_field_data(uint8_t index, struct bme68x_data *data, struct bme68x_dev *dev)
{
 8005284:	b5b0      	push	{r4, r5, r7, lr}
 8005286:	b08e      	sub	sp, #56	@ 0x38
 8005288:	af00      	add	r7, sp, #0
 800528a:	60b9      	str	r1, [r7, #8]
 800528c:	607a      	str	r2, [r7, #4]
 800528e:	230f      	movs	r3, #15
 8005290:	18fb      	adds	r3, r7, r3
 8005292:	1c02      	adds	r2, r0, #0
 8005294:	701a      	strb	r2, [r3, #0]
    int8_t rslt = BME68X_OK;
 8005296:	2337      	movs	r3, #55	@ 0x37
 8005298:	18fb      	adds	r3, r7, r3
 800529a:	2200      	movs	r2, #0
 800529c:	701a      	strb	r2, [r3, #0]
    uint8_t buff[BME68X_LEN_FIELD] = { 0 };
 800529e:	2310      	movs	r3, #16
 80052a0:	18fb      	adds	r3, r7, r3
 80052a2:	0018      	movs	r0, r3
 80052a4:	2311      	movs	r3, #17
 80052a6:	001a      	movs	r2, r3
 80052a8:	2100      	movs	r1, #0
 80052aa:	f006 f851 	bl	800b350 <memset>
    uint8_t gas_range_l, gas_range_h;
    uint32_t adc_temp;
    uint32_t adc_pres;
    uint16_t adc_hum;
    uint16_t adc_gas_res_low, adc_gas_res_high;
    uint8_t tries = 5;
 80052ae:	2336      	movs	r3, #54	@ 0x36
 80052b0:	18fb      	adds	r3, r7, r3
 80052b2:	2205      	movs	r2, #5
 80052b4:	701a      	strb	r2, [r3, #0]

    while ((tries) && (rslt == BME68X_OK))
 80052b6:	e14e      	b.n	8005556 <read_field_data+0x2d2>
    {
        rslt = bme68x_get_regs(((uint8_t)(BME68X_REG_FIELD0 + (index * BME68X_LEN_FIELD_OFFSET))),
 80052b8:	230f      	movs	r3, #15
 80052ba:	18fb      	adds	r3, r7, r3
 80052bc:	781b      	ldrb	r3, [r3, #0]
 80052be:	1c1a      	adds	r2, r3, #0
 80052c0:	0112      	lsls	r2, r2, #4
 80052c2:	18d3      	adds	r3, r2, r3
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	331d      	adds	r3, #29
 80052c8:	b2d8      	uxtb	r0, r3
 80052ca:	2537      	movs	r5, #55	@ 0x37
 80052cc:	197c      	adds	r4, r7, r5
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2210      	movs	r2, #16
 80052d2:	18b9      	adds	r1, r7, r2
 80052d4:	2211      	movs	r2, #17
 80052d6:	f7fe fdef 	bl	8003eb8 <bme68x_get_regs>
 80052da:	0003      	movs	r3, r0
 80052dc:	7023      	strb	r3, [r4, #0]
                               buff,
                               (uint16_t)BME68X_LEN_FIELD,
                               dev);
        if (!data)
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d103      	bne.n	80052ec <read_field_data+0x68>
        {
            rslt = BME68X_E_NULL_PTR;
 80052e4:	197b      	adds	r3, r7, r5
 80052e6:	22ff      	movs	r2, #255	@ 0xff
 80052e8:	701a      	strb	r2, [r3, #0]
            break;
 80052ea:	e140      	b.n	800556e <read_field_data+0x2ea>
        }

        data->status = buff[0] & BME68X_NEW_DATA_MSK;
 80052ec:	2010      	movs	r0, #16
 80052ee:	183b      	adds	r3, r7, r0
 80052f0:	781b      	ldrb	r3, [r3, #0]
 80052f2:	227f      	movs	r2, #127	@ 0x7f
 80052f4:	4393      	bics	r3, r2
 80052f6:	b2da      	uxtb	r2, r3
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	701a      	strb	r2, [r3, #0]
        data->gas_index = buff[0] & BME68X_GAS_INDEX_MSK;
 80052fc:	183b      	adds	r3, r7, r0
 80052fe:	781b      	ldrb	r3, [r3, #0]
 8005300:	220f      	movs	r2, #15
 8005302:	4013      	ands	r3, r2
 8005304:	b2da      	uxtb	r2, r3
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	705a      	strb	r2, [r3, #1]
        data->meas_index = buff[1];
 800530a:	183b      	adds	r3, r7, r0
 800530c:	785a      	ldrb	r2, [r3, #1]
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	709a      	strb	r2, [r3, #2]

        /* read the raw data from the sensor */
        adc_pres = (uint32_t)(((uint32_t)buff[2] * 4096) | ((uint32_t)buff[3] * 16) | ((uint32_t)buff[4] / 16));
 8005312:	183b      	adds	r3, r7, r0
 8005314:	789b      	ldrb	r3, [r3, #2]
 8005316:	031a      	lsls	r2, r3, #12
 8005318:	183b      	adds	r3, r7, r0
 800531a:	78db      	ldrb	r3, [r3, #3]
 800531c:	011b      	lsls	r3, r3, #4
 800531e:	4313      	orrs	r3, r2
 8005320:	183a      	adds	r2, r7, r0
 8005322:	7912      	ldrb	r2, [r2, #4]
 8005324:	0912      	lsrs	r2, r2, #4
 8005326:	b2d2      	uxtb	r2, r2
 8005328:	4313      	orrs	r3, r2
 800532a:	633b      	str	r3, [r7, #48]	@ 0x30
        adc_temp = (uint32_t)(((uint32_t)buff[5] * 4096) | ((uint32_t)buff[6] * 16) | ((uint32_t)buff[7] / 16));
 800532c:	183b      	adds	r3, r7, r0
 800532e:	795b      	ldrb	r3, [r3, #5]
 8005330:	031a      	lsls	r2, r3, #12
 8005332:	183b      	adds	r3, r7, r0
 8005334:	799b      	ldrb	r3, [r3, #6]
 8005336:	011b      	lsls	r3, r3, #4
 8005338:	4313      	orrs	r3, r2
 800533a:	183a      	adds	r2, r7, r0
 800533c:	79d2      	ldrb	r2, [r2, #7]
 800533e:	0912      	lsrs	r2, r2, #4
 8005340:	b2d2      	uxtb	r2, r2
 8005342:	4313      	orrs	r3, r2
 8005344:	62fb      	str	r3, [r7, #44]	@ 0x2c
        adc_hum = (uint16_t)(((uint32_t)buff[8] * 256) | (uint32_t)buff[9]);
 8005346:	183b      	adds	r3, r7, r0
 8005348:	7a1b      	ldrb	r3, [r3, #8]
 800534a:	021b      	lsls	r3, r3, #8
 800534c:	b29a      	uxth	r2, r3
 800534e:	183b      	adds	r3, r7, r0
 8005350:	7a5b      	ldrb	r3, [r3, #9]
 8005352:	0019      	movs	r1, r3
 8005354:	232a      	movs	r3, #42	@ 0x2a
 8005356:	18fb      	adds	r3, r7, r3
 8005358:	430a      	orrs	r2, r1
 800535a:	801a      	strh	r2, [r3, #0]
        adc_gas_res_low = (uint16_t)((uint32_t)buff[13] * 4 | (((uint32_t)buff[14]) / 64));
 800535c:	183b      	adds	r3, r7, r0
 800535e:	7b5b      	ldrb	r3, [r3, #13]
 8005360:	009b      	lsls	r3, r3, #2
 8005362:	b29a      	uxth	r2, r3
 8005364:	183b      	adds	r3, r7, r0
 8005366:	7b9b      	ldrb	r3, [r3, #14]
 8005368:	099b      	lsrs	r3, r3, #6
 800536a:	b2db      	uxtb	r3, r3
 800536c:	0019      	movs	r1, r3
 800536e:	2328      	movs	r3, #40	@ 0x28
 8005370:	18fb      	adds	r3, r7, r3
 8005372:	430a      	orrs	r2, r1
 8005374:	801a      	strh	r2, [r3, #0]
        adc_gas_res_high = (uint16_t)((uint32_t)buff[15] * 4 | (((uint32_t)buff[16]) / 64));
 8005376:	183b      	adds	r3, r7, r0
 8005378:	7bdb      	ldrb	r3, [r3, #15]
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	b29a      	uxth	r2, r3
 800537e:	183b      	adds	r3, r7, r0
 8005380:	7c1b      	ldrb	r3, [r3, #16]
 8005382:	099b      	lsrs	r3, r3, #6
 8005384:	b2db      	uxtb	r3, r3
 8005386:	0019      	movs	r1, r3
 8005388:	2326      	movs	r3, #38	@ 0x26
 800538a:	18fb      	adds	r3, r7, r3
 800538c:	430a      	orrs	r2, r1
 800538e:	801a      	strh	r2, [r3, #0]
        gas_range_l = buff[14] & BME68X_GAS_RANGE_MSK;
 8005390:	183b      	adds	r3, r7, r0
 8005392:	7b9a      	ldrb	r2, [r3, #14]
 8005394:	2325      	movs	r3, #37	@ 0x25
 8005396:	18fb      	adds	r3, r7, r3
 8005398:	210f      	movs	r1, #15
 800539a:	400a      	ands	r2, r1
 800539c:	701a      	strb	r2, [r3, #0]
        gas_range_h = buff[16] & BME68X_GAS_RANGE_MSK;
 800539e:	183b      	adds	r3, r7, r0
 80053a0:	7c1a      	ldrb	r2, [r3, #16]
 80053a2:	2324      	movs	r3, #36	@ 0x24
 80053a4:	18fb      	adds	r3, r7, r3
 80053a6:	210f      	movs	r1, #15
 80053a8:	400a      	ands	r2, r1
 80053aa:	701a      	strb	r2, [r3, #0]
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d11c      	bne.n	80053ee <read_field_data+0x16a>
        {
            data->status |= buff[16] & BME68X_GASM_VALID_MSK;
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	781b      	ldrb	r3, [r3, #0]
 80053b8:	b25a      	sxtb	r2, r3
 80053ba:	183b      	adds	r3, r7, r0
 80053bc:	7c1b      	ldrb	r3, [r3, #16]
 80053be:	b25b      	sxtb	r3, r3
 80053c0:	2120      	movs	r1, #32
 80053c2:	400b      	ands	r3, r1
 80053c4:	b25b      	sxtb	r3, r3
 80053c6:	4313      	orrs	r3, r2
 80053c8:	b25b      	sxtb	r3, r3
 80053ca:	b2da      	uxtb	r2, r3
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	701a      	strb	r2, [r3, #0]
            data->status |= buff[16] & BME68X_HEAT_STAB_MSK;
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	781b      	ldrb	r3, [r3, #0]
 80053d4:	b25a      	sxtb	r2, r3
 80053d6:	183b      	adds	r3, r7, r0
 80053d8:	7c1b      	ldrb	r3, [r3, #16]
 80053da:	b25b      	sxtb	r3, r3
 80053dc:	2110      	movs	r1, #16
 80053de:	400b      	ands	r3, r1
 80053e0:	b25b      	sxtb	r3, r3
 80053e2:	4313      	orrs	r3, r2
 80053e4:	b25b      	sxtb	r3, r3
 80053e6:	b2da      	uxtb	r2, r3
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	701a      	strb	r2, [r3, #0]
 80053ec:	e01c      	b.n	8005428 <read_field_data+0x1a4>
        }
        else
        {
            data->status |= buff[14] & BME68X_GASM_VALID_MSK;
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	b25a      	sxtb	r2, r3
 80053f4:	2010      	movs	r0, #16
 80053f6:	183b      	adds	r3, r7, r0
 80053f8:	7b9b      	ldrb	r3, [r3, #14]
 80053fa:	b25b      	sxtb	r3, r3
 80053fc:	2120      	movs	r1, #32
 80053fe:	400b      	ands	r3, r1
 8005400:	b25b      	sxtb	r3, r3
 8005402:	4313      	orrs	r3, r2
 8005404:	b25b      	sxtb	r3, r3
 8005406:	b2da      	uxtb	r2, r3
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	701a      	strb	r2, [r3, #0]
            data->status |= buff[14] & BME68X_HEAT_STAB_MSK;
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	781b      	ldrb	r3, [r3, #0]
 8005410:	b25a      	sxtb	r2, r3
 8005412:	183b      	adds	r3, r7, r0
 8005414:	7b9b      	ldrb	r3, [r3, #14]
 8005416:	b25b      	sxtb	r3, r3
 8005418:	2110      	movs	r1, #16
 800541a:	400b      	ands	r3, r1
 800541c:	b25b      	sxtb	r3, r3
 800541e:	4313      	orrs	r3, r2
 8005420:	b25b      	sxtb	r3, r3
 8005422:	b2da      	uxtb	r2, r3
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	701a      	strb	r2, [r3, #0]
        }

        if ((data->status & BME68X_NEW_DATA_MSK) && (rslt == BME68X_OK))
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	781b      	ldrb	r3, [r3, #0]
 800542c:	b25b      	sxtb	r3, r3
 800542e:	2b00      	cmp	r3, #0
 8005430:	db00      	blt.n	8005434 <read_field_data+0x1b0>
 8005432:	e07d      	b.n	8005530 <read_field_data+0x2ac>
 8005434:	2237      	movs	r2, #55	@ 0x37
 8005436:	18bb      	adds	r3, r7, r2
 8005438:	781b      	ldrb	r3, [r3, #0]
 800543a:	b25b      	sxtb	r3, r3
 800543c:	2b00      	cmp	r3, #0
 800543e:	d000      	beq.n	8005442 <read_field_data+0x1be>
 8005440:	e076      	b.n	8005530 <read_field_data+0x2ac>
        {
            rslt = bme68x_get_regs(BME68X_REG_RES_HEAT0 + data->gas_index, &data->res_heat, 1, dev);
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	785b      	ldrb	r3, [r3, #1]
 8005446:	335a      	adds	r3, #90	@ 0x5a
 8005448:	b2d8      	uxtb	r0, r3
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	1cd9      	adds	r1, r3, #3
 800544e:	0015      	movs	r5, r2
 8005450:	18bc      	adds	r4, r7, r2
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2201      	movs	r2, #1
 8005456:	f7fe fd2f 	bl	8003eb8 <bme68x_get_regs>
 800545a:	0003      	movs	r3, r0
 800545c:	7023      	strb	r3, [r4, #0]
            if (rslt == BME68X_OK)
 800545e:	002a      	movs	r2, r5
 8005460:	18bb      	adds	r3, r7, r2
 8005462:	781b      	ldrb	r3, [r3, #0]
 8005464:	b25b      	sxtb	r3, r3
 8005466:	2b00      	cmp	r3, #0
 8005468:	d10c      	bne.n	8005484 <read_field_data+0x200>
            {
                rslt = bme68x_get_regs(BME68X_REG_IDAC_HEAT0 + data->gas_index, &data->idac, 1, dev);
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	785b      	ldrb	r3, [r3, #1]
 800546e:	3350      	adds	r3, #80	@ 0x50
 8005470:	b2d8      	uxtb	r0, r3
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	1d19      	adds	r1, r3, #4
 8005476:	18bc      	adds	r4, r7, r2
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f7fe fd1c 	bl	8003eb8 <bme68x_get_regs>
 8005480:	0003      	movs	r3, r0
 8005482:	7023      	strb	r3, [r4, #0]
            }

            if (rslt == BME68X_OK)
 8005484:	2237      	movs	r2, #55	@ 0x37
 8005486:	18bb      	adds	r3, r7, r2
 8005488:	781b      	ldrb	r3, [r3, #0]
 800548a:	b25b      	sxtb	r3, r3
 800548c:	2b00      	cmp	r3, #0
 800548e:	d10c      	bne.n	80054aa <read_field_data+0x226>
            {
                rslt = bme68x_get_regs(BME68X_REG_GAS_WAIT0 + data->gas_index, &data->gas_wait, 1, dev);
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	785b      	ldrb	r3, [r3, #1]
 8005494:	3364      	adds	r3, #100	@ 0x64
 8005496:	b2d8      	uxtb	r0, r3
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	1d59      	adds	r1, r3, #5
 800549c:	18bc      	adds	r4, r7, r2
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2201      	movs	r2, #1
 80054a2:	f7fe fd09 	bl	8003eb8 <bme68x_get_regs>
 80054a6:	0003      	movs	r3, r0
 80054a8:	7023      	strb	r3, [r4, #0]
            }

            if (rslt == BME68X_OK)
 80054aa:	2337      	movs	r3, #55	@ 0x37
 80054ac:	18fb      	adds	r3, r7, r3
 80054ae:	781b      	ldrb	r3, [r3, #0]
 80054b0:	b25b      	sxtb	r3, r3
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d13c      	bne.n	8005530 <read_field_data+0x2ac>
            {
                data->temperature = calc_temperature(adc_temp, dev);
 80054b6:	687a      	ldr	r2, [r7, #4]
 80054b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054ba:	0011      	movs	r1, r2
 80054bc:	0018      	movs	r0, r3
 80054be:	f7ff fa17 	bl	80048f0 <calc_temperature>
 80054c2:	1c02      	adds	r2, r0, #0
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	609a      	str	r2, [r3, #8]
                data->pressure = calc_pressure(adc_pres, dev);
 80054c8:	687a      	ldr	r2, [r7, #4]
 80054ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054cc:	0011      	movs	r1, r2
 80054ce:	0018      	movs	r0, r3
 80054d0:	f7ff faa6 	bl	8004a20 <calc_pressure>
 80054d4:	1c02      	adds	r2, r0, #0
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	60da      	str	r2, [r3, #12]
                data->humidity = calc_humidity(adc_hum, dev);
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	232a      	movs	r3, #42	@ 0x2a
 80054de:	18fb      	adds	r3, r7, r3
 80054e0:	881b      	ldrh	r3, [r3, #0]
 80054e2:	0011      	movs	r1, r2
 80054e4:	0018      	movs	r0, r3
 80054e6:	f7ff fbfb 	bl	8004ce0 <calc_humidity>
 80054ea:	1c02      	adds	r2, r0, #0
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	611a      	str	r2, [r3, #16]
                if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d10d      	bne.n	8005514 <read_field_data+0x290>
                {
                    data->gas_resistance = calc_gas_resistance_high(adc_gas_res_high, gas_range_h);
 80054f8:	2324      	movs	r3, #36	@ 0x24
 80054fa:	18fb      	adds	r3, r7, r3
 80054fc:	781a      	ldrb	r2, [r3, #0]
 80054fe:	2326      	movs	r3, #38	@ 0x26
 8005500:	18fb      	adds	r3, r7, r3
 8005502:	881b      	ldrh	r3, [r3, #0]
 8005504:	0011      	movs	r1, r2
 8005506:	0018      	movs	r0, r3
 8005508:	f7ff fd7a 	bl	8005000 <calc_gas_resistance_high>
 800550c:	1c02      	adds	r2, r0, #0
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	615a      	str	r2, [r3, #20]
                else
                {
                    data->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
                }

                break;
 8005512:	e02c      	b.n	800556e <read_field_data+0x2ea>
                    data->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
 8005514:	687a      	ldr	r2, [r7, #4]
 8005516:	2325      	movs	r3, #37	@ 0x25
 8005518:	18fb      	adds	r3, r7, r3
 800551a:	7819      	ldrb	r1, [r3, #0]
 800551c:	2328      	movs	r3, #40	@ 0x28
 800551e:	18fb      	adds	r3, r7, r3
 8005520:	881b      	ldrh	r3, [r3, #0]
 8005522:	0018      	movs	r0, r3
 8005524:	f7ff fcb8 	bl	8004e98 <calc_gas_resistance_low>
 8005528:	1c02      	adds	r2, r0, #0
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	615a      	str	r2, [r3, #20]
                break;
 800552e:	e01e      	b.n	800556e <read_field_data+0x2ea>
            }
        }

        if (rslt == BME68X_OK)
 8005530:	2337      	movs	r3, #55	@ 0x37
 8005532:	18fb      	adds	r3, r7, r3
 8005534:	781b      	ldrb	r3, [r3, #0]
 8005536:	b25b      	sxtb	r3, r3
 8005538:	2b00      	cmp	r3, #0
 800553a:	d106      	bne.n	800554a <read_field_data+0x2c6>
        {
            dev->delay_us(BME68X_PERIOD_POLL, dev->intf_ptr);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	480e      	ldr	r0, [pc, #56]	@ (8005580 <read_field_data+0x2fc>)
 8005546:	0019      	movs	r1, r3
 8005548:	4790      	blx	r2
        }

        tries--;
 800554a:	2136      	movs	r1, #54	@ 0x36
 800554c:	187b      	adds	r3, r7, r1
 800554e:	781a      	ldrb	r2, [r3, #0]
 8005550:	187b      	adds	r3, r7, r1
 8005552:	3a01      	subs	r2, #1
 8005554:	701a      	strb	r2, [r3, #0]
    while ((tries) && (rslt == BME68X_OK))
 8005556:	2336      	movs	r3, #54	@ 0x36
 8005558:	18fb      	adds	r3, r7, r3
 800555a:	781b      	ldrb	r3, [r3, #0]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d006      	beq.n	800556e <read_field_data+0x2ea>
 8005560:	2337      	movs	r3, #55	@ 0x37
 8005562:	18fb      	adds	r3, r7, r3
 8005564:	781b      	ldrb	r3, [r3, #0]
 8005566:	b25b      	sxtb	r3, r3
 8005568:	2b00      	cmp	r3, #0
 800556a:	d100      	bne.n	800556e <read_field_data+0x2ea>
 800556c:	e6a4      	b.n	80052b8 <read_field_data+0x34>
    }

    return rslt;
 800556e:	2337      	movs	r3, #55	@ 0x37
 8005570:	18fb      	adds	r3, r7, r3
 8005572:	781b      	ldrb	r3, [r3, #0]
 8005574:	b25b      	sxtb	r3, r3
}
 8005576:	0018      	movs	r0, r3
 8005578:	46bd      	mov	sp, r7
 800557a:	b00e      	add	sp, #56	@ 0x38
 800557c:	bdb0      	pop	{r4, r5, r7, pc}
 800557e:	46c0      	nop			@ (mov r8, r8)
 8005580:	00002710 	.word	0x00002710

08005584 <read_all_field_data>:

/* This internal API is used to read all data fields of the sensor */
static int8_t read_all_field_data(struct bme68x_data * const data[], struct bme68x_dev *dev)
{
 8005584:	b5b0      	push	{r4, r5, r7, lr}
 8005586:	b09c      	sub	sp, #112	@ 0x70
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
 800558c:	6039      	str	r1, [r7, #0]
    int8_t rslt = BME68X_OK;
 800558e:	246f      	movs	r4, #111	@ 0x6f
 8005590:	193b      	adds	r3, r7, r4
 8005592:	2200      	movs	r2, #0
 8005594:	701a      	strb	r2, [r3, #0]
    uint8_t buff[BME68X_LEN_FIELD * 3] = { 0 };
 8005596:	2328      	movs	r3, #40	@ 0x28
 8005598:	18fb      	adds	r3, r7, r3
 800559a:	0018      	movs	r0, r3
 800559c:	2333      	movs	r3, #51	@ 0x33
 800559e:	001a      	movs	r2, r3
 80055a0:	2100      	movs	r1, #0
 80055a2:	f005 fed5 	bl	800b350 <memset>
    uint32_t adc_temp;
    uint32_t adc_pres;
    uint16_t adc_hum;
    uint16_t adc_gas_res_low, adc_gas_res_high;
    uint8_t off;
    uint8_t set_val[30] = { 0 }; /* idac, res_heat, gas_wait */
 80055a6:	2308      	movs	r3, #8
 80055a8:	18fb      	adds	r3, r7, r3
 80055aa:	0018      	movs	r0, r3
 80055ac:	231e      	movs	r3, #30
 80055ae:	001a      	movs	r2, r3
 80055b0:	2100      	movs	r1, #0
 80055b2:	f005 fecd 	bl	800b350 <memset>
    uint8_t i;

    if (!data[0] && !data[1] && !data[2])
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d10c      	bne.n	80055d8 <read_all_field_data+0x54>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	3304      	adds	r3, #4
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d107      	bne.n	80055d8 <read_all_field_data+0x54>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	3308      	adds	r3, #8
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d102      	bne.n	80055d8 <read_all_field_data+0x54>
    {
        rslt = BME68X_E_NULL_PTR;
 80055d2:	193b      	adds	r3, r7, r4
 80055d4:	22ff      	movs	r2, #255	@ 0xff
 80055d6:	701a      	strb	r2, [r3, #0]
    }

    if (rslt == BME68X_OK)
 80055d8:	226f      	movs	r2, #111	@ 0x6f
 80055da:	18bb      	adds	r3, r7, r2
 80055dc:	781b      	ldrb	r3, [r3, #0]
 80055de:	b25b      	sxtb	r3, r3
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d109      	bne.n	80055f8 <read_all_field_data+0x74>
    {
        rslt = bme68x_get_regs(BME68X_REG_FIELD0, buff, (uint32_t) BME68X_LEN_FIELD * 3, dev);
 80055e4:	18bc      	adds	r4, r7, r2
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	2228      	movs	r2, #40	@ 0x28
 80055ea:	18b9      	adds	r1, r7, r2
 80055ec:	2233      	movs	r2, #51	@ 0x33
 80055ee:	201d      	movs	r0, #29
 80055f0:	f7fe fc62 	bl	8003eb8 <bme68x_get_regs>
 80055f4:	0003      	movs	r3, r0
 80055f6:	7023      	strb	r3, [r4, #0]
    }

    if (rslt == BME68X_OK)
 80055f8:	226f      	movs	r2, #111	@ 0x6f
 80055fa:	18bb      	adds	r3, r7, r2
 80055fc:	781b      	ldrb	r3, [r3, #0]
 80055fe:	b25b      	sxtb	r3, r3
 8005600:	2b00      	cmp	r3, #0
 8005602:	d109      	bne.n	8005618 <read_all_field_data+0x94>
    {
        rslt = bme68x_get_regs(BME68X_REG_IDAC_HEAT0, set_val, 30, dev);
 8005604:	18bc      	adds	r4, r7, r2
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	2208      	movs	r2, #8
 800560a:	18b9      	adds	r1, r7, r2
 800560c:	221e      	movs	r2, #30
 800560e:	2050      	movs	r0, #80	@ 0x50
 8005610:	f7fe fc52 	bl	8003eb8 <bme68x_get_regs>
 8005614:	0003      	movs	r3, r0
 8005616:	7023      	strb	r3, [r4, #0]
    }

    for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 8005618:	236e      	movs	r3, #110	@ 0x6e
 800561a:	18fb      	adds	r3, r7, r3
 800561c:	2200      	movs	r2, #0
 800561e:	701a      	strb	r2, [r3, #0]
 8005620:	e1af      	b.n	8005982 <read_all_field_data+0x3fe>
    {
        off = (uint8_t)(i * BME68X_LEN_FIELD);
 8005622:	206d      	movs	r0, #109	@ 0x6d
 8005624:	183a      	adds	r2, r7, r0
 8005626:	256e      	movs	r5, #110	@ 0x6e
 8005628:	197b      	adds	r3, r7, r5
 800562a:	781b      	ldrb	r3, [r3, #0]
 800562c:	1c19      	adds	r1, r3, #0
 800562e:	0109      	lsls	r1, r1, #4
 8005630:	18cb      	adds	r3, r1, r3
 8005632:	7013      	strb	r3, [r2, #0]
        data[i]->status = buff[off] & BME68X_NEW_DATA_MSK;
 8005634:	183b      	adds	r3, r7, r0
 8005636:	781b      	ldrb	r3, [r3, #0]
 8005638:	2428      	movs	r4, #40	@ 0x28
 800563a:	193a      	adds	r2, r7, r4
 800563c:	5cd2      	ldrb	r2, [r2, r3]
 800563e:	197b      	adds	r3, r7, r5
 8005640:	781b      	ldrb	r3, [r3, #0]
 8005642:	009b      	lsls	r3, r3, #2
 8005644:	6879      	ldr	r1, [r7, #4]
 8005646:	18cb      	adds	r3, r1, r3
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	217f      	movs	r1, #127	@ 0x7f
 800564c:	438a      	bics	r2, r1
 800564e:	b2d2      	uxtb	r2, r2
 8005650:	701a      	strb	r2, [r3, #0]
        data[i]->gas_index = buff[off] & BME68X_GAS_INDEX_MSK;
 8005652:	183b      	adds	r3, r7, r0
 8005654:	781b      	ldrb	r3, [r3, #0]
 8005656:	193a      	adds	r2, r7, r4
 8005658:	5cd2      	ldrb	r2, [r2, r3]
 800565a:	197b      	adds	r3, r7, r5
 800565c:	781b      	ldrb	r3, [r3, #0]
 800565e:	009b      	lsls	r3, r3, #2
 8005660:	6879      	ldr	r1, [r7, #4]
 8005662:	18cb      	adds	r3, r1, r3
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	210f      	movs	r1, #15
 8005668:	400a      	ands	r2, r1
 800566a:	b2d2      	uxtb	r2, r2
 800566c:	705a      	strb	r2, [r3, #1]
        data[i]->meas_index = buff[off + 1];
 800566e:	183b      	adds	r3, r7, r0
 8005670:	781b      	ldrb	r3, [r3, #0]
 8005672:	1c5a      	adds	r2, r3, #1
 8005674:	197b      	adds	r3, r7, r5
 8005676:	781b      	ldrb	r3, [r3, #0]
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	6879      	ldr	r1, [r7, #4]
 800567c:	18cb      	adds	r3, r1, r3
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	1939      	adds	r1, r7, r4
 8005682:	5c8a      	ldrb	r2, [r1, r2]
 8005684:	709a      	strb	r2, [r3, #2]

        /* read the raw data from the sensor */
        adc_pres =
            (uint32_t) (((uint32_t) buff[off + 2] * 4096) | ((uint32_t) buff[off + 3] * 16) |
 8005686:	183b      	adds	r3, r7, r0
 8005688:	781b      	ldrb	r3, [r3, #0]
 800568a:	3302      	adds	r3, #2
 800568c:	193a      	adds	r2, r7, r4
 800568e:	5cd3      	ldrb	r3, [r2, r3]
 8005690:	031a      	lsls	r2, r3, #12
 8005692:	183b      	adds	r3, r7, r0
 8005694:	781b      	ldrb	r3, [r3, #0]
 8005696:	3303      	adds	r3, #3
 8005698:	1939      	adds	r1, r7, r4
 800569a:	5ccb      	ldrb	r3, [r1, r3]
 800569c:	011b      	lsls	r3, r3, #4
 800569e:	4313      	orrs	r3, r2
                        ((uint32_t) buff[off + 4] / 16));
 80056a0:	183a      	adds	r2, r7, r0
 80056a2:	7812      	ldrb	r2, [r2, #0]
 80056a4:	3204      	adds	r2, #4
 80056a6:	1939      	adds	r1, r7, r4
 80056a8:	5c8a      	ldrb	r2, [r1, r2]
 80056aa:	0912      	lsrs	r2, r2, #4
 80056ac:	b2d2      	uxtb	r2, r2
        adc_pres =
 80056ae:	4313      	orrs	r3, r2
 80056b0:	66bb      	str	r3, [r7, #104]	@ 0x68
        adc_temp =
            (uint32_t) (((uint32_t) buff[off + 5] * 4096) | ((uint32_t) buff[off + 6] * 16) |
 80056b2:	183b      	adds	r3, r7, r0
 80056b4:	781b      	ldrb	r3, [r3, #0]
 80056b6:	3305      	adds	r3, #5
 80056b8:	193a      	adds	r2, r7, r4
 80056ba:	5cd3      	ldrb	r3, [r2, r3]
 80056bc:	031a      	lsls	r2, r3, #12
 80056be:	183b      	adds	r3, r7, r0
 80056c0:	781b      	ldrb	r3, [r3, #0]
 80056c2:	3306      	adds	r3, #6
 80056c4:	1939      	adds	r1, r7, r4
 80056c6:	5ccb      	ldrb	r3, [r1, r3]
 80056c8:	011b      	lsls	r3, r3, #4
 80056ca:	4313      	orrs	r3, r2
                        ((uint32_t) buff[off + 7] / 16));
 80056cc:	183a      	adds	r2, r7, r0
 80056ce:	7812      	ldrb	r2, [r2, #0]
 80056d0:	3207      	adds	r2, #7
 80056d2:	1939      	adds	r1, r7, r4
 80056d4:	5c8a      	ldrb	r2, [r1, r2]
 80056d6:	0912      	lsrs	r2, r2, #4
 80056d8:	b2d2      	uxtb	r2, r2
        adc_temp =
 80056da:	4313      	orrs	r3, r2
 80056dc:	667b      	str	r3, [r7, #100]	@ 0x64
        adc_hum = (uint16_t) (((uint32_t) buff[off + 8] * 256) | (uint32_t) buff[off + 9]);
 80056de:	183b      	adds	r3, r7, r0
 80056e0:	781b      	ldrb	r3, [r3, #0]
 80056e2:	3308      	adds	r3, #8
 80056e4:	193a      	adds	r2, r7, r4
 80056e6:	5cd3      	ldrb	r3, [r2, r3]
 80056e8:	021b      	lsls	r3, r3, #8
 80056ea:	b29a      	uxth	r2, r3
 80056ec:	183b      	adds	r3, r7, r0
 80056ee:	781b      	ldrb	r3, [r3, #0]
 80056f0:	3309      	adds	r3, #9
 80056f2:	1939      	adds	r1, r7, r4
 80056f4:	5ccb      	ldrb	r3, [r1, r3]
 80056f6:	0019      	movs	r1, r3
 80056f8:	2362      	movs	r3, #98	@ 0x62
 80056fa:	18fb      	adds	r3, r7, r3
 80056fc:	430a      	orrs	r2, r1
 80056fe:	801a      	strh	r2, [r3, #0]
        adc_gas_res_low = (uint16_t) ((uint32_t) buff[off + 13] * 4 | (((uint32_t) buff[off + 14]) / 64));
 8005700:	183b      	adds	r3, r7, r0
 8005702:	781b      	ldrb	r3, [r3, #0]
 8005704:	330d      	adds	r3, #13
 8005706:	193a      	adds	r2, r7, r4
 8005708:	5cd3      	ldrb	r3, [r2, r3]
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	b29a      	uxth	r2, r3
 800570e:	183b      	adds	r3, r7, r0
 8005710:	781b      	ldrb	r3, [r3, #0]
 8005712:	330e      	adds	r3, #14
 8005714:	1939      	adds	r1, r7, r4
 8005716:	5ccb      	ldrb	r3, [r1, r3]
 8005718:	099b      	lsrs	r3, r3, #6
 800571a:	b2db      	uxtb	r3, r3
 800571c:	0019      	movs	r1, r3
 800571e:	2360      	movs	r3, #96	@ 0x60
 8005720:	18fb      	adds	r3, r7, r3
 8005722:	430a      	orrs	r2, r1
 8005724:	801a      	strh	r2, [r3, #0]
        adc_gas_res_high = (uint16_t) ((uint32_t) buff[off + 15] * 4 | (((uint32_t) buff[off + 16]) / 64));
 8005726:	183b      	adds	r3, r7, r0
 8005728:	781b      	ldrb	r3, [r3, #0]
 800572a:	330f      	adds	r3, #15
 800572c:	193a      	adds	r2, r7, r4
 800572e:	5cd3      	ldrb	r3, [r2, r3]
 8005730:	009b      	lsls	r3, r3, #2
 8005732:	b29a      	uxth	r2, r3
 8005734:	183b      	adds	r3, r7, r0
 8005736:	781b      	ldrb	r3, [r3, #0]
 8005738:	3310      	adds	r3, #16
 800573a:	1939      	adds	r1, r7, r4
 800573c:	5ccb      	ldrb	r3, [r1, r3]
 800573e:	099b      	lsrs	r3, r3, #6
 8005740:	b2db      	uxtb	r3, r3
 8005742:	0019      	movs	r1, r3
 8005744:	235e      	movs	r3, #94	@ 0x5e
 8005746:	18fb      	adds	r3, r7, r3
 8005748:	430a      	orrs	r2, r1
 800574a:	801a      	strh	r2, [r3, #0]
        gas_range_l = buff[off + 14] & BME68X_GAS_RANGE_MSK;
 800574c:	183b      	adds	r3, r7, r0
 800574e:	781b      	ldrb	r3, [r3, #0]
 8005750:	330e      	adds	r3, #14
 8005752:	193a      	adds	r2, r7, r4
 8005754:	5cd2      	ldrb	r2, [r2, r3]
 8005756:	235d      	movs	r3, #93	@ 0x5d
 8005758:	18fb      	adds	r3, r7, r3
 800575a:	210f      	movs	r1, #15
 800575c:	400a      	ands	r2, r1
 800575e:	701a      	strb	r2, [r3, #0]
        gas_range_h = buff[off + 16] & BME68X_GAS_RANGE_MSK;
 8005760:	183b      	adds	r3, r7, r0
 8005762:	781b      	ldrb	r3, [r3, #0]
 8005764:	3310      	adds	r3, #16
 8005766:	193a      	adds	r2, r7, r4
 8005768:	5cd2      	ldrb	r2, [r2, r3]
 800576a:	235c      	movs	r3, #92	@ 0x5c
 800576c:	18fb      	adds	r3, r7, r3
 800576e:	210f      	movs	r1, #15
 8005770:	400a      	ands	r2, r1
 8005772:	701a      	strb	r2, [r3, #0]
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	2b01      	cmp	r3, #1
 800577a:	d136      	bne.n	80057ea <read_all_field_data+0x266>
        {
            data[i]->status |= buff[off + 16] & BME68X_GASM_VALID_MSK;
 800577c:	197b      	adds	r3, r7, r5
 800577e:	781b      	ldrb	r3, [r3, #0]
 8005780:	009b      	lsls	r3, r3, #2
 8005782:	687a      	ldr	r2, [r7, #4]
 8005784:	18d3      	adds	r3, r2, r3
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	781b      	ldrb	r3, [r3, #0]
 800578a:	b25a      	sxtb	r2, r3
 800578c:	183b      	adds	r3, r7, r0
 800578e:	781b      	ldrb	r3, [r3, #0]
 8005790:	3310      	adds	r3, #16
 8005792:	1939      	adds	r1, r7, r4
 8005794:	5ccb      	ldrb	r3, [r1, r3]
 8005796:	b25b      	sxtb	r3, r3
 8005798:	2120      	movs	r1, #32
 800579a:	400b      	ands	r3, r1
 800579c:	b25b      	sxtb	r3, r3
 800579e:	4313      	orrs	r3, r2
 80057a0:	b259      	sxtb	r1, r3
 80057a2:	197b      	adds	r3, r7, r5
 80057a4:	781b      	ldrb	r3, [r3, #0]
 80057a6:	009b      	lsls	r3, r3, #2
 80057a8:	687a      	ldr	r2, [r7, #4]
 80057aa:	18d3      	adds	r3, r2, r3
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	b2ca      	uxtb	r2, r1
 80057b0:	701a      	strb	r2, [r3, #0]
            data[i]->status |= buff[off + 16] & BME68X_HEAT_STAB_MSK;
 80057b2:	197b      	adds	r3, r7, r5
 80057b4:	781b      	ldrb	r3, [r3, #0]
 80057b6:	009b      	lsls	r3, r3, #2
 80057b8:	687a      	ldr	r2, [r7, #4]
 80057ba:	18d3      	adds	r3, r2, r3
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	781b      	ldrb	r3, [r3, #0]
 80057c0:	b25a      	sxtb	r2, r3
 80057c2:	183b      	adds	r3, r7, r0
 80057c4:	781b      	ldrb	r3, [r3, #0]
 80057c6:	3310      	adds	r3, #16
 80057c8:	1939      	adds	r1, r7, r4
 80057ca:	5ccb      	ldrb	r3, [r1, r3]
 80057cc:	b25b      	sxtb	r3, r3
 80057ce:	2110      	movs	r1, #16
 80057d0:	400b      	ands	r3, r1
 80057d2:	b25b      	sxtb	r3, r3
 80057d4:	4313      	orrs	r3, r2
 80057d6:	b259      	sxtb	r1, r3
 80057d8:	197b      	adds	r3, r7, r5
 80057da:	781b      	ldrb	r3, [r3, #0]
 80057dc:	009b      	lsls	r3, r3, #2
 80057de:	687a      	ldr	r2, [r7, #4]
 80057e0:	18d3      	adds	r3, r2, r3
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	b2ca      	uxtb	r2, r1
 80057e6:	701a      	strb	r2, [r3, #0]
 80057e8:	e038      	b.n	800585c <read_all_field_data+0x2d8>
        }
        else
        {
            data[i]->status |= buff[off + 14] & BME68X_GASM_VALID_MSK;
 80057ea:	206e      	movs	r0, #110	@ 0x6e
 80057ec:	183b      	adds	r3, r7, r0
 80057ee:	781b      	ldrb	r3, [r3, #0]
 80057f0:	009b      	lsls	r3, r3, #2
 80057f2:	687a      	ldr	r2, [r7, #4]
 80057f4:	18d3      	adds	r3, r2, r3
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	781b      	ldrb	r3, [r3, #0]
 80057fa:	b25a      	sxtb	r2, r3
 80057fc:	246d      	movs	r4, #109	@ 0x6d
 80057fe:	193b      	adds	r3, r7, r4
 8005800:	781b      	ldrb	r3, [r3, #0]
 8005802:	330e      	adds	r3, #14
 8005804:	2528      	movs	r5, #40	@ 0x28
 8005806:	1979      	adds	r1, r7, r5
 8005808:	5ccb      	ldrb	r3, [r1, r3]
 800580a:	b25b      	sxtb	r3, r3
 800580c:	2120      	movs	r1, #32
 800580e:	400b      	ands	r3, r1
 8005810:	b25b      	sxtb	r3, r3
 8005812:	4313      	orrs	r3, r2
 8005814:	b259      	sxtb	r1, r3
 8005816:	183b      	adds	r3, r7, r0
 8005818:	781b      	ldrb	r3, [r3, #0]
 800581a:	009b      	lsls	r3, r3, #2
 800581c:	687a      	ldr	r2, [r7, #4]
 800581e:	18d3      	adds	r3, r2, r3
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	b2ca      	uxtb	r2, r1
 8005824:	701a      	strb	r2, [r3, #0]
            data[i]->status |= buff[off + 14] & BME68X_HEAT_STAB_MSK;
 8005826:	183b      	adds	r3, r7, r0
 8005828:	781b      	ldrb	r3, [r3, #0]
 800582a:	009b      	lsls	r3, r3, #2
 800582c:	687a      	ldr	r2, [r7, #4]
 800582e:	18d3      	adds	r3, r2, r3
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	781b      	ldrb	r3, [r3, #0]
 8005834:	b25a      	sxtb	r2, r3
 8005836:	193b      	adds	r3, r7, r4
 8005838:	781b      	ldrb	r3, [r3, #0]
 800583a:	330e      	adds	r3, #14
 800583c:	1979      	adds	r1, r7, r5
 800583e:	5ccb      	ldrb	r3, [r1, r3]
 8005840:	b25b      	sxtb	r3, r3
 8005842:	2110      	movs	r1, #16
 8005844:	400b      	ands	r3, r1
 8005846:	b25b      	sxtb	r3, r3
 8005848:	4313      	orrs	r3, r2
 800584a:	b259      	sxtb	r1, r3
 800584c:	183b      	adds	r3, r7, r0
 800584e:	781b      	ldrb	r3, [r3, #0]
 8005850:	009b      	lsls	r3, r3, #2
 8005852:	687a      	ldr	r2, [r7, #4]
 8005854:	18d3      	adds	r3, r2, r3
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	b2ca      	uxtb	r2, r1
 800585a:	701a      	strb	r2, [r3, #0]
        }

        data[i]->idac = set_val[data[i]->gas_index];
 800585c:	256e      	movs	r5, #110	@ 0x6e
 800585e:	197b      	adds	r3, r7, r5
 8005860:	781b      	ldrb	r3, [r3, #0]
 8005862:	009b      	lsls	r3, r3, #2
 8005864:	687a      	ldr	r2, [r7, #4]
 8005866:	18d3      	adds	r3, r2, r3
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	785b      	ldrb	r3, [r3, #1]
 800586c:	0019      	movs	r1, r3
 800586e:	197b      	adds	r3, r7, r5
 8005870:	781b      	ldrb	r3, [r3, #0]
 8005872:	009b      	lsls	r3, r3, #2
 8005874:	687a      	ldr	r2, [r7, #4]
 8005876:	18d3      	adds	r3, r2, r3
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	2008      	movs	r0, #8
 800587c:	183a      	adds	r2, r7, r0
 800587e:	5c52      	ldrb	r2, [r2, r1]
 8005880:	711a      	strb	r2, [r3, #4]
        data[i]->res_heat = set_val[10 + data[i]->gas_index];
 8005882:	197b      	adds	r3, r7, r5
 8005884:	781b      	ldrb	r3, [r3, #0]
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	18d3      	adds	r3, r2, r3
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	785b      	ldrb	r3, [r3, #1]
 8005890:	330a      	adds	r3, #10
 8005892:	001a      	movs	r2, r3
 8005894:	197b      	adds	r3, r7, r5
 8005896:	781b      	ldrb	r3, [r3, #0]
 8005898:	009b      	lsls	r3, r3, #2
 800589a:	6879      	ldr	r1, [r7, #4]
 800589c:	18cb      	adds	r3, r1, r3
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	1839      	adds	r1, r7, r0
 80058a2:	5c8a      	ldrb	r2, [r1, r2]
 80058a4:	70da      	strb	r2, [r3, #3]
        data[i]->gas_wait = set_val[20 + data[i]->gas_index];
 80058a6:	197b      	adds	r3, r7, r5
 80058a8:	781b      	ldrb	r3, [r3, #0]
 80058aa:	009b      	lsls	r3, r3, #2
 80058ac:	687a      	ldr	r2, [r7, #4]
 80058ae:	18d3      	adds	r3, r2, r3
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	785b      	ldrb	r3, [r3, #1]
 80058b4:	3314      	adds	r3, #20
 80058b6:	001a      	movs	r2, r3
 80058b8:	197b      	adds	r3, r7, r5
 80058ba:	781b      	ldrb	r3, [r3, #0]
 80058bc:	009b      	lsls	r3, r3, #2
 80058be:	6879      	ldr	r1, [r7, #4]
 80058c0:	18cb      	adds	r3, r1, r3
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	1839      	adds	r1, r7, r0
 80058c6:	5c8a      	ldrb	r2, [r1, r2]
 80058c8:	715a      	strb	r2, [r3, #5]
        data[i]->temperature = calc_temperature(adc_temp, dev);
 80058ca:	197b      	adds	r3, r7, r5
 80058cc:	781b      	ldrb	r3, [r3, #0]
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	687a      	ldr	r2, [r7, #4]
 80058d2:	18d3      	adds	r3, r2, r3
 80058d4:	681c      	ldr	r4, [r3, #0]
 80058d6:	683a      	ldr	r2, [r7, #0]
 80058d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80058da:	0011      	movs	r1, r2
 80058dc:	0018      	movs	r0, r3
 80058de:	f7ff f807 	bl	80048f0 <calc_temperature>
 80058e2:	1c03      	adds	r3, r0, #0
 80058e4:	60a3      	str	r3, [r4, #8]
        data[i]->pressure = calc_pressure(adc_pres, dev);
 80058e6:	197b      	adds	r3, r7, r5
 80058e8:	781b      	ldrb	r3, [r3, #0]
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	687a      	ldr	r2, [r7, #4]
 80058ee:	18d3      	adds	r3, r2, r3
 80058f0:	681c      	ldr	r4, [r3, #0]
 80058f2:	683a      	ldr	r2, [r7, #0]
 80058f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80058f6:	0011      	movs	r1, r2
 80058f8:	0018      	movs	r0, r3
 80058fa:	f7ff f891 	bl	8004a20 <calc_pressure>
 80058fe:	1c03      	adds	r3, r0, #0
 8005900:	60e3      	str	r3, [r4, #12]
        data[i]->humidity = calc_humidity(adc_hum, dev);
 8005902:	197b      	adds	r3, r7, r5
 8005904:	781b      	ldrb	r3, [r3, #0]
 8005906:	009b      	lsls	r3, r3, #2
 8005908:	687a      	ldr	r2, [r7, #4]
 800590a:	18d3      	adds	r3, r2, r3
 800590c:	681c      	ldr	r4, [r3, #0]
 800590e:	683a      	ldr	r2, [r7, #0]
 8005910:	2362      	movs	r3, #98	@ 0x62
 8005912:	18fb      	adds	r3, r7, r3
 8005914:	881b      	ldrh	r3, [r3, #0]
 8005916:	0011      	movs	r1, r2
 8005918:	0018      	movs	r0, r3
 800591a:	f7ff f9e1 	bl	8004ce0 <calc_humidity>
 800591e:	1c03      	adds	r3, r0, #0
 8005920:	6123      	str	r3, [r4, #16]
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	2b01      	cmp	r3, #1
 8005928:	d112      	bne.n	8005950 <read_all_field_data+0x3cc>
        {
            data[i]->gas_resistance = calc_gas_resistance_high(adc_gas_res_high, gas_range_h);
 800592a:	197b      	adds	r3, r7, r5
 800592c:	781b      	ldrb	r3, [r3, #0]
 800592e:	009b      	lsls	r3, r3, #2
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	18d3      	adds	r3, r2, r3
 8005934:	681c      	ldr	r4, [r3, #0]
 8005936:	235c      	movs	r3, #92	@ 0x5c
 8005938:	18fb      	adds	r3, r7, r3
 800593a:	781a      	ldrb	r2, [r3, #0]
 800593c:	235e      	movs	r3, #94	@ 0x5e
 800593e:	18fb      	adds	r3, r7, r3
 8005940:	881b      	ldrh	r3, [r3, #0]
 8005942:	0011      	movs	r1, r2
 8005944:	0018      	movs	r0, r3
 8005946:	f7ff fb5b 	bl	8005000 <calc_gas_resistance_high>
 800594a:	1c03      	adds	r3, r0, #0
 800594c:	6163      	str	r3, [r4, #20]
 800594e:	e012      	b.n	8005976 <read_all_field_data+0x3f2>
        }
        else
        {
            data[i]->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
 8005950:	236e      	movs	r3, #110	@ 0x6e
 8005952:	18fb      	adds	r3, r7, r3
 8005954:	781b      	ldrb	r3, [r3, #0]
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	687a      	ldr	r2, [r7, #4]
 800595a:	18d3      	adds	r3, r2, r3
 800595c:	681c      	ldr	r4, [r3, #0]
 800595e:	683a      	ldr	r2, [r7, #0]
 8005960:	235d      	movs	r3, #93	@ 0x5d
 8005962:	18fb      	adds	r3, r7, r3
 8005964:	7819      	ldrb	r1, [r3, #0]
 8005966:	2360      	movs	r3, #96	@ 0x60
 8005968:	18fb      	adds	r3, r7, r3
 800596a:	881b      	ldrh	r3, [r3, #0]
 800596c:	0018      	movs	r0, r3
 800596e:	f7ff fa93 	bl	8004e98 <calc_gas_resistance_low>
 8005972:	1c03      	adds	r3, r0, #0
 8005974:	6163      	str	r3, [r4, #20]
    for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 8005976:	216e      	movs	r1, #110	@ 0x6e
 8005978:	187b      	adds	r3, r7, r1
 800597a:	781a      	ldrb	r2, [r3, #0]
 800597c:	187b      	adds	r3, r7, r1
 800597e:	3201      	adds	r2, #1
 8005980:	701a      	strb	r2, [r3, #0]
 8005982:	236e      	movs	r3, #110	@ 0x6e
 8005984:	18fb      	adds	r3, r7, r3
 8005986:	781b      	ldrb	r3, [r3, #0]
 8005988:	2b02      	cmp	r3, #2
 800598a:	d806      	bhi.n	800599a <read_all_field_data+0x416>
 800598c:	236f      	movs	r3, #111	@ 0x6f
 800598e:	18fb      	adds	r3, r7, r3
 8005990:	781b      	ldrb	r3, [r3, #0]
 8005992:	b25b      	sxtb	r3, r3
 8005994:	2b00      	cmp	r3, #0
 8005996:	d100      	bne.n	800599a <read_all_field_data+0x416>
 8005998:	e643      	b.n	8005622 <read_all_field_data+0x9e>
        }
    }

    return rslt;
 800599a:	236f      	movs	r3, #111	@ 0x6f
 800599c:	18fb      	adds	r3, r7, r3
 800599e:	781b      	ldrb	r3, [r3, #0]
 80059a0:	b25b      	sxtb	r3, r3
}
 80059a2:	0018      	movs	r0, r3
 80059a4:	46bd      	mov	sp, r7
 80059a6:	b01c      	add	sp, #112	@ 0x70
 80059a8:	bdb0      	pop	{r4, r5, r7, pc}

080059aa <set_mem_page>:

/* This internal API is used to switch between SPI memory pages */
static int8_t set_mem_page(uint8_t reg_addr, struct bme68x_dev *dev)
{
 80059aa:	b5b0      	push	{r4, r5, r7, lr}
 80059ac:	b084      	sub	sp, #16
 80059ae:	af00      	add	r7, sp, #0
 80059b0:	0002      	movs	r2, r0
 80059b2:	6039      	str	r1, [r7, #0]
 80059b4:	1dfb      	adds	r3, r7, #7
 80059b6:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t reg;
    uint8_t mem_page;

    /* Check for null pointers in the device structure*/
    rslt = null_ptr_check(dev);
 80059b8:	250f      	movs	r5, #15
 80059ba:	197c      	adds	r4, r7, r5
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	0018      	movs	r0, r3
 80059c0:	f000 f8e1 	bl	8005b86 <null_ptr_check>
 80059c4:	0003      	movs	r3, r0
 80059c6:	7023      	strb	r3, [r4, #0]
    if (rslt == BME68X_OK)
 80059c8:	197b      	adds	r3, r7, r5
 80059ca:	781b      	ldrb	r3, [r3, #0]
 80059cc:	b25b      	sxtb	r3, r3
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d160      	bne.n	8005a94 <set_mem_page+0xea>
    {
        if (reg_addr > 0x7f)
 80059d2:	1dfb      	adds	r3, r7, #7
 80059d4:	781b      	ldrb	r3, [r3, #0]
 80059d6:	b25b      	sxtb	r3, r3
 80059d8:	2b00      	cmp	r3, #0
 80059da:	da04      	bge.n	80059e6 <set_mem_page+0x3c>
        {
            mem_page = BME68X_MEM_PAGE1;
 80059dc:	230e      	movs	r3, #14
 80059de:	18fb      	adds	r3, r7, r3
 80059e0:	2200      	movs	r2, #0
 80059e2:	701a      	strb	r2, [r3, #0]
 80059e4:	e003      	b.n	80059ee <set_mem_page+0x44>
        }
        else
        {
            mem_page = BME68X_MEM_PAGE0;
 80059e6:	230e      	movs	r3, #14
 80059e8:	18fb      	adds	r3, r7, r3
 80059ea:	2210      	movs	r2, #16
 80059ec:	701a      	strb	r2, [r3, #0]
        }

        if (mem_page != dev->mem_page)
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	7b5b      	ldrb	r3, [r3, #13]
 80059f2:	210e      	movs	r1, #14
 80059f4:	187a      	adds	r2, r7, r1
 80059f6:	7812      	ldrb	r2, [r2, #0]
 80059f8:	429a      	cmp	r2, r3
 80059fa:	d04b      	beq.n	8005a94 <set_mem_page+0xea>
        {
            dev->mem_page = mem_page;
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	187a      	adds	r2, r7, r1
 8005a00:	7812      	ldrb	r2, [r2, #0]
 8005a02:	735a      	strb	r2, [r3, #13]
            dev->intf_rslt = dev->read(BME68X_REG_MEM_PAGE | BME68X_SPI_RD_MSK, &reg, 1, dev->intf_ptr);
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	220d      	movs	r2, #13
 8005a0e:	18b9      	adds	r1, r7, r2
 8005a10:	2201      	movs	r2, #1
 8005a12:	20f3      	movs	r0, #243	@ 0xf3
 8005a14:	47a0      	blx	r4
 8005a16:	0003      	movs	r3, r0
 8005a18:	0019      	movs	r1, r3
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	224c      	movs	r2, #76	@ 0x4c
 8005a1e:	5499      	strb	r1, [r3, r2]
            if (dev->intf_rslt != 0)
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	224c      	movs	r2, #76	@ 0x4c
 8005a24:	569b      	ldrsb	r3, [r3, r2]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d003      	beq.n	8005a32 <set_mem_page+0x88>
            {
                rslt = BME68X_E_COM_FAIL;
 8005a2a:	230f      	movs	r3, #15
 8005a2c:	18fb      	adds	r3, r7, r3
 8005a2e:	22fe      	movs	r2, #254	@ 0xfe
 8005a30:	701a      	strb	r2, [r3, #0]
            }

            if (rslt == BME68X_OK)
 8005a32:	250f      	movs	r5, #15
 8005a34:	197b      	adds	r3, r7, r5
 8005a36:	781b      	ldrb	r3, [r3, #0]
 8005a38:	b25b      	sxtb	r3, r3
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d12a      	bne.n	8005a94 <set_mem_page+0xea>
            {
                reg = reg & (~BME68X_MEM_PAGE_MSK);
 8005a3e:	210d      	movs	r1, #13
 8005a40:	187b      	adds	r3, r7, r1
 8005a42:	781b      	ldrb	r3, [r3, #0]
 8005a44:	2210      	movs	r2, #16
 8005a46:	4393      	bics	r3, r2
 8005a48:	b2da      	uxtb	r2, r3
 8005a4a:	187b      	adds	r3, r7, r1
 8005a4c:	701a      	strb	r2, [r3, #0]
                reg = reg | (dev->mem_page & BME68X_MEM_PAGE_MSK);
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	7b5b      	ldrb	r3, [r3, #13]
 8005a52:	b25b      	sxtb	r3, r3
 8005a54:	2210      	movs	r2, #16
 8005a56:	4013      	ands	r3, r2
 8005a58:	b25a      	sxtb	r2, r3
 8005a5a:	187b      	adds	r3, r7, r1
 8005a5c:	781b      	ldrb	r3, [r3, #0]
 8005a5e:	b25b      	sxtb	r3, r3
 8005a60:	4313      	orrs	r3, r2
 8005a62:	b25b      	sxtb	r3, r3
 8005a64:	b2da      	uxtb	r2, r3
 8005a66:	187b      	adds	r3, r7, r1
 8005a68:	701a      	strb	r2, [r3, #0]
                dev->intf_rslt = dev->write(BME68X_REG_MEM_PAGE & BME68X_SPI_WR_MSK, &reg, 1, dev->intf_ptr);
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	1879      	adds	r1, r7, r1
 8005a74:	2201      	movs	r2, #1
 8005a76:	2073      	movs	r0, #115	@ 0x73
 8005a78:	47a0      	blx	r4
 8005a7a:	0003      	movs	r3, r0
 8005a7c:	0019      	movs	r1, r3
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	224c      	movs	r2, #76	@ 0x4c
 8005a82:	5499      	strb	r1, [r3, r2]
                if (dev->intf_rslt != 0)
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	224c      	movs	r2, #76	@ 0x4c
 8005a88:	569b      	ldrsb	r3, [r3, r2]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d002      	beq.n	8005a94 <set_mem_page+0xea>
                {
                    rslt = BME68X_E_COM_FAIL;
 8005a8e:	197b      	adds	r3, r7, r5
 8005a90:	22fe      	movs	r2, #254	@ 0xfe
 8005a92:	701a      	strb	r2, [r3, #0]
                }
            }
        }
    }

    return rslt;
 8005a94:	230f      	movs	r3, #15
 8005a96:	18fb      	adds	r3, r7, r3
 8005a98:	781b      	ldrb	r3, [r3, #0]
 8005a9a:	b25b      	sxtb	r3, r3
}
 8005a9c:	0018      	movs	r0, r3
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	b004      	add	sp, #16
 8005aa2:	bdb0      	pop	{r4, r5, r7, pc}

08005aa4 <get_mem_page>:

/* This internal API is used to get the current SPI memory page */
static int8_t get_mem_page(struct bme68x_dev *dev)
{
 8005aa4:	b5b0      	push	{r4, r5, r7, lr}
 8005aa6:	b084      	sub	sp, #16
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8005aac:	250f      	movs	r5, #15
 8005aae:	197c      	adds	r4, r7, r5
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	0018      	movs	r0, r3
 8005ab4:	f000 f867 	bl	8005b86 <null_ptr_check>
 8005ab8:	0003      	movs	r3, r0
 8005aba:	7023      	strb	r3, [r4, #0]
    if (rslt == BME68X_OK)
 8005abc:	197b      	adds	r3, r7, r5
 8005abe:	781b      	ldrb	r3, [r3, #0]
 8005ac0:	b25b      	sxtb	r3, r3
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d11e      	bne.n	8005b04 <get_mem_page+0x60>
    {
        dev->intf_rslt = dev->read(BME68X_REG_MEM_PAGE | BME68X_SPI_RD_MSK, &reg, 1, dev->intf_ptr);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	220e      	movs	r2, #14
 8005ad0:	18b9      	adds	r1, r7, r2
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	20f3      	movs	r0, #243	@ 0xf3
 8005ad6:	47a0      	blx	r4
 8005ad8:	0003      	movs	r3, r0
 8005ada:	0019      	movs	r1, r3
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	224c      	movs	r2, #76	@ 0x4c
 8005ae0:	5499      	strb	r1, [r3, r2]
        if (dev->intf_rslt != 0)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	224c      	movs	r2, #76	@ 0x4c
 8005ae6:	569b      	ldrsb	r3, [r3, r2]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d003      	beq.n	8005af4 <get_mem_page+0x50>
        {
            rslt = BME68X_E_COM_FAIL;
 8005aec:	197b      	adds	r3, r7, r5
 8005aee:	22fe      	movs	r2, #254	@ 0xfe
 8005af0:	701a      	strb	r2, [r3, #0]
 8005af2:	e007      	b.n	8005b04 <get_mem_page+0x60>
        }
        else
        {
            dev->mem_page = reg & BME68X_MEM_PAGE_MSK;
 8005af4:	230e      	movs	r3, #14
 8005af6:	18fb      	adds	r3, r7, r3
 8005af8:	781b      	ldrb	r3, [r3, #0]
 8005afa:	2210      	movs	r2, #16
 8005afc:	4013      	ands	r3, r2
 8005afe:	b2da      	uxtb	r2, r3
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	735a      	strb	r2, [r3, #13]
        }
    }

    return rslt;
 8005b04:	230f      	movs	r3, #15
 8005b06:	18fb      	adds	r3, r7, r3
 8005b08:	781b      	ldrb	r3, [r3, #0]
 8005b0a:	b25b      	sxtb	r3, r3
}
 8005b0c:	0018      	movs	r0, r3
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	b004      	add	sp, #16
 8005b12:	bdb0      	pop	{r4, r5, r7, pc}

08005b14 <boundary_check>:

/* This internal API is used to limit the max value of a parameter */
static int8_t boundary_check(uint8_t *value, uint8_t max, struct bme68x_dev *dev)
{
 8005b14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b16:	b087      	sub	sp, #28
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	60f8      	str	r0, [r7, #12]
 8005b1c:	607a      	str	r2, [r7, #4]
 8005b1e:	250b      	movs	r5, #11
 8005b20:	197b      	adds	r3, r7, r5
 8005b22:	1c0a      	adds	r2, r1, #0
 8005b24:	701a      	strb	r2, [r3, #0]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8005b26:	2617      	movs	r6, #23
 8005b28:	19bc      	adds	r4, r7, r6
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	0018      	movs	r0, r3
 8005b2e:	f000 f82a 	bl	8005b86 <null_ptr_check>
 8005b32:	0003      	movs	r3, r0
 8005b34:	7023      	strb	r3, [r4, #0]
    if ((value != NULL) && (rslt == BME68X_OK))
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d018      	beq.n	8005b6e <boundary_check+0x5a>
 8005b3c:	19bb      	adds	r3, r7, r6
 8005b3e:	781b      	ldrb	r3, [r3, #0]
 8005b40:	b25b      	sxtb	r3, r3
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d113      	bne.n	8005b6e <boundary_check+0x5a>
    {
        /* Check if value is above maximum value */
        if (*value > max)
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	781b      	ldrb	r3, [r3, #0]
 8005b4a:	197a      	adds	r2, r7, r5
 8005b4c:	7812      	ldrb	r2, [r2, #0]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d211      	bcs.n	8005b76 <boundary_check+0x62>
        {
            /* Auto correct the invalid value to maximum value */
            *value = max;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	197a      	adds	r2, r7, r5
 8005b56:	7812      	ldrb	r2, [r2, #0]
 8005b58:	701a      	strb	r2, [r3, #0]
            dev->info_msg |= BME68X_I_PARAM_CORR;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	224d      	movs	r2, #77	@ 0x4d
 8005b5e:	5c9b      	ldrb	r3, [r3, r2]
 8005b60:	2201      	movs	r2, #1
 8005b62:	4313      	orrs	r3, r2
 8005b64:	b2d9      	uxtb	r1, r3
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	224d      	movs	r2, #77	@ 0x4d
 8005b6a:	5499      	strb	r1, [r3, r2]
        if (*value > max)
 8005b6c:	e003      	b.n	8005b76 <boundary_check+0x62>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8005b6e:	2317      	movs	r3, #23
 8005b70:	18fb      	adds	r3, r7, r3
 8005b72:	22ff      	movs	r2, #255	@ 0xff
 8005b74:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8005b76:	2317      	movs	r3, #23
 8005b78:	18fb      	adds	r3, r7, r3
 8005b7a:	781b      	ldrb	r3, [r3, #0]
 8005b7c:	b25b      	sxtb	r3, r3
}
 8005b7e:	0018      	movs	r0, r3
 8005b80:	46bd      	mov	sp, r7
 8005b82:	b007      	add	sp, #28
 8005b84:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005b86 <null_ptr_check>:

/* This internal API is used to check the bme68x_dev for null pointers */
static int8_t null_ptr_check(const struct bme68x_dev *dev)
{
 8005b86:	b580      	push	{r7, lr}
 8005b88:	b084      	sub	sp, #16
 8005b8a:	af00      	add	r7, sp, #0
 8005b8c:	6078      	str	r0, [r7, #4]
    int8_t rslt = BME68X_OK;
 8005b8e:	230f      	movs	r3, #15
 8005b90:	18fb      	adds	r3, r7, r3
 8005b92:	2200      	movs	r2, #0
 8005b94:	701a      	strb	r2, [r3, #0]

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d00b      	beq.n	8005bb4 <null_ptr_check+0x2e>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d007      	beq.n	8005bb4 <null_ptr_check+0x2e>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d003      	beq.n	8005bb4 <null_ptr_check+0x2e>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d103      	bne.n	8005bbc <null_ptr_check+0x36>
    {
        /* Device structure pointer is not valid */
        rslt = BME68X_E_NULL_PTR;
 8005bb4:	230f      	movs	r3, #15
 8005bb6:	18fb      	adds	r3, r7, r3
 8005bb8:	22ff      	movs	r2, #255	@ 0xff
 8005bba:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8005bbc:	230f      	movs	r3, #15
 8005bbe:	18fb      	adds	r3, r7, r3
 8005bc0:	781b      	ldrb	r3, [r3, #0]
 8005bc2:	b25b      	sxtb	r3, r3
}
 8005bc4:	0018      	movs	r0, r3
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	b004      	add	sp, #16
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <set_conf>:

/* This internal API is used to set heater configurations */
static int8_t set_conf(const struct bme68x_heatr_conf *conf, uint8_t op_mode, uint8_t *nb_conv, struct bme68x_dev *dev)
{
 8005bcc:	b5b0      	push	{r4, r5, r7, lr}
 8005bce:	b092      	sub	sp, #72	@ 0x48
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	607a      	str	r2, [r7, #4]
 8005bd6:	603b      	str	r3, [r7, #0]
 8005bd8:	240b      	movs	r4, #11
 8005bda:	193b      	adds	r3, r7, r4
 8005bdc:	1c0a      	adds	r2, r1, #0
 8005bde:	701a      	strb	r2, [r3, #0]
    int8_t rslt = BME68X_OK;
 8005be0:	2347      	movs	r3, #71	@ 0x47
 8005be2:	18fb      	adds	r3, r7, r3
 8005be4:	2200      	movs	r2, #0
 8005be6:	701a      	strb	r2, [r3, #0]
    uint8_t i;
    uint8_t shared_dur;
    uint8_t write_len = 0;
 8005be8:	2345      	movs	r3, #69	@ 0x45
 8005bea:	18fb      	adds	r3, r7, r3
 8005bec:	2200      	movs	r2, #0
 8005bee:	701a      	strb	r2, [r3, #0]
    uint8_t heater_dur_shared_addr = BME68X_REG_SHD_HEATR_DUR;
 8005bf0:	2343      	movs	r3, #67	@ 0x43
 8005bf2:	18fb      	adds	r3, r7, r3
 8005bf4:	226e      	movs	r2, #110	@ 0x6e
 8005bf6:	701a      	strb	r2, [r3, #0]
    uint8_t rh_reg_addr[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 8005bf8:	2338      	movs	r3, #56	@ 0x38
 8005bfa:	18fb      	adds	r3, r7, r3
 8005bfc:	0018      	movs	r0, r3
 8005bfe:	230a      	movs	r3, #10
 8005c00:	001a      	movs	r2, r3
 8005c02:	2100      	movs	r1, #0
 8005c04:	f005 fba4 	bl	800b350 <memset>
    uint8_t rh_reg_data[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 8005c08:	232c      	movs	r3, #44	@ 0x2c
 8005c0a:	18fb      	adds	r3, r7, r3
 8005c0c:	0018      	movs	r0, r3
 8005c0e:	230a      	movs	r3, #10
 8005c10:	001a      	movs	r2, r3
 8005c12:	2100      	movs	r1, #0
 8005c14:	f005 fb9c 	bl	800b350 <memset>
    uint8_t gw_reg_addr[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 8005c18:	2320      	movs	r3, #32
 8005c1a:	18fb      	adds	r3, r7, r3
 8005c1c:	0018      	movs	r0, r3
 8005c1e:	230a      	movs	r3, #10
 8005c20:	001a      	movs	r2, r3
 8005c22:	2100      	movs	r1, #0
 8005c24:	f005 fb94 	bl	800b350 <memset>
    uint8_t gw_reg_data[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 8005c28:	2314      	movs	r3, #20
 8005c2a:	18fb      	adds	r3, r7, r3
 8005c2c:	0018      	movs	r0, r3
 8005c2e:	230a      	movs	r3, #10
 8005c30:	001a      	movs	r2, r3
 8005c32:	2100      	movs	r1, #0
 8005c34:	f005 fb8c 	bl	800b350 <memset>

    switch (op_mode)
 8005c38:	193b      	adds	r3, r7, r4
 8005c3a:	781b      	ldrb	r3, [r3, #0]
 8005c3c:	2b03      	cmp	r3, #3
 8005c3e:	d02d      	beq.n	8005c9c <set_conf+0xd0>
 8005c40:	dd00      	ble.n	8005c44 <set_conf+0x78>
 8005c42:	e10c      	b.n	8005e5e <set_conf+0x292>
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d003      	beq.n	8005c50 <set_conf+0x84>
 8005c48:	2b02      	cmp	r3, #2
 8005c4a:	d100      	bne.n	8005c4e <set_conf+0x82>
 8005c4c:	e088      	b.n	8005d60 <set_conf+0x194>
 8005c4e:	e106      	b.n	8005e5e <set_conf+0x292>
    {
        case BME68X_FORCED_MODE:
            rh_reg_addr[0] = BME68X_REG_RES_HEAT0;
 8005c50:	2338      	movs	r3, #56	@ 0x38
 8005c52:	18fb      	adds	r3, r7, r3
 8005c54:	225a      	movs	r2, #90	@ 0x5a
 8005c56:	701a      	strb	r2, [r3, #0]
            rh_reg_data[0] = calc_res_heat(conf->heatr_temp, dev);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	885b      	ldrh	r3, [r3, #2]
 8005c5c:	683a      	ldr	r2, [r7, #0]
 8005c5e:	0011      	movs	r1, r2
 8005c60:	0018      	movs	r0, r3
 8005c62:	f7ff fa0b 	bl	800507c <calc_res_heat>
 8005c66:	0003      	movs	r3, r0
 8005c68:	001a      	movs	r2, r3
 8005c6a:	232c      	movs	r3, #44	@ 0x2c
 8005c6c:	18fb      	adds	r3, r7, r3
 8005c6e:	701a      	strb	r2, [r3, #0]
            gw_reg_addr[0] = BME68X_REG_GAS_WAIT0;
 8005c70:	2320      	movs	r3, #32
 8005c72:	18fb      	adds	r3, r7, r3
 8005c74:	2264      	movs	r2, #100	@ 0x64
 8005c76:	701a      	strb	r2, [r3, #0]
            gw_reg_data[0] = calc_gas_wait(conf->heatr_dur);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	889b      	ldrh	r3, [r3, #4]
 8005c7c:	0018      	movs	r0, r3
 8005c7e:	f7ff fac9 	bl	8005214 <calc_gas_wait>
 8005c82:	0003      	movs	r3, r0
 8005c84:	001a      	movs	r2, r3
 8005c86:	2314      	movs	r3, #20
 8005c88:	18fb      	adds	r3, r7, r3
 8005c8a:	701a      	strb	r2, [r3, #0]
            (*nb_conv) = 0;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	701a      	strb	r2, [r3, #0]
            write_len = 1;
 8005c92:	2345      	movs	r3, #69	@ 0x45
 8005c94:	18fb      	adds	r3, r7, r3
 8005c96:	2201      	movs	r2, #1
 8005c98:	701a      	strb	r2, [r3, #0]
            break;
 8005c9a:	e0e6      	b.n	8005e6a <set_conf+0x29e>
        case BME68X_SEQUENTIAL_MODE:
            if ((!conf->heatr_dur_prof) || (!conf->heatr_temp_prof))
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	68db      	ldr	r3, [r3, #12]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d003      	beq.n	8005cac <set_conf+0xe0>
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d104      	bne.n	8005cb6 <set_conf+0xea>
            {
                rslt = BME68X_E_NULL_PTR;
 8005cac:	2347      	movs	r3, #71	@ 0x47
 8005cae:	18fb      	adds	r3, r7, r3
 8005cb0:	22ff      	movs	r2, #255	@ 0xff
 8005cb2:	701a      	strb	r2, [r3, #0]
                break;
 8005cb4:	e0d9      	b.n	8005e6a <set_conf+0x29e>
            }

            for (i = 0; i < conf->profile_len; i++)
 8005cb6:	2346      	movs	r3, #70	@ 0x46
 8005cb8:	18fb      	adds	r3, r7, r3
 8005cba:	2200      	movs	r2, #0
 8005cbc:	701a      	strb	r2, [r3, #0]
 8005cbe:	e03e      	b.n	8005d3e <set_conf+0x172>
            {
                rh_reg_addr[i] = BME68X_REG_RES_HEAT0 + i;
 8005cc0:	2046      	movs	r0, #70	@ 0x46
 8005cc2:	183b      	adds	r3, r7, r0
 8005cc4:	781b      	ldrb	r3, [r3, #0]
 8005cc6:	183a      	adds	r2, r7, r0
 8005cc8:	7812      	ldrb	r2, [r2, #0]
 8005cca:	325a      	adds	r2, #90	@ 0x5a
 8005ccc:	b2d1      	uxtb	r1, r2
 8005cce:	2238      	movs	r2, #56	@ 0x38
 8005cd0:	18ba      	adds	r2, r7, r2
 8005cd2:	54d1      	strb	r1, [r2, r3]
                rh_reg_data[i] = calc_res_heat(conf->heatr_temp_prof[i], dev);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	689a      	ldr	r2, [r3, #8]
 8005cd8:	183b      	adds	r3, r7, r0
 8005cda:	781b      	ldrb	r3, [r3, #0]
 8005cdc:	005b      	lsls	r3, r3, #1
 8005cde:	18d3      	adds	r3, r2, r3
 8005ce0:	881a      	ldrh	r2, [r3, #0]
 8005ce2:	0005      	movs	r5, r0
 8005ce4:	183b      	adds	r3, r7, r0
 8005ce6:	781c      	ldrb	r4, [r3, #0]
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	0019      	movs	r1, r3
 8005cec:	0010      	movs	r0, r2
 8005cee:	f7ff f9c5 	bl	800507c <calc_res_heat>
 8005cf2:	0003      	movs	r3, r0
 8005cf4:	001a      	movs	r2, r3
 8005cf6:	232c      	movs	r3, #44	@ 0x2c
 8005cf8:	18fb      	adds	r3, r7, r3
 8005cfa:	551a      	strb	r2, [r3, r4]
                gw_reg_addr[i] = BME68X_REG_GAS_WAIT0 + i;
 8005cfc:	0028      	movs	r0, r5
 8005cfe:	183b      	adds	r3, r7, r0
 8005d00:	781b      	ldrb	r3, [r3, #0]
 8005d02:	183a      	adds	r2, r7, r0
 8005d04:	7812      	ldrb	r2, [r2, #0]
 8005d06:	3264      	adds	r2, #100	@ 0x64
 8005d08:	b2d1      	uxtb	r1, r2
 8005d0a:	2220      	movs	r2, #32
 8005d0c:	18ba      	adds	r2, r7, r2
 8005d0e:	54d1      	strb	r1, [r2, r3]
                gw_reg_data[i] = calc_gas_wait(conf->heatr_dur_prof[i]);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	68da      	ldr	r2, [r3, #12]
 8005d14:	183b      	adds	r3, r7, r0
 8005d16:	781b      	ldrb	r3, [r3, #0]
 8005d18:	005b      	lsls	r3, r3, #1
 8005d1a:	18d3      	adds	r3, r2, r3
 8005d1c:	881a      	ldrh	r2, [r3, #0]
 8005d1e:	0005      	movs	r5, r0
 8005d20:	183b      	adds	r3, r7, r0
 8005d22:	781c      	ldrb	r4, [r3, #0]
 8005d24:	0010      	movs	r0, r2
 8005d26:	f7ff fa75 	bl	8005214 <calc_gas_wait>
 8005d2a:	0003      	movs	r3, r0
 8005d2c:	001a      	movs	r2, r3
 8005d2e:	2314      	movs	r3, #20
 8005d30:	18fb      	adds	r3, r7, r3
 8005d32:	551a      	strb	r2, [r3, r4]
            for (i = 0; i < conf->profile_len; i++)
 8005d34:	197b      	adds	r3, r7, r5
 8005d36:	781a      	ldrb	r2, [r3, #0]
 8005d38:	197b      	adds	r3, r7, r5
 8005d3a:	3201      	adds	r2, #1
 8005d3c:	701a      	strb	r2, [r3, #0]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	7c1b      	ldrb	r3, [r3, #16]
 8005d42:	2246      	movs	r2, #70	@ 0x46
 8005d44:	18ba      	adds	r2, r7, r2
 8005d46:	7812      	ldrb	r2, [r2, #0]
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d3b9      	bcc.n	8005cc0 <set_conf+0xf4>
            }

            (*nb_conv) = conf->profile_len;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	7c1a      	ldrb	r2, [r3, #16]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	701a      	strb	r2, [r3, #0]
            write_len = conf->profile_len;
 8005d54:	2345      	movs	r3, #69	@ 0x45
 8005d56:	18fb      	adds	r3, r7, r3
 8005d58:	68fa      	ldr	r2, [r7, #12]
 8005d5a:	7c12      	ldrb	r2, [r2, #16]
 8005d5c:	701a      	strb	r2, [r3, #0]
            break;
 8005d5e:	e084      	b.n	8005e6a <set_conf+0x29e>
        case BME68X_PARALLEL_MODE:
            if ((!conf->heatr_dur_prof) || (!conf->heatr_temp_prof))
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	68db      	ldr	r3, [r3, #12]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d003      	beq.n	8005d70 <set_conf+0x1a4>
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	689b      	ldr	r3, [r3, #8]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d104      	bne.n	8005d7a <set_conf+0x1ae>
            {
                rslt = BME68X_E_NULL_PTR;
 8005d70:	2347      	movs	r3, #71	@ 0x47
 8005d72:	18fb      	adds	r3, r7, r3
 8005d74:	22ff      	movs	r2, #255	@ 0xff
 8005d76:	701a      	strb	r2, [r3, #0]
                break;
 8005d78:	e077      	b.n	8005e6a <set_conf+0x29e>
            }

            if (conf->shared_heatr_dur == 0)
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	8a5b      	ldrh	r3, [r3, #18]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d103      	bne.n	8005d8a <set_conf+0x1be>
            {
                rslt = BME68X_W_DEFINE_SHD_HEATR_DUR;
 8005d82:	2347      	movs	r3, #71	@ 0x47
 8005d84:	18fb      	adds	r3, r7, r3
 8005d86:	2203      	movs	r2, #3
 8005d88:	701a      	strb	r2, [r3, #0]
            }

            for (i = 0; i < conf->profile_len; i++)
 8005d8a:	2346      	movs	r3, #70	@ 0x46
 8005d8c:	18fb      	adds	r3, r7, r3
 8005d8e:	2200      	movs	r2, #0
 8005d90:	701a      	strb	r2, [r3, #0]
 8005d92:	e039      	b.n	8005e08 <set_conf+0x23c>
            {
                rh_reg_addr[i] = BME68X_REG_RES_HEAT0 + i;
 8005d94:	2046      	movs	r0, #70	@ 0x46
 8005d96:	183b      	adds	r3, r7, r0
 8005d98:	781b      	ldrb	r3, [r3, #0]
 8005d9a:	183a      	adds	r2, r7, r0
 8005d9c:	7812      	ldrb	r2, [r2, #0]
 8005d9e:	325a      	adds	r2, #90	@ 0x5a
 8005da0:	b2d1      	uxtb	r1, r2
 8005da2:	2238      	movs	r2, #56	@ 0x38
 8005da4:	18ba      	adds	r2, r7, r2
 8005da6:	54d1      	strb	r1, [r2, r3]
                rh_reg_data[i] = calc_res_heat(conf->heatr_temp_prof[i], dev);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	689a      	ldr	r2, [r3, #8]
 8005dac:	183b      	adds	r3, r7, r0
 8005dae:	781b      	ldrb	r3, [r3, #0]
 8005db0:	005b      	lsls	r3, r3, #1
 8005db2:	18d3      	adds	r3, r2, r3
 8005db4:	881a      	ldrh	r2, [r3, #0]
 8005db6:	0005      	movs	r5, r0
 8005db8:	183b      	adds	r3, r7, r0
 8005dba:	781c      	ldrb	r4, [r3, #0]
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	0019      	movs	r1, r3
 8005dc0:	0010      	movs	r0, r2
 8005dc2:	f7ff f95b 	bl	800507c <calc_res_heat>
 8005dc6:	0003      	movs	r3, r0
 8005dc8:	001a      	movs	r2, r3
 8005dca:	232c      	movs	r3, #44	@ 0x2c
 8005dcc:	18fb      	adds	r3, r7, r3
 8005dce:	551a      	strb	r2, [r3, r4]
                gw_reg_addr[i] = BME68X_REG_GAS_WAIT0 + i;
 8005dd0:	0028      	movs	r0, r5
 8005dd2:	183b      	adds	r3, r7, r0
 8005dd4:	781b      	ldrb	r3, [r3, #0]
 8005dd6:	183a      	adds	r2, r7, r0
 8005dd8:	7812      	ldrb	r2, [r2, #0]
 8005dda:	3264      	adds	r2, #100	@ 0x64
 8005ddc:	b2d1      	uxtb	r1, r2
 8005dde:	2220      	movs	r2, #32
 8005de0:	18ba      	adds	r2, r7, r2
 8005de2:	54d1      	strb	r1, [r2, r3]
                gw_reg_data[i] = (uint8_t) conf->heatr_dur_prof[i];
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	68da      	ldr	r2, [r3, #12]
 8005de8:	183b      	adds	r3, r7, r0
 8005dea:	781b      	ldrb	r3, [r3, #0]
 8005dec:	005b      	lsls	r3, r3, #1
 8005dee:	18d3      	adds	r3, r2, r3
 8005df0:	881a      	ldrh	r2, [r3, #0]
 8005df2:	183b      	adds	r3, r7, r0
 8005df4:	781b      	ldrb	r3, [r3, #0]
 8005df6:	b2d1      	uxtb	r1, r2
 8005df8:	2214      	movs	r2, #20
 8005dfa:	18ba      	adds	r2, r7, r2
 8005dfc:	54d1      	strb	r1, [r2, r3]
            for (i = 0; i < conf->profile_len; i++)
 8005dfe:	183b      	adds	r3, r7, r0
 8005e00:	781a      	ldrb	r2, [r3, #0]
 8005e02:	183b      	adds	r3, r7, r0
 8005e04:	3201      	adds	r2, #1
 8005e06:	701a      	strb	r2, [r3, #0]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	7c1b      	ldrb	r3, [r3, #16]
 8005e0c:	2246      	movs	r2, #70	@ 0x46
 8005e0e:	18ba      	adds	r2, r7, r2
 8005e10:	7812      	ldrb	r2, [r2, #0]
 8005e12:	429a      	cmp	r2, r3
 8005e14:	d3be      	bcc.n	8005d94 <set_conf+0x1c8>
            }

            (*nb_conv) = conf->profile_len;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	7c1a      	ldrb	r2, [r3, #16]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	701a      	strb	r2, [r3, #0]
            write_len = conf->profile_len;
 8005e1e:	2345      	movs	r3, #69	@ 0x45
 8005e20:	18fb      	adds	r3, r7, r3
 8005e22:	68fa      	ldr	r2, [r7, #12]
 8005e24:	7c12      	ldrb	r2, [r2, #16]
 8005e26:	701a      	strb	r2, [r3, #0]
            shared_dur = calc_heatr_dur_shared(conf->shared_heatr_dur);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	8a5b      	ldrh	r3, [r3, #18]
 8005e2c:	0018      	movs	r0, r3
 8005e2e:	f000 f84b 	bl	8005ec8 <calc_heatr_dur_shared>
 8005e32:	0003      	movs	r3, r0
 8005e34:	001a      	movs	r2, r3
 8005e36:	2144      	movs	r1, #68	@ 0x44
 8005e38:	187b      	adds	r3, r7, r1
 8005e3a:	701a      	strb	r2, [r3, #0]
            if (rslt == BME68X_OK)
 8005e3c:	2247      	movs	r2, #71	@ 0x47
 8005e3e:	18bb      	adds	r3, r7, r2
 8005e40:	781b      	ldrb	r3, [r3, #0]
 8005e42:	b25b      	sxtb	r3, r3
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d10f      	bne.n	8005e68 <set_conf+0x29c>
            {
                rslt = bme68x_set_regs(&heater_dur_shared_addr, &shared_dur, 1, dev);
 8005e48:	18bc      	adds	r4, r7, r2
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	1879      	adds	r1, r7, r1
 8005e4e:	2243      	movs	r2, #67	@ 0x43
 8005e50:	18b8      	adds	r0, r7, r2
 8005e52:	2201      	movs	r2, #1
 8005e54:	f7fd ff83 	bl	8003d5e <bme68x_set_regs>
 8005e58:	0003      	movs	r3, r0
 8005e5a:	7023      	strb	r3, [r4, #0]
            }

            break;
 8005e5c:	e004      	b.n	8005e68 <set_conf+0x29c>
        default:
            rslt = BME68X_W_DEFINE_OP_MODE;
 8005e5e:	2347      	movs	r3, #71	@ 0x47
 8005e60:	18fb      	adds	r3, r7, r3
 8005e62:	2201      	movs	r2, #1
 8005e64:	701a      	strb	r2, [r3, #0]
 8005e66:	e000      	b.n	8005e6a <set_conf+0x29e>
            break;
 8005e68:	46c0      	nop			@ (mov r8, r8)
    }

    if (rslt == BME68X_OK)
 8005e6a:	2147      	movs	r1, #71	@ 0x47
 8005e6c:	187b      	adds	r3, r7, r1
 8005e6e:	781b      	ldrb	r3, [r3, #0]
 8005e70:	b25b      	sxtb	r3, r3
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d10c      	bne.n	8005e90 <set_conf+0x2c4>
    {
        rslt = bme68x_set_regs(rh_reg_addr, rh_reg_data, write_len, dev);
 8005e76:	2345      	movs	r3, #69	@ 0x45
 8005e78:	18fb      	adds	r3, r7, r3
 8005e7a:	781a      	ldrb	r2, [r3, #0]
 8005e7c:	187c      	adds	r4, r7, r1
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	212c      	movs	r1, #44	@ 0x2c
 8005e82:	1879      	adds	r1, r7, r1
 8005e84:	2038      	movs	r0, #56	@ 0x38
 8005e86:	1838      	adds	r0, r7, r0
 8005e88:	f7fd ff69 	bl	8003d5e <bme68x_set_regs>
 8005e8c:	0003      	movs	r3, r0
 8005e8e:	7023      	strb	r3, [r4, #0]
    }

    if (rslt == BME68X_OK)
 8005e90:	2147      	movs	r1, #71	@ 0x47
 8005e92:	187b      	adds	r3, r7, r1
 8005e94:	781b      	ldrb	r3, [r3, #0]
 8005e96:	b25b      	sxtb	r3, r3
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d10c      	bne.n	8005eb6 <set_conf+0x2ea>
    {
        rslt = bme68x_set_regs(gw_reg_addr, gw_reg_data, write_len, dev);
 8005e9c:	2345      	movs	r3, #69	@ 0x45
 8005e9e:	18fb      	adds	r3, r7, r3
 8005ea0:	781a      	ldrb	r2, [r3, #0]
 8005ea2:	187c      	adds	r4, r7, r1
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	2114      	movs	r1, #20
 8005ea8:	1879      	adds	r1, r7, r1
 8005eaa:	2020      	movs	r0, #32
 8005eac:	1838      	adds	r0, r7, r0
 8005eae:	f7fd ff56 	bl	8003d5e <bme68x_set_regs>
 8005eb2:	0003      	movs	r3, r0
 8005eb4:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 8005eb6:	2347      	movs	r3, #71	@ 0x47
 8005eb8:	18fb      	adds	r3, r7, r3
 8005eba:	781b      	ldrb	r3, [r3, #0]
 8005ebc:	b25b      	sxtb	r3, r3
}
 8005ebe:	0018      	movs	r0, r3
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	b012      	add	sp, #72	@ 0x48
 8005ec4:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005ec8 <calc_heatr_dur_shared>:

/* This internal API is used to calculate the register value for
 * shared heater duration */
static uint8_t calc_heatr_dur_shared(uint16_t dur)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b084      	sub	sp, #16
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	0002      	movs	r2, r0
 8005ed0:	1dbb      	adds	r3, r7, #6
 8005ed2:	801a      	strh	r2, [r3, #0]
    uint8_t factor = 0;
 8005ed4:	230f      	movs	r3, #15
 8005ed6:	18fb      	adds	r3, r7, r3
 8005ed8:	2200      	movs	r2, #0
 8005eda:	701a      	strb	r2, [r3, #0]
    uint8_t heatdurval;

    if (dur >= 0x783)
 8005edc:	1dbb      	adds	r3, r7, #6
 8005ede:	881b      	ldrh	r3, [r3, #0]
 8005ee0:	4a1e      	ldr	r2, [pc, #120]	@ (8005f5c <calc_heatr_dur_shared+0x94>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d904      	bls.n	8005ef0 <calc_heatr_dur_shared+0x28>
    {
        heatdurval = 0xff; /* Max duration */
 8005ee6:	230e      	movs	r3, #14
 8005ee8:	18fb      	adds	r3, r7, r3
 8005eea:	22ff      	movs	r2, #255	@ 0xff
 8005eec:	701a      	strb	r2, [r3, #0]
 8005eee:	e02e      	b.n	8005f4e <calc_heatr_dur_shared+0x86>
    }
    else
    {
        /* Step size of 0.477ms */
        dur = (uint16_t)(((uint32_t)dur * 1000) / 477);
 8005ef0:	1dbb      	adds	r3, r7, #6
 8005ef2:	881a      	ldrh	r2, [r3, #0]
 8005ef4:	0013      	movs	r3, r2
 8005ef6:	015b      	lsls	r3, r3, #5
 8005ef8:	1a9b      	subs	r3, r3, r2
 8005efa:	009b      	lsls	r3, r3, #2
 8005efc:	189b      	adds	r3, r3, r2
 8005efe:	00db      	lsls	r3, r3, #3
 8005f00:	001a      	movs	r2, r3
 8005f02:	23de      	movs	r3, #222	@ 0xde
 8005f04:	33ff      	adds	r3, #255	@ 0xff
 8005f06:	0019      	movs	r1, r3
 8005f08:	0010      	movs	r0, r2
 8005f0a:	f7fa f921 	bl	8000150 <__udivsi3>
 8005f0e:	0003      	movs	r3, r0
 8005f10:	001a      	movs	r2, r3
 8005f12:	1dbb      	adds	r3, r7, #6
 8005f14:	801a      	strh	r2, [r3, #0]
        while (dur > 0x3F)
 8005f16:	e00a      	b.n	8005f2e <calc_heatr_dur_shared+0x66>
        {
            dur = dur >> 2;
 8005f18:	1dbb      	adds	r3, r7, #6
 8005f1a:	1dba      	adds	r2, r7, #6
 8005f1c:	8812      	ldrh	r2, [r2, #0]
 8005f1e:	0892      	lsrs	r2, r2, #2
 8005f20:	801a      	strh	r2, [r3, #0]
            factor += 1;
 8005f22:	220f      	movs	r2, #15
 8005f24:	18bb      	adds	r3, r7, r2
 8005f26:	18ba      	adds	r2, r7, r2
 8005f28:	7812      	ldrb	r2, [r2, #0]
 8005f2a:	3201      	adds	r2, #1
 8005f2c:	701a      	strb	r2, [r3, #0]
        while (dur > 0x3F)
 8005f2e:	1dbb      	adds	r3, r7, #6
 8005f30:	881b      	ldrh	r3, [r3, #0]
 8005f32:	2b3f      	cmp	r3, #63	@ 0x3f
 8005f34:	d8f0      	bhi.n	8005f18 <calc_heatr_dur_shared+0x50>
        }

        heatdurval = (uint8_t)(dur + (factor * 64));
 8005f36:	1dbb      	adds	r3, r7, #6
 8005f38:	881b      	ldrh	r3, [r3, #0]
 8005f3a:	b2d9      	uxtb	r1, r3
 8005f3c:	230f      	movs	r3, #15
 8005f3e:	18fb      	adds	r3, r7, r3
 8005f40:	781b      	ldrb	r3, [r3, #0]
 8005f42:	019b      	lsls	r3, r3, #6
 8005f44:	b2da      	uxtb	r2, r3
 8005f46:	230e      	movs	r3, #14
 8005f48:	18fb      	adds	r3, r7, r3
 8005f4a:	188a      	adds	r2, r1, r2
 8005f4c:	701a      	strb	r2, [r3, #0]
    }

    return heatdurval;
 8005f4e:	230e      	movs	r3, #14
 8005f50:	18fb      	adds	r3, r7, r3
 8005f52:	781b      	ldrb	r3, [r3, #0]
}
 8005f54:	0018      	movs	r0, r3
 8005f56:	46bd      	mov	sp, r7
 8005f58:	b004      	add	sp, #16
 8005f5a:	bd80      	pop	{r7, pc}
 8005f5c:	00000782 	.word	0x00000782

08005f60 <sort_sensor_data>:

/* This internal API is used sort the sensor data */
static void sort_sensor_data(uint8_t low_index, uint8_t high_index, struct bme68x_data *field[])
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b084      	sub	sp, #16
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	603a      	str	r2, [r7, #0]
 8005f68:	1dfb      	adds	r3, r7, #7
 8005f6a:	1c02      	adds	r2, r0, #0
 8005f6c:	701a      	strb	r2, [r3, #0]
 8005f6e:	1dbb      	adds	r3, r7, #6
 8005f70:	1c0a      	adds	r2, r1, #0
 8005f72:	701a      	strb	r2, [r3, #0]
    int16_t meas_index1;
    int16_t meas_index2;

    meas_index1 = (int16_t)field[low_index]->meas_index;
 8005f74:	1dfb      	adds	r3, r7, #7
 8005f76:	781b      	ldrb	r3, [r3, #0]
 8005f78:	009b      	lsls	r3, r3, #2
 8005f7a:	683a      	ldr	r2, [r7, #0]
 8005f7c:	18d3      	adds	r3, r2, r3
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	789a      	ldrb	r2, [r3, #2]
 8005f82:	210e      	movs	r1, #14
 8005f84:	187b      	adds	r3, r7, r1
 8005f86:	801a      	strh	r2, [r3, #0]
    meas_index2 = (int16_t)field[high_index]->meas_index;
 8005f88:	1dbb      	adds	r3, r7, #6
 8005f8a:	781b      	ldrb	r3, [r3, #0]
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	683a      	ldr	r2, [r7, #0]
 8005f90:	18d3      	adds	r3, r2, r3
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	789a      	ldrb	r2, [r3, #2]
 8005f96:	200c      	movs	r0, #12
 8005f98:	183b      	adds	r3, r7, r0
 8005f9a:	801a      	strh	r2, [r3, #0]
    if ((field[low_index]->status & BME68X_NEW_DATA_MSK) && (field[high_index]->status & BME68X_NEW_DATA_MSK))
 8005f9c:	1dfb      	adds	r3, r7, #7
 8005f9e:	781b      	ldrb	r3, [r3, #0]
 8005fa0:	009b      	lsls	r3, r3, #2
 8005fa2:	683a      	ldr	r2, [r7, #0]
 8005fa4:	18d3      	adds	r3, r2, r3
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	781b      	ldrb	r3, [r3, #0]
 8005faa:	b25b      	sxtb	r3, r3
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	da2c      	bge.n	800600a <sort_sensor_data+0xaa>
 8005fb0:	1dbb      	adds	r3, r7, #6
 8005fb2:	781b      	ldrb	r3, [r3, #0]
 8005fb4:	009b      	lsls	r3, r3, #2
 8005fb6:	683a      	ldr	r2, [r7, #0]
 8005fb8:	18d3      	adds	r3, r2, r3
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	781b      	ldrb	r3, [r3, #0]
 8005fbe:	b25b      	sxtb	r3, r3
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	da22      	bge.n	800600a <sort_sensor_data+0xaa>
    {
        int16_t diff = meas_index2 - meas_index1;
 8005fc4:	183b      	adds	r3, r7, r0
 8005fc6:	881a      	ldrh	r2, [r3, #0]
 8005fc8:	187b      	adds	r3, r7, r1
 8005fca:	881b      	ldrh	r3, [r3, #0]
 8005fcc:	1ad3      	subs	r3, r2, r3
 8005fce:	b29a      	uxth	r2, r3
 8005fd0:	210a      	movs	r1, #10
 8005fd2:	187b      	adds	r3, r7, r1
 8005fd4:	801a      	strh	r2, [r3, #0]
        if (((diff > -3) && (diff < 0)) || (diff > 2))
 8005fd6:	000a      	movs	r2, r1
 8005fd8:	18bb      	adds	r3, r7, r2
 8005fda:	2100      	movs	r1, #0
 8005fdc:	5e5b      	ldrsh	r3, [r3, r1]
 8005fde:	3302      	adds	r3, #2
 8005fe0:	db04      	blt.n	8005fec <sort_sensor_data+0x8c>
 8005fe2:	18bb      	adds	r3, r7, r2
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	5e9b      	ldrsh	r3, [r3, r2]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	db05      	blt.n	8005ff8 <sort_sensor_data+0x98>
 8005fec:	230a      	movs	r3, #10
 8005fee:	18fb      	adds	r3, r7, r3
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	5e9b      	ldrsh	r3, [r3, r2]
 8005ff4:	2b02      	cmp	r3, #2
 8005ff6:	dd1b      	ble.n	8006030 <sort_sensor_data+0xd0>
        {
            swap_fields(low_index, high_index, field);
 8005ff8:	683a      	ldr	r2, [r7, #0]
 8005ffa:	1dbb      	adds	r3, r7, #6
 8005ffc:	7819      	ldrb	r1, [r3, #0]
 8005ffe:	1dfb      	adds	r3, r7, #7
 8006000:	781b      	ldrb	r3, [r3, #0]
 8006002:	0018      	movs	r0, r3
 8006004:	f000 f819 	bl	800603a <swap_fields>
    {
 8006008:	e012      	b.n	8006030 <sort_sensor_data+0xd0>
        }
    }
    else if (field[high_index]->status & BME68X_NEW_DATA_MSK)
 800600a:	1dbb      	adds	r3, r7, #6
 800600c:	781b      	ldrb	r3, [r3, #0]
 800600e:	009b      	lsls	r3, r3, #2
 8006010:	683a      	ldr	r2, [r7, #0]
 8006012:	18d3      	adds	r3, r2, r3
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	781b      	ldrb	r3, [r3, #0]
 8006018:	b25b      	sxtb	r3, r3
 800601a:	2b00      	cmp	r3, #0
 800601c:	da09      	bge.n	8006032 <sort_sensor_data+0xd2>
    {
        swap_fields(low_index, high_index, field);
 800601e:	683a      	ldr	r2, [r7, #0]
 8006020:	1dbb      	adds	r3, r7, #6
 8006022:	7819      	ldrb	r1, [r3, #0]
 8006024:	1dfb      	adds	r3, r7, #7
 8006026:	781b      	ldrb	r3, [r3, #0]
 8006028:	0018      	movs	r0, r3
 800602a:	f000 f806 	bl	800603a <swap_fields>
     *         - diff > 2, case 4.
     *
     *     Here the limits of -3 and 2 derive from the fact that there are 3 fields.
     *     These values decrease or increase respectively if the number of fields increases.
     */
}
 800602e:	e000      	b.n	8006032 <sort_sensor_data+0xd2>
    {
 8006030:	46c0      	nop			@ (mov r8, r8)
}
 8006032:	46c0      	nop			@ (mov r8, r8)
 8006034:	46bd      	mov	sp, r7
 8006036:	b004      	add	sp, #16
 8006038:	bd80      	pop	{r7, pc}

0800603a <swap_fields>:

/* This internal API is used sort the sensor data */
static void swap_fields(uint8_t index1, uint8_t index2, struct bme68x_data *field[])
{
 800603a:	b580      	push	{r7, lr}
 800603c:	b084      	sub	sp, #16
 800603e:	af00      	add	r7, sp, #0
 8006040:	603a      	str	r2, [r7, #0]
 8006042:	1dfb      	adds	r3, r7, #7
 8006044:	1c02      	adds	r2, r0, #0
 8006046:	701a      	strb	r2, [r3, #0]
 8006048:	1dbb      	adds	r3, r7, #6
 800604a:	1c0a      	adds	r2, r1, #0
 800604c:	701a      	strb	r2, [r3, #0]
    struct bme68x_data *temp;

    temp = field[index1];
 800604e:	1dfb      	adds	r3, r7, #7
 8006050:	781b      	ldrb	r3, [r3, #0]
 8006052:	009b      	lsls	r3, r3, #2
 8006054:	683a      	ldr	r2, [r7, #0]
 8006056:	18d3      	adds	r3, r2, r3
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	60fb      	str	r3, [r7, #12]
    field[index1] = field[index2];
 800605c:	1dbb      	adds	r3, r7, #6
 800605e:	781b      	ldrb	r3, [r3, #0]
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	683a      	ldr	r2, [r7, #0]
 8006064:	18d2      	adds	r2, r2, r3
 8006066:	1dfb      	adds	r3, r7, #7
 8006068:	781b      	ldrb	r3, [r3, #0]
 800606a:	009b      	lsls	r3, r3, #2
 800606c:	6839      	ldr	r1, [r7, #0]
 800606e:	18cb      	adds	r3, r1, r3
 8006070:	6812      	ldr	r2, [r2, #0]
 8006072:	601a      	str	r2, [r3, #0]
    field[index2] = temp;
 8006074:	1dbb      	adds	r3, r7, #6
 8006076:	781b      	ldrb	r3, [r3, #0]
 8006078:	009b      	lsls	r3, r3, #2
 800607a:	683a      	ldr	r2, [r7, #0]
 800607c:	18d3      	adds	r3, r2, r3
 800607e:	68fa      	ldr	r2, [r7, #12]
 8006080:	601a      	str	r2, [r3, #0]
}
 8006082:	46c0      	nop			@ (mov r8, r8)
 8006084:	46bd      	mov	sp, r7
 8006086:	b004      	add	sp, #16
 8006088:	bd80      	pop	{r7, pc}

0800608a <get_calib_data>:
    return rslt;
}

/* This internal API is used to read the calibration coefficients */
static int8_t get_calib_data(struct bme68x_dev *dev)
{
 800608a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800608c:	b08f      	sub	sp, #60	@ 0x3c
 800608e:	af00      	add	r7, sp, #0
 8006090:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t coeff_array[BME68X_LEN_COEFF_ALL];

    rslt = bme68x_get_regs(BME68X_REG_COEFF1, coeff_array, BME68X_LEN_COEFF1, dev);
 8006092:	2537      	movs	r5, #55	@ 0x37
 8006094:	197c      	adds	r4, r7, r5
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	260c      	movs	r6, #12
 800609a:	19b9      	adds	r1, r7, r6
 800609c:	2217      	movs	r2, #23
 800609e:	208a      	movs	r0, #138	@ 0x8a
 80060a0:	f7fd ff0a 	bl	8003eb8 <bme68x_get_regs>
 80060a4:	0003      	movs	r3, r0
 80060a6:	7023      	strb	r3, [r4, #0]
    if (rslt == BME68X_OK)
 80060a8:	197b      	adds	r3, r7, r5
 80060aa:	781b      	ldrb	r3, [r3, #0]
 80060ac:	b25b      	sxtb	r3, r3
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d10b      	bne.n	80060ca <get_calib_data+0x40>
    {
        rslt = bme68x_get_regs(BME68X_REG_COEFF2, &coeff_array[BME68X_LEN_COEFF1], BME68X_LEN_COEFF2, dev);
 80060b2:	197c      	adds	r4, r7, r5
 80060b4:	687a      	ldr	r2, [r7, #4]
 80060b6:	19bb      	adds	r3, r7, r6
 80060b8:	3317      	adds	r3, #23
 80060ba:	0019      	movs	r1, r3
 80060bc:	0013      	movs	r3, r2
 80060be:	220e      	movs	r2, #14
 80060c0:	20e1      	movs	r0, #225	@ 0xe1
 80060c2:	f7fd fef9 	bl	8003eb8 <bme68x_get_regs>
 80060c6:	0003      	movs	r3, r0
 80060c8:	7023      	strb	r3, [r4, #0]
    }

    if (rslt == BME68X_OK)
 80060ca:	2237      	movs	r2, #55	@ 0x37
 80060cc:	18bb      	adds	r3, r7, r2
 80060ce:	781b      	ldrb	r3, [r3, #0]
 80060d0:	b25b      	sxtb	r3, r3
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d10c      	bne.n	80060f0 <get_calib_data+0x66>
    {
        rslt = bme68x_get_regs(BME68X_REG_COEFF3,
 80060d6:	18bc      	adds	r4, r7, r2
 80060d8:	687a      	ldr	r2, [r7, #4]
 80060da:	230c      	movs	r3, #12
 80060dc:	18fb      	adds	r3, r7, r3
 80060de:	3325      	adds	r3, #37	@ 0x25
 80060e0:	0019      	movs	r1, r3
 80060e2:	0013      	movs	r3, r2
 80060e4:	2205      	movs	r2, #5
 80060e6:	2000      	movs	r0, #0
 80060e8:	f7fd fee6 	bl	8003eb8 <bme68x_get_regs>
 80060ec:	0003      	movs	r3, r0
 80060ee:	7023      	strb	r3, [r4, #0]
                               &coeff_array[BME68X_LEN_COEFF1 + BME68X_LEN_COEFF2],
                               BME68X_LEN_COEFF3,
                               dev);
    }

    if (rslt == BME68X_OK)
 80060f0:	2337      	movs	r3, #55	@ 0x37
 80060f2:	18fb      	adds	r3, r7, r3
 80060f4:	781b      	ldrb	r3, [r3, #0]
 80060f6:	b25b      	sxtb	r3, r3
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d000      	beq.n	80060fe <get_calib_data+0x74>
 80060fc:	e0f4      	b.n	80062e8 <get_calib_data+0x25e>
    {
        /* Temperature related coefficients */
        dev->calib.par_t1 =
            (uint16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_T1_MSB], coeff_array[BME68X_IDX_T1_LSB]));
 80060fe:	210c      	movs	r1, #12
 8006100:	187b      	adds	r3, r7, r1
 8006102:	2220      	movs	r2, #32
 8006104:	5c9b      	ldrb	r3, [r3, r2]
 8006106:	b21b      	sxth	r3, r3
 8006108:	021b      	lsls	r3, r3, #8
 800610a:	b21a      	sxth	r2, r3
 800610c:	187b      	adds	r3, r7, r1
 800610e:	7fdb      	ldrb	r3, [r3, #31]
 8006110:	b21b      	sxth	r3, r3
 8006112:	4313      	orrs	r3, r2
 8006114:	b21b      	sxth	r3, r3
 8006116:	b29a      	uxth	r2, r3
        dev->calib.par_t1 =
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	83da      	strh	r2, [r3, #30]
        dev->calib.par_t2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_T2_MSB], coeff_array[BME68X_IDX_T2_LSB]));
 800611c:	187b      	adds	r3, r7, r1
 800611e:	785b      	ldrb	r3, [r3, #1]
 8006120:	b21b      	sxth	r3, r3
 8006122:	021b      	lsls	r3, r3, #8
 8006124:	b21a      	sxth	r2, r3
 8006126:	187b      	adds	r3, r7, r1
 8006128:	781b      	ldrb	r3, [r3, #0]
 800612a:	b21b      	sxth	r3, r3
 800612c:	4313      	orrs	r3, r2
 800612e:	b21a      	sxth	r2, r3
        dev->calib.par_t2 =
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	841a      	strh	r2, [r3, #32]
        dev->calib.par_t3 = (int8_t)(coeff_array[BME68X_IDX_T3]);
 8006134:	0008      	movs	r0, r1
 8006136:	187b      	adds	r3, r7, r1
 8006138:	789b      	ldrb	r3, [r3, #2]
 800613a:	b259      	sxtb	r1, r3
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2222      	movs	r2, #34	@ 0x22
 8006140:	5499      	strb	r1, [r3, r2]

        /* Pressure related coefficients */
        dev->calib.par_p1 =
            (uint16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P1_MSB], coeff_array[BME68X_IDX_P1_LSB]));
 8006142:	0001      	movs	r1, r0
 8006144:	187b      	adds	r3, r7, r1
 8006146:	795b      	ldrb	r3, [r3, #5]
 8006148:	b21b      	sxth	r3, r3
 800614a:	021b      	lsls	r3, r3, #8
 800614c:	b21a      	sxth	r2, r3
 800614e:	187b      	adds	r3, r7, r1
 8006150:	791b      	ldrb	r3, [r3, #4]
 8006152:	b21b      	sxth	r3, r3
 8006154:	4313      	orrs	r3, r2
 8006156:	b21b      	sxth	r3, r3
 8006158:	b29a      	uxth	r2, r3
        dev->calib.par_p1 =
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib.par_p2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P2_MSB], coeff_array[BME68X_IDX_P2_LSB]));
 800615e:	187b      	adds	r3, r7, r1
 8006160:	79db      	ldrb	r3, [r3, #7]
 8006162:	b21b      	sxth	r3, r3
 8006164:	021b      	lsls	r3, r3, #8
 8006166:	b21a      	sxth	r2, r3
 8006168:	187b      	adds	r3, r7, r1
 800616a:	799b      	ldrb	r3, [r3, #6]
 800616c:	b21b      	sxth	r3, r3
 800616e:	4313      	orrs	r3, r2
 8006170:	b21a      	sxth	r2, r3
        dev->calib.par_p2 =
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib.par_p3 = (int8_t)coeff_array[BME68X_IDX_P3];
 8006176:	0008      	movs	r0, r1
 8006178:	187b      	adds	r3, r7, r1
 800617a:	7a1b      	ldrb	r3, [r3, #8]
 800617c:	b259      	sxtb	r1, r3
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2228      	movs	r2, #40	@ 0x28
 8006182:	5499      	strb	r1, [r3, r2]
        dev->calib.par_p4 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P4_MSB], coeff_array[BME68X_IDX_P4_LSB]));
 8006184:	0001      	movs	r1, r0
 8006186:	187b      	adds	r3, r7, r1
 8006188:	7adb      	ldrb	r3, [r3, #11]
 800618a:	b21b      	sxth	r3, r3
 800618c:	021b      	lsls	r3, r3, #8
 800618e:	b21a      	sxth	r2, r3
 8006190:	187b      	adds	r3, r7, r1
 8006192:	7a9b      	ldrb	r3, [r3, #10]
 8006194:	b21b      	sxth	r3, r3
 8006196:	4313      	orrs	r3, r2
 8006198:	b21a      	sxth	r2, r3
        dev->calib.par_p4 =
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib.par_p5 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P5_MSB], coeff_array[BME68X_IDX_P5_LSB]));
 800619e:	187b      	adds	r3, r7, r1
 80061a0:	7b5b      	ldrb	r3, [r3, #13]
 80061a2:	b21b      	sxth	r3, r3
 80061a4:	021b      	lsls	r3, r3, #8
 80061a6:	b21a      	sxth	r2, r3
 80061a8:	187b      	adds	r3, r7, r1
 80061aa:	7b1b      	ldrb	r3, [r3, #12]
 80061ac:	b21b      	sxth	r3, r3
 80061ae:	4313      	orrs	r3, r2
 80061b0:	b21a      	sxth	r2, r3
        dev->calib.par_p5 =
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib.par_p6 = (int8_t)(coeff_array[BME68X_IDX_P6]);
 80061b6:	0008      	movs	r0, r1
 80061b8:	183b      	adds	r3, r7, r0
 80061ba:	7bdb      	ldrb	r3, [r3, #15]
 80061bc:	b259      	sxtb	r1, r3
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	222e      	movs	r2, #46	@ 0x2e
 80061c2:	5499      	strb	r1, [r3, r2]
        dev->calib.par_p7 = (int8_t)(coeff_array[BME68X_IDX_P7]);
 80061c4:	183b      	adds	r3, r7, r0
 80061c6:	7b9b      	ldrb	r3, [r3, #14]
 80061c8:	b259      	sxtb	r1, r3
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	222f      	movs	r2, #47	@ 0x2f
 80061ce:	5499      	strb	r1, [r3, r2]
        dev->calib.par_p8 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P8_MSB], coeff_array[BME68X_IDX_P8_LSB]));
 80061d0:	183b      	adds	r3, r7, r0
 80061d2:	7cdb      	ldrb	r3, [r3, #19]
 80061d4:	b21b      	sxth	r3, r3
 80061d6:	021b      	lsls	r3, r3, #8
 80061d8:	b21a      	sxth	r2, r3
 80061da:	183b      	adds	r3, r7, r0
 80061dc:	7c9b      	ldrb	r3, [r3, #18]
 80061de:	b21b      	sxth	r3, r3
 80061e0:	4313      	orrs	r3, r2
 80061e2:	b21a      	sxth	r2, r3
        dev->calib.par_p8 =
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib.par_p9 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P9_MSB], coeff_array[BME68X_IDX_P9_LSB]));
 80061e8:	183b      	adds	r3, r7, r0
 80061ea:	7d5b      	ldrb	r3, [r3, #21]
 80061ec:	b21b      	sxth	r3, r3
 80061ee:	021b      	lsls	r3, r3, #8
 80061f0:	b21a      	sxth	r2, r3
 80061f2:	183b      	adds	r3, r7, r0
 80061f4:	7d1b      	ldrb	r3, [r3, #20]
 80061f6:	b21b      	sxth	r3, r3
 80061f8:	4313      	orrs	r3, r2
 80061fa:	b21a      	sxth	r2, r3
        dev->calib.par_p9 =
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib.par_p10 = (uint8_t)(coeff_array[BME68X_IDX_P10]);
 8006200:	183b      	adds	r3, r7, r0
 8006202:	7d99      	ldrb	r1, [r3, #22]
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2234      	movs	r2, #52	@ 0x34
 8006208:	5499      	strb	r1, [r3, r2]

        /* Humidity related coefficients */
        dev->calib.par_h1 =
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H1_MSB] << 4) |
 800620a:	183b      	adds	r3, r7, r0
 800620c:	7e5b      	ldrb	r3, [r3, #25]
 800620e:	b21b      	sxth	r3, r3
 8006210:	011b      	lsls	r3, r3, #4
 8006212:	b21a      	sxth	r2, r3
                       (coeff_array[BME68X_IDX_H1_LSB] & BME68X_BIT_H1_DATA_MSK));
 8006214:	183b      	adds	r3, r7, r0
 8006216:	7e1b      	ldrb	r3, [r3, #24]
 8006218:	b21b      	sxth	r3, r3
 800621a:	210f      	movs	r1, #15
 800621c:	400b      	ands	r3, r1
 800621e:	b21b      	sxth	r3, r3
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H1_MSB] << 4) |
 8006220:	4313      	orrs	r3, r2
 8006222:	b21b      	sxth	r3, r3
 8006224:	b29a      	uxth	r2, r3
        dev->calib.par_h1 =
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	821a      	strh	r2, [r3, #16]
        dev->calib.par_h2 =
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H2_MSB] << 4) | ((coeff_array[BME68X_IDX_H2_LSB]) >> 4));
 800622a:	183b      	adds	r3, r7, r0
 800622c:	7ddb      	ldrb	r3, [r3, #23]
 800622e:	b21b      	sxth	r3, r3
 8006230:	011b      	lsls	r3, r3, #4
 8006232:	b21a      	sxth	r2, r3
 8006234:	183b      	adds	r3, r7, r0
 8006236:	7e1b      	ldrb	r3, [r3, #24]
 8006238:	091b      	lsrs	r3, r3, #4
 800623a:	b2db      	uxtb	r3, r3
 800623c:	b21b      	sxth	r3, r3
 800623e:	4313      	orrs	r3, r2
 8006240:	b21b      	sxth	r3, r3
 8006242:	b29a      	uxth	r2, r3
        dev->calib.par_h2 =
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	825a      	strh	r2, [r3, #18]
        dev->calib.par_h3 = (int8_t)coeff_array[BME68X_IDX_H3];
 8006248:	183b      	adds	r3, r7, r0
 800624a:	7e9b      	ldrb	r3, [r3, #26]
 800624c:	b25a      	sxtb	r2, r3
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	751a      	strb	r2, [r3, #20]
        dev->calib.par_h4 = (int8_t)coeff_array[BME68X_IDX_H4];
 8006252:	183b      	adds	r3, r7, r0
 8006254:	7edb      	ldrb	r3, [r3, #27]
 8006256:	b25a      	sxtb	r2, r3
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	755a      	strb	r2, [r3, #21]
        dev->calib.par_h5 = (int8_t)coeff_array[BME68X_IDX_H5];
 800625c:	183b      	adds	r3, r7, r0
 800625e:	7f1b      	ldrb	r3, [r3, #28]
 8006260:	b25a      	sxtb	r2, r3
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	759a      	strb	r2, [r3, #22]
        dev->calib.par_h6 = (uint8_t)coeff_array[BME68X_IDX_H6];
 8006266:	183b      	adds	r3, r7, r0
 8006268:	7f5a      	ldrb	r2, [r3, #29]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	75da      	strb	r2, [r3, #23]
        dev->calib.par_h7 = (int8_t)coeff_array[BME68X_IDX_H7];
 800626e:	183b      	adds	r3, r7, r0
 8006270:	7f9b      	ldrb	r3, [r3, #30]
 8006272:	b25a      	sxtb	r2, r3
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	761a      	strb	r2, [r3, #24]

        /* Gas heater related coefficients */
        dev->calib.par_gh1 = (int8_t)coeff_array[BME68X_IDX_GH1];
 8006278:	183b      	adds	r3, r7, r0
 800627a:	2223      	movs	r2, #35	@ 0x23
 800627c:	5c9b      	ldrb	r3, [r3, r2]
 800627e:	b25a      	sxtb	r2, r3
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	765a      	strb	r2, [r3, #25]
        dev->calib.par_gh2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_GH2_MSB], coeff_array[BME68X_IDX_GH2_LSB]));
 8006284:	183b      	adds	r3, r7, r0
 8006286:	2222      	movs	r2, #34	@ 0x22
 8006288:	5c9b      	ldrb	r3, [r3, r2]
 800628a:	b21b      	sxth	r3, r3
 800628c:	021b      	lsls	r3, r3, #8
 800628e:	b21a      	sxth	r2, r3
 8006290:	183b      	adds	r3, r7, r0
 8006292:	2121      	movs	r1, #33	@ 0x21
 8006294:	5c5b      	ldrb	r3, [r3, r1]
 8006296:	b21b      	sxth	r3, r3
 8006298:	4313      	orrs	r3, r2
 800629a:	b21a      	sxth	r2, r3
        dev->calib.par_gh2 =
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	835a      	strh	r2, [r3, #26]
        dev->calib.par_gh3 = (int8_t)coeff_array[BME68X_IDX_GH3];
 80062a0:	183b      	adds	r3, r7, r0
 80062a2:	2224      	movs	r2, #36	@ 0x24
 80062a4:	5c9b      	ldrb	r3, [r3, r2]
 80062a6:	b25a      	sxtb	r2, r3
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	771a      	strb	r2, [r3, #28]

        /* Other coefficients */
        dev->calib.res_heat_range = ((coeff_array[BME68X_IDX_RES_HEAT_RANGE] & BME68X_RHRANGE_MSK) / 16);
 80062ac:	183b      	adds	r3, r7, r0
 80062ae:	2227      	movs	r2, #39	@ 0x27
 80062b0:	5c9b      	ldrb	r3, [r3, r2]
 80062b2:	001a      	movs	r2, r3
 80062b4:	2330      	movs	r3, #48	@ 0x30
 80062b6:	4013      	ands	r3, r2
 80062b8:	d500      	bpl.n	80062bc <get_calib_data+0x232>
 80062ba:	330f      	adds	r3, #15
 80062bc:	111b      	asrs	r3, r3, #4
 80062be:	b2d9      	uxtb	r1, r3
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	223c      	movs	r2, #60	@ 0x3c
 80062c4:	5499      	strb	r1, [r3, r2]
        dev->calib.res_heat_val = (int8_t)coeff_array[BME68X_IDX_RES_HEAT_VAL];
 80062c6:	200c      	movs	r0, #12
 80062c8:	183b      	adds	r3, r7, r0
 80062ca:	2225      	movs	r2, #37	@ 0x25
 80062cc:	5c9b      	ldrb	r3, [r3, r2]
 80062ce:	b259      	sxtb	r1, r3
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	223d      	movs	r2, #61	@ 0x3d
 80062d4:	5499      	strb	r1, [r3, r2]
        dev->calib.range_sw_err = ((int8_t)(coeff_array[BME68X_IDX_RANGE_SW_ERR] & BME68X_RSERROR_MSK)) / 16;
 80062d6:	183b      	adds	r3, r7, r0
 80062d8:	2229      	movs	r2, #41	@ 0x29
 80062da:	5c9b      	ldrb	r3, [r3, r2]
 80062dc:	b25b      	sxtb	r3, r3
 80062de:	111b      	asrs	r3, r3, #4
 80062e0:	b259      	sxtb	r1, r3
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	223e      	movs	r2, #62	@ 0x3e
 80062e6:	5499      	strb	r1, [r3, r2]
    }

    return rslt;
 80062e8:	2337      	movs	r3, #55	@ 0x37
 80062ea:	18fb      	adds	r3, r7, r3
 80062ec:	781b      	ldrb	r3, [r3, #0]
 80062ee:	b25b      	sxtb	r3, r3
}
 80062f0:	0018      	movs	r0, r3
 80062f2:	46bd      	mov	sp, r7
 80062f4:	b00f      	add	sp, #60	@ 0x3c
 80062f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080062f8 <read_variant_id>:

/* This internal API is used to read variant ID information from the register */
static int8_t read_variant_id(struct bme68x_dev *dev)
{
 80062f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80062fa:	b085      	sub	sp, #20
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data = 0;
 8006300:	250e      	movs	r5, #14
 8006302:	197b      	adds	r3, r7, r5
 8006304:	2200      	movs	r2, #0
 8006306:	701a      	strb	r2, [r3, #0]

    /* Read variant ID information register */
    rslt = bme68x_get_regs(BME68X_REG_VARIANT_ID, &reg_data, 1, dev);
 8006308:	260f      	movs	r6, #15
 800630a:	19bc      	adds	r4, r7, r6
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	1979      	adds	r1, r7, r5
 8006310:	2201      	movs	r2, #1
 8006312:	20f0      	movs	r0, #240	@ 0xf0
 8006314:	f7fd fdd0 	bl	8003eb8 <bme68x_get_regs>
 8006318:	0003      	movs	r3, r0
 800631a:	7023      	strb	r3, [r4, #0]

    if (rslt == BME68X_OK)
 800631c:	19bb      	adds	r3, r7, r6
 800631e:	781b      	ldrb	r3, [r3, #0]
 8006320:	b25b      	sxtb	r3, r3
 8006322:	2b00      	cmp	r3, #0
 8006324:	d104      	bne.n	8006330 <read_variant_id+0x38>
    {
        dev->variant_id = reg_data;
 8006326:	197b      	adds	r3, r7, r5
 8006328:	781b      	ldrb	r3, [r3, #0]
 800632a:	001a      	movs	r2, r3
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	609a      	str	r2, [r3, #8]
    }

    return rslt;
 8006330:	230f      	movs	r3, #15
 8006332:	18fb      	adds	r3, r7, r3
 8006334:	781b      	ldrb	r3, [r3, #0]
 8006336:	b25b      	sxtb	r3, r3
}
 8006338:	0018      	movs	r0, r3
 800633a:	46bd      	mov	sp, r7
 800633c:	b005      	add	sp, #20
 800633e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006340 <command_interface_init>:
static uint8_t cmd_index = 0;
static uint8_t system_started = 0;

// Initialize command interface
void command_interface_init(void)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	af00      	add	r7, sp, #0
    cmd_index = 0;
 8006344:	4b0b      	ldr	r3, [pc, #44]	@ (8006374 <command_interface_init+0x34>)
 8006346:	2200      	movs	r2, #0
 8006348:	701a      	strb	r2, [r3, #0]
    system_started = 0;
 800634a:	4b0b      	ldr	r3, [pc, #44]	@ (8006378 <command_interface_init+0x38>)
 800634c:	2200      	movs	r2, #0
 800634e:	701a      	strb	r2, [r3, #0]
    memset(cmd_buffer, 0, CMD_BUFFER_SIZE);
 8006350:	4b0a      	ldr	r3, [pc, #40]	@ (800637c <command_interface_init+0x3c>)
 8006352:	2240      	movs	r2, #64	@ 0x40
 8006354:	2100      	movs	r1, #0
 8006356:	0018      	movs	r0, r3
 8006358:	f004 fffa 	bl	800b350 <memset>
    
    // Send welcome message
    command_interface_send_response("IoT Prototype System Ready\r\n");
 800635c:	4b08      	ldr	r3, [pc, #32]	@ (8006380 <command_interface_init+0x40>)
 800635e:	0018      	movs	r0, r3
 8006360:	f000 f994 	bl	800668c <command_interface_send_response>
    command_interface_send_response("Type 'start' to begin\r\n");
 8006364:	4b07      	ldr	r3, [pc, #28]	@ (8006384 <command_interface_init+0x44>)
 8006366:	0018      	movs	r0, r3
 8006368:	f000 f990 	bl	800668c <command_interface_send_response>
}
 800636c:	46c0      	nop			@ (mov r8, r8)
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
 8006372:	46c0      	nop			@ (mov r8, r8)
 8006374:	20000280 	.word	0x20000280
 8006378:	20000281 	.word	0x20000281
 800637c:	20000240 	.word	0x20000240
 8006380:	0800d798 	.word	0x0800d798
 8006384:	0800d7b8 	.word	0x0800d7b8

08006388 <command_interface_process>:

// Process incoming commands
void command_interface_process(void)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b082      	sub	sp, #8
 800638c:	af00      	add	r7, sp, #0
    uint8_t rx_byte;
    
    // Check if data is available on USART2
    if (HAL_UART_Receive(&huart2, &rx_byte, 1, 10) == HAL_OK) {
 800638e:	1df9      	adds	r1, r7, #7
 8006390:	4837      	ldr	r0, [pc, #220]	@ (8006470 <command_interface_process+0xe8>)
 8006392:	230a      	movs	r3, #10
 8006394:	2201      	movs	r2, #1
 8006396:	f003 f979 	bl	800968c <HAL_UART_Receive>
 800639a:	1e03      	subs	r3, r0, #0
 800639c:	d163      	bne.n	8006466 <command_interface_process+0xde>
        // Handle backspace
        if (rx_byte == '\b' || rx_byte == 127) {
 800639e:	1dfb      	adds	r3, r7, #7
 80063a0:	781b      	ldrb	r3, [r3, #0]
 80063a2:	2b08      	cmp	r3, #8
 80063a4:	d003      	beq.n	80063ae <command_interface_process+0x26>
 80063a6:	1dfb      	adds	r3, r7, #7
 80063a8:	781b      	ldrb	r3, [r3, #0]
 80063aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80063ac:	d114      	bne.n	80063d8 <command_interface_process+0x50>
            if (cmd_index > 0) {
 80063ae:	4b31      	ldr	r3, [pc, #196]	@ (8006474 <command_interface_process+0xec>)
 80063b0:	781b      	ldrb	r3, [r3, #0]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d057      	beq.n	8006466 <command_interface_process+0xde>
                cmd_index--;
 80063b6:	4b2f      	ldr	r3, [pc, #188]	@ (8006474 <command_interface_process+0xec>)
 80063b8:	781b      	ldrb	r3, [r3, #0]
 80063ba:	3b01      	subs	r3, #1
 80063bc:	b2da      	uxtb	r2, r3
 80063be:	4b2d      	ldr	r3, [pc, #180]	@ (8006474 <command_interface_process+0xec>)
 80063c0:	701a      	strb	r2, [r3, #0]
                cmd_buffer[cmd_index] = '\0';
 80063c2:	4b2c      	ldr	r3, [pc, #176]	@ (8006474 <command_interface_process+0xec>)
 80063c4:	781b      	ldrb	r3, [r3, #0]
 80063c6:	001a      	movs	r2, r3
 80063c8:	4b2b      	ldr	r3, [pc, #172]	@ (8006478 <command_interface_process+0xf0>)
 80063ca:	2100      	movs	r1, #0
 80063cc:	5499      	strb	r1, [r3, r2]
                command_interface_send_response("\b \b"); // Backspace, space, backspace
 80063ce:	4b2b      	ldr	r3, [pc, #172]	@ (800647c <command_interface_process+0xf4>)
 80063d0:	0018      	movs	r0, r3
 80063d2:	f000 f95b 	bl	800668c <command_interface_send_response>
            if (cmd_index > 0) {
 80063d6:	e046      	b.n	8006466 <command_interface_process+0xde>
            }
        }
        // Handle enter key
        else if (rx_byte == '\r' || rx_byte == '\n') {
 80063d8:	1dfb      	adds	r3, r7, #7
 80063da:	781b      	ldrb	r3, [r3, #0]
 80063dc:	2b0d      	cmp	r3, #13
 80063de:	d003      	beq.n	80063e8 <command_interface_process+0x60>
 80063e0:	1dfb      	adds	r3, r7, #7
 80063e2:	781b      	ldrb	r3, [r3, #0]
 80063e4:	2b0a      	cmp	r3, #10
 80063e6:	d11f      	bne.n	8006428 <command_interface_process+0xa0>
            if (cmd_index > 0) {
 80063e8:	4b22      	ldr	r3, [pc, #136]	@ (8006474 <command_interface_process+0xec>)
 80063ea:	781b      	ldrb	r3, [r3, #0]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d016      	beq.n	800641e <command_interface_process+0x96>
                cmd_buffer[cmd_index] = '\0';
 80063f0:	4b20      	ldr	r3, [pc, #128]	@ (8006474 <command_interface_process+0xec>)
 80063f2:	781b      	ldrb	r3, [r3, #0]
 80063f4:	001a      	movs	r2, r3
 80063f6:	4b20      	ldr	r3, [pc, #128]	@ (8006478 <command_interface_process+0xf0>)
 80063f8:	2100      	movs	r1, #0
 80063fa:	5499      	strb	r1, [r3, r2]
                command_interface_send_response("\r\n");
 80063fc:	4b20      	ldr	r3, [pc, #128]	@ (8006480 <command_interface_process+0xf8>)
 80063fe:	0018      	movs	r0, r3
 8006400:	f000 f944 	bl	800668c <command_interface_send_response>
                
                // Process command
                command_interface_handle_command(cmd_buffer);
 8006404:	4b1c      	ldr	r3, [pc, #112]	@ (8006478 <command_interface_process+0xf0>)
 8006406:	0018      	movs	r0, r3
 8006408:	f000 f886 	bl	8006518 <command_interface_handle_command>
                
                // Reset buffer
                cmd_index = 0;
 800640c:	4b19      	ldr	r3, [pc, #100]	@ (8006474 <command_interface_process+0xec>)
 800640e:	2200      	movs	r2, #0
 8006410:	701a      	strb	r2, [r3, #0]
                memset(cmd_buffer, 0, CMD_BUFFER_SIZE);
 8006412:	4b19      	ldr	r3, [pc, #100]	@ (8006478 <command_interface_process+0xf0>)
 8006414:	2240      	movs	r2, #64	@ 0x40
 8006416:	2100      	movs	r1, #0
 8006418:	0018      	movs	r0, r3
 800641a:	f004 ff99 	bl	800b350 <memset>
            }
            command_interface_send_response("> ");
 800641e:	4b19      	ldr	r3, [pc, #100]	@ (8006484 <command_interface_process+0xfc>)
 8006420:	0018      	movs	r0, r3
 8006422:	f000 f933 	bl	800668c <command_interface_send_response>
 8006426:	e01e      	b.n	8006466 <command_interface_process+0xde>
        }
        // Handle regular characters
        else if (cmd_index < CMD_BUFFER_SIZE - 1 && rx_byte >= 32 && rx_byte <= 126) {
 8006428:	4b12      	ldr	r3, [pc, #72]	@ (8006474 <command_interface_process+0xec>)
 800642a:	781b      	ldrb	r3, [r3, #0]
 800642c:	2b3e      	cmp	r3, #62	@ 0x3e
 800642e:	d81a      	bhi.n	8006466 <command_interface_process+0xde>
 8006430:	1dfb      	adds	r3, r7, #7
 8006432:	781b      	ldrb	r3, [r3, #0]
 8006434:	2b1f      	cmp	r3, #31
 8006436:	d916      	bls.n	8006466 <command_interface_process+0xde>
 8006438:	1dfb      	adds	r3, r7, #7
 800643a:	781b      	ldrb	r3, [r3, #0]
 800643c:	2b7e      	cmp	r3, #126	@ 0x7e
 800643e:	d812      	bhi.n	8006466 <command_interface_process+0xde>
            cmd_buffer[cmd_index++] = rx_byte;
 8006440:	4b0c      	ldr	r3, [pc, #48]	@ (8006474 <command_interface_process+0xec>)
 8006442:	781b      	ldrb	r3, [r3, #0]
 8006444:	1c5a      	adds	r2, r3, #1
 8006446:	b2d1      	uxtb	r1, r2
 8006448:	4a0a      	ldr	r2, [pc, #40]	@ (8006474 <command_interface_process+0xec>)
 800644a:	7011      	strb	r1, [r2, #0]
 800644c:	001a      	movs	r2, r3
 800644e:	1dfb      	adds	r3, r7, #7
 8006450:	7819      	ldrb	r1, [r3, #0]
 8006452:	4b09      	ldr	r3, [pc, #36]	@ (8006478 <command_interface_process+0xf0>)
 8006454:	5499      	strb	r1, [r3, r2]
            // Echo character back
            HAL_UART_Transmit(&huart2, &rx_byte, 1, HAL_MAX_DELAY);
 8006456:	2301      	movs	r3, #1
 8006458:	425b      	negs	r3, r3
 800645a:	1df9      	adds	r1, r7, #7
 800645c:	4804      	ldr	r0, [pc, #16]	@ (8006470 <command_interface_process+0xe8>)
 800645e:	2201      	movs	r2, #1
 8006460:	f003 f870 	bl	8009544 <HAL_UART_Transmit>
        }
    }
}
 8006464:	e7ff      	b.n	8006466 <command_interface_process+0xde>
 8006466:	46c0      	nop			@ (mov r8, r8)
 8006468:	46bd      	mov	sp, r7
 800646a:	b002      	add	sp, #8
 800646c:	bd80      	pop	{r7, pc}
 800646e:	46c0      	nop			@ (mov r8, r8)
 8006470:	200002d8 	.word	0x200002d8
 8006474:	20000280 	.word	0x20000280
 8006478:	20000240 	.word	0x20000240
 800647c:	0800d7d0 	.word	0x0800d7d0
 8006480:	0800d7d4 	.word	0x0800d7d4
 8006484:	0800d7d8 	.word	0x0800d7d8

08006488 <command_interface_show_help>:

// Show help menu
void command_interface_show_help(void)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	af00      	add	r7, sp, #0
    command_interface_send_response("\r\n=== Available Commands ===\r\n");
 800648c:	4b17      	ldr	r3, [pc, #92]	@ (80064ec <command_interface_show_help+0x64>)
 800648e:	0018      	movs	r0, r3
 8006490:	f000 f8fc 	bl	800668c <command_interface_send_response>
    command_interface_send_response("read temperature - Read temperature from BME680\r\n");
 8006494:	4b16      	ldr	r3, [pc, #88]	@ (80064f0 <command_interface_show_help+0x68>)
 8006496:	0018      	movs	r0, r3
 8006498:	f000 f8f8 	bl	800668c <command_interface_send_response>
    command_interface_send_response("read pressure   - Read pressure from BME680\r\n");
 800649c:	4b15      	ldr	r3, [pc, #84]	@ (80064f4 <command_interface_show_help+0x6c>)
 800649e:	0018      	movs	r0, r3
 80064a0:	f000 f8f4 	bl	800668c <command_interface_send_response>
    command_interface_send_response("read humidity   - Read humidity from BME680\r\n");
 80064a4:	4b14      	ldr	r3, [pc, #80]	@ (80064f8 <command_interface_show_help+0x70>)
 80064a6:	0018      	movs	r0, r3
 80064a8:	f000 f8f0 	bl	800668c <command_interface_send_response>
    command_interface_send_response("test sensor     - Test BME680 sensor\r\n");
 80064ac:	4b13      	ldr	r3, [pc, #76]	@ (80064fc <command_interface_show_help+0x74>)
 80064ae:	0018      	movs	r0, r3
 80064b0:	f000 f8ec 	bl	800668c <command_interface_send_response>
    command_interface_send_response("sum <num1> <num2> - Add two numbers\r\n");
 80064b4:	4b12      	ldr	r3, [pc, #72]	@ (8006500 <command_interface_show_help+0x78>)
 80064b6:	0018      	movs	r0, r3
 80064b8:	f000 f8e8 	bl	800668c <command_interface_send_response>
    command_interface_send_response("sub <num1> <num2> - Subtract num2 from num1\r\n");
 80064bc:	4b11      	ldr	r3, [pc, #68]	@ (8006504 <command_interface_show_help+0x7c>)
 80064be:	0018      	movs	r0, r3
 80064c0:	f000 f8e4 	bl	800668c <command_interface_send_response>
    command_interface_send_response("mul <num1> <num2> - Multiply two numbers\r\n");
 80064c4:	4b10      	ldr	r3, [pc, #64]	@ (8006508 <command_interface_show_help+0x80>)
 80064c6:	0018      	movs	r0, r3
 80064c8:	f000 f8e0 	bl	800668c <command_interface_send_response>
    command_interface_send_response("div <num1> <num2> - Divide num1 by num2\r\n");
 80064cc:	4b0f      	ldr	r3, [pc, #60]	@ (800650c <command_interface_show_help+0x84>)
 80064ce:	0018      	movs	r0, r3
 80064d0:	f000 f8dc 	bl	800668c <command_interface_send_response>
    command_interface_send_response("help            - Show this help menu\r\n");
 80064d4:	4b0e      	ldr	r3, [pc, #56]	@ (8006510 <command_interface_show_help+0x88>)
 80064d6:	0018      	movs	r0, r3
 80064d8:	f000 f8d8 	bl	800668c <command_interface_send_response>
    command_interface_send_response("========================\r\n");
 80064dc:	4b0d      	ldr	r3, [pc, #52]	@ (8006514 <command_interface_show_help+0x8c>)
 80064de:	0018      	movs	r0, r3
 80064e0:	f000 f8d4 	bl	800668c <command_interface_send_response>
}
 80064e4:	46c0      	nop			@ (mov r8, r8)
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	46c0      	nop			@ (mov r8, r8)
 80064ec:	0800d7dc 	.word	0x0800d7dc
 80064f0:	0800d7fc 	.word	0x0800d7fc
 80064f4:	0800d830 	.word	0x0800d830
 80064f8:	0800d860 	.word	0x0800d860
 80064fc:	0800d890 	.word	0x0800d890
 8006500:	0800d8b8 	.word	0x0800d8b8
 8006504:	0800d8e0 	.word	0x0800d8e0
 8006508:	0800d910 	.word	0x0800d910
 800650c:	0800d93c 	.word	0x0800d93c
 8006510:	0800d968 	.word	0x0800d968
 8006514:	0800d990 	.word	0x0800d990

08006518 <command_interface_handle_command>:

// Handle incoming commands
void command_interface_handle_command(char* command)
{
 8006518:	b590      	push	{r4, r7, lr}
 800651a:	b0c3      	sub	sp, #268	@ 0x10c
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
    char response[256];
    
    // Check if system is started
    if (!system_started) {
 8006520:	4b4b      	ldr	r3, [pc, #300]	@ (8006650 <command_interface_handle_command+0x138>)
 8006522:	781b      	ldrb	r3, [r3, #0]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d118      	bne.n	800655a <command_interface_handle_command+0x42>
        if (strcmp(command, "start") == 0) {
 8006528:	4a4a      	ldr	r2, [pc, #296]	@ (8006654 <command_interface_handle_command+0x13c>)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	0011      	movs	r1, r2
 800652e:	0018      	movs	r0, r3
 8006530:	f7f9 fde8 	bl	8000104 <strcmp>
 8006534:	1e03      	subs	r3, r0, #0
 8006536:	d10b      	bne.n	8006550 <command_interface_handle_command+0x38>
            system_started = 1;
 8006538:	4b45      	ldr	r3, [pc, #276]	@ (8006650 <command_interface_handle_command+0x138>)
 800653a:	2201      	movs	r2, #1
 800653c:	701a      	strb	r2, [r3, #0]
            command_interface_send_response("System started! Type 'help' for available commands.\r\n");
 800653e:	4b46      	ldr	r3, [pc, #280]	@ (8006658 <command_interface_handle_command+0x140>)
 8006540:	0018      	movs	r0, r3
 8006542:	f000 f8a3 	bl	800668c <command_interface_send_response>
            command_interface_send_response("> ");
 8006546:	4b45      	ldr	r3, [pc, #276]	@ (800665c <command_interface_handle_command+0x144>)
 8006548:	0018      	movs	r0, r3
 800654a:	f000 f89f 	bl	800668c <command_interface_send_response>
            return;
 800654e:	e07b      	b.n	8006648 <command_interface_handle_command+0x130>
        } else {
            command_interface_send_response("Please type 'start' to begin.\r\n");
 8006550:	4b43      	ldr	r3, [pc, #268]	@ (8006660 <command_interface_handle_command+0x148>)
 8006552:	0018      	movs	r0, r3
 8006554:	f000 f89a 	bl	800668c <command_interface_send_response>
            return;
 8006558:	e076      	b.n	8006648 <command_interface_handle_command+0x130>
        }
    }
    
    // Parse commands
    if (strcmp(command, "read temperature") == 0) {
 800655a:	4a42      	ldr	r2, [pc, #264]	@ (8006664 <command_interface_handle_command+0x14c>)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	0011      	movs	r1, r2
 8006560:	0018      	movs	r0, r3
 8006562:	f7f9 fdcf 	bl	8000104 <strcmp>
 8006566:	1e03      	subs	r3, r0, #0
 8006568:	d102      	bne.n	8006570 <command_interface_handle_command+0x58>
        cmd_read_temperature();
 800656a:	f000 f8a5 	bl	80066b8 <cmd_read_temperature>
 800656e:	e06b      	b.n	8006648 <command_interface_handle_command+0x130>
    }
    else if (strcmp(command, "read pressure") == 0) {
 8006570:	4a3d      	ldr	r2, [pc, #244]	@ (8006668 <command_interface_handle_command+0x150>)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	0011      	movs	r1, r2
 8006576:	0018      	movs	r0, r3
 8006578:	f7f9 fdc4 	bl	8000104 <strcmp>
 800657c:	1e03      	subs	r3, r0, #0
 800657e:	d102      	bne.n	8006586 <command_interface_handle_command+0x6e>
        cmd_read_pressure();
 8006580:	f000 f8d6 	bl	8006730 <cmd_read_pressure>
 8006584:	e060      	b.n	8006648 <command_interface_handle_command+0x130>
    }
    else if (strcmp(command, "read humidity") == 0) {
 8006586:	4a39      	ldr	r2, [pc, #228]	@ (800666c <command_interface_handle_command+0x154>)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	0011      	movs	r1, r2
 800658c:	0018      	movs	r0, r3
 800658e:	f7f9 fdb9 	bl	8000104 <strcmp>
 8006592:	1e03      	subs	r3, r0, #0
 8006594:	d102      	bne.n	800659c <command_interface_handle_command+0x84>
        cmd_read_humidity();
 8006596:	f000 f907 	bl	80067a8 <cmd_read_humidity>
 800659a:	e055      	b.n	8006648 <command_interface_handle_command+0x130>
    }
    else if (strcmp(command, "test sensor") == 0) {
 800659c:	4a34      	ldr	r2, [pc, #208]	@ (8006670 <command_interface_handle_command+0x158>)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	0011      	movs	r1, r2
 80065a2:	0018      	movs	r0, r3
 80065a4:	f7f9 fdae 	bl	8000104 <strcmp>
 80065a8:	1e03      	subs	r3, r0, #0
 80065aa:	d102      	bne.n	80065b2 <command_interface_handle_command+0x9a>
        cmd_test_sensor();
 80065ac:	f000 f938 	bl	8006820 <cmd_test_sensor>
 80065b0:	e04a      	b.n	8006648 <command_interface_handle_command+0x130>
    }
    else if (strncmp(command, "sum ", 4) == 0) {
 80065b2:	4930      	ldr	r1, [pc, #192]	@ (8006674 <command_interface_handle_command+0x15c>)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2204      	movs	r2, #4
 80065b8:	0018      	movs	r0, r3
 80065ba:	f004 fed1 	bl	800b360 <strncmp>
 80065be:	1e03      	subs	r3, r0, #0
 80065c0:	d104      	bne.n	80065cc <command_interface_handle_command+0xb4>
        cmd_math_operation(command);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	0018      	movs	r0, r3
 80065c6:	f000 f93d 	bl	8006844 <cmd_math_operation>
 80065ca:	e03d      	b.n	8006648 <command_interface_handle_command+0x130>
    }
    else if (strncmp(command, "sub ", 4) == 0) {
 80065cc:	492a      	ldr	r1, [pc, #168]	@ (8006678 <command_interface_handle_command+0x160>)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2204      	movs	r2, #4
 80065d2:	0018      	movs	r0, r3
 80065d4:	f004 fec4 	bl	800b360 <strncmp>
 80065d8:	1e03      	subs	r3, r0, #0
 80065da:	d104      	bne.n	80065e6 <command_interface_handle_command+0xce>
        cmd_math_operation(command);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	0018      	movs	r0, r3
 80065e0:	f000 f930 	bl	8006844 <cmd_math_operation>
 80065e4:	e030      	b.n	8006648 <command_interface_handle_command+0x130>
    }
    else if (strncmp(command, "mul ", 4) == 0) {
 80065e6:	4925      	ldr	r1, [pc, #148]	@ (800667c <command_interface_handle_command+0x164>)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2204      	movs	r2, #4
 80065ec:	0018      	movs	r0, r3
 80065ee:	f004 feb7 	bl	800b360 <strncmp>
 80065f2:	1e03      	subs	r3, r0, #0
 80065f4:	d104      	bne.n	8006600 <command_interface_handle_command+0xe8>
        cmd_math_operation(command);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	0018      	movs	r0, r3
 80065fa:	f000 f923 	bl	8006844 <cmd_math_operation>
 80065fe:	e023      	b.n	8006648 <command_interface_handle_command+0x130>
    }
    else if (strncmp(command, "div ", 4) == 0) {
 8006600:	491f      	ldr	r1, [pc, #124]	@ (8006680 <command_interface_handle_command+0x168>)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2204      	movs	r2, #4
 8006606:	0018      	movs	r0, r3
 8006608:	f004 feaa 	bl	800b360 <strncmp>
 800660c:	1e03      	subs	r3, r0, #0
 800660e:	d104      	bne.n	800661a <command_interface_handle_command+0x102>
        cmd_math_operation(command);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	0018      	movs	r0, r3
 8006614:	f000 f916 	bl	8006844 <cmd_math_operation>
 8006618:	e016      	b.n	8006648 <command_interface_handle_command+0x130>
    }
    else if (strcmp(command, "help") == 0) {
 800661a:	4a1a      	ldr	r2, [pc, #104]	@ (8006684 <command_interface_handle_command+0x16c>)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	0011      	movs	r1, r2
 8006620:	0018      	movs	r0, r3
 8006622:	f7f9 fd6f 	bl	8000104 <strcmp>
 8006626:	1e03      	subs	r3, r0, #0
 8006628:	d102      	bne.n	8006630 <command_interface_handle_command+0x118>
        command_interface_show_help();
 800662a:	f7ff ff2d 	bl	8006488 <command_interface_show_help>
 800662e:	e00b      	b.n	8006648 <command_interface_handle_command+0x130>
    }
    else {
        snprintf(response, sizeof(response), "Unknown command: %s\r\nType 'help' for available commands.\r\n", command);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	4a15      	ldr	r2, [pc, #84]	@ (8006688 <command_interface_handle_command+0x170>)
 8006634:	2180      	movs	r1, #128	@ 0x80
 8006636:	0049      	lsls	r1, r1, #1
 8006638:	2408      	movs	r4, #8
 800663a:	1938      	adds	r0, r7, r4
 800663c:	f004 fe06 	bl	800b24c <sniprintf>
        command_interface_send_response(response);
 8006640:	193b      	adds	r3, r7, r4
 8006642:	0018      	movs	r0, r3
 8006644:	f000 f822 	bl	800668c <command_interface_send_response>
    }
}
 8006648:	46bd      	mov	sp, r7
 800664a:	b043      	add	sp, #268	@ 0x10c
 800664c:	bd90      	pop	{r4, r7, pc}
 800664e:	46c0      	nop			@ (mov r8, r8)
 8006650:	20000281 	.word	0x20000281
 8006654:	0800d9ac 	.word	0x0800d9ac
 8006658:	0800d9b4 	.word	0x0800d9b4
 800665c:	0800d7d8 	.word	0x0800d7d8
 8006660:	0800d9ec 	.word	0x0800d9ec
 8006664:	0800da0c 	.word	0x0800da0c
 8006668:	0800da20 	.word	0x0800da20
 800666c:	0800da30 	.word	0x0800da30
 8006670:	0800da40 	.word	0x0800da40
 8006674:	0800da4c 	.word	0x0800da4c
 8006678:	0800da54 	.word	0x0800da54
 800667c:	0800da5c 	.word	0x0800da5c
 8006680:	0800da64 	.word	0x0800da64
 8006684:	0800da6c 	.word	0x0800da6c
 8006688:	0800da74 	.word	0x0800da74

0800668c <command_interface_send_response>:

// Send response via UART
void command_interface_send_response(const char* response)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b082      	sub	sp, #8
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)response, strlen(response), HAL_MAX_DELAY);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	0018      	movs	r0, r3
 8006698:	f7f9 fd3e 	bl	8000118 <strlen>
 800669c:	0003      	movs	r3, r0
 800669e:	b29a      	uxth	r2, r3
 80066a0:	2301      	movs	r3, #1
 80066a2:	425b      	negs	r3, r3
 80066a4:	6879      	ldr	r1, [r7, #4]
 80066a6:	4803      	ldr	r0, [pc, #12]	@ (80066b4 <command_interface_send_response+0x28>)
 80066a8:	f002 ff4c 	bl	8009544 <HAL_UART_Transmit>
}
 80066ac:	46c0      	nop			@ (mov r8, r8)
 80066ae:	46bd      	mov	sp, r7
 80066b0:	b002      	add	sp, #8
 80066b2:	bd80      	pop	{r7, pc}
 80066b4:	200002d8 	.word	0x200002d8

080066b8 <cmd_read_temperature>:

// Command handler for reading temperature
void cmd_read_temperature(void)
{
 80066b8:	b590      	push	{r4, r7, lr}
 80066ba:	b0a9      	sub	sp, #164	@ 0xa4
 80066bc:	af02      	add	r7, sp, #8
    struct bme68x_data sensor_data;
    char response[128];
    
    // Check if sensor is available
    if (bme680_check_sensor_presence() != BME68X_OK) {
 80066be:	f7fd faed 	bl	8003c9c <bme680_check_sensor_presence>
 80066c2:	1e03      	subs	r3, r0, #0
 80066c4:	d00a      	beq.n	80066dc <cmd_read_temperature+0x24>
        snprintf(response, sizeof(response), "Error: BME680 sensor not available\r\n");
 80066c6:	4a17      	ldr	r2, [pc, #92]	@ (8006724 <cmd_read_temperature+0x6c>)
 80066c8:	003b      	movs	r3, r7
 80066ca:	2180      	movs	r1, #128	@ 0x80
 80066cc:	0018      	movs	r0, r3
 80066ce:	f004 fdbd 	bl	800b24c <sniprintf>
        command_interface_send_response(response);
 80066d2:	003b      	movs	r3, r7
 80066d4:	0018      	movs	r0, r3
 80066d6:	f7ff ffd9 	bl	800668c <command_interface_send_response>
 80066da:	e020      	b.n	800671e <cmd_read_temperature+0x66>
        return;
    }
    
    if (bme680_read_sensor_data(&sensor_data) == BME68X_OK) {
 80066dc:	2480      	movs	r4, #128	@ 0x80
 80066de:	193b      	adds	r3, r7, r4
 80066e0:	0018      	movs	r0, r3
 80066e2:	f7fd fa3d 	bl	8003b60 <bme680_read_sensor_data>
 80066e6:	1e03      	subs	r3, r0, #0
 80066e8:	d10f      	bne.n	800670a <cmd_read_temperature+0x52>
        snprintf(response, sizeof(response), "Temperature: %.2fC\r\n", sensor_data.temperature);
 80066ea:	193b      	adds	r3, r7, r4
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	1c18      	adds	r0, r3, #0
 80066f0:	f7fd f840 	bl	8003774 <__aeabi_f2d>
 80066f4:	0002      	movs	r2, r0
 80066f6:	000b      	movs	r3, r1
 80066f8:	490b      	ldr	r1, [pc, #44]	@ (8006728 <cmd_read_temperature+0x70>)
 80066fa:	0038      	movs	r0, r7
 80066fc:	9200      	str	r2, [sp, #0]
 80066fe:	9301      	str	r3, [sp, #4]
 8006700:	000a      	movs	r2, r1
 8006702:	2180      	movs	r1, #128	@ 0x80
 8006704:	f004 fda2 	bl	800b24c <sniprintf>
 8006708:	e005      	b.n	8006716 <cmd_read_temperature+0x5e>
    } else {
        snprintf(response, sizeof(response), "Error reading temperature from BME680\r\n");
 800670a:	4a08      	ldr	r2, [pc, #32]	@ (800672c <cmd_read_temperature+0x74>)
 800670c:	003b      	movs	r3, r7
 800670e:	2180      	movs	r1, #128	@ 0x80
 8006710:	0018      	movs	r0, r3
 8006712:	f004 fd9b 	bl	800b24c <sniprintf>
    }
    
    command_interface_send_response(response);
 8006716:	003b      	movs	r3, r7
 8006718:	0018      	movs	r0, r3
 800671a:	f7ff ffb7 	bl	800668c <command_interface_send_response>
}
 800671e:	46bd      	mov	sp, r7
 8006720:	b027      	add	sp, #156	@ 0x9c
 8006722:	bd90      	pop	{r4, r7, pc}
 8006724:	0800dab0 	.word	0x0800dab0
 8006728:	0800dad8 	.word	0x0800dad8
 800672c:	0800daf0 	.word	0x0800daf0

08006730 <cmd_read_pressure>:

// Command handler for reading pressure
void cmd_read_pressure(void)
{
 8006730:	b590      	push	{r4, r7, lr}
 8006732:	b0a9      	sub	sp, #164	@ 0xa4
 8006734:	af02      	add	r7, sp, #8
    struct bme68x_data sensor_data;
    char response[128];
    
    // Check if sensor is available
    if (bme680_check_sensor_presence() != BME68X_OK) {
 8006736:	f7fd fab1 	bl	8003c9c <bme680_check_sensor_presence>
 800673a:	1e03      	subs	r3, r0, #0
 800673c:	d00a      	beq.n	8006754 <cmd_read_pressure+0x24>
        snprintf(response, sizeof(response), "Error: BME680 sensor not available\r\n");
 800673e:	4a17      	ldr	r2, [pc, #92]	@ (800679c <cmd_read_pressure+0x6c>)
 8006740:	003b      	movs	r3, r7
 8006742:	2180      	movs	r1, #128	@ 0x80
 8006744:	0018      	movs	r0, r3
 8006746:	f004 fd81 	bl	800b24c <sniprintf>
        command_interface_send_response(response);
 800674a:	003b      	movs	r3, r7
 800674c:	0018      	movs	r0, r3
 800674e:	f7ff ff9d 	bl	800668c <command_interface_send_response>
 8006752:	e020      	b.n	8006796 <cmd_read_pressure+0x66>
        return;
    }
    
    if (bme680_read_sensor_data(&sensor_data) == BME68X_OK) {
 8006754:	2480      	movs	r4, #128	@ 0x80
 8006756:	193b      	adds	r3, r7, r4
 8006758:	0018      	movs	r0, r3
 800675a:	f7fd fa01 	bl	8003b60 <bme680_read_sensor_data>
 800675e:	1e03      	subs	r3, r0, #0
 8006760:	d10f      	bne.n	8006782 <cmd_read_pressure+0x52>
        snprintf(response, sizeof(response), "Pressure: %.2f Pa\r\n", sensor_data.pressure);
 8006762:	193b      	adds	r3, r7, r4
 8006764:	68db      	ldr	r3, [r3, #12]
 8006766:	1c18      	adds	r0, r3, #0
 8006768:	f7fd f804 	bl	8003774 <__aeabi_f2d>
 800676c:	0002      	movs	r2, r0
 800676e:	000b      	movs	r3, r1
 8006770:	490b      	ldr	r1, [pc, #44]	@ (80067a0 <cmd_read_pressure+0x70>)
 8006772:	0038      	movs	r0, r7
 8006774:	9200      	str	r2, [sp, #0]
 8006776:	9301      	str	r3, [sp, #4]
 8006778:	000a      	movs	r2, r1
 800677a:	2180      	movs	r1, #128	@ 0x80
 800677c:	f004 fd66 	bl	800b24c <sniprintf>
 8006780:	e005      	b.n	800678e <cmd_read_pressure+0x5e>
    } else {
        snprintf(response, sizeof(response), "Error reading pressure from BME680\r\n");
 8006782:	4a08      	ldr	r2, [pc, #32]	@ (80067a4 <cmd_read_pressure+0x74>)
 8006784:	003b      	movs	r3, r7
 8006786:	2180      	movs	r1, #128	@ 0x80
 8006788:	0018      	movs	r0, r3
 800678a:	f004 fd5f 	bl	800b24c <sniprintf>
    }
    
    command_interface_send_response(response);
 800678e:	003b      	movs	r3, r7
 8006790:	0018      	movs	r0, r3
 8006792:	f7ff ff7b 	bl	800668c <command_interface_send_response>
}
 8006796:	46bd      	mov	sp, r7
 8006798:	b027      	add	sp, #156	@ 0x9c
 800679a:	bd90      	pop	{r4, r7, pc}
 800679c:	0800dab0 	.word	0x0800dab0
 80067a0:	0800db18 	.word	0x0800db18
 80067a4:	0800db2c 	.word	0x0800db2c

080067a8 <cmd_read_humidity>:

// Command handler for reading humidity
void cmd_read_humidity(void)
{
 80067a8:	b590      	push	{r4, r7, lr}
 80067aa:	b0a9      	sub	sp, #164	@ 0xa4
 80067ac:	af02      	add	r7, sp, #8
    struct bme68x_data sensor_data;
    char response[128];
    
    // Check if sensor is available
    if (bme680_check_sensor_presence() != BME68X_OK) {
 80067ae:	f7fd fa75 	bl	8003c9c <bme680_check_sensor_presence>
 80067b2:	1e03      	subs	r3, r0, #0
 80067b4:	d00a      	beq.n	80067cc <cmd_read_humidity+0x24>
        snprintf(response, sizeof(response), "Error: BME680 sensor not available\r\n");
 80067b6:	4a17      	ldr	r2, [pc, #92]	@ (8006814 <cmd_read_humidity+0x6c>)
 80067b8:	003b      	movs	r3, r7
 80067ba:	2180      	movs	r1, #128	@ 0x80
 80067bc:	0018      	movs	r0, r3
 80067be:	f004 fd45 	bl	800b24c <sniprintf>
        command_interface_send_response(response);
 80067c2:	003b      	movs	r3, r7
 80067c4:	0018      	movs	r0, r3
 80067c6:	f7ff ff61 	bl	800668c <command_interface_send_response>
 80067ca:	e020      	b.n	800680e <cmd_read_humidity+0x66>
        return;
    }
    
    if (bme680_read_sensor_data(&sensor_data) == BME68X_OK) {
 80067cc:	2480      	movs	r4, #128	@ 0x80
 80067ce:	193b      	adds	r3, r7, r4
 80067d0:	0018      	movs	r0, r3
 80067d2:	f7fd f9c5 	bl	8003b60 <bme680_read_sensor_data>
 80067d6:	1e03      	subs	r3, r0, #0
 80067d8:	d10f      	bne.n	80067fa <cmd_read_humidity+0x52>
        snprintf(response, sizeof(response), "Humidity: %.2f%%\r\n", sensor_data.humidity);
 80067da:	193b      	adds	r3, r7, r4
 80067dc:	691b      	ldr	r3, [r3, #16]
 80067de:	1c18      	adds	r0, r3, #0
 80067e0:	f7fc ffc8 	bl	8003774 <__aeabi_f2d>
 80067e4:	0002      	movs	r2, r0
 80067e6:	000b      	movs	r3, r1
 80067e8:	490b      	ldr	r1, [pc, #44]	@ (8006818 <cmd_read_humidity+0x70>)
 80067ea:	0038      	movs	r0, r7
 80067ec:	9200      	str	r2, [sp, #0]
 80067ee:	9301      	str	r3, [sp, #4]
 80067f0:	000a      	movs	r2, r1
 80067f2:	2180      	movs	r1, #128	@ 0x80
 80067f4:	f004 fd2a 	bl	800b24c <sniprintf>
 80067f8:	e005      	b.n	8006806 <cmd_read_humidity+0x5e>
    } else {
        snprintf(response, sizeof(response), "Error reading humidity from BME680\r\n");
 80067fa:	4a08      	ldr	r2, [pc, #32]	@ (800681c <cmd_read_humidity+0x74>)
 80067fc:	003b      	movs	r3, r7
 80067fe:	2180      	movs	r1, #128	@ 0x80
 8006800:	0018      	movs	r0, r3
 8006802:	f004 fd23 	bl	800b24c <sniprintf>
    }
    
    command_interface_send_response(response);
 8006806:	003b      	movs	r3, r7
 8006808:	0018      	movs	r0, r3
 800680a:	f7ff ff3f 	bl	800668c <command_interface_send_response>
}
 800680e:	46bd      	mov	sp, r7
 8006810:	b027      	add	sp, #156	@ 0x9c
 8006812:	bd90      	pop	{r4, r7, pc}
 8006814:	0800dab0 	.word	0x0800dab0
 8006818:	0800db54 	.word	0x0800db54
 800681c:	0800db68 	.word	0x0800db68

08006820 <cmd_test_sensor>:

// Command handler for testing sensor
void cmd_test_sensor(void)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	af00      	add	r7, sp, #0
    // Check if sensor is available
    if (bme680_check_sensor_presence() != BME68X_OK) {
 8006824:	f7fd fa3a 	bl	8003c9c <bme680_check_sensor_presence>
 8006828:	1e03      	subs	r3, r0, #0
 800682a:	d004      	beq.n	8006836 <cmd_test_sensor+0x16>
        command_interface_send_response("Error: BME680 sensor not available\r\n");
 800682c:	4b04      	ldr	r3, [pc, #16]	@ (8006840 <cmd_test_sensor+0x20>)
 800682e:	0018      	movs	r0, r3
 8006830:	f7ff ff2c 	bl	800668c <command_interface_send_response>
        return;
 8006834:	e001      	b.n	800683a <cmd_test_sensor+0x1a>
    }
    
    bme680_test_sensor();
 8006836:	f7fd f9c9 	bl	8003bcc <bme680_test_sensor>
}
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}
 800683e:	46c0      	nop			@ (mov r8, r8)
 8006840:	0800dab0 	.word	0x0800dab0

08006844 <cmd_math_operation>:

// Command handler for mathematical operations
void cmd_math_operation(char* command)
{
 8006844:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006846:	b0b1      	sub	sp, #196	@ 0xc4
 8006848:	af06      	add	r7, sp, #24
 800684a:	60f8      	str	r0, [r7, #12]
    char* operation = strtok(command, " ");
 800684c:	4ac9      	ldr	r2, [pc, #804]	@ (8006b74 <cmd_math_operation+0x330>)
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	0011      	movs	r1, r2
 8006852:	0018      	movs	r0, r3
 8006854:	f004 fd96 	bl	800b384 <strtok>
 8006858:	0003      	movs	r3, r0
 800685a:	229c      	movs	r2, #156	@ 0x9c
 800685c:	2508      	movs	r5, #8
 800685e:	1952      	adds	r2, r2, r5
 8006860:	19d2      	adds	r2, r2, r7
 8006862:	6013      	str	r3, [r2, #0]
    char* num1_str = strtok(NULL, " ");
 8006864:	4bc3      	ldr	r3, [pc, #780]	@ (8006b74 <cmd_math_operation+0x330>)
 8006866:	0019      	movs	r1, r3
 8006868:	2000      	movs	r0, #0
 800686a:	f004 fd8b 	bl	800b384 <strtok>
 800686e:	0003      	movs	r3, r0
 8006870:	2498      	movs	r4, #152	@ 0x98
 8006872:	1962      	adds	r2, r4, r5
 8006874:	19d2      	adds	r2, r2, r7
 8006876:	6013      	str	r3, [r2, #0]
    char* num2_str = strtok(NULL, " ");
 8006878:	4bbe      	ldr	r3, [pc, #760]	@ (8006b74 <cmd_math_operation+0x330>)
 800687a:	0019      	movs	r1, r3
 800687c:	2000      	movs	r0, #0
 800687e:	f004 fd81 	bl	800b384 <strtok>
 8006882:	0003      	movs	r3, r0
 8006884:	2294      	movs	r2, #148	@ 0x94
 8006886:	1951      	adds	r1, r2, r5
 8006888:	19c9      	adds	r1, r1, r7
 800688a:	600b      	str	r3, [r1, #0]
    char response[128];
    
    if (num1_str == NULL || num2_str == NULL) {
 800688c:	0029      	movs	r1, r5
 800688e:	1963      	adds	r3, r4, r5
 8006890:	19db      	adds	r3, r3, r7
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d004      	beq.n	80068a2 <cmd_math_operation+0x5e>
 8006898:	1853      	adds	r3, r2, r1
 800689a:	19db      	adds	r3, r3, r7
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d104      	bne.n	80068ac <cmd_math_operation+0x68>
        command_interface_send_response("Usage: <operation> <num1> <num2>\r\n");
 80068a2:	4bb5      	ldr	r3, [pc, #724]	@ (8006b78 <cmd_math_operation+0x334>)
 80068a4:	0018      	movs	r0, r3
 80068a6:	f7ff fef1 	bl	800668c <command_interface_send_response>
 80068aa:	e160      	b.n	8006b6e <cmd_math_operation+0x32a>
        return;
    }
    
    float num1 = atof(num1_str);
 80068ac:	2398      	movs	r3, #152	@ 0x98
 80068ae:	2508      	movs	r5, #8
 80068b0:	195b      	adds	r3, r3, r5
 80068b2:	19db      	adds	r3, r3, r7
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	0018      	movs	r0, r3
 80068b8:	f003 fdda 	bl	800a470 <atof>
 80068bc:	0002      	movs	r2, r0
 80068be:	000b      	movs	r3, r1
 80068c0:	0010      	movs	r0, r2
 80068c2:	0019      	movs	r1, r3
 80068c4:	f7fc ff9e 	bl	8003804 <__aeabi_d2f>
 80068c8:	1c03      	adds	r3, r0, #0
 80068ca:	2490      	movs	r4, #144	@ 0x90
 80068cc:	1962      	adds	r2, r4, r5
 80068ce:	19d2      	adds	r2, r2, r7
 80068d0:	6013      	str	r3, [r2, #0]
    float num2 = atof(num2_str);
 80068d2:	2394      	movs	r3, #148	@ 0x94
 80068d4:	195b      	adds	r3, r3, r5
 80068d6:	19db      	adds	r3, r3, r7
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	0018      	movs	r0, r3
 80068dc:	f003 fdc8 	bl	800a470 <atof>
 80068e0:	0002      	movs	r2, r0
 80068e2:	000b      	movs	r3, r1
 80068e4:	0010      	movs	r0, r2
 80068e6:	0019      	movs	r1, r3
 80068e8:	f7fc ff8c 	bl	8003804 <__aeabi_d2f>
 80068ec:	1c03      	adds	r3, r0, #0
 80068ee:	268c      	movs	r6, #140	@ 0x8c
 80068f0:	1972      	adds	r2, r6, r5
 80068f2:	19d2      	adds	r2, r2, r7
 80068f4:	6013      	str	r3, [r2, #0]
    float result;
    
    if (strcmp(operation, "sum") == 0) {
 80068f6:	4aa1      	ldr	r2, [pc, #644]	@ (8006b7c <cmd_math_operation+0x338>)
 80068f8:	239c      	movs	r3, #156	@ 0x9c
 80068fa:	195b      	adds	r3, r3, r5
 80068fc:	19db      	adds	r3, r3, r7
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	0011      	movs	r1, r2
 8006902:	0018      	movs	r0, r3
 8006904:	f7f9 fbfe 	bl	8000104 <strcmp>
 8006908:	1e03      	subs	r3, r0, #0
 800690a:	d136      	bne.n	800697a <cmd_math_operation+0x136>
        result = num1 + num2;
 800690c:	1973      	adds	r3, r6, r5
 800690e:	19db      	adds	r3, r3, r7
 8006910:	6819      	ldr	r1, [r3, #0]
 8006912:	1963      	adds	r3, r4, r5
 8006914:	19db      	adds	r3, r3, r7
 8006916:	6818      	ldr	r0, [r3, #0]
 8006918:	f7f9 ff7a 	bl	8000810 <__aeabi_fadd>
 800691c:	1c03      	adds	r3, r0, #0
 800691e:	2288      	movs	r2, #136	@ 0x88
 8006920:	1952      	adds	r2, r2, r5
 8006922:	19d1      	adds	r1, r2, r7
 8006924:	600b      	str	r3, [r1, #0]
        snprintf(response, sizeof(response), "%.2f + %.2f = %.2f\r\n", num1, num2, result);
 8006926:	1963      	adds	r3, r4, r5
 8006928:	19d9      	adds	r1, r3, r7
 800692a:	6808      	ldr	r0, [r1, #0]
 800692c:	f7fc ff22 	bl	8003774 <__aeabi_f2d>
 8006930:	0004      	movs	r4, r0
 8006932:	000d      	movs	r5, r1
 8006934:	2208      	movs	r2, #8
 8006936:	18b3      	adds	r3, r6, r2
 8006938:	19d9      	adds	r1, r3, r7
 800693a:	6808      	ldr	r0, [r1, #0]
 800693c:	f7fc ff1a 	bl	8003774 <__aeabi_f2d>
 8006940:	6038      	str	r0, [r7, #0]
 8006942:	6079      	str	r1, [r7, #4]
 8006944:	2388      	movs	r3, #136	@ 0x88
 8006946:	2208      	movs	r2, #8
 8006948:	189b      	adds	r3, r3, r2
 800694a:	19db      	adds	r3, r3, r7
 800694c:	6818      	ldr	r0, [r3, #0]
 800694e:	f7fc ff11 	bl	8003774 <__aeabi_f2d>
 8006952:	0002      	movs	r2, r0
 8006954:	000b      	movs	r3, r1
 8006956:	498a      	ldr	r1, [pc, #552]	@ (8006b80 <cmd_math_operation+0x33c>)
 8006958:	2608      	movs	r6, #8
 800695a:	2008      	movs	r0, #8
 800695c:	1830      	adds	r0, r6, r0
 800695e:	19c0      	adds	r0, r0, r7
 8006960:	9204      	str	r2, [sp, #16]
 8006962:	9305      	str	r3, [sp, #20]
 8006964:	683a      	ldr	r2, [r7, #0]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	9202      	str	r2, [sp, #8]
 800696a:	9303      	str	r3, [sp, #12]
 800696c:	9400      	str	r4, [sp, #0]
 800696e:	9501      	str	r5, [sp, #4]
 8006970:	000a      	movs	r2, r1
 8006972:	2180      	movs	r1, #128	@ 0x80
 8006974:	f004 fc6a 	bl	800b24c <sniprintf>
 8006978:	e0f2      	b.n	8006b60 <cmd_math_operation+0x31c>
    }
    else if (strcmp(operation, "sub") == 0) {
 800697a:	4a82      	ldr	r2, [pc, #520]	@ (8006b84 <cmd_math_operation+0x340>)
 800697c:	239c      	movs	r3, #156	@ 0x9c
 800697e:	2408      	movs	r4, #8
 8006980:	191b      	adds	r3, r3, r4
 8006982:	19db      	adds	r3, r3, r7
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	0011      	movs	r1, r2
 8006988:	0018      	movs	r0, r3
 800698a:	f7f9 fbbb 	bl	8000104 <strcmp>
 800698e:	1e03      	subs	r3, r0, #0
 8006990:	d13a      	bne.n	8006a08 <cmd_math_operation+0x1c4>
        result = num1 - num2;
 8006992:	268c      	movs	r6, #140	@ 0x8c
 8006994:	0025      	movs	r5, r4
 8006996:	1973      	adds	r3, r6, r5
 8006998:	19db      	adds	r3, r3, r7
 800699a:	6819      	ldr	r1, [r3, #0]
 800699c:	2490      	movs	r4, #144	@ 0x90
 800699e:	1963      	adds	r3, r4, r5
 80069a0:	19db      	adds	r3, r3, r7
 80069a2:	6818      	ldr	r0, [r3, #0]
 80069a4:	f7fa fc4e 	bl	8001244 <__aeabi_fsub>
 80069a8:	1c03      	adds	r3, r0, #0
 80069aa:	2288      	movs	r2, #136	@ 0x88
 80069ac:	0028      	movs	r0, r5
 80069ae:	1812      	adds	r2, r2, r0
 80069b0:	19d1      	adds	r1, r2, r7
 80069b2:	600b      	str	r3, [r1, #0]
        snprintf(response, sizeof(response), "%.2f - %.2f = %.2f\r\n", num1, num2, result);
 80069b4:	1823      	adds	r3, r4, r0
 80069b6:	19d9      	adds	r1, r3, r7
 80069b8:	6808      	ldr	r0, [r1, #0]
 80069ba:	f7fc fedb 	bl	8003774 <__aeabi_f2d>
 80069be:	0004      	movs	r4, r0
 80069c0:	000d      	movs	r5, r1
 80069c2:	2008      	movs	r0, #8
 80069c4:	1833      	adds	r3, r6, r0
 80069c6:	19d9      	adds	r1, r3, r7
 80069c8:	6808      	ldr	r0, [r1, #0]
 80069ca:	f7fc fed3 	bl	8003774 <__aeabi_f2d>
 80069ce:	6038      	str	r0, [r7, #0]
 80069d0:	6079      	str	r1, [r7, #4]
 80069d2:	2388      	movs	r3, #136	@ 0x88
 80069d4:	2008      	movs	r0, #8
 80069d6:	181b      	adds	r3, r3, r0
 80069d8:	19db      	adds	r3, r3, r7
 80069da:	6818      	ldr	r0, [r3, #0]
 80069dc:	f7fc feca 	bl	8003774 <__aeabi_f2d>
 80069e0:	0002      	movs	r2, r0
 80069e2:	000b      	movs	r3, r1
 80069e4:	4968      	ldr	r1, [pc, #416]	@ (8006b88 <cmd_math_operation+0x344>)
 80069e6:	2608      	movs	r6, #8
 80069e8:	2008      	movs	r0, #8
 80069ea:	1830      	adds	r0, r6, r0
 80069ec:	19c0      	adds	r0, r0, r7
 80069ee:	9204      	str	r2, [sp, #16]
 80069f0:	9305      	str	r3, [sp, #20]
 80069f2:	683a      	ldr	r2, [r7, #0]
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	9202      	str	r2, [sp, #8]
 80069f8:	9303      	str	r3, [sp, #12]
 80069fa:	9400      	str	r4, [sp, #0]
 80069fc:	9501      	str	r5, [sp, #4]
 80069fe:	000a      	movs	r2, r1
 8006a00:	2180      	movs	r1, #128	@ 0x80
 8006a02:	f004 fc23 	bl	800b24c <sniprintf>
 8006a06:	e0ab      	b.n	8006b60 <cmd_math_operation+0x31c>
    }
    else if (strcmp(operation, "mul") == 0) {
 8006a08:	4a60      	ldr	r2, [pc, #384]	@ (8006b8c <cmd_math_operation+0x348>)
 8006a0a:	239c      	movs	r3, #156	@ 0x9c
 8006a0c:	2408      	movs	r4, #8
 8006a0e:	191b      	adds	r3, r3, r4
 8006a10:	19db      	adds	r3, r3, r7
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	0011      	movs	r1, r2
 8006a16:	0018      	movs	r0, r3
 8006a18:	f7f9 fb74 	bl	8000104 <strcmp>
 8006a1c:	1e03      	subs	r3, r0, #0
 8006a1e:	d13a      	bne.n	8006a96 <cmd_math_operation+0x252>
        result = num1 * num2;
 8006a20:	268c      	movs	r6, #140	@ 0x8c
 8006a22:	0025      	movs	r5, r4
 8006a24:	1973      	adds	r3, r6, r5
 8006a26:	19db      	adds	r3, r3, r7
 8006a28:	6819      	ldr	r1, [r3, #0]
 8006a2a:	2490      	movs	r4, #144	@ 0x90
 8006a2c:	1963      	adds	r3, r4, r5
 8006a2e:	19db      	adds	r3, r3, r7
 8006a30:	6818      	ldr	r0, [r3, #0]
 8006a32:	f7fa faad 	bl	8000f90 <__aeabi_fmul>
 8006a36:	1c03      	adds	r3, r0, #0
 8006a38:	2288      	movs	r2, #136	@ 0x88
 8006a3a:	0028      	movs	r0, r5
 8006a3c:	1812      	adds	r2, r2, r0
 8006a3e:	19d1      	adds	r1, r2, r7
 8006a40:	600b      	str	r3, [r1, #0]
        snprintf(response, sizeof(response), "%.2f * %.2f = %.2f\r\n", num1, num2, result);
 8006a42:	1823      	adds	r3, r4, r0
 8006a44:	19d9      	adds	r1, r3, r7
 8006a46:	6808      	ldr	r0, [r1, #0]
 8006a48:	f7fc fe94 	bl	8003774 <__aeabi_f2d>
 8006a4c:	0004      	movs	r4, r0
 8006a4e:	000d      	movs	r5, r1
 8006a50:	2008      	movs	r0, #8
 8006a52:	1833      	adds	r3, r6, r0
 8006a54:	19d9      	adds	r1, r3, r7
 8006a56:	6808      	ldr	r0, [r1, #0]
 8006a58:	f7fc fe8c 	bl	8003774 <__aeabi_f2d>
 8006a5c:	6038      	str	r0, [r7, #0]
 8006a5e:	6079      	str	r1, [r7, #4]
 8006a60:	2388      	movs	r3, #136	@ 0x88
 8006a62:	2008      	movs	r0, #8
 8006a64:	181b      	adds	r3, r3, r0
 8006a66:	19db      	adds	r3, r3, r7
 8006a68:	6818      	ldr	r0, [r3, #0]
 8006a6a:	f7fc fe83 	bl	8003774 <__aeabi_f2d>
 8006a6e:	0002      	movs	r2, r0
 8006a70:	000b      	movs	r3, r1
 8006a72:	4947      	ldr	r1, [pc, #284]	@ (8006b90 <cmd_math_operation+0x34c>)
 8006a74:	2608      	movs	r6, #8
 8006a76:	2008      	movs	r0, #8
 8006a78:	1830      	adds	r0, r6, r0
 8006a7a:	19c0      	adds	r0, r0, r7
 8006a7c:	9204      	str	r2, [sp, #16]
 8006a7e:	9305      	str	r3, [sp, #20]
 8006a80:	683a      	ldr	r2, [r7, #0]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	9202      	str	r2, [sp, #8]
 8006a86:	9303      	str	r3, [sp, #12]
 8006a88:	9400      	str	r4, [sp, #0]
 8006a8a:	9501      	str	r5, [sp, #4]
 8006a8c:	000a      	movs	r2, r1
 8006a8e:	2180      	movs	r1, #128	@ 0x80
 8006a90:	f004 fbdc 	bl	800b24c <sniprintf>
 8006a94:	e064      	b.n	8006b60 <cmd_math_operation+0x31c>
    }
    else if (strcmp(operation, "div") == 0) {
 8006a96:	4a3f      	ldr	r2, [pc, #252]	@ (8006b94 <cmd_math_operation+0x350>)
 8006a98:	239c      	movs	r3, #156	@ 0x9c
 8006a9a:	2408      	movs	r4, #8
 8006a9c:	191b      	adds	r3, r3, r4
 8006a9e:	19db      	adds	r3, r3, r7
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	0011      	movs	r1, r2
 8006aa4:	0018      	movs	r0, r3
 8006aa6:	f7f9 fb2d 	bl	8000104 <strcmp>
 8006aaa:	1e03      	subs	r3, r0, #0
 8006aac:	d14c      	bne.n	8006b48 <cmd_math_operation+0x304>
        if (num2 != 0) {
 8006aae:	2100      	movs	r1, #0
 8006ab0:	268c      	movs	r6, #140	@ 0x8c
 8006ab2:	1933      	adds	r3, r6, r4
 8006ab4:	19db      	adds	r3, r3, r7
 8006ab6:	6818      	ldr	r0, [r3, #0]
 8006ab8:	f7f9 fd0a 	bl	80004d0 <__aeabi_fcmpeq>
 8006abc:	1e03      	subs	r3, r0, #0
 8006abe:	d139      	bne.n	8006b34 <cmd_math_operation+0x2f0>
            result = num1 / num2;
 8006ac0:	0025      	movs	r5, r4
 8006ac2:	1933      	adds	r3, r6, r4
 8006ac4:	19db      	adds	r3, r3, r7
 8006ac6:	6819      	ldr	r1, [r3, #0]
 8006ac8:	2490      	movs	r4, #144	@ 0x90
 8006aca:	1963      	adds	r3, r4, r5
 8006acc:	19db      	adds	r3, r3, r7
 8006ace:	6818      	ldr	r0, [r3, #0]
 8006ad0:	f7fa f890 	bl	8000bf4 <__aeabi_fdiv>
 8006ad4:	1c03      	adds	r3, r0, #0
 8006ad6:	2288      	movs	r2, #136	@ 0x88
 8006ad8:	0028      	movs	r0, r5
 8006ada:	1812      	adds	r2, r2, r0
 8006adc:	19d1      	adds	r1, r2, r7
 8006ade:	600b      	str	r3, [r1, #0]
            snprintf(response, sizeof(response), "%.2f / %.2f = %.2f\r\n", num1, num2, result);
 8006ae0:	1823      	adds	r3, r4, r0
 8006ae2:	19d9      	adds	r1, r3, r7
 8006ae4:	6808      	ldr	r0, [r1, #0]
 8006ae6:	f7fc fe45 	bl	8003774 <__aeabi_f2d>
 8006aea:	0004      	movs	r4, r0
 8006aec:	000d      	movs	r5, r1
 8006aee:	2008      	movs	r0, #8
 8006af0:	1833      	adds	r3, r6, r0
 8006af2:	19d9      	adds	r1, r3, r7
 8006af4:	6808      	ldr	r0, [r1, #0]
 8006af6:	f7fc fe3d 	bl	8003774 <__aeabi_f2d>
 8006afa:	6038      	str	r0, [r7, #0]
 8006afc:	6079      	str	r1, [r7, #4]
 8006afe:	2388      	movs	r3, #136	@ 0x88
 8006b00:	2008      	movs	r0, #8
 8006b02:	181b      	adds	r3, r3, r0
 8006b04:	19db      	adds	r3, r3, r7
 8006b06:	6818      	ldr	r0, [r3, #0]
 8006b08:	f7fc fe34 	bl	8003774 <__aeabi_f2d>
 8006b0c:	0002      	movs	r2, r0
 8006b0e:	000b      	movs	r3, r1
 8006b10:	4921      	ldr	r1, [pc, #132]	@ (8006b98 <cmd_math_operation+0x354>)
 8006b12:	2608      	movs	r6, #8
 8006b14:	2008      	movs	r0, #8
 8006b16:	1830      	adds	r0, r6, r0
 8006b18:	19c0      	adds	r0, r0, r7
 8006b1a:	9204      	str	r2, [sp, #16]
 8006b1c:	9305      	str	r3, [sp, #20]
 8006b1e:	683a      	ldr	r2, [r7, #0]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	9202      	str	r2, [sp, #8]
 8006b24:	9303      	str	r3, [sp, #12]
 8006b26:	9400      	str	r4, [sp, #0]
 8006b28:	9501      	str	r5, [sp, #4]
 8006b2a:	000a      	movs	r2, r1
 8006b2c:	2180      	movs	r1, #128	@ 0x80
 8006b2e:	f004 fb8d 	bl	800b24c <sniprintf>
 8006b32:	e015      	b.n	8006b60 <cmd_math_operation+0x31c>
        } else {
            snprintf(response, sizeof(response), "Error: Division by zero\r\n");
 8006b34:	4a19      	ldr	r2, [pc, #100]	@ (8006b9c <cmd_math_operation+0x358>)
 8006b36:	2308      	movs	r3, #8
 8006b38:	2108      	movs	r1, #8
 8006b3a:	185b      	adds	r3, r3, r1
 8006b3c:	19db      	adds	r3, r3, r7
 8006b3e:	2180      	movs	r1, #128	@ 0x80
 8006b40:	0018      	movs	r0, r3
 8006b42:	f004 fb83 	bl	800b24c <sniprintf>
 8006b46:	e00b      	b.n	8006b60 <cmd_math_operation+0x31c>
        }
    }
    else {
        snprintf(response, sizeof(response), "Unknown operation: %s\r\n", operation);
 8006b48:	239c      	movs	r3, #156	@ 0x9c
 8006b4a:	2008      	movs	r0, #8
 8006b4c:	181b      	adds	r3, r3, r0
 8006b4e:	19db      	adds	r3, r3, r7
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a13      	ldr	r2, [pc, #76]	@ (8006ba0 <cmd_math_operation+0x35c>)
 8006b54:	2108      	movs	r1, #8
 8006b56:	1809      	adds	r1, r1, r0
 8006b58:	19c8      	adds	r0, r1, r7
 8006b5a:	2180      	movs	r1, #128	@ 0x80
 8006b5c:	f004 fb76 	bl	800b24c <sniprintf>
    }
    
    command_interface_send_response(response);
 8006b60:	2308      	movs	r3, #8
 8006b62:	2208      	movs	r2, #8
 8006b64:	189b      	adds	r3, r3, r2
 8006b66:	19db      	adds	r3, r3, r7
 8006b68:	0018      	movs	r0, r3
 8006b6a:	f7ff fd8f 	bl	800668c <command_interface_send_response>
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	b02b      	add	sp, #172	@ 0xac
 8006b72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b74:	0800db90 	.word	0x0800db90
 8006b78:	0800db94 	.word	0x0800db94
 8006b7c:	0800dbb8 	.word	0x0800dbb8
 8006b80:	0800dbbc 	.word	0x0800dbbc
 8006b84:	0800dbd4 	.word	0x0800dbd4
 8006b88:	0800dbd8 	.word	0x0800dbd8
 8006b8c:	0800dbf0 	.word	0x0800dbf0
 8006b90:	0800dbf4 	.word	0x0800dbf4
 8006b94:	0800dc0c 	.word	0x0800dc0c
 8006b98:	0800dc10 	.word	0x0800dc10
 8006b9c:	0800dc28 	.word	0x0800dc28
 8006ba0:	0800dc44 	.word	0x0800dc44

08006ba4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006ba8:	f000 fc18 	bl	80073dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006bac:	f000 f852 	bl	8006c54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006bb0:	f000 f95a 	bl	8006e68 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8006bb4:	f000 f8d6 	bl	8006d64 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8006bb8:	f000 f894 	bl	8006ce4 <MX_I2C1_Init>
  MX_USART4_UART_Init();
 8006bbc:	f000 f920 	bl	8006e00 <MX_USART4_UART_Init>
  /* USER CODE BEGIN 2 */
  // Check BME680 sensor presence
  command_interface_send_response("Checking BME680 sensor presence...\r\n");
 8006bc0:	4b1c      	ldr	r3, [pc, #112]	@ (8006c34 <main+0x90>)
 8006bc2:	0018      	movs	r0, r3
 8006bc4:	f7ff fd62 	bl	800668c <command_interface_send_response>
  if (bme680_check_sensor_presence() == BME68X_OK) {
 8006bc8:	f7fd f868 	bl	8003c9c <bme680_check_sensor_presence>
 8006bcc:	1e03      	subs	r3, r0, #0
 8006bce:	d115      	bne.n	8006bfc <main+0x58>
    command_interface_send_response("BME680 sensor detected on I2C bus\r\n");
 8006bd0:	4b19      	ldr	r3, [pc, #100]	@ (8006c38 <main+0x94>)
 8006bd2:	0018      	movs	r0, r3
 8006bd4:	f7ff fd5a 	bl	800668c <command_interface_send_response>
    
    // Initialize BME680 sensor
    command_interface_send_response("Initializing BME680 sensor...\r\n");
 8006bd8:	4b18      	ldr	r3, [pc, #96]	@ (8006c3c <main+0x98>)
 8006bda:	0018      	movs	r0, r3
 8006bdc:	f7ff fd56 	bl	800668c <command_interface_send_response>
    if (bme680_init_sensor() == BME68X_OK) {
 8006be0:	f7fc ff3e 	bl	8003a60 <bme680_init_sensor>
 8006be4:	1e03      	subs	r3, r0, #0
 8006be6:	d104      	bne.n	8006bf2 <main+0x4e>
      command_interface_send_response("BME680 sensor initialized successfully\r\n");
 8006be8:	4b15      	ldr	r3, [pc, #84]	@ (8006c40 <main+0x9c>)
 8006bea:	0018      	movs	r0, r3
 8006bec:	f7ff fd4e 	bl	800668c <command_interface_send_response>
 8006bf0:	e010      	b.n	8006c14 <main+0x70>
    } else {
      command_interface_send_response("Error initializing BME680 sensor\r\n");
 8006bf2:	4b14      	ldr	r3, [pc, #80]	@ (8006c44 <main+0xa0>)
 8006bf4:	0018      	movs	r0, r3
 8006bf6:	f7ff fd49 	bl	800668c <command_interface_send_response>
 8006bfa:	e00b      	b.n	8006c14 <main+0x70>
    }
  } else {
    command_interface_send_response("BME680 sensor not found on I2C bus\r\n");
 8006bfc:	4b12      	ldr	r3, [pc, #72]	@ (8006c48 <main+0xa4>)
 8006bfe:	0018      	movs	r0, r3
 8006c00:	f7ff fd44 	bl	800668c <command_interface_send_response>
    command_interface_send_response("Please check I2C connections (PB8->SCL, PB9->SDA)\r\n");
 8006c04:	4b11      	ldr	r3, [pc, #68]	@ (8006c4c <main+0xa8>)
 8006c06:	0018      	movs	r0, r3
 8006c08:	f7ff fd40 	bl	800668c <command_interface_send_response>
    command_interface_send_response("System will continue without sensor functionality\r\n");
 8006c0c:	4b10      	ldr	r3, [pc, #64]	@ (8006c50 <main+0xac>)
 8006c0e:	0018      	movs	r0, r3
 8006c10:	f7ff fd3c 	bl	800668c <command_interface_send_response>
  }
  
  // Initialize command interface
  command_interface_init();
 8006c14:	f7ff fb94 	bl	8006340 <command_interface_init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // Process command interface
    command_interface_process();
 8006c18:	f7ff fbb6 	bl	8006388 <command_interface_process>
    
    // Toggle LED to show system is running
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8006c1c:	23a0      	movs	r3, #160	@ 0xa0
 8006c1e:	05db      	lsls	r3, r3, #23
 8006c20:	2120      	movs	r1, #32
 8006c22:	0018      	movs	r0, r3
 8006c24:	f000 feb9 	bl	800799a <HAL_GPIO_TogglePin>
    
    // Small delay
    HAL_Delay(10);
 8006c28:	200a      	movs	r0, #10
 8006c2a:	f000 fc5d 	bl	80074e8 <HAL_Delay>
    command_interface_process();
 8006c2e:	46c0      	nop			@ (mov r8, r8)
 8006c30:	e7f2      	b.n	8006c18 <main+0x74>
 8006c32:	46c0      	nop			@ (mov r8, r8)
 8006c34:	0800dc5c 	.word	0x0800dc5c
 8006c38:	0800dc84 	.word	0x0800dc84
 8006c3c:	0800dca8 	.word	0x0800dca8
 8006c40:	0800dcc8 	.word	0x0800dcc8
 8006c44:	0800dcf4 	.word	0x0800dcf4
 8006c48:	0800dd18 	.word	0x0800dd18
 8006c4c:	0800dd40 	.word	0x0800dd40
 8006c50:	0800dd74 	.word	0x0800dd74

08006c54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006c54:	b590      	push	{r4, r7, lr}
 8006c56:	b093      	sub	sp, #76	@ 0x4c
 8006c58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006c5a:	2410      	movs	r4, #16
 8006c5c:	193b      	adds	r3, r7, r4
 8006c5e:	0018      	movs	r0, r3
 8006c60:	2338      	movs	r3, #56	@ 0x38
 8006c62:	001a      	movs	r2, r3
 8006c64:	2100      	movs	r1, #0
 8006c66:	f004 fb73 	bl	800b350 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006c6a:	003b      	movs	r3, r7
 8006c6c:	0018      	movs	r0, r3
 8006c6e:	2310      	movs	r3, #16
 8006c70:	001a      	movs	r2, r3
 8006c72:	2100      	movs	r1, #0
 8006c74:	f004 fb6c 	bl	800b350 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006c78:	2380      	movs	r3, #128	@ 0x80
 8006c7a:	009b      	lsls	r3, r3, #2
 8006c7c:	0018      	movs	r0, r3
 8006c7e:	f001 fd43 	bl	8008708 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8006c82:	193b      	adds	r3, r7, r4
 8006c84:	2202      	movs	r2, #2
 8006c86:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006c88:	193b      	adds	r3, r7, r4
 8006c8a:	2280      	movs	r2, #128	@ 0x80
 8006c8c:	0052      	lsls	r2, r2, #1
 8006c8e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8006c90:	193b      	adds	r3, r7, r4
 8006c92:	2200      	movs	r2, #0
 8006c94:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006c96:	193b      	adds	r3, r7, r4
 8006c98:	2240      	movs	r2, #64	@ 0x40
 8006c9a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8006c9c:	193b      	adds	r3, r7, r4
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006ca2:	193b      	adds	r3, r7, r4
 8006ca4:	0018      	movs	r0, r3
 8006ca6:	f001 fd7b 	bl	80087a0 <HAL_RCC_OscConfig>
 8006caa:	1e03      	subs	r3, r0, #0
 8006cac:	d001      	beq.n	8006cb2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8006cae:	f000 f967 	bl	8006f80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006cb2:	003b      	movs	r3, r7
 8006cb4:	2207      	movs	r2, #7
 8006cb6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8006cb8:	003b      	movs	r3, r7
 8006cba:	2200      	movs	r2, #0
 8006cbc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006cbe:	003b      	movs	r3, r7
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006cc4:	003b      	movs	r3, r7
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8006cca:	003b      	movs	r3, r7
 8006ccc:	2100      	movs	r1, #0
 8006cce:	0018      	movs	r0, r3
 8006cd0:	f002 f880 	bl	8008dd4 <HAL_RCC_ClockConfig>
 8006cd4:	1e03      	subs	r3, r0, #0
 8006cd6:	d001      	beq.n	8006cdc <SystemClock_Config+0x88>
  {
    Error_Handler();
 8006cd8:	f000 f952 	bl	8006f80 <Error_Handler>
  }
}
 8006cdc:	46c0      	nop			@ (mov r8, r8)
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	b013      	add	sp, #76	@ 0x4c
 8006ce2:	bd90      	pop	{r4, r7, pc}

08006ce4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8006ce8:	4b1b      	ldr	r3, [pc, #108]	@ (8006d58 <MX_I2C1_Init+0x74>)
 8006cea:	4a1c      	ldr	r2, [pc, #112]	@ (8006d5c <MX_I2C1_Init+0x78>)
 8006cec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 8006cee:	4b1a      	ldr	r3, [pc, #104]	@ (8006d58 <MX_I2C1_Init+0x74>)
 8006cf0:	4a1b      	ldr	r2, [pc, #108]	@ (8006d60 <MX_I2C1_Init+0x7c>)
 8006cf2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8006cf4:	4b18      	ldr	r3, [pc, #96]	@ (8006d58 <MX_I2C1_Init+0x74>)
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006cfa:	4b17      	ldr	r3, [pc, #92]	@ (8006d58 <MX_I2C1_Init+0x74>)
 8006cfc:	2201      	movs	r2, #1
 8006cfe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006d00:	4b15      	ldr	r3, [pc, #84]	@ (8006d58 <MX_I2C1_Init+0x74>)
 8006d02:	2200      	movs	r2, #0
 8006d04:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8006d06:	4b14      	ldr	r3, [pc, #80]	@ (8006d58 <MX_I2C1_Init+0x74>)
 8006d08:	2200      	movs	r2, #0
 8006d0a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8006d0c:	4b12      	ldr	r3, [pc, #72]	@ (8006d58 <MX_I2C1_Init+0x74>)
 8006d0e:	2200      	movs	r2, #0
 8006d10:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006d12:	4b11      	ldr	r3, [pc, #68]	@ (8006d58 <MX_I2C1_Init+0x74>)
 8006d14:	2200      	movs	r2, #0
 8006d16:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006d18:	4b0f      	ldr	r3, [pc, #60]	@ (8006d58 <MX_I2C1_Init+0x74>)
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006d1e:	4b0e      	ldr	r3, [pc, #56]	@ (8006d58 <MX_I2C1_Init+0x74>)
 8006d20:	0018      	movs	r0, r3
 8006d22:	f000 fe55 	bl	80079d0 <HAL_I2C_Init>
 8006d26:	1e03      	subs	r3, r0, #0
 8006d28:	d001      	beq.n	8006d2e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8006d2a:	f000 f929 	bl	8006f80 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8006d58 <MX_I2C1_Init+0x74>)
 8006d30:	2100      	movs	r1, #0
 8006d32:	0018      	movs	r0, r3
 8006d34:	f001 fc50 	bl	80085d8 <HAL_I2CEx_ConfigAnalogFilter>
 8006d38:	1e03      	subs	r3, r0, #0
 8006d3a:	d001      	beq.n	8006d40 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8006d3c:	f000 f920 	bl	8006f80 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8006d40:	4b05      	ldr	r3, [pc, #20]	@ (8006d58 <MX_I2C1_Init+0x74>)
 8006d42:	2100      	movs	r1, #0
 8006d44:	0018      	movs	r0, r3
 8006d46:	f001 fc93 	bl	8008670 <HAL_I2CEx_ConfigDigitalFilter>
 8006d4a:	1e03      	subs	r3, r0, #0
 8006d4c:	d001      	beq.n	8006d52 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8006d4e:	f000 f917 	bl	8006f80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8006d52:	46c0      	nop			@ (mov r8, r8)
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bd80      	pop	{r7, pc}
 8006d58:	20000284 	.word	0x20000284
 8006d5c:	40005400 	.word	0x40005400
 8006d60:	00503d58 	.word	0x00503d58

08006d64 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006d68:	4b23      	ldr	r3, [pc, #140]	@ (8006df8 <MX_USART2_UART_Init+0x94>)
 8006d6a:	4a24      	ldr	r2, [pc, #144]	@ (8006dfc <MX_USART2_UART_Init+0x98>)
 8006d6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8006d6e:	4b22      	ldr	r3, [pc, #136]	@ (8006df8 <MX_USART2_UART_Init+0x94>)
 8006d70:	22e1      	movs	r2, #225	@ 0xe1
 8006d72:	0252      	lsls	r2, r2, #9
 8006d74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006d76:	4b20      	ldr	r3, [pc, #128]	@ (8006df8 <MX_USART2_UART_Init+0x94>)
 8006d78:	2200      	movs	r2, #0
 8006d7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006d7c:	4b1e      	ldr	r3, [pc, #120]	@ (8006df8 <MX_USART2_UART_Init+0x94>)
 8006d7e:	2200      	movs	r2, #0
 8006d80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006d82:	4b1d      	ldr	r3, [pc, #116]	@ (8006df8 <MX_USART2_UART_Init+0x94>)
 8006d84:	2200      	movs	r2, #0
 8006d86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006d88:	4b1b      	ldr	r3, [pc, #108]	@ (8006df8 <MX_USART2_UART_Init+0x94>)
 8006d8a:	220c      	movs	r2, #12
 8006d8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006d8e:	4b1a      	ldr	r3, [pc, #104]	@ (8006df8 <MX_USART2_UART_Init+0x94>)
 8006d90:	2200      	movs	r2, #0
 8006d92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006d94:	4b18      	ldr	r3, [pc, #96]	@ (8006df8 <MX_USART2_UART_Init+0x94>)
 8006d96:	2200      	movs	r2, #0
 8006d98:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006d9a:	4b17      	ldr	r3, [pc, #92]	@ (8006df8 <MX_USART2_UART_Init+0x94>)
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8006da0:	4b15      	ldr	r3, [pc, #84]	@ (8006df8 <MX_USART2_UART_Init+0x94>)
 8006da2:	2200      	movs	r2, #0
 8006da4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006da6:	4b14      	ldr	r3, [pc, #80]	@ (8006df8 <MX_USART2_UART_Init+0x94>)
 8006da8:	2200      	movs	r2, #0
 8006daa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006dac:	4b12      	ldr	r3, [pc, #72]	@ (8006df8 <MX_USART2_UART_Init+0x94>)
 8006dae:	0018      	movs	r0, r3
 8006db0:	f002 fb72 	bl	8009498 <HAL_UART_Init>
 8006db4:	1e03      	subs	r3, r0, #0
 8006db6:	d001      	beq.n	8006dbc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8006db8:	f000 f8e2 	bl	8006f80 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006dbc:	4b0e      	ldr	r3, [pc, #56]	@ (8006df8 <MX_USART2_UART_Init+0x94>)
 8006dbe:	2100      	movs	r1, #0
 8006dc0:	0018      	movs	r0, r3
 8006dc2:	f003 fa75 	bl	800a2b0 <HAL_UARTEx_SetTxFifoThreshold>
 8006dc6:	1e03      	subs	r3, r0, #0
 8006dc8:	d001      	beq.n	8006dce <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8006dca:	f000 f8d9 	bl	8006f80 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006dce:	4b0a      	ldr	r3, [pc, #40]	@ (8006df8 <MX_USART2_UART_Init+0x94>)
 8006dd0:	2100      	movs	r1, #0
 8006dd2:	0018      	movs	r0, r3
 8006dd4:	f003 faac 	bl	800a330 <HAL_UARTEx_SetRxFifoThreshold>
 8006dd8:	1e03      	subs	r3, r0, #0
 8006dda:	d001      	beq.n	8006de0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8006ddc:	f000 f8d0 	bl	8006f80 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8006de0:	4b05      	ldr	r3, [pc, #20]	@ (8006df8 <MX_USART2_UART_Init+0x94>)
 8006de2:	0018      	movs	r0, r3
 8006de4:	f003 fa2a 	bl	800a23c <HAL_UARTEx_DisableFifoMode>
 8006de8:	1e03      	subs	r3, r0, #0
 8006dea:	d001      	beq.n	8006df0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8006dec:	f000 f8c8 	bl	8006f80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006df0:	46c0      	nop			@ (mov r8, r8)
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}
 8006df6:	46c0      	nop			@ (mov r8, r8)
 8006df8:	200002d8 	.word	0x200002d8
 8006dfc:	40004400 	.word	0x40004400

08006e00 <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 8006e04:	4b16      	ldr	r3, [pc, #88]	@ (8006e60 <MX_USART4_UART_Init+0x60>)
 8006e06:	4a17      	ldr	r2, [pc, #92]	@ (8006e64 <MX_USART4_UART_Init+0x64>)
 8006e08:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8006e0a:	4b15      	ldr	r3, [pc, #84]	@ (8006e60 <MX_USART4_UART_Init+0x60>)
 8006e0c:	22e1      	movs	r2, #225	@ 0xe1
 8006e0e:	0252      	lsls	r2, r2, #9
 8006e10:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8006e12:	4b13      	ldr	r3, [pc, #76]	@ (8006e60 <MX_USART4_UART_Init+0x60>)
 8006e14:	2200      	movs	r2, #0
 8006e16:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8006e18:	4b11      	ldr	r3, [pc, #68]	@ (8006e60 <MX_USART4_UART_Init+0x60>)
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8006e1e:	4b10      	ldr	r3, [pc, #64]	@ (8006e60 <MX_USART4_UART_Init+0x60>)
 8006e20:	2200      	movs	r2, #0
 8006e22:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8006e24:	4b0e      	ldr	r3, [pc, #56]	@ (8006e60 <MX_USART4_UART_Init+0x60>)
 8006e26:	220c      	movs	r2, #12
 8006e28:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8006e60 <MX_USART4_UART_Init+0x60>)
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8006e30:	4b0b      	ldr	r3, [pc, #44]	@ (8006e60 <MX_USART4_UART_Init+0x60>)
 8006e32:	2200      	movs	r2, #0
 8006e34:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006e36:	4b0a      	ldr	r3, [pc, #40]	@ (8006e60 <MX_USART4_UART_Init+0x60>)
 8006e38:	2200      	movs	r2, #0
 8006e3a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8006e3c:	4b08      	ldr	r3, [pc, #32]	@ (8006e60 <MX_USART4_UART_Init+0x60>)
 8006e3e:	2200      	movs	r2, #0
 8006e40:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006e42:	4b07      	ldr	r3, [pc, #28]	@ (8006e60 <MX_USART4_UART_Init+0x60>)
 8006e44:	2200      	movs	r2, #0
 8006e46:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8006e48:	4b05      	ldr	r3, [pc, #20]	@ (8006e60 <MX_USART4_UART_Init+0x60>)
 8006e4a:	0018      	movs	r0, r3
 8006e4c:	f002 fb24 	bl	8009498 <HAL_UART_Init>
 8006e50:	1e03      	subs	r3, r0, #0
 8006e52:	d001      	beq.n	8006e58 <MX_USART4_UART_Init+0x58>
  {
    Error_Handler();
 8006e54:	f000 f894 	bl	8006f80 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 8006e58:	46c0      	nop			@ (mov r8, r8)
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}
 8006e5e:	46c0      	nop			@ (mov r8, r8)
 8006e60:	2000036c 	.word	0x2000036c
 8006e64:	40004c00 	.word	0x40004c00

08006e68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006e68:	b590      	push	{r4, r7, lr}
 8006e6a:	b08b      	sub	sp, #44	@ 0x2c
 8006e6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e6e:	2414      	movs	r4, #20
 8006e70:	193b      	adds	r3, r7, r4
 8006e72:	0018      	movs	r0, r3
 8006e74:	2314      	movs	r3, #20
 8006e76:	001a      	movs	r2, r3
 8006e78:	2100      	movs	r1, #0
 8006e7a:	f004 fa69 	bl	800b350 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006e7e:	4b3e      	ldr	r3, [pc, #248]	@ (8006f78 <MX_GPIO_Init+0x110>)
 8006e80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e82:	4b3d      	ldr	r3, [pc, #244]	@ (8006f78 <MX_GPIO_Init+0x110>)
 8006e84:	2104      	movs	r1, #4
 8006e86:	430a      	orrs	r2, r1
 8006e88:	635a      	str	r2, [r3, #52]	@ 0x34
 8006e8a:	4b3b      	ldr	r3, [pc, #236]	@ (8006f78 <MX_GPIO_Init+0x110>)
 8006e8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e8e:	2204      	movs	r2, #4
 8006e90:	4013      	ands	r3, r2
 8006e92:	613b      	str	r3, [r7, #16]
 8006e94:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8006e96:	4b38      	ldr	r3, [pc, #224]	@ (8006f78 <MX_GPIO_Init+0x110>)
 8006e98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e9a:	4b37      	ldr	r3, [pc, #220]	@ (8006f78 <MX_GPIO_Init+0x110>)
 8006e9c:	2120      	movs	r1, #32
 8006e9e:	430a      	orrs	r2, r1
 8006ea0:	635a      	str	r2, [r3, #52]	@ 0x34
 8006ea2:	4b35      	ldr	r3, [pc, #212]	@ (8006f78 <MX_GPIO_Init+0x110>)
 8006ea4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ea6:	2220      	movs	r2, #32
 8006ea8:	4013      	ands	r3, r2
 8006eaa:	60fb      	str	r3, [r7, #12]
 8006eac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006eae:	4b32      	ldr	r3, [pc, #200]	@ (8006f78 <MX_GPIO_Init+0x110>)
 8006eb0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006eb2:	4b31      	ldr	r3, [pc, #196]	@ (8006f78 <MX_GPIO_Init+0x110>)
 8006eb4:	2101      	movs	r1, #1
 8006eb6:	430a      	orrs	r2, r1
 8006eb8:	635a      	str	r2, [r3, #52]	@ 0x34
 8006eba:	4b2f      	ldr	r3, [pc, #188]	@ (8006f78 <MX_GPIO_Init+0x110>)
 8006ebc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	4013      	ands	r3, r2
 8006ec2:	60bb      	str	r3, [r7, #8]
 8006ec4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006ec6:	4b2c      	ldr	r3, [pc, #176]	@ (8006f78 <MX_GPIO_Init+0x110>)
 8006ec8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006eca:	4b2b      	ldr	r3, [pc, #172]	@ (8006f78 <MX_GPIO_Init+0x110>)
 8006ecc:	2102      	movs	r1, #2
 8006ece:	430a      	orrs	r2, r1
 8006ed0:	635a      	str	r2, [r3, #52]	@ 0x34
 8006ed2:	4b29      	ldr	r3, [pc, #164]	@ (8006f78 <MX_GPIO_Init+0x110>)
 8006ed4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ed6:	2202      	movs	r2, #2
 8006ed8:	4013      	ands	r3, r2
 8006eda:	607b      	str	r3, [r7, #4]
 8006edc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8006ede:	4b27      	ldr	r3, [pc, #156]	@ (8006f7c <MX_GPIO_Init+0x114>)
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	2101      	movs	r1, #1
 8006ee4:	0018      	movs	r0, r3
 8006ee6:	f000 fd3b 	bl	8007960 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8006eea:	23a0      	movs	r3, #160	@ 0xa0
 8006eec:	05db      	lsls	r3, r3, #23
 8006eee:	2200      	movs	r2, #0
 8006ef0:	2120      	movs	r1, #32
 8006ef2:	0018      	movs	r0, r3
 8006ef4:	f000 fd34 	bl	8007960 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8006ef8:	193b      	adds	r3, r7, r4
 8006efa:	2201      	movs	r2, #1
 8006efc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006efe:	193b      	adds	r3, r7, r4
 8006f00:	2201      	movs	r2, #1
 8006f02:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f04:	193b      	adds	r3, r7, r4
 8006f06:	2200      	movs	r2, #0
 8006f08:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f0a:	193b      	adds	r3, r7, r4
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006f10:	193b      	adds	r3, r7, r4
 8006f12:	4a1a      	ldr	r2, [pc, #104]	@ (8006f7c <MX_GPIO_Init+0x114>)
 8006f14:	0019      	movs	r1, r3
 8006f16:	0010      	movs	r0, r2
 8006f18:	f000 fbbe 	bl	8007698 <HAL_GPIO_Init>

  /*Configure GPIO pins : lora_nss_Pin miso_pa6_Pin mosi_pa7_Pin */
  GPIO_InitStruct.Pin = lora_nss_Pin|miso_pa6_Pin|mosi_pa7_Pin;
 8006f1c:	193b      	adds	r3, r7, r4
 8006f1e:	22d0      	movs	r2, #208	@ 0xd0
 8006f20:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f22:	193b      	adds	r3, r7, r4
 8006f24:	2202      	movs	r2, #2
 8006f26:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f28:	193b      	adds	r3, r7, r4
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f2e:	193b      	adds	r3, r7, r4
 8006f30:	2200      	movs	r2, #0
 8006f32:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8006f34:	193b      	adds	r3, r7, r4
 8006f36:	2200      	movs	r2, #0
 8006f38:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f3a:	193a      	adds	r2, r7, r4
 8006f3c:	23a0      	movs	r3, #160	@ 0xa0
 8006f3e:	05db      	lsls	r3, r3, #23
 8006f40:	0011      	movs	r1, r2
 8006f42:	0018      	movs	r0, r3
 8006f44:	f000 fba8 	bl	8007698 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8006f48:	0021      	movs	r1, r4
 8006f4a:	187b      	adds	r3, r7, r1
 8006f4c:	2220      	movs	r2, #32
 8006f4e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006f50:	187b      	adds	r3, r7, r1
 8006f52:	2201      	movs	r2, #1
 8006f54:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f56:	187b      	adds	r3, r7, r1
 8006f58:	2200      	movs	r2, #0
 8006f5a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f5c:	187b      	adds	r3, r7, r1
 8006f5e:	2200      	movs	r2, #0
 8006f60:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f62:	187a      	adds	r2, r7, r1
 8006f64:	23a0      	movs	r3, #160	@ 0xa0
 8006f66:	05db      	lsls	r3, r3, #23
 8006f68:	0011      	movs	r1, r2
 8006f6a:	0018      	movs	r0, r3
 8006f6c:	f000 fb94 	bl	8007698 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8006f70:	46c0      	nop			@ (mov r8, r8)
 8006f72:	46bd      	mov	sp, r7
 8006f74:	b00b      	add	sp, #44	@ 0x2c
 8006f76:	bd90      	pop	{r4, r7, pc}
 8006f78:	40021000 	.word	0x40021000
 8006f7c:	50000800 	.word	0x50000800

08006f80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006f84:	b672      	cpsid	i
}
 8006f86:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006f88:	46c0      	nop			@ (mov r8, r8)
 8006f8a:	e7fd      	b.n	8006f88 <Error_Handler+0x8>

08006f8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b082      	sub	sp, #8
 8006f90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f92:	4b0f      	ldr	r3, [pc, #60]	@ (8006fd0 <HAL_MspInit+0x44>)
 8006f94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006f96:	4b0e      	ldr	r3, [pc, #56]	@ (8006fd0 <HAL_MspInit+0x44>)
 8006f98:	2101      	movs	r1, #1
 8006f9a:	430a      	orrs	r2, r1
 8006f9c:	641a      	str	r2, [r3, #64]	@ 0x40
 8006f9e:	4b0c      	ldr	r3, [pc, #48]	@ (8006fd0 <HAL_MspInit+0x44>)
 8006fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	4013      	ands	r3, r2
 8006fa6:	607b      	str	r3, [r7, #4]
 8006fa8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006faa:	4b09      	ldr	r3, [pc, #36]	@ (8006fd0 <HAL_MspInit+0x44>)
 8006fac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006fae:	4b08      	ldr	r3, [pc, #32]	@ (8006fd0 <HAL_MspInit+0x44>)
 8006fb0:	2180      	movs	r1, #128	@ 0x80
 8006fb2:	0549      	lsls	r1, r1, #21
 8006fb4:	430a      	orrs	r2, r1
 8006fb6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006fb8:	4b05      	ldr	r3, [pc, #20]	@ (8006fd0 <HAL_MspInit+0x44>)
 8006fba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006fbc:	2380      	movs	r3, #128	@ 0x80
 8006fbe:	055b      	lsls	r3, r3, #21
 8006fc0:	4013      	ands	r3, r2
 8006fc2:	603b      	str	r3, [r7, #0]
 8006fc4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006fc6:	46c0      	nop			@ (mov r8, r8)
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	b002      	add	sp, #8
 8006fcc:	bd80      	pop	{r7, pc}
 8006fce:	46c0      	nop			@ (mov r8, r8)
 8006fd0:	40021000 	.word	0x40021000

08006fd4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006fd4:	b590      	push	{r4, r7, lr}
 8006fd6:	b097      	sub	sp, #92	@ 0x5c
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006fdc:	2344      	movs	r3, #68	@ 0x44
 8006fde:	18fb      	adds	r3, r7, r3
 8006fe0:	0018      	movs	r0, r3
 8006fe2:	2314      	movs	r3, #20
 8006fe4:	001a      	movs	r2, r3
 8006fe6:	2100      	movs	r1, #0
 8006fe8:	f004 f9b2 	bl	800b350 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006fec:	2410      	movs	r4, #16
 8006fee:	193b      	adds	r3, r7, r4
 8006ff0:	0018      	movs	r0, r3
 8006ff2:	2334      	movs	r3, #52	@ 0x34
 8006ff4:	001a      	movs	r2, r3
 8006ff6:	2100      	movs	r1, #0
 8006ff8:	f004 f9aa 	bl	800b350 <memset>
  if(hi2c->Instance==I2C1)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a22      	ldr	r2, [pc, #136]	@ (800708c <HAL_I2C_MspInit+0xb8>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d13e      	bne.n	8007084 <HAL_I2C_MspInit+0xb0>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8007006:	193b      	adds	r3, r7, r4
 8007008:	2220      	movs	r2, #32
 800700a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800700c:	193b      	adds	r3, r7, r4
 800700e:	2200      	movs	r2, #0
 8007010:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007012:	193b      	adds	r3, r7, r4
 8007014:	0018      	movs	r0, r3
 8007016:	f002 f887 	bl	8009128 <HAL_RCCEx_PeriphCLKConfig>
 800701a:	1e03      	subs	r3, r0, #0
 800701c:	d001      	beq.n	8007022 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800701e:	f7ff ffaf 	bl	8006f80 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007022:	4b1b      	ldr	r3, [pc, #108]	@ (8007090 <HAL_I2C_MspInit+0xbc>)
 8007024:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007026:	4b1a      	ldr	r3, [pc, #104]	@ (8007090 <HAL_I2C_MspInit+0xbc>)
 8007028:	2102      	movs	r1, #2
 800702a:	430a      	orrs	r2, r1
 800702c:	635a      	str	r2, [r3, #52]	@ 0x34
 800702e:	4b18      	ldr	r3, [pc, #96]	@ (8007090 <HAL_I2C_MspInit+0xbc>)
 8007030:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007032:	2202      	movs	r2, #2
 8007034:	4013      	ands	r3, r2
 8007036:	60fb      	str	r3, [r7, #12]
 8007038:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800703a:	2144      	movs	r1, #68	@ 0x44
 800703c:	187b      	adds	r3, r7, r1
 800703e:	22c0      	movs	r2, #192	@ 0xc0
 8007040:	0092      	lsls	r2, r2, #2
 8007042:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007044:	187b      	adds	r3, r7, r1
 8007046:	2212      	movs	r2, #18
 8007048:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800704a:	187b      	adds	r3, r7, r1
 800704c:	2200      	movs	r2, #0
 800704e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007050:	187b      	adds	r3, r7, r1
 8007052:	2200      	movs	r2, #0
 8007054:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8007056:	187b      	adds	r3, r7, r1
 8007058:	2206      	movs	r2, #6
 800705a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800705c:	187b      	adds	r3, r7, r1
 800705e:	4a0d      	ldr	r2, [pc, #52]	@ (8007094 <HAL_I2C_MspInit+0xc0>)
 8007060:	0019      	movs	r1, r3
 8007062:	0010      	movs	r0, r2
 8007064:	f000 fb18 	bl	8007698 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007068:	4b09      	ldr	r3, [pc, #36]	@ (8007090 <HAL_I2C_MspInit+0xbc>)
 800706a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800706c:	4b08      	ldr	r3, [pc, #32]	@ (8007090 <HAL_I2C_MspInit+0xbc>)
 800706e:	2180      	movs	r1, #128	@ 0x80
 8007070:	0389      	lsls	r1, r1, #14
 8007072:	430a      	orrs	r2, r1
 8007074:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007076:	4b06      	ldr	r3, [pc, #24]	@ (8007090 <HAL_I2C_MspInit+0xbc>)
 8007078:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800707a:	2380      	movs	r3, #128	@ 0x80
 800707c:	039b      	lsls	r3, r3, #14
 800707e:	4013      	ands	r3, r2
 8007080:	60bb      	str	r3, [r7, #8]
 8007082:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8007084:	46c0      	nop			@ (mov r8, r8)
 8007086:	46bd      	mov	sp, r7
 8007088:	b017      	add	sp, #92	@ 0x5c
 800708a:	bd90      	pop	{r4, r7, pc}
 800708c:	40005400 	.word	0x40005400
 8007090:	40021000 	.word	0x40021000
 8007094:	50000400 	.word	0x50000400

08007098 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007098:	b590      	push	{r4, r7, lr}
 800709a:	b099      	sub	sp, #100	@ 0x64
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80070a0:	234c      	movs	r3, #76	@ 0x4c
 80070a2:	18fb      	adds	r3, r7, r3
 80070a4:	0018      	movs	r0, r3
 80070a6:	2314      	movs	r3, #20
 80070a8:	001a      	movs	r2, r3
 80070aa:	2100      	movs	r1, #0
 80070ac:	f004 f950 	bl	800b350 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80070b0:	2418      	movs	r4, #24
 80070b2:	193b      	adds	r3, r7, r4
 80070b4:	0018      	movs	r0, r3
 80070b6:	2334      	movs	r3, #52	@ 0x34
 80070b8:	001a      	movs	r2, r3
 80070ba:	2100      	movs	r1, #0
 80070bc:	f004 f948 	bl	800b350 <memset>
  if(huart->Instance==USART2)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a3e      	ldr	r2, [pc, #248]	@ (80071c0 <HAL_UART_MspInit+0x128>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d13f      	bne.n	800714a <HAL_UART_MspInit+0xb2>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80070ca:	193b      	adds	r3, r7, r4
 80070cc:	2202      	movs	r2, #2
 80070ce:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80070d0:	193b      	adds	r3, r7, r4
 80070d2:	2200      	movs	r2, #0
 80070d4:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80070d6:	193b      	adds	r3, r7, r4
 80070d8:	0018      	movs	r0, r3
 80070da:	f002 f825 	bl	8009128 <HAL_RCCEx_PeriphCLKConfig>
 80070de:	1e03      	subs	r3, r0, #0
 80070e0:	d001      	beq.n	80070e6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80070e2:	f7ff ff4d 	bl	8006f80 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80070e6:	4b37      	ldr	r3, [pc, #220]	@ (80071c4 <HAL_UART_MspInit+0x12c>)
 80070e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80070ea:	4b36      	ldr	r3, [pc, #216]	@ (80071c4 <HAL_UART_MspInit+0x12c>)
 80070ec:	2180      	movs	r1, #128	@ 0x80
 80070ee:	0289      	lsls	r1, r1, #10
 80070f0:	430a      	orrs	r2, r1
 80070f2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80070f4:	4b33      	ldr	r3, [pc, #204]	@ (80071c4 <HAL_UART_MspInit+0x12c>)
 80070f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80070f8:	2380      	movs	r3, #128	@ 0x80
 80070fa:	029b      	lsls	r3, r3, #10
 80070fc:	4013      	ands	r3, r2
 80070fe:	617b      	str	r3, [r7, #20]
 8007100:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007102:	4b30      	ldr	r3, [pc, #192]	@ (80071c4 <HAL_UART_MspInit+0x12c>)
 8007104:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007106:	4b2f      	ldr	r3, [pc, #188]	@ (80071c4 <HAL_UART_MspInit+0x12c>)
 8007108:	2101      	movs	r1, #1
 800710a:	430a      	orrs	r2, r1
 800710c:	635a      	str	r2, [r3, #52]	@ 0x34
 800710e:	4b2d      	ldr	r3, [pc, #180]	@ (80071c4 <HAL_UART_MspInit+0x12c>)
 8007110:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007112:	2201      	movs	r2, #1
 8007114:	4013      	ands	r3, r2
 8007116:	613b      	str	r3, [r7, #16]
 8007118:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 800711a:	214c      	movs	r1, #76	@ 0x4c
 800711c:	187b      	adds	r3, r7, r1
 800711e:	220c      	movs	r2, #12
 8007120:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007122:	187b      	adds	r3, r7, r1
 8007124:	2202      	movs	r2, #2
 8007126:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007128:	187b      	adds	r3, r7, r1
 800712a:	2201      	movs	r2, #1
 800712c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800712e:	187b      	adds	r3, r7, r1
 8007130:	2200      	movs	r2, #0
 8007132:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8007134:	187b      	adds	r3, r7, r1
 8007136:	2201      	movs	r2, #1
 8007138:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800713a:	187a      	adds	r2, r7, r1
 800713c:	23a0      	movs	r3, #160	@ 0xa0
 800713e:	05db      	lsls	r3, r3, #23
 8007140:	0011      	movs	r1, r2
 8007142:	0018      	movs	r0, r3
 8007144:	f000 faa8 	bl	8007698 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART4_MspInit 1 */

    /* USER CODE END USART4_MspInit 1 */
  }

}
 8007148:	e035      	b.n	80071b6 <HAL_UART_MspInit+0x11e>
  else if(huart->Instance==USART4)
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4a1e      	ldr	r2, [pc, #120]	@ (80071c8 <HAL_UART_MspInit+0x130>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d130      	bne.n	80071b6 <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART4_CLK_ENABLE();
 8007154:	4b1b      	ldr	r3, [pc, #108]	@ (80071c4 <HAL_UART_MspInit+0x12c>)
 8007156:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007158:	4b1a      	ldr	r3, [pc, #104]	@ (80071c4 <HAL_UART_MspInit+0x12c>)
 800715a:	2180      	movs	r1, #128	@ 0x80
 800715c:	0309      	lsls	r1, r1, #12
 800715e:	430a      	orrs	r2, r1
 8007160:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007162:	4b18      	ldr	r3, [pc, #96]	@ (80071c4 <HAL_UART_MspInit+0x12c>)
 8007164:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007166:	2380      	movs	r3, #128	@ 0x80
 8007168:	031b      	lsls	r3, r3, #12
 800716a:	4013      	ands	r3, r2
 800716c:	60fb      	str	r3, [r7, #12]
 800716e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007170:	4b14      	ldr	r3, [pc, #80]	@ (80071c4 <HAL_UART_MspInit+0x12c>)
 8007172:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007174:	4b13      	ldr	r3, [pc, #76]	@ (80071c4 <HAL_UART_MspInit+0x12c>)
 8007176:	2101      	movs	r1, #1
 8007178:	430a      	orrs	r2, r1
 800717a:	635a      	str	r2, [r3, #52]	@ 0x34
 800717c:	4b11      	ldr	r3, [pc, #68]	@ (80071c4 <HAL_UART_MspInit+0x12c>)
 800717e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007180:	2201      	movs	r2, #1
 8007182:	4013      	ands	r3, r2
 8007184:	60bb      	str	r3, [r7, #8]
 8007186:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007188:	214c      	movs	r1, #76	@ 0x4c
 800718a:	187b      	adds	r3, r7, r1
 800718c:	2203      	movs	r2, #3
 800718e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007190:	187b      	adds	r3, r7, r1
 8007192:	2202      	movs	r2, #2
 8007194:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007196:	187b      	adds	r3, r7, r1
 8007198:	2200      	movs	r2, #0
 800719a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800719c:	187b      	adds	r3, r7, r1
 800719e:	2200      	movs	r2, #0
 80071a0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART4;
 80071a2:	187b      	adds	r3, r7, r1
 80071a4:	2204      	movs	r2, #4
 80071a6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80071a8:	187a      	adds	r2, r7, r1
 80071aa:	23a0      	movs	r3, #160	@ 0xa0
 80071ac:	05db      	lsls	r3, r3, #23
 80071ae:	0011      	movs	r1, r2
 80071b0:	0018      	movs	r0, r3
 80071b2:	f000 fa71 	bl	8007698 <HAL_GPIO_Init>
}
 80071b6:	46c0      	nop			@ (mov r8, r8)
 80071b8:	46bd      	mov	sp, r7
 80071ba:	b019      	add	sp, #100	@ 0x64
 80071bc:	bd90      	pop	{r4, r7, pc}
 80071be:	46c0      	nop			@ (mov r8, r8)
 80071c0:	40004400 	.word	0x40004400
 80071c4:	40021000 	.word	0x40021000
 80071c8:	40004c00 	.word	0x40004c00

080071cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80071d0:	46c0      	nop			@ (mov r8, r8)
 80071d2:	e7fd      	b.n	80071d0 <NMI_Handler+0x4>

080071d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80071d8:	46c0      	nop			@ (mov r8, r8)
 80071da:	e7fd      	b.n	80071d8 <HardFault_Handler+0x4>

080071dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80071e0:	46c0      	nop			@ (mov r8, r8)
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}

080071e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80071e6:	b580      	push	{r7, lr}
 80071e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80071ea:	46c0      	nop			@ (mov r8, r8)
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}

080071f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80071f4:	f000 f95c 	bl	80074b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80071f8:	46c0      	nop			@ (mov r8, r8)
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}

080071fe <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80071fe:	b580      	push	{r7, lr}
 8007200:	af00      	add	r7, sp, #0
  return 1;
 8007202:	2301      	movs	r3, #1
}
 8007204:	0018      	movs	r0, r3
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}

0800720a <_kill>:

int _kill(int pid, int sig)
{
 800720a:	b580      	push	{r7, lr}
 800720c:	b082      	sub	sp, #8
 800720e:	af00      	add	r7, sp, #0
 8007210:	6078      	str	r0, [r7, #4]
 8007212:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8007214:	f004 f964 	bl	800b4e0 <__errno>
 8007218:	0003      	movs	r3, r0
 800721a:	2216      	movs	r2, #22
 800721c:	601a      	str	r2, [r3, #0]
  return -1;
 800721e:	2301      	movs	r3, #1
 8007220:	425b      	negs	r3, r3
}
 8007222:	0018      	movs	r0, r3
 8007224:	46bd      	mov	sp, r7
 8007226:	b002      	add	sp, #8
 8007228:	bd80      	pop	{r7, pc}

0800722a <_exit>:

void _exit (int status)
{
 800722a:	b580      	push	{r7, lr}
 800722c:	b082      	sub	sp, #8
 800722e:	af00      	add	r7, sp, #0
 8007230:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8007232:	2301      	movs	r3, #1
 8007234:	425a      	negs	r2, r3
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	0011      	movs	r1, r2
 800723a:	0018      	movs	r0, r3
 800723c:	f7ff ffe5 	bl	800720a <_kill>
  while (1) {}    /* Make sure we hang here */
 8007240:	46c0      	nop			@ (mov r8, r8)
 8007242:	e7fd      	b.n	8007240 <_exit+0x16>

08007244 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b086      	sub	sp, #24
 8007248:	af00      	add	r7, sp, #0
 800724a:	60f8      	str	r0, [r7, #12]
 800724c:	60b9      	str	r1, [r7, #8]
 800724e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007250:	2300      	movs	r3, #0
 8007252:	617b      	str	r3, [r7, #20]
 8007254:	e00a      	b.n	800726c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007256:	e000      	b.n	800725a <_read+0x16>
 8007258:	bf00      	nop
 800725a:	0001      	movs	r1, r0
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	1c5a      	adds	r2, r3, #1
 8007260:	60ba      	str	r2, [r7, #8]
 8007262:	b2ca      	uxtb	r2, r1
 8007264:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	3301      	adds	r3, #1
 800726a:	617b      	str	r3, [r7, #20]
 800726c:	697a      	ldr	r2, [r7, #20]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	429a      	cmp	r2, r3
 8007272:	dbf0      	blt.n	8007256 <_read+0x12>
  }

  return len;
 8007274:	687b      	ldr	r3, [r7, #4]
}
 8007276:	0018      	movs	r0, r3
 8007278:	46bd      	mov	sp, r7
 800727a:	b006      	add	sp, #24
 800727c:	bd80      	pop	{r7, pc}

0800727e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800727e:	b580      	push	{r7, lr}
 8007280:	b086      	sub	sp, #24
 8007282:	af00      	add	r7, sp, #0
 8007284:	60f8      	str	r0, [r7, #12]
 8007286:	60b9      	str	r1, [r7, #8]
 8007288:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800728a:	2300      	movs	r3, #0
 800728c:	617b      	str	r3, [r7, #20]
 800728e:	e009      	b.n	80072a4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	1c5a      	adds	r2, r3, #1
 8007294:	60ba      	str	r2, [r7, #8]
 8007296:	781b      	ldrb	r3, [r3, #0]
 8007298:	0018      	movs	r0, r3
 800729a:	e000      	b.n	800729e <_write+0x20>
 800729c:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	3301      	adds	r3, #1
 80072a2:	617b      	str	r3, [r7, #20]
 80072a4:	697a      	ldr	r2, [r7, #20]
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	429a      	cmp	r2, r3
 80072aa:	dbf1      	blt.n	8007290 <_write+0x12>
  }
  return len;
 80072ac:	687b      	ldr	r3, [r7, #4]
}
 80072ae:	0018      	movs	r0, r3
 80072b0:	46bd      	mov	sp, r7
 80072b2:	b006      	add	sp, #24
 80072b4:	bd80      	pop	{r7, pc}

080072b6 <_close>:

int _close(int file)
{
 80072b6:	b580      	push	{r7, lr}
 80072b8:	b082      	sub	sp, #8
 80072ba:	af00      	add	r7, sp, #0
 80072bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80072be:	2301      	movs	r3, #1
 80072c0:	425b      	negs	r3, r3
}
 80072c2:	0018      	movs	r0, r3
 80072c4:	46bd      	mov	sp, r7
 80072c6:	b002      	add	sp, #8
 80072c8:	bd80      	pop	{r7, pc}

080072ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80072ca:	b580      	push	{r7, lr}
 80072cc:	b082      	sub	sp, #8
 80072ce:	af00      	add	r7, sp, #0
 80072d0:	6078      	str	r0, [r7, #4]
 80072d2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	2280      	movs	r2, #128	@ 0x80
 80072d8:	0192      	lsls	r2, r2, #6
 80072da:	605a      	str	r2, [r3, #4]
  return 0;
 80072dc:	2300      	movs	r3, #0
}
 80072de:	0018      	movs	r0, r3
 80072e0:	46bd      	mov	sp, r7
 80072e2:	b002      	add	sp, #8
 80072e4:	bd80      	pop	{r7, pc}

080072e6 <_isatty>:

int _isatty(int file)
{
 80072e6:	b580      	push	{r7, lr}
 80072e8:	b082      	sub	sp, #8
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80072ee:	2301      	movs	r3, #1
}
 80072f0:	0018      	movs	r0, r3
 80072f2:	46bd      	mov	sp, r7
 80072f4:	b002      	add	sp, #8
 80072f6:	bd80      	pop	{r7, pc}

080072f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b084      	sub	sp, #16
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	60f8      	str	r0, [r7, #12]
 8007300:	60b9      	str	r1, [r7, #8]
 8007302:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8007304:	2300      	movs	r3, #0
}
 8007306:	0018      	movs	r0, r3
 8007308:	46bd      	mov	sp, r7
 800730a:	b004      	add	sp, #16
 800730c:	bd80      	pop	{r7, pc}
	...

08007310 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b086      	sub	sp, #24
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007318:	4a14      	ldr	r2, [pc, #80]	@ (800736c <_sbrk+0x5c>)
 800731a:	4b15      	ldr	r3, [pc, #84]	@ (8007370 <_sbrk+0x60>)
 800731c:	1ad3      	subs	r3, r2, r3
 800731e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007324:	4b13      	ldr	r3, [pc, #76]	@ (8007374 <_sbrk+0x64>)
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d102      	bne.n	8007332 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800732c:	4b11      	ldr	r3, [pc, #68]	@ (8007374 <_sbrk+0x64>)
 800732e:	4a12      	ldr	r2, [pc, #72]	@ (8007378 <_sbrk+0x68>)
 8007330:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007332:	4b10      	ldr	r3, [pc, #64]	@ (8007374 <_sbrk+0x64>)
 8007334:	681a      	ldr	r2, [r3, #0]
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	18d3      	adds	r3, r2, r3
 800733a:	693a      	ldr	r2, [r7, #16]
 800733c:	429a      	cmp	r2, r3
 800733e:	d207      	bcs.n	8007350 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007340:	f004 f8ce 	bl	800b4e0 <__errno>
 8007344:	0003      	movs	r3, r0
 8007346:	220c      	movs	r2, #12
 8007348:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800734a:	2301      	movs	r3, #1
 800734c:	425b      	negs	r3, r3
 800734e:	e009      	b.n	8007364 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007350:	4b08      	ldr	r3, [pc, #32]	@ (8007374 <_sbrk+0x64>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007356:	4b07      	ldr	r3, [pc, #28]	@ (8007374 <_sbrk+0x64>)
 8007358:	681a      	ldr	r2, [r3, #0]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	18d2      	adds	r2, r2, r3
 800735e:	4b05      	ldr	r3, [pc, #20]	@ (8007374 <_sbrk+0x64>)
 8007360:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8007362:	68fb      	ldr	r3, [r7, #12]
}
 8007364:	0018      	movs	r0, r3
 8007366:	46bd      	mov	sp, r7
 8007368:	b006      	add	sp, #24
 800736a:	bd80      	pop	{r7, pc}
 800736c:	20009000 	.word	0x20009000
 8007370:	00000400 	.word	0x00000400
 8007374:	20000400 	.word	0x20000400
 8007378:	20000558 	.word	0x20000558

0800737c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007380:	46c0      	nop			@ (mov r8, r8)
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}
	...

08007388 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007388:	480d      	ldr	r0, [pc, #52]	@ (80073c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800738a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800738c:	f7ff fff6 	bl	800737c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007390:	480c      	ldr	r0, [pc, #48]	@ (80073c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8007392:	490d      	ldr	r1, [pc, #52]	@ (80073c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007394:	4a0d      	ldr	r2, [pc, #52]	@ (80073cc <LoopForever+0xe>)
  movs r3, #0
 8007396:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007398:	e002      	b.n	80073a0 <LoopCopyDataInit>

0800739a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800739a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800739c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800739e:	3304      	adds	r3, #4

080073a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80073a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80073a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80073a4:	d3f9      	bcc.n	800739a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80073a6:	4a0a      	ldr	r2, [pc, #40]	@ (80073d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80073a8:	4c0a      	ldr	r4, [pc, #40]	@ (80073d4 <LoopForever+0x16>)
  movs r3, #0
 80073aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80073ac:	e001      	b.n	80073b2 <LoopFillZerobss>

080073ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80073ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80073b0:	3204      	adds	r2, #4

080073b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80073b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80073b4:	d3fb      	bcc.n	80073ae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80073b6:	f004 f899 	bl	800b4ec <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80073ba:	f7ff fbf3 	bl	8006ba4 <main>

080073be <LoopForever>:

LoopForever:
  b LoopForever
 80073be:	e7fe      	b.n	80073be <LoopForever>
  ldr   r0, =_estack
 80073c0:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80073c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80073c8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80073cc:	0800e314 	.word	0x0800e314
  ldr r2, =_sbss
 80073d0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80073d4:	20000554 	.word	0x20000554

080073d8 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80073d8:	e7fe      	b.n	80073d8 <ADC1_COMP_IRQHandler>
	...

080073dc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b082      	sub	sp, #8
 80073e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80073e2:	1dfb      	adds	r3, r7, #7
 80073e4:	2200      	movs	r2, #0
 80073e6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80073e8:	4b0b      	ldr	r3, [pc, #44]	@ (8007418 <HAL_Init+0x3c>)
 80073ea:	681a      	ldr	r2, [r3, #0]
 80073ec:	4b0a      	ldr	r3, [pc, #40]	@ (8007418 <HAL_Init+0x3c>)
 80073ee:	2180      	movs	r1, #128	@ 0x80
 80073f0:	0049      	lsls	r1, r1, #1
 80073f2:	430a      	orrs	r2, r1
 80073f4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80073f6:	2000      	movs	r0, #0
 80073f8:	f000 f810 	bl	800741c <HAL_InitTick>
 80073fc:	1e03      	subs	r3, r0, #0
 80073fe:	d003      	beq.n	8007408 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8007400:	1dfb      	adds	r3, r7, #7
 8007402:	2201      	movs	r2, #1
 8007404:	701a      	strb	r2, [r3, #0]
 8007406:	e001      	b.n	800740c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8007408:	f7ff fdc0 	bl	8006f8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800740c:	1dfb      	adds	r3, r7, #7
 800740e:	781b      	ldrb	r3, [r3, #0]
}
 8007410:	0018      	movs	r0, r3
 8007412:	46bd      	mov	sp, r7
 8007414:	b002      	add	sp, #8
 8007416:	bd80      	pop	{r7, pc}
 8007418:	40022000 	.word	0x40022000

0800741c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800741c:	b590      	push	{r4, r7, lr}
 800741e:	b085      	sub	sp, #20
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007424:	230f      	movs	r3, #15
 8007426:	18fb      	adds	r3, r7, r3
 8007428:	2200      	movs	r2, #0
 800742a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800742c:	4b1d      	ldr	r3, [pc, #116]	@ (80074a4 <HAL_InitTick+0x88>)
 800742e:	781b      	ldrb	r3, [r3, #0]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d02b      	beq.n	800748c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8007434:	4b1c      	ldr	r3, [pc, #112]	@ (80074a8 <HAL_InitTick+0x8c>)
 8007436:	681c      	ldr	r4, [r3, #0]
 8007438:	4b1a      	ldr	r3, [pc, #104]	@ (80074a4 <HAL_InitTick+0x88>)
 800743a:	781b      	ldrb	r3, [r3, #0]
 800743c:	0019      	movs	r1, r3
 800743e:	23fa      	movs	r3, #250	@ 0xfa
 8007440:	0098      	lsls	r0, r3, #2
 8007442:	f7f8 fe85 	bl	8000150 <__udivsi3>
 8007446:	0003      	movs	r3, r0
 8007448:	0019      	movs	r1, r3
 800744a:	0020      	movs	r0, r4
 800744c:	f7f8 fe80 	bl	8000150 <__udivsi3>
 8007450:	0003      	movs	r3, r0
 8007452:	0018      	movs	r0, r3
 8007454:	f000 f913 	bl	800767e <HAL_SYSTICK_Config>
 8007458:	1e03      	subs	r3, r0, #0
 800745a:	d112      	bne.n	8007482 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2b03      	cmp	r3, #3
 8007460:	d80a      	bhi.n	8007478 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007462:	6879      	ldr	r1, [r7, #4]
 8007464:	2301      	movs	r3, #1
 8007466:	425b      	negs	r3, r3
 8007468:	2200      	movs	r2, #0
 800746a:	0018      	movs	r0, r3
 800746c:	f000 f8f2 	bl	8007654 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007470:	4b0e      	ldr	r3, [pc, #56]	@ (80074ac <HAL_InitTick+0x90>)
 8007472:	687a      	ldr	r2, [r7, #4]
 8007474:	601a      	str	r2, [r3, #0]
 8007476:	e00d      	b.n	8007494 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8007478:	230f      	movs	r3, #15
 800747a:	18fb      	adds	r3, r7, r3
 800747c:	2201      	movs	r2, #1
 800747e:	701a      	strb	r2, [r3, #0]
 8007480:	e008      	b.n	8007494 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8007482:	230f      	movs	r3, #15
 8007484:	18fb      	adds	r3, r7, r3
 8007486:	2201      	movs	r2, #1
 8007488:	701a      	strb	r2, [r3, #0]
 800748a:	e003      	b.n	8007494 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800748c:	230f      	movs	r3, #15
 800748e:	18fb      	adds	r3, r7, r3
 8007490:	2201      	movs	r2, #1
 8007492:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8007494:	230f      	movs	r3, #15
 8007496:	18fb      	adds	r3, r7, r3
 8007498:	781b      	ldrb	r3, [r3, #0]
}
 800749a:	0018      	movs	r0, r3
 800749c:	46bd      	mov	sp, r7
 800749e:	b005      	add	sp, #20
 80074a0:	bd90      	pop	{r4, r7, pc}
 80074a2:	46c0      	nop			@ (mov r8, r8)
 80074a4:	20000008 	.word	0x20000008
 80074a8:	20000000 	.word	0x20000000
 80074ac:	20000004 	.word	0x20000004

080074b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80074b4:	4b05      	ldr	r3, [pc, #20]	@ (80074cc <HAL_IncTick+0x1c>)
 80074b6:	781b      	ldrb	r3, [r3, #0]
 80074b8:	001a      	movs	r2, r3
 80074ba:	4b05      	ldr	r3, [pc, #20]	@ (80074d0 <HAL_IncTick+0x20>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	18d2      	adds	r2, r2, r3
 80074c0:	4b03      	ldr	r3, [pc, #12]	@ (80074d0 <HAL_IncTick+0x20>)
 80074c2:	601a      	str	r2, [r3, #0]
}
 80074c4:	46c0      	nop			@ (mov r8, r8)
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}
 80074ca:	46c0      	nop			@ (mov r8, r8)
 80074cc:	20000008 	.word	0x20000008
 80074d0:	20000404 	.word	0x20000404

080074d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	af00      	add	r7, sp, #0
  return uwTick;
 80074d8:	4b02      	ldr	r3, [pc, #8]	@ (80074e4 <HAL_GetTick+0x10>)
 80074da:	681b      	ldr	r3, [r3, #0]
}
 80074dc:	0018      	movs	r0, r3
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd80      	pop	{r7, pc}
 80074e2:	46c0      	nop			@ (mov r8, r8)
 80074e4:	20000404 	.word	0x20000404

080074e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b084      	sub	sp, #16
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80074f0:	f7ff fff0 	bl	80074d4 <HAL_GetTick>
 80074f4:	0003      	movs	r3, r0
 80074f6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	3301      	adds	r3, #1
 8007500:	d005      	beq.n	800750e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007502:	4b0a      	ldr	r3, [pc, #40]	@ (800752c <HAL_Delay+0x44>)
 8007504:	781b      	ldrb	r3, [r3, #0]
 8007506:	001a      	movs	r2, r3
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	189b      	adds	r3, r3, r2
 800750c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800750e:	46c0      	nop			@ (mov r8, r8)
 8007510:	f7ff ffe0 	bl	80074d4 <HAL_GetTick>
 8007514:	0002      	movs	r2, r0
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	1ad3      	subs	r3, r2, r3
 800751a:	68fa      	ldr	r2, [r7, #12]
 800751c:	429a      	cmp	r2, r3
 800751e:	d8f7      	bhi.n	8007510 <HAL_Delay+0x28>
  {
  }
}
 8007520:	46c0      	nop			@ (mov r8, r8)
 8007522:	46c0      	nop			@ (mov r8, r8)
 8007524:	46bd      	mov	sp, r7
 8007526:	b004      	add	sp, #16
 8007528:	bd80      	pop	{r7, pc}
 800752a:	46c0      	nop			@ (mov r8, r8)
 800752c:	20000008 	.word	0x20000008

08007530 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007530:	b590      	push	{r4, r7, lr}
 8007532:	b083      	sub	sp, #12
 8007534:	af00      	add	r7, sp, #0
 8007536:	0002      	movs	r2, r0
 8007538:	6039      	str	r1, [r7, #0]
 800753a:	1dfb      	adds	r3, r7, #7
 800753c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800753e:	1dfb      	adds	r3, r7, #7
 8007540:	781b      	ldrb	r3, [r3, #0]
 8007542:	2b7f      	cmp	r3, #127	@ 0x7f
 8007544:	d828      	bhi.n	8007598 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007546:	4a2f      	ldr	r2, [pc, #188]	@ (8007604 <__NVIC_SetPriority+0xd4>)
 8007548:	1dfb      	adds	r3, r7, #7
 800754a:	781b      	ldrb	r3, [r3, #0]
 800754c:	b25b      	sxtb	r3, r3
 800754e:	089b      	lsrs	r3, r3, #2
 8007550:	33c0      	adds	r3, #192	@ 0xc0
 8007552:	009b      	lsls	r3, r3, #2
 8007554:	589b      	ldr	r3, [r3, r2]
 8007556:	1dfa      	adds	r2, r7, #7
 8007558:	7812      	ldrb	r2, [r2, #0]
 800755a:	0011      	movs	r1, r2
 800755c:	2203      	movs	r2, #3
 800755e:	400a      	ands	r2, r1
 8007560:	00d2      	lsls	r2, r2, #3
 8007562:	21ff      	movs	r1, #255	@ 0xff
 8007564:	4091      	lsls	r1, r2
 8007566:	000a      	movs	r2, r1
 8007568:	43d2      	mvns	r2, r2
 800756a:	401a      	ands	r2, r3
 800756c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	019b      	lsls	r3, r3, #6
 8007572:	22ff      	movs	r2, #255	@ 0xff
 8007574:	401a      	ands	r2, r3
 8007576:	1dfb      	adds	r3, r7, #7
 8007578:	781b      	ldrb	r3, [r3, #0]
 800757a:	0018      	movs	r0, r3
 800757c:	2303      	movs	r3, #3
 800757e:	4003      	ands	r3, r0
 8007580:	00db      	lsls	r3, r3, #3
 8007582:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007584:	481f      	ldr	r0, [pc, #124]	@ (8007604 <__NVIC_SetPriority+0xd4>)
 8007586:	1dfb      	adds	r3, r7, #7
 8007588:	781b      	ldrb	r3, [r3, #0]
 800758a:	b25b      	sxtb	r3, r3
 800758c:	089b      	lsrs	r3, r3, #2
 800758e:	430a      	orrs	r2, r1
 8007590:	33c0      	adds	r3, #192	@ 0xc0
 8007592:	009b      	lsls	r3, r3, #2
 8007594:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8007596:	e031      	b.n	80075fc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007598:	4a1b      	ldr	r2, [pc, #108]	@ (8007608 <__NVIC_SetPriority+0xd8>)
 800759a:	1dfb      	adds	r3, r7, #7
 800759c:	781b      	ldrb	r3, [r3, #0]
 800759e:	0019      	movs	r1, r3
 80075a0:	230f      	movs	r3, #15
 80075a2:	400b      	ands	r3, r1
 80075a4:	3b08      	subs	r3, #8
 80075a6:	089b      	lsrs	r3, r3, #2
 80075a8:	3306      	adds	r3, #6
 80075aa:	009b      	lsls	r3, r3, #2
 80075ac:	18d3      	adds	r3, r2, r3
 80075ae:	3304      	adds	r3, #4
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	1dfa      	adds	r2, r7, #7
 80075b4:	7812      	ldrb	r2, [r2, #0]
 80075b6:	0011      	movs	r1, r2
 80075b8:	2203      	movs	r2, #3
 80075ba:	400a      	ands	r2, r1
 80075bc:	00d2      	lsls	r2, r2, #3
 80075be:	21ff      	movs	r1, #255	@ 0xff
 80075c0:	4091      	lsls	r1, r2
 80075c2:	000a      	movs	r2, r1
 80075c4:	43d2      	mvns	r2, r2
 80075c6:	401a      	ands	r2, r3
 80075c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	019b      	lsls	r3, r3, #6
 80075ce:	22ff      	movs	r2, #255	@ 0xff
 80075d0:	401a      	ands	r2, r3
 80075d2:	1dfb      	adds	r3, r7, #7
 80075d4:	781b      	ldrb	r3, [r3, #0]
 80075d6:	0018      	movs	r0, r3
 80075d8:	2303      	movs	r3, #3
 80075da:	4003      	ands	r3, r0
 80075dc:	00db      	lsls	r3, r3, #3
 80075de:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80075e0:	4809      	ldr	r0, [pc, #36]	@ (8007608 <__NVIC_SetPriority+0xd8>)
 80075e2:	1dfb      	adds	r3, r7, #7
 80075e4:	781b      	ldrb	r3, [r3, #0]
 80075e6:	001c      	movs	r4, r3
 80075e8:	230f      	movs	r3, #15
 80075ea:	4023      	ands	r3, r4
 80075ec:	3b08      	subs	r3, #8
 80075ee:	089b      	lsrs	r3, r3, #2
 80075f0:	430a      	orrs	r2, r1
 80075f2:	3306      	adds	r3, #6
 80075f4:	009b      	lsls	r3, r3, #2
 80075f6:	18c3      	adds	r3, r0, r3
 80075f8:	3304      	adds	r3, #4
 80075fa:	601a      	str	r2, [r3, #0]
}
 80075fc:	46c0      	nop			@ (mov r8, r8)
 80075fe:	46bd      	mov	sp, r7
 8007600:	b003      	add	sp, #12
 8007602:	bd90      	pop	{r4, r7, pc}
 8007604:	e000e100 	.word	0xe000e100
 8007608:	e000ed00 	.word	0xe000ed00

0800760c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b082      	sub	sp, #8
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	1e5a      	subs	r2, r3, #1
 8007618:	2380      	movs	r3, #128	@ 0x80
 800761a:	045b      	lsls	r3, r3, #17
 800761c:	429a      	cmp	r2, r3
 800761e:	d301      	bcc.n	8007624 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007620:	2301      	movs	r3, #1
 8007622:	e010      	b.n	8007646 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007624:	4b0a      	ldr	r3, [pc, #40]	@ (8007650 <SysTick_Config+0x44>)
 8007626:	687a      	ldr	r2, [r7, #4]
 8007628:	3a01      	subs	r2, #1
 800762a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800762c:	2301      	movs	r3, #1
 800762e:	425b      	negs	r3, r3
 8007630:	2103      	movs	r1, #3
 8007632:	0018      	movs	r0, r3
 8007634:	f7ff ff7c 	bl	8007530 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007638:	4b05      	ldr	r3, [pc, #20]	@ (8007650 <SysTick_Config+0x44>)
 800763a:	2200      	movs	r2, #0
 800763c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800763e:	4b04      	ldr	r3, [pc, #16]	@ (8007650 <SysTick_Config+0x44>)
 8007640:	2207      	movs	r2, #7
 8007642:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007644:	2300      	movs	r3, #0
}
 8007646:	0018      	movs	r0, r3
 8007648:	46bd      	mov	sp, r7
 800764a:	b002      	add	sp, #8
 800764c:	bd80      	pop	{r7, pc}
 800764e:	46c0      	nop			@ (mov r8, r8)
 8007650:	e000e010 	.word	0xe000e010

08007654 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b084      	sub	sp, #16
 8007658:	af00      	add	r7, sp, #0
 800765a:	60b9      	str	r1, [r7, #8]
 800765c:	607a      	str	r2, [r7, #4]
 800765e:	210f      	movs	r1, #15
 8007660:	187b      	adds	r3, r7, r1
 8007662:	1c02      	adds	r2, r0, #0
 8007664:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8007666:	68ba      	ldr	r2, [r7, #8]
 8007668:	187b      	adds	r3, r7, r1
 800766a:	781b      	ldrb	r3, [r3, #0]
 800766c:	b25b      	sxtb	r3, r3
 800766e:	0011      	movs	r1, r2
 8007670:	0018      	movs	r0, r3
 8007672:	f7ff ff5d 	bl	8007530 <__NVIC_SetPriority>
}
 8007676:	46c0      	nop			@ (mov r8, r8)
 8007678:	46bd      	mov	sp, r7
 800767a:	b004      	add	sp, #16
 800767c:	bd80      	pop	{r7, pc}

0800767e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800767e:	b580      	push	{r7, lr}
 8007680:	b082      	sub	sp, #8
 8007682:	af00      	add	r7, sp, #0
 8007684:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	0018      	movs	r0, r3
 800768a:	f7ff ffbf 	bl	800760c <SysTick_Config>
 800768e:	0003      	movs	r3, r0
}
 8007690:	0018      	movs	r0, r3
 8007692:	46bd      	mov	sp, r7
 8007694:	b002      	add	sp, #8
 8007696:	bd80      	pop	{r7, pc}

08007698 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b086      	sub	sp, #24
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
 80076a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80076a2:	2300      	movs	r3, #0
 80076a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80076a6:	e147      	b.n	8007938 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	2101      	movs	r1, #1
 80076ae:	697a      	ldr	r2, [r7, #20]
 80076b0:	4091      	lsls	r1, r2
 80076b2:	000a      	movs	r2, r1
 80076b4:	4013      	ands	r3, r2
 80076b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d100      	bne.n	80076c0 <HAL_GPIO_Init+0x28>
 80076be:	e138      	b.n	8007932 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	685b      	ldr	r3, [r3, #4]
 80076c4:	2203      	movs	r2, #3
 80076c6:	4013      	ands	r3, r2
 80076c8:	2b01      	cmp	r3, #1
 80076ca:	d005      	beq.n	80076d8 <HAL_GPIO_Init+0x40>
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	2203      	movs	r2, #3
 80076d2:	4013      	ands	r3, r2
 80076d4:	2b02      	cmp	r3, #2
 80076d6:	d130      	bne.n	800773a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	005b      	lsls	r3, r3, #1
 80076e2:	2203      	movs	r2, #3
 80076e4:	409a      	lsls	r2, r3
 80076e6:	0013      	movs	r3, r2
 80076e8:	43da      	mvns	r2, r3
 80076ea:	693b      	ldr	r3, [r7, #16]
 80076ec:	4013      	ands	r3, r2
 80076ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	68da      	ldr	r2, [r3, #12]
 80076f4:	697b      	ldr	r3, [r7, #20]
 80076f6:	005b      	lsls	r3, r3, #1
 80076f8:	409a      	lsls	r2, r3
 80076fa:	0013      	movs	r3, r2
 80076fc:	693a      	ldr	r2, [r7, #16]
 80076fe:	4313      	orrs	r3, r2
 8007700:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	693a      	ldr	r2, [r7, #16]
 8007706:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800770e:	2201      	movs	r2, #1
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	409a      	lsls	r2, r3
 8007714:	0013      	movs	r3, r2
 8007716:	43da      	mvns	r2, r3
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	4013      	ands	r3, r2
 800771c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	685b      	ldr	r3, [r3, #4]
 8007722:	091b      	lsrs	r3, r3, #4
 8007724:	2201      	movs	r2, #1
 8007726:	401a      	ands	r2, r3
 8007728:	697b      	ldr	r3, [r7, #20]
 800772a:	409a      	lsls	r2, r3
 800772c:	0013      	movs	r3, r2
 800772e:	693a      	ldr	r2, [r7, #16]
 8007730:	4313      	orrs	r3, r2
 8007732:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	693a      	ldr	r2, [r7, #16]
 8007738:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	685b      	ldr	r3, [r3, #4]
 800773e:	2203      	movs	r2, #3
 8007740:	4013      	ands	r3, r2
 8007742:	2b03      	cmp	r3, #3
 8007744:	d017      	beq.n	8007776 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	68db      	ldr	r3, [r3, #12]
 800774a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	005b      	lsls	r3, r3, #1
 8007750:	2203      	movs	r2, #3
 8007752:	409a      	lsls	r2, r3
 8007754:	0013      	movs	r3, r2
 8007756:	43da      	mvns	r2, r3
 8007758:	693b      	ldr	r3, [r7, #16]
 800775a:	4013      	ands	r3, r2
 800775c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	689a      	ldr	r2, [r3, #8]
 8007762:	697b      	ldr	r3, [r7, #20]
 8007764:	005b      	lsls	r3, r3, #1
 8007766:	409a      	lsls	r2, r3
 8007768:	0013      	movs	r3, r2
 800776a:	693a      	ldr	r2, [r7, #16]
 800776c:	4313      	orrs	r3, r2
 800776e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	693a      	ldr	r2, [r7, #16]
 8007774:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	2203      	movs	r2, #3
 800777c:	4013      	ands	r3, r2
 800777e:	2b02      	cmp	r3, #2
 8007780:	d123      	bne.n	80077ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	08da      	lsrs	r2, r3, #3
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	3208      	adds	r2, #8
 800778a:	0092      	lsls	r2, r2, #2
 800778c:	58d3      	ldr	r3, [r2, r3]
 800778e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007790:	697b      	ldr	r3, [r7, #20]
 8007792:	2207      	movs	r2, #7
 8007794:	4013      	ands	r3, r2
 8007796:	009b      	lsls	r3, r3, #2
 8007798:	220f      	movs	r2, #15
 800779a:	409a      	lsls	r2, r3
 800779c:	0013      	movs	r3, r2
 800779e:	43da      	mvns	r2, r3
 80077a0:	693b      	ldr	r3, [r7, #16]
 80077a2:	4013      	ands	r3, r2
 80077a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	691a      	ldr	r2, [r3, #16]
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	2107      	movs	r1, #7
 80077ae:	400b      	ands	r3, r1
 80077b0:	009b      	lsls	r3, r3, #2
 80077b2:	409a      	lsls	r2, r3
 80077b4:	0013      	movs	r3, r2
 80077b6:	693a      	ldr	r2, [r7, #16]
 80077b8:	4313      	orrs	r3, r2
 80077ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	08da      	lsrs	r2, r3, #3
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	3208      	adds	r2, #8
 80077c4:	0092      	lsls	r2, r2, #2
 80077c6:	6939      	ldr	r1, [r7, #16]
 80077c8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	005b      	lsls	r3, r3, #1
 80077d4:	2203      	movs	r2, #3
 80077d6:	409a      	lsls	r2, r3
 80077d8:	0013      	movs	r3, r2
 80077da:	43da      	mvns	r2, r3
 80077dc:	693b      	ldr	r3, [r7, #16]
 80077de:	4013      	ands	r3, r2
 80077e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	685b      	ldr	r3, [r3, #4]
 80077e6:	2203      	movs	r2, #3
 80077e8:	401a      	ands	r2, r3
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	005b      	lsls	r3, r3, #1
 80077ee:	409a      	lsls	r2, r3
 80077f0:	0013      	movs	r3, r2
 80077f2:	693a      	ldr	r2, [r7, #16]
 80077f4:	4313      	orrs	r3, r2
 80077f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	693a      	ldr	r2, [r7, #16]
 80077fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	685a      	ldr	r2, [r3, #4]
 8007802:	23c0      	movs	r3, #192	@ 0xc0
 8007804:	029b      	lsls	r3, r3, #10
 8007806:	4013      	ands	r3, r2
 8007808:	d100      	bne.n	800780c <HAL_GPIO_Init+0x174>
 800780a:	e092      	b.n	8007932 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800780c:	4a50      	ldr	r2, [pc, #320]	@ (8007950 <HAL_GPIO_Init+0x2b8>)
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	089b      	lsrs	r3, r3, #2
 8007812:	3318      	adds	r3, #24
 8007814:	009b      	lsls	r3, r3, #2
 8007816:	589b      	ldr	r3, [r3, r2]
 8007818:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	2203      	movs	r2, #3
 800781e:	4013      	ands	r3, r2
 8007820:	00db      	lsls	r3, r3, #3
 8007822:	220f      	movs	r2, #15
 8007824:	409a      	lsls	r2, r3
 8007826:	0013      	movs	r3, r2
 8007828:	43da      	mvns	r2, r3
 800782a:	693b      	ldr	r3, [r7, #16]
 800782c:	4013      	ands	r3, r2
 800782e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8007830:	687a      	ldr	r2, [r7, #4]
 8007832:	23a0      	movs	r3, #160	@ 0xa0
 8007834:	05db      	lsls	r3, r3, #23
 8007836:	429a      	cmp	r2, r3
 8007838:	d013      	beq.n	8007862 <HAL_GPIO_Init+0x1ca>
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	4a45      	ldr	r2, [pc, #276]	@ (8007954 <HAL_GPIO_Init+0x2bc>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d00d      	beq.n	800785e <HAL_GPIO_Init+0x1c6>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	4a44      	ldr	r2, [pc, #272]	@ (8007958 <HAL_GPIO_Init+0x2c0>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d007      	beq.n	800785a <HAL_GPIO_Init+0x1c2>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	4a43      	ldr	r2, [pc, #268]	@ (800795c <HAL_GPIO_Init+0x2c4>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d101      	bne.n	8007856 <HAL_GPIO_Init+0x1be>
 8007852:	2303      	movs	r3, #3
 8007854:	e006      	b.n	8007864 <HAL_GPIO_Init+0x1cc>
 8007856:	2305      	movs	r3, #5
 8007858:	e004      	b.n	8007864 <HAL_GPIO_Init+0x1cc>
 800785a:	2302      	movs	r3, #2
 800785c:	e002      	b.n	8007864 <HAL_GPIO_Init+0x1cc>
 800785e:	2301      	movs	r3, #1
 8007860:	e000      	b.n	8007864 <HAL_GPIO_Init+0x1cc>
 8007862:	2300      	movs	r3, #0
 8007864:	697a      	ldr	r2, [r7, #20]
 8007866:	2103      	movs	r1, #3
 8007868:	400a      	ands	r2, r1
 800786a:	00d2      	lsls	r2, r2, #3
 800786c:	4093      	lsls	r3, r2
 800786e:	693a      	ldr	r2, [r7, #16]
 8007870:	4313      	orrs	r3, r2
 8007872:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8007874:	4936      	ldr	r1, [pc, #216]	@ (8007950 <HAL_GPIO_Init+0x2b8>)
 8007876:	697b      	ldr	r3, [r7, #20]
 8007878:	089b      	lsrs	r3, r3, #2
 800787a:	3318      	adds	r3, #24
 800787c:	009b      	lsls	r3, r3, #2
 800787e:	693a      	ldr	r2, [r7, #16]
 8007880:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007882:	4b33      	ldr	r3, [pc, #204]	@ (8007950 <HAL_GPIO_Init+0x2b8>)
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	43da      	mvns	r2, r3
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	4013      	ands	r3, r2
 8007890:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	685a      	ldr	r2, [r3, #4]
 8007896:	2380      	movs	r3, #128	@ 0x80
 8007898:	035b      	lsls	r3, r3, #13
 800789a:	4013      	ands	r3, r2
 800789c:	d003      	beq.n	80078a6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800789e:	693a      	ldr	r2, [r7, #16]
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	4313      	orrs	r3, r2
 80078a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80078a6:	4b2a      	ldr	r3, [pc, #168]	@ (8007950 <HAL_GPIO_Init+0x2b8>)
 80078a8:	693a      	ldr	r2, [r7, #16]
 80078aa:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80078ac:	4b28      	ldr	r3, [pc, #160]	@ (8007950 <HAL_GPIO_Init+0x2b8>)
 80078ae:	685b      	ldr	r3, [r3, #4]
 80078b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	43da      	mvns	r2, r3
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	4013      	ands	r3, r2
 80078ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	685a      	ldr	r2, [r3, #4]
 80078c0:	2380      	movs	r3, #128	@ 0x80
 80078c2:	039b      	lsls	r3, r3, #14
 80078c4:	4013      	ands	r3, r2
 80078c6:	d003      	beq.n	80078d0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80078c8:	693a      	ldr	r2, [r7, #16]
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	4313      	orrs	r3, r2
 80078ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80078d0:	4b1f      	ldr	r3, [pc, #124]	@ (8007950 <HAL_GPIO_Init+0x2b8>)
 80078d2:	693a      	ldr	r2, [r7, #16]
 80078d4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80078d6:	4a1e      	ldr	r2, [pc, #120]	@ (8007950 <HAL_GPIO_Init+0x2b8>)
 80078d8:	2384      	movs	r3, #132	@ 0x84
 80078da:	58d3      	ldr	r3, [r2, r3]
 80078dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	43da      	mvns	r2, r3
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	4013      	ands	r3, r2
 80078e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	685a      	ldr	r2, [r3, #4]
 80078ec:	2380      	movs	r3, #128	@ 0x80
 80078ee:	029b      	lsls	r3, r3, #10
 80078f0:	4013      	ands	r3, r2
 80078f2:	d003      	beq.n	80078fc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80078f4:	693a      	ldr	r2, [r7, #16]
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	4313      	orrs	r3, r2
 80078fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80078fc:	4914      	ldr	r1, [pc, #80]	@ (8007950 <HAL_GPIO_Init+0x2b8>)
 80078fe:	2284      	movs	r2, #132	@ 0x84
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8007904:	4a12      	ldr	r2, [pc, #72]	@ (8007950 <HAL_GPIO_Init+0x2b8>)
 8007906:	2380      	movs	r3, #128	@ 0x80
 8007908:	58d3      	ldr	r3, [r2, r3]
 800790a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	43da      	mvns	r2, r3
 8007910:	693b      	ldr	r3, [r7, #16]
 8007912:	4013      	ands	r3, r2
 8007914:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	685a      	ldr	r2, [r3, #4]
 800791a:	2380      	movs	r3, #128	@ 0x80
 800791c:	025b      	lsls	r3, r3, #9
 800791e:	4013      	ands	r3, r2
 8007920:	d003      	beq.n	800792a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8007922:	693a      	ldr	r2, [r7, #16]
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	4313      	orrs	r3, r2
 8007928:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800792a:	4909      	ldr	r1, [pc, #36]	@ (8007950 <HAL_GPIO_Init+0x2b8>)
 800792c:	2280      	movs	r2, #128	@ 0x80
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8007932:	697b      	ldr	r3, [r7, #20]
 8007934:	3301      	adds	r3, #1
 8007936:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	681a      	ldr	r2, [r3, #0]
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	40da      	lsrs	r2, r3
 8007940:	1e13      	subs	r3, r2, #0
 8007942:	d000      	beq.n	8007946 <HAL_GPIO_Init+0x2ae>
 8007944:	e6b0      	b.n	80076a8 <HAL_GPIO_Init+0x10>
  }
}
 8007946:	46c0      	nop			@ (mov r8, r8)
 8007948:	46c0      	nop			@ (mov r8, r8)
 800794a:	46bd      	mov	sp, r7
 800794c:	b006      	add	sp, #24
 800794e:	bd80      	pop	{r7, pc}
 8007950:	40021800 	.word	0x40021800
 8007954:	50000400 	.word	0x50000400
 8007958:	50000800 	.word	0x50000800
 800795c:	50000c00 	.word	0x50000c00

08007960 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b082      	sub	sp, #8
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
 8007968:	0008      	movs	r0, r1
 800796a:	0011      	movs	r1, r2
 800796c:	1cbb      	adds	r3, r7, #2
 800796e:	1c02      	adds	r2, r0, #0
 8007970:	801a      	strh	r2, [r3, #0]
 8007972:	1c7b      	adds	r3, r7, #1
 8007974:	1c0a      	adds	r2, r1, #0
 8007976:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007978:	1c7b      	adds	r3, r7, #1
 800797a:	781b      	ldrb	r3, [r3, #0]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d004      	beq.n	800798a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007980:	1cbb      	adds	r3, r7, #2
 8007982:	881a      	ldrh	r2, [r3, #0]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007988:	e003      	b.n	8007992 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800798a:	1cbb      	adds	r3, r7, #2
 800798c:	881a      	ldrh	r2, [r3, #0]
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007992:	46c0      	nop			@ (mov r8, r8)
 8007994:	46bd      	mov	sp, r7
 8007996:	b002      	add	sp, #8
 8007998:	bd80      	pop	{r7, pc}

0800799a <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800799a:	b580      	push	{r7, lr}
 800799c:	b084      	sub	sp, #16
 800799e:	af00      	add	r7, sp, #0
 80079a0:	6078      	str	r0, [r7, #4]
 80079a2:	000a      	movs	r2, r1
 80079a4:	1cbb      	adds	r3, r7, #2
 80079a6:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	695b      	ldr	r3, [r3, #20]
 80079ac:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80079ae:	1cbb      	adds	r3, r7, #2
 80079b0:	881b      	ldrh	r3, [r3, #0]
 80079b2:	68fa      	ldr	r2, [r7, #12]
 80079b4:	4013      	ands	r3, r2
 80079b6:	041a      	lsls	r2, r3, #16
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	43db      	mvns	r3, r3
 80079bc:	1cb9      	adds	r1, r7, #2
 80079be:	8809      	ldrh	r1, [r1, #0]
 80079c0:	400b      	ands	r3, r1
 80079c2:	431a      	orrs	r2, r3
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	619a      	str	r2, [r3, #24]
}
 80079c8:	46c0      	nop			@ (mov r8, r8)
 80079ca:	46bd      	mov	sp, r7
 80079cc:	b004      	add	sp, #16
 80079ce:	bd80      	pop	{r7, pc}

080079d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b082      	sub	sp, #8
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d101      	bne.n	80079e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80079de:	2301      	movs	r3, #1
 80079e0:	e08f      	b.n	8007b02 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2241      	movs	r2, #65	@ 0x41
 80079e6:	5c9b      	ldrb	r3, [r3, r2]
 80079e8:	b2db      	uxtb	r3, r3
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d107      	bne.n	80079fe <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2240      	movs	r2, #64	@ 0x40
 80079f2:	2100      	movs	r1, #0
 80079f4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	0018      	movs	r0, r3
 80079fa:	f7ff faeb 	bl	8006fd4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2241      	movs	r2, #65	@ 0x41
 8007a02:	2124      	movs	r1, #36	@ 0x24
 8007a04:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	681a      	ldr	r2, [r3, #0]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	2101      	movs	r1, #1
 8007a12:	438a      	bics	r2, r1
 8007a14:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	685a      	ldr	r2, [r3, #4]
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	493b      	ldr	r1, [pc, #236]	@ (8007b0c <HAL_I2C_Init+0x13c>)
 8007a20:	400a      	ands	r2, r1
 8007a22:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	689a      	ldr	r2, [r3, #8]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	4938      	ldr	r1, [pc, #224]	@ (8007b10 <HAL_I2C_Init+0x140>)
 8007a30:	400a      	ands	r2, r1
 8007a32:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	68db      	ldr	r3, [r3, #12]
 8007a38:	2b01      	cmp	r3, #1
 8007a3a:	d108      	bne.n	8007a4e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	689a      	ldr	r2, [r3, #8]
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	2180      	movs	r1, #128	@ 0x80
 8007a46:	0209      	lsls	r1, r1, #8
 8007a48:	430a      	orrs	r2, r1
 8007a4a:	609a      	str	r2, [r3, #8]
 8007a4c:	e007      	b.n	8007a5e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	689a      	ldr	r2, [r3, #8]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	2184      	movs	r1, #132	@ 0x84
 8007a58:	0209      	lsls	r1, r1, #8
 8007a5a:	430a      	orrs	r2, r1
 8007a5c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	68db      	ldr	r3, [r3, #12]
 8007a62:	2b02      	cmp	r3, #2
 8007a64:	d109      	bne.n	8007a7a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	685a      	ldr	r2, [r3, #4]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	2180      	movs	r1, #128	@ 0x80
 8007a72:	0109      	lsls	r1, r1, #4
 8007a74:	430a      	orrs	r2, r1
 8007a76:	605a      	str	r2, [r3, #4]
 8007a78:	e007      	b.n	8007a8a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	685a      	ldr	r2, [r3, #4]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	4923      	ldr	r1, [pc, #140]	@ (8007b14 <HAL_I2C_Init+0x144>)
 8007a86:	400a      	ands	r2, r1
 8007a88:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	685a      	ldr	r2, [r3, #4]
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4920      	ldr	r1, [pc, #128]	@ (8007b18 <HAL_I2C_Init+0x148>)
 8007a96:	430a      	orrs	r2, r1
 8007a98:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	68da      	ldr	r2, [r3, #12]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	491a      	ldr	r1, [pc, #104]	@ (8007b10 <HAL_I2C_Init+0x140>)
 8007aa6:	400a      	ands	r2, r1
 8007aa8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	691a      	ldr	r2, [r3, #16]
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	695b      	ldr	r3, [r3, #20]
 8007ab2:	431a      	orrs	r2, r3
 8007ab4:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	699b      	ldr	r3, [r3, #24]
 8007aba:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	430a      	orrs	r2, r1
 8007ac2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	69d9      	ldr	r1, [r3, #28]
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6a1a      	ldr	r2, [r3, #32]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	430a      	orrs	r2, r1
 8007ad2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	681a      	ldr	r2, [r3, #0]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	2101      	movs	r1, #1
 8007ae0:	430a      	orrs	r2, r1
 8007ae2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2241      	movs	r2, #65	@ 0x41
 8007aee:	2120      	movs	r1, #32
 8007af0:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2200      	movs	r2, #0
 8007af6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2242      	movs	r2, #66	@ 0x42
 8007afc:	2100      	movs	r1, #0
 8007afe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007b00:	2300      	movs	r3, #0
}
 8007b02:	0018      	movs	r0, r3
 8007b04:	46bd      	mov	sp, r7
 8007b06:	b002      	add	sp, #8
 8007b08:	bd80      	pop	{r7, pc}
 8007b0a:	46c0      	nop			@ (mov r8, r8)
 8007b0c:	f0ffffff 	.word	0xf0ffffff
 8007b10:	ffff7fff 	.word	0xffff7fff
 8007b14:	fffff7ff 	.word	0xfffff7ff
 8007b18:	02008000 	.word	0x02008000

08007b1c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b1c:	b590      	push	{r4, r7, lr}
 8007b1e:	b089      	sub	sp, #36	@ 0x24
 8007b20:	af02      	add	r7, sp, #8
 8007b22:	60f8      	str	r0, [r7, #12]
 8007b24:	000c      	movs	r4, r1
 8007b26:	0010      	movs	r0, r2
 8007b28:	0019      	movs	r1, r3
 8007b2a:	230a      	movs	r3, #10
 8007b2c:	18fb      	adds	r3, r7, r3
 8007b2e:	1c22      	adds	r2, r4, #0
 8007b30:	801a      	strh	r2, [r3, #0]
 8007b32:	2308      	movs	r3, #8
 8007b34:	18fb      	adds	r3, r7, r3
 8007b36:	1c02      	adds	r2, r0, #0
 8007b38:	801a      	strh	r2, [r3, #0]
 8007b3a:	1dbb      	adds	r3, r7, #6
 8007b3c:	1c0a      	adds	r2, r1, #0
 8007b3e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2241      	movs	r2, #65	@ 0x41
 8007b44:	5c9b      	ldrb	r3, [r3, r2]
 8007b46:	b2db      	uxtb	r3, r3
 8007b48:	2b20      	cmp	r3, #32
 8007b4a:	d000      	beq.n	8007b4e <HAL_I2C_Mem_Write+0x32>
 8007b4c:	e10c      	b.n	8007d68 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d004      	beq.n	8007b5e <HAL_I2C_Mem_Write+0x42>
 8007b54:	232c      	movs	r3, #44	@ 0x2c
 8007b56:	18fb      	adds	r3, r7, r3
 8007b58:	881b      	ldrh	r3, [r3, #0]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d105      	bne.n	8007b6a <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	2280      	movs	r2, #128	@ 0x80
 8007b62:	0092      	lsls	r2, r2, #2
 8007b64:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007b66:	2301      	movs	r3, #1
 8007b68:	e0ff      	b.n	8007d6a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	2240      	movs	r2, #64	@ 0x40
 8007b6e:	5c9b      	ldrb	r3, [r3, r2]
 8007b70:	2b01      	cmp	r3, #1
 8007b72:	d101      	bne.n	8007b78 <HAL_I2C_Mem_Write+0x5c>
 8007b74:	2302      	movs	r3, #2
 8007b76:	e0f8      	b.n	8007d6a <HAL_I2C_Mem_Write+0x24e>
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	2240      	movs	r2, #64	@ 0x40
 8007b7c:	2101      	movs	r1, #1
 8007b7e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007b80:	f7ff fca8 	bl	80074d4 <HAL_GetTick>
 8007b84:	0003      	movs	r3, r0
 8007b86:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007b88:	2380      	movs	r3, #128	@ 0x80
 8007b8a:	0219      	lsls	r1, r3, #8
 8007b8c:	68f8      	ldr	r0, [r7, #12]
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	9300      	str	r3, [sp, #0]
 8007b92:	2319      	movs	r3, #25
 8007b94:	2201      	movs	r2, #1
 8007b96:	f000 fb0b 	bl	80081b0 <I2C_WaitOnFlagUntilTimeout>
 8007b9a:	1e03      	subs	r3, r0, #0
 8007b9c:	d001      	beq.n	8007ba2 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	e0e3      	b.n	8007d6a <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	2241      	movs	r2, #65	@ 0x41
 8007ba6:	2121      	movs	r1, #33	@ 0x21
 8007ba8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	2242      	movs	r2, #66	@ 0x42
 8007bae:	2140      	movs	r1, #64	@ 0x40
 8007bb0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007bbc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	222c      	movs	r2, #44	@ 0x2c
 8007bc2:	18ba      	adds	r2, r7, r2
 8007bc4:	8812      	ldrh	r2, [r2, #0]
 8007bc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	2200      	movs	r2, #0
 8007bcc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007bce:	1dbb      	adds	r3, r7, #6
 8007bd0:	881c      	ldrh	r4, [r3, #0]
 8007bd2:	2308      	movs	r3, #8
 8007bd4:	18fb      	adds	r3, r7, r3
 8007bd6:	881a      	ldrh	r2, [r3, #0]
 8007bd8:	230a      	movs	r3, #10
 8007bda:	18fb      	adds	r3, r7, r3
 8007bdc:	8819      	ldrh	r1, [r3, #0]
 8007bde:	68f8      	ldr	r0, [r7, #12]
 8007be0:	697b      	ldr	r3, [r7, #20]
 8007be2:	9301      	str	r3, [sp, #4]
 8007be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be6:	9300      	str	r3, [sp, #0]
 8007be8:	0023      	movs	r3, r4
 8007bea:	f000 f9f9 	bl	8007fe0 <I2C_RequestMemoryWrite>
 8007bee:	1e03      	subs	r3, r0, #0
 8007bf0:	d005      	beq.n	8007bfe <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2240      	movs	r2, #64	@ 0x40
 8007bf6:	2100      	movs	r1, #0
 8007bf8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	e0b5      	b.n	8007d6a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c02:	b29b      	uxth	r3, r3
 8007c04:	2bff      	cmp	r3, #255	@ 0xff
 8007c06:	d911      	bls.n	8007c2c <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	22ff      	movs	r2, #255	@ 0xff
 8007c0c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c12:	b2da      	uxtb	r2, r3
 8007c14:	2380      	movs	r3, #128	@ 0x80
 8007c16:	045c      	lsls	r4, r3, #17
 8007c18:	230a      	movs	r3, #10
 8007c1a:	18fb      	adds	r3, r7, r3
 8007c1c:	8819      	ldrh	r1, [r3, #0]
 8007c1e:	68f8      	ldr	r0, [r7, #12]
 8007c20:	2300      	movs	r3, #0
 8007c22:	9300      	str	r3, [sp, #0]
 8007c24:	0023      	movs	r3, r4
 8007c26:	f000 fc9d 	bl	8008564 <I2C_TransferConfig>
 8007c2a:	e012      	b.n	8007c52 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c30:	b29a      	uxth	r2, r3
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c3a:	b2da      	uxtb	r2, r3
 8007c3c:	2380      	movs	r3, #128	@ 0x80
 8007c3e:	049c      	lsls	r4, r3, #18
 8007c40:	230a      	movs	r3, #10
 8007c42:	18fb      	adds	r3, r7, r3
 8007c44:	8819      	ldrh	r1, [r3, #0]
 8007c46:	68f8      	ldr	r0, [r7, #12]
 8007c48:	2300      	movs	r3, #0
 8007c4a:	9300      	str	r3, [sp, #0]
 8007c4c:	0023      	movs	r3, r4
 8007c4e:	f000 fc89 	bl	8008564 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007c52:	697a      	ldr	r2, [r7, #20]
 8007c54:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	0018      	movs	r0, r3
 8007c5a:	f000 fb01 	bl	8008260 <I2C_WaitOnTXISFlagUntilTimeout>
 8007c5e:	1e03      	subs	r3, r0, #0
 8007c60:	d001      	beq.n	8007c66 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8007c62:	2301      	movs	r3, #1
 8007c64:	e081      	b.n	8007d6a <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c6a:	781a      	ldrb	r2, [r3, #0]
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c76:	1c5a      	adds	r2, r3, #1
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c80:	b29b      	uxth	r3, r3
 8007c82:	3b01      	subs	r3, #1
 8007c84:	b29a      	uxth	r2, r3
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c8e:	3b01      	subs	r3, #1
 8007c90:	b29a      	uxth	r2, r3
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c9a:	b29b      	uxth	r3, r3
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d03a      	beq.n	8007d16 <HAL_I2C_Mem_Write+0x1fa>
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d136      	bne.n	8007d16 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007ca8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007caa:	68f8      	ldr	r0, [r7, #12]
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	9300      	str	r3, [sp, #0]
 8007cb0:	0013      	movs	r3, r2
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	2180      	movs	r1, #128	@ 0x80
 8007cb6:	f000 fa7b 	bl	80081b0 <I2C_WaitOnFlagUntilTimeout>
 8007cba:	1e03      	subs	r3, r0, #0
 8007cbc:	d001      	beq.n	8007cc2 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	e053      	b.n	8007d6a <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cc6:	b29b      	uxth	r3, r3
 8007cc8:	2bff      	cmp	r3, #255	@ 0xff
 8007cca:	d911      	bls.n	8007cf0 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	22ff      	movs	r2, #255	@ 0xff
 8007cd0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cd6:	b2da      	uxtb	r2, r3
 8007cd8:	2380      	movs	r3, #128	@ 0x80
 8007cda:	045c      	lsls	r4, r3, #17
 8007cdc:	230a      	movs	r3, #10
 8007cde:	18fb      	adds	r3, r7, r3
 8007ce0:	8819      	ldrh	r1, [r3, #0]
 8007ce2:	68f8      	ldr	r0, [r7, #12]
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	9300      	str	r3, [sp, #0]
 8007ce8:	0023      	movs	r3, r4
 8007cea:	f000 fc3b 	bl	8008564 <I2C_TransferConfig>
 8007cee:	e012      	b.n	8007d16 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cf4:	b29a      	uxth	r2, r3
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cfe:	b2da      	uxtb	r2, r3
 8007d00:	2380      	movs	r3, #128	@ 0x80
 8007d02:	049c      	lsls	r4, r3, #18
 8007d04:	230a      	movs	r3, #10
 8007d06:	18fb      	adds	r3, r7, r3
 8007d08:	8819      	ldrh	r1, [r3, #0]
 8007d0a:	68f8      	ldr	r0, [r7, #12]
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	9300      	str	r3, [sp, #0]
 8007d10:	0023      	movs	r3, r4
 8007d12:	f000 fc27 	bl	8008564 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d1a:	b29b      	uxth	r3, r3
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d198      	bne.n	8007c52 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d20:	697a      	ldr	r2, [r7, #20]
 8007d22:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	0018      	movs	r0, r3
 8007d28:	f000 fae0 	bl	80082ec <I2C_WaitOnSTOPFlagUntilTimeout>
 8007d2c:	1e03      	subs	r3, r0, #0
 8007d2e:	d001      	beq.n	8007d34 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8007d30:	2301      	movs	r3, #1
 8007d32:	e01a      	b.n	8007d6a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	2220      	movs	r2, #32
 8007d3a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	685a      	ldr	r2, [r3, #4]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	490b      	ldr	r1, [pc, #44]	@ (8007d74 <HAL_I2C_Mem_Write+0x258>)
 8007d48:	400a      	ands	r2, r1
 8007d4a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	2241      	movs	r2, #65	@ 0x41
 8007d50:	2120      	movs	r1, #32
 8007d52:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2242      	movs	r2, #66	@ 0x42
 8007d58:	2100      	movs	r1, #0
 8007d5a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2240      	movs	r2, #64	@ 0x40
 8007d60:	2100      	movs	r1, #0
 8007d62:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007d64:	2300      	movs	r3, #0
 8007d66:	e000      	b.n	8007d6a <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8007d68:	2302      	movs	r3, #2
  }
}
 8007d6a:	0018      	movs	r0, r3
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	b007      	add	sp, #28
 8007d70:	bd90      	pop	{r4, r7, pc}
 8007d72:	46c0      	nop			@ (mov r8, r8)
 8007d74:	fe00e800 	.word	0xfe00e800

08007d78 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d78:	b590      	push	{r4, r7, lr}
 8007d7a:	b089      	sub	sp, #36	@ 0x24
 8007d7c:	af02      	add	r7, sp, #8
 8007d7e:	60f8      	str	r0, [r7, #12]
 8007d80:	000c      	movs	r4, r1
 8007d82:	0010      	movs	r0, r2
 8007d84:	0019      	movs	r1, r3
 8007d86:	230a      	movs	r3, #10
 8007d88:	18fb      	adds	r3, r7, r3
 8007d8a:	1c22      	adds	r2, r4, #0
 8007d8c:	801a      	strh	r2, [r3, #0]
 8007d8e:	2308      	movs	r3, #8
 8007d90:	18fb      	adds	r3, r7, r3
 8007d92:	1c02      	adds	r2, r0, #0
 8007d94:	801a      	strh	r2, [r3, #0]
 8007d96:	1dbb      	adds	r3, r7, #6
 8007d98:	1c0a      	adds	r2, r1, #0
 8007d9a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2241      	movs	r2, #65	@ 0x41
 8007da0:	5c9b      	ldrb	r3, [r3, r2]
 8007da2:	b2db      	uxtb	r3, r3
 8007da4:	2b20      	cmp	r3, #32
 8007da6:	d000      	beq.n	8007daa <HAL_I2C_Mem_Read+0x32>
 8007da8:	e110      	b.n	8007fcc <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8007daa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d004      	beq.n	8007dba <HAL_I2C_Mem_Read+0x42>
 8007db0:	232c      	movs	r3, #44	@ 0x2c
 8007db2:	18fb      	adds	r3, r7, r3
 8007db4:	881b      	ldrh	r3, [r3, #0]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d105      	bne.n	8007dc6 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	2280      	movs	r2, #128	@ 0x80
 8007dbe:	0092      	lsls	r2, r2, #2
 8007dc0:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	e103      	b.n	8007fce <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	2240      	movs	r2, #64	@ 0x40
 8007dca:	5c9b      	ldrb	r3, [r3, r2]
 8007dcc:	2b01      	cmp	r3, #1
 8007dce:	d101      	bne.n	8007dd4 <HAL_I2C_Mem_Read+0x5c>
 8007dd0:	2302      	movs	r3, #2
 8007dd2:	e0fc      	b.n	8007fce <HAL_I2C_Mem_Read+0x256>
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	2240      	movs	r2, #64	@ 0x40
 8007dd8:	2101      	movs	r1, #1
 8007dda:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007ddc:	f7ff fb7a 	bl	80074d4 <HAL_GetTick>
 8007de0:	0003      	movs	r3, r0
 8007de2:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007de4:	2380      	movs	r3, #128	@ 0x80
 8007de6:	0219      	lsls	r1, r3, #8
 8007de8:	68f8      	ldr	r0, [r7, #12]
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	9300      	str	r3, [sp, #0]
 8007dee:	2319      	movs	r3, #25
 8007df0:	2201      	movs	r2, #1
 8007df2:	f000 f9dd 	bl	80081b0 <I2C_WaitOnFlagUntilTimeout>
 8007df6:	1e03      	subs	r3, r0, #0
 8007df8:	d001      	beq.n	8007dfe <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	e0e7      	b.n	8007fce <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2241      	movs	r2, #65	@ 0x41
 8007e02:	2122      	movs	r1, #34	@ 0x22
 8007e04:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	2242      	movs	r2, #66	@ 0x42
 8007e0a:	2140      	movs	r1, #64	@ 0x40
 8007e0c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	2200      	movs	r2, #0
 8007e12:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e18:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	222c      	movs	r2, #44	@ 0x2c
 8007e1e:	18ba      	adds	r2, r7, r2
 8007e20:	8812      	ldrh	r2, [r2, #0]
 8007e22:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	2200      	movs	r2, #0
 8007e28:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007e2a:	1dbb      	adds	r3, r7, #6
 8007e2c:	881c      	ldrh	r4, [r3, #0]
 8007e2e:	2308      	movs	r3, #8
 8007e30:	18fb      	adds	r3, r7, r3
 8007e32:	881a      	ldrh	r2, [r3, #0]
 8007e34:	230a      	movs	r3, #10
 8007e36:	18fb      	adds	r3, r7, r3
 8007e38:	8819      	ldrh	r1, [r3, #0]
 8007e3a:	68f8      	ldr	r0, [r7, #12]
 8007e3c:	697b      	ldr	r3, [r7, #20]
 8007e3e:	9301      	str	r3, [sp, #4]
 8007e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e42:	9300      	str	r3, [sp, #0]
 8007e44:	0023      	movs	r3, r4
 8007e46:	f000 f92f 	bl	80080a8 <I2C_RequestMemoryRead>
 8007e4a:	1e03      	subs	r3, r0, #0
 8007e4c:	d005      	beq.n	8007e5a <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	2240      	movs	r2, #64	@ 0x40
 8007e52:	2100      	movs	r1, #0
 8007e54:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8007e56:	2301      	movs	r3, #1
 8007e58:	e0b9      	b.n	8007fce <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e5e:	b29b      	uxth	r3, r3
 8007e60:	2bff      	cmp	r3, #255	@ 0xff
 8007e62:	d911      	bls.n	8007e88 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	22ff      	movs	r2, #255	@ 0xff
 8007e68:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e6e:	b2da      	uxtb	r2, r3
 8007e70:	2380      	movs	r3, #128	@ 0x80
 8007e72:	045c      	lsls	r4, r3, #17
 8007e74:	230a      	movs	r3, #10
 8007e76:	18fb      	adds	r3, r7, r3
 8007e78:	8819      	ldrh	r1, [r3, #0]
 8007e7a:	68f8      	ldr	r0, [r7, #12]
 8007e7c:	4b56      	ldr	r3, [pc, #344]	@ (8007fd8 <HAL_I2C_Mem_Read+0x260>)
 8007e7e:	9300      	str	r3, [sp, #0]
 8007e80:	0023      	movs	r3, r4
 8007e82:	f000 fb6f 	bl	8008564 <I2C_TransferConfig>
 8007e86:	e012      	b.n	8007eae <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e8c:	b29a      	uxth	r2, r3
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e96:	b2da      	uxtb	r2, r3
 8007e98:	2380      	movs	r3, #128	@ 0x80
 8007e9a:	049c      	lsls	r4, r3, #18
 8007e9c:	230a      	movs	r3, #10
 8007e9e:	18fb      	adds	r3, r7, r3
 8007ea0:	8819      	ldrh	r1, [r3, #0]
 8007ea2:	68f8      	ldr	r0, [r7, #12]
 8007ea4:	4b4c      	ldr	r3, [pc, #304]	@ (8007fd8 <HAL_I2C_Mem_Read+0x260>)
 8007ea6:	9300      	str	r3, [sp, #0]
 8007ea8:	0023      	movs	r3, r4
 8007eaa:	f000 fb5b 	bl	8008564 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007eae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007eb0:	68f8      	ldr	r0, [r7, #12]
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	9300      	str	r3, [sp, #0]
 8007eb6:	0013      	movs	r3, r2
 8007eb8:	2200      	movs	r2, #0
 8007eba:	2104      	movs	r1, #4
 8007ebc:	f000 f978 	bl	80081b0 <I2C_WaitOnFlagUntilTimeout>
 8007ec0:	1e03      	subs	r3, r0, #0
 8007ec2:	d001      	beq.n	8007ec8 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	e082      	b.n	8007fce <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ed2:	b2d2      	uxtb	r2, r2
 8007ed4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eda:	1c5a      	adds	r2, r3, #1
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ee4:	3b01      	subs	r3, #1
 8007ee6:	b29a      	uxth	r2, r3
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ef0:	b29b      	uxth	r3, r3
 8007ef2:	3b01      	subs	r3, #1
 8007ef4:	b29a      	uxth	r2, r3
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007efe:	b29b      	uxth	r3, r3
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d03a      	beq.n	8007f7a <HAL_I2C_Mem_Read+0x202>
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d136      	bne.n	8007f7a <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007f0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f0e:	68f8      	ldr	r0, [r7, #12]
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	9300      	str	r3, [sp, #0]
 8007f14:	0013      	movs	r3, r2
 8007f16:	2200      	movs	r2, #0
 8007f18:	2180      	movs	r1, #128	@ 0x80
 8007f1a:	f000 f949 	bl	80081b0 <I2C_WaitOnFlagUntilTimeout>
 8007f1e:	1e03      	subs	r3, r0, #0
 8007f20:	d001      	beq.n	8007f26 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8007f22:	2301      	movs	r3, #1
 8007f24:	e053      	b.n	8007fce <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f2a:	b29b      	uxth	r3, r3
 8007f2c:	2bff      	cmp	r3, #255	@ 0xff
 8007f2e:	d911      	bls.n	8007f54 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	22ff      	movs	r2, #255	@ 0xff
 8007f34:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f3a:	b2da      	uxtb	r2, r3
 8007f3c:	2380      	movs	r3, #128	@ 0x80
 8007f3e:	045c      	lsls	r4, r3, #17
 8007f40:	230a      	movs	r3, #10
 8007f42:	18fb      	adds	r3, r7, r3
 8007f44:	8819      	ldrh	r1, [r3, #0]
 8007f46:	68f8      	ldr	r0, [r7, #12]
 8007f48:	2300      	movs	r3, #0
 8007f4a:	9300      	str	r3, [sp, #0]
 8007f4c:	0023      	movs	r3, r4
 8007f4e:	f000 fb09 	bl	8008564 <I2C_TransferConfig>
 8007f52:	e012      	b.n	8007f7a <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f58:	b29a      	uxth	r2, r3
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f62:	b2da      	uxtb	r2, r3
 8007f64:	2380      	movs	r3, #128	@ 0x80
 8007f66:	049c      	lsls	r4, r3, #18
 8007f68:	230a      	movs	r3, #10
 8007f6a:	18fb      	adds	r3, r7, r3
 8007f6c:	8819      	ldrh	r1, [r3, #0]
 8007f6e:	68f8      	ldr	r0, [r7, #12]
 8007f70:	2300      	movs	r3, #0
 8007f72:	9300      	str	r3, [sp, #0]
 8007f74:	0023      	movs	r3, r4
 8007f76:	f000 faf5 	bl	8008564 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f7e:	b29b      	uxth	r3, r3
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d194      	bne.n	8007eae <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007f84:	697a      	ldr	r2, [r7, #20]
 8007f86:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	0018      	movs	r0, r3
 8007f8c:	f000 f9ae 	bl	80082ec <I2C_WaitOnSTOPFlagUntilTimeout>
 8007f90:	1e03      	subs	r3, r0, #0
 8007f92:	d001      	beq.n	8007f98 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8007f94:	2301      	movs	r3, #1
 8007f96:	e01a      	b.n	8007fce <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	2220      	movs	r2, #32
 8007f9e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	685a      	ldr	r2, [r3, #4]
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	490c      	ldr	r1, [pc, #48]	@ (8007fdc <HAL_I2C_Mem_Read+0x264>)
 8007fac:	400a      	ands	r2, r1
 8007fae:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2241      	movs	r2, #65	@ 0x41
 8007fb4:	2120      	movs	r1, #32
 8007fb6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2242      	movs	r2, #66	@ 0x42
 8007fbc:	2100      	movs	r1, #0
 8007fbe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	2240      	movs	r2, #64	@ 0x40
 8007fc4:	2100      	movs	r1, #0
 8007fc6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007fc8:	2300      	movs	r3, #0
 8007fca:	e000      	b.n	8007fce <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8007fcc:	2302      	movs	r3, #2
  }
}
 8007fce:	0018      	movs	r0, r3
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	b007      	add	sp, #28
 8007fd4:	bd90      	pop	{r4, r7, pc}
 8007fd6:	46c0      	nop			@ (mov r8, r8)
 8007fd8:	80002400 	.word	0x80002400
 8007fdc:	fe00e800 	.word	0xfe00e800

08007fe0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007fe0:	b5b0      	push	{r4, r5, r7, lr}
 8007fe2:	b086      	sub	sp, #24
 8007fe4:	af02      	add	r7, sp, #8
 8007fe6:	60f8      	str	r0, [r7, #12]
 8007fe8:	000c      	movs	r4, r1
 8007fea:	0010      	movs	r0, r2
 8007fec:	0019      	movs	r1, r3
 8007fee:	250a      	movs	r5, #10
 8007ff0:	197b      	adds	r3, r7, r5
 8007ff2:	1c22      	adds	r2, r4, #0
 8007ff4:	801a      	strh	r2, [r3, #0]
 8007ff6:	2308      	movs	r3, #8
 8007ff8:	18fb      	adds	r3, r7, r3
 8007ffa:	1c02      	adds	r2, r0, #0
 8007ffc:	801a      	strh	r2, [r3, #0]
 8007ffe:	1dbb      	adds	r3, r7, #6
 8008000:	1c0a      	adds	r2, r1, #0
 8008002:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008004:	1dbb      	adds	r3, r7, #6
 8008006:	881b      	ldrh	r3, [r3, #0]
 8008008:	b2da      	uxtb	r2, r3
 800800a:	2380      	movs	r3, #128	@ 0x80
 800800c:	045c      	lsls	r4, r3, #17
 800800e:	197b      	adds	r3, r7, r5
 8008010:	8819      	ldrh	r1, [r3, #0]
 8008012:	68f8      	ldr	r0, [r7, #12]
 8008014:	4b23      	ldr	r3, [pc, #140]	@ (80080a4 <I2C_RequestMemoryWrite+0xc4>)
 8008016:	9300      	str	r3, [sp, #0]
 8008018:	0023      	movs	r3, r4
 800801a:	f000 faa3 	bl	8008564 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800801e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008020:	6a39      	ldr	r1, [r7, #32]
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	0018      	movs	r0, r3
 8008026:	f000 f91b 	bl	8008260 <I2C_WaitOnTXISFlagUntilTimeout>
 800802a:	1e03      	subs	r3, r0, #0
 800802c:	d001      	beq.n	8008032 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800802e:	2301      	movs	r3, #1
 8008030:	e033      	b.n	800809a <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008032:	1dbb      	adds	r3, r7, #6
 8008034:	881b      	ldrh	r3, [r3, #0]
 8008036:	2b01      	cmp	r3, #1
 8008038:	d107      	bne.n	800804a <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800803a:	2308      	movs	r3, #8
 800803c:	18fb      	adds	r3, r7, r3
 800803e:	881b      	ldrh	r3, [r3, #0]
 8008040:	b2da      	uxtb	r2, r3
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	629a      	str	r2, [r3, #40]	@ 0x28
 8008048:	e019      	b.n	800807e <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800804a:	2308      	movs	r3, #8
 800804c:	18fb      	adds	r3, r7, r3
 800804e:	881b      	ldrh	r3, [r3, #0]
 8008050:	0a1b      	lsrs	r3, r3, #8
 8008052:	b29b      	uxth	r3, r3
 8008054:	b2da      	uxtb	r2, r3
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800805c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800805e:	6a39      	ldr	r1, [r7, #32]
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	0018      	movs	r0, r3
 8008064:	f000 f8fc 	bl	8008260 <I2C_WaitOnTXISFlagUntilTimeout>
 8008068:	1e03      	subs	r3, r0, #0
 800806a:	d001      	beq.n	8008070 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 800806c:	2301      	movs	r3, #1
 800806e:	e014      	b.n	800809a <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008070:	2308      	movs	r3, #8
 8008072:	18fb      	adds	r3, r7, r3
 8008074:	881b      	ldrh	r3, [r3, #0]
 8008076:	b2da      	uxtb	r2, r3
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800807e:	6a3a      	ldr	r2, [r7, #32]
 8008080:	68f8      	ldr	r0, [r7, #12]
 8008082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008084:	9300      	str	r3, [sp, #0]
 8008086:	0013      	movs	r3, r2
 8008088:	2200      	movs	r2, #0
 800808a:	2180      	movs	r1, #128	@ 0x80
 800808c:	f000 f890 	bl	80081b0 <I2C_WaitOnFlagUntilTimeout>
 8008090:	1e03      	subs	r3, r0, #0
 8008092:	d001      	beq.n	8008098 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8008094:	2301      	movs	r3, #1
 8008096:	e000      	b.n	800809a <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8008098:	2300      	movs	r3, #0
}
 800809a:	0018      	movs	r0, r3
 800809c:	46bd      	mov	sp, r7
 800809e:	b004      	add	sp, #16
 80080a0:	bdb0      	pop	{r4, r5, r7, pc}
 80080a2:	46c0      	nop			@ (mov r8, r8)
 80080a4:	80002000 	.word	0x80002000

080080a8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80080a8:	b5b0      	push	{r4, r5, r7, lr}
 80080aa:	b086      	sub	sp, #24
 80080ac:	af02      	add	r7, sp, #8
 80080ae:	60f8      	str	r0, [r7, #12]
 80080b0:	000c      	movs	r4, r1
 80080b2:	0010      	movs	r0, r2
 80080b4:	0019      	movs	r1, r3
 80080b6:	250a      	movs	r5, #10
 80080b8:	197b      	adds	r3, r7, r5
 80080ba:	1c22      	adds	r2, r4, #0
 80080bc:	801a      	strh	r2, [r3, #0]
 80080be:	2308      	movs	r3, #8
 80080c0:	18fb      	adds	r3, r7, r3
 80080c2:	1c02      	adds	r2, r0, #0
 80080c4:	801a      	strh	r2, [r3, #0]
 80080c6:	1dbb      	adds	r3, r7, #6
 80080c8:	1c0a      	adds	r2, r1, #0
 80080ca:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80080cc:	1dbb      	adds	r3, r7, #6
 80080ce:	881b      	ldrh	r3, [r3, #0]
 80080d0:	b2da      	uxtb	r2, r3
 80080d2:	197b      	adds	r3, r7, r5
 80080d4:	8819      	ldrh	r1, [r3, #0]
 80080d6:	68f8      	ldr	r0, [r7, #12]
 80080d8:	4b23      	ldr	r3, [pc, #140]	@ (8008168 <I2C_RequestMemoryRead+0xc0>)
 80080da:	9300      	str	r3, [sp, #0]
 80080dc:	2300      	movs	r3, #0
 80080de:	f000 fa41 	bl	8008564 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80080e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080e4:	6a39      	ldr	r1, [r7, #32]
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	0018      	movs	r0, r3
 80080ea:	f000 f8b9 	bl	8008260 <I2C_WaitOnTXISFlagUntilTimeout>
 80080ee:	1e03      	subs	r3, r0, #0
 80080f0:	d001      	beq.n	80080f6 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80080f2:	2301      	movs	r3, #1
 80080f4:	e033      	b.n	800815e <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80080f6:	1dbb      	adds	r3, r7, #6
 80080f8:	881b      	ldrh	r3, [r3, #0]
 80080fa:	2b01      	cmp	r3, #1
 80080fc:	d107      	bne.n	800810e <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80080fe:	2308      	movs	r3, #8
 8008100:	18fb      	adds	r3, r7, r3
 8008102:	881b      	ldrh	r3, [r3, #0]
 8008104:	b2da      	uxtb	r2, r3
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	629a      	str	r2, [r3, #40]	@ 0x28
 800810c:	e019      	b.n	8008142 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800810e:	2308      	movs	r3, #8
 8008110:	18fb      	adds	r3, r7, r3
 8008112:	881b      	ldrh	r3, [r3, #0]
 8008114:	0a1b      	lsrs	r3, r3, #8
 8008116:	b29b      	uxth	r3, r3
 8008118:	b2da      	uxtb	r2, r3
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008120:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008122:	6a39      	ldr	r1, [r7, #32]
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	0018      	movs	r0, r3
 8008128:	f000 f89a 	bl	8008260 <I2C_WaitOnTXISFlagUntilTimeout>
 800812c:	1e03      	subs	r3, r0, #0
 800812e:	d001      	beq.n	8008134 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8008130:	2301      	movs	r3, #1
 8008132:	e014      	b.n	800815e <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008134:	2308      	movs	r3, #8
 8008136:	18fb      	adds	r3, r7, r3
 8008138:	881b      	ldrh	r3, [r3, #0]
 800813a:	b2da      	uxtb	r2, r3
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8008142:	6a3a      	ldr	r2, [r7, #32]
 8008144:	68f8      	ldr	r0, [r7, #12]
 8008146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008148:	9300      	str	r3, [sp, #0]
 800814a:	0013      	movs	r3, r2
 800814c:	2200      	movs	r2, #0
 800814e:	2140      	movs	r1, #64	@ 0x40
 8008150:	f000 f82e 	bl	80081b0 <I2C_WaitOnFlagUntilTimeout>
 8008154:	1e03      	subs	r3, r0, #0
 8008156:	d001      	beq.n	800815c <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8008158:	2301      	movs	r3, #1
 800815a:	e000      	b.n	800815e <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 800815c:	2300      	movs	r3, #0
}
 800815e:	0018      	movs	r0, r3
 8008160:	46bd      	mov	sp, r7
 8008162:	b004      	add	sp, #16
 8008164:	bdb0      	pop	{r4, r5, r7, pc}
 8008166:	46c0      	nop			@ (mov r8, r8)
 8008168:	80002000 	.word	0x80002000

0800816c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b082      	sub	sp, #8
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	699b      	ldr	r3, [r3, #24]
 800817a:	2202      	movs	r2, #2
 800817c:	4013      	ands	r3, r2
 800817e:	2b02      	cmp	r3, #2
 8008180:	d103      	bne.n	800818a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	2200      	movs	r2, #0
 8008188:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	699b      	ldr	r3, [r3, #24]
 8008190:	2201      	movs	r2, #1
 8008192:	4013      	ands	r3, r2
 8008194:	2b01      	cmp	r3, #1
 8008196:	d007      	beq.n	80081a8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	699a      	ldr	r2, [r3, #24]
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	2101      	movs	r1, #1
 80081a4:	430a      	orrs	r2, r1
 80081a6:	619a      	str	r2, [r3, #24]
  }
}
 80081a8:	46c0      	nop			@ (mov r8, r8)
 80081aa:	46bd      	mov	sp, r7
 80081ac:	b002      	add	sp, #8
 80081ae:	bd80      	pop	{r7, pc}

080081b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b084      	sub	sp, #16
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	60f8      	str	r0, [r7, #12]
 80081b8:	60b9      	str	r1, [r7, #8]
 80081ba:	603b      	str	r3, [r7, #0]
 80081bc:	1dfb      	adds	r3, r7, #7
 80081be:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80081c0:	e03a      	b.n	8008238 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80081c2:	69ba      	ldr	r2, [r7, #24]
 80081c4:	6839      	ldr	r1, [r7, #0]
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	0018      	movs	r0, r3
 80081ca:	f000 f8d3 	bl	8008374 <I2C_IsErrorOccurred>
 80081ce:	1e03      	subs	r3, r0, #0
 80081d0:	d001      	beq.n	80081d6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80081d2:	2301      	movs	r3, #1
 80081d4:	e040      	b.n	8008258 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	3301      	adds	r3, #1
 80081da:	d02d      	beq.n	8008238 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80081dc:	f7ff f97a 	bl	80074d4 <HAL_GetTick>
 80081e0:	0002      	movs	r2, r0
 80081e2:	69bb      	ldr	r3, [r7, #24]
 80081e4:	1ad3      	subs	r3, r2, r3
 80081e6:	683a      	ldr	r2, [r7, #0]
 80081e8:	429a      	cmp	r2, r3
 80081ea:	d302      	bcc.n	80081f2 <I2C_WaitOnFlagUntilTimeout+0x42>
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d122      	bne.n	8008238 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	699b      	ldr	r3, [r3, #24]
 80081f8:	68ba      	ldr	r2, [r7, #8]
 80081fa:	4013      	ands	r3, r2
 80081fc:	68ba      	ldr	r2, [r7, #8]
 80081fe:	1ad3      	subs	r3, r2, r3
 8008200:	425a      	negs	r2, r3
 8008202:	4153      	adcs	r3, r2
 8008204:	b2db      	uxtb	r3, r3
 8008206:	001a      	movs	r2, r3
 8008208:	1dfb      	adds	r3, r7, #7
 800820a:	781b      	ldrb	r3, [r3, #0]
 800820c:	429a      	cmp	r2, r3
 800820e:	d113      	bne.n	8008238 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008214:	2220      	movs	r2, #32
 8008216:	431a      	orrs	r2, r3
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	2241      	movs	r2, #65	@ 0x41
 8008220:	2120      	movs	r1, #32
 8008222:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	2242      	movs	r2, #66	@ 0x42
 8008228:	2100      	movs	r1, #0
 800822a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2240      	movs	r2, #64	@ 0x40
 8008230:	2100      	movs	r1, #0
 8008232:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8008234:	2301      	movs	r3, #1
 8008236:	e00f      	b.n	8008258 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	699b      	ldr	r3, [r3, #24]
 800823e:	68ba      	ldr	r2, [r7, #8]
 8008240:	4013      	ands	r3, r2
 8008242:	68ba      	ldr	r2, [r7, #8]
 8008244:	1ad3      	subs	r3, r2, r3
 8008246:	425a      	negs	r2, r3
 8008248:	4153      	adcs	r3, r2
 800824a:	b2db      	uxtb	r3, r3
 800824c:	001a      	movs	r2, r3
 800824e:	1dfb      	adds	r3, r7, #7
 8008250:	781b      	ldrb	r3, [r3, #0]
 8008252:	429a      	cmp	r2, r3
 8008254:	d0b5      	beq.n	80081c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008256:	2300      	movs	r3, #0
}
 8008258:	0018      	movs	r0, r3
 800825a:	46bd      	mov	sp, r7
 800825c:	b004      	add	sp, #16
 800825e:	bd80      	pop	{r7, pc}

08008260 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b084      	sub	sp, #16
 8008264:	af00      	add	r7, sp, #0
 8008266:	60f8      	str	r0, [r7, #12]
 8008268:	60b9      	str	r1, [r7, #8]
 800826a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800826c:	e032      	b.n	80082d4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800826e:	687a      	ldr	r2, [r7, #4]
 8008270:	68b9      	ldr	r1, [r7, #8]
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	0018      	movs	r0, r3
 8008276:	f000 f87d 	bl	8008374 <I2C_IsErrorOccurred>
 800827a:	1e03      	subs	r3, r0, #0
 800827c:	d001      	beq.n	8008282 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800827e:	2301      	movs	r3, #1
 8008280:	e030      	b.n	80082e4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	3301      	adds	r3, #1
 8008286:	d025      	beq.n	80082d4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008288:	f7ff f924 	bl	80074d4 <HAL_GetTick>
 800828c:	0002      	movs	r2, r0
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	1ad3      	subs	r3, r2, r3
 8008292:	68ba      	ldr	r2, [r7, #8]
 8008294:	429a      	cmp	r2, r3
 8008296:	d302      	bcc.n	800829e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d11a      	bne.n	80082d4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	699b      	ldr	r3, [r3, #24]
 80082a4:	2202      	movs	r2, #2
 80082a6:	4013      	ands	r3, r2
 80082a8:	2b02      	cmp	r3, #2
 80082aa:	d013      	beq.n	80082d4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082b0:	2220      	movs	r2, #32
 80082b2:	431a      	orrs	r2, r3
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	2241      	movs	r2, #65	@ 0x41
 80082bc:	2120      	movs	r1, #32
 80082be:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	2242      	movs	r2, #66	@ 0x42
 80082c4:	2100      	movs	r1, #0
 80082c6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	2240      	movs	r2, #64	@ 0x40
 80082cc:	2100      	movs	r1, #0
 80082ce:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80082d0:	2301      	movs	r3, #1
 80082d2:	e007      	b.n	80082e4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	699b      	ldr	r3, [r3, #24]
 80082da:	2202      	movs	r2, #2
 80082dc:	4013      	ands	r3, r2
 80082de:	2b02      	cmp	r3, #2
 80082e0:	d1c5      	bne.n	800826e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80082e2:	2300      	movs	r3, #0
}
 80082e4:	0018      	movs	r0, r3
 80082e6:	46bd      	mov	sp, r7
 80082e8:	b004      	add	sp, #16
 80082ea:	bd80      	pop	{r7, pc}

080082ec <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b084      	sub	sp, #16
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	60f8      	str	r0, [r7, #12]
 80082f4:	60b9      	str	r1, [r7, #8]
 80082f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80082f8:	e02f      	b.n	800835a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80082fa:	687a      	ldr	r2, [r7, #4]
 80082fc:	68b9      	ldr	r1, [r7, #8]
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	0018      	movs	r0, r3
 8008302:	f000 f837 	bl	8008374 <I2C_IsErrorOccurred>
 8008306:	1e03      	subs	r3, r0, #0
 8008308:	d001      	beq.n	800830e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800830a:	2301      	movs	r3, #1
 800830c:	e02d      	b.n	800836a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800830e:	f7ff f8e1 	bl	80074d4 <HAL_GetTick>
 8008312:	0002      	movs	r2, r0
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	1ad3      	subs	r3, r2, r3
 8008318:	68ba      	ldr	r2, [r7, #8]
 800831a:	429a      	cmp	r2, r3
 800831c:	d302      	bcc.n	8008324 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800831e:	68bb      	ldr	r3, [r7, #8]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d11a      	bne.n	800835a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	699b      	ldr	r3, [r3, #24]
 800832a:	2220      	movs	r2, #32
 800832c:	4013      	ands	r3, r2
 800832e:	2b20      	cmp	r3, #32
 8008330:	d013      	beq.n	800835a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008336:	2220      	movs	r2, #32
 8008338:	431a      	orrs	r2, r3
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	2241      	movs	r2, #65	@ 0x41
 8008342:	2120      	movs	r1, #32
 8008344:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2242      	movs	r2, #66	@ 0x42
 800834a:	2100      	movs	r1, #0
 800834c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2240      	movs	r2, #64	@ 0x40
 8008352:	2100      	movs	r1, #0
 8008354:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8008356:	2301      	movs	r3, #1
 8008358:	e007      	b.n	800836a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	699b      	ldr	r3, [r3, #24]
 8008360:	2220      	movs	r2, #32
 8008362:	4013      	ands	r3, r2
 8008364:	2b20      	cmp	r3, #32
 8008366:	d1c8      	bne.n	80082fa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008368:	2300      	movs	r3, #0
}
 800836a:	0018      	movs	r0, r3
 800836c:	46bd      	mov	sp, r7
 800836e:	b004      	add	sp, #16
 8008370:	bd80      	pop	{r7, pc}
	...

08008374 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b08a      	sub	sp, #40	@ 0x28
 8008378:	af00      	add	r7, sp, #0
 800837a:	60f8      	str	r0, [r7, #12]
 800837c:	60b9      	str	r1, [r7, #8]
 800837e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008380:	2327      	movs	r3, #39	@ 0x27
 8008382:	18fb      	adds	r3, r7, r3
 8008384:	2200      	movs	r2, #0
 8008386:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	699b      	ldr	r3, [r3, #24]
 800838e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008390:	2300      	movs	r3, #0
 8008392:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8008398:	69bb      	ldr	r3, [r7, #24]
 800839a:	2210      	movs	r2, #16
 800839c:	4013      	ands	r3, r2
 800839e:	d100      	bne.n	80083a2 <I2C_IsErrorOccurred+0x2e>
 80083a0:	e079      	b.n	8008496 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	2210      	movs	r2, #16
 80083a8:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80083aa:	e057      	b.n	800845c <I2C_IsErrorOccurred+0xe8>
 80083ac:	2227      	movs	r2, #39	@ 0x27
 80083ae:	18bb      	adds	r3, r7, r2
 80083b0:	18ba      	adds	r2, r7, r2
 80083b2:	7812      	ldrb	r2, [r2, #0]
 80083b4:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80083b6:	68bb      	ldr	r3, [r7, #8]
 80083b8:	3301      	adds	r3, #1
 80083ba:	d04f      	beq.n	800845c <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80083bc:	f7ff f88a 	bl	80074d4 <HAL_GetTick>
 80083c0:	0002      	movs	r2, r0
 80083c2:	69fb      	ldr	r3, [r7, #28]
 80083c4:	1ad3      	subs	r3, r2, r3
 80083c6:	68ba      	ldr	r2, [r7, #8]
 80083c8:	429a      	cmp	r2, r3
 80083ca:	d302      	bcc.n	80083d2 <I2C_IsErrorOccurred+0x5e>
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d144      	bne.n	800845c <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	685a      	ldr	r2, [r3, #4]
 80083d8:	2380      	movs	r3, #128	@ 0x80
 80083da:	01db      	lsls	r3, r3, #7
 80083dc:	4013      	ands	r3, r2
 80083de:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80083e0:	2013      	movs	r0, #19
 80083e2:	183b      	adds	r3, r7, r0
 80083e4:	68fa      	ldr	r2, [r7, #12]
 80083e6:	2142      	movs	r1, #66	@ 0x42
 80083e8:	5c52      	ldrb	r2, [r2, r1]
 80083ea:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	699a      	ldr	r2, [r3, #24]
 80083f2:	2380      	movs	r3, #128	@ 0x80
 80083f4:	021b      	lsls	r3, r3, #8
 80083f6:	401a      	ands	r2, r3
 80083f8:	2380      	movs	r3, #128	@ 0x80
 80083fa:	021b      	lsls	r3, r3, #8
 80083fc:	429a      	cmp	r2, r3
 80083fe:	d126      	bne.n	800844e <I2C_IsErrorOccurred+0xda>
 8008400:	697a      	ldr	r2, [r7, #20]
 8008402:	2380      	movs	r3, #128	@ 0x80
 8008404:	01db      	lsls	r3, r3, #7
 8008406:	429a      	cmp	r2, r3
 8008408:	d021      	beq.n	800844e <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800840a:	183b      	adds	r3, r7, r0
 800840c:	781b      	ldrb	r3, [r3, #0]
 800840e:	2b20      	cmp	r3, #32
 8008410:	d01d      	beq.n	800844e <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	685a      	ldr	r2, [r3, #4]
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	2180      	movs	r1, #128	@ 0x80
 800841e:	01c9      	lsls	r1, r1, #7
 8008420:	430a      	orrs	r2, r1
 8008422:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8008424:	f7ff f856 	bl	80074d4 <HAL_GetTick>
 8008428:	0003      	movs	r3, r0
 800842a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800842c:	e00f      	b.n	800844e <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800842e:	f7ff f851 	bl	80074d4 <HAL_GetTick>
 8008432:	0002      	movs	r2, r0
 8008434:	69fb      	ldr	r3, [r7, #28]
 8008436:	1ad3      	subs	r3, r2, r3
 8008438:	2b19      	cmp	r3, #25
 800843a:	d908      	bls.n	800844e <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800843c:	6a3b      	ldr	r3, [r7, #32]
 800843e:	2220      	movs	r2, #32
 8008440:	4313      	orrs	r3, r2
 8008442:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8008444:	2327      	movs	r3, #39	@ 0x27
 8008446:	18fb      	adds	r3, r7, r3
 8008448:	2201      	movs	r2, #1
 800844a:	701a      	strb	r2, [r3, #0]

              break;
 800844c:	e006      	b.n	800845c <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	699b      	ldr	r3, [r3, #24]
 8008454:	2220      	movs	r2, #32
 8008456:	4013      	ands	r3, r2
 8008458:	2b20      	cmp	r3, #32
 800845a:	d1e8      	bne.n	800842e <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	699b      	ldr	r3, [r3, #24]
 8008462:	2220      	movs	r2, #32
 8008464:	4013      	ands	r3, r2
 8008466:	2b20      	cmp	r3, #32
 8008468:	d004      	beq.n	8008474 <I2C_IsErrorOccurred+0x100>
 800846a:	2327      	movs	r3, #39	@ 0x27
 800846c:	18fb      	adds	r3, r7, r3
 800846e:	781b      	ldrb	r3, [r3, #0]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d09b      	beq.n	80083ac <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008474:	2327      	movs	r3, #39	@ 0x27
 8008476:	18fb      	adds	r3, r7, r3
 8008478:	781b      	ldrb	r3, [r3, #0]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d103      	bne.n	8008486 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	2220      	movs	r2, #32
 8008484:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008486:	6a3b      	ldr	r3, [r7, #32]
 8008488:	2204      	movs	r2, #4
 800848a:	4313      	orrs	r3, r2
 800848c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800848e:	2327      	movs	r3, #39	@ 0x27
 8008490:	18fb      	adds	r3, r7, r3
 8008492:	2201      	movs	r2, #1
 8008494:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	699b      	ldr	r3, [r3, #24]
 800849c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800849e:	69ba      	ldr	r2, [r7, #24]
 80084a0:	2380      	movs	r3, #128	@ 0x80
 80084a2:	005b      	lsls	r3, r3, #1
 80084a4:	4013      	ands	r3, r2
 80084a6:	d00c      	beq.n	80084c2 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80084a8:	6a3b      	ldr	r3, [r7, #32]
 80084aa:	2201      	movs	r2, #1
 80084ac:	4313      	orrs	r3, r2
 80084ae:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	2280      	movs	r2, #128	@ 0x80
 80084b6:	0052      	lsls	r2, r2, #1
 80084b8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80084ba:	2327      	movs	r3, #39	@ 0x27
 80084bc:	18fb      	adds	r3, r7, r3
 80084be:	2201      	movs	r2, #1
 80084c0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80084c2:	69ba      	ldr	r2, [r7, #24]
 80084c4:	2380      	movs	r3, #128	@ 0x80
 80084c6:	00db      	lsls	r3, r3, #3
 80084c8:	4013      	ands	r3, r2
 80084ca:	d00c      	beq.n	80084e6 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80084cc:	6a3b      	ldr	r3, [r7, #32]
 80084ce:	2208      	movs	r2, #8
 80084d0:	4313      	orrs	r3, r2
 80084d2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	2280      	movs	r2, #128	@ 0x80
 80084da:	00d2      	lsls	r2, r2, #3
 80084dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80084de:	2327      	movs	r3, #39	@ 0x27
 80084e0:	18fb      	adds	r3, r7, r3
 80084e2:	2201      	movs	r2, #1
 80084e4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80084e6:	69ba      	ldr	r2, [r7, #24]
 80084e8:	2380      	movs	r3, #128	@ 0x80
 80084ea:	009b      	lsls	r3, r3, #2
 80084ec:	4013      	ands	r3, r2
 80084ee:	d00c      	beq.n	800850a <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80084f0:	6a3b      	ldr	r3, [r7, #32]
 80084f2:	2202      	movs	r2, #2
 80084f4:	4313      	orrs	r3, r2
 80084f6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	2280      	movs	r2, #128	@ 0x80
 80084fe:	0092      	lsls	r2, r2, #2
 8008500:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008502:	2327      	movs	r3, #39	@ 0x27
 8008504:	18fb      	adds	r3, r7, r3
 8008506:	2201      	movs	r2, #1
 8008508:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800850a:	2327      	movs	r3, #39	@ 0x27
 800850c:	18fb      	adds	r3, r7, r3
 800850e:	781b      	ldrb	r3, [r3, #0]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d01d      	beq.n	8008550 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	0018      	movs	r0, r3
 8008518:	f7ff fe28 	bl	800816c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	685a      	ldr	r2, [r3, #4]
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	490e      	ldr	r1, [pc, #56]	@ (8008560 <I2C_IsErrorOccurred+0x1ec>)
 8008528:	400a      	ands	r2, r1
 800852a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008530:	6a3b      	ldr	r3, [r7, #32]
 8008532:	431a      	orrs	r2, r3
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	2241      	movs	r2, #65	@ 0x41
 800853c:	2120      	movs	r1, #32
 800853e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	2242      	movs	r2, #66	@ 0x42
 8008544:	2100      	movs	r1, #0
 8008546:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	2240      	movs	r2, #64	@ 0x40
 800854c:	2100      	movs	r1, #0
 800854e:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8008550:	2327      	movs	r3, #39	@ 0x27
 8008552:	18fb      	adds	r3, r7, r3
 8008554:	781b      	ldrb	r3, [r3, #0]
}
 8008556:	0018      	movs	r0, r3
 8008558:	46bd      	mov	sp, r7
 800855a:	b00a      	add	sp, #40	@ 0x28
 800855c:	bd80      	pop	{r7, pc}
 800855e:	46c0      	nop			@ (mov r8, r8)
 8008560:	fe00e800 	.word	0xfe00e800

08008564 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008564:	b590      	push	{r4, r7, lr}
 8008566:	b087      	sub	sp, #28
 8008568:	af00      	add	r7, sp, #0
 800856a:	60f8      	str	r0, [r7, #12]
 800856c:	0008      	movs	r0, r1
 800856e:	0011      	movs	r1, r2
 8008570:	607b      	str	r3, [r7, #4]
 8008572:	240a      	movs	r4, #10
 8008574:	193b      	adds	r3, r7, r4
 8008576:	1c02      	adds	r2, r0, #0
 8008578:	801a      	strh	r2, [r3, #0]
 800857a:	2009      	movs	r0, #9
 800857c:	183b      	adds	r3, r7, r0
 800857e:	1c0a      	adds	r2, r1, #0
 8008580:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008582:	193b      	adds	r3, r7, r4
 8008584:	881b      	ldrh	r3, [r3, #0]
 8008586:	059b      	lsls	r3, r3, #22
 8008588:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800858a:	183b      	adds	r3, r7, r0
 800858c:	781b      	ldrb	r3, [r3, #0]
 800858e:	0419      	lsls	r1, r3, #16
 8008590:	23ff      	movs	r3, #255	@ 0xff
 8008592:	041b      	lsls	r3, r3, #16
 8008594:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008596:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800859c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800859e:	4313      	orrs	r3, r2
 80085a0:	005b      	lsls	r3, r3, #1
 80085a2:	085b      	lsrs	r3, r3, #1
 80085a4:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	685b      	ldr	r3, [r3, #4]
 80085ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80085ae:	0d51      	lsrs	r1, r2, #21
 80085b0:	2280      	movs	r2, #128	@ 0x80
 80085b2:	00d2      	lsls	r2, r2, #3
 80085b4:	400a      	ands	r2, r1
 80085b6:	4907      	ldr	r1, [pc, #28]	@ (80085d4 <I2C_TransferConfig+0x70>)
 80085b8:	430a      	orrs	r2, r1
 80085ba:	43d2      	mvns	r2, r2
 80085bc:	401a      	ands	r2, r3
 80085be:	0011      	movs	r1, r2
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	697a      	ldr	r2, [r7, #20]
 80085c6:	430a      	orrs	r2, r1
 80085c8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80085ca:	46c0      	nop			@ (mov r8, r8)
 80085cc:	46bd      	mov	sp, r7
 80085ce:	b007      	add	sp, #28
 80085d0:	bd90      	pop	{r4, r7, pc}
 80085d2:	46c0      	nop			@ (mov r8, r8)
 80085d4:	03ff63ff 	.word	0x03ff63ff

080085d8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b082      	sub	sp, #8
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
 80085e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2241      	movs	r2, #65	@ 0x41
 80085e6:	5c9b      	ldrb	r3, [r3, r2]
 80085e8:	b2db      	uxtb	r3, r3
 80085ea:	2b20      	cmp	r3, #32
 80085ec:	d138      	bne.n	8008660 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2240      	movs	r2, #64	@ 0x40
 80085f2:	5c9b      	ldrb	r3, [r3, r2]
 80085f4:	2b01      	cmp	r3, #1
 80085f6:	d101      	bne.n	80085fc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80085f8:	2302      	movs	r3, #2
 80085fa:	e032      	b.n	8008662 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2240      	movs	r2, #64	@ 0x40
 8008600:	2101      	movs	r1, #1
 8008602:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2241      	movs	r2, #65	@ 0x41
 8008608:	2124      	movs	r1, #36	@ 0x24
 800860a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	681a      	ldr	r2, [r3, #0]
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	2101      	movs	r1, #1
 8008618:	438a      	bics	r2, r1
 800861a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	681a      	ldr	r2, [r3, #0]
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4911      	ldr	r1, [pc, #68]	@ (800866c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8008628:	400a      	ands	r2, r1
 800862a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	6819      	ldr	r1, [r3, #0]
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	683a      	ldr	r2, [r7, #0]
 8008638:	430a      	orrs	r2, r1
 800863a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	681a      	ldr	r2, [r3, #0]
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	2101      	movs	r1, #1
 8008648:	430a      	orrs	r2, r1
 800864a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2241      	movs	r2, #65	@ 0x41
 8008650:	2120      	movs	r1, #32
 8008652:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2240      	movs	r2, #64	@ 0x40
 8008658:	2100      	movs	r1, #0
 800865a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800865c:	2300      	movs	r3, #0
 800865e:	e000      	b.n	8008662 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008660:	2302      	movs	r3, #2
  }
}
 8008662:	0018      	movs	r0, r3
 8008664:	46bd      	mov	sp, r7
 8008666:	b002      	add	sp, #8
 8008668:	bd80      	pop	{r7, pc}
 800866a:	46c0      	nop			@ (mov r8, r8)
 800866c:	ffffefff 	.word	0xffffefff

08008670 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008670:	b580      	push	{r7, lr}
 8008672:	b084      	sub	sp, #16
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
 8008678:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2241      	movs	r2, #65	@ 0x41
 800867e:	5c9b      	ldrb	r3, [r3, r2]
 8008680:	b2db      	uxtb	r3, r3
 8008682:	2b20      	cmp	r3, #32
 8008684:	d139      	bne.n	80086fa <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2240      	movs	r2, #64	@ 0x40
 800868a:	5c9b      	ldrb	r3, [r3, r2]
 800868c:	2b01      	cmp	r3, #1
 800868e:	d101      	bne.n	8008694 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008690:	2302      	movs	r3, #2
 8008692:	e033      	b.n	80086fc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2240      	movs	r2, #64	@ 0x40
 8008698:	2101      	movs	r1, #1
 800869a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2241      	movs	r2, #65	@ 0x41
 80086a0:	2124      	movs	r1, #36	@ 0x24
 80086a2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	681a      	ldr	r2, [r3, #0]
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	2101      	movs	r1, #1
 80086b0:	438a      	bics	r2, r1
 80086b2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	4a11      	ldr	r2, [pc, #68]	@ (8008704 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80086c0:	4013      	ands	r3, r2
 80086c2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	021b      	lsls	r3, r3, #8
 80086c8:	68fa      	ldr	r2, [r7, #12]
 80086ca:	4313      	orrs	r3, r2
 80086cc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	68fa      	ldr	r2, [r7, #12]
 80086d4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	681a      	ldr	r2, [r3, #0]
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	2101      	movs	r1, #1
 80086e2:	430a      	orrs	r2, r1
 80086e4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	2241      	movs	r2, #65	@ 0x41
 80086ea:	2120      	movs	r1, #32
 80086ec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2240      	movs	r2, #64	@ 0x40
 80086f2:	2100      	movs	r1, #0
 80086f4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80086f6:	2300      	movs	r3, #0
 80086f8:	e000      	b.n	80086fc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80086fa:	2302      	movs	r3, #2
  }
}
 80086fc:	0018      	movs	r0, r3
 80086fe:	46bd      	mov	sp, r7
 8008700:	b004      	add	sp, #16
 8008702:	bd80      	pop	{r7, pc}
 8008704:	fffff0ff 	.word	0xfffff0ff

08008708 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b084      	sub	sp, #16
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8008710:	4b19      	ldr	r3, [pc, #100]	@ (8008778 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	4a19      	ldr	r2, [pc, #100]	@ (800877c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8008716:	4013      	ands	r3, r2
 8008718:	0019      	movs	r1, r3
 800871a:	4b17      	ldr	r3, [pc, #92]	@ (8008778 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800871c:	687a      	ldr	r2, [r7, #4]
 800871e:	430a      	orrs	r2, r1
 8008720:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008722:	687a      	ldr	r2, [r7, #4]
 8008724:	2380      	movs	r3, #128	@ 0x80
 8008726:	009b      	lsls	r3, r3, #2
 8008728:	429a      	cmp	r2, r3
 800872a:	d11f      	bne.n	800876c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800872c:	4b14      	ldr	r3, [pc, #80]	@ (8008780 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800872e:	681a      	ldr	r2, [r3, #0]
 8008730:	0013      	movs	r3, r2
 8008732:	005b      	lsls	r3, r3, #1
 8008734:	189b      	adds	r3, r3, r2
 8008736:	005b      	lsls	r3, r3, #1
 8008738:	4912      	ldr	r1, [pc, #72]	@ (8008784 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800873a:	0018      	movs	r0, r3
 800873c:	f7f7 fd08 	bl	8000150 <__udivsi3>
 8008740:	0003      	movs	r3, r0
 8008742:	3301      	adds	r3, #1
 8008744:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008746:	e008      	b.n	800875a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d003      	beq.n	8008756 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	3b01      	subs	r3, #1
 8008752:	60fb      	str	r3, [r7, #12]
 8008754:	e001      	b.n	800875a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8008756:	2303      	movs	r3, #3
 8008758:	e009      	b.n	800876e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800875a:	4b07      	ldr	r3, [pc, #28]	@ (8008778 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800875c:	695a      	ldr	r2, [r3, #20]
 800875e:	2380      	movs	r3, #128	@ 0x80
 8008760:	00db      	lsls	r3, r3, #3
 8008762:	401a      	ands	r2, r3
 8008764:	2380      	movs	r3, #128	@ 0x80
 8008766:	00db      	lsls	r3, r3, #3
 8008768:	429a      	cmp	r2, r3
 800876a:	d0ed      	beq.n	8008748 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800876c:	2300      	movs	r3, #0
}
 800876e:	0018      	movs	r0, r3
 8008770:	46bd      	mov	sp, r7
 8008772:	b004      	add	sp, #16
 8008774:	bd80      	pop	{r7, pc}
 8008776:	46c0      	nop			@ (mov r8, r8)
 8008778:	40007000 	.word	0x40007000
 800877c:	fffff9ff 	.word	0xfffff9ff
 8008780:	20000000 	.word	0x20000000
 8008784:	000f4240 	.word	0x000f4240

08008788 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800878c:	4b03      	ldr	r3, [pc, #12]	@ (800879c <LL_RCC_GetAPB1Prescaler+0x14>)
 800878e:	689a      	ldr	r2, [r3, #8]
 8008790:	23e0      	movs	r3, #224	@ 0xe0
 8008792:	01db      	lsls	r3, r3, #7
 8008794:	4013      	ands	r3, r2
}
 8008796:	0018      	movs	r0, r3
 8008798:	46bd      	mov	sp, r7
 800879a:	bd80      	pop	{r7, pc}
 800879c:	40021000 	.word	0x40021000

080087a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b088      	sub	sp, #32
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d101      	bne.n	80087b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80087ae:	2301      	movs	r3, #1
 80087b0:	e2fe      	b.n	8008db0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	2201      	movs	r2, #1
 80087b8:	4013      	ands	r3, r2
 80087ba:	d100      	bne.n	80087be <HAL_RCC_OscConfig+0x1e>
 80087bc:	e07c      	b.n	80088b8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80087be:	4bc3      	ldr	r3, [pc, #780]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 80087c0:	689b      	ldr	r3, [r3, #8]
 80087c2:	2238      	movs	r2, #56	@ 0x38
 80087c4:	4013      	ands	r3, r2
 80087c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80087c8:	4bc0      	ldr	r3, [pc, #768]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 80087ca:	68db      	ldr	r3, [r3, #12]
 80087cc:	2203      	movs	r2, #3
 80087ce:	4013      	ands	r3, r2
 80087d0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80087d2:	69bb      	ldr	r3, [r7, #24]
 80087d4:	2b10      	cmp	r3, #16
 80087d6:	d102      	bne.n	80087de <HAL_RCC_OscConfig+0x3e>
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	2b03      	cmp	r3, #3
 80087dc:	d002      	beq.n	80087e4 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80087de:	69bb      	ldr	r3, [r7, #24]
 80087e0:	2b08      	cmp	r3, #8
 80087e2:	d10b      	bne.n	80087fc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80087e4:	4bb9      	ldr	r3, [pc, #740]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 80087e6:	681a      	ldr	r2, [r3, #0]
 80087e8:	2380      	movs	r3, #128	@ 0x80
 80087ea:	029b      	lsls	r3, r3, #10
 80087ec:	4013      	ands	r3, r2
 80087ee:	d062      	beq.n	80088b6 <HAL_RCC_OscConfig+0x116>
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d15e      	bne.n	80088b6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80087f8:	2301      	movs	r3, #1
 80087fa:	e2d9      	b.n	8008db0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	685a      	ldr	r2, [r3, #4]
 8008800:	2380      	movs	r3, #128	@ 0x80
 8008802:	025b      	lsls	r3, r3, #9
 8008804:	429a      	cmp	r2, r3
 8008806:	d107      	bne.n	8008818 <HAL_RCC_OscConfig+0x78>
 8008808:	4bb0      	ldr	r3, [pc, #704]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 800880a:	681a      	ldr	r2, [r3, #0]
 800880c:	4baf      	ldr	r3, [pc, #700]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 800880e:	2180      	movs	r1, #128	@ 0x80
 8008810:	0249      	lsls	r1, r1, #9
 8008812:	430a      	orrs	r2, r1
 8008814:	601a      	str	r2, [r3, #0]
 8008816:	e020      	b.n	800885a <HAL_RCC_OscConfig+0xba>
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	685a      	ldr	r2, [r3, #4]
 800881c:	23a0      	movs	r3, #160	@ 0xa0
 800881e:	02db      	lsls	r3, r3, #11
 8008820:	429a      	cmp	r2, r3
 8008822:	d10e      	bne.n	8008842 <HAL_RCC_OscConfig+0xa2>
 8008824:	4ba9      	ldr	r3, [pc, #676]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008826:	681a      	ldr	r2, [r3, #0]
 8008828:	4ba8      	ldr	r3, [pc, #672]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 800882a:	2180      	movs	r1, #128	@ 0x80
 800882c:	02c9      	lsls	r1, r1, #11
 800882e:	430a      	orrs	r2, r1
 8008830:	601a      	str	r2, [r3, #0]
 8008832:	4ba6      	ldr	r3, [pc, #664]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008834:	681a      	ldr	r2, [r3, #0]
 8008836:	4ba5      	ldr	r3, [pc, #660]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008838:	2180      	movs	r1, #128	@ 0x80
 800883a:	0249      	lsls	r1, r1, #9
 800883c:	430a      	orrs	r2, r1
 800883e:	601a      	str	r2, [r3, #0]
 8008840:	e00b      	b.n	800885a <HAL_RCC_OscConfig+0xba>
 8008842:	4ba2      	ldr	r3, [pc, #648]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008844:	681a      	ldr	r2, [r3, #0]
 8008846:	4ba1      	ldr	r3, [pc, #644]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008848:	49a1      	ldr	r1, [pc, #644]	@ (8008ad0 <HAL_RCC_OscConfig+0x330>)
 800884a:	400a      	ands	r2, r1
 800884c:	601a      	str	r2, [r3, #0]
 800884e:	4b9f      	ldr	r3, [pc, #636]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008850:	681a      	ldr	r2, [r3, #0]
 8008852:	4b9e      	ldr	r3, [pc, #632]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008854:	499f      	ldr	r1, [pc, #636]	@ (8008ad4 <HAL_RCC_OscConfig+0x334>)
 8008856:	400a      	ands	r2, r1
 8008858:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	685b      	ldr	r3, [r3, #4]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d014      	beq.n	800888c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008862:	f7fe fe37 	bl	80074d4 <HAL_GetTick>
 8008866:	0003      	movs	r3, r0
 8008868:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800886a:	e008      	b.n	800887e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800886c:	f7fe fe32 	bl	80074d4 <HAL_GetTick>
 8008870:	0002      	movs	r2, r0
 8008872:	693b      	ldr	r3, [r7, #16]
 8008874:	1ad3      	subs	r3, r2, r3
 8008876:	2b64      	cmp	r3, #100	@ 0x64
 8008878:	d901      	bls.n	800887e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800887a:	2303      	movs	r3, #3
 800887c:	e298      	b.n	8008db0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800887e:	4b93      	ldr	r3, [pc, #588]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008880:	681a      	ldr	r2, [r3, #0]
 8008882:	2380      	movs	r3, #128	@ 0x80
 8008884:	029b      	lsls	r3, r3, #10
 8008886:	4013      	ands	r3, r2
 8008888:	d0f0      	beq.n	800886c <HAL_RCC_OscConfig+0xcc>
 800888a:	e015      	b.n	80088b8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800888c:	f7fe fe22 	bl	80074d4 <HAL_GetTick>
 8008890:	0003      	movs	r3, r0
 8008892:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008894:	e008      	b.n	80088a8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008896:	f7fe fe1d 	bl	80074d4 <HAL_GetTick>
 800889a:	0002      	movs	r2, r0
 800889c:	693b      	ldr	r3, [r7, #16]
 800889e:	1ad3      	subs	r3, r2, r3
 80088a0:	2b64      	cmp	r3, #100	@ 0x64
 80088a2:	d901      	bls.n	80088a8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80088a4:	2303      	movs	r3, #3
 80088a6:	e283      	b.n	8008db0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80088a8:	4b88      	ldr	r3, [pc, #544]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 80088aa:	681a      	ldr	r2, [r3, #0]
 80088ac:	2380      	movs	r3, #128	@ 0x80
 80088ae:	029b      	lsls	r3, r3, #10
 80088b0:	4013      	ands	r3, r2
 80088b2:	d1f0      	bne.n	8008896 <HAL_RCC_OscConfig+0xf6>
 80088b4:	e000      	b.n	80088b8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80088b6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	2202      	movs	r2, #2
 80088be:	4013      	ands	r3, r2
 80088c0:	d100      	bne.n	80088c4 <HAL_RCC_OscConfig+0x124>
 80088c2:	e099      	b.n	80089f8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80088c4:	4b81      	ldr	r3, [pc, #516]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 80088c6:	689b      	ldr	r3, [r3, #8]
 80088c8:	2238      	movs	r2, #56	@ 0x38
 80088ca:	4013      	ands	r3, r2
 80088cc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80088ce:	4b7f      	ldr	r3, [pc, #508]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 80088d0:	68db      	ldr	r3, [r3, #12]
 80088d2:	2203      	movs	r2, #3
 80088d4:	4013      	ands	r3, r2
 80088d6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80088d8:	69bb      	ldr	r3, [r7, #24]
 80088da:	2b10      	cmp	r3, #16
 80088dc:	d102      	bne.n	80088e4 <HAL_RCC_OscConfig+0x144>
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	2b02      	cmp	r3, #2
 80088e2:	d002      	beq.n	80088ea <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80088e4:	69bb      	ldr	r3, [r7, #24]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d135      	bne.n	8008956 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80088ea:	4b78      	ldr	r3, [pc, #480]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 80088ec:	681a      	ldr	r2, [r3, #0]
 80088ee:	2380      	movs	r3, #128	@ 0x80
 80088f0:	00db      	lsls	r3, r3, #3
 80088f2:	4013      	ands	r3, r2
 80088f4:	d005      	beq.n	8008902 <HAL_RCC_OscConfig+0x162>
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	68db      	ldr	r3, [r3, #12]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d101      	bne.n	8008902 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80088fe:	2301      	movs	r3, #1
 8008900:	e256      	b.n	8008db0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008902:	4b72      	ldr	r3, [pc, #456]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008904:	685b      	ldr	r3, [r3, #4]
 8008906:	4a74      	ldr	r2, [pc, #464]	@ (8008ad8 <HAL_RCC_OscConfig+0x338>)
 8008908:	4013      	ands	r3, r2
 800890a:	0019      	movs	r1, r3
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	695b      	ldr	r3, [r3, #20]
 8008910:	021a      	lsls	r2, r3, #8
 8008912:	4b6e      	ldr	r3, [pc, #440]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008914:	430a      	orrs	r2, r1
 8008916:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008918:	69bb      	ldr	r3, [r7, #24]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d112      	bne.n	8008944 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800891e:	4b6b      	ldr	r3, [pc, #428]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	4a6e      	ldr	r2, [pc, #440]	@ (8008adc <HAL_RCC_OscConfig+0x33c>)
 8008924:	4013      	ands	r3, r2
 8008926:	0019      	movs	r1, r3
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	691a      	ldr	r2, [r3, #16]
 800892c:	4b67      	ldr	r3, [pc, #412]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 800892e:	430a      	orrs	r2, r1
 8008930:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8008932:	4b66      	ldr	r3, [pc, #408]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	0adb      	lsrs	r3, r3, #11
 8008938:	2207      	movs	r2, #7
 800893a:	4013      	ands	r3, r2
 800893c:	4a68      	ldr	r2, [pc, #416]	@ (8008ae0 <HAL_RCC_OscConfig+0x340>)
 800893e:	40da      	lsrs	r2, r3
 8008940:	4b68      	ldr	r3, [pc, #416]	@ (8008ae4 <HAL_RCC_OscConfig+0x344>)
 8008942:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008944:	4b68      	ldr	r3, [pc, #416]	@ (8008ae8 <HAL_RCC_OscConfig+0x348>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	0018      	movs	r0, r3
 800894a:	f7fe fd67 	bl	800741c <HAL_InitTick>
 800894e:	1e03      	subs	r3, r0, #0
 8008950:	d051      	beq.n	80089f6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8008952:	2301      	movs	r3, #1
 8008954:	e22c      	b.n	8008db0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	68db      	ldr	r3, [r3, #12]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d030      	beq.n	80089c0 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800895e:	4b5b      	ldr	r3, [pc, #364]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	4a5e      	ldr	r2, [pc, #376]	@ (8008adc <HAL_RCC_OscConfig+0x33c>)
 8008964:	4013      	ands	r3, r2
 8008966:	0019      	movs	r1, r3
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	691a      	ldr	r2, [r3, #16]
 800896c:	4b57      	ldr	r3, [pc, #348]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 800896e:	430a      	orrs	r2, r1
 8008970:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8008972:	4b56      	ldr	r3, [pc, #344]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008974:	681a      	ldr	r2, [r3, #0]
 8008976:	4b55      	ldr	r3, [pc, #340]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008978:	2180      	movs	r1, #128	@ 0x80
 800897a:	0049      	lsls	r1, r1, #1
 800897c:	430a      	orrs	r2, r1
 800897e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008980:	f7fe fda8 	bl	80074d4 <HAL_GetTick>
 8008984:	0003      	movs	r3, r0
 8008986:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008988:	e008      	b.n	800899c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800898a:	f7fe fda3 	bl	80074d4 <HAL_GetTick>
 800898e:	0002      	movs	r2, r0
 8008990:	693b      	ldr	r3, [r7, #16]
 8008992:	1ad3      	subs	r3, r2, r3
 8008994:	2b02      	cmp	r3, #2
 8008996:	d901      	bls.n	800899c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8008998:	2303      	movs	r3, #3
 800899a:	e209      	b.n	8008db0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800899c:	4b4b      	ldr	r3, [pc, #300]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 800899e:	681a      	ldr	r2, [r3, #0]
 80089a0:	2380      	movs	r3, #128	@ 0x80
 80089a2:	00db      	lsls	r3, r3, #3
 80089a4:	4013      	ands	r3, r2
 80089a6:	d0f0      	beq.n	800898a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80089a8:	4b48      	ldr	r3, [pc, #288]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 80089aa:	685b      	ldr	r3, [r3, #4]
 80089ac:	4a4a      	ldr	r2, [pc, #296]	@ (8008ad8 <HAL_RCC_OscConfig+0x338>)
 80089ae:	4013      	ands	r3, r2
 80089b0:	0019      	movs	r1, r3
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	695b      	ldr	r3, [r3, #20]
 80089b6:	021a      	lsls	r2, r3, #8
 80089b8:	4b44      	ldr	r3, [pc, #272]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 80089ba:	430a      	orrs	r2, r1
 80089bc:	605a      	str	r2, [r3, #4]
 80089be:	e01b      	b.n	80089f8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80089c0:	4b42      	ldr	r3, [pc, #264]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 80089c2:	681a      	ldr	r2, [r3, #0]
 80089c4:	4b41      	ldr	r3, [pc, #260]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 80089c6:	4949      	ldr	r1, [pc, #292]	@ (8008aec <HAL_RCC_OscConfig+0x34c>)
 80089c8:	400a      	ands	r2, r1
 80089ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089cc:	f7fe fd82 	bl	80074d4 <HAL_GetTick>
 80089d0:	0003      	movs	r3, r0
 80089d2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80089d4:	e008      	b.n	80089e8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80089d6:	f7fe fd7d 	bl	80074d4 <HAL_GetTick>
 80089da:	0002      	movs	r2, r0
 80089dc:	693b      	ldr	r3, [r7, #16]
 80089de:	1ad3      	subs	r3, r2, r3
 80089e0:	2b02      	cmp	r3, #2
 80089e2:	d901      	bls.n	80089e8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80089e4:	2303      	movs	r3, #3
 80089e6:	e1e3      	b.n	8008db0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80089e8:	4b38      	ldr	r3, [pc, #224]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 80089ea:	681a      	ldr	r2, [r3, #0]
 80089ec:	2380      	movs	r3, #128	@ 0x80
 80089ee:	00db      	lsls	r3, r3, #3
 80089f0:	4013      	ands	r3, r2
 80089f2:	d1f0      	bne.n	80089d6 <HAL_RCC_OscConfig+0x236>
 80089f4:	e000      	b.n	80089f8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80089f6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	2208      	movs	r2, #8
 80089fe:	4013      	ands	r3, r2
 8008a00:	d047      	beq.n	8008a92 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8008a02:	4b32      	ldr	r3, [pc, #200]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008a04:	689b      	ldr	r3, [r3, #8]
 8008a06:	2238      	movs	r2, #56	@ 0x38
 8008a08:	4013      	ands	r3, r2
 8008a0a:	2b18      	cmp	r3, #24
 8008a0c:	d10a      	bne.n	8008a24 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8008a0e:	4b2f      	ldr	r3, [pc, #188]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008a10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a12:	2202      	movs	r2, #2
 8008a14:	4013      	ands	r3, r2
 8008a16:	d03c      	beq.n	8008a92 <HAL_RCC_OscConfig+0x2f2>
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	699b      	ldr	r3, [r3, #24]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d138      	bne.n	8008a92 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8008a20:	2301      	movs	r3, #1
 8008a22:	e1c5      	b.n	8008db0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	699b      	ldr	r3, [r3, #24]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d019      	beq.n	8008a60 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8008a2c:	4b27      	ldr	r3, [pc, #156]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008a2e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008a30:	4b26      	ldr	r3, [pc, #152]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008a32:	2101      	movs	r1, #1
 8008a34:	430a      	orrs	r2, r1
 8008a36:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a38:	f7fe fd4c 	bl	80074d4 <HAL_GetTick>
 8008a3c:	0003      	movs	r3, r0
 8008a3e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008a40:	e008      	b.n	8008a54 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008a42:	f7fe fd47 	bl	80074d4 <HAL_GetTick>
 8008a46:	0002      	movs	r2, r0
 8008a48:	693b      	ldr	r3, [r7, #16]
 8008a4a:	1ad3      	subs	r3, r2, r3
 8008a4c:	2b02      	cmp	r3, #2
 8008a4e:	d901      	bls.n	8008a54 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8008a50:	2303      	movs	r3, #3
 8008a52:	e1ad      	b.n	8008db0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008a54:	4b1d      	ldr	r3, [pc, #116]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008a56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a58:	2202      	movs	r2, #2
 8008a5a:	4013      	ands	r3, r2
 8008a5c:	d0f1      	beq.n	8008a42 <HAL_RCC_OscConfig+0x2a2>
 8008a5e:	e018      	b.n	8008a92 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8008a60:	4b1a      	ldr	r3, [pc, #104]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008a62:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008a64:	4b19      	ldr	r3, [pc, #100]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008a66:	2101      	movs	r1, #1
 8008a68:	438a      	bics	r2, r1
 8008a6a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a6c:	f7fe fd32 	bl	80074d4 <HAL_GetTick>
 8008a70:	0003      	movs	r3, r0
 8008a72:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008a74:	e008      	b.n	8008a88 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008a76:	f7fe fd2d 	bl	80074d4 <HAL_GetTick>
 8008a7a:	0002      	movs	r2, r0
 8008a7c:	693b      	ldr	r3, [r7, #16]
 8008a7e:	1ad3      	subs	r3, r2, r3
 8008a80:	2b02      	cmp	r3, #2
 8008a82:	d901      	bls.n	8008a88 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8008a84:	2303      	movs	r3, #3
 8008a86:	e193      	b.n	8008db0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008a88:	4b10      	ldr	r3, [pc, #64]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008a8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a8c:	2202      	movs	r2, #2
 8008a8e:	4013      	ands	r3, r2
 8008a90:	d1f1      	bne.n	8008a76 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	2204      	movs	r2, #4
 8008a98:	4013      	ands	r3, r2
 8008a9a:	d100      	bne.n	8008a9e <HAL_RCC_OscConfig+0x2fe>
 8008a9c:	e0c6      	b.n	8008c2c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008a9e:	231f      	movs	r3, #31
 8008aa0:	18fb      	adds	r3, r7, r3
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8008aa6:	4b09      	ldr	r3, [pc, #36]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008aa8:	689b      	ldr	r3, [r3, #8]
 8008aaa:	2238      	movs	r2, #56	@ 0x38
 8008aac:	4013      	ands	r3, r2
 8008aae:	2b20      	cmp	r3, #32
 8008ab0:	d11e      	bne.n	8008af0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8008ab2:	4b06      	ldr	r3, [pc, #24]	@ (8008acc <HAL_RCC_OscConfig+0x32c>)
 8008ab4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ab6:	2202      	movs	r2, #2
 8008ab8:	4013      	ands	r3, r2
 8008aba:	d100      	bne.n	8008abe <HAL_RCC_OscConfig+0x31e>
 8008abc:	e0b6      	b.n	8008c2c <HAL_RCC_OscConfig+0x48c>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	689b      	ldr	r3, [r3, #8]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d000      	beq.n	8008ac8 <HAL_RCC_OscConfig+0x328>
 8008ac6:	e0b1      	b.n	8008c2c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8008ac8:	2301      	movs	r3, #1
 8008aca:	e171      	b.n	8008db0 <HAL_RCC_OscConfig+0x610>
 8008acc:	40021000 	.word	0x40021000
 8008ad0:	fffeffff 	.word	0xfffeffff
 8008ad4:	fffbffff 	.word	0xfffbffff
 8008ad8:	ffff80ff 	.word	0xffff80ff
 8008adc:	ffffc7ff 	.word	0xffffc7ff
 8008ae0:	00f42400 	.word	0x00f42400
 8008ae4:	20000000 	.word	0x20000000
 8008ae8:	20000004 	.word	0x20000004
 8008aec:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008af0:	4bb1      	ldr	r3, [pc, #708]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008af2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008af4:	2380      	movs	r3, #128	@ 0x80
 8008af6:	055b      	lsls	r3, r3, #21
 8008af8:	4013      	ands	r3, r2
 8008afa:	d101      	bne.n	8008b00 <HAL_RCC_OscConfig+0x360>
 8008afc:	2301      	movs	r3, #1
 8008afe:	e000      	b.n	8008b02 <HAL_RCC_OscConfig+0x362>
 8008b00:	2300      	movs	r3, #0
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d011      	beq.n	8008b2a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8008b06:	4bac      	ldr	r3, [pc, #688]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008b08:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008b0a:	4bab      	ldr	r3, [pc, #684]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008b0c:	2180      	movs	r1, #128	@ 0x80
 8008b0e:	0549      	lsls	r1, r1, #21
 8008b10:	430a      	orrs	r2, r1
 8008b12:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008b14:	4ba8      	ldr	r3, [pc, #672]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008b16:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008b18:	2380      	movs	r3, #128	@ 0x80
 8008b1a:	055b      	lsls	r3, r3, #21
 8008b1c:	4013      	ands	r3, r2
 8008b1e:	60fb      	str	r3, [r7, #12]
 8008b20:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8008b22:	231f      	movs	r3, #31
 8008b24:	18fb      	adds	r3, r7, r3
 8008b26:	2201      	movs	r2, #1
 8008b28:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008b2a:	4ba4      	ldr	r3, [pc, #656]	@ (8008dbc <HAL_RCC_OscConfig+0x61c>)
 8008b2c:	681a      	ldr	r2, [r3, #0]
 8008b2e:	2380      	movs	r3, #128	@ 0x80
 8008b30:	005b      	lsls	r3, r3, #1
 8008b32:	4013      	ands	r3, r2
 8008b34:	d11a      	bne.n	8008b6c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008b36:	4ba1      	ldr	r3, [pc, #644]	@ (8008dbc <HAL_RCC_OscConfig+0x61c>)
 8008b38:	681a      	ldr	r2, [r3, #0]
 8008b3a:	4ba0      	ldr	r3, [pc, #640]	@ (8008dbc <HAL_RCC_OscConfig+0x61c>)
 8008b3c:	2180      	movs	r1, #128	@ 0x80
 8008b3e:	0049      	lsls	r1, r1, #1
 8008b40:	430a      	orrs	r2, r1
 8008b42:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8008b44:	f7fe fcc6 	bl	80074d4 <HAL_GetTick>
 8008b48:	0003      	movs	r3, r0
 8008b4a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008b4c:	e008      	b.n	8008b60 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b4e:	f7fe fcc1 	bl	80074d4 <HAL_GetTick>
 8008b52:	0002      	movs	r2, r0
 8008b54:	693b      	ldr	r3, [r7, #16]
 8008b56:	1ad3      	subs	r3, r2, r3
 8008b58:	2b02      	cmp	r3, #2
 8008b5a:	d901      	bls.n	8008b60 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8008b5c:	2303      	movs	r3, #3
 8008b5e:	e127      	b.n	8008db0 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008b60:	4b96      	ldr	r3, [pc, #600]	@ (8008dbc <HAL_RCC_OscConfig+0x61c>)
 8008b62:	681a      	ldr	r2, [r3, #0]
 8008b64:	2380      	movs	r3, #128	@ 0x80
 8008b66:	005b      	lsls	r3, r3, #1
 8008b68:	4013      	ands	r3, r2
 8008b6a:	d0f0      	beq.n	8008b4e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	689b      	ldr	r3, [r3, #8]
 8008b70:	2b01      	cmp	r3, #1
 8008b72:	d106      	bne.n	8008b82 <HAL_RCC_OscConfig+0x3e2>
 8008b74:	4b90      	ldr	r3, [pc, #576]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008b76:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008b78:	4b8f      	ldr	r3, [pc, #572]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008b7a:	2101      	movs	r1, #1
 8008b7c:	430a      	orrs	r2, r1
 8008b7e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008b80:	e01c      	b.n	8008bbc <HAL_RCC_OscConfig+0x41c>
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	689b      	ldr	r3, [r3, #8]
 8008b86:	2b05      	cmp	r3, #5
 8008b88:	d10c      	bne.n	8008ba4 <HAL_RCC_OscConfig+0x404>
 8008b8a:	4b8b      	ldr	r3, [pc, #556]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008b8c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008b8e:	4b8a      	ldr	r3, [pc, #552]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008b90:	2104      	movs	r1, #4
 8008b92:	430a      	orrs	r2, r1
 8008b94:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008b96:	4b88      	ldr	r3, [pc, #544]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008b98:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008b9a:	4b87      	ldr	r3, [pc, #540]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008b9c:	2101      	movs	r1, #1
 8008b9e:	430a      	orrs	r2, r1
 8008ba0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008ba2:	e00b      	b.n	8008bbc <HAL_RCC_OscConfig+0x41c>
 8008ba4:	4b84      	ldr	r3, [pc, #528]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008ba6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008ba8:	4b83      	ldr	r3, [pc, #524]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008baa:	2101      	movs	r1, #1
 8008bac:	438a      	bics	r2, r1
 8008bae:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008bb0:	4b81      	ldr	r3, [pc, #516]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008bb2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008bb4:	4b80      	ldr	r3, [pc, #512]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008bb6:	2104      	movs	r1, #4
 8008bb8:	438a      	bics	r2, r1
 8008bba:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	689b      	ldr	r3, [r3, #8]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d014      	beq.n	8008bee <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008bc4:	f7fe fc86 	bl	80074d4 <HAL_GetTick>
 8008bc8:	0003      	movs	r3, r0
 8008bca:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008bcc:	e009      	b.n	8008be2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008bce:	f7fe fc81 	bl	80074d4 <HAL_GetTick>
 8008bd2:	0002      	movs	r2, r0
 8008bd4:	693b      	ldr	r3, [r7, #16]
 8008bd6:	1ad3      	subs	r3, r2, r3
 8008bd8:	4a79      	ldr	r2, [pc, #484]	@ (8008dc0 <HAL_RCC_OscConfig+0x620>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d901      	bls.n	8008be2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8008bde:	2303      	movs	r3, #3
 8008be0:	e0e6      	b.n	8008db0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008be2:	4b75      	ldr	r3, [pc, #468]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008be4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008be6:	2202      	movs	r2, #2
 8008be8:	4013      	ands	r3, r2
 8008bea:	d0f0      	beq.n	8008bce <HAL_RCC_OscConfig+0x42e>
 8008bec:	e013      	b.n	8008c16 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008bee:	f7fe fc71 	bl	80074d4 <HAL_GetTick>
 8008bf2:	0003      	movs	r3, r0
 8008bf4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008bf6:	e009      	b.n	8008c0c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008bf8:	f7fe fc6c 	bl	80074d4 <HAL_GetTick>
 8008bfc:	0002      	movs	r2, r0
 8008bfe:	693b      	ldr	r3, [r7, #16]
 8008c00:	1ad3      	subs	r3, r2, r3
 8008c02:	4a6f      	ldr	r2, [pc, #444]	@ (8008dc0 <HAL_RCC_OscConfig+0x620>)
 8008c04:	4293      	cmp	r3, r2
 8008c06:	d901      	bls.n	8008c0c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8008c08:	2303      	movs	r3, #3
 8008c0a:	e0d1      	b.n	8008db0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008c0c:	4b6a      	ldr	r3, [pc, #424]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008c0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c10:	2202      	movs	r2, #2
 8008c12:	4013      	ands	r3, r2
 8008c14:	d1f0      	bne.n	8008bf8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8008c16:	231f      	movs	r3, #31
 8008c18:	18fb      	adds	r3, r7, r3
 8008c1a:	781b      	ldrb	r3, [r3, #0]
 8008c1c:	2b01      	cmp	r3, #1
 8008c1e:	d105      	bne.n	8008c2c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8008c20:	4b65      	ldr	r3, [pc, #404]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008c22:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008c24:	4b64      	ldr	r3, [pc, #400]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008c26:	4967      	ldr	r1, [pc, #412]	@ (8008dc4 <HAL_RCC_OscConfig+0x624>)
 8008c28:	400a      	ands	r2, r1
 8008c2a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	69db      	ldr	r3, [r3, #28]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d100      	bne.n	8008c36 <HAL_RCC_OscConfig+0x496>
 8008c34:	e0bb      	b.n	8008dae <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008c36:	4b60      	ldr	r3, [pc, #384]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008c38:	689b      	ldr	r3, [r3, #8]
 8008c3a:	2238      	movs	r2, #56	@ 0x38
 8008c3c:	4013      	ands	r3, r2
 8008c3e:	2b10      	cmp	r3, #16
 8008c40:	d100      	bne.n	8008c44 <HAL_RCC_OscConfig+0x4a4>
 8008c42:	e07b      	b.n	8008d3c <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	69db      	ldr	r3, [r3, #28]
 8008c48:	2b02      	cmp	r3, #2
 8008c4a:	d156      	bne.n	8008cfa <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008c4c:	4b5a      	ldr	r3, [pc, #360]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008c4e:	681a      	ldr	r2, [r3, #0]
 8008c50:	4b59      	ldr	r3, [pc, #356]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008c52:	495d      	ldr	r1, [pc, #372]	@ (8008dc8 <HAL_RCC_OscConfig+0x628>)
 8008c54:	400a      	ands	r2, r1
 8008c56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c58:	f7fe fc3c 	bl	80074d4 <HAL_GetTick>
 8008c5c:	0003      	movs	r3, r0
 8008c5e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008c60:	e008      	b.n	8008c74 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c62:	f7fe fc37 	bl	80074d4 <HAL_GetTick>
 8008c66:	0002      	movs	r2, r0
 8008c68:	693b      	ldr	r3, [r7, #16]
 8008c6a:	1ad3      	subs	r3, r2, r3
 8008c6c:	2b02      	cmp	r3, #2
 8008c6e:	d901      	bls.n	8008c74 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8008c70:	2303      	movs	r3, #3
 8008c72:	e09d      	b.n	8008db0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008c74:	4b50      	ldr	r3, [pc, #320]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008c76:	681a      	ldr	r2, [r3, #0]
 8008c78:	2380      	movs	r3, #128	@ 0x80
 8008c7a:	049b      	lsls	r3, r3, #18
 8008c7c:	4013      	ands	r3, r2
 8008c7e:	d1f0      	bne.n	8008c62 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008c80:	4b4d      	ldr	r3, [pc, #308]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008c82:	68db      	ldr	r3, [r3, #12]
 8008c84:	4a51      	ldr	r2, [pc, #324]	@ (8008dcc <HAL_RCC_OscConfig+0x62c>)
 8008c86:	4013      	ands	r3, r2
 8008c88:	0019      	movs	r1, r3
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6a1a      	ldr	r2, [r3, #32]
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c92:	431a      	orrs	r2, r3
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c98:	021b      	lsls	r3, r3, #8
 8008c9a:	431a      	orrs	r2, r3
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ca0:	431a      	orrs	r2, r3
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ca6:	431a      	orrs	r2, r3
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cac:	431a      	orrs	r2, r3
 8008cae:	4b42      	ldr	r3, [pc, #264]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008cb0:	430a      	orrs	r2, r1
 8008cb2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008cb4:	4b40      	ldr	r3, [pc, #256]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008cb6:	681a      	ldr	r2, [r3, #0]
 8008cb8:	4b3f      	ldr	r3, [pc, #252]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008cba:	2180      	movs	r1, #128	@ 0x80
 8008cbc:	0449      	lsls	r1, r1, #17
 8008cbe:	430a      	orrs	r2, r1
 8008cc0:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8008cc2:	4b3d      	ldr	r3, [pc, #244]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008cc4:	68da      	ldr	r2, [r3, #12]
 8008cc6:	4b3c      	ldr	r3, [pc, #240]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008cc8:	2180      	movs	r1, #128	@ 0x80
 8008cca:	0549      	lsls	r1, r1, #21
 8008ccc:	430a      	orrs	r2, r1
 8008cce:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008cd0:	f7fe fc00 	bl	80074d4 <HAL_GetTick>
 8008cd4:	0003      	movs	r3, r0
 8008cd6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008cd8:	e008      	b.n	8008cec <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008cda:	f7fe fbfb 	bl	80074d4 <HAL_GetTick>
 8008cde:	0002      	movs	r2, r0
 8008ce0:	693b      	ldr	r3, [r7, #16]
 8008ce2:	1ad3      	subs	r3, r2, r3
 8008ce4:	2b02      	cmp	r3, #2
 8008ce6:	d901      	bls.n	8008cec <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8008ce8:	2303      	movs	r3, #3
 8008cea:	e061      	b.n	8008db0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008cec:	4b32      	ldr	r3, [pc, #200]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008cee:	681a      	ldr	r2, [r3, #0]
 8008cf0:	2380      	movs	r3, #128	@ 0x80
 8008cf2:	049b      	lsls	r3, r3, #18
 8008cf4:	4013      	ands	r3, r2
 8008cf6:	d0f0      	beq.n	8008cda <HAL_RCC_OscConfig+0x53a>
 8008cf8:	e059      	b.n	8008dae <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008cfa:	4b2f      	ldr	r3, [pc, #188]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008cfc:	681a      	ldr	r2, [r3, #0]
 8008cfe:	4b2e      	ldr	r3, [pc, #184]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008d00:	4931      	ldr	r1, [pc, #196]	@ (8008dc8 <HAL_RCC_OscConfig+0x628>)
 8008d02:	400a      	ands	r2, r1
 8008d04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d06:	f7fe fbe5 	bl	80074d4 <HAL_GetTick>
 8008d0a:	0003      	movs	r3, r0
 8008d0c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008d0e:	e008      	b.n	8008d22 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d10:	f7fe fbe0 	bl	80074d4 <HAL_GetTick>
 8008d14:	0002      	movs	r2, r0
 8008d16:	693b      	ldr	r3, [r7, #16]
 8008d18:	1ad3      	subs	r3, r2, r3
 8008d1a:	2b02      	cmp	r3, #2
 8008d1c:	d901      	bls.n	8008d22 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8008d1e:	2303      	movs	r3, #3
 8008d20:	e046      	b.n	8008db0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008d22:	4b25      	ldr	r3, [pc, #148]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008d24:	681a      	ldr	r2, [r3, #0]
 8008d26:	2380      	movs	r3, #128	@ 0x80
 8008d28:	049b      	lsls	r3, r3, #18
 8008d2a:	4013      	ands	r3, r2
 8008d2c:	d1f0      	bne.n	8008d10 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8008d2e:	4b22      	ldr	r3, [pc, #136]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008d30:	68da      	ldr	r2, [r3, #12]
 8008d32:	4b21      	ldr	r3, [pc, #132]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008d34:	4926      	ldr	r1, [pc, #152]	@ (8008dd0 <HAL_RCC_OscConfig+0x630>)
 8008d36:	400a      	ands	r2, r1
 8008d38:	60da      	str	r2, [r3, #12]
 8008d3a:	e038      	b.n	8008dae <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	69db      	ldr	r3, [r3, #28]
 8008d40:	2b01      	cmp	r3, #1
 8008d42:	d101      	bne.n	8008d48 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8008d44:	2301      	movs	r3, #1
 8008d46:	e033      	b.n	8008db0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8008d48:	4b1b      	ldr	r3, [pc, #108]	@ (8008db8 <HAL_RCC_OscConfig+0x618>)
 8008d4a:	68db      	ldr	r3, [r3, #12]
 8008d4c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d4e:	697b      	ldr	r3, [r7, #20]
 8008d50:	2203      	movs	r2, #3
 8008d52:	401a      	ands	r2, r3
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	6a1b      	ldr	r3, [r3, #32]
 8008d58:	429a      	cmp	r2, r3
 8008d5a:	d126      	bne.n	8008daa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008d5c:	697b      	ldr	r3, [r7, #20]
 8008d5e:	2270      	movs	r2, #112	@ 0x70
 8008d60:	401a      	ands	r2, r3
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d66:	429a      	cmp	r2, r3
 8008d68:	d11f      	bne.n	8008daa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008d6a:	697a      	ldr	r2, [r7, #20]
 8008d6c:	23fe      	movs	r3, #254	@ 0xfe
 8008d6e:	01db      	lsls	r3, r3, #7
 8008d70:	401a      	ands	r2, r3
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d76:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008d78:	429a      	cmp	r2, r3
 8008d7a:	d116      	bne.n	8008daa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008d7c:	697a      	ldr	r2, [r7, #20]
 8008d7e:	23f8      	movs	r3, #248	@ 0xf8
 8008d80:	039b      	lsls	r3, r3, #14
 8008d82:	401a      	ands	r2, r3
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008d88:	429a      	cmp	r2, r3
 8008d8a:	d10e      	bne.n	8008daa <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8008d8c:	697a      	ldr	r2, [r7, #20]
 8008d8e:	23e0      	movs	r3, #224	@ 0xe0
 8008d90:	051b      	lsls	r3, r3, #20
 8008d92:	401a      	ands	r2, r3
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008d98:	429a      	cmp	r2, r3
 8008d9a:	d106      	bne.n	8008daa <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8008d9c:	697b      	ldr	r3, [r7, #20]
 8008d9e:	0f5b      	lsrs	r3, r3, #29
 8008da0:	075a      	lsls	r2, r3, #29
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8008da6:	429a      	cmp	r2, r3
 8008da8:	d001      	beq.n	8008dae <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8008daa:	2301      	movs	r3, #1
 8008dac:	e000      	b.n	8008db0 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8008dae:	2300      	movs	r3, #0
}
 8008db0:	0018      	movs	r0, r3
 8008db2:	46bd      	mov	sp, r7
 8008db4:	b008      	add	sp, #32
 8008db6:	bd80      	pop	{r7, pc}
 8008db8:	40021000 	.word	0x40021000
 8008dbc:	40007000 	.word	0x40007000
 8008dc0:	00001388 	.word	0x00001388
 8008dc4:	efffffff 	.word	0xefffffff
 8008dc8:	feffffff 	.word	0xfeffffff
 8008dcc:	11c1808c 	.word	0x11c1808c
 8008dd0:	eefefffc 	.word	0xeefefffc

08008dd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b084      	sub	sp, #16
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
 8008ddc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d101      	bne.n	8008de8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008de4:	2301      	movs	r3, #1
 8008de6:	e0e9      	b.n	8008fbc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008de8:	4b76      	ldr	r3, [pc, #472]	@ (8008fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	2207      	movs	r2, #7
 8008dee:	4013      	ands	r3, r2
 8008df0:	683a      	ldr	r2, [r7, #0]
 8008df2:	429a      	cmp	r2, r3
 8008df4:	d91e      	bls.n	8008e34 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008df6:	4b73      	ldr	r3, [pc, #460]	@ (8008fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	2207      	movs	r2, #7
 8008dfc:	4393      	bics	r3, r2
 8008dfe:	0019      	movs	r1, r3
 8008e00:	4b70      	ldr	r3, [pc, #448]	@ (8008fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8008e02:	683a      	ldr	r2, [r7, #0]
 8008e04:	430a      	orrs	r2, r1
 8008e06:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008e08:	f7fe fb64 	bl	80074d4 <HAL_GetTick>
 8008e0c:	0003      	movs	r3, r0
 8008e0e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008e10:	e009      	b.n	8008e26 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e12:	f7fe fb5f 	bl	80074d4 <HAL_GetTick>
 8008e16:	0002      	movs	r2, r0
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	1ad3      	subs	r3, r2, r3
 8008e1c:	4a6a      	ldr	r2, [pc, #424]	@ (8008fc8 <HAL_RCC_ClockConfig+0x1f4>)
 8008e1e:	4293      	cmp	r3, r2
 8008e20:	d901      	bls.n	8008e26 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8008e22:	2303      	movs	r3, #3
 8008e24:	e0ca      	b.n	8008fbc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008e26:	4b67      	ldr	r3, [pc, #412]	@ (8008fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	2207      	movs	r2, #7
 8008e2c:	4013      	ands	r3, r2
 8008e2e:	683a      	ldr	r2, [r7, #0]
 8008e30:	429a      	cmp	r2, r3
 8008e32:	d1ee      	bne.n	8008e12 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	2202      	movs	r2, #2
 8008e3a:	4013      	ands	r3, r2
 8008e3c:	d015      	beq.n	8008e6a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	2204      	movs	r2, #4
 8008e44:	4013      	ands	r3, r2
 8008e46:	d006      	beq.n	8008e56 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8008e48:	4b60      	ldr	r3, [pc, #384]	@ (8008fcc <HAL_RCC_ClockConfig+0x1f8>)
 8008e4a:	689a      	ldr	r2, [r3, #8]
 8008e4c:	4b5f      	ldr	r3, [pc, #380]	@ (8008fcc <HAL_RCC_ClockConfig+0x1f8>)
 8008e4e:	21e0      	movs	r1, #224	@ 0xe0
 8008e50:	01c9      	lsls	r1, r1, #7
 8008e52:	430a      	orrs	r2, r1
 8008e54:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008e56:	4b5d      	ldr	r3, [pc, #372]	@ (8008fcc <HAL_RCC_ClockConfig+0x1f8>)
 8008e58:	689b      	ldr	r3, [r3, #8]
 8008e5a:	4a5d      	ldr	r2, [pc, #372]	@ (8008fd0 <HAL_RCC_ClockConfig+0x1fc>)
 8008e5c:	4013      	ands	r3, r2
 8008e5e:	0019      	movs	r1, r3
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	689a      	ldr	r2, [r3, #8]
 8008e64:	4b59      	ldr	r3, [pc, #356]	@ (8008fcc <HAL_RCC_ClockConfig+0x1f8>)
 8008e66:	430a      	orrs	r2, r1
 8008e68:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	2201      	movs	r2, #1
 8008e70:	4013      	ands	r3, r2
 8008e72:	d057      	beq.n	8008f24 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	685b      	ldr	r3, [r3, #4]
 8008e78:	2b01      	cmp	r3, #1
 8008e7a:	d107      	bne.n	8008e8c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008e7c:	4b53      	ldr	r3, [pc, #332]	@ (8008fcc <HAL_RCC_ClockConfig+0x1f8>)
 8008e7e:	681a      	ldr	r2, [r3, #0]
 8008e80:	2380      	movs	r3, #128	@ 0x80
 8008e82:	029b      	lsls	r3, r3, #10
 8008e84:	4013      	ands	r3, r2
 8008e86:	d12b      	bne.n	8008ee0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008e88:	2301      	movs	r3, #1
 8008e8a:	e097      	b.n	8008fbc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	685b      	ldr	r3, [r3, #4]
 8008e90:	2b02      	cmp	r3, #2
 8008e92:	d107      	bne.n	8008ea4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008e94:	4b4d      	ldr	r3, [pc, #308]	@ (8008fcc <HAL_RCC_ClockConfig+0x1f8>)
 8008e96:	681a      	ldr	r2, [r3, #0]
 8008e98:	2380      	movs	r3, #128	@ 0x80
 8008e9a:	049b      	lsls	r3, r3, #18
 8008e9c:	4013      	ands	r3, r2
 8008e9e:	d11f      	bne.n	8008ee0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008ea0:	2301      	movs	r3, #1
 8008ea2:	e08b      	b.n	8008fbc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	685b      	ldr	r3, [r3, #4]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d107      	bne.n	8008ebc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008eac:	4b47      	ldr	r3, [pc, #284]	@ (8008fcc <HAL_RCC_ClockConfig+0x1f8>)
 8008eae:	681a      	ldr	r2, [r3, #0]
 8008eb0:	2380      	movs	r3, #128	@ 0x80
 8008eb2:	00db      	lsls	r3, r3, #3
 8008eb4:	4013      	ands	r3, r2
 8008eb6:	d113      	bne.n	8008ee0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008eb8:	2301      	movs	r3, #1
 8008eba:	e07f      	b.n	8008fbc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	685b      	ldr	r3, [r3, #4]
 8008ec0:	2b03      	cmp	r3, #3
 8008ec2:	d106      	bne.n	8008ed2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008ec4:	4b41      	ldr	r3, [pc, #260]	@ (8008fcc <HAL_RCC_ClockConfig+0x1f8>)
 8008ec6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ec8:	2202      	movs	r2, #2
 8008eca:	4013      	ands	r3, r2
 8008ecc:	d108      	bne.n	8008ee0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008ece:	2301      	movs	r3, #1
 8008ed0:	e074      	b.n	8008fbc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008ed2:	4b3e      	ldr	r3, [pc, #248]	@ (8008fcc <HAL_RCC_ClockConfig+0x1f8>)
 8008ed4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ed6:	2202      	movs	r2, #2
 8008ed8:	4013      	ands	r3, r2
 8008eda:	d101      	bne.n	8008ee0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008edc:	2301      	movs	r3, #1
 8008ede:	e06d      	b.n	8008fbc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008ee0:	4b3a      	ldr	r3, [pc, #232]	@ (8008fcc <HAL_RCC_ClockConfig+0x1f8>)
 8008ee2:	689b      	ldr	r3, [r3, #8]
 8008ee4:	2207      	movs	r2, #7
 8008ee6:	4393      	bics	r3, r2
 8008ee8:	0019      	movs	r1, r3
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	685a      	ldr	r2, [r3, #4]
 8008eee:	4b37      	ldr	r3, [pc, #220]	@ (8008fcc <HAL_RCC_ClockConfig+0x1f8>)
 8008ef0:	430a      	orrs	r2, r1
 8008ef2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ef4:	f7fe faee 	bl	80074d4 <HAL_GetTick>
 8008ef8:	0003      	movs	r3, r0
 8008efa:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008efc:	e009      	b.n	8008f12 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008efe:	f7fe fae9 	bl	80074d4 <HAL_GetTick>
 8008f02:	0002      	movs	r2, r0
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	1ad3      	subs	r3, r2, r3
 8008f08:	4a2f      	ldr	r2, [pc, #188]	@ (8008fc8 <HAL_RCC_ClockConfig+0x1f4>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d901      	bls.n	8008f12 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8008f0e:	2303      	movs	r3, #3
 8008f10:	e054      	b.n	8008fbc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f12:	4b2e      	ldr	r3, [pc, #184]	@ (8008fcc <HAL_RCC_ClockConfig+0x1f8>)
 8008f14:	689b      	ldr	r3, [r3, #8]
 8008f16:	2238      	movs	r2, #56	@ 0x38
 8008f18:	401a      	ands	r2, r3
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	685b      	ldr	r3, [r3, #4]
 8008f1e:	00db      	lsls	r3, r3, #3
 8008f20:	429a      	cmp	r2, r3
 8008f22:	d1ec      	bne.n	8008efe <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008f24:	4b27      	ldr	r3, [pc, #156]	@ (8008fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	2207      	movs	r2, #7
 8008f2a:	4013      	ands	r3, r2
 8008f2c:	683a      	ldr	r2, [r7, #0]
 8008f2e:	429a      	cmp	r2, r3
 8008f30:	d21e      	bcs.n	8008f70 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008f32:	4b24      	ldr	r3, [pc, #144]	@ (8008fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	2207      	movs	r2, #7
 8008f38:	4393      	bics	r3, r2
 8008f3a:	0019      	movs	r1, r3
 8008f3c:	4b21      	ldr	r3, [pc, #132]	@ (8008fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8008f3e:	683a      	ldr	r2, [r7, #0]
 8008f40:	430a      	orrs	r2, r1
 8008f42:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008f44:	f7fe fac6 	bl	80074d4 <HAL_GetTick>
 8008f48:	0003      	movs	r3, r0
 8008f4a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008f4c:	e009      	b.n	8008f62 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008f4e:	f7fe fac1 	bl	80074d4 <HAL_GetTick>
 8008f52:	0002      	movs	r2, r0
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	1ad3      	subs	r3, r2, r3
 8008f58:	4a1b      	ldr	r2, [pc, #108]	@ (8008fc8 <HAL_RCC_ClockConfig+0x1f4>)
 8008f5a:	4293      	cmp	r3, r2
 8008f5c:	d901      	bls.n	8008f62 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8008f5e:	2303      	movs	r3, #3
 8008f60:	e02c      	b.n	8008fbc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008f62:	4b18      	ldr	r3, [pc, #96]	@ (8008fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	2207      	movs	r2, #7
 8008f68:	4013      	ands	r3, r2
 8008f6a:	683a      	ldr	r2, [r7, #0]
 8008f6c:	429a      	cmp	r2, r3
 8008f6e:	d1ee      	bne.n	8008f4e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	2204      	movs	r2, #4
 8008f76:	4013      	ands	r3, r2
 8008f78:	d009      	beq.n	8008f8e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8008f7a:	4b14      	ldr	r3, [pc, #80]	@ (8008fcc <HAL_RCC_ClockConfig+0x1f8>)
 8008f7c:	689b      	ldr	r3, [r3, #8]
 8008f7e:	4a15      	ldr	r2, [pc, #84]	@ (8008fd4 <HAL_RCC_ClockConfig+0x200>)
 8008f80:	4013      	ands	r3, r2
 8008f82:	0019      	movs	r1, r3
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	68da      	ldr	r2, [r3, #12]
 8008f88:	4b10      	ldr	r3, [pc, #64]	@ (8008fcc <HAL_RCC_ClockConfig+0x1f8>)
 8008f8a:	430a      	orrs	r2, r1
 8008f8c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8008f8e:	f000 f829 	bl	8008fe4 <HAL_RCC_GetSysClockFreq>
 8008f92:	0001      	movs	r1, r0
 8008f94:	4b0d      	ldr	r3, [pc, #52]	@ (8008fcc <HAL_RCC_ClockConfig+0x1f8>)
 8008f96:	689b      	ldr	r3, [r3, #8]
 8008f98:	0a1b      	lsrs	r3, r3, #8
 8008f9a:	220f      	movs	r2, #15
 8008f9c:	401a      	ands	r2, r3
 8008f9e:	4b0e      	ldr	r3, [pc, #56]	@ (8008fd8 <HAL_RCC_ClockConfig+0x204>)
 8008fa0:	0092      	lsls	r2, r2, #2
 8008fa2:	58d3      	ldr	r3, [r2, r3]
 8008fa4:	221f      	movs	r2, #31
 8008fa6:	4013      	ands	r3, r2
 8008fa8:	000a      	movs	r2, r1
 8008faa:	40da      	lsrs	r2, r3
 8008fac:	4b0b      	ldr	r3, [pc, #44]	@ (8008fdc <HAL_RCC_ClockConfig+0x208>)
 8008fae:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8008fe0 <HAL_RCC_ClockConfig+0x20c>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	0018      	movs	r0, r3
 8008fb6:	f7fe fa31 	bl	800741c <HAL_InitTick>
 8008fba:	0003      	movs	r3, r0
}
 8008fbc:	0018      	movs	r0, r3
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	b004      	add	sp, #16
 8008fc2:	bd80      	pop	{r7, pc}
 8008fc4:	40022000 	.word	0x40022000
 8008fc8:	00001388 	.word	0x00001388
 8008fcc:	40021000 	.word	0x40021000
 8008fd0:	fffff0ff 	.word	0xfffff0ff
 8008fd4:	ffff8fff 	.word	0xffff8fff
 8008fd8:	0800de64 	.word	0x0800de64
 8008fdc:	20000000 	.word	0x20000000
 8008fe0:	20000004 	.word	0x20000004

08008fe4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b086      	sub	sp, #24
 8008fe8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008fea:	4b3c      	ldr	r3, [pc, #240]	@ (80090dc <HAL_RCC_GetSysClockFreq+0xf8>)
 8008fec:	689b      	ldr	r3, [r3, #8]
 8008fee:	2238      	movs	r2, #56	@ 0x38
 8008ff0:	4013      	ands	r3, r2
 8008ff2:	d10f      	bne.n	8009014 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8008ff4:	4b39      	ldr	r3, [pc, #228]	@ (80090dc <HAL_RCC_GetSysClockFreq+0xf8>)
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	0adb      	lsrs	r3, r3, #11
 8008ffa:	2207      	movs	r2, #7
 8008ffc:	4013      	ands	r3, r2
 8008ffe:	2201      	movs	r2, #1
 8009000:	409a      	lsls	r2, r3
 8009002:	0013      	movs	r3, r2
 8009004:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8009006:	6839      	ldr	r1, [r7, #0]
 8009008:	4835      	ldr	r0, [pc, #212]	@ (80090e0 <HAL_RCC_GetSysClockFreq+0xfc>)
 800900a:	f7f7 f8a1 	bl	8000150 <__udivsi3>
 800900e:	0003      	movs	r3, r0
 8009010:	613b      	str	r3, [r7, #16]
 8009012:	e05d      	b.n	80090d0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009014:	4b31      	ldr	r3, [pc, #196]	@ (80090dc <HAL_RCC_GetSysClockFreq+0xf8>)
 8009016:	689b      	ldr	r3, [r3, #8]
 8009018:	2238      	movs	r2, #56	@ 0x38
 800901a:	4013      	ands	r3, r2
 800901c:	2b08      	cmp	r3, #8
 800901e:	d102      	bne.n	8009026 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009020:	4b30      	ldr	r3, [pc, #192]	@ (80090e4 <HAL_RCC_GetSysClockFreq+0x100>)
 8009022:	613b      	str	r3, [r7, #16]
 8009024:	e054      	b.n	80090d0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009026:	4b2d      	ldr	r3, [pc, #180]	@ (80090dc <HAL_RCC_GetSysClockFreq+0xf8>)
 8009028:	689b      	ldr	r3, [r3, #8]
 800902a:	2238      	movs	r2, #56	@ 0x38
 800902c:	4013      	ands	r3, r2
 800902e:	2b10      	cmp	r3, #16
 8009030:	d138      	bne.n	80090a4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8009032:	4b2a      	ldr	r3, [pc, #168]	@ (80090dc <HAL_RCC_GetSysClockFreq+0xf8>)
 8009034:	68db      	ldr	r3, [r3, #12]
 8009036:	2203      	movs	r2, #3
 8009038:	4013      	ands	r3, r2
 800903a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800903c:	4b27      	ldr	r3, [pc, #156]	@ (80090dc <HAL_RCC_GetSysClockFreq+0xf8>)
 800903e:	68db      	ldr	r3, [r3, #12]
 8009040:	091b      	lsrs	r3, r3, #4
 8009042:	2207      	movs	r2, #7
 8009044:	4013      	ands	r3, r2
 8009046:	3301      	adds	r3, #1
 8009048:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	2b03      	cmp	r3, #3
 800904e:	d10d      	bne.n	800906c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009050:	68b9      	ldr	r1, [r7, #8]
 8009052:	4824      	ldr	r0, [pc, #144]	@ (80090e4 <HAL_RCC_GetSysClockFreq+0x100>)
 8009054:	f7f7 f87c 	bl	8000150 <__udivsi3>
 8009058:	0003      	movs	r3, r0
 800905a:	0019      	movs	r1, r3
 800905c:	4b1f      	ldr	r3, [pc, #124]	@ (80090dc <HAL_RCC_GetSysClockFreq+0xf8>)
 800905e:	68db      	ldr	r3, [r3, #12]
 8009060:	0a1b      	lsrs	r3, r3, #8
 8009062:	227f      	movs	r2, #127	@ 0x7f
 8009064:	4013      	ands	r3, r2
 8009066:	434b      	muls	r3, r1
 8009068:	617b      	str	r3, [r7, #20]
        break;
 800906a:	e00d      	b.n	8009088 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800906c:	68b9      	ldr	r1, [r7, #8]
 800906e:	481c      	ldr	r0, [pc, #112]	@ (80090e0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8009070:	f7f7 f86e 	bl	8000150 <__udivsi3>
 8009074:	0003      	movs	r3, r0
 8009076:	0019      	movs	r1, r3
 8009078:	4b18      	ldr	r3, [pc, #96]	@ (80090dc <HAL_RCC_GetSysClockFreq+0xf8>)
 800907a:	68db      	ldr	r3, [r3, #12]
 800907c:	0a1b      	lsrs	r3, r3, #8
 800907e:	227f      	movs	r2, #127	@ 0x7f
 8009080:	4013      	ands	r3, r2
 8009082:	434b      	muls	r3, r1
 8009084:	617b      	str	r3, [r7, #20]
        break;
 8009086:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8009088:	4b14      	ldr	r3, [pc, #80]	@ (80090dc <HAL_RCC_GetSysClockFreq+0xf8>)
 800908a:	68db      	ldr	r3, [r3, #12]
 800908c:	0f5b      	lsrs	r3, r3, #29
 800908e:	2207      	movs	r2, #7
 8009090:	4013      	ands	r3, r2
 8009092:	3301      	adds	r3, #1
 8009094:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8009096:	6879      	ldr	r1, [r7, #4]
 8009098:	6978      	ldr	r0, [r7, #20]
 800909a:	f7f7 f859 	bl	8000150 <__udivsi3>
 800909e:	0003      	movs	r3, r0
 80090a0:	613b      	str	r3, [r7, #16]
 80090a2:	e015      	b.n	80090d0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80090a4:	4b0d      	ldr	r3, [pc, #52]	@ (80090dc <HAL_RCC_GetSysClockFreq+0xf8>)
 80090a6:	689b      	ldr	r3, [r3, #8]
 80090a8:	2238      	movs	r2, #56	@ 0x38
 80090aa:	4013      	ands	r3, r2
 80090ac:	2b20      	cmp	r3, #32
 80090ae:	d103      	bne.n	80090b8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80090b0:	2380      	movs	r3, #128	@ 0x80
 80090b2:	021b      	lsls	r3, r3, #8
 80090b4:	613b      	str	r3, [r7, #16]
 80090b6:	e00b      	b.n	80090d0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80090b8:	4b08      	ldr	r3, [pc, #32]	@ (80090dc <HAL_RCC_GetSysClockFreq+0xf8>)
 80090ba:	689b      	ldr	r3, [r3, #8]
 80090bc:	2238      	movs	r2, #56	@ 0x38
 80090be:	4013      	ands	r3, r2
 80090c0:	2b18      	cmp	r3, #24
 80090c2:	d103      	bne.n	80090cc <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80090c4:	23fa      	movs	r3, #250	@ 0xfa
 80090c6:	01db      	lsls	r3, r3, #7
 80090c8:	613b      	str	r3, [r7, #16]
 80090ca:	e001      	b.n	80090d0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80090cc:	2300      	movs	r3, #0
 80090ce:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80090d0:	693b      	ldr	r3, [r7, #16]
}
 80090d2:	0018      	movs	r0, r3
 80090d4:	46bd      	mov	sp, r7
 80090d6:	b006      	add	sp, #24
 80090d8:	bd80      	pop	{r7, pc}
 80090da:	46c0      	nop			@ (mov r8, r8)
 80090dc:	40021000 	.word	0x40021000
 80090e0:	00f42400 	.word	0x00f42400
 80090e4:	007a1200 	.word	0x007a1200

080090e8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80090ec:	4b02      	ldr	r3, [pc, #8]	@ (80090f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80090ee:	681b      	ldr	r3, [r3, #0]
}
 80090f0:	0018      	movs	r0, r3
 80090f2:	46bd      	mov	sp, r7
 80090f4:	bd80      	pop	{r7, pc}
 80090f6:	46c0      	nop			@ (mov r8, r8)
 80090f8:	20000000 	.word	0x20000000

080090fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80090fc:	b5b0      	push	{r4, r5, r7, lr}
 80090fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8009100:	f7ff fff2 	bl	80090e8 <HAL_RCC_GetHCLKFreq>
 8009104:	0004      	movs	r4, r0
 8009106:	f7ff fb3f 	bl	8008788 <LL_RCC_GetAPB1Prescaler>
 800910a:	0003      	movs	r3, r0
 800910c:	0b1a      	lsrs	r2, r3, #12
 800910e:	4b05      	ldr	r3, [pc, #20]	@ (8009124 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009110:	0092      	lsls	r2, r2, #2
 8009112:	58d3      	ldr	r3, [r2, r3]
 8009114:	221f      	movs	r2, #31
 8009116:	4013      	ands	r3, r2
 8009118:	40dc      	lsrs	r4, r3
 800911a:	0023      	movs	r3, r4
}
 800911c:	0018      	movs	r0, r3
 800911e:	46bd      	mov	sp, r7
 8009120:	bdb0      	pop	{r4, r5, r7, pc}
 8009122:	46c0      	nop			@ (mov r8, r8)
 8009124:	0800dea4 	.word	0x0800dea4

08009128 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009128:	b580      	push	{r7, lr}
 800912a:	b086      	sub	sp, #24
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8009130:	2313      	movs	r3, #19
 8009132:	18fb      	adds	r3, r7, r3
 8009134:	2200      	movs	r2, #0
 8009136:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009138:	2312      	movs	r3, #18
 800913a:	18fb      	adds	r3, r7, r3
 800913c:	2200      	movs	r2, #0
 800913e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681a      	ldr	r2, [r3, #0]
 8009144:	2380      	movs	r3, #128	@ 0x80
 8009146:	029b      	lsls	r3, r3, #10
 8009148:	4013      	ands	r3, r2
 800914a:	d100      	bne.n	800914e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800914c:	e0a3      	b.n	8009296 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800914e:	2011      	movs	r0, #17
 8009150:	183b      	adds	r3, r7, r0
 8009152:	2200      	movs	r2, #0
 8009154:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009156:	4bc3      	ldr	r3, [pc, #780]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009158:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800915a:	2380      	movs	r3, #128	@ 0x80
 800915c:	055b      	lsls	r3, r3, #21
 800915e:	4013      	ands	r3, r2
 8009160:	d110      	bne.n	8009184 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009162:	4bc0      	ldr	r3, [pc, #768]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009164:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009166:	4bbf      	ldr	r3, [pc, #764]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009168:	2180      	movs	r1, #128	@ 0x80
 800916a:	0549      	lsls	r1, r1, #21
 800916c:	430a      	orrs	r2, r1
 800916e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009170:	4bbc      	ldr	r3, [pc, #752]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009172:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009174:	2380      	movs	r3, #128	@ 0x80
 8009176:	055b      	lsls	r3, r3, #21
 8009178:	4013      	ands	r3, r2
 800917a:	60bb      	str	r3, [r7, #8]
 800917c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800917e:	183b      	adds	r3, r7, r0
 8009180:	2201      	movs	r2, #1
 8009182:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009184:	4bb8      	ldr	r3, [pc, #736]	@ (8009468 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8009186:	681a      	ldr	r2, [r3, #0]
 8009188:	4bb7      	ldr	r3, [pc, #732]	@ (8009468 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800918a:	2180      	movs	r1, #128	@ 0x80
 800918c:	0049      	lsls	r1, r1, #1
 800918e:	430a      	orrs	r2, r1
 8009190:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009192:	f7fe f99f 	bl	80074d4 <HAL_GetTick>
 8009196:	0003      	movs	r3, r0
 8009198:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800919a:	e00b      	b.n	80091b4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800919c:	f7fe f99a 	bl	80074d4 <HAL_GetTick>
 80091a0:	0002      	movs	r2, r0
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	1ad3      	subs	r3, r2, r3
 80091a6:	2b02      	cmp	r3, #2
 80091a8:	d904      	bls.n	80091b4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80091aa:	2313      	movs	r3, #19
 80091ac:	18fb      	adds	r3, r7, r3
 80091ae:	2203      	movs	r2, #3
 80091b0:	701a      	strb	r2, [r3, #0]
        break;
 80091b2:	e005      	b.n	80091c0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80091b4:	4bac      	ldr	r3, [pc, #688]	@ (8009468 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80091b6:	681a      	ldr	r2, [r3, #0]
 80091b8:	2380      	movs	r3, #128	@ 0x80
 80091ba:	005b      	lsls	r3, r3, #1
 80091bc:	4013      	ands	r3, r2
 80091be:	d0ed      	beq.n	800919c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80091c0:	2313      	movs	r3, #19
 80091c2:	18fb      	adds	r3, r7, r3
 80091c4:	781b      	ldrb	r3, [r3, #0]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d154      	bne.n	8009274 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80091ca:	4ba6      	ldr	r3, [pc, #664]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80091cc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80091ce:	23c0      	movs	r3, #192	@ 0xc0
 80091d0:	009b      	lsls	r3, r3, #2
 80091d2:	4013      	ands	r3, r2
 80091d4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d019      	beq.n	8009210 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091e0:	697a      	ldr	r2, [r7, #20]
 80091e2:	429a      	cmp	r2, r3
 80091e4:	d014      	beq.n	8009210 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80091e6:	4b9f      	ldr	r3, [pc, #636]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80091e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091ea:	4aa0      	ldr	r2, [pc, #640]	@ (800946c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80091ec:	4013      	ands	r3, r2
 80091ee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80091f0:	4b9c      	ldr	r3, [pc, #624]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80091f2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80091f4:	4b9b      	ldr	r3, [pc, #620]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80091f6:	2180      	movs	r1, #128	@ 0x80
 80091f8:	0249      	lsls	r1, r1, #9
 80091fa:	430a      	orrs	r2, r1
 80091fc:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80091fe:	4b99      	ldr	r3, [pc, #612]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009200:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009202:	4b98      	ldr	r3, [pc, #608]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009204:	499a      	ldr	r1, [pc, #616]	@ (8009470 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8009206:	400a      	ands	r2, r1
 8009208:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800920a:	4b96      	ldr	r3, [pc, #600]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800920c:	697a      	ldr	r2, [r7, #20]
 800920e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009210:	697b      	ldr	r3, [r7, #20]
 8009212:	2201      	movs	r2, #1
 8009214:	4013      	ands	r3, r2
 8009216:	d016      	beq.n	8009246 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009218:	f7fe f95c 	bl	80074d4 <HAL_GetTick>
 800921c:	0003      	movs	r3, r0
 800921e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009220:	e00c      	b.n	800923c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009222:	f7fe f957 	bl	80074d4 <HAL_GetTick>
 8009226:	0002      	movs	r2, r0
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	1ad3      	subs	r3, r2, r3
 800922c:	4a91      	ldr	r2, [pc, #580]	@ (8009474 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800922e:	4293      	cmp	r3, r2
 8009230:	d904      	bls.n	800923c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8009232:	2313      	movs	r3, #19
 8009234:	18fb      	adds	r3, r7, r3
 8009236:	2203      	movs	r2, #3
 8009238:	701a      	strb	r2, [r3, #0]
            break;
 800923a:	e004      	b.n	8009246 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800923c:	4b89      	ldr	r3, [pc, #548]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800923e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009240:	2202      	movs	r2, #2
 8009242:	4013      	ands	r3, r2
 8009244:	d0ed      	beq.n	8009222 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8009246:	2313      	movs	r3, #19
 8009248:	18fb      	adds	r3, r7, r3
 800924a:	781b      	ldrb	r3, [r3, #0]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d10a      	bne.n	8009266 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009250:	4b84      	ldr	r3, [pc, #528]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009252:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009254:	4a85      	ldr	r2, [pc, #532]	@ (800946c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8009256:	4013      	ands	r3, r2
 8009258:	0019      	movs	r1, r3
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800925e:	4b81      	ldr	r3, [pc, #516]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009260:	430a      	orrs	r2, r1
 8009262:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009264:	e00c      	b.n	8009280 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009266:	2312      	movs	r3, #18
 8009268:	18fb      	adds	r3, r7, r3
 800926a:	2213      	movs	r2, #19
 800926c:	18ba      	adds	r2, r7, r2
 800926e:	7812      	ldrb	r2, [r2, #0]
 8009270:	701a      	strb	r2, [r3, #0]
 8009272:	e005      	b.n	8009280 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009274:	2312      	movs	r3, #18
 8009276:	18fb      	adds	r3, r7, r3
 8009278:	2213      	movs	r2, #19
 800927a:	18ba      	adds	r2, r7, r2
 800927c:	7812      	ldrb	r2, [r2, #0]
 800927e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009280:	2311      	movs	r3, #17
 8009282:	18fb      	adds	r3, r7, r3
 8009284:	781b      	ldrb	r3, [r3, #0]
 8009286:	2b01      	cmp	r3, #1
 8009288:	d105      	bne.n	8009296 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800928a:	4b76      	ldr	r3, [pc, #472]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800928c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800928e:	4b75      	ldr	r3, [pc, #468]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009290:	4979      	ldr	r1, [pc, #484]	@ (8009478 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8009292:	400a      	ands	r2, r1
 8009294:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	2201      	movs	r2, #1
 800929c:	4013      	ands	r3, r2
 800929e:	d009      	beq.n	80092b4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80092a0:	4b70      	ldr	r3, [pc, #448]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80092a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092a4:	2203      	movs	r2, #3
 80092a6:	4393      	bics	r3, r2
 80092a8:	0019      	movs	r1, r3
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	685a      	ldr	r2, [r3, #4]
 80092ae:	4b6d      	ldr	r3, [pc, #436]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80092b0:	430a      	orrs	r2, r1
 80092b2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	2202      	movs	r2, #2
 80092ba:	4013      	ands	r3, r2
 80092bc:	d009      	beq.n	80092d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80092be:	4b69      	ldr	r3, [pc, #420]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80092c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092c2:	220c      	movs	r2, #12
 80092c4:	4393      	bics	r3, r2
 80092c6:	0019      	movs	r1, r3
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	689a      	ldr	r2, [r3, #8]
 80092cc:	4b65      	ldr	r3, [pc, #404]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80092ce:	430a      	orrs	r2, r1
 80092d0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	2210      	movs	r2, #16
 80092d8:	4013      	ands	r3, r2
 80092da:	d009      	beq.n	80092f0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80092dc:	4b61      	ldr	r3, [pc, #388]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80092de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092e0:	4a66      	ldr	r2, [pc, #408]	@ (800947c <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80092e2:	4013      	ands	r3, r2
 80092e4:	0019      	movs	r1, r3
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	68da      	ldr	r2, [r3, #12]
 80092ea:	4b5e      	ldr	r3, [pc, #376]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80092ec:	430a      	orrs	r2, r1
 80092ee:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681a      	ldr	r2, [r3, #0]
 80092f4:	2380      	movs	r3, #128	@ 0x80
 80092f6:	009b      	lsls	r3, r3, #2
 80092f8:	4013      	ands	r3, r2
 80092fa:	d009      	beq.n	8009310 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80092fc:	4b59      	ldr	r3, [pc, #356]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80092fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009300:	4a5f      	ldr	r2, [pc, #380]	@ (8009480 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8009302:	4013      	ands	r3, r2
 8009304:	0019      	movs	r1, r3
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	699a      	ldr	r2, [r3, #24]
 800930a:	4b56      	ldr	r3, [pc, #344]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800930c:	430a      	orrs	r2, r1
 800930e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681a      	ldr	r2, [r3, #0]
 8009314:	2380      	movs	r3, #128	@ 0x80
 8009316:	00db      	lsls	r3, r3, #3
 8009318:	4013      	ands	r3, r2
 800931a:	d009      	beq.n	8009330 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800931c:	4b51      	ldr	r3, [pc, #324]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800931e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009320:	4a58      	ldr	r2, [pc, #352]	@ (8009484 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8009322:	4013      	ands	r3, r2
 8009324:	0019      	movs	r1, r3
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	69da      	ldr	r2, [r3, #28]
 800932a:	4b4e      	ldr	r3, [pc, #312]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800932c:	430a      	orrs	r2, r1
 800932e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	2220      	movs	r2, #32
 8009336:	4013      	ands	r3, r2
 8009338:	d009      	beq.n	800934e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800933a:	4b4a      	ldr	r3, [pc, #296]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800933c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800933e:	4a52      	ldr	r2, [pc, #328]	@ (8009488 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8009340:	4013      	ands	r3, r2
 8009342:	0019      	movs	r1, r3
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	691a      	ldr	r2, [r3, #16]
 8009348:	4b46      	ldr	r3, [pc, #280]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800934a:	430a      	orrs	r2, r1
 800934c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681a      	ldr	r2, [r3, #0]
 8009352:	2380      	movs	r3, #128	@ 0x80
 8009354:	01db      	lsls	r3, r3, #7
 8009356:	4013      	ands	r3, r2
 8009358:	d015      	beq.n	8009386 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800935a:	4b42      	ldr	r3, [pc, #264]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800935c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800935e:	009b      	lsls	r3, r3, #2
 8009360:	0899      	lsrs	r1, r3, #2
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6a1a      	ldr	r2, [r3, #32]
 8009366:	4b3f      	ldr	r3, [pc, #252]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009368:	430a      	orrs	r2, r1
 800936a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6a1a      	ldr	r2, [r3, #32]
 8009370:	2380      	movs	r3, #128	@ 0x80
 8009372:	05db      	lsls	r3, r3, #23
 8009374:	429a      	cmp	r2, r3
 8009376:	d106      	bne.n	8009386 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8009378:	4b3a      	ldr	r3, [pc, #232]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800937a:	68da      	ldr	r2, [r3, #12]
 800937c:	4b39      	ldr	r3, [pc, #228]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800937e:	2180      	movs	r1, #128	@ 0x80
 8009380:	0249      	lsls	r1, r1, #9
 8009382:	430a      	orrs	r2, r1
 8009384:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681a      	ldr	r2, [r3, #0]
 800938a:	2380      	movs	r3, #128	@ 0x80
 800938c:	031b      	lsls	r3, r3, #12
 800938e:	4013      	ands	r3, r2
 8009390:	d009      	beq.n	80093a6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009392:	4b34      	ldr	r3, [pc, #208]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009394:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009396:	2240      	movs	r2, #64	@ 0x40
 8009398:	4393      	bics	r3, r2
 800939a:	0019      	movs	r1, r3
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80093a0:	4b30      	ldr	r3, [pc, #192]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80093a2:	430a      	orrs	r2, r1
 80093a4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681a      	ldr	r2, [r3, #0]
 80093aa:	2380      	movs	r3, #128	@ 0x80
 80093ac:	039b      	lsls	r3, r3, #14
 80093ae:	4013      	ands	r3, r2
 80093b0:	d016      	beq.n	80093e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80093b2:	4b2c      	ldr	r3, [pc, #176]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80093b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093b6:	4a35      	ldr	r2, [pc, #212]	@ (800948c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80093b8:	4013      	ands	r3, r2
 80093ba:	0019      	movs	r1, r3
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80093c0:	4b28      	ldr	r3, [pc, #160]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80093c2:	430a      	orrs	r2, r1
 80093c4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80093ca:	2380      	movs	r3, #128	@ 0x80
 80093cc:	03db      	lsls	r3, r3, #15
 80093ce:	429a      	cmp	r2, r3
 80093d0:	d106      	bne.n	80093e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80093d2:	4b24      	ldr	r3, [pc, #144]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80093d4:	68da      	ldr	r2, [r3, #12]
 80093d6:	4b23      	ldr	r3, [pc, #140]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80093d8:	2180      	movs	r1, #128	@ 0x80
 80093da:	0449      	lsls	r1, r1, #17
 80093dc:	430a      	orrs	r2, r1
 80093de:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681a      	ldr	r2, [r3, #0]
 80093e4:	2380      	movs	r3, #128	@ 0x80
 80093e6:	03db      	lsls	r3, r3, #15
 80093e8:	4013      	ands	r3, r2
 80093ea:	d016      	beq.n	800941a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80093ec:	4b1d      	ldr	r3, [pc, #116]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80093ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093f0:	4a27      	ldr	r2, [pc, #156]	@ (8009490 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 80093f2:	4013      	ands	r3, r2
 80093f4:	0019      	movs	r1, r3
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093fa:	4b1a      	ldr	r3, [pc, #104]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80093fc:	430a      	orrs	r2, r1
 80093fe:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009404:	2380      	movs	r3, #128	@ 0x80
 8009406:	045b      	lsls	r3, r3, #17
 8009408:	429a      	cmp	r2, r3
 800940a:	d106      	bne.n	800941a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800940c:	4b15      	ldr	r3, [pc, #84]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800940e:	68da      	ldr	r2, [r3, #12]
 8009410:	4b14      	ldr	r3, [pc, #80]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009412:	2180      	movs	r1, #128	@ 0x80
 8009414:	0449      	lsls	r1, r1, #17
 8009416:	430a      	orrs	r2, r1
 8009418:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681a      	ldr	r2, [r3, #0]
 800941e:	2380      	movs	r3, #128	@ 0x80
 8009420:	011b      	lsls	r3, r3, #4
 8009422:	4013      	ands	r3, r2
 8009424:	d016      	beq.n	8009454 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8009426:	4b0f      	ldr	r3, [pc, #60]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009428:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800942a:	4a1a      	ldr	r2, [pc, #104]	@ (8009494 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 800942c:	4013      	ands	r3, r2
 800942e:	0019      	movs	r1, r3
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	695a      	ldr	r2, [r3, #20]
 8009434:	4b0b      	ldr	r3, [pc, #44]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009436:	430a      	orrs	r2, r1
 8009438:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	695a      	ldr	r2, [r3, #20]
 800943e:	2380      	movs	r3, #128	@ 0x80
 8009440:	01db      	lsls	r3, r3, #7
 8009442:	429a      	cmp	r2, r3
 8009444:	d106      	bne.n	8009454 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8009446:	4b07      	ldr	r3, [pc, #28]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009448:	68da      	ldr	r2, [r3, #12]
 800944a:	4b06      	ldr	r3, [pc, #24]	@ (8009464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800944c:	2180      	movs	r1, #128	@ 0x80
 800944e:	0249      	lsls	r1, r1, #9
 8009450:	430a      	orrs	r2, r1
 8009452:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8009454:	2312      	movs	r3, #18
 8009456:	18fb      	adds	r3, r7, r3
 8009458:	781b      	ldrb	r3, [r3, #0]
}
 800945a:	0018      	movs	r0, r3
 800945c:	46bd      	mov	sp, r7
 800945e:	b006      	add	sp, #24
 8009460:	bd80      	pop	{r7, pc}
 8009462:	46c0      	nop			@ (mov r8, r8)
 8009464:	40021000 	.word	0x40021000
 8009468:	40007000 	.word	0x40007000
 800946c:	fffffcff 	.word	0xfffffcff
 8009470:	fffeffff 	.word	0xfffeffff
 8009474:	00001388 	.word	0x00001388
 8009478:	efffffff 	.word	0xefffffff
 800947c:	fffff3ff 	.word	0xfffff3ff
 8009480:	fff3ffff 	.word	0xfff3ffff
 8009484:	ffcfffff 	.word	0xffcfffff
 8009488:	ffffcfff 	.word	0xffffcfff
 800948c:	ffbfffff 	.word	0xffbfffff
 8009490:	feffffff 	.word	0xfeffffff
 8009494:	ffff3fff 	.word	0xffff3fff

08009498 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b082      	sub	sp, #8
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d101      	bne.n	80094aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80094a6:	2301      	movs	r3, #1
 80094a8:	e046      	b.n	8009538 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	2288      	movs	r2, #136	@ 0x88
 80094ae:	589b      	ldr	r3, [r3, r2]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d107      	bne.n	80094c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2284      	movs	r2, #132	@ 0x84
 80094b8:	2100      	movs	r1, #0
 80094ba:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	0018      	movs	r0, r3
 80094c0:	f7fd fdea 	bl	8007098 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2288      	movs	r2, #136	@ 0x88
 80094c8:	2124      	movs	r1, #36	@ 0x24
 80094ca:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	681a      	ldr	r2, [r3, #0]
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	2101      	movs	r1, #1
 80094d8:	438a      	bics	r2, r1
 80094da:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d003      	beq.n	80094ec <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	0018      	movs	r0, r3
 80094e8:	f000 fc74 	bl	8009dd4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	0018      	movs	r0, r3
 80094f0:	f000 f9b2 	bl	8009858 <UART_SetConfig>
 80094f4:	0003      	movs	r3, r0
 80094f6:	2b01      	cmp	r3, #1
 80094f8:	d101      	bne.n	80094fe <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80094fa:	2301      	movs	r3, #1
 80094fc:	e01c      	b.n	8009538 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	685a      	ldr	r2, [r3, #4]
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	490d      	ldr	r1, [pc, #52]	@ (8009540 <HAL_UART_Init+0xa8>)
 800950a:	400a      	ands	r2, r1
 800950c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	689a      	ldr	r2, [r3, #8]
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	212a      	movs	r1, #42	@ 0x2a
 800951a:	438a      	bics	r2, r1
 800951c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	681a      	ldr	r2, [r3, #0]
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	2101      	movs	r1, #1
 800952a:	430a      	orrs	r2, r1
 800952c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	0018      	movs	r0, r3
 8009532:	f000 fd03 	bl	8009f3c <UART_CheckIdleState>
 8009536:	0003      	movs	r3, r0
}
 8009538:	0018      	movs	r0, r3
 800953a:	46bd      	mov	sp, r7
 800953c:	b002      	add	sp, #8
 800953e:	bd80      	pop	{r7, pc}
 8009540:	ffffb7ff 	.word	0xffffb7ff

08009544 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b08a      	sub	sp, #40	@ 0x28
 8009548:	af02      	add	r7, sp, #8
 800954a:	60f8      	str	r0, [r7, #12]
 800954c:	60b9      	str	r1, [r7, #8]
 800954e:	603b      	str	r3, [r7, #0]
 8009550:	1dbb      	adds	r3, r7, #6
 8009552:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	2288      	movs	r2, #136	@ 0x88
 8009558:	589b      	ldr	r3, [r3, r2]
 800955a:	2b20      	cmp	r3, #32
 800955c:	d000      	beq.n	8009560 <HAL_UART_Transmit+0x1c>
 800955e:	e090      	b.n	8009682 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d003      	beq.n	800956e <HAL_UART_Transmit+0x2a>
 8009566:	1dbb      	adds	r3, r7, #6
 8009568:	881b      	ldrh	r3, [r3, #0]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d101      	bne.n	8009572 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800956e:	2301      	movs	r3, #1
 8009570:	e088      	b.n	8009684 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	689a      	ldr	r2, [r3, #8]
 8009576:	2380      	movs	r3, #128	@ 0x80
 8009578:	015b      	lsls	r3, r3, #5
 800957a:	429a      	cmp	r2, r3
 800957c:	d109      	bne.n	8009592 <HAL_UART_Transmit+0x4e>
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	691b      	ldr	r3, [r3, #16]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d105      	bne.n	8009592 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	2201      	movs	r2, #1
 800958a:	4013      	ands	r3, r2
 800958c:	d001      	beq.n	8009592 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800958e:	2301      	movs	r3, #1
 8009590:	e078      	b.n	8009684 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	2290      	movs	r2, #144	@ 0x90
 8009596:	2100      	movs	r1, #0
 8009598:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	2288      	movs	r2, #136	@ 0x88
 800959e:	2121      	movs	r1, #33	@ 0x21
 80095a0:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80095a2:	f7fd ff97 	bl	80074d4 <HAL_GetTick>
 80095a6:	0003      	movs	r3, r0
 80095a8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	1dba      	adds	r2, r7, #6
 80095ae:	2154      	movs	r1, #84	@ 0x54
 80095b0:	8812      	ldrh	r2, [r2, #0]
 80095b2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	1dba      	adds	r2, r7, #6
 80095b8:	2156      	movs	r1, #86	@ 0x56
 80095ba:	8812      	ldrh	r2, [r2, #0]
 80095bc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	689a      	ldr	r2, [r3, #8]
 80095c2:	2380      	movs	r3, #128	@ 0x80
 80095c4:	015b      	lsls	r3, r3, #5
 80095c6:	429a      	cmp	r2, r3
 80095c8:	d108      	bne.n	80095dc <HAL_UART_Transmit+0x98>
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	691b      	ldr	r3, [r3, #16]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d104      	bne.n	80095dc <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80095d2:	2300      	movs	r3, #0
 80095d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	61bb      	str	r3, [r7, #24]
 80095da:	e003      	b.n	80095e4 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80095e0:	2300      	movs	r3, #0
 80095e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80095e4:	e030      	b.n	8009648 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80095e6:	697a      	ldr	r2, [r7, #20]
 80095e8:	68f8      	ldr	r0, [r7, #12]
 80095ea:	683b      	ldr	r3, [r7, #0]
 80095ec:	9300      	str	r3, [sp, #0]
 80095ee:	0013      	movs	r3, r2
 80095f0:	2200      	movs	r2, #0
 80095f2:	2180      	movs	r1, #128	@ 0x80
 80095f4:	f000 fd4c 	bl	800a090 <UART_WaitOnFlagUntilTimeout>
 80095f8:	1e03      	subs	r3, r0, #0
 80095fa:	d005      	beq.n	8009608 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	2288      	movs	r2, #136	@ 0x88
 8009600:	2120      	movs	r1, #32
 8009602:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009604:	2303      	movs	r3, #3
 8009606:	e03d      	b.n	8009684 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8009608:	69fb      	ldr	r3, [r7, #28]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d10b      	bne.n	8009626 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800960e:	69bb      	ldr	r3, [r7, #24]
 8009610:	881b      	ldrh	r3, [r3, #0]
 8009612:	001a      	movs	r2, r3
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	05d2      	lsls	r2, r2, #23
 800961a:	0dd2      	lsrs	r2, r2, #23
 800961c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800961e:	69bb      	ldr	r3, [r7, #24]
 8009620:	3302      	adds	r3, #2
 8009622:	61bb      	str	r3, [r7, #24]
 8009624:	e007      	b.n	8009636 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009626:	69fb      	ldr	r3, [r7, #28]
 8009628:	781a      	ldrb	r2, [r3, #0]
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009630:	69fb      	ldr	r3, [r7, #28]
 8009632:	3301      	adds	r3, #1
 8009634:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	2256      	movs	r2, #86	@ 0x56
 800963a:	5a9b      	ldrh	r3, [r3, r2]
 800963c:	b29b      	uxth	r3, r3
 800963e:	3b01      	subs	r3, #1
 8009640:	b299      	uxth	r1, r3
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	2256      	movs	r2, #86	@ 0x56
 8009646:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	2256      	movs	r2, #86	@ 0x56
 800964c:	5a9b      	ldrh	r3, [r3, r2]
 800964e:	b29b      	uxth	r3, r3
 8009650:	2b00      	cmp	r3, #0
 8009652:	d1c8      	bne.n	80095e6 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009654:	697a      	ldr	r2, [r7, #20]
 8009656:	68f8      	ldr	r0, [r7, #12]
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	9300      	str	r3, [sp, #0]
 800965c:	0013      	movs	r3, r2
 800965e:	2200      	movs	r2, #0
 8009660:	2140      	movs	r1, #64	@ 0x40
 8009662:	f000 fd15 	bl	800a090 <UART_WaitOnFlagUntilTimeout>
 8009666:	1e03      	subs	r3, r0, #0
 8009668:	d005      	beq.n	8009676 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	2288      	movs	r2, #136	@ 0x88
 800966e:	2120      	movs	r1, #32
 8009670:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8009672:	2303      	movs	r3, #3
 8009674:	e006      	b.n	8009684 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	2288      	movs	r2, #136	@ 0x88
 800967a:	2120      	movs	r1, #32
 800967c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800967e:	2300      	movs	r3, #0
 8009680:	e000      	b.n	8009684 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8009682:	2302      	movs	r3, #2
  }
}
 8009684:	0018      	movs	r0, r3
 8009686:	46bd      	mov	sp, r7
 8009688:	b008      	add	sp, #32
 800968a:	bd80      	pop	{r7, pc}

0800968c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b08a      	sub	sp, #40	@ 0x28
 8009690:	af02      	add	r7, sp, #8
 8009692:	60f8      	str	r0, [r7, #12]
 8009694:	60b9      	str	r1, [r7, #8]
 8009696:	603b      	str	r3, [r7, #0]
 8009698:	1dbb      	adds	r3, r7, #6
 800969a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	228c      	movs	r2, #140	@ 0x8c
 80096a0:	589b      	ldr	r3, [r3, r2]
 80096a2:	2b20      	cmp	r3, #32
 80096a4:	d000      	beq.n	80096a8 <HAL_UART_Receive+0x1c>
 80096a6:	e0d0      	b.n	800984a <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 80096a8:	68bb      	ldr	r3, [r7, #8]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d003      	beq.n	80096b6 <HAL_UART_Receive+0x2a>
 80096ae:	1dbb      	adds	r3, r7, #6
 80096b0:	881b      	ldrh	r3, [r3, #0]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d101      	bne.n	80096ba <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 80096b6:	2301      	movs	r3, #1
 80096b8:	e0c8      	b.n	800984c <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	689a      	ldr	r2, [r3, #8]
 80096be:	2380      	movs	r3, #128	@ 0x80
 80096c0:	015b      	lsls	r3, r3, #5
 80096c2:	429a      	cmp	r2, r3
 80096c4:	d109      	bne.n	80096da <HAL_UART_Receive+0x4e>
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	691b      	ldr	r3, [r3, #16]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d105      	bne.n	80096da <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80096ce:	68bb      	ldr	r3, [r7, #8]
 80096d0:	2201      	movs	r2, #1
 80096d2:	4013      	ands	r3, r2
 80096d4:	d001      	beq.n	80096da <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 80096d6:	2301      	movs	r3, #1
 80096d8:	e0b8      	b.n	800984c <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	2290      	movs	r2, #144	@ 0x90
 80096de:	2100      	movs	r1, #0
 80096e0:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	228c      	movs	r2, #140	@ 0x8c
 80096e6:	2122      	movs	r1, #34	@ 0x22
 80096e8:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	2200      	movs	r2, #0
 80096ee:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80096f0:	f7fd fef0 	bl	80074d4 <HAL_GetTick>
 80096f4:	0003      	movs	r3, r0
 80096f6:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	1dba      	adds	r2, r7, #6
 80096fc:	215c      	movs	r1, #92	@ 0x5c
 80096fe:	8812      	ldrh	r2, [r2, #0]
 8009700:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	1dba      	adds	r2, r7, #6
 8009706:	215e      	movs	r1, #94	@ 0x5e
 8009708:	8812      	ldrh	r2, [r2, #0]
 800970a:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	689a      	ldr	r2, [r3, #8]
 8009710:	2380      	movs	r3, #128	@ 0x80
 8009712:	015b      	lsls	r3, r3, #5
 8009714:	429a      	cmp	r2, r3
 8009716:	d10d      	bne.n	8009734 <HAL_UART_Receive+0xa8>
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	691b      	ldr	r3, [r3, #16]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d104      	bne.n	800972a <HAL_UART_Receive+0x9e>
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	2260      	movs	r2, #96	@ 0x60
 8009724:	494b      	ldr	r1, [pc, #300]	@ (8009854 <HAL_UART_Receive+0x1c8>)
 8009726:	5299      	strh	r1, [r3, r2]
 8009728:	e02e      	b.n	8009788 <HAL_UART_Receive+0xfc>
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	2260      	movs	r2, #96	@ 0x60
 800972e:	21ff      	movs	r1, #255	@ 0xff
 8009730:	5299      	strh	r1, [r3, r2]
 8009732:	e029      	b.n	8009788 <HAL_UART_Receive+0xfc>
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	689b      	ldr	r3, [r3, #8]
 8009738:	2b00      	cmp	r3, #0
 800973a:	d10d      	bne.n	8009758 <HAL_UART_Receive+0xcc>
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	691b      	ldr	r3, [r3, #16]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d104      	bne.n	800974e <HAL_UART_Receive+0xc2>
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	2260      	movs	r2, #96	@ 0x60
 8009748:	21ff      	movs	r1, #255	@ 0xff
 800974a:	5299      	strh	r1, [r3, r2]
 800974c:	e01c      	b.n	8009788 <HAL_UART_Receive+0xfc>
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	2260      	movs	r2, #96	@ 0x60
 8009752:	217f      	movs	r1, #127	@ 0x7f
 8009754:	5299      	strh	r1, [r3, r2]
 8009756:	e017      	b.n	8009788 <HAL_UART_Receive+0xfc>
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	689a      	ldr	r2, [r3, #8]
 800975c:	2380      	movs	r3, #128	@ 0x80
 800975e:	055b      	lsls	r3, r3, #21
 8009760:	429a      	cmp	r2, r3
 8009762:	d10d      	bne.n	8009780 <HAL_UART_Receive+0xf4>
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	691b      	ldr	r3, [r3, #16]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d104      	bne.n	8009776 <HAL_UART_Receive+0xea>
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	2260      	movs	r2, #96	@ 0x60
 8009770:	217f      	movs	r1, #127	@ 0x7f
 8009772:	5299      	strh	r1, [r3, r2]
 8009774:	e008      	b.n	8009788 <HAL_UART_Receive+0xfc>
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	2260      	movs	r2, #96	@ 0x60
 800977a:	213f      	movs	r1, #63	@ 0x3f
 800977c:	5299      	strh	r1, [r3, r2]
 800977e:	e003      	b.n	8009788 <HAL_UART_Receive+0xfc>
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	2260      	movs	r2, #96	@ 0x60
 8009784:	2100      	movs	r1, #0
 8009786:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8009788:	2312      	movs	r3, #18
 800978a:	18fb      	adds	r3, r7, r3
 800978c:	68fa      	ldr	r2, [r7, #12]
 800978e:	2160      	movs	r1, #96	@ 0x60
 8009790:	5a52      	ldrh	r2, [r2, r1]
 8009792:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	689a      	ldr	r2, [r3, #8]
 8009798:	2380      	movs	r3, #128	@ 0x80
 800979a:	015b      	lsls	r3, r3, #5
 800979c:	429a      	cmp	r2, r3
 800979e:	d108      	bne.n	80097b2 <HAL_UART_Receive+0x126>
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	691b      	ldr	r3, [r3, #16]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d104      	bne.n	80097b2 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 80097a8:	2300      	movs	r3, #0
 80097aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	61bb      	str	r3, [r7, #24]
 80097b0:	e003      	b.n	80097ba <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 80097b2:	68bb      	ldr	r3, [r7, #8]
 80097b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80097b6:	2300      	movs	r3, #0
 80097b8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80097ba:	e03a      	b.n	8009832 <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80097bc:	697a      	ldr	r2, [r7, #20]
 80097be:	68f8      	ldr	r0, [r7, #12]
 80097c0:	683b      	ldr	r3, [r7, #0]
 80097c2:	9300      	str	r3, [sp, #0]
 80097c4:	0013      	movs	r3, r2
 80097c6:	2200      	movs	r2, #0
 80097c8:	2120      	movs	r1, #32
 80097ca:	f000 fc61 	bl	800a090 <UART_WaitOnFlagUntilTimeout>
 80097ce:	1e03      	subs	r3, r0, #0
 80097d0:	d005      	beq.n	80097de <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	228c      	movs	r2, #140	@ 0x8c
 80097d6:	2120      	movs	r1, #32
 80097d8:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80097da:	2303      	movs	r3, #3
 80097dc:	e036      	b.n	800984c <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 80097de:	69fb      	ldr	r3, [r7, #28]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d10e      	bne.n	8009802 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097ea:	b29b      	uxth	r3, r3
 80097ec:	2212      	movs	r2, #18
 80097ee:	18ba      	adds	r2, r7, r2
 80097f0:	8812      	ldrh	r2, [r2, #0]
 80097f2:	4013      	ands	r3, r2
 80097f4:	b29a      	uxth	r2, r3
 80097f6:	69bb      	ldr	r3, [r7, #24]
 80097f8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80097fa:	69bb      	ldr	r3, [r7, #24]
 80097fc:	3302      	adds	r3, #2
 80097fe:	61bb      	str	r3, [r7, #24]
 8009800:	e00e      	b.n	8009820 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009808:	b2db      	uxtb	r3, r3
 800980a:	2212      	movs	r2, #18
 800980c:	18ba      	adds	r2, r7, r2
 800980e:	8812      	ldrh	r2, [r2, #0]
 8009810:	b2d2      	uxtb	r2, r2
 8009812:	4013      	ands	r3, r2
 8009814:	b2da      	uxtb	r2, r3
 8009816:	69fb      	ldr	r3, [r7, #28]
 8009818:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800981a:	69fb      	ldr	r3, [r7, #28]
 800981c:	3301      	adds	r3, #1
 800981e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	225e      	movs	r2, #94	@ 0x5e
 8009824:	5a9b      	ldrh	r3, [r3, r2]
 8009826:	b29b      	uxth	r3, r3
 8009828:	3b01      	subs	r3, #1
 800982a:	b299      	uxth	r1, r3
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	225e      	movs	r2, #94	@ 0x5e
 8009830:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	225e      	movs	r2, #94	@ 0x5e
 8009836:	5a9b      	ldrh	r3, [r3, r2]
 8009838:	b29b      	uxth	r3, r3
 800983a:	2b00      	cmp	r3, #0
 800983c:	d1be      	bne.n	80097bc <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	228c      	movs	r2, #140	@ 0x8c
 8009842:	2120      	movs	r1, #32
 8009844:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8009846:	2300      	movs	r3, #0
 8009848:	e000      	b.n	800984c <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 800984a:	2302      	movs	r3, #2
  }
}
 800984c:	0018      	movs	r0, r3
 800984e:	46bd      	mov	sp, r7
 8009850:	b008      	add	sp, #32
 8009852:	bd80      	pop	{r7, pc}
 8009854:	000001ff 	.word	0x000001ff

08009858 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009858:	b5b0      	push	{r4, r5, r7, lr}
 800985a:	b090      	sub	sp, #64	@ 0x40
 800985c:	af00      	add	r7, sp, #0
 800985e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009860:	231a      	movs	r3, #26
 8009862:	2220      	movs	r2, #32
 8009864:	189b      	adds	r3, r3, r2
 8009866:	19db      	adds	r3, r3, r7
 8009868:	2200      	movs	r2, #0
 800986a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800986c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800986e:	689a      	ldr	r2, [r3, #8]
 8009870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009872:	691b      	ldr	r3, [r3, #16]
 8009874:	431a      	orrs	r2, r3
 8009876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009878:	695b      	ldr	r3, [r3, #20]
 800987a:	431a      	orrs	r2, r3
 800987c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800987e:	69db      	ldr	r3, [r3, #28]
 8009880:	4313      	orrs	r3, r2
 8009882:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	4aaf      	ldr	r2, [pc, #700]	@ (8009b48 <UART_SetConfig+0x2f0>)
 800988c:	4013      	ands	r3, r2
 800988e:	0019      	movs	r1, r3
 8009890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009892:	681a      	ldr	r2, [r3, #0]
 8009894:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009896:	430b      	orrs	r3, r1
 8009898:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800989a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	685b      	ldr	r3, [r3, #4]
 80098a0:	4aaa      	ldr	r2, [pc, #680]	@ (8009b4c <UART_SetConfig+0x2f4>)
 80098a2:	4013      	ands	r3, r2
 80098a4:	0018      	movs	r0, r3
 80098a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098a8:	68d9      	ldr	r1, [r3, #12]
 80098aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ac:	681a      	ldr	r2, [r3, #0]
 80098ae:	0003      	movs	r3, r0
 80098b0:	430b      	orrs	r3, r1
 80098b2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80098b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098b6:	699b      	ldr	r3, [r3, #24]
 80098b8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80098ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	4aa4      	ldr	r2, [pc, #656]	@ (8009b50 <UART_SetConfig+0x2f8>)
 80098c0:	4293      	cmp	r3, r2
 80098c2:	d004      	beq.n	80098ce <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80098c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098c6:	6a1b      	ldr	r3, [r3, #32]
 80098c8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80098ca:	4313      	orrs	r3, r2
 80098cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80098ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	689b      	ldr	r3, [r3, #8]
 80098d4:	4a9f      	ldr	r2, [pc, #636]	@ (8009b54 <UART_SetConfig+0x2fc>)
 80098d6:	4013      	ands	r3, r2
 80098d8:	0019      	movs	r1, r3
 80098da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098dc:	681a      	ldr	r2, [r3, #0]
 80098de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098e0:	430b      	orrs	r3, r1
 80098e2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80098e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098ea:	220f      	movs	r2, #15
 80098ec:	4393      	bics	r3, r2
 80098ee:	0018      	movs	r0, r3
 80098f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098f2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80098f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098f6:	681a      	ldr	r2, [r3, #0]
 80098f8:	0003      	movs	r3, r0
 80098fa:	430b      	orrs	r3, r1
 80098fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80098fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	4a95      	ldr	r2, [pc, #596]	@ (8009b58 <UART_SetConfig+0x300>)
 8009904:	4293      	cmp	r3, r2
 8009906:	d131      	bne.n	800996c <UART_SetConfig+0x114>
 8009908:	4b94      	ldr	r3, [pc, #592]	@ (8009b5c <UART_SetConfig+0x304>)
 800990a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800990c:	2203      	movs	r2, #3
 800990e:	4013      	ands	r3, r2
 8009910:	2b03      	cmp	r3, #3
 8009912:	d01d      	beq.n	8009950 <UART_SetConfig+0xf8>
 8009914:	d823      	bhi.n	800995e <UART_SetConfig+0x106>
 8009916:	2b02      	cmp	r3, #2
 8009918:	d00c      	beq.n	8009934 <UART_SetConfig+0xdc>
 800991a:	d820      	bhi.n	800995e <UART_SetConfig+0x106>
 800991c:	2b00      	cmp	r3, #0
 800991e:	d002      	beq.n	8009926 <UART_SetConfig+0xce>
 8009920:	2b01      	cmp	r3, #1
 8009922:	d00e      	beq.n	8009942 <UART_SetConfig+0xea>
 8009924:	e01b      	b.n	800995e <UART_SetConfig+0x106>
 8009926:	231b      	movs	r3, #27
 8009928:	2220      	movs	r2, #32
 800992a:	189b      	adds	r3, r3, r2
 800992c:	19db      	adds	r3, r3, r7
 800992e:	2200      	movs	r2, #0
 8009930:	701a      	strb	r2, [r3, #0]
 8009932:	e0b4      	b.n	8009a9e <UART_SetConfig+0x246>
 8009934:	231b      	movs	r3, #27
 8009936:	2220      	movs	r2, #32
 8009938:	189b      	adds	r3, r3, r2
 800993a:	19db      	adds	r3, r3, r7
 800993c:	2202      	movs	r2, #2
 800993e:	701a      	strb	r2, [r3, #0]
 8009940:	e0ad      	b.n	8009a9e <UART_SetConfig+0x246>
 8009942:	231b      	movs	r3, #27
 8009944:	2220      	movs	r2, #32
 8009946:	189b      	adds	r3, r3, r2
 8009948:	19db      	adds	r3, r3, r7
 800994a:	2204      	movs	r2, #4
 800994c:	701a      	strb	r2, [r3, #0]
 800994e:	e0a6      	b.n	8009a9e <UART_SetConfig+0x246>
 8009950:	231b      	movs	r3, #27
 8009952:	2220      	movs	r2, #32
 8009954:	189b      	adds	r3, r3, r2
 8009956:	19db      	adds	r3, r3, r7
 8009958:	2208      	movs	r2, #8
 800995a:	701a      	strb	r2, [r3, #0]
 800995c:	e09f      	b.n	8009a9e <UART_SetConfig+0x246>
 800995e:	231b      	movs	r3, #27
 8009960:	2220      	movs	r2, #32
 8009962:	189b      	adds	r3, r3, r2
 8009964:	19db      	adds	r3, r3, r7
 8009966:	2210      	movs	r2, #16
 8009968:	701a      	strb	r2, [r3, #0]
 800996a:	e098      	b.n	8009a9e <UART_SetConfig+0x246>
 800996c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	4a7b      	ldr	r2, [pc, #492]	@ (8009b60 <UART_SetConfig+0x308>)
 8009972:	4293      	cmp	r3, r2
 8009974:	d131      	bne.n	80099da <UART_SetConfig+0x182>
 8009976:	4b79      	ldr	r3, [pc, #484]	@ (8009b5c <UART_SetConfig+0x304>)
 8009978:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800997a:	220c      	movs	r2, #12
 800997c:	4013      	ands	r3, r2
 800997e:	2b0c      	cmp	r3, #12
 8009980:	d01d      	beq.n	80099be <UART_SetConfig+0x166>
 8009982:	d823      	bhi.n	80099cc <UART_SetConfig+0x174>
 8009984:	2b08      	cmp	r3, #8
 8009986:	d00c      	beq.n	80099a2 <UART_SetConfig+0x14a>
 8009988:	d820      	bhi.n	80099cc <UART_SetConfig+0x174>
 800998a:	2b00      	cmp	r3, #0
 800998c:	d002      	beq.n	8009994 <UART_SetConfig+0x13c>
 800998e:	2b04      	cmp	r3, #4
 8009990:	d00e      	beq.n	80099b0 <UART_SetConfig+0x158>
 8009992:	e01b      	b.n	80099cc <UART_SetConfig+0x174>
 8009994:	231b      	movs	r3, #27
 8009996:	2220      	movs	r2, #32
 8009998:	189b      	adds	r3, r3, r2
 800999a:	19db      	adds	r3, r3, r7
 800999c:	2200      	movs	r2, #0
 800999e:	701a      	strb	r2, [r3, #0]
 80099a0:	e07d      	b.n	8009a9e <UART_SetConfig+0x246>
 80099a2:	231b      	movs	r3, #27
 80099a4:	2220      	movs	r2, #32
 80099a6:	189b      	adds	r3, r3, r2
 80099a8:	19db      	adds	r3, r3, r7
 80099aa:	2202      	movs	r2, #2
 80099ac:	701a      	strb	r2, [r3, #0]
 80099ae:	e076      	b.n	8009a9e <UART_SetConfig+0x246>
 80099b0:	231b      	movs	r3, #27
 80099b2:	2220      	movs	r2, #32
 80099b4:	189b      	adds	r3, r3, r2
 80099b6:	19db      	adds	r3, r3, r7
 80099b8:	2204      	movs	r2, #4
 80099ba:	701a      	strb	r2, [r3, #0]
 80099bc:	e06f      	b.n	8009a9e <UART_SetConfig+0x246>
 80099be:	231b      	movs	r3, #27
 80099c0:	2220      	movs	r2, #32
 80099c2:	189b      	adds	r3, r3, r2
 80099c4:	19db      	adds	r3, r3, r7
 80099c6:	2208      	movs	r2, #8
 80099c8:	701a      	strb	r2, [r3, #0]
 80099ca:	e068      	b.n	8009a9e <UART_SetConfig+0x246>
 80099cc:	231b      	movs	r3, #27
 80099ce:	2220      	movs	r2, #32
 80099d0:	189b      	adds	r3, r3, r2
 80099d2:	19db      	adds	r3, r3, r7
 80099d4:	2210      	movs	r2, #16
 80099d6:	701a      	strb	r2, [r3, #0]
 80099d8:	e061      	b.n	8009a9e <UART_SetConfig+0x246>
 80099da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	4a61      	ldr	r2, [pc, #388]	@ (8009b64 <UART_SetConfig+0x30c>)
 80099e0:	4293      	cmp	r3, r2
 80099e2:	d106      	bne.n	80099f2 <UART_SetConfig+0x19a>
 80099e4:	231b      	movs	r3, #27
 80099e6:	2220      	movs	r2, #32
 80099e8:	189b      	adds	r3, r3, r2
 80099ea:	19db      	adds	r3, r3, r7
 80099ec:	2200      	movs	r2, #0
 80099ee:	701a      	strb	r2, [r3, #0]
 80099f0:	e055      	b.n	8009a9e <UART_SetConfig+0x246>
 80099f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	4a5c      	ldr	r2, [pc, #368]	@ (8009b68 <UART_SetConfig+0x310>)
 80099f8:	4293      	cmp	r3, r2
 80099fa:	d106      	bne.n	8009a0a <UART_SetConfig+0x1b2>
 80099fc:	231b      	movs	r3, #27
 80099fe:	2220      	movs	r2, #32
 8009a00:	189b      	adds	r3, r3, r2
 8009a02:	19db      	adds	r3, r3, r7
 8009a04:	2200      	movs	r2, #0
 8009a06:	701a      	strb	r2, [r3, #0]
 8009a08:	e049      	b.n	8009a9e <UART_SetConfig+0x246>
 8009a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	4a50      	ldr	r2, [pc, #320]	@ (8009b50 <UART_SetConfig+0x2f8>)
 8009a10:	4293      	cmp	r3, r2
 8009a12:	d13e      	bne.n	8009a92 <UART_SetConfig+0x23a>
 8009a14:	4b51      	ldr	r3, [pc, #324]	@ (8009b5c <UART_SetConfig+0x304>)
 8009a16:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009a18:	23c0      	movs	r3, #192	@ 0xc0
 8009a1a:	011b      	lsls	r3, r3, #4
 8009a1c:	4013      	ands	r3, r2
 8009a1e:	22c0      	movs	r2, #192	@ 0xc0
 8009a20:	0112      	lsls	r2, r2, #4
 8009a22:	4293      	cmp	r3, r2
 8009a24:	d027      	beq.n	8009a76 <UART_SetConfig+0x21e>
 8009a26:	22c0      	movs	r2, #192	@ 0xc0
 8009a28:	0112      	lsls	r2, r2, #4
 8009a2a:	4293      	cmp	r3, r2
 8009a2c:	d82a      	bhi.n	8009a84 <UART_SetConfig+0x22c>
 8009a2e:	2280      	movs	r2, #128	@ 0x80
 8009a30:	0112      	lsls	r2, r2, #4
 8009a32:	4293      	cmp	r3, r2
 8009a34:	d011      	beq.n	8009a5a <UART_SetConfig+0x202>
 8009a36:	2280      	movs	r2, #128	@ 0x80
 8009a38:	0112      	lsls	r2, r2, #4
 8009a3a:	4293      	cmp	r3, r2
 8009a3c:	d822      	bhi.n	8009a84 <UART_SetConfig+0x22c>
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d004      	beq.n	8009a4c <UART_SetConfig+0x1f4>
 8009a42:	2280      	movs	r2, #128	@ 0x80
 8009a44:	00d2      	lsls	r2, r2, #3
 8009a46:	4293      	cmp	r3, r2
 8009a48:	d00e      	beq.n	8009a68 <UART_SetConfig+0x210>
 8009a4a:	e01b      	b.n	8009a84 <UART_SetConfig+0x22c>
 8009a4c:	231b      	movs	r3, #27
 8009a4e:	2220      	movs	r2, #32
 8009a50:	189b      	adds	r3, r3, r2
 8009a52:	19db      	adds	r3, r3, r7
 8009a54:	2200      	movs	r2, #0
 8009a56:	701a      	strb	r2, [r3, #0]
 8009a58:	e021      	b.n	8009a9e <UART_SetConfig+0x246>
 8009a5a:	231b      	movs	r3, #27
 8009a5c:	2220      	movs	r2, #32
 8009a5e:	189b      	adds	r3, r3, r2
 8009a60:	19db      	adds	r3, r3, r7
 8009a62:	2202      	movs	r2, #2
 8009a64:	701a      	strb	r2, [r3, #0]
 8009a66:	e01a      	b.n	8009a9e <UART_SetConfig+0x246>
 8009a68:	231b      	movs	r3, #27
 8009a6a:	2220      	movs	r2, #32
 8009a6c:	189b      	adds	r3, r3, r2
 8009a6e:	19db      	adds	r3, r3, r7
 8009a70:	2204      	movs	r2, #4
 8009a72:	701a      	strb	r2, [r3, #0]
 8009a74:	e013      	b.n	8009a9e <UART_SetConfig+0x246>
 8009a76:	231b      	movs	r3, #27
 8009a78:	2220      	movs	r2, #32
 8009a7a:	189b      	adds	r3, r3, r2
 8009a7c:	19db      	adds	r3, r3, r7
 8009a7e:	2208      	movs	r2, #8
 8009a80:	701a      	strb	r2, [r3, #0]
 8009a82:	e00c      	b.n	8009a9e <UART_SetConfig+0x246>
 8009a84:	231b      	movs	r3, #27
 8009a86:	2220      	movs	r2, #32
 8009a88:	189b      	adds	r3, r3, r2
 8009a8a:	19db      	adds	r3, r3, r7
 8009a8c:	2210      	movs	r2, #16
 8009a8e:	701a      	strb	r2, [r3, #0]
 8009a90:	e005      	b.n	8009a9e <UART_SetConfig+0x246>
 8009a92:	231b      	movs	r3, #27
 8009a94:	2220      	movs	r2, #32
 8009a96:	189b      	adds	r3, r3, r2
 8009a98:	19db      	adds	r3, r3, r7
 8009a9a:	2210      	movs	r2, #16
 8009a9c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	4a2b      	ldr	r2, [pc, #172]	@ (8009b50 <UART_SetConfig+0x2f8>)
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d000      	beq.n	8009aaa <UART_SetConfig+0x252>
 8009aa8:	e0a9      	b.n	8009bfe <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009aaa:	231b      	movs	r3, #27
 8009aac:	2220      	movs	r2, #32
 8009aae:	189b      	adds	r3, r3, r2
 8009ab0:	19db      	adds	r3, r3, r7
 8009ab2:	781b      	ldrb	r3, [r3, #0]
 8009ab4:	2b08      	cmp	r3, #8
 8009ab6:	d015      	beq.n	8009ae4 <UART_SetConfig+0x28c>
 8009ab8:	dc18      	bgt.n	8009aec <UART_SetConfig+0x294>
 8009aba:	2b04      	cmp	r3, #4
 8009abc:	d00d      	beq.n	8009ada <UART_SetConfig+0x282>
 8009abe:	dc15      	bgt.n	8009aec <UART_SetConfig+0x294>
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d002      	beq.n	8009aca <UART_SetConfig+0x272>
 8009ac4:	2b02      	cmp	r3, #2
 8009ac6:	d005      	beq.n	8009ad4 <UART_SetConfig+0x27c>
 8009ac8:	e010      	b.n	8009aec <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009aca:	f7ff fb17 	bl	80090fc <HAL_RCC_GetPCLK1Freq>
 8009ace:	0003      	movs	r3, r0
 8009ad0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009ad2:	e014      	b.n	8009afe <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009ad4:	4b25      	ldr	r3, [pc, #148]	@ (8009b6c <UART_SetConfig+0x314>)
 8009ad6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009ad8:	e011      	b.n	8009afe <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009ada:	f7ff fa83 	bl	8008fe4 <HAL_RCC_GetSysClockFreq>
 8009ade:	0003      	movs	r3, r0
 8009ae0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009ae2:	e00c      	b.n	8009afe <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009ae4:	2380      	movs	r3, #128	@ 0x80
 8009ae6:	021b      	lsls	r3, r3, #8
 8009ae8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009aea:	e008      	b.n	8009afe <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8009aec:	2300      	movs	r3, #0
 8009aee:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8009af0:	231a      	movs	r3, #26
 8009af2:	2220      	movs	r2, #32
 8009af4:	189b      	adds	r3, r3, r2
 8009af6:	19db      	adds	r3, r3, r7
 8009af8:	2201      	movs	r2, #1
 8009afa:	701a      	strb	r2, [r3, #0]
        break;
 8009afc:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d100      	bne.n	8009b06 <UART_SetConfig+0x2ae>
 8009b04:	e14b      	b.n	8009d9e <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b08:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009b0a:	4b19      	ldr	r3, [pc, #100]	@ (8009b70 <UART_SetConfig+0x318>)
 8009b0c:	0052      	lsls	r2, r2, #1
 8009b0e:	5ad3      	ldrh	r3, [r2, r3]
 8009b10:	0019      	movs	r1, r3
 8009b12:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8009b14:	f7f6 fb1c 	bl	8000150 <__udivsi3>
 8009b18:	0003      	movs	r3, r0
 8009b1a:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b1e:	685a      	ldr	r2, [r3, #4]
 8009b20:	0013      	movs	r3, r2
 8009b22:	005b      	lsls	r3, r3, #1
 8009b24:	189b      	adds	r3, r3, r2
 8009b26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b28:	429a      	cmp	r2, r3
 8009b2a:	d305      	bcc.n	8009b38 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b2e:	685b      	ldr	r3, [r3, #4]
 8009b30:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009b32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b34:	429a      	cmp	r2, r3
 8009b36:	d91d      	bls.n	8009b74 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8009b38:	231a      	movs	r3, #26
 8009b3a:	2220      	movs	r2, #32
 8009b3c:	189b      	adds	r3, r3, r2
 8009b3e:	19db      	adds	r3, r3, r7
 8009b40:	2201      	movs	r2, #1
 8009b42:	701a      	strb	r2, [r3, #0]
 8009b44:	e12b      	b.n	8009d9e <UART_SetConfig+0x546>
 8009b46:	46c0      	nop			@ (mov r8, r8)
 8009b48:	cfff69f3 	.word	0xcfff69f3
 8009b4c:	ffffcfff 	.word	0xffffcfff
 8009b50:	40008000 	.word	0x40008000
 8009b54:	11fff4ff 	.word	0x11fff4ff
 8009b58:	40013800 	.word	0x40013800
 8009b5c:	40021000 	.word	0x40021000
 8009b60:	40004400 	.word	0x40004400
 8009b64:	40004800 	.word	0x40004800
 8009b68:	40004c00 	.word	0x40004c00
 8009b6c:	00f42400 	.word	0x00f42400
 8009b70:	0800dec4 	.word	0x0800dec4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009b74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b76:	61bb      	str	r3, [r7, #24]
 8009b78:	2300      	movs	r3, #0
 8009b7a:	61fb      	str	r3, [r7, #28]
 8009b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b7e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009b80:	4b92      	ldr	r3, [pc, #584]	@ (8009dcc <UART_SetConfig+0x574>)
 8009b82:	0052      	lsls	r2, r2, #1
 8009b84:	5ad3      	ldrh	r3, [r2, r3]
 8009b86:	613b      	str	r3, [r7, #16]
 8009b88:	2300      	movs	r3, #0
 8009b8a:	617b      	str	r3, [r7, #20]
 8009b8c:	693a      	ldr	r2, [r7, #16]
 8009b8e:	697b      	ldr	r3, [r7, #20]
 8009b90:	69b8      	ldr	r0, [r7, #24]
 8009b92:	69f9      	ldr	r1, [r7, #28]
 8009b94:	f7f6 fcca 	bl	800052c <__aeabi_uldivmod>
 8009b98:	0002      	movs	r2, r0
 8009b9a:	000b      	movs	r3, r1
 8009b9c:	0e11      	lsrs	r1, r2, #24
 8009b9e:	021d      	lsls	r5, r3, #8
 8009ba0:	430d      	orrs	r5, r1
 8009ba2:	0214      	lsls	r4, r2, #8
 8009ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ba6:	685b      	ldr	r3, [r3, #4]
 8009ba8:	085b      	lsrs	r3, r3, #1
 8009baa:	60bb      	str	r3, [r7, #8]
 8009bac:	2300      	movs	r3, #0
 8009bae:	60fb      	str	r3, [r7, #12]
 8009bb0:	68b8      	ldr	r0, [r7, #8]
 8009bb2:	68f9      	ldr	r1, [r7, #12]
 8009bb4:	1900      	adds	r0, r0, r4
 8009bb6:	4169      	adcs	r1, r5
 8009bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bba:	685b      	ldr	r3, [r3, #4]
 8009bbc:	603b      	str	r3, [r7, #0]
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	607b      	str	r3, [r7, #4]
 8009bc2:	683a      	ldr	r2, [r7, #0]
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	f7f6 fcb1 	bl	800052c <__aeabi_uldivmod>
 8009bca:	0002      	movs	r2, r0
 8009bcc:	000b      	movs	r3, r1
 8009bce:	0013      	movs	r3, r2
 8009bd0:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009bd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bd4:	23c0      	movs	r3, #192	@ 0xc0
 8009bd6:	009b      	lsls	r3, r3, #2
 8009bd8:	429a      	cmp	r2, r3
 8009bda:	d309      	bcc.n	8009bf0 <UART_SetConfig+0x398>
 8009bdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bde:	2380      	movs	r3, #128	@ 0x80
 8009be0:	035b      	lsls	r3, r3, #13
 8009be2:	429a      	cmp	r2, r3
 8009be4:	d204      	bcs.n	8009bf0 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8009be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bec:	60da      	str	r2, [r3, #12]
 8009bee:	e0d6      	b.n	8009d9e <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8009bf0:	231a      	movs	r3, #26
 8009bf2:	2220      	movs	r2, #32
 8009bf4:	189b      	adds	r3, r3, r2
 8009bf6:	19db      	adds	r3, r3, r7
 8009bf8:	2201      	movs	r2, #1
 8009bfa:	701a      	strb	r2, [r3, #0]
 8009bfc:	e0cf      	b.n	8009d9e <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c00:	69da      	ldr	r2, [r3, #28]
 8009c02:	2380      	movs	r3, #128	@ 0x80
 8009c04:	021b      	lsls	r3, r3, #8
 8009c06:	429a      	cmp	r2, r3
 8009c08:	d000      	beq.n	8009c0c <UART_SetConfig+0x3b4>
 8009c0a:	e070      	b.n	8009cee <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8009c0c:	231b      	movs	r3, #27
 8009c0e:	2220      	movs	r2, #32
 8009c10:	189b      	adds	r3, r3, r2
 8009c12:	19db      	adds	r3, r3, r7
 8009c14:	781b      	ldrb	r3, [r3, #0]
 8009c16:	2b08      	cmp	r3, #8
 8009c18:	d015      	beq.n	8009c46 <UART_SetConfig+0x3ee>
 8009c1a:	dc18      	bgt.n	8009c4e <UART_SetConfig+0x3f6>
 8009c1c:	2b04      	cmp	r3, #4
 8009c1e:	d00d      	beq.n	8009c3c <UART_SetConfig+0x3e4>
 8009c20:	dc15      	bgt.n	8009c4e <UART_SetConfig+0x3f6>
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d002      	beq.n	8009c2c <UART_SetConfig+0x3d4>
 8009c26:	2b02      	cmp	r3, #2
 8009c28:	d005      	beq.n	8009c36 <UART_SetConfig+0x3de>
 8009c2a:	e010      	b.n	8009c4e <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009c2c:	f7ff fa66 	bl	80090fc <HAL_RCC_GetPCLK1Freq>
 8009c30:	0003      	movs	r3, r0
 8009c32:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009c34:	e014      	b.n	8009c60 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009c36:	4b66      	ldr	r3, [pc, #408]	@ (8009dd0 <UART_SetConfig+0x578>)
 8009c38:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009c3a:	e011      	b.n	8009c60 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009c3c:	f7ff f9d2 	bl	8008fe4 <HAL_RCC_GetSysClockFreq>
 8009c40:	0003      	movs	r3, r0
 8009c42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009c44:	e00c      	b.n	8009c60 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c46:	2380      	movs	r3, #128	@ 0x80
 8009c48:	021b      	lsls	r3, r3, #8
 8009c4a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009c4c:	e008      	b.n	8009c60 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8009c52:	231a      	movs	r3, #26
 8009c54:	2220      	movs	r2, #32
 8009c56:	189b      	adds	r3, r3, r2
 8009c58:	19db      	adds	r3, r3, r7
 8009c5a:	2201      	movs	r2, #1
 8009c5c:	701a      	strb	r2, [r3, #0]
        break;
 8009c5e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009c60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d100      	bne.n	8009c68 <UART_SetConfig+0x410>
 8009c66:	e09a      	b.n	8009d9e <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c6a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009c6c:	4b57      	ldr	r3, [pc, #348]	@ (8009dcc <UART_SetConfig+0x574>)
 8009c6e:	0052      	lsls	r2, r2, #1
 8009c70:	5ad3      	ldrh	r3, [r2, r3]
 8009c72:	0019      	movs	r1, r3
 8009c74:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8009c76:	f7f6 fa6b 	bl	8000150 <__udivsi3>
 8009c7a:	0003      	movs	r3, r0
 8009c7c:	005a      	lsls	r2, r3, #1
 8009c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c80:	685b      	ldr	r3, [r3, #4]
 8009c82:	085b      	lsrs	r3, r3, #1
 8009c84:	18d2      	adds	r2, r2, r3
 8009c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c88:	685b      	ldr	r3, [r3, #4]
 8009c8a:	0019      	movs	r1, r3
 8009c8c:	0010      	movs	r0, r2
 8009c8e:	f7f6 fa5f 	bl	8000150 <__udivsi3>
 8009c92:	0003      	movs	r3, r0
 8009c94:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c98:	2b0f      	cmp	r3, #15
 8009c9a:	d921      	bls.n	8009ce0 <UART_SetConfig+0x488>
 8009c9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c9e:	2380      	movs	r3, #128	@ 0x80
 8009ca0:	025b      	lsls	r3, r3, #9
 8009ca2:	429a      	cmp	r2, r3
 8009ca4:	d21c      	bcs.n	8009ce0 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ca8:	b29a      	uxth	r2, r3
 8009caa:	200e      	movs	r0, #14
 8009cac:	2420      	movs	r4, #32
 8009cae:	1903      	adds	r3, r0, r4
 8009cb0:	19db      	adds	r3, r3, r7
 8009cb2:	210f      	movs	r1, #15
 8009cb4:	438a      	bics	r2, r1
 8009cb6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cba:	085b      	lsrs	r3, r3, #1
 8009cbc:	b29b      	uxth	r3, r3
 8009cbe:	2207      	movs	r2, #7
 8009cc0:	4013      	ands	r3, r2
 8009cc2:	b299      	uxth	r1, r3
 8009cc4:	1903      	adds	r3, r0, r4
 8009cc6:	19db      	adds	r3, r3, r7
 8009cc8:	1902      	adds	r2, r0, r4
 8009cca:	19d2      	adds	r2, r2, r7
 8009ccc:	8812      	ldrh	r2, [r2, #0]
 8009cce:	430a      	orrs	r2, r1
 8009cd0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8009cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	1902      	adds	r2, r0, r4
 8009cd8:	19d2      	adds	r2, r2, r7
 8009cda:	8812      	ldrh	r2, [r2, #0]
 8009cdc:	60da      	str	r2, [r3, #12]
 8009cde:	e05e      	b.n	8009d9e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8009ce0:	231a      	movs	r3, #26
 8009ce2:	2220      	movs	r2, #32
 8009ce4:	189b      	adds	r3, r3, r2
 8009ce6:	19db      	adds	r3, r3, r7
 8009ce8:	2201      	movs	r2, #1
 8009cea:	701a      	strb	r2, [r3, #0]
 8009cec:	e057      	b.n	8009d9e <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009cee:	231b      	movs	r3, #27
 8009cf0:	2220      	movs	r2, #32
 8009cf2:	189b      	adds	r3, r3, r2
 8009cf4:	19db      	adds	r3, r3, r7
 8009cf6:	781b      	ldrb	r3, [r3, #0]
 8009cf8:	2b08      	cmp	r3, #8
 8009cfa:	d015      	beq.n	8009d28 <UART_SetConfig+0x4d0>
 8009cfc:	dc18      	bgt.n	8009d30 <UART_SetConfig+0x4d8>
 8009cfe:	2b04      	cmp	r3, #4
 8009d00:	d00d      	beq.n	8009d1e <UART_SetConfig+0x4c6>
 8009d02:	dc15      	bgt.n	8009d30 <UART_SetConfig+0x4d8>
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d002      	beq.n	8009d0e <UART_SetConfig+0x4b6>
 8009d08:	2b02      	cmp	r3, #2
 8009d0a:	d005      	beq.n	8009d18 <UART_SetConfig+0x4c0>
 8009d0c:	e010      	b.n	8009d30 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d0e:	f7ff f9f5 	bl	80090fc <HAL_RCC_GetPCLK1Freq>
 8009d12:	0003      	movs	r3, r0
 8009d14:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009d16:	e014      	b.n	8009d42 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009d18:	4b2d      	ldr	r3, [pc, #180]	@ (8009dd0 <UART_SetConfig+0x578>)
 8009d1a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009d1c:	e011      	b.n	8009d42 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009d1e:	f7ff f961 	bl	8008fe4 <HAL_RCC_GetSysClockFreq>
 8009d22:	0003      	movs	r3, r0
 8009d24:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009d26:	e00c      	b.n	8009d42 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009d28:	2380      	movs	r3, #128	@ 0x80
 8009d2a:	021b      	lsls	r3, r3, #8
 8009d2c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009d2e:	e008      	b.n	8009d42 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8009d30:	2300      	movs	r3, #0
 8009d32:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8009d34:	231a      	movs	r3, #26
 8009d36:	2220      	movs	r2, #32
 8009d38:	189b      	adds	r3, r3, r2
 8009d3a:	19db      	adds	r3, r3, r7
 8009d3c:	2201      	movs	r2, #1
 8009d3e:	701a      	strb	r2, [r3, #0]
        break;
 8009d40:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8009d42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d02a      	beq.n	8009d9e <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d4a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009d4c:	4b1f      	ldr	r3, [pc, #124]	@ (8009dcc <UART_SetConfig+0x574>)
 8009d4e:	0052      	lsls	r2, r2, #1
 8009d50:	5ad3      	ldrh	r3, [r2, r3]
 8009d52:	0019      	movs	r1, r3
 8009d54:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8009d56:	f7f6 f9fb 	bl	8000150 <__udivsi3>
 8009d5a:	0003      	movs	r3, r0
 8009d5c:	001a      	movs	r2, r3
 8009d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d60:	685b      	ldr	r3, [r3, #4]
 8009d62:	085b      	lsrs	r3, r3, #1
 8009d64:	18d2      	adds	r2, r2, r3
 8009d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d68:	685b      	ldr	r3, [r3, #4]
 8009d6a:	0019      	movs	r1, r3
 8009d6c:	0010      	movs	r0, r2
 8009d6e:	f7f6 f9ef 	bl	8000150 <__udivsi3>
 8009d72:	0003      	movs	r3, r0
 8009d74:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d78:	2b0f      	cmp	r3, #15
 8009d7a:	d90a      	bls.n	8009d92 <UART_SetConfig+0x53a>
 8009d7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d7e:	2380      	movs	r3, #128	@ 0x80
 8009d80:	025b      	lsls	r3, r3, #9
 8009d82:	429a      	cmp	r2, r3
 8009d84:	d205      	bcs.n	8009d92 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d88:	b29a      	uxth	r2, r3
 8009d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	60da      	str	r2, [r3, #12]
 8009d90:	e005      	b.n	8009d9e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8009d92:	231a      	movs	r3, #26
 8009d94:	2220      	movs	r2, #32
 8009d96:	189b      	adds	r3, r3, r2
 8009d98:	19db      	adds	r3, r3, r7
 8009d9a:	2201      	movs	r2, #1
 8009d9c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009da0:	226a      	movs	r2, #106	@ 0x6a
 8009da2:	2101      	movs	r1, #1
 8009da4:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8009da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009da8:	2268      	movs	r2, #104	@ 0x68
 8009daa:	2101      	movs	r1, #1
 8009dac:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009db0:	2200      	movs	r2, #0
 8009db2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009db6:	2200      	movs	r2, #0
 8009db8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009dba:	231a      	movs	r3, #26
 8009dbc:	2220      	movs	r2, #32
 8009dbe:	189b      	adds	r3, r3, r2
 8009dc0:	19db      	adds	r3, r3, r7
 8009dc2:	781b      	ldrb	r3, [r3, #0]
}
 8009dc4:	0018      	movs	r0, r3
 8009dc6:	46bd      	mov	sp, r7
 8009dc8:	b010      	add	sp, #64	@ 0x40
 8009dca:	bdb0      	pop	{r4, r5, r7, pc}
 8009dcc:	0800dec4 	.word	0x0800dec4
 8009dd0:	00f42400 	.word	0x00f42400

08009dd4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b082      	sub	sp, #8
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009de0:	2208      	movs	r2, #8
 8009de2:	4013      	ands	r3, r2
 8009de4:	d00b      	beq.n	8009dfe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	685b      	ldr	r3, [r3, #4]
 8009dec:	4a4a      	ldr	r2, [pc, #296]	@ (8009f18 <UART_AdvFeatureConfig+0x144>)
 8009dee:	4013      	ands	r3, r2
 8009df0:	0019      	movs	r1, r3
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	430a      	orrs	r2, r1
 8009dfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e02:	2201      	movs	r2, #1
 8009e04:	4013      	ands	r3, r2
 8009e06:	d00b      	beq.n	8009e20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	685b      	ldr	r3, [r3, #4]
 8009e0e:	4a43      	ldr	r2, [pc, #268]	@ (8009f1c <UART_AdvFeatureConfig+0x148>)
 8009e10:	4013      	ands	r3, r2
 8009e12:	0019      	movs	r1, r3
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	430a      	orrs	r2, r1
 8009e1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e24:	2202      	movs	r2, #2
 8009e26:	4013      	ands	r3, r2
 8009e28:	d00b      	beq.n	8009e42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	685b      	ldr	r3, [r3, #4]
 8009e30:	4a3b      	ldr	r2, [pc, #236]	@ (8009f20 <UART_AdvFeatureConfig+0x14c>)
 8009e32:	4013      	ands	r3, r2
 8009e34:	0019      	movs	r1, r3
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	430a      	orrs	r2, r1
 8009e40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e46:	2204      	movs	r2, #4
 8009e48:	4013      	ands	r3, r2
 8009e4a:	d00b      	beq.n	8009e64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	685b      	ldr	r3, [r3, #4]
 8009e52:	4a34      	ldr	r2, [pc, #208]	@ (8009f24 <UART_AdvFeatureConfig+0x150>)
 8009e54:	4013      	ands	r3, r2
 8009e56:	0019      	movs	r1, r3
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	430a      	orrs	r2, r1
 8009e62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e68:	2210      	movs	r2, #16
 8009e6a:	4013      	ands	r3, r2
 8009e6c:	d00b      	beq.n	8009e86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	689b      	ldr	r3, [r3, #8]
 8009e74:	4a2c      	ldr	r2, [pc, #176]	@ (8009f28 <UART_AdvFeatureConfig+0x154>)
 8009e76:	4013      	ands	r3, r2
 8009e78:	0019      	movs	r1, r3
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	430a      	orrs	r2, r1
 8009e84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e8a:	2220      	movs	r2, #32
 8009e8c:	4013      	ands	r3, r2
 8009e8e:	d00b      	beq.n	8009ea8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	689b      	ldr	r3, [r3, #8]
 8009e96:	4a25      	ldr	r2, [pc, #148]	@ (8009f2c <UART_AdvFeatureConfig+0x158>)
 8009e98:	4013      	ands	r3, r2
 8009e9a:	0019      	movs	r1, r3
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	430a      	orrs	r2, r1
 8009ea6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009eac:	2240      	movs	r2, #64	@ 0x40
 8009eae:	4013      	ands	r3, r2
 8009eb0:	d01d      	beq.n	8009eee <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	685b      	ldr	r3, [r3, #4]
 8009eb8:	4a1d      	ldr	r2, [pc, #116]	@ (8009f30 <UART_AdvFeatureConfig+0x15c>)
 8009eba:	4013      	ands	r3, r2
 8009ebc:	0019      	movs	r1, r3
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	430a      	orrs	r2, r1
 8009ec8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009ece:	2380      	movs	r3, #128	@ 0x80
 8009ed0:	035b      	lsls	r3, r3, #13
 8009ed2:	429a      	cmp	r2, r3
 8009ed4:	d10b      	bne.n	8009eee <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	685b      	ldr	r3, [r3, #4]
 8009edc:	4a15      	ldr	r2, [pc, #84]	@ (8009f34 <UART_AdvFeatureConfig+0x160>)
 8009ede:	4013      	ands	r3, r2
 8009ee0:	0019      	movs	r1, r3
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	430a      	orrs	r2, r1
 8009eec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ef2:	2280      	movs	r2, #128	@ 0x80
 8009ef4:	4013      	ands	r3, r2
 8009ef6:	d00b      	beq.n	8009f10 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	685b      	ldr	r3, [r3, #4]
 8009efe:	4a0e      	ldr	r2, [pc, #56]	@ (8009f38 <UART_AdvFeatureConfig+0x164>)
 8009f00:	4013      	ands	r3, r2
 8009f02:	0019      	movs	r1, r3
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	430a      	orrs	r2, r1
 8009f0e:	605a      	str	r2, [r3, #4]
  }
}
 8009f10:	46c0      	nop			@ (mov r8, r8)
 8009f12:	46bd      	mov	sp, r7
 8009f14:	b002      	add	sp, #8
 8009f16:	bd80      	pop	{r7, pc}
 8009f18:	ffff7fff 	.word	0xffff7fff
 8009f1c:	fffdffff 	.word	0xfffdffff
 8009f20:	fffeffff 	.word	0xfffeffff
 8009f24:	fffbffff 	.word	0xfffbffff
 8009f28:	ffffefff 	.word	0xffffefff
 8009f2c:	ffffdfff 	.word	0xffffdfff
 8009f30:	ffefffff 	.word	0xffefffff
 8009f34:	ff9fffff 	.word	0xff9fffff
 8009f38:	fff7ffff 	.word	0xfff7ffff

08009f3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b092      	sub	sp, #72	@ 0x48
 8009f40:	af02      	add	r7, sp, #8
 8009f42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2290      	movs	r2, #144	@ 0x90
 8009f48:	2100      	movs	r1, #0
 8009f4a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009f4c:	f7fd fac2 	bl	80074d4 <HAL_GetTick>
 8009f50:	0003      	movs	r3, r0
 8009f52:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	2208      	movs	r2, #8
 8009f5c:	4013      	ands	r3, r2
 8009f5e:	2b08      	cmp	r3, #8
 8009f60:	d12d      	bne.n	8009fbe <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009f62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f64:	2280      	movs	r2, #128	@ 0x80
 8009f66:	0391      	lsls	r1, r2, #14
 8009f68:	6878      	ldr	r0, [r7, #4]
 8009f6a:	4a47      	ldr	r2, [pc, #284]	@ (800a088 <UART_CheckIdleState+0x14c>)
 8009f6c:	9200      	str	r2, [sp, #0]
 8009f6e:	2200      	movs	r2, #0
 8009f70:	f000 f88e 	bl	800a090 <UART_WaitOnFlagUntilTimeout>
 8009f74:	1e03      	subs	r3, r0, #0
 8009f76:	d022      	beq.n	8009fbe <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009f78:	f3ef 8310 	mrs	r3, PRIMASK
 8009f7c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8009f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009f80:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009f82:	2301      	movs	r3, #1
 8009f84:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f88:	f383 8810 	msr	PRIMASK, r3
}
 8009f8c:	46c0      	nop			@ (mov r8, r8)
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	681a      	ldr	r2, [r3, #0]
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	2180      	movs	r1, #128	@ 0x80
 8009f9a:	438a      	bics	r2, r1
 8009f9c:	601a      	str	r2, [r3, #0]
 8009f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fa4:	f383 8810 	msr	PRIMASK, r3
}
 8009fa8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	2288      	movs	r2, #136	@ 0x88
 8009fae:	2120      	movs	r1, #32
 8009fb0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	2284      	movs	r2, #132	@ 0x84
 8009fb6:	2100      	movs	r1, #0
 8009fb8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009fba:	2303      	movs	r3, #3
 8009fbc:	e060      	b.n	800a080 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	2204      	movs	r2, #4
 8009fc6:	4013      	ands	r3, r2
 8009fc8:	2b04      	cmp	r3, #4
 8009fca:	d146      	bne.n	800a05a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009fcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fce:	2280      	movs	r2, #128	@ 0x80
 8009fd0:	03d1      	lsls	r1, r2, #15
 8009fd2:	6878      	ldr	r0, [r7, #4]
 8009fd4:	4a2c      	ldr	r2, [pc, #176]	@ (800a088 <UART_CheckIdleState+0x14c>)
 8009fd6:	9200      	str	r2, [sp, #0]
 8009fd8:	2200      	movs	r2, #0
 8009fda:	f000 f859 	bl	800a090 <UART_WaitOnFlagUntilTimeout>
 8009fde:	1e03      	subs	r3, r0, #0
 8009fe0:	d03b      	beq.n	800a05a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009fe2:	f3ef 8310 	mrs	r3, PRIMASK
 8009fe6:	60fb      	str	r3, [r7, #12]
  return(result);
 8009fe8:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009fea:	637b      	str	r3, [r7, #52]	@ 0x34
 8009fec:	2301      	movs	r3, #1
 8009fee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ff0:	693b      	ldr	r3, [r7, #16]
 8009ff2:	f383 8810 	msr	PRIMASK, r3
}
 8009ff6:	46c0      	nop			@ (mov r8, r8)
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	681a      	ldr	r2, [r3, #0]
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	4922      	ldr	r1, [pc, #136]	@ (800a08c <UART_CheckIdleState+0x150>)
 800a004:	400a      	ands	r2, r1
 800a006:	601a      	str	r2, [r3, #0]
 800a008:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a00a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a00c:	697b      	ldr	r3, [r7, #20]
 800a00e:	f383 8810 	msr	PRIMASK, r3
}
 800a012:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a014:	f3ef 8310 	mrs	r3, PRIMASK
 800a018:	61bb      	str	r3, [r7, #24]
  return(result);
 800a01a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a01c:	633b      	str	r3, [r7, #48]	@ 0x30
 800a01e:	2301      	movs	r3, #1
 800a020:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a022:	69fb      	ldr	r3, [r7, #28]
 800a024:	f383 8810 	msr	PRIMASK, r3
}
 800a028:	46c0      	nop			@ (mov r8, r8)
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	689a      	ldr	r2, [r3, #8]
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	2101      	movs	r1, #1
 800a036:	438a      	bics	r2, r1
 800a038:	609a      	str	r2, [r3, #8]
 800a03a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a03c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a03e:	6a3b      	ldr	r3, [r7, #32]
 800a040:	f383 8810 	msr	PRIMASK, r3
}
 800a044:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	228c      	movs	r2, #140	@ 0x8c
 800a04a:	2120      	movs	r1, #32
 800a04c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	2284      	movs	r2, #132	@ 0x84
 800a052:	2100      	movs	r1, #0
 800a054:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a056:	2303      	movs	r3, #3
 800a058:	e012      	b.n	800a080 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	2288      	movs	r2, #136	@ 0x88
 800a05e:	2120      	movs	r1, #32
 800a060:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	228c      	movs	r2, #140	@ 0x8c
 800a066:	2120      	movs	r1, #32
 800a068:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2200      	movs	r2, #0
 800a06e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	2200      	movs	r2, #0
 800a074:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2284      	movs	r2, #132	@ 0x84
 800a07a:	2100      	movs	r1, #0
 800a07c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a07e:	2300      	movs	r3, #0
}
 800a080:	0018      	movs	r0, r3
 800a082:	46bd      	mov	sp, r7
 800a084:	b010      	add	sp, #64	@ 0x40
 800a086:	bd80      	pop	{r7, pc}
 800a088:	01ffffff 	.word	0x01ffffff
 800a08c:	fffffedf 	.word	0xfffffedf

0800a090 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b084      	sub	sp, #16
 800a094:	af00      	add	r7, sp, #0
 800a096:	60f8      	str	r0, [r7, #12]
 800a098:	60b9      	str	r1, [r7, #8]
 800a09a:	603b      	str	r3, [r7, #0]
 800a09c:	1dfb      	adds	r3, r7, #7
 800a09e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a0a0:	e051      	b.n	800a146 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a0a2:	69bb      	ldr	r3, [r7, #24]
 800a0a4:	3301      	adds	r3, #1
 800a0a6:	d04e      	beq.n	800a146 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a0a8:	f7fd fa14 	bl	80074d4 <HAL_GetTick>
 800a0ac:	0002      	movs	r2, r0
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	1ad3      	subs	r3, r2, r3
 800a0b2:	69ba      	ldr	r2, [r7, #24]
 800a0b4:	429a      	cmp	r2, r3
 800a0b6:	d302      	bcc.n	800a0be <UART_WaitOnFlagUntilTimeout+0x2e>
 800a0b8:	69bb      	ldr	r3, [r7, #24]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d101      	bne.n	800a0c2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800a0be:	2303      	movs	r3, #3
 800a0c0:	e051      	b.n	800a166 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	2204      	movs	r2, #4
 800a0ca:	4013      	ands	r3, r2
 800a0cc:	d03b      	beq.n	800a146 <UART_WaitOnFlagUntilTimeout+0xb6>
 800a0ce:	68bb      	ldr	r3, [r7, #8]
 800a0d0:	2b80      	cmp	r3, #128	@ 0x80
 800a0d2:	d038      	beq.n	800a146 <UART_WaitOnFlagUntilTimeout+0xb6>
 800a0d4:	68bb      	ldr	r3, [r7, #8]
 800a0d6:	2b40      	cmp	r3, #64	@ 0x40
 800a0d8:	d035      	beq.n	800a146 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	69db      	ldr	r3, [r3, #28]
 800a0e0:	2208      	movs	r2, #8
 800a0e2:	4013      	ands	r3, r2
 800a0e4:	2b08      	cmp	r3, #8
 800a0e6:	d111      	bne.n	800a10c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	2208      	movs	r2, #8
 800a0ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	0018      	movs	r0, r3
 800a0f4:	f000 f83c 	bl	800a170 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	2290      	movs	r2, #144	@ 0x90
 800a0fc:	2108      	movs	r1, #8
 800a0fe:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	2284      	movs	r2, #132	@ 0x84
 800a104:	2100      	movs	r1, #0
 800a106:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800a108:	2301      	movs	r3, #1
 800a10a:	e02c      	b.n	800a166 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	69da      	ldr	r2, [r3, #28]
 800a112:	2380      	movs	r3, #128	@ 0x80
 800a114:	011b      	lsls	r3, r3, #4
 800a116:	401a      	ands	r2, r3
 800a118:	2380      	movs	r3, #128	@ 0x80
 800a11a:	011b      	lsls	r3, r3, #4
 800a11c:	429a      	cmp	r2, r3
 800a11e:	d112      	bne.n	800a146 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	2280      	movs	r2, #128	@ 0x80
 800a126:	0112      	lsls	r2, r2, #4
 800a128:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	0018      	movs	r0, r3
 800a12e:	f000 f81f 	bl	800a170 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	2290      	movs	r2, #144	@ 0x90
 800a136:	2120      	movs	r1, #32
 800a138:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	2284      	movs	r2, #132	@ 0x84
 800a13e:	2100      	movs	r1, #0
 800a140:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800a142:	2303      	movs	r3, #3
 800a144:	e00f      	b.n	800a166 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	69db      	ldr	r3, [r3, #28]
 800a14c:	68ba      	ldr	r2, [r7, #8]
 800a14e:	4013      	ands	r3, r2
 800a150:	68ba      	ldr	r2, [r7, #8]
 800a152:	1ad3      	subs	r3, r2, r3
 800a154:	425a      	negs	r2, r3
 800a156:	4153      	adcs	r3, r2
 800a158:	b2db      	uxtb	r3, r3
 800a15a:	001a      	movs	r2, r3
 800a15c:	1dfb      	adds	r3, r7, #7
 800a15e:	781b      	ldrb	r3, [r3, #0]
 800a160:	429a      	cmp	r2, r3
 800a162:	d09e      	beq.n	800a0a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a164:	2300      	movs	r3, #0
}
 800a166:	0018      	movs	r0, r3
 800a168:	46bd      	mov	sp, r7
 800a16a:	b004      	add	sp, #16
 800a16c:	bd80      	pop	{r7, pc}
	...

0800a170 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a170:	b580      	push	{r7, lr}
 800a172:	b08e      	sub	sp, #56	@ 0x38
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a178:	f3ef 8310 	mrs	r3, PRIMASK
 800a17c:	617b      	str	r3, [r7, #20]
  return(result);
 800a17e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a180:	637b      	str	r3, [r7, #52]	@ 0x34
 800a182:	2301      	movs	r3, #1
 800a184:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a186:	69bb      	ldr	r3, [r7, #24]
 800a188:	f383 8810 	msr	PRIMASK, r3
}
 800a18c:	46c0      	nop			@ (mov r8, r8)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	681a      	ldr	r2, [r3, #0]
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	4926      	ldr	r1, [pc, #152]	@ (800a234 <UART_EndRxTransfer+0xc4>)
 800a19a:	400a      	ands	r2, r1
 800a19c:	601a      	str	r2, [r3, #0]
 800a19e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a1a2:	69fb      	ldr	r3, [r7, #28]
 800a1a4:	f383 8810 	msr	PRIMASK, r3
}
 800a1a8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a1aa:	f3ef 8310 	mrs	r3, PRIMASK
 800a1ae:	623b      	str	r3, [r7, #32]
  return(result);
 800a1b0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a1b2:	633b      	str	r3, [r7, #48]	@ 0x30
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a1b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ba:	f383 8810 	msr	PRIMASK, r3
}
 800a1be:	46c0      	nop			@ (mov r8, r8)
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	689a      	ldr	r2, [r3, #8]
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	491b      	ldr	r1, [pc, #108]	@ (800a238 <UART_EndRxTransfer+0xc8>)
 800a1cc:	400a      	ands	r2, r1
 800a1ce:	609a      	str	r2, [r3, #8]
 800a1d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a1d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1d6:	f383 8810 	msr	PRIMASK, r3
}
 800a1da:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a1e0:	2b01      	cmp	r3, #1
 800a1e2:	d118      	bne.n	800a216 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a1e4:	f3ef 8310 	mrs	r3, PRIMASK
 800a1e8:	60bb      	str	r3, [r7, #8]
  return(result);
 800a1ea:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	f383 8810 	msr	PRIMASK, r3
}
 800a1f8:	46c0      	nop			@ (mov r8, r8)
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	681a      	ldr	r2, [r3, #0]
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	2110      	movs	r1, #16
 800a206:	438a      	bics	r2, r1
 800a208:	601a      	str	r2, [r3, #0]
 800a20a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a20c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a20e:	693b      	ldr	r3, [r7, #16]
 800a210:	f383 8810 	msr	PRIMASK, r3
}
 800a214:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	228c      	movs	r2, #140	@ 0x8c
 800a21a:	2120      	movs	r1, #32
 800a21c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	2200      	movs	r2, #0
 800a222:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	2200      	movs	r2, #0
 800a228:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a22a:	46c0      	nop			@ (mov r8, r8)
 800a22c:	46bd      	mov	sp, r7
 800a22e:	b00e      	add	sp, #56	@ 0x38
 800a230:	bd80      	pop	{r7, pc}
 800a232:	46c0      	nop			@ (mov r8, r8)
 800a234:	fffffedf 	.word	0xfffffedf
 800a238:	effffffe 	.word	0xeffffffe

0800a23c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a23c:	b580      	push	{r7, lr}
 800a23e:	b084      	sub	sp, #16
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	2284      	movs	r2, #132	@ 0x84
 800a248:	5c9b      	ldrb	r3, [r3, r2]
 800a24a:	2b01      	cmp	r3, #1
 800a24c:	d101      	bne.n	800a252 <HAL_UARTEx_DisableFifoMode+0x16>
 800a24e:	2302      	movs	r3, #2
 800a250:	e027      	b.n	800a2a2 <HAL_UARTEx_DisableFifoMode+0x66>
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2284      	movs	r2, #132	@ 0x84
 800a256:	2101      	movs	r1, #1
 800a258:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2288      	movs	r2, #136	@ 0x88
 800a25e:	2124      	movs	r1, #36	@ 0x24
 800a260:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	681a      	ldr	r2, [r3, #0]
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	2101      	movs	r1, #1
 800a276:	438a      	bics	r2, r1
 800a278:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	4a0b      	ldr	r2, [pc, #44]	@ (800a2ac <HAL_UARTEx_DisableFifoMode+0x70>)
 800a27e:	4013      	ands	r3, r2
 800a280:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2200      	movs	r2, #0
 800a286:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	68fa      	ldr	r2, [r7, #12]
 800a28e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	2288      	movs	r2, #136	@ 0x88
 800a294:	2120      	movs	r1, #32
 800a296:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	2284      	movs	r2, #132	@ 0x84
 800a29c:	2100      	movs	r1, #0
 800a29e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a2a0:	2300      	movs	r3, #0
}
 800a2a2:	0018      	movs	r0, r3
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	b004      	add	sp, #16
 800a2a8:	bd80      	pop	{r7, pc}
 800a2aa:	46c0      	nop			@ (mov r8, r8)
 800a2ac:	dfffffff 	.word	0xdfffffff

0800a2b0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b084      	sub	sp, #16
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
 800a2b8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	2284      	movs	r2, #132	@ 0x84
 800a2be:	5c9b      	ldrb	r3, [r3, r2]
 800a2c0:	2b01      	cmp	r3, #1
 800a2c2:	d101      	bne.n	800a2c8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a2c4:	2302      	movs	r3, #2
 800a2c6:	e02e      	b.n	800a326 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2284      	movs	r2, #132	@ 0x84
 800a2cc:	2101      	movs	r1, #1
 800a2ce:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2288      	movs	r2, #136	@ 0x88
 800a2d4:	2124      	movs	r1, #36	@ 0x24
 800a2d6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	681a      	ldr	r2, [r3, #0]
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	2101      	movs	r1, #1
 800a2ec:	438a      	bics	r2, r1
 800a2ee:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	689b      	ldr	r3, [r3, #8]
 800a2f6:	00db      	lsls	r3, r3, #3
 800a2f8:	08d9      	lsrs	r1, r3, #3
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	683a      	ldr	r2, [r7, #0]
 800a300:	430a      	orrs	r2, r1
 800a302:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	0018      	movs	r0, r3
 800a308:	f000 f854 	bl	800a3b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	68fa      	ldr	r2, [r7, #12]
 800a312:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	2288      	movs	r2, #136	@ 0x88
 800a318:	2120      	movs	r1, #32
 800a31a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2284      	movs	r2, #132	@ 0x84
 800a320:	2100      	movs	r1, #0
 800a322:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a324:	2300      	movs	r3, #0
}
 800a326:	0018      	movs	r0, r3
 800a328:	46bd      	mov	sp, r7
 800a32a:	b004      	add	sp, #16
 800a32c:	bd80      	pop	{r7, pc}
	...

0800a330 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b084      	sub	sp, #16
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
 800a338:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2284      	movs	r2, #132	@ 0x84
 800a33e:	5c9b      	ldrb	r3, [r3, r2]
 800a340:	2b01      	cmp	r3, #1
 800a342:	d101      	bne.n	800a348 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a344:	2302      	movs	r3, #2
 800a346:	e02f      	b.n	800a3a8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2284      	movs	r2, #132	@ 0x84
 800a34c:	2101      	movs	r1, #1
 800a34e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	2288      	movs	r2, #136	@ 0x88
 800a354:	2124      	movs	r1, #36	@ 0x24
 800a356:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	681a      	ldr	r2, [r3, #0]
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	2101      	movs	r1, #1
 800a36c:	438a      	bics	r2, r1
 800a36e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	689b      	ldr	r3, [r3, #8]
 800a376:	4a0e      	ldr	r2, [pc, #56]	@ (800a3b0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800a378:	4013      	ands	r3, r2
 800a37a:	0019      	movs	r1, r3
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	683a      	ldr	r2, [r7, #0]
 800a382:	430a      	orrs	r2, r1
 800a384:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	0018      	movs	r0, r3
 800a38a:	f000 f813 	bl	800a3b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	68fa      	ldr	r2, [r7, #12]
 800a394:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2288      	movs	r2, #136	@ 0x88
 800a39a:	2120      	movs	r1, #32
 800a39c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2284      	movs	r2, #132	@ 0x84
 800a3a2:	2100      	movs	r1, #0
 800a3a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a3a6:	2300      	movs	r3, #0
}
 800a3a8:	0018      	movs	r0, r3
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	b004      	add	sp, #16
 800a3ae:	bd80      	pop	{r7, pc}
 800a3b0:	f1ffffff 	.word	0xf1ffffff

0800a3b4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a3b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3b6:	b085      	sub	sp, #20
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d108      	bne.n	800a3d6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	226a      	movs	r2, #106	@ 0x6a
 800a3c8:	2101      	movs	r1, #1
 800a3ca:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	2268      	movs	r2, #104	@ 0x68
 800a3d0:	2101      	movs	r1, #1
 800a3d2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a3d4:	e043      	b.n	800a45e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a3d6:	260f      	movs	r6, #15
 800a3d8:	19bb      	adds	r3, r7, r6
 800a3da:	2208      	movs	r2, #8
 800a3dc:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a3de:	200e      	movs	r0, #14
 800a3e0:	183b      	adds	r3, r7, r0
 800a3e2:	2208      	movs	r2, #8
 800a3e4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	689b      	ldr	r3, [r3, #8]
 800a3ec:	0e5b      	lsrs	r3, r3, #25
 800a3ee:	b2da      	uxtb	r2, r3
 800a3f0:	240d      	movs	r4, #13
 800a3f2:	193b      	adds	r3, r7, r4
 800a3f4:	2107      	movs	r1, #7
 800a3f6:	400a      	ands	r2, r1
 800a3f8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	689b      	ldr	r3, [r3, #8]
 800a400:	0f5b      	lsrs	r3, r3, #29
 800a402:	b2da      	uxtb	r2, r3
 800a404:	250c      	movs	r5, #12
 800a406:	197b      	adds	r3, r7, r5
 800a408:	2107      	movs	r1, #7
 800a40a:	400a      	ands	r2, r1
 800a40c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a40e:	183b      	adds	r3, r7, r0
 800a410:	781b      	ldrb	r3, [r3, #0]
 800a412:	197a      	adds	r2, r7, r5
 800a414:	7812      	ldrb	r2, [r2, #0]
 800a416:	4914      	ldr	r1, [pc, #80]	@ (800a468 <UARTEx_SetNbDataToProcess+0xb4>)
 800a418:	5c8a      	ldrb	r2, [r1, r2]
 800a41a:	435a      	muls	r2, r3
 800a41c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800a41e:	197b      	adds	r3, r7, r5
 800a420:	781b      	ldrb	r3, [r3, #0]
 800a422:	4a12      	ldr	r2, [pc, #72]	@ (800a46c <UARTEx_SetNbDataToProcess+0xb8>)
 800a424:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a426:	0019      	movs	r1, r3
 800a428:	f7f5 ff1c 	bl	8000264 <__divsi3>
 800a42c:	0003      	movs	r3, r0
 800a42e:	b299      	uxth	r1, r3
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	226a      	movs	r2, #106	@ 0x6a
 800a434:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a436:	19bb      	adds	r3, r7, r6
 800a438:	781b      	ldrb	r3, [r3, #0]
 800a43a:	193a      	adds	r2, r7, r4
 800a43c:	7812      	ldrb	r2, [r2, #0]
 800a43e:	490a      	ldr	r1, [pc, #40]	@ (800a468 <UARTEx_SetNbDataToProcess+0xb4>)
 800a440:	5c8a      	ldrb	r2, [r1, r2]
 800a442:	435a      	muls	r2, r3
 800a444:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800a446:	193b      	adds	r3, r7, r4
 800a448:	781b      	ldrb	r3, [r3, #0]
 800a44a:	4a08      	ldr	r2, [pc, #32]	@ (800a46c <UARTEx_SetNbDataToProcess+0xb8>)
 800a44c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a44e:	0019      	movs	r1, r3
 800a450:	f7f5 ff08 	bl	8000264 <__divsi3>
 800a454:	0003      	movs	r3, r0
 800a456:	b299      	uxth	r1, r3
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2268      	movs	r2, #104	@ 0x68
 800a45c:	5299      	strh	r1, [r3, r2]
}
 800a45e:	46c0      	nop			@ (mov r8, r8)
 800a460:	46bd      	mov	sp, r7
 800a462:	b005      	add	sp, #20
 800a464:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a466:	46c0      	nop			@ (mov r8, r8)
 800a468:	0800dedc 	.word	0x0800dedc
 800a46c:	0800dee4 	.word	0x0800dee4

0800a470 <atof>:
 800a470:	b510      	push	{r4, lr}
 800a472:	2100      	movs	r1, #0
 800a474:	f000 fe18 	bl	800b0a8 <strtod>
 800a478:	bd10      	pop	{r4, pc}
	...

0800a47c <sulp>:
 800a47c:	b570      	push	{r4, r5, r6, lr}
 800a47e:	0016      	movs	r6, r2
 800a480:	000d      	movs	r5, r1
 800a482:	f002 f881 	bl	800c588 <__ulp>
 800a486:	2e00      	cmp	r6, #0
 800a488:	d00d      	beq.n	800a4a6 <sulp+0x2a>
 800a48a:	236b      	movs	r3, #107	@ 0x6b
 800a48c:	006a      	lsls	r2, r5, #1
 800a48e:	0d52      	lsrs	r2, r2, #21
 800a490:	1a9b      	subs	r3, r3, r2
 800a492:	2b00      	cmp	r3, #0
 800a494:	dd07      	ble.n	800a4a6 <sulp+0x2a>
 800a496:	2400      	movs	r4, #0
 800a498:	4a03      	ldr	r2, [pc, #12]	@ (800a4a8 <sulp+0x2c>)
 800a49a:	051b      	lsls	r3, r3, #20
 800a49c:	189d      	adds	r5, r3, r2
 800a49e:	002b      	movs	r3, r5
 800a4a0:	0022      	movs	r2, r4
 800a4a2:	f7f8 f9e9 	bl	8002878 <__aeabi_dmul>
 800a4a6:	bd70      	pop	{r4, r5, r6, pc}
 800a4a8:	3ff00000 	.word	0x3ff00000

0800a4ac <_strtod_l>:
 800a4ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4ae:	b0a3      	sub	sp, #140	@ 0x8c
 800a4b0:	921b      	str	r2, [sp, #108]	@ 0x6c
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	2600      	movs	r6, #0
 800a4b6:	2700      	movs	r7, #0
 800a4b8:	9005      	str	r0, [sp, #20]
 800a4ba:	9109      	str	r1, [sp, #36]	@ 0x24
 800a4bc:	921e      	str	r2, [sp, #120]	@ 0x78
 800a4be:	911d      	str	r1, [sp, #116]	@ 0x74
 800a4c0:	780a      	ldrb	r2, [r1, #0]
 800a4c2:	2a2b      	cmp	r2, #43	@ 0x2b
 800a4c4:	d053      	beq.n	800a56e <_strtod_l+0xc2>
 800a4c6:	d83f      	bhi.n	800a548 <_strtod_l+0x9c>
 800a4c8:	2a0d      	cmp	r2, #13
 800a4ca:	d839      	bhi.n	800a540 <_strtod_l+0x94>
 800a4cc:	2a08      	cmp	r2, #8
 800a4ce:	d839      	bhi.n	800a544 <_strtod_l+0x98>
 800a4d0:	2a00      	cmp	r2, #0
 800a4d2:	d042      	beq.n	800a55a <_strtod_l+0xae>
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	9212      	str	r2, [sp, #72]	@ 0x48
 800a4d8:	2100      	movs	r1, #0
 800a4da:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 800a4dc:	910c      	str	r1, [sp, #48]	@ 0x30
 800a4de:	782a      	ldrb	r2, [r5, #0]
 800a4e0:	2a30      	cmp	r2, #48	@ 0x30
 800a4e2:	d000      	beq.n	800a4e6 <_strtod_l+0x3a>
 800a4e4:	e083      	b.n	800a5ee <_strtod_l+0x142>
 800a4e6:	786a      	ldrb	r2, [r5, #1]
 800a4e8:	3120      	adds	r1, #32
 800a4ea:	438a      	bics	r2, r1
 800a4ec:	2a58      	cmp	r2, #88	@ 0x58
 800a4ee:	d000      	beq.n	800a4f2 <_strtod_l+0x46>
 800a4f0:	e073      	b.n	800a5da <_strtod_l+0x12e>
 800a4f2:	9302      	str	r3, [sp, #8]
 800a4f4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a4f6:	4a9b      	ldr	r2, [pc, #620]	@ (800a764 <_strtod_l+0x2b8>)
 800a4f8:	9301      	str	r3, [sp, #4]
 800a4fa:	ab1e      	add	r3, sp, #120	@ 0x78
 800a4fc:	9300      	str	r3, [sp, #0]
 800a4fe:	9805      	ldr	r0, [sp, #20]
 800a500:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a502:	a91d      	add	r1, sp, #116	@ 0x74
 800a504:	f001 f8f8 	bl	800b6f8 <__gethex>
 800a508:	230f      	movs	r3, #15
 800a50a:	0002      	movs	r2, r0
 800a50c:	401a      	ands	r2, r3
 800a50e:	0004      	movs	r4, r0
 800a510:	9206      	str	r2, [sp, #24]
 800a512:	4218      	tst	r0, r3
 800a514:	d005      	beq.n	800a522 <_strtod_l+0x76>
 800a516:	2a06      	cmp	r2, #6
 800a518:	d12b      	bne.n	800a572 <_strtod_l+0xc6>
 800a51a:	2300      	movs	r3, #0
 800a51c:	3501      	adds	r5, #1
 800a51e:	951d      	str	r5, [sp, #116]	@ 0x74
 800a520:	9312      	str	r3, [sp, #72]	@ 0x48
 800a522:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800a524:	2b00      	cmp	r3, #0
 800a526:	d002      	beq.n	800a52e <_strtod_l+0x82>
 800a528:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a52a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a52c:	6013      	str	r3, [r2, #0]
 800a52e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a530:	2b00      	cmp	r3, #0
 800a532:	d019      	beq.n	800a568 <_strtod_l+0xbc>
 800a534:	2380      	movs	r3, #128	@ 0x80
 800a536:	0030      	movs	r0, r6
 800a538:	061b      	lsls	r3, r3, #24
 800a53a:	18f9      	adds	r1, r7, r3
 800a53c:	b023      	add	sp, #140	@ 0x8c
 800a53e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a540:	2a20      	cmp	r2, #32
 800a542:	d1c7      	bne.n	800a4d4 <_strtod_l+0x28>
 800a544:	3101      	adds	r1, #1
 800a546:	e7ba      	b.n	800a4be <_strtod_l+0x12>
 800a548:	2a2d      	cmp	r2, #45	@ 0x2d
 800a54a:	d1c3      	bne.n	800a4d4 <_strtod_l+0x28>
 800a54c:	3a2c      	subs	r2, #44	@ 0x2c
 800a54e:	9212      	str	r2, [sp, #72]	@ 0x48
 800a550:	1c4a      	adds	r2, r1, #1
 800a552:	921d      	str	r2, [sp, #116]	@ 0x74
 800a554:	784a      	ldrb	r2, [r1, #1]
 800a556:	2a00      	cmp	r2, #0
 800a558:	d1be      	bne.n	800a4d8 <_strtod_l+0x2c>
 800a55a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a55c:	931d      	str	r3, [sp, #116]	@ 0x74
 800a55e:	2300      	movs	r3, #0
 800a560:	9312      	str	r3, [sp, #72]	@ 0x48
 800a562:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800a564:	2b00      	cmp	r3, #0
 800a566:	d1df      	bne.n	800a528 <_strtod_l+0x7c>
 800a568:	0030      	movs	r0, r6
 800a56a:	0039      	movs	r1, r7
 800a56c:	e7e6      	b.n	800a53c <_strtod_l+0x90>
 800a56e:	2200      	movs	r2, #0
 800a570:	e7ed      	b.n	800a54e <_strtod_l+0xa2>
 800a572:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800a574:	2a00      	cmp	r2, #0
 800a576:	d007      	beq.n	800a588 <_strtod_l+0xdc>
 800a578:	2135      	movs	r1, #53	@ 0x35
 800a57a:	a820      	add	r0, sp, #128	@ 0x80
 800a57c:	f002 f8fa 	bl	800c774 <__copybits>
 800a580:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800a582:	9805      	ldr	r0, [sp, #20]
 800a584:	f001 fcbc 	bl	800bf00 <_Bfree>
 800a588:	9806      	ldr	r0, [sp, #24]
 800a58a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800a58c:	3801      	subs	r0, #1
 800a58e:	2804      	cmp	r0, #4
 800a590:	d806      	bhi.n	800a5a0 <_strtod_l+0xf4>
 800a592:	f7f5 fdc9 	bl	8000128 <__gnu_thumb1_case_uqi>
 800a596:	0312      	.short	0x0312
 800a598:	1e1c      	.short	0x1e1c
 800a59a:	12          	.byte	0x12
 800a59b:	00          	.byte	0x00
 800a59c:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a59e:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 800a5a0:	05e4      	lsls	r4, r4, #23
 800a5a2:	d502      	bpl.n	800a5aa <_strtod_l+0xfe>
 800a5a4:	2380      	movs	r3, #128	@ 0x80
 800a5a6:	061b      	lsls	r3, r3, #24
 800a5a8:	431f      	orrs	r7, r3
 800a5aa:	4b6f      	ldr	r3, [pc, #444]	@ (800a768 <_strtod_l+0x2bc>)
 800a5ac:	423b      	tst	r3, r7
 800a5ae:	d1b8      	bne.n	800a522 <_strtod_l+0x76>
 800a5b0:	f000 ff96 	bl	800b4e0 <__errno>
 800a5b4:	2322      	movs	r3, #34	@ 0x22
 800a5b6:	6003      	str	r3, [r0, #0]
 800a5b8:	e7b3      	b.n	800a522 <_strtod_l+0x76>
 800a5ba:	496c      	ldr	r1, [pc, #432]	@ (800a76c <_strtod_l+0x2c0>)
 800a5bc:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a5be:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a5c0:	400a      	ands	r2, r1
 800a5c2:	496b      	ldr	r1, [pc, #428]	@ (800a770 <_strtod_l+0x2c4>)
 800a5c4:	185b      	adds	r3, r3, r1
 800a5c6:	051b      	lsls	r3, r3, #20
 800a5c8:	431a      	orrs	r2, r3
 800a5ca:	0017      	movs	r7, r2
 800a5cc:	e7e8      	b.n	800a5a0 <_strtod_l+0xf4>
 800a5ce:	4f66      	ldr	r7, [pc, #408]	@ (800a768 <_strtod_l+0x2bc>)
 800a5d0:	e7e6      	b.n	800a5a0 <_strtod_l+0xf4>
 800a5d2:	2601      	movs	r6, #1
 800a5d4:	4f67      	ldr	r7, [pc, #412]	@ (800a774 <_strtod_l+0x2c8>)
 800a5d6:	4276      	negs	r6, r6
 800a5d8:	e7e2      	b.n	800a5a0 <_strtod_l+0xf4>
 800a5da:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a5dc:	1c5a      	adds	r2, r3, #1
 800a5de:	921d      	str	r2, [sp, #116]	@ 0x74
 800a5e0:	785b      	ldrb	r3, [r3, #1]
 800a5e2:	2b30      	cmp	r3, #48	@ 0x30
 800a5e4:	d0f9      	beq.n	800a5da <_strtod_l+0x12e>
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d09b      	beq.n	800a522 <_strtod_l+0x76>
 800a5ea:	2301      	movs	r3, #1
 800a5ec:	930c      	str	r3, [sp, #48]	@ 0x30
 800a5ee:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a5f0:	220a      	movs	r2, #10
 800a5f2:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a5f4:	2300      	movs	r3, #0
 800a5f6:	9310      	str	r3, [sp, #64]	@ 0x40
 800a5f8:	930d      	str	r3, [sp, #52]	@ 0x34
 800a5fa:	9308      	str	r3, [sp, #32]
 800a5fc:	981d      	ldr	r0, [sp, #116]	@ 0x74
 800a5fe:	7804      	ldrb	r4, [r0, #0]
 800a600:	0023      	movs	r3, r4
 800a602:	3b30      	subs	r3, #48	@ 0x30
 800a604:	b2d9      	uxtb	r1, r3
 800a606:	2909      	cmp	r1, #9
 800a608:	d927      	bls.n	800a65a <_strtod_l+0x1ae>
 800a60a:	2201      	movs	r2, #1
 800a60c:	495a      	ldr	r1, [pc, #360]	@ (800a778 <_strtod_l+0x2cc>)
 800a60e:	f000 fea7 	bl	800b360 <strncmp>
 800a612:	2800      	cmp	r0, #0
 800a614:	d033      	beq.n	800a67e <_strtod_l+0x1d2>
 800a616:	2000      	movs	r0, #0
 800a618:	0023      	movs	r3, r4
 800a61a:	4684      	mov	ip, r0
 800a61c:	9a08      	ldr	r2, [sp, #32]
 800a61e:	900e      	str	r0, [sp, #56]	@ 0x38
 800a620:	9206      	str	r2, [sp, #24]
 800a622:	2220      	movs	r2, #32
 800a624:	0019      	movs	r1, r3
 800a626:	4391      	bics	r1, r2
 800a628:	000a      	movs	r2, r1
 800a62a:	2100      	movs	r1, #0
 800a62c:	9107      	str	r1, [sp, #28]
 800a62e:	2a45      	cmp	r2, #69	@ 0x45
 800a630:	d000      	beq.n	800a634 <_strtod_l+0x188>
 800a632:	e0cb      	b.n	800a7cc <_strtod_l+0x320>
 800a634:	9b06      	ldr	r3, [sp, #24]
 800a636:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a638:	4303      	orrs	r3, r0
 800a63a:	4313      	orrs	r3, r2
 800a63c:	428b      	cmp	r3, r1
 800a63e:	d08c      	beq.n	800a55a <_strtod_l+0xae>
 800a640:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a642:	9309      	str	r3, [sp, #36]	@ 0x24
 800a644:	3301      	adds	r3, #1
 800a646:	931d      	str	r3, [sp, #116]	@ 0x74
 800a648:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a64a:	785b      	ldrb	r3, [r3, #1]
 800a64c:	2b2b      	cmp	r3, #43	@ 0x2b
 800a64e:	d07b      	beq.n	800a748 <_strtod_l+0x29c>
 800a650:	000c      	movs	r4, r1
 800a652:	2b2d      	cmp	r3, #45	@ 0x2d
 800a654:	d17e      	bne.n	800a754 <_strtod_l+0x2a8>
 800a656:	2401      	movs	r4, #1
 800a658:	e077      	b.n	800a74a <_strtod_l+0x29e>
 800a65a:	9908      	ldr	r1, [sp, #32]
 800a65c:	2908      	cmp	r1, #8
 800a65e:	dc09      	bgt.n	800a674 <_strtod_l+0x1c8>
 800a660:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800a662:	4351      	muls	r1, r2
 800a664:	185b      	adds	r3, r3, r1
 800a666:	930d      	str	r3, [sp, #52]	@ 0x34
 800a668:	9b08      	ldr	r3, [sp, #32]
 800a66a:	3001      	adds	r0, #1
 800a66c:	3301      	adds	r3, #1
 800a66e:	9308      	str	r3, [sp, #32]
 800a670:	901d      	str	r0, [sp, #116]	@ 0x74
 800a672:	e7c3      	b.n	800a5fc <_strtod_l+0x150>
 800a674:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800a676:	4355      	muls	r5, r2
 800a678:	195b      	adds	r3, r3, r5
 800a67a:	9310      	str	r3, [sp, #64]	@ 0x40
 800a67c:	e7f4      	b.n	800a668 <_strtod_l+0x1bc>
 800a67e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a680:	1c5a      	adds	r2, r3, #1
 800a682:	921d      	str	r2, [sp, #116]	@ 0x74
 800a684:	9a08      	ldr	r2, [sp, #32]
 800a686:	785b      	ldrb	r3, [r3, #1]
 800a688:	2a00      	cmp	r2, #0
 800a68a:	d03e      	beq.n	800a70a <_strtod_l+0x25e>
 800a68c:	900e      	str	r0, [sp, #56]	@ 0x38
 800a68e:	9206      	str	r2, [sp, #24]
 800a690:	001a      	movs	r2, r3
 800a692:	3a30      	subs	r2, #48	@ 0x30
 800a694:	2a09      	cmp	r2, #9
 800a696:	d912      	bls.n	800a6be <_strtod_l+0x212>
 800a698:	2201      	movs	r2, #1
 800a69a:	4694      	mov	ip, r2
 800a69c:	e7c1      	b.n	800a622 <_strtod_l+0x176>
 800a69e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a6a0:	3001      	adds	r0, #1
 800a6a2:	1c5a      	adds	r2, r3, #1
 800a6a4:	921d      	str	r2, [sp, #116]	@ 0x74
 800a6a6:	785b      	ldrb	r3, [r3, #1]
 800a6a8:	2b30      	cmp	r3, #48	@ 0x30
 800a6aa:	d0f8      	beq.n	800a69e <_strtod_l+0x1f2>
 800a6ac:	001a      	movs	r2, r3
 800a6ae:	3a31      	subs	r2, #49	@ 0x31
 800a6b0:	2a08      	cmp	r2, #8
 800a6b2:	d844      	bhi.n	800a73e <_strtod_l+0x292>
 800a6b4:	900e      	str	r0, [sp, #56]	@ 0x38
 800a6b6:	2000      	movs	r0, #0
 800a6b8:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800a6ba:	9006      	str	r0, [sp, #24]
 800a6bc:	9213      	str	r2, [sp, #76]	@ 0x4c
 800a6be:	001c      	movs	r4, r3
 800a6c0:	1c42      	adds	r2, r0, #1
 800a6c2:	3c30      	subs	r4, #48	@ 0x30
 800a6c4:	2b30      	cmp	r3, #48	@ 0x30
 800a6c6:	d01a      	beq.n	800a6fe <_strtod_l+0x252>
 800a6c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a6ca:	9906      	ldr	r1, [sp, #24]
 800a6cc:	189b      	adds	r3, r3, r2
 800a6ce:	930e      	str	r3, [sp, #56]	@ 0x38
 800a6d0:	230a      	movs	r3, #10
 800a6d2:	469c      	mov	ip, r3
 800a6d4:	9d06      	ldr	r5, [sp, #24]
 800a6d6:	1c4b      	adds	r3, r1, #1
 800a6d8:	1b5d      	subs	r5, r3, r5
 800a6da:	42aa      	cmp	r2, r5
 800a6dc:	dc17      	bgt.n	800a70e <_strtod_l+0x262>
 800a6de:	43c3      	mvns	r3, r0
 800a6e0:	9a06      	ldr	r2, [sp, #24]
 800a6e2:	17db      	asrs	r3, r3, #31
 800a6e4:	4003      	ands	r3, r0
 800a6e6:	18d1      	adds	r1, r2, r3
 800a6e8:	3201      	adds	r2, #1
 800a6ea:	18d3      	adds	r3, r2, r3
 800a6ec:	9306      	str	r3, [sp, #24]
 800a6ee:	2908      	cmp	r1, #8
 800a6f0:	dc1c      	bgt.n	800a72c <_strtod_l+0x280>
 800a6f2:	230a      	movs	r3, #10
 800a6f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a6f6:	4353      	muls	r3, r2
 800a6f8:	2200      	movs	r2, #0
 800a6fa:	18e3      	adds	r3, r4, r3
 800a6fc:	930d      	str	r3, [sp, #52]	@ 0x34
 800a6fe:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a700:	0010      	movs	r0, r2
 800a702:	1c59      	adds	r1, r3, #1
 800a704:	911d      	str	r1, [sp, #116]	@ 0x74
 800a706:	785b      	ldrb	r3, [r3, #1]
 800a708:	e7c2      	b.n	800a690 <_strtod_l+0x1e4>
 800a70a:	9808      	ldr	r0, [sp, #32]
 800a70c:	e7cc      	b.n	800a6a8 <_strtod_l+0x1fc>
 800a70e:	2908      	cmp	r1, #8
 800a710:	dc05      	bgt.n	800a71e <_strtod_l+0x272>
 800a712:	4665      	mov	r5, ip
 800a714:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800a716:	4369      	muls	r1, r5
 800a718:	910d      	str	r1, [sp, #52]	@ 0x34
 800a71a:	0019      	movs	r1, r3
 800a71c:	e7da      	b.n	800a6d4 <_strtod_l+0x228>
 800a71e:	2b10      	cmp	r3, #16
 800a720:	dcfb      	bgt.n	800a71a <_strtod_l+0x26e>
 800a722:	4661      	mov	r1, ip
 800a724:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800a726:	434d      	muls	r5, r1
 800a728:	9510      	str	r5, [sp, #64]	@ 0x40
 800a72a:	e7f6      	b.n	800a71a <_strtod_l+0x26e>
 800a72c:	2200      	movs	r2, #0
 800a72e:	290f      	cmp	r1, #15
 800a730:	dce5      	bgt.n	800a6fe <_strtod_l+0x252>
 800a732:	230a      	movs	r3, #10
 800a734:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800a736:	435d      	muls	r5, r3
 800a738:	1963      	adds	r3, r4, r5
 800a73a:	9310      	str	r3, [sp, #64]	@ 0x40
 800a73c:	e7df      	b.n	800a6fe <_strtod_l+0x252>
 800a73e:	2200      	movs	r2, #0
 800a740:	920e      	str	r2, [sp, #56]	@ 0x38
 800a742:	9206      	str	r2, [sp, #24]
 800a744:	3201      	adds	r2, #1
 800a746:	e7a8      	b.n	800a69a <_strtod_l+0x1ee>
 800a748:	2400      	movs	r4, #0
 800a74a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a74c:	3302      	adds	r3, #2
 800a74e:	931d      	str	r3, [sp, #116]	@ 0x74
 800a750:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a752:	789b      	ldrb	r3, [r3, #2]
 800a754:	001a      	movs	r2, r3
 800a756:	3a30      	subs	r2, #48	@ 0x30
 800a758:	2a09      	cmp	r2, #9
 800a75a:	d913      	bls.n	800a784 <_strtod_l+0x2d8>
 800a75c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a75e:	921d      	str	r2, [sp, #116]	@ 0x74
 800a760:	2200      	movs	r2, #0
 800a762:	e032      	b.n	800a7ca <_strtod_l+0x31e>
 800a764:	0800e0c0 	.word	0x0800e0c0
 800a768:	7ff00000 	.word	0x7ff00000
 800a76c:	ffefffff 	.word	0xffefffff
 800a770:	00000433 	.word	0x00000433
 800a774:	7fffffff 	.word	0x7fffffff
 800a778:	0800deec 	.word	0x0800deec
 800a77c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a77e:	1c5a      	adds	r2, r3, #1
 800a780:	921d      	str	r2, [sp, #116]	@ 0x74
 800a782:	785b      	ldrb	r3, [r3, #1]
 800a784:	2b30      	cmp	r3, #48	@ 0x30
 800a786:	d0f9      	beq.n	800a77c <_strtod_l+0x2d0>
 800a788:	2200      	movs	r2, #0
 800a78a:	9207      	str	r2, [sp, #28]
 800a78c:	001a      	movs	r2, r3
 800a78e:	3a31      	subs	r2, #49	@ 0x31
 800a790:	2a08      	cmp	r2, #8
 800a792:	d81b      	bhi.n	800a7cc <_strtod_l+0x320>
 800a794:	3b30      	subs	r3, #48	@ 0x30
 800a796:	001a      	movs	r2, r3
 800a798:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a79a:	9307      	str	r3, [sp, #28]
 800a79c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a79e:	1c59      	adds	r1, r3, #1
 800a7a0:	911d      	str	r1, [sp, #116]	@ 0x74
 800a7a2:	785b      	ldrb	r3, [r3, #1]
 800a7a4:	001d      	movs	r5, r3
 800a7a6:	3d30      	subs	r5, #48	@ 0x30
 800a7a8:	2d09      	cmp	r5, #9
 800a7aa:	d93a      	bls.n	800a822 <_strtod_l+0x376>
 800a7ac:	9d07      	ldr	r5, [sp, #28]
 800a7ae:	1b49      	subs	r1, r1, r5
 800a7b0:	000d      	movs	r5, r1
 800a7b2:	49b3      	ldr	r1, [pc, #716]	@ (800aa80 <_strtod_l+0x5d4>)
 800a7b4:	9107      	str	r1, [sp, #28]
 800a7b6:	2d08      	cmp	r5, #8
 800a7b8:	dc03      	bgt.n	800a7c2 <_strtod_l+0x316>
 800a7ba:	9207      	str	r2, [sp, #28]
 800a7bc:	428a      	cmp	r2, r1
 800a7be:	dd00      	ble.n	800a7c2 <_strtod_l+0x316>
 800a7c0:	9107      	str	r1, [sp, #28]
 800a7c2:	2c00      	cmp	r4, #0
 800a7c4:	d002      	beq.n	800a7cc <_strtod_l+0x320>
 800a7c6:	9a07      	ldr	r2, [sp, #28]
 800a7c8:	4252      	negs	r2, r2
 800a7ca:	9207      	str	r2, [sp, #28]
 800a7cc:	9a06      	ldr	r2, [sp, #24]
 800a7ce:	2a00      	cmp	r2, #0
 800a7d0:	d14b      	bne.n	800a86a <_strtod_l+0x3be>
 800a7d2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a7d4:	4310      	orrs	r0, r2
 800a7d6:	d000      	beq.n	800a7da <_strtod_l+0x32e>
 800a7d8:	e6a3      	b.n	800a522 <_strtod_l+0x76>
 800a7da:	4662      	mov	r2, ip
 800a7dc:	2a00      	cmp	r2, #0
 800a7de:	d000      	beq.n	800a7e2 <_strtod_l+0x336>
 800a7e0:	e6bb      	b.n	800a55a <_strtod_l+0xae>
 800a7e2:	2b69      	cmp	r3, #105	@ 0x69
 800a7e4:	d025      	beq.n	800a832 <_strtod_l+0x386>
 800a7e6:	dc21      	bgt.n	800a82c <_strtod_l+0x380>
 800a7e8:	2b49      	cmp	r3, #73	@ 0x49
 800a7ea:	d022      	beq.n	800a832 <_strtod_l+0x386>
 800a7ec:	2b4e      	cmp	r3, #78	@ 0x4e
 800a7ee:	d000      	beq.n	800a7f2 <_strtod_l+0x346>
 800a7f0:	e6b3      	b.n	800a55a <_strtod_l+0xae>
 800a7f2:	49a4      	ldr	r1, [pc, #656]	@ (800aa84 <_strtod_l+0x5d8>)
 800a7f4:	a81d      	add	r0, sp, #116	@ 0x74
 800a7f6:	f001 f9b5 	bl	800bb64 <__match>
 800a7fa:	2800      	cmp	r0, #0
 800a7fc:	d100      	bne.n	800a800 <_strtod_l+0x354>
 800a7fe:	e6ac      	b.n	800a55a <_strtod_l+0xae>
 800a800:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a802:	781b      	ldrb	r3, [r3, #0]
 800a804:	2b28      	cmp	r3, #40	@ 0x28
 800a806:	d12a      	bne.n	800a85e <_strtod_l+0x3b2>
 800a808:	499f      	ldr	r1, [pc, #636]	@ (800aa88 <_strtod_l+0x5dc>)
 800a80a:	aa20      	add	r2, sp, #128	@ 0x80
 800a80c:	a81d      	add	r0, sp, #116	@ 0x74
 800a80e:	f001 f9bd 	bl	800bb8c <__hexnan>
 800a812:	2805      	cmp	r0, #5
 800a814:	d123      	bne.n	800a85e <_strtod_l+0x3b2>
 800a816:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a818:	4a9c      	ldr	r2, [pc, #624]	@ (800aa8c <_strtod_l+0x5e0>)
 800a81a:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a81c:	431a      	orrs	r2, r3
 800a81e:	0017      	movs	r7, r2
 800a820:	e67f      	b.n	800a522 <_strtod_l+0x76>
 800a822:	210a      	movs	r1, #10
 800a824:	434a      	muls	r2, r1
 800a826:	18d2      	adds	r2, r2, r3
 800a828:	3a30      	subs	r2, #48	@ 0x30
 800a82a:	e7b7      	b.n	800a79c <_strtod_l+0x2f0>
 800a82c:	2b6e      	cmp	r3, #110	@ 0x6e
 800a82e:	d0e0      	beq.n	800a7f2 <_strtod_l+0x346>
 800a830:	e693      	b.n	800a55a <_strtod_l+0xae>
 800a832:	4997      	ldr	r1, [pc, #604]	@ (800aa90 <_strtod_l+0x5e4>)
 800a834:	a81d      	add	r0, sp, #116	@ 0x74
 800a836:	f001 f995 	bl	800bb64 <__match>
 800a83a:	2800      	cmp	r0, #0
 800a83c:	d100      	bne.n	800a840 <_strtod_l+0x394>
 800a83e:	e68c      	b.n	800a55a <_strtod_l+0xae>
 800a840:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a842:	4994      	ldr	r1, [pc, #592]	@ (800aa94 <_strtod_l+0x5e8>)
 800a844:	3b01      	subs	r3, #1
 800a846:	a81d      	add	r0, sp, #116	@ 0x74
 800a848:	931d      	str	r3, [sp, #116]	@ 0x74
 800a84a:	f001 f98b 	bl	800bb64 <__match>
 800a84e:	2800      	cmp	r0, #0
 800a850:	d102      	bne.n	800a858 <_strtod_l+0x3ac>
 800a852:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a854:	3301      	adds	r3, #1
 800a856:	931d      	str	r3, [sp, #116]	@ 0x74
 800a858:	2600      	movs	r6, #0
 800a85a:	4f8c      	ldr	r7, [pc, #560]	@ (800aa8c <_strtod_l+0x5e0>)
 800a85c:	e661      	b.n	800a522 <_strtod_l+0x76>
 800a85e:	488e      	ldr	r0, [pc, #568]	@ (800aa98 <_strtod_l+0x5ec>)
 800a860:	f000 fe74 	bl	800b54c <nan>
 800a864:	0006      	movs	r6, r0
 800a866:	000f      	movs	r7, r1
 800a868:	e65b      	b.n	800a522 <_strtod_l+0x76>
 800a86a:	9b07      	ldr	r3, [sp, #28]
 800a86c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a86e:	1a9b      	subs	r3, r3, r2
 800a870:	930c      	str	r3, [sp, #48]	@ 0x30
 800a872:	9b08      	ldr	r3, [sp, #32]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d101      	bne.n	800a87c <_strtod_l+0x3d0>
 800a878:	9b06      	ldr	r3, [sp, #24]
 800a87a:	9308      	str	r3, [sp, #32]
 800a87c:	9c06      	ldr	r4, [sp, #24]
 800a87e:	2c10      	cmp	r4, #16
 800a880:	dd00      	ble.n	800a884 <_strtod_l+0x3d8>
 800a882:	2410      	movs	r4, #16
 800a884:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800a886:	f7f8 ff51 	bl	800372c <__aeabi_ui2d>
 800a88a:	9b06      	ldr	r3, [sp, #24]
 800a88c:	0006      	movs	r6, r0
 800a88e:	000f      	movs	r7, r1
 800a890:	2b09      	cmp	r3, #9
 800a892:	dc13      	bgt.n	800a8bc <_strtod_l+0x410>
 800a894:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a896:	2b00      	cmp	r3, #0
 800a898:	d100      	bne.n	800a89c <_strtod_l+0x3f0>
 800a89a:	e642      	b.n	800a522 <_strtod_l+0x76>
 800a89c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	dc00      	bgt.n	800a8a4 <_strtod_l+0x3f8>
 800a8a2:	e07e      	b.n	800a9a2 <_strtod_l+0x4f6>
 800a8a4:	2b16      	cmp	r3, #22
 800a8a6:	dc63      	bgt.n	800a970 <_strtod_l+0x4c4>
 800a8a8:	497c      	ldr	r1, [pc, #496]	@ (800aa9c <_strtod_l+0x5f0>)
 800a8aa:	00db      	lsls	r3, r3, #3
 800a8ac:	18c9      	adds	r1, r1, r3
 800a8ae:	0032      	movs	r2, r6
 800a8b0:	6808      	ldr	r0, [r1, #0]
 800a8b2:	6849      	ldr	r1, [r1, #4]
 800a8b4:	003b      	movs	r3, r7
 800a8b6:	f7f7 ffdf 	bl	8002878 <__aeabi_dmul>
 800a8ba:	e7d3      	b.n	800a864 <_strtod_l+0x3b8>
 800a8bc:	0022      	movs	r2, r4
 800a8be:	4b77      	ldr	r3, [pc, #476]	@ (800aa9c <_strtod_l+0x5f0>)
 800a8c0:	3a09      	subs	r2, #9
 800a8c2:	00d2      	lsls	r2, r2, #3
 800a8c4:	189b      	adds	r3, r3, r2
 800a8c6:	681a      	ldr	r2, [r3, #0]
 800a8c8:	685b      	ldr	r3, [r3, #4]
 800a8ca:	f7f7 ffd5 	bl	8002878 <__aeabi_dmul>
 800a8ce:	0006      	movs	r6, r0
 800a8d0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800a8d2:	000f      	movs	r7, r1
 800a8d4:	f7f8 ff2a 	bl	800372c <__aeabi_ui2d>
 800a8d8:	000b      	movs	r3, r1
 800a8da:	0002      	movs	r2, r0
 800a8dc:	0039      	movs	r1, r7
 800a8de:	0030      	movs	r0, r6
 800a8e0:	f7f6 ffca 	bl	8001878 <__aeabi_dadd>
 800a8e4:	9b06      	ldr	r3, [sp, #24]
 800a8e6:	0006      	movs	r6, r0
 800a8e8:	000f      	movs	r7, r1
 800a8ea:	2b0f      	cmp	r3, #15
 800a8ec:	ddd2      	ble.n	800a894 <_strtod_l+0x3e8>
 800a8ee:	9b06      	ldr	r3, [sp, #24]
 800a8f0:	1b1c      	subs	r4, r3, r4
 800a8f2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a8f4:	18e4      	adds	r4, r4, r3
 800a8f6:	2c00      	cmp	r4, #0
 800a8f8:	dc00      	bgt.n	800a8fc <_strtod_l+0x450>
 800a8fa:	e09b      	b.n	800aa34 <_strtod_l+0x588>
 800a8fc:	220f      	movs	r2, #15
 800a8fe:	0023      	movs	r3, r4
 800a900:	4013      	ands	r3, r2
 800a902:	4214      	tst	r4, r2
 800a904:	d00a      	beq.n	800a91c <_strtod_l+0x470>
 800a906:	4965      	ldr	r1, [pc, #404]	@ (800aa9c <_strtod_l+0x5f0>)
 800a908:	00db      	lsls	r3, r3, #3
 800a90a:	18c9      	adds	r1, r1, r3
 800a90c:	0032      	movs	r2, r6
 800a90e:	6808      	ldr	r0, [r1, #0]
 800a910:	6849      	ldr	r1, [r1, #4]
 800a912:	003b      	movs	r3, r7
 800a914:	f7f7 ffb0 	bl	8002878 <__aeabi_dmul>
 800a918:	0006      	movs	r6, r0
 800a91a:	000f      	movs	r7, r1
 800a91c:	230f      	movs	r3, #15
 800a91e:	439c      	bics	r4, r3
 800a920:	d073      	beq.n	800aa0a <_strtod_l+0x55e>
 800a922:	3326      	adds	r3, #38	@ 0x26
 800a924:	33ff      	adds	r3, #255	@ 0xff
 800a926:	429c      	cmp	r4, r3
 800a928:	dd4b      	ble.n	800a9c2 <_strtod_l+0x516>
 800a92a:	2300      	movs	r3, #0
 800a92c:	9306      	str	r3, [sp, #24]
 800a92e:	9307      	str	r3, [sp, #28]
 800a930:	930d      	str	r3, [sp, #52]	@ 0x34
 800a932:	9308      	str	r3, [sp, #32]
 800a934:	2322      	movs	r3, #34	@ 0x22
 800a936:	2600      	movs	r6, #0
 800a938:	9a05      	ldr	r2, [sp, #20]
 800a93a:	4f54      	ldr	r7, [pc, #336]	@ (800aa8c <_strtod_l+0x5e0>)
 800a93c:	6013      	str	r3, [r2, #0]
 800a93e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a940:	42b3      	cmp	r3, r6
 800a942:	d100      	bne.n	800a946 <_strtod_l+0x49a>
 800a944:	e5ed      	b.n	800a522 <_strtod_l+0x76>
 800a946:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800a948:	9805      	ldr	r0, [sp, #20]
 800a94a:	f001 fad9 	bl	800bf00 <_Bfree>
 800a94e:	9908      	ldr	r1, [sp, #32]
 800a950:	9805      	ldr	r0, [sp, #20]
 800a952:	f001 fad5 	bl	800bf00 <_Bfree>
 800a956:	9907      	ldr	r1, [sp, #28]
 800a958:	9805      	ldr	r0, [sp, #20]
 800a95a:	f001 fad1 	bl	800bf00 <_Bfree>
 800a95e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800a960:	9805      	ldr	r0, [sp, #20]
 800a962:	f001 facd 	bl	800bf00 <_Bfree>
 800a966:	9906      	ldr	r1, [sp, #24]
 800a968:	9805      	ldr	r0, [sp, #20]
 800a96a:	f001 fac9 	bl	800bf00 <_Bfree>
 800a96e:	e5d8      	b.n	800a522 <_strtod_l+0x76>
 800a970:	2325      	movs	r3, #37	@ 0x25
 800a972:	9a06      	ldr	r2, [sp, #24]
 800a974:	1a9b      	subs	r3, r3, r2
 800a976:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a978:	4293      	cmp	r3, r2
 800a97a:	dbb8      	blt.n	800a8ee <_strtod_l+0x442>
 800a97c:	240f      	movs	r4, #15
 800a97e:	9b06      	ldr	r3, [sp, #24]
 800a980:	4d46      	ldr	r5, [pc, #280]	@ (800aa9c <_strtod_l+0x5f0>)
 800a982:	1ae4      	subs	r4, r4, r3
 800a984:	00e1      	lsls	r1, r4, #3
 800a986:	1869      	adds	r1, r5, r1
 800a988:	0032      	movs	r2, r6
 800a98a:	6808      	ldr	r0, [r1, #0]
 800a98c:	6849      	ldr	r1, [r1, #4]
 800a98e:	003b      	movs	r3, r7
 800a990:	f7f7 ff72 	bl	8002878 <__aeabi_dmul>
 800a994:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a996:	1b1c      	subs	r4, r3, r4
 800a998:	00e4      	lsls	r4, r4, #3
 800a99a:	192d      	adds	r5, r5, r4
 800a99c:	682a      	ldr	r2, [r5, #0]
 800a99e:	686b      	ldr	r3, [r5, #4]
 800a9a0:	e789      	b.n	800a8b6 <_strtod_l+0x40a>
 800a9a2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a9a4:	3316      	adds	r3, #22
 800a9a6:	dba2      	blt.n	800a8ee <_strtod_l+0x442>
 800a9a8:	9907      	ldr	r1, [sp, #28]
 800a9aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a9ac:	4b3b      	ldr	r3, [pc, #236]	@ (800aa9c <_strtod_l+0x5f0>)
 800a9ae:	1a52      	subs	r2, r2, r1
 800a9b0:	00d2      	lsls	r2, r2, #3
 800a9b2:	189b      	adds	r3, r3, r2
 800a9b4:	0030      	movs	r0, r6
 800a9b6:	681a      	ldr	r2, [r3, #0]
 800a9b8:	685b      	ldr	r3, [r3, #4]
 800a9ba:	0039      	movs	r1, r7
 800a9bc:	f7f7 fb22 	bl	8002004 <__aeabi_ddiv>
 800a9c0:	e750      	b.n	800a864 <_strtod_l+0x3b8>
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	0030      	movs	r0, r6
 800a9c6:	0039      	movs	r1, r7
 800a9c8:	4d35      	ldr	r5, [pc, #212]	@ (800aaa0 <_strtod_l+0x5f4>)
 800a9ca:	1124      	asrs	r4, r4, #4
 800a9cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9ce:	2c01      	cmp	r4, #1
 800a9d0:	dc1e      	bgt.n	800aa10 <_strtod_l+0x564>
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d001      	beq.n	800a9da <_strtod_l+0x52e>
 800a9d6:	0006      	movs	r6, r0
 800a9d8:	000f      	movs	r7, r1
 800a9da:	4b32      	ldr	r3, [pc, #200]	@ (800aaa4 <_strtod_l+0x5f8>)
 800a9dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a9de:	18ff      	adds	r7, r7, r3
 800a9e0:	4b2f      	ldr	r3, [pc, #188]	@ (800aaa0 <_strtod_l+0x5f4>)
 800a9e2:	00d5      	lsls	r5, r2, #3
 800a9e4:	195d      	adds	r5, r3, r5
 800a9e6:	0032      	movs	r2, r6
 800a9e8:	6828      	ldr	r0, [r5, #0]
 800a9ea:	6869      	ldr	r1, [r5, #4]
 800a9ec:	003b      	movs	r3, r7
 800a9ee:	f7f7 ff43 	bl	8002878 <__aeabi_dmul>
 800a9f2:	4b26      	ldr	r3, [pc, #152]	@ (800aa8c <_strtod_l+0x5e0>)
 800a9f4:	4a2c      	ldr	r2, [pc, #176]	@ (800aaa8 <_strtod_l+0x5fc>)
 800a9f6:	0006      	movs	r6, r0
 800a9f8:	400b      	ands	r3, r1
 800a9fa:	4293      	cmp	r3, r2
 800a9fc:	d895      	bhi.n	800a92a <_strtod_l+0x47e>
 800a9fe:	4a2b      	ldr	r2, [pc, #172]	@ (800aaac <_strtod_l+0x600>)
 800aa00:	4293      	cmp	r3, r2
 800aa02:	d913      	bls.n	800aa2c <_strtod_l+0x580>
 800aa04:	2601      	movs	r6, #1
 800aa06:	4f2a      	ldr	r7, [pc, #168]	@ (800aab0 <_strtod_l+0x604>)
 800aa08:	4276      	negs	r6, r6
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa0e:	e086      	b.n	800ab1e <_strtod_l+0x672>
 800aa10:	2201      	movs	r2, #1
 800aa12:	4214      	tst	r4, r2
 800aa14:	d004      	beq.n	800aa20 <_strtod_l+0x574>
 800aa16:	682a      	ldr	r2, [r5, #0]
 800aa18:	686b      	ldr	r3, [r5, #4]
 800aa1a:	f7f7 ff2d 	bl	8002878 <__aeabi_dmul>
 800aa1e:	2301      	movs	r3, #1
 800aa20:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa22:	1064      	asrs	r4, r4, #1
 800aa24:	3201      	adds	r2, #1
 800aa26:	9209      	str	r2, [sp, #36]	@ 0x24
 800aa28:	3508      	adds	r5, #8
 800aa2a:	e7d0      	b.n	800a9ce <_strtod_l+0x522>
 800aa2c:	23d4      	movs	r3, #212	@ 0xd4
 800aa2e:	049b      	lsls	r3, r3, #18
 800aa30:	18cf      	adds	r7, r1, r3
 800aa32:	e7ea      	b.n	800aa0a <_strtod_l+0x55e>
 800aa34:	2c00      	cmp	r4, #0
 800aa36:	d0e8      	beq.n	800aa0a <_strtod_l+0x55e>
 800aa38:	4264      	negs	r4, r4
 800aa3a:	230f      	movs	r3, #15
 800aa3c:	0022      	movs	r2, r4
 800aa3e:	401a      	ands	r2, r3
 800aa40:	421c      	tst	r4, r3
 800aa42:	d00a      	beq.n	800aa5a <_strtod_l+0x5ae>
 800aa44:	4b15      	ldr	r3, [pc, #84]	@ (800aa9c <_strtod_l+0x5f0>)
 800aa46:	00d2      	lsls	r2, r2, #3
 800aa48:	189b      	adds	r3, r3, r2
 800aa4a:	0030      	movs	r0, r6
 800aa4c:	681a      	ldr	r2, [r3, #0]
 800aa4e:	685b      	ldr	r3, [r3, #4]
 800aa50:	0039      	movs	r1, r7
 800aa52:	f7f7 fad7 	bl	8002004 <__aeabi_ddiv>
 800aa56:	0006      	movs	r6, r0
 800aa58:	000f      	movs	r7, r1
 800aa5a:	1124      	asrs	r4, r4, #4
 800aa5c:	d0d5      	beq.n	800aa0a <_strtod_l+0x55e>
 800aa5e:	2c1f      	cmp	r4, #31
 800aa60:	dd28      	ble.n	800aab4 <_strtod_l+0x608>
 800aa62:	2300      	movs	r3, #0
 800aa64:	9306      	str	r3, [sp, #24]
 800aa66:	9307      	str	r3, [sp, #28]
 800aa68:	930d      	str	r3, [sp, #52]	@ 0x34
 800aa6a:	9308      	str	r3, [sp, #32]
 800aa6c:	2322      	movs	r3, #34	@ 0x22
 800aa6e:	9a05      	ldr	r2, [sp, #20]
 800aa70:	2600      	movs	r6, #0
 800aa72:	6013      	str	r3, [r2, #0]
 800aa74:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa76:	2700      	movs	r7, #0
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d000      	beq.n	800aa7e <_strtod_l+0x5d2>
 800aa7c:	e763      	b.n	800a946 <_strtod_l+0x49a>
 800aa7e:	e550      	b.n	800a522 <_strtod_l+0x76>
 800aa80:	00004e1f 	.word	0x00004e1f
 800aa84:	0800def7 	.word	0x0800def7
 800aa88:	0800e0ac 	.word	0x0800e0ac
 800aa8c:	7ff00000 	.word	0x7ff00000
 800aa90:	0800deee 	.word	0x0800deee
 800aa94:	0800def1 	.word	0x0800def1
 800aa98:	0800dfae 	.word	0x0800dfae
 800aa9c:	0800e138 	.word	0x0800e138
 800aaa0:	0800e110 	.word	0x0800e110
 800aaa4:	fcb00000 	.word	0xfcb00000
 800aaa8:	7ca00000 	.word	0x7ca00000
 800aaac:	7c900000 	.word	0x7c900000
 800aab0:	7fefffff 	.word	0x7fefffff
 800aab4:	2310      	movs	r3, #16
 800aab6:	0022      	movs	r2, r4
 800aab8:	401a      	ands	r2, r3
 800aaba:	9209      	str	r2, [sp, #36]	@ 0x24
 800aabc:	421c      	tst	r4, r3
 800aabe:	d001      	beq.n	800aac4 <_strtod_l+0x618>
 800aac0:	335a      	adds	r3, #90	@ 0x5a
 800aac2:	9309      	str	r3, [sp, #36]	@ 0x24
 800aac4:	0030      	movs	r0, r6
 800aac6:	0039      	movs	r1, r7
 800aac8:	2300      	movs	r3, #0
 800aaca:	4dc0      	ldr	r5, [pc, #768]	@ (800adcc <_strtod_l+0x920>)
 800aacc:	2201      	movs	r2, #1
 800aace:	4214      	tst	r4, r2
 800aad0:	d004      	beq.n	800aadc <_strtod_l+0x630>
 800aad2:	682a      	ldr	r2, [r5, #0]
 800aad4:	686b      	ldr	r3, [r5, #4]
 800aad6:	f7f7 fecf 	bl	8002878 <__aeabi_dmul>
 800aada:	2301      	movs	r3, #1
 800aadc:	1064      	asrs	r4, r4, #1
 800aade:	3508      	adds	r5, #8
 800aae0:	2c00      	cmp	r4, #0
 800aae2:	d1f3      	bne.n	800aacc <_strtod_l+0x620>
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d001      	beq.n	800aaec <_strtod_l+0x640>
 800aae8:	0006      	movs	r6, r0
 800aaea:	000f      	movs	r7, r1
 800aaec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d00d      	beq.n	800ab0e <_strtod_l+0x662>
 800aaf2:	236b      	movs	r3, #107	@ 0x6b
 800aaf4:	007a      	lsls	r2, r7, #1
 800aaf6:	0d52      	lsrs	r2, r2, #21
 800aaf8:	0039      	movs	r1, r7
 800aafa:	1a9b      	subs	r3, r3, r2
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	dd06      	ble.n	800ab0e <_strtod_l+0x662>
 800ab00:	2b1f      	cmp	r3, #31
 800ab02:	dd5c      	ble.n	800abbe <_strtod_l+0x712>
 800ab04:	2600      	movs	r6, #0
 800ab06:	2b34      	cmp	r3, #52	@ 0x34
 800ab08:	dd52      	ble.n	800abb0 <_strtod_l+0x704>
 800ab0a:	27dc      	movs	r7, #220	@ 0xdc
 800ab0c:	04bf      	lsls	r7, r7, #18
 800ab0e:	2200      	movs	r2, #0
 800ab10:	2300      	movs	r3, #0
 800ab12:	0030      	movs	r0, r6
 800ab14:	0039      	movs	r1, r7
 800ab16:	f7f5 fca1 	bl	800045c <__aeabi_dcmpeq>
 800ab1a:	2800      	cmp	r0, #0
 800ab1c:	d1a1      	bne.n	800aa62 <_strtod_l+0x5b6>
 800ab1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ab20:	9a08      	ldr	r2, [sp, #32]
 800ab22:	9300      	str	r3, [sp, #0]
 800ab24:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ab26:	9b06      	ldr	r3, [sp, #24]
 800ab28:	9805      	ldr	r0, [sp, #20]
 800ab2a:	f001 fa51 	bl	800bfd0 <__s2b>
 800ab2e:	900d      	str	r0, [sp, #52]	@ 0x34
 800ab30:	2800      	cmp	r0, #0
 800ab32:	d100      	bne.n	800ab36 <_strtod_l+0x68a>
 800ab34:	e6f9      	b.n	800a92a <_strtod_l+0x47e>
 800ab36:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ab38:	9907      	ldr	r1, [sp, #28]
 800ab3a:	43db      	mvns	r3, r3
 800ab3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ab3e:	17db      	asrs	r3, r3, #31
 800ab40:	1a52      	subs	r2, r2, r1
 800ab42:	9214      	str	r2, [sp, #80]	@ 0x50
 800ab44:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ab46:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800ab48:	17d2      	asrs	r2, r2, #31
 800ab4a:	4011      	ands	r1, r2
 800ab4c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ab4e:	9114      	str	r1, [sp, #80]	@ 0x50
 800ab50:	401a      	ands	r2, r3
 800ab52:	2300      	movs	r3, #0
 800ab54:	921a      	str	r2, [sp, #104]	@ 0x68
 800ab56:	9306      	str	r3, [sp, #24]
 800ab58:	9307      	str	r3, [sp, #28]
 800ab5a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ab5c:	9805      	ldr	r0, [sp, #20]
 800ab5e:	6859      	ldr	r1, [r3, #4]
 800ab60:	f001 f98a 	bl	800be78 <_Balloc>
 800ab64:	9008      	str	r0, [sp, #32]
 800ab66:	2800      	cmp	r0, #0
 800ab68:	d100      	bne.n	800ab6c <_strtod_l+0x6c0>
 800ab6a:	e6e3      	b.n	800a934 <_strtod_l+0x488>
 800ab6c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ab6e:	300c      	adds	r0, #12
 800ab70:	0019      	movs	r1, r3
 800ab72:	691a      	ldr	r2, [r3, #16]
 800ab74:	310c      	adds	r1, #12
 800ab76:	3202      	adds	r2, #2
 800ab78:	0092      	lsls	r2, r2, #2
 800ab7a:	f000 fcde 	bl	800b53a <memcpy>
 800ab7e:	ab20      	add	r3, sp, #128	@ 0x80
 800ab80:	9301      	str	r3, [sp, #4]
 800ab82:	ab1f      	add	r3, sp, #124	@ 0x7c
 800ab84:	9300      	str	r3, [sp, #0]
 800ab86:	0032      	movs	r2, r6
 800ab88:	003b      	movs	r3, r7
 800ab8a:	9805      	ldr	r0, [sp, #20]
 800ab8c:	9610      	str	r6, [sp, #64]	@ 0x40
 800ab8e:	9711      	str	r7, [sp, #68]	@ 0x44
 800ab90:	f001 fd66 	bl	800c660 <__d2b>
 800ab94:	901e      	str	r0, [sp, #120]	@ 0x78
 800ab96:	2800      	cmp	r0, #0
 800ab98:	d100      	bne.n	800ab9c <_strtod_l+0x6f0>
 800ab9a:	e6cb      	b.n	800a934 <_strtod_l+0x488>
 800ab9c:	2101      	movs	r1, #1
 800ab9e:	9805      	ldr	r0, [sp, #20]
 800aba0:	f001 fab2 	bl	800c108 <__i2b>
 800aba4:	9007      	str	r0, [sp, #28]
 800aba6:	2800      	cmp	r0, #0
 800aba8:	d10e      	bne.n	800abc8 <_strtod_l+0x71c>
 800abaa:	2300      	movs	r3, #0
 800abac:	9307      	str	r3, [sp, #28]
 800abae:	e6c1      	b.n	800a934 <_strtod_l+0x488>
 800abb0:	234b      	movs	r3, #75	@ 0x4b
 800abb2:	1a9a      	subs	r2, r3, r2
 800abb4:	3b4c      	subs	r3, #76	@ 0x4c
 800abb6:	4093      	lsls	r3, r2
 800abb8:	4019      	ands	r1, r3
 800abba:	000f      	movs	r7, r1
 800abbc:	e7a7      	b.n	800ab0e <_strtod_l+0x662>
 800abbe:	2201      	movs	r2, #1
 800abc0:	4252      	negs	r2, r2
 800abc2:	409a      	lsls	r2, r3
 800abc4:	4016      	ands	r6, r2
 800abc6:	e7a2      	b.n	800ab0e <_strtod_l+0x662>
 800abc8:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800abca:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800abcc:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800abce:	1ad4      	subs	r4, r2, r3
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	db01      	blt.n	800abd8 <_strtod_l+0x72c>
 800abd4:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 800abd6:	195d      	adds	r5, r3, r5
 800abd8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800abda:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800abdc:	1a5b      	subs	r3, r3, r1
 800abde:	2136      	movs	r1, #54	@ 0x36
 800abe0:	189b      	adds	r3, r3, r2
 800abe2:	1a8a      	subs	r2, r1, r2
 800abe4:	497a      	ldr	r1, [pc, #488]	@ (800add0 <_strtod_l+0x924>)
 800abe6:	2001      	movs	r0, #1
 800abe8:	468c      	mov	ip, r1
 800abea:	2100      	movs	r1, #0
 800abec:	3b01      	subs	r3, #1
 800abee:	9115      	str	r1, [sp, #84]	@ 0x54
 800abf0:	9016      	str	r0, [sp, #88]	@ 0x58
 800abf2:	4563      	cmp	r3, ip
 800abf4:	da06      	bge.n	800ac04 <_strtod_l+0x758>
 800abf6:	4661      	mov	r1, ip
 800abf8:	1ac9      	subs	r1, r1, r3
 800abfa:	1a52      	subs	r2, r2, r1
 800abfc:	291f      	cmp	r1, #31
 800abfe:	dc3f      	bgt.n	800ac80 <_strtod_l+0x7d4>
 800ac00:	4088      	lsls	r0, r1
 800ac02:	9016      	str	r0, [sp, #88]	@ 0x58
 800ac04:	18ab      	adds	r3, r5, r2
 800ac06:	930e      	str	r3, [sp, #56]	@ 0x38
 800ac08:	18a4      	adds	r4, r4, r2
 800ac0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac0c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ac0e:	191c      	adds	r4, r3, r4
 800ac10:	002b      	movs	r3, r5
 800ac12:	4295      	cmp	r5, r2
 800ac14:	dd00      	ble.n	800ac18 <_strtod_l+0x76c>
 800ac16:	0013      	movs	r3, r2
 800ac18:	42a3      	cmp	r3, r4
 800ac1a:	dd00      	ble.n	800ac1e <_strtod_l+0x772>
 800ac1c:	0023      	movs	r3, r4
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	dd04      	ble.n	800ac2c <_strtod_l+0x780>
 800ac22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ac24:	1ae4      	subs	r4, r4, r3
 800ac26:	1ad2      	subs	r2, r2, r3
 800ac28:	920e      	str	r2, [sp, #56]	@ 0x38
 800ac2a:	1aed      	subs	r5, r5, r3
 800ac2c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	dd16      	ble.n	800ac60 <_strtod_l+0x7b4>
 800ac32:	001a      	movs	r2, r3
 800ac34:	9907      	ldr	r1, [sp, #28]
 800ac36:	9805      	ldr	r0, [sp, #20]
 800ac38:	f001 fb28 	bl	800c28c <__pow5mult>
 800ac3c:	9007      	str	r0, [sp, #28]
 800ac3e:	2800      	cmp	r0, #0
 800ac40:	d0b3      	beq.n	800abaa <_strtod_l+0x6fe>
 800ac42:	0001      	movs	r1, r0
 800ac44:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800ac46:	9805      	ldr	r0, [sp, #20]
 800ac48:	f001 fa76 	bl	800c138 <__multiply>
 800ac4c:	9013      	str	r0, [sp, #76]	@ 0x4c
 800ac4e:	2800      	cmp	r0, #0
 800ac50:	d100      	bne.n	800ac54 <_strtod_l+0x7a8>
 800ac52:	e66f      	b.n	800a934 <_strtod_l+0x488>
 800ac54:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800ac56:	9805      	ldr	r0, [sp, #20]
 800ac58:	f001 f952 	bl	800bf00 <_Bfree>
 800ac5c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ac5e:	931e      	str	r3, [sp, #120]	@ 0x78
 800ac60:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	dc12      	bgt.n	800ac8c <_strtod_l+0x7e0>
 800ac66:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	dd18      	ble.n	800ac9e <_strtod_l+0x7f2>
 800ac6c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ac6e:	9908      	ldr	r1, [sp, #32]
 800ac70:	9805      	ldr	r0, [sp, #20]
 800ac72:	f001 fb0b 	bl	800c28c <__pow5mult>
 800ac76:	9008      	str	r0, [sp, #32]
 800ac78:	2800      	cmp	r0, #0
 800ac7a:	d110      	bne.n	800ac9e <_strtod_l+0x7f2>
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	e658      	b.n	800a932 <_strtod_l+0x486>
 800ac80:	4954      	ldr	r1, [pc, #336]	@ (800add4 <_strtod_l+0x928>)
 800ac82:	1acb      	subs	r3, r1, r3
 800ac84:	0001      	movs	r1, r0
 800ac86:	4099      	lsls	r1, r3
 800ac88:	9115      	str	r1, [sp, #84]	@ 0x54
 800ac8a:	e7ba      	b.n	800ac02 <_strtod_l+0x756>
 800ac8c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ac8e:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800ac90:	9805      	ldr	r0, [sp, #20]
 800ac92:	f001 fb57 	bl	800c344 <__lshift>
 800ac96:	901e      	str	r0, [sp, #120]	@ 0x78
 800ac98:	2800      	cmp	r0, #0
 800ac9a:	d1e4      	bne.n	800ac66 <_strtod_l+0x7ba>
 800ac9c:	e64a      	b.n	800a934 <_strtod_l+0x488>
 800ac9e:	2c00      	cmp	r4, #0
 800aca0:	dd07      	ble.n	800acb2 <_strtod_l+0x806>
 800aca2:	0022      	movs	r2, r4
 800aca4:	9908      	ldr	r1, [sp, #32]
 800aca6:	9805      	ldr	r0, [sp, #20]
 800aca8:	f001 fb4c 	bl	800c344 <__lshift>
 800acac:	9008      	str	r0, [sp, #32]
 800acae:	2800      	cmp	r0, #0
 800acb0:	d0e4      	beq.n	800ac7c <_strtod_l+0x7d0>
 800acb2:	2d00      	cmp	r5, #0
 800acb4:	dd08      	ble.n	800acc8 <_strtod_l+0x81c>
 800acb6:	002a      	movs	r2, r5
 800acb8:	9907      	ldr	r1, [sp, #28]
 800acba:	9805      	ldr	r0, [sp, #20]
 800acbc:	f001 fb42 	bl	800c344 <__lshift>
 800acc0:	9007      	str	r0, [sp, #28]
 800acc2:	2800      	cmp	r0, #0
 800acc4:	d100      	bne.n	800acc8 <_strtod_l+0x81c>
 800acc6:	e635      	b.n	800a934 <_strtod_l+0x488>
 800acc8:	9a08      	ldr	r2, [sp, #32]
 800acca:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800accc:	9805      	ldr	r0, [sp, #20]
 800acce:	f001 fbc1 	bl	800c454 <__mdiff>
 800acd2:	9006      	str	r0, [sp, #24]
 800acd4:	2800      	cmp	r0, #0
 800acd6:	d100      	bne.n	800acda <_strtod_l+0x82e>
 800acd8:	e62c      	b.n	800a934 <_strtod_l+0x488>
 800acda:	68c3      	ldr	r3, [r0, #12]
 800acdc:	9907      	ldr	r1, [sp, #28]
 800acde:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ace0:	2300      	movs	r3, #0
 800ace2:	60c3      	str	r3, [r0, #12]
 800ace4:	f001 fb9a 	bl	800c41c <__mcmp>
 800ace8:	2800      	cmp	r0, #0
 800acea:	da3b      	bge.n	800ad64 <_strtod_l+0x8b8>
 800acec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800acee:	4333      	orrs	r3, r6
 800acf0:	d167      	bne.n	800adc2 <_strtod_l+0x916>
 800acf2:	033b      	lsls	r3, r7, #12
 800acf4:	d165      	bne.n	800adc2 <_strtod_l+0x916>
 800acf6:	22d6      	movs	r2, #214	@ 0xd6
 800acf8:	4b37      	ldr	r3, [pc, #220]	@ (800add8 <_strtod_l+0x92c>)
 800acfa:	04d2      	lsls	r2, r2, #19
 800acfc:	403b      	ands	r3, r7
 800acfe:	4293      	cmp	r3, r2
 800ad00:	d95f      	bls.n	800adc2 <_strtod_l+0x916>
 800ad02:	9b06      	ldr	r3, [sp, #24]
 800ad04:	695b      	ldr	r3, [r3, #20]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d103      	bne.n	800ad12 <_strtod_l+0x866>
 800ad0a:	9b06      	ldr	r3, [sp, #24]
 800ad0c:	691b      	ldr	r3, [r3, #16]
 800ad0e:	2b01      	cmp	r3, #1
 800ad10:	dd57      	ble.n	800adc2 <_strtod_l+0x916>
 800ad12:	9906      	ldr	r1, [sp, #24]
 800ad14:	2201      	movs	r2, #1
 800ad16:	9805      	ldr	r0, [sp, #20]
 800ad18:	f001 fb14 	bl	800c344 <__lshift>
 800ad1c:	9907      	ldr	r1, [sp, #28]
 800ad1e:	9006      	str	r0, [sp, #24]
 800ad20:	f001 fb7c 	bl	800c41c <__mcmp>
 800ad24:	2800      	cmp	r0, #0
 800ad26:	dd4c      	ble.n	800adc2 <_strtod_l+0x916>
 800ad28:	4b2b      	ldr	r3, [pc, #172]	@ (800add8 <_strtod_l+0x92c>)
 800ad2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad2c:	403b      	ands	r3, r7
 800ad2e:	2a00      	cmp	r2, #0
 800ad30:	d074      	beq.n	800ae1c <_strtod_l+0x970>
 800ad32:	22d6      	movs	r2, #214	@ 0xd6
 800ad34:	04d2      	lsls	r2, r2, #19
 800ad36:	4293      	cmp	r3, r2
 800ad38:	d870      	bhi.n	800ae1c <_strtod_l+0x970>
 800ad3a:	22dc      	movs	r2, #220	@ 0xdc
 800ad3c:	0492      	lsls	r2, r2, #18
 800ad3e:	4293      	cmp	r3, r2
 800ad40:	d800      	bhi.n	800ad44 <_strtod_l+0x898>
 800ad42:	e693      	b.n	800aa6c <_strtod_l+0x5c0>
 800ad44:	0030      	movs	r0, r6
 800ad46:	0039      	movs	r1, r7
 800ad48:	4b24      	ldr	r3, [pc, #144]	@ (800addc <_strtod_l+0x930>)
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	f7f7 fd94 	bl	8002878 <__aeabi_dmul>
 800ad50:	4b21      	ldr	r3, [pc, #132]	@ (800add8 <_strtod_l+0x92c>)
 800ad52:	0006      	movs	r6, r0
 800ad54:	000f      	movs	r7, r1
 800ad56:	420b      	tst	r3, r1
 800ad58:	d000      	beq.n	800ad5c <_strtod_l+0x8b0>
 800ad5a:	e5f4      	b.n	800a946 <_strtod_l+0x49a>
 800ad5c:	2322      	movs	r3, #34	@ 0x22
 800ad5e:	9a05      	ldr	r2, [sp, #20]
 800ad60:	6013      	str	r3, [r2, #0]
 800ad62:	e5f0      	b.n	800a946 <_strtod_l+0x49a>
 800ad64:	970e      	str	r7, [sp, #56]	@ 0x38
 800ad66:	2800      	cmp	r0, #0
 800ad68:	d175      	bne.n	800ae56 <_strtod_l+0x9aa>
 800ad6a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ad6c:	033b      	lsls	r3, r7, #12
 800ad6e:	0b1b      	lsrs	r3, r3, #12
 800ad70:	2a00      	cmp	r2, #0
 800ad72:	d039      	beq.n	800ade8 <_strtod_l+0x93c>
 800ad74:	4a1a      	ldr	r2, [pc, #104]	@ (800ade0 <_strtod_l+0x934>)
 800ad76:	4293      	cmp	r3, r2
 800ad78:	d138      	bne.n	800adec <_strtod_l+0x940>
 800ad7a:	2101      	movs	r1, #1
 800ad7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad7e:	4249      	negs	r1, r1
 800ad80:	0032      	movs	r2, r6
 800ad82:	0008      	movs	r0, r1
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d00b      	beq.n	800ada0 <_strtod_l+0x8f4>
 800ad88:	24d4      	movs	r4, #212	@ 0xd4
 800ad8a:	4b13      	ldr	r3, [pc, #76]	@ (800add8 <_strtod_l+0x92c>)
 800ad8c:	0008      	movs	r0, r1
 800ad8e:	403b      	ands	r3, r7
 800ad90:	04e4      	lsls	r4, r4, #19
 800ad92:	42a3      	cmp	r3, r4
 800ad94:	d804      	bhi.n	800ada0 <_strtod_l+0x8f4>
 800ad96:	306c      	adds	r0, #108	@ 0x6c
 800ad98:	0d1b      	lsrs	r3, r3, #20
 800ad9a:	1ac3      	subs	r3, r0, r3
 800ad9c:	4099      	lsls	r1, r3
 800ad9e:	0008      	movs	r0, r1
 800ada0:	4282      	cmp	r2, r0
 800ada2:	d123      	bne.n	800adec <_strtod_l+0x940>
 800ada4:	4b0f      	ldr	r3, [pc, #60]	@ (800ade4 <_strtod_l+0x938>)
 800ada6:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ada8:	4299      	cmp	r1, r3
 800adaa:	d102      	bne.n	800adb2 <_strtod_l+0x906>
 800adac:	3201      	adds	r2, #1
 800adae:	d100      	bne.n	800adb2 <_strtod_l+0x906>
 800adb0:	e5c0      	b.n	800a934 <_strtod_l+0x488>
 800adb2:	4b09      	ldr	r3, [pc, #36]	@ (800add8 <_strtod_l+0x92c>)
 800adb4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800adb6:	2600      	movs	r6, #0
 800adb8:	401a      	ands	r2, r3
 800adba:	0013      	movs	r3, r2
 800adbc:	2280      	movs	r2, #128	@ 0x80
 800adbe:	0352      	lsls	r2, r2, #13
 800adc0:	189f      	adds	r7, r3, r2
 800adc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d1bd      	bne.n	800ad44 <_strtod_l+0x898>
 800adc8:	e5bd      	b.n	800a946 <_strtod_l+0x49a>
 800adca:	46c0      	nop			@ (mov r8, r8)
 800adcc:	0800e0d8 	.word	0x0800e0d8
 800add0:	fffffc02 	.word	0xfffffc02
 800add4:	fffffbe2 	.word	0xfffffbe2
 800add8:	7ff00000 	.word	0x7ff00000
 800addc:	39500000 	.word	0x39500000
 800ade0:	000fffff 	.word	0x000fffff
 800ade4:	7fefffff 	.word	0x7fefffff
 800ade8:	4333      	orrs	r3, r6
 800adea:	d09d      	beq.n	800ad28 <_strtod_l+0x87c>
 800adec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d01c      	beq.n	800ae2c <_strtod_l+0x980>
 800adf2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800adf4:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800adf6:	4213      	tst	r3, r2
 800adf8:	d0e3      	beq.n	800adc2 <_strtod_l+0x916>
 800adfa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800adfc:	0030      	movs	r0, r6
 800adfe:	0039      	movs	r1, r7
 800ae00:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d016      	beq.n	800ae34 <_strtod_l+0x988>
 800ae06:	f7ff fb39 	bl	800a47c <sulp>
 800ae0a:	0002      	movs	r2, r0
 800ae0c:	000b      	movs	r3, r1
 800ae0e:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800ae10:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800ae12:	f7f6 fd31 	bl	8001878 <__aeabi_dadd>
 800ae16:	0006      	movs	r6, r0
 800ae18:	000f      	movs	r7, r1
 800ae1a:	e7d2      	b.n	800adc2 <_strtod_l+0x916>
 800ae1c:	2601      	movs	r6, #1
 800ae1e:	4a92      	ldr	r2, [pc, #584]	@ (800b068 <_strtod_l+0xbbc>)
 800ae20:	4276      	negs	r6, r6
 800ae22:	189b      	adds	r3, r3, r2
 800ae24:	4a91      	ldr	r2, [pc, #580]	@ (800b06c <_strtod_l+0xbc0>)
 800ae26:	431a      	orrs	r2, r3
 800ae28:	0017      	movs	r7, r2
 800ae2a:	e7ca      	b.n	800adc2 <_strtod_l+0x916>
 800ae2c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ae2e:	4233      	tst	r3, r6
 800ae30:	d0c7      	beq.n	800adc2 <_strtod_l+0x916>
 800ae32:	e7e2      	b.n	800adfa <_strtod_l+0x94e>
 800ae34:	f7ff fb22 	bl	800a47c <sulp>
 800ae38:	0002      	movs	r2, r0
 800ae3a:	000b      	movs	r3, r1
 800ae3c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800ae3e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800ae40:	f7f8 f800 	bl	8002e44 <__aeabi_dsub>
 800ae44:	2200      	movs	r2, #0
 800ae46:	2300      	movs	r3, #0
 800ae48:	0006      	movs	r6, r0
 800ae4a:	000f      	movs	r7, r1
 800ae4c:	f7f5 fb06 	bl	800045c <__aeabi_dcmpeq>
 800ae50:	2800      	cmp	r0, #0
 800ae52:	d0b6      	beq.n	800adc2 <_strtod_l+0x916>
 800ae54:	e60a      	b.n	800aa6c <_strtod_l+0x5c0>
 800ae56:	9907      	ldr	r1, [sp, #28]
 800ae58:	9806      	ldr	r0, [sp, #24]
 800ae5a:	f001 fc61 	bl	800c720 <__ratio>
 800ae5e:	2380      	movs	r3, #128	@ 0x80
 800ae60:	2200      	movs	r2, #0
 800ae62:	05db      	lsls	r3, r3, #23
 800ae64:	0004      	movs	r4, r0
 800ae66:	000d      	movs	r5, r1
 800ae68:	f7f5 fb08 	bl	800047c <__aeabi_dcmple>
 800ae6c:	2800      	cmp	r0, #0
 800ae6e:	d06c      	beq.n	800af4a <_strtod_l+0xa9e>
 800ae70:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d177      	bne.n	800af66 <_strtod_l+0xaba>
 800ae76:	2e00      	cmp	r6, #0
 800ae78:	d157      	bne.n	800af2a <_strtod_l+0xa7e>
 800ae7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae7c:	031b      	lsls	r3, r3, #12
 800ae7e:	d15a      	bne.n	800af36 <_strtod_l+0xa8a>
 800ae80:	2200      	movs	r2, #0
 800ae82:	0020      	movs	r0, r4
 800ae84:	0029      	movs	r1, r5
 800ae86:	4b7a      	ldr	r3, [pc, #488]	@ (800b070 <_strtod_l+0xbc4>)
 800ae88:	f7f5 faee 	bl	8000468 <__aeabi_dcmplt>
 800ae8c:	2800      	cmp	r0, #0
 800ae8e:	d159      	bne.n	800af44 <_strtod_l+0xa98>
 800ae90:	0020      	movs	r0, r4
 800ae92:	0029      	movs	r1, r5
 800ae94:	2200      	movs	r2, #0
 800ae96:	4b77      	ldr	r3, [pc, #476]	@ (800b074 <_strtod_l+0xbc8>)
 800ae98:	f7f7 fcee 	bl	8002878 <__aeabi_dmul>
 800ae9c:	0004      	movs	r4, r0
 800ae9e:	000d      	movs	r5, r1
 800aea0:	2380      	movs	r3, #128	@ 0x80
 800aea2:	061b      	lsls	r3, r3, #24
 800aea4:	18eb      	adds	r3, r5, r3
 800aea6:	940a      	str	r4, [sp, #40]	@ 0x28
 800aea8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aeaa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aeac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aeae:	9216      	str	r2, [sp, #88]	@ 0x58
 800aeb0:	9317      	str	r3, [sp, #92]	@ 0x5c
 800aeb2:	4a71      	ldr	r2, [pc, #452]	@ (800b078 <_strtod_l+0xbcc>)
 800aeb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aeb6:	4013      	ands	r3, r2
 800aeb8:	9315      	str	r3, [sp, #84]	@ 0x54
 800aeba:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800aebc:	4b6f      	ldr	r3, [pc, #444]	@ (800b07c <_strtod_l+0xbd0>)
 800aebe:	429a      	cmp	r2, r3
 800aec0:	d000      	beq.n	800aec4 <_strtod_l+0xa18>
 800aec2:	e087      	b.n	800afd4 <_strtod_l+0xb28>
 800aec4:	4a6e      	ldr	r2, [pc, #440]	@ (800b080 <_strtod_l+0xbd4>)
 800aec6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aec8:	4694      	mov	ip, r2
 800aeca:	4463      	add	r3, ip
 800aecc:	001f      	movs	r7, r3
 800aece:	0030      	movs	r0, r6
 800aed0:	0019      	movs	r1, r3
 800aed2:	f001 fb59 	bl	800c588 <__ulp>
 800aed6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aed8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aeda:	f7f7 fccd 	bl	8002878 <__aeabi_dmul>
 800aede:	0032      	movs	r2, r6
 800aee0:	003b      	movs	r3, r7
 800aee2:	f7f6 fcc9 	bl	8001878 <__aeabi_dadd>
 800aee6:	4a64      	ldr	r2, [pc, #400]	@ (800b078 <_strtod_l+0xbcc>)
 800aee8:	4b66      	ldr	r3, [pc, #408]	@ (800b084 <_strtod_l+0xbd8>)
 800aeea:	0006      	movs	r6, r0
 800aeec:	400a      	ands	r2, r1
 800aeee:	429a      	cmp	r2, r3
 800aef0:	d940      	bls.n	800af74 <_strtod_l+0xac8>
 800aef2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800aef4:	4a64      	ldr	r2, [pc, #400]	@ (800b088 <_strtod_l+0xbdc>)
 800aef6:	4293      	cmp	r3, r2
 800aef8:	d103      	bne.n	800af02 <_strtod_l+0xa56>
 800aefa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aefc:	3301      	adds	r3, #1
 800aefe:	d100      	bne.n	800af02 <_strtod_l+0xa56>
 800af00:	e518      	b.n	800a934 <_strtod_l+0x488>
 800af02:	2601      	movs	r6, #1
 800af04:	4f60      	ldr	r7, [pc, #384]	@ (800b088 <_strtod_l+0xbdc>)
 800af06:	4276      	negs	r6, r6
 800af08:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800af0a:	9805      	ldr	r0, [sp, #20]
 800af0c:	f000 fff8 	bl	800bf00 <_Bfree>
 800af10:	9908      	ldr	r1, [sp, #32]
 800af12:	9805      	ldr	r0, [sp, #20]
 800af14:	f000 fff4 	bl	800bf00 <_Bfree>
 800af18:	9907      	ldr	r1, [sp, #28]
 800af1a:	9805      	ldr	r0, [sp, #20]
 800af1c:	f000 fff0 	bl	800bf00 <_Bfree>
 800af20:	9906      	ldr	r1, [sp, #24]
 800af22:	9805      	ldr	r0, [sp, #20]
 800af24:	f000 ffec 	bl	800bf00 <_Bfree>
 800af28:	e617      	b.n	800ab5a <_strtod_l+0x6ae>
 800af2a:	2e01      	cmp	r6, #1
 800af2c:	d103      	bne.n	800af36 <_strtod_l+0xa8a>
 800af2e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800af30:	2b00      	cmp	r3, #0
 800af32:	d100      	bne.n	800af36 <_strtod_l+0xa8a>
 800af34:	e59a      	b.n	800aa6c <_strtod_l+0x5c0>
 800af36:	2300      	movs	r3, #0
 800af38:	4c54      	ldr	r4, [pc, #336]	@ (800b08c <_strtod_l+0xbe0>)
 800af3a:	4d4d      	ldr	r5, [pc, #308]	@ (800b070 <_strtod_l+0xbc4>)
 800af3c:	930a      	str	r3, [sp, #40]	@ 0x28
 800af3e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800af40:	2400      	movs	r4, #0
 800af42:	e7b2      	b.n	800aeaa <_strtod_l+0x9fe>
 800af44:	2400      	movs	r4, #0
 800af46:	4d4b      	ldr	r5, [pc, #300]	@ (800b074 <_strtod_l+0xbc8>)
 800af48:	e7aa      	b.n	800aea0 <_strtod_l+0x9f4>
 800af4a:	0020      	movs	r0, r4
 800af4c:	0029      	movs	r1, r5
 800af4e:	4b49      	ldr	r3, [pc, #292]	@ (800b074 <_strtod_l+0xbc8>)
 800af50:	2200      	movs	r2, #0
 800af52:	f7f7 fc91 	bl	8002878 <__aeabi_dmul>
 800af56:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800af58:	0004      	movs	r4, r0
 800af5a:	000d      	movs	r5, r1
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d09f      	beq.n	800aea0 <_strtod_l+0x9f4>
 800af60:	940a      	str	r4, [sp, #40]	@ 0x28
 800af62:	950b      	str	r5, [sp, #44]	@ 0x2c
 800af64:	e7a1      	b.n	800aeaa <_strtod_l+0x9fe>
 800af66:	2300      	movs	r3, #0
 800af68:	4c41      	ldr	r4, [pc, #260]	@ (800b070 <_strtod_l+0xbc4>)
 800af6a:	0025      	movs	r5, r4
 800af6c:	930a      	str	r3, [sp, #40]	@ 0x28
 800af6e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800af70:	001c      	movs	r4, r3
 800af72:	e79a      	b.n	800aeaa <_strtod_l+0x9fe>
 800af74:	23d4      	movs	r3, #212	@ 0xd4
 800af76:	049b      	lsls	r3, r3, #18
 800af78:	18cf      	adds	r7, r1, r3
 800af7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af7c:	9710      	str	r7, [sp, #64]	@ 0x40
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d1c2      	bne.n	800af08 <_strtod_l+0xa5c>
 800af82:	4b3d      	ldr	r3, [pc, #244]	@ (800b078 <_strtod_l+0xbcc>)
 800af84:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800af86:	403b      	ands	r3, r7
 800af88:	429a      	cmp	r2, r3
 800af8a:	d1bd      	bne.n	800af08 <_strtod_l+0xa5c>
 800af8c:	0020      	movs	r0, r4
 800af8e:	0029      	movs	r1, r5
 800af90:	f7f5 fb22 	bl	80005d8 <__aeabi_d2lz>
 800af94:	f7f5 fb5a 	bl	800064c <__aeabi_l2d>
 800af98:	0002      	movs	r2, r0
 800af9a:	000b      	movs	r3, r1
 800af9c:	0020      	movs	r0, r4
 800af9e:	0029      	movs	r1, r5
 800afa0:	f7f7 ff50 	bl	8002e44 <__aeabi_dsub>
 800afa4:	033c      	lsls	r4, r7, #12
 800afa6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800afa8:	0b24      	lsrs	r4, r4, #12
 800afaa:	4334      	orrs	r4, r6
 800afac:	900e      	str	r0, [sp, #56]	@ 0x38
 800afae:	910f      	str	r1, [sp, #60]	@ 0x3c
 800afb0:	4a37      	ldr	r2, [pc, #220]	@ (800b090 <_strtod_l+0xbe4>)
 800afb2:	431c      	orrs	r4, r3
 800afb4:	d052      	beq.n	800b05c <_strtod_l+0xbb0>
 800afb6:	4b37      	ldr	r3, [pc, #220]	@ (800b094 <_strtod_l+0xbe8>)
 800afb8:	f7f5 fa56 	bl	8000468 <__aeabi_dcmplt>
 800afbc:	2800      	cmp	r0, #0
 800afbe:	d000      	beq.n	800afc2 <_strtod_l+0xb16>
 800afc0:	e4c1      	b.n	800a946 <_strtod_l+0x49a>
 800afc2:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800afc4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800afc6:	4a34      	ldr	r2, [pc, #208]	@ (800b098 <_strtod_l+0xbec>)
 800afc8:	4b2a      	ldr	r3, [pc, #168]	@ (800b074 <_strtod_l+0xbc8>)
 800afca:	f7f5 fa61 	bl	8000490 <__aeabi_dcmpgt>
 800afce:	2800      	cmp	r0, #0
 800afd0:	d09a      	beq.n	800af08 <_strtod_l+0xa5c>
 800afd2:	e4b8      	b.n	800a946 <_strtod_l+0x49a>
 800afd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d02a      	beq.n	800b030 <_strtod_l+0xb84>
 800afda:	23d4      	movs	r3, #212	@ 0xd4
 800afdc:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800afde:	04db      	lsls	r3, r3, #19
 800afe0:	429a      	cmp	r2, r3
 800afe2:	d825      	bhi.n	800b030 <_strtod_l+0xb84>
 800afe4:	0020      	movs	r0, r4
 800afe6:	0029      	movs	r1, r5
 800afe8:	4a2c      	ldr	r2, [pc, #176]	@ (800b09c <_strtod_l+0xbf0>)
 800afea:	4b2d      	ldr	r3, [pc, #180]	@ (800b0a0 <_strtod_l+0xbf4>)
 800afec:	f7f5 fa46 	bl	800047c <__aeabi_dcmple>
 800aff0:	2800      	cmp	r0, #0
 800aff2:	d016      	beq.n	800b022 <_strtod_l+0xb76>
 800aff4:	0020      	movs	r0, r4
 800aff6:	0029      	movs	r1, r5
 800aff8:	f7f5 fad0 	bl	800059c <__aeabi_d2uiz>
 800affc:	2800      	cmp	r0, #0
 800affe:	d100      	bne.n	800b002 <_strtod_l+0xb56>
 800b000:	3001      	adds	r0, #1
 800b002:	f7f8 fb93 	bl	800372c <__aeabi_ui2d>
 800b006:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b008:	0004      	movs	r4, r0
 800b00a:	000d      	movs	r5, r1
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d122      	bne.n	800b056 <_strtod_l+0xbaa>
 800b010:	2380      	movs	r3, #128	@ 0x80
 800b012:	061b      	lsls	r3, r3, #24
 800b014:	18cb      	adds	r3, r1, r3
 800b016:	9018      	str	r0, [sp, #96]	@ 0x60
 800b018:	9319      	str	r3, [sp, #100]	@ 0x64
 800b01a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800b01c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b01e:	9216      	str	r2, [sp, #88]	@ 0x58
 800b020:	9317      	str	r3, [sp, #92]	@ 0x5c
 800b022:	22d6      	movs	r2, #214	@ 0xd6
 800b024:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b026:	04d2      	lsls	r2, r2, #19
 800b028:	189b      	adds	r3, r3, r2
 800b02a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b02c:	1a9b      	subs	r3, r3, r2
 800b02e:	9317      	str	r3, [sp, #92]	@ 0x5c
 800b030:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800b032:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800b034:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 800b036:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 800b038:	f001 faa6 	bl	800c588 <__ulp>
 800b03c:	0002      	movs	r2, r0
 800b03e:	000b      	movs	r3, r1
 800b040:	0030      	movs	r0, r6
 800b042:	0039      	movs	r1, r7
 800b044:	f7f7 fc18 	bl	8002878 <__aeabi_dmul>
 800b048:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800b04a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b04c:	f7f6 fc14 	bl	8001878 <__aeabi_dadd>
 800b050:	0006      	movs	r6, r0
 800b052:	000f      	movs	r7, r1
 800b054:	e791      	b.n	800af7a <_strtod_l+0xace>
 800b056:	9418      	str	r4, [sp, #96]	@ 0x60
 800b058:	9519      	str	r5, [sp, #100]	@ 0x64
 800b05a:	e7de      	b.n	800b01a <_strtod_l+0xb6e>
 800b05c:	4b11      	ldr	r3, [pc, #68]	@ (800b0a4 <_strtod_l+0xbf8>)
 800b05e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800b060:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b062:	f7f5 fa01 	bl	8000468 <__aeabi_dcmplt>
 800b066:	e7b2      	b.n	800afce <_strtod_l+0xb22>
 800b068:	fff00000 	.word	0xfff00000
 800b06c:	000fffff 	.word	0x000fffff
 800b070:	3ff00000 	.word	0x3ff00000
 800b074:	3fe00000 	.word	0x3fe00000
 800b078:	7ff00000 	.word	0x7ff00000
 800b07c:	7fe00000 	.word	0x7fe00000
 800b080:	fcb00000 	.word	0xfcb00000
 800b084:	7c9fffff 	.word	0x7c9fffff
 800b088:	7fefffff 	.word	0x7fefffff
 800b08c:	bff00000 	.word	0xbff00000
 800b090:	94a03595 	.word	0x94a03595
 800b094:	3fdfffff 	.word	0x3fdfffff
 800b098:	35afe535 	.word	0x35afe535
 800b09c:	ffc00000 	.word	0xffc00000
 800b0a0:	41dfffff 	.word	0x41dfffff
 800b0a4:	3fcfffff 	.word	0x3fcfffff

0800b0a8 <strtod>:
 800b0a8:	b510      	push	{r4, lr}
 800b0aa:	4c04      	ldr	r4, [pc, #16]	@ (800b0bc <strtod+0x14>)
 800b0ac:	000a      	movs	r2, r1
 800b0ae:	0001      	movs	r1, r0
 800b0b0:	4b03      	ldr	r3, [pc, #12]	@ (800b0c0 <strtod+0x18>)
 800b0b2:	6820      	ldr	r0, [r4, #0]
 800b0b4:	f7ff f9fa 	bl	800a4ac <_strtod_l>
 800b0b8:	bd10      	pop	{r4, pc}
 800b0ba:	46c0      	nop			@ (mov r8, r8)
 800b0bc:	20000184 	.word	0x20000184
 800b0c0:	20000018 	.word	0x20000018

0800b0c4 <std>:
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	b510      	push	{r4, lr}
 800b0c8:	0004      	movs	r4, r0
 800b0ca:	6003      	str	r3, [r0, #0]
 800b0cc:	6043      	str	r3, [r0, #4]
 800b0ce:	6083      	str	r3, [r0, #8]
 800b0d0:	8181      	strh	r1, [r0, #12]
 800b0d2:	6643      	str	r3, [r0, #100]	@ 0x64
 800b0d4:	81c2      	strh	r2, [r0, #14]
 800b0d6:	6103      	str	r3, [r0, #16]
 800b0d8:	6143      	str	r3, [r0, #20]
 800b0da:	6183      	str	r3, [r0, #24]
 800b0dc:	0019      	movs	r1, r3
 800b0de:	2208      	movs	r2, #8
 800b0e0:	305c      	adds	r0, #92	@ 0x5c
 800b0e2:	f000 f935 	bl	800b350 <memset>
 800b0e6:	4b0b      	ldr	r3, [pc, #44]	@ (800b114 <std+0x50>)
 800b0e8:	6224      	str	r4, [r4, #32]
 800b0ea:	6263      	str	r3, [r4, #36]	@ 0x24
 800b0ec:	4b0a      	ldr	r3, [pc, #40]	@ (800b118 <std+0x54>)
 800b0ee:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b0f0:	4b0a      	ldr	r3, [pc, #40]	@ (800b11c <std+0x58>)
 800b0f2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b0f4:	4b0a      	ldr	r3, [pc, #40]	@ (800b120 <std+0x5c>)
 800b0f6:	6323      	str	r3, [r4, #48]	@ 0x30
 800b0f8:	4b0a      	ldr	r3, [pc, #40]	@ (800b124 <std+0x60>)
 800b0fa:	429c      	cmp	r4, r3
 800b0fc:	d005      	beq.n	800b10a <std+0x46>
 800b0fe:	4b0a      	ldr	r3, [pc, #40]	@ (800b128 <std+0x64>)
 800b100:	429c      	cmp	r4, r3
 800b102:	d002      	beq.n	800b10a <std+0x46>
 800b104:	4b09      	ldr	r3, [pc, #36]	@ (800b12c <std+0x68>)
 800b106:	429c      	cmp	r4, r3
 800b108:	d103      	bne.n	800b112 <std+0x4e>
 800b10a:	0020      	movs	r0, r4
 800b10c:	3058      	adds	r0, #88	@ 0x58
 800b10e:	f000 fa11 	bl	800b534 <__retarget_lock_init_recursive>
 800b112:	bd10      	pop	{r4, pc}
 800b114:	0800b2b9 	.word	0x0800b2b9
 800b118:	0800b2e1 	.word	0x0800b2e1
 800b11c:	0800b319 	.word	0x0800b319
 800b120:	0800b345 	.word	0x0800b345
 800b124:	20000408 	.word	0x20000408
 800b128:	20000470 	.word	0x20000470
 800b12c:	200004d8 	.word	0x200004d8

0800b130 <stdio_exit_handler>:
 800b130:	b510      	push	{r4, lr}
 800b132:	4a03      	ldr	r2, [pc, #12]	@ (800b140 <stdio_exit_handler+0x10>)
 800b134:	4903      	ldr	r1, [pc, #12]	@ (800b144 <stdio_exit_handler+0x14>)
 800b136:	4804      	ldr	r0, [pc, #16]	@ (800b148 <stdio_exit_handler+0x18>)
 800b138:	f000 f86c 	bl	800b214 <_fwalk_sglue>
 800b13c:	bd10      	pop	{r4, pc}
 800b13e:	46c0      	nop			@ (mov r8, r8)
 800b140:	2000000c 	.word	0x2000000c
 800b144:	0800ced9 	.word	0x0800ced9
 800b148:	20000188 	.word	0x20000188

0800b14c <cleanup_stdio>:
 800b14c:	6841      	ldr	r1, [r0, #4]
 800b14e:	4b0b      	ldr	r3, [pc, #44]	@ (800b17c <cleanup_stdio+0x30>)
 800b150:	b510      	push	{r4, lr}
 800b152:	0004      	movs	r4, r0
 800b154:	4299      	cmp	r1, r3
 800b156:	d001      	beq.n	800b15c <cleanup_stdio+0x10>
 800b158:	f001 febe 	bl	800ced8 <_fflush_r>
 800b15c:	68a1      	ldr	r1, [r4, #8]
 800b15e:	4b08      	ldr	r3, [pc, #32]	@ (800b180 <cleanup_stdio+0x34>)
 800b160:	4299      	cmp	r1, r3
 800b162:	d002      	beq.n	800b16a <cleanup_stdio+0x1e>
 800b164:	0020      	movs	r0, r4
 800b166:	f001 feb7 	bl	800ced8 <_fflush_r>
 800b16a:	68e1      	ldr	r1, [r4, #12]
 800b16c:	4b05      	ldr	r3, [pc, #20]	@ (800b184 <cleanup_stdio+0x38>)
 800b16e:	4299      	cmp	r1, r3
 800b170:	d002      	beq.n	800b178 <cleanup_stdio+0x2c>
 800b172:	0020      	movs	r0, r4
 800b174:	f001 feb0 	bl	800ced8 <_fflush_r>
 800b178:	bd10      	pop	{r4, pc}
 800b17a:	46c0      	nop			@ (mov r8, r8)
 800b17c:	20000408 	.word	0x20000408
 800b180:	20000470 	.word	0x20000470
 800b184:	200004d8 	.word	0x200004d8

0800b188 <global_stdio_init.part.0>:
 800b188:	b510      	push	{r4, lr}
 800b18a:	4b09      	ldr	r3, [pc, #36]	@ (800b1b0 <global_stdio_init.part.0+0x28>)
 800b18c:	4a09      	ldr	r2, [pc, #36]	@ (800b1b4 <global_stdio_init.part.0+0x2c>)
 800b18e:	2104      	movs	r1, #4
 800b190:	601a      	str	r2, [r3, #0]
 800b192:	4809      	ldr	r0, [pc, #36]	@ (800b1b8 <global_stdio_init.part.0+0x30>)
 800b194:	2200      	movs	r2, #0
 800b196:	f7ff ff95 	bl	800b0c4 <std>
 800b19a:	2201      	movs	r2, #1
 800b19c:	2109      	movs	r1, #9
 800b19e:	4807      	ldr	r0, [pc, #28]	@ (800b1bc <global_stdio_init.part.0+0x34>)
 800b1a0:	f7ff ff90 	bl	800b0c4 <std>
 800b1a4:	2202      	movs	r2, #2
 800b1a6:	2112      	movs	r1, #18
 800b1a8:	4805      	ldr	r0, [pc, #20]	@ (800b1c0 <global_stdio_init.part.0+0x38>)
 800b1aa:	f7ff ff8b 	bl	800b0c4 <std>
 800b1ae:	bd10      	pop	{r4, pc}
 800b1b0:	20000540 	.word	0x20000540
 800b1b4:	0800b131 	.word	0x0800b131
 800b1b8:	20000408 	.word	0x20000408
 800b1bc:	20000470 	.word	0x20000470
 800b1c0:	200004d8 	.word	0x200004d8

0800b1c4 <__sfp_lock_acquire>:
 800b1c4:	b510      	push	{r4, lr}
 800b1c6:	4802      	ldr	r0, [pc, #8]	@ (800b1d0 <__sfp_lock_acquire+0xc>)
 800b1c8:	f000 f9b5 	bl	800b536 <__retarget_lock_acquire_recursive>
 800b1cc:	bd10      	pop	{r4, pc}
 800b1ce:	46c0      	nop			@ (mov r8, r8)
 800b1d0:	20000549 	.word	0x20000549

0800b1d4 <__sfp_lock_release>:
 800b1d4:	b510      	push	{r4, lr}
 800b1d6:	4802      	ldr	r0, [pc, #8]	@ (800b1e0 <__sfp_lock_release+0xc>)
 800b1d8:	f000 f9ae 	bl	800b538 <__retarget_lock_release_recursive>
 800b1dc:	bd10      	pop	{r4, pc}
 800b1de:	46c0      	nop			@ (mov r8, r8)
 800b1e0:	20000549 	.word	0x20000549

0800b1e4 <__sinit>:
 800b1e4:	b510      	push	{r4, lr}
 800b1e6:	0004      	movs	r4, r0
 800b1e8:	f7ff ffec 	bl	800b1c4 <__sfp_lock_acquire>
 800b1ec:	6a23      	ldr	r3, [r4, #32]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d002      	beq.n	800b1f8 <__sinit+0x14>
 800b1f2:	f7ff ffef 	bl	800b1d4 <__sfp_lock_release>
 800b1f6:	bd10      	pop	{r4, pc}
 800b1f8:	4b04      	ldr	r3, [pc, #16]	@ (800b20c <__sinit+0x28>)
 800b1fa:	6223      	str	r3, [r4, #32]
 800b1fc:	4b04      	ldr	r3, [pc, #16]	@ (800b210 <__sinit+0x2c>)
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d1f6      	bne.n	800b1f2 <__sinit+0xe>
 800b204:	f7ff ffc0 	bl	800b188 <global_stdio_init.part.0>
 800b208:	e7f3      	b.n	800b1f2 <__sinit+0xe>
 800b20a:	46c0      	nop			@ (mov r8, r8)
 800b20c:	0800b14d 	.word	0x0800b14d
 800b210:	20000540 	.word	0x20000540

0800b214 <_fwalk_sglue>:
 800b214:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b216:	0014      	movs	r4, r2
 800b218:	2600      	movs	r6, #0
 800b21a:	9000      	str	r0, [sp, #0]
 800b21c:	9101      	str	r1, [sp, #4]
 800b21e:	68a5      	ldr	r5, [r4, #8]
 800b220:	6867      	ldr	r7, [r4, #4]
 800b222:	3f01      	subs	r7, #1
 800b224:	d504      	bpl.n	800b230 <_fwalk_sglue+0x1c>
 800b226:	6824      	ldr	r4, [r4, #0]
 800b228:	2c00      	cmp	r4, #0
 800b22a:	d1f8      	bne.n	800b21e <_fwalk_sglue+0xa>
 800b22c:	0030      	movs	r0, r6
 800b22e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b230:	89ab      	ldrh	r3, [r5, #12]
 800b232:	2b01      	cmp	r3, #1
 800b234:	d908      	bls.n	800b248 <_fwalk_sglue+0x34>
 800b236:	220e      	movs	r2, #14
 800b238:	5eab      	ldrsh	r3, [r5, r2]
 800b23a:	3301      	adds	r3, #1
 800b23c:	d004      	beq.n	800b248 <_fwalk_sglue+0x34>
 800b23e:	0029      	movs	r1, r5
 800b240:	9800      	ldr	r0, [sp, #0]
 800b242:	9b01      	ldr	r3, [sp, #4]
 800b244:	4798      	blx	r3
 800b246:	4306      	orrs	r6, r0
 800b248:	3568      	adds	r5, #104	@ 0x68
 800b24a:	e7ea      	b.n	800b222 <_fwalk_sglue+0xe>

0800b24c <sniprintf>:
 800b24c:	b40c      	push	{r2, r3}
 800b24e:	b530      	push	{r4, r5, lr}
 800b250:	4b18      	ldr	r3, [pc, #96]	@ (800b2b4 <sniprintf+0x68>)
 800b252:	000c      	movs	r4, r1
 800b254:	681d      	ldr	r5, [r3, #0]
 800b256:	b09d      	sub	sp, #116	@ 0x74
 800b258:	2900      	cmp	r1, #0
 800b25a:	da08      	bge.n	800b26e <sniprintf+0x22>
 800b25c:	238b      	movs	r3, #139	@ 0x8b
 800b25e:	2001      	movs	r0, #1
 800b260:	602b      	str	r3, [r5, #0]
 800b262:	4240      	negs	r0, r0
 800b264:	b01d      	add	sp, #116	@ 0x74
 800b266:	bc30      	pop	{r4, r5}
 800b268:	bc08      	pop	{r3}
 800b26a:	b002      	add	sp, #8
 800b26c:	4718      	bx	r3
 800b26e:	2382      	movs	r3, #130	@ 0x82
 800b270:	466a      	mov	r2, sp
 800b272:	009b      	lsls	r3, r3, #2
 800b274:	8293      	strh	r3, [r2, #20]
 800b276:	2300      	movs	r3, #0
 800b278:	9002      	str	r0, [sp, #8]
 800b27a:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b27c:	9006      	str	r0, [sp, #24]
 800b27e:	4299      	cmp	r1, r3
 800b280:	d000      	beq.n	800b284 <sniprintf+0x38>
 800b282:	1e4b      	subs	r3, r1, #1
 800b284:	9304      	str	r3, [sp, #16]
 800b286:	9307      	str	r3, [sp, #28]
 800b288:	2301      	movs	r3, #1
 800b28a:	466a      	mov	r2, sp
 800b28c:	425b      	negs	r3, r3
 800b28e:	82d3      	strh	r3, [r2, #22]
 800b290:	0028      	movs	r0, r5
 800b292:	ab21      	add	r3, sp, #132	@ 0x84
 800b294:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b296:	a902      	add	r1, sp, #8
 800b298:	9301      	str	r3, [sp, #4]
 800b29a:	f001 fb1d 	bl	800c8d8 <_svfiprintf_r>
 800b29e:	1c43      	adds	r3, r0, #1
 800b2a0:	da01      	bge.n	800b2a6 <sniprintf+0x5a>
 800b2a2:	238b      	movs	r3, #139	@ 0x8b
 800b2a4:	602b      	str	r3, [r5, #0]
 800b2a6:	2c00      	cmp	r4, #0
 800b2a8:	d0dc      	beq.n	800b264 <sniprintf+0x18>
 800b2aa:	2200      	movs	r2, #0
 800b2ac:	9b02      	ldr	r3, [sp, #8]
 800b2ae:	701a      	strb	r2, [r3, #0]
 800b2b0:	e7d8      	b.n	800b264 <sniprintf+0x18>
 800b2b2:	46c0      	nop			@ (mov r8, r8)
 800b2b4:	20000184 	.word	0x20000184

0800b2b8 <__sread>:
 800b2b8:	b570      	push	{r4, r5, r6, lr}
 800b2ba:	000c      	movs	r4, r1
 800b2bc:	250e      	movs	r5, #14
 800b2be:	5f49      	ldrsh	r1, [r1, r5]
 800b2c0:	f000 f8e6 	bl	800b490 <_read_r>
 800b2c4:	2800      	cmp	r0, #0
 800b2c6:	db03      	blt.n	800b2d0 <__sread+0x18>
 800b2c8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b2ca:	181b      	adds	r3, r3, r0
 800b2cc:	6563      	str	r3, [r4, #84]	@ 0x54
 800b2ce:	bd70      	pop	{r4, r5, r6, pc}
 800b2d0:	89a3      	ldrh	r3, [r4, #12]
 800b2d2:	4a02      	ldr	r2, [pc, #8]	@ (800b2dc <__sread+0x24>)
 800b2d4:	4013      	ands	r3, r2
 800b2d6:	81a3      	strh	r3, [r4, #12]
 800b2d8:	e7f9      	b.n	800b2ce <__sread+0x16>
 800b2da:	46c0      	nop			@ (mov r8, r8)
 800b2dc:	ffffefff 	.word	0xffffefff

0800b2e0 <__swrite>:
 800b2e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2e2:	001f      	movs	r7, r3
 800b2e4:	898b      	ldrh	r3, [r1, #12]
 800b2e6:	0005      	movs	r5, r0
 800b2e8:	000c      	movs	r4, r1
 800b2ea:	0016      	movs	r6, r2
 800b2ec:	05db      	lsls	r3, r3, #23
 800b2ee:	d505      	bpl.n	800b2fc <__swrite+0x1c>
 800b2f0:	230e      	movs	r3, #14
 800b2f2:	5ec9      	ldrsh	r1, [r1, r3]
 800b2f4:	2200      	movs	r2, #0
 800b2f6:	2302      	movs	r3, #2
 800b2f8:	f000 f8b6 	bl	800b468 <_lseek_r>
 800b2fc:	89a3      	ldrh	r3, [r4, #12]
 800b2fe:	4a05      	ldr	r2, [pc, #20]	@ (800b314 <__swrite+0x34>)
 800b300:	0028      	movs	r0, r5
 800b302:	4013      	ands	r3, r2
 800b304:	81a3      	strh	r3, [r4, #12]
 800b306:	0032      	movs	r2, r6
 800b308:	230e      	movs	r3, #14
 800b30a:	5ee1      	ldrsh	r1, [r4, r3]
 800b30c:	003b      	movs	r3, r7
 800b30e:	f000 f8d3 	bl	800b4b8 <_write_r>
 800b312:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b314:	ffffefff 	.word	0xffffefff

0800b318 <__sseek>:
 800b318:	b570      	push	{r4, r5, r6, lr}
 800b31a:	000c      	movs	r4, r1
 800b31c:	250e      	movs	r5, #14
 800b31e:	5f49      	ldrsh	r1, [r1, r5]
 800b320:	f000 f8a2 	bl	800b468 <_lseek_r>
 800b324:	89a3      	ldrh	r3, [r4, #12]
 800b326:	1c42      	adds	r2, r0, #1
 800b328:	d103      	bne.n	800b332 <__sseek+0x1a>
 800b32a:	4a05      	ldr	r2, [pc, #20]	@ (800b340 <__sseek+0x28>)
 800b32c:	4013      	ands	r3, r2
 800b32e:	81a3      	strh	r3, [r4, #12]
 800b330:	bd70      	pop	{r4, r5, r6, pc}
 800b332:	2280      	movs	r2, #128	@ 0x80
 800b334:	0152      	lsls	r2, r2, #5
 800b336:	4313      	orrs	r3, r2
 800b338:	81a3      	strh	r3, [r4, #12]
 800b33a:	6560      	str	r0, [r4, #84]	@ 0x54
 800b33c:	e7f8      	b.n	800b330 <__sseek+0x18>
 800b33e:	46c0      	nop			@ (mov r8, r8)
 800b340:	ffffefff 	.word	0xffffefff

0800b344 <__sclose>:
 800b344:	b510      	push	{r4, lr}
 800b346:	230e      	movs	r3, #14
 800b348:	5ec9      	ldrsh	r1, [r1, r3]
 800b34a:	f000 f87b 	bl	800b444 <_close_r>
 800b34e:	bd10      	pop	{r4, pc}

0800b350 <memset>:
 800b350:	0003      	movs	r3, r0
 800b352:	1882      	adds	r2, r0, r2
 800b354:	4293      	cmp	r3, r2
 800b356:	d100      	bne.n	800b35a <memset+0xa>
 800b358:	4770      	bx	lr
 800b35a:	7019      	strb	r1, [r3, #0]
 800b35c:	3301      	adds	r3, #1
 800b35e:	e7f9      	b.n	800b354 <memset+0x4>

0800b360 <strncmp>:
 800b360:	b530      	push	{r4, r5, lr}
 800b362:	0005      	movs	r5, r0
 800b364:	1e10      	subs	r0, r2, #0
 800b366:	d00b      	beq.n	800b380 <strncmp+0x20>
 800b368:	2400      	movs	r4, #0
 800b36a:	3a01      	subs	r2, #1
 800b36c:	5d2b      	ldrb	r3, [r5, r4]
 800b36e:	5d08      	ldrb	r0, [r1, r4]
 800b370:	4283      	cmp	r3, r0
 800b372:	d104      	bne.n	800b37e <strncmp+0x1e>
 800b374:	4294      	cmp	r4, r2
 800b376:	d002      	beq.n	800b37e <strncmp+0x1e>
 800b378:	3401      	adds	r4, #1
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d1f6      	bne.n	800b36c <strncmp+0xc>
 800b37e:	1a18      	subs	r0, r3, r0
 800b380:	bd30      	pop	{r4, r5, pc}
	...

0800b384 <strtok>:
 800b384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b386:	4b16      	ldr	r3, [pc, #88]	@ (800b3e0 <strtok+0x5c>)
 800b388:	0005      	movs	r5, r0
 800b38a:	681f      	ldr	r7, [r3, #0]
 800b38c:	000e      	movs	r6, r1
 800b38e:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800b390:	2c00      	cmp	r4, #0
 800b392:	d11d      	bne.n	800b3d0 <strtok+0x4c>
 800b394:	2050      	movs	r0, #80	@ 0x50
 800b396:	f000 fca1 	bl	800bcdc <malloc>
 800b39a:	1e02      	subs	r2, r0, #0
 800b39c:	6478      	str	r0, [r7, #68]	@ 0x44
 800b39e:	d104      	bne.n	800b3aa <strtok+0x26>
 800b3a0:	215b      	movs	r1, #91	@ 0x5b
 800b3a2:	4b10      	ldr	r3, [pc, #64]	@ (800b3e4 <strtok+0x60>)
 800b3a4:	4810      	ldr	r0, [pc, #64]	@ (800b3e8 <strtok+0x64>)
 800b3a6:	f000 f8d7 	bl	800b558 <__assert_func>
 800b3aa:	6004      	str	r4, [r0, #0]
 800b3ac:	6044      	str	r4, [r0, #4]
 800b3ae:	6084      	str	r4, [r0, #8]
 800b3b0:	60c4      	str	r4, [r0, #12]
 800b3b2:	6104      	str	r4, [r0, #16]
 800b3b4:	6144      	str	r4, [r0, #20]
 800b3b6:	6184      	str	r4, [r0, #24]
 800b3b8:	6284      	str	r4, [r0, #40]	@ 0x28
 800b3ba:	62c4      	str	r4, [r0, #44]	@ 0x2c
 800b3bc:	6304      	str	r4, [r0, #48]	@ 0x30
 800b3be:	6344      	str	r4, [r0, #52]	@ 0x34
 800b3c0:	6384      	str	r4, [r0, #56]	@ 0x38
 800b3c2:	63c4      	str	r4, [r0, #60]	@ 0x3c
 800b3c4:	6404      	str	r4, [r0, #64]	@ 0x40
 800b3c6:	6444      	str	r4, [r0, #68]	@ 0x44
 800b3c8:	6484      	str	r4, [r0, #72]	@ 0x48
 800b3ca:	64c4      	str	r4, [r0, #76]	@ 0x4c
 800b3cc:	7704      	strb	r4, [r0, #28]
 800b3ce:	6244      	str	r4, [r0, #36]	@ 0x24
 800b3d0:	0031      	movs	r1, r6
 800b3d2:	0028      	movs	r0, r5
 800b3d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b3d6:	2301      	movs	r3, #1
 800b3d8:	f000 f808 	bl	800b3ec <__strtok_r>
 800b3dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b3de:	46c0      	nop			@ (mov r8, r8)
 800b3e0:	20000184 	.word	0x20000184
 800b3e4:	0800defa 	.word	0x0800defa
 800b3e8:	0800df11 	.word	0x0800df11

0800b3ec <__strtok_r>:
 800b3ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b3ee:	1e04      	subs	r4, r0, #0
 800b3f0:	d102      	bne.n	800b3f8 <__strtok_r+0xc>
 800b3f2:	6814      	ldr	r4, [r2, #0]
 800b3f4:	2c00      	cmp	r4, #0
 800b3f6:	d009      	beq.n	800b40c <__strtok_r+0x20>
 800b3f8:	0020      	movs	r0, r4
 800b3fa:	000e      	movs	r6, r1
 800b3fc:	7805      	ldrb	r5, [r0, #0]
 800b3fe:	3401      	adds	r4, #1
 800b400:	7837      	ldrb	r7, [r6, #0]
 800b402:	2f00      	cmp	r7, #0
 800b404:	d104      	bne.n	800b410 <__strtok_r+0x24>
 800b406:	2d00      	cmp	r5, #0
 800b408:	d10d      	bne.n	800b426 <__strtok_r+0x3a>
 800b40a:	6015      	str	r5, [r2, #0]
 800b40c:	2000      	movs	r0, #0
 800b40e:	e006      	b.n	800b41e <__strtok_r+0x32>
 800b410:	3601      	adds	r6, #1
 800b412:	42bd      	cmp	r5, r7
 800b414:	d1f4      	bne.n	800b400 <__strtok_r+0x14>
 800b416:	2b00      	cmp	r3, #0
 800b418:	d1ee      	bne.n	800b3f8 <__strtok_r+0xc>
 800b41a:	6014      	str	r4, [r2, #0]
 800b41c:	7003      	strb	r3, [r0, #0]
 800b41e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b420:	3301      	adds	r3, #1
 800b422:	2d00      	cmp	r5, #0
 800b424:	d103      	bne.n	800b42e <__strtok_r+0x42>
 800b426:	0026      	movs	r6, r4
 800b428:	000b      	movs	r3, r1
 800b42a:	7837      	ldrb	r7, [r6, #0]
 800b42c:	3401      	adds	r4, #1
 800b42e:	781d      	ldrb	r5, [r3, #0]
 800b430:	42af      	cmp	r7, r5
 800b432:	d1f5      	bne.n	800b420 <__strtok_r+0x34>
 800b434:	2300      	movs	r3, #0
 800b436:	0019      	movs	r1, r3
 800b438:	429f      	cmp	r7, r3
 800b43a:	d001      	beq.n	800b440 <__strtok_r+0x54>
 800b43c:	0023      	movs	r3, r4
 800b43e:	7031      	strb	r1, [r6, #0]
 800b440:	6013      	str	r3, [r2, #0]
 800b442:	e7ec      	b.n	800b41e <__strtok_r+0x32>

0800b444 <_close_r>:
 800b444:	2300      	movs	r3, #0
 800b446:	b570      	push	{r4, r5, r6, lr}
 800b448:	4d06      	ldr	r5, [pc, #24]	@ (800b464 <_close_r+0x20>)
 800b44a:	0004      	movs	r4, r0
 800b44c:	0008      	movs	r0, r1
 800b44e:	602b      	str	r3, [r5, #0]
 800b450:	f7fb ff31 	bl	80072b6 <_close>
 800b454:	1c43      	adds	r3, r0, #1
 800b456:	d103      	bne.n	800b460 <_close_r+0x1c>
 800b458:	682b      	ldr	r3, [r5, #0]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d000      	beq.n	800b460 <_close_r+0x1c>
 800b45e:	6023      	str	r3, [r4, #0]
 800b460:	bd70      	pop	{r4, r5, r6, pc}
 800b462:	46c0      	nop			@ (mov r8, r8)
 800b464:	20000544 	.word	0x20000544

0800b468 <_lseek_r>:
 800b468:	b570      	push	{r4, r5, r6, lr}
 800b46a:	0004      	movs	r4, r0
 800b46c:	0008      	movs	r0, r1
 800b46e:	0011      	movs	r1, r2
 800b470:	001a      	movs	r2, r3
 800b472:	2300      	movs	r3, #0
 800b474:	4d05      	ldr	r5, [pc, #20]	@ (800b48c <_lseek_r+0x24>)
 800b476:	602b      	str	r3, [r5, #0]
 800b478:	f7fb ff3e 	bl	80072f8 <_lseek>
 800b47c:	1c43      	adds	r3, r0, #1
 800b47e:	d103      	bne.n	800b488 <_lseek_r+0x20>
 800b480:	682b      	ldr	r3, [r5, #0]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d000      	beq.n	800b488 <_lseek_r+0x20>
 800b486:	6023      	str	r3, [r4, #0]
 800b488:	bd70      	pop	{r4, r5, r6, pc}
 800b48a:	46c0      	nop			@ (mov r8, r8)
 800b48c:	20000544 	.word	0x20000544

0800b490 <_read_r>:
 800b490:	b570      	push	{r4, r5, r6, lr}
 800b492:	0004      	movs	r4, r0
 800b494:	0008      	movs	r0, r1
 800b496:	0011      	movs	r1, r2
 800b498:	001a      	movs	r2, r3
 800b49a:	2300      	movs	r3, #0
 800b49c:	4d05      	ldr	r5, [pc, #20]	@ (800b4b4 <_read_r+0x24>)
 800b49e:	602b      	str	r3, [r5, #0]
 800b4a0:	f7fb fed0 	bl	8007244 <_read>
 800b4a4:	1c43      	adds	r3, r0, #1
 800b4a6:	d103      	bne.n	800b4b0 <_read_r+0x20>
 800b4a8:	682b      	ldr	r3, [r5, #0]
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d000      	beq.n	800b4b0 <_read_r+0x20>
 800b4ae:	6023      	str	r3, [r4, #0]
 800b4b0:	bd70      	pop	{r4, r5, r6, pc}
 800b4b2:	46c0      	nop			@ (mov r8, r8)
 800b4b4:	20000544 	.word	0x20000544

0800b4b8 <_write_r>:
 800b4b8:	b570      	push	{r4, r5, r6, lr}
 800b4ba:	0004      	movs	r4, r0
 800b4bc:	0008      	movs	r0, r1
 800b4be:	0011      	movs	r1, r2
 800b4c0:	001a      	movs	r2, r3
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	4d05      	ldr	r5, [pc, #20]	@ (800b4dc <_write_r+0x24>)
 800b4c6:	602b      	str	r3, [r5, #0]
 800b4c8:	f7fb fed9 	bl	800727e <_write>
 800b4cc:	1c43      	adds	r3, r0, #1
 800b4ce:	d103      	bne.n	800b4d8 <_write_r+0x20>
 800b4d0:	682b      	ldr	r3, [r5, #0]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d000      	beq.n	800b4d8 <_write_r+0x20>
 800b4d6:	6023      	str	r3, [r4, #0]
 800b4d8:	bd70      	pop	{r4, r5, r6, pc}
 800b4da:	46c0      	nop			@ (mov r8, r8)
 800b4dc:	20000544 	.word	0x20000544

0800b4e0 <__errno>:
 800b4e0:	4b01      	ldr	r3, [pc, #4]	@ (800b4e8 <__errno+0x8>)
 800b4e2:	6818      	ldr	r0, [r3, #0]
 800b4e4:	4770      	bx	lr
 800b4e6:	46c0      	nop			@ (mov r8, r8)
 800b4e8:	20000184 	.word	0x20000184

0800b4ec <__libc_init_array>:
 800b4ec:	b570      	push	{r4, r5, r6, lr}
 800b4ee:	2600      	movs	r6, #0
 800b4f0:	4c0c      	ldr	r4, [pc, #48]	@ (800b524 <__libc_init_array+0x38>)
 800b4f2:	4d0d      	ldr	r5, [pc, #52]	@ (800b528 <__libc_init_array+0x3c>)
 800b4f4:	1b64      	subs	r4, r4, r5
 800b4f6:	10a4      	asrs	r4, r4, #2
 800b4f8:	42a6      	cmp	r6, r4
 800b4fa:	d109      	bne.n	800b510 <__libc_init_array+0x24>
 800b4fc:	2600      	movs	r6, #0
 800b4fe:	f002 f87f 	bl	800d600 <_init>
 800b502:	4c0a      	ldr	r4, [pc, #40]	@ (800b52c <__libc_init_array+0x40>)
 800b504:	4d0a      	ldr	r5, [pc, #40]	@ (800b530 <__libc_init_array+0x44>)
 800b506:	1b64      	subs	r4, r4, r5
 800b508:	10a4      	asrs	r4, r4, #2
 800b50a:	42a6      	cmp	r6, r4
 800b50c:	d105      	bne.n	800b51a <__libc_init_array+0x2e>
 800b50e:	bd70      	pop	{r4, r5, r6, pc}
 800b510:	00b3      	lsls	r3, r6, #2
 800b512:	58eb      	ldr	r3, [r5, r3]
 800b514:	4798      	blx	r3
 800b516:	3601      	adds	r6, #1
 800b518:	e7ee      	b.n	800b4f8 <__libc_init_array+0xc>
 800b51a:	00b3      	lsls	r3, r6, #2
 800b51c:	58eb      	ldr	r3, [r5, r3]
 800b51e:	4798      	blx	r3
 800b520:	3601      	adds	r6, #1
 800b522:	e7f2      	b.n	800b50a <__libc_init_array+0x1e>
 800b524:	0800e30c 	.word	0x0800e30c
 800b528:	0800e30c 	.word	0x0800e30c
 800b52c:	0800e310 	.word	0x0800e310
 800b530:	0800e30c 	.word	0x0800e30c

0800b534 <__retarget_lock_init_recursive>:
 800b534:	4770      	bx	lr

0800b536 <__retarget_lock_acquire_recursive>:
 800b536:	4770      	bx	lr

0800b538 <__retarget_lock_release_recursive>:
 800b538:	4770      	bx	lr

0800b53a <memcpy>:
 800b53a:	2300      	movs	r3, #0
 800b53c:	b510      	push	{r4, lr}
 800b53e:	429a      	cmp	r2, r3
 800b540:	d100      	bne.n	800b544 <memcpy+0xa>
 800b542:	bd10      	pop	{r4, pc}
 800b544:	5ccc      	ldrb	r4, [r1, r3]
 800b546:	54c4      	strb	r4, [r0, r3]
 800b548:	3301      	adds	r3, #1
 800b54a:	e7f8      	b.n	800b53e <memcpy+0x4>

0800b54c <nan>:
 800b54c:	2000      	movs	r0, #0
 800b54e:	4901      	ldr	r1, [pc, #4]	@ (800b554 <nan+0x8>)
 800b550:	4770      	bx	lr
 800b552:	46c0      	nop			@ (mov r8, r8)
 800b554:	7ff80000 	.word	0x7ff80000

0800b558 <__assert_func>:
 800b558:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800b55a:	0014      	movs	r4, r2
 800b55c:	001a      	movs	r2, r3
 800b55e:	4b09      	ldr	r3, [pc, #36]	@ (800b584 <__assert_func+0x2c>)
 800b560:	0005      	movs	r5, r0
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	000e      	movs	r6, r1
 800b566:	68d8      	ldr	r0, [r3, #12]
 800b568:	4b07      	ldr	r3, [pc, #28]	@ (800b588 <__assert_func+0x30>)
 800b56a:	2c00      	cmp	r4, #0
 800b56c:	d101      	bne.n	800b572 <__assert_func+0x1a>
 800b56e:	4b07      	ldr	r3, [pc, #28]	@ (800b58c <__assert_func+0x34>)
 800b570:	001c      	movs	r4, r3
 800b572:	4907      	ldr	r1, [pc, #28]	@ (800b590 <__assert_func+0x38>)
 800b574:	9301      	str	r3, [sp, #4]
 800b576:	9402      	str	r4, [sp, #8]
 800b578:	002b      	movs	r3, r5
 800b57a:	9600      	str	r6, [sp, #0]
 800b57c:	f001 fcd8 	bl	800cf30 <fiprintf>
 800b580:	f001 fd15 	bl	800cfae <abort>
 800b584:	20000184 	.word	0x20000184
 800b588:	0800df73 	.word	0x0800df73
 800b58c:	0800dfae 	.word	0x0800dfae
 800b590:	0800df80 	.word	0x0800df80

0800b594 <_free_r>:
 800b594:	b570      	push	{r4, r5, r6, lr}
 800b596:	0005      	movs	r5, r0
 800b598:	1e0c      	subs	r4, r1, #0
 800b59a:	d010      	beq.n	800b5be <_free_r+0x2a>
 800b59c:	3c04      	subs	r4, #4
 800b59e:	6823      	ldr	r3, [r4, #0]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	da00      	bge.n	800b5a6 <_free_r+0x12>
 800b5a4:	18e4      	adds	r4, r4, r3
 800b5a6:	0028      	movs	r0, r5
 800b5a8:	f000 fc56 	bl	800be58 <__malloc_lock>
 800b5ac:	4a1d      	ldr	r2, [pc, #116]	@ (800b624 <_free_r+0x90>)
 800b5ae:	6813      	ldr	r3, [r2, #0]
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d105      	bne.n	800b5c0 <_free_r+0x2c>
 800b5b4:	6063      	str	r3, [r4, #4]
 800b5b6:	6014      	str	r4, [r2, #0]
 800b5b8:	0028      	movs	r0, r5
 800b5ba:	f000 fc55 	bl	800be68 <__malloc_unlock>
 800b5be:	bd70      	pop	{r4, r5, r6, pc}
 800b5c0:	42a3      	cmp	r3, r4
 800b5c2:	d908      	bls.n	800b5d6 <_free_r+0x42>
 800b5c4:	6820      	ldr	r0, [r4, #0]
 800b5c6:	1821      	adds	r1, r4, r0
 800b5c8:	428b      	cmp	r3, r1
 800b5ca:	d1f3      	bne.n	800b5b4 <_free_r+0x20>
 800b5cc:	6819      	ldr	r1, [r3, #0]
 800b5ce:	685b      	ldr	r3, [r3, #4]
 800b5d0:	1809      	adds	r1, r1, r0
 800b5d2:	6021      	str	r1, [r4, #0]
 800b5d4:	e7ee      	b.n	800b5b4 <_free_r+0x20>
 800b5d6:	001a      	movs	r2, r3
 800b5d8:	685b      	ldr	r3, [r3, #4]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d001      	beq.n	800b5e2 <_free_r+0x4e>
 800b5de:	42a3      	cmp	r3, r4
 800b5e0:	d9f9      	bls.n	800b5d6 <_free_r+0x42>
 800b5e2:	6811      	ldr	r1, [r2, #0]
 800b5e4:	1850      	adds	r0, r2, r1
 800b5e6:	42a0      	cmp	r0, r4
 800b5e8:	d10b      	bne.n	800b602 <_free_r+0x6e>
 800b5ea:	6820      	ldr	r0, [r4, #0]
 800b5ec:	1809      	adds	r1, r1, r0
 800b5ee:	1850      	adds	r0, r2, r1
 800b5f0:	6011      	str	r1, [r2, #0]
 800b5f2:	4283      	cmp	r3, r0
 800b5f4:	d1e0      	bne.n	800b5b8 <_free_r+0x24>
 800b5f6:	6818      	ldr	r0, [r3, #0]
 800b5f8:	685b      	ldr	r3, [r3, #4]
 800b5fa:	1841      	adds	r1, r0, r1
 800b5fc:	6011      	str	r1, [r2, #0]
 800b5fe:	6053      	str	r3, [r2, #4]
 800b600:	e7da      	b.n	800b5b8 <_free_r+0x24>
 800b602:	42a0      	cmp	r0, r4
 800b604:	d902      	bls.n	800b60c <_free_r+0x78>
 800b606:	230c      	movs	r3, #12
 800b608:	602b      	str	r3, [r5, #0]
 800b60a:	e7d5      	b.n	800b5b8 <_free_r+0x24>
 800b60c:	6820      	ldr	r0, [r4, #0]
 800b60e:	1821      	adds	r1, r4, r0
 800b610:	428b      	cmp	r3, r1
 800b612:	d103      	bne.n	800b61c <_free_r+0x88>
 800b614:	6819      	ldr	r1, [r3, #0]
 800b616:	685b      	ldr	r3, [r3, #4]
 800b618:	1809      	adds	r1, r1, r0
 800b61a:	6021      	str	r1, [r4, #0]
 800b61c:	6063      	str	r3, [r4, #4]
 800b61e:	6054      	str	r4, [r2, #4]
 800b620:	e7ca      	b.n	800b5b8 <_free_r+0x24>
 800b622:	46c0      	nop			@ (mov r8, r8)
 800b624:	20000550 	.word	0x20000550

0800b628 <rshift>:
 800b628:	0002      	movs	r2, r0
 800b62a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b62c:	6904      	ldr	r4, [r0, #16]
 800b62e:	b085      	sub	sp, #20
 800b630:	3214      	adds	r2, #20
 800b632:	114b      	asrs	r3, r1, #5
 800b634:	0016      	movs	r6, r2
 800b636:	9302      	str	r3, [sp, #8]
 800b638:	429c      	cmp	r4, r3
 800b63a:	dd31      	ble.n	800b6a0 <rshift+0x78>
 800b63c:	261f      	movs	r6, #31
 800b63e:	000f      	movs	r7, r1
 800b640:	009b      	lsls	r3, r3, #2
 800b642:	00a5      	lsls	r5, r4, #2
 800b644:	18d3      	adds	r3, r2, r3
 800b646:	4037      	ands	r7, r6
 800b648:	1955      	adds	r5, r2, r5
 800b64a:	9300      	str	r3, [sp, #0]
 800b64c:	9701      	str	r7, [sp, #4]
 800b64e:	4231      	tst	r1, r6
 800b650:	d10d      	bne.n	800b66e <rshift+0x46>
 800b652:	0016      	movs	r6, r2
 800b654:	0019      	movs	r1, r3
 800b656:	428d      	cmp	r5, r1
 800b658:	d836      	bhi.n	800b6c8 <rshift+0xa0>
 800b65a:	9b00      	ldr	r3, [sp, #0]
 800b65c:	2600      	movs	r6, #0
 800b65e:	3b03      	subs	r3, #3
 800b660:	429d      	cmp	r5, r3
 800b662:	d302      	bcc.n	800b66a <rshift+0x42>
 800b664:	9b02      	ldr	r3, [sp, #8]
 800b666:	1ae4      	subs	r4, r4, r3
 800b668:	00a6      	lsls	r6, r4, #2
 800b66a:	1996      	adds	r6, r2, r6
 800b66c:	e018      	b.n	800b6a0 <rshift+0x78>
 800b66e:	2120      	movs	r1, #32
 800b670:	9e01      	ldr	r6, [sp, #4]
 800b672:	9f01      	ldr	r7, [sp, #4]
 800b674:	1b89      	subs	r1, r1, r6
 800b676:	9e00      	ldr	r6, [sp, #0]
 800b678:	9103      	str	r1, [sp, #12]
 800b67a:	ce02      	ldmia	r6!, {r1}
 800b67c:	4694      	mov	ip, r2
 800b67e:	40f9      	lsrs	r1, r7
 800b680:	42b5      	cmp	r5, r6
 800b682:	d816      	bhi.n	800b6b2 <rshift+0x8a>
 800b684:	9b00      	ldr	r3, [sp, #0]
 800b686:	2600      	movs	r6, #0
 800b688:	3301      	adds	r3, #1
 800b68a:	429d      	cmp	r5, r3
 800b68c:	d303      	bcc.n	800b696 <rshift+0x6e>
 800b68e:	9b02      	ldr	r3, [sp, #8]
 800b690:	1ae4      	subs	r4, r4, r3
 800b692:	00a6      	lsls	r6, r4, #2
 800b694:	3e04      	subs	r6, #4
 800b696:	1996      	adds	r6, r2, r6
 800b698:	6031      	str	r1, [r6, #0]
 800b69a:	2900      	cmp	r1, #0
 800b69c:	d000      	beq.n	800b6a0 <rshift+0x78>
 800b69e:	3604      	adds	r6, #4
 800b6a0:	1ab1      	subs	r1, r6, r2
 800b6a2:	1089      	asrs	r1, r1, #2
 800b6a4:	6101      	str	r1, [r0, #16]
 800b6a6:	4296      	cmp	r6, r2
 800b6a8:	d101      	bne.n	800b6ae <rshift+0x86>
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	6143      	str	r3, [r0, #20]
 800b6ae:	b005      	add	sp, #20
 800b6b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b6b2:	6837      	ldr	r7, [r6, #0]
 800b6b4:	9b03      	ldr	r3, [sp, #12]
 800b6b6:	409f      	lsls	r7, r3
 800b6b8:	430f      	orrs	r7, r1
 800b6ba:	4661      	mov	r1, ip
 800b6bc:	c180      	stmia	r1!, {r7}
 800b6be:	468c      	mov	ip, r1
 800b6c0:	9b01      	ldr	r3, [sp, #4]
 800b6c2:	ce02      	ldmia	r6!, {r1}
 800b6c4:	40d9      	lsrs	r1, r3
 800b6c6:	e7db      	b.n	800b680 <rshift+0x58>
 800b6c8:	c980      	ldmia	r1!, {r7}
 800b6ca:	c680      	stmia	r6!, {r7}
 800b6cc:	e7c3      	b.n	800b656 <rshift+0x2e>

0800b6ce <__hexdig_fun>:
 800b6ce:	0002      	movs	r2, r0
 800b6d0:	3a30      	subs	r2, #48	@ 0x30
 800b6d2:	0003      	movs	r3, r0
 800b6d4:	2a09      	cmp	r2, #9
 800b6d6:	d802      	bhi.n	800b6de <__hexdig_fun+0x10>
 800b6d8:	3b20      	subs	r3, #32
 800b6da:	b2d8      	uxtb	r0, r3
 800b6dc:	4770      	bx	lr
 800b6de:	0002      	movs	r2, r0
 800b6e0:	3a61      	subs	r2, #97	@ 0x61
 800b6e2:	2a05      	cmp	r2, #5
 800b6e4:	d801      	bhi.n	800b6ea <__hexdig_fun+0x1c>
 800b6e6:	3b47      	subs	r3, #71	@ 0x47
 800b6e8:	e7f7      	b.n	800b6da <__hexdig_fun+0xc>
 800b6ea:	001a      	movs	r2, r3
 800b6ec:	3a41      	subs	r2, #65	@ 0x41
 800b6ee:	2000      	movs	r0, #0
 800b6f0:	2a05      	cmp	r2, #5
 800b6f2:	d8f3      	bhi.n	800b6dc <__hexdig_fun+0xe>
 800b6f4:	3b27      	subs	r3, #39	@ 0x27
 800b6f6:	e7f0      	b.n	800b6da <__hexdig_fun+0xc>

0800b6f8 <__gethex>:
 800b6f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b6fa:	b089      	sub	sp, #36	@ 0x24
 800b6fc:	9307      	str	r3, [sp, #28]
 800b6fe:	680b      	ldr	r3, [r1, #0]
 800b700:	9201      	str	r2, [sp, #4]
 800b702:	9003      	str	r0, [sp, #12]
 800b704:	9106      	str	r1, [sp, #24]
 800b706:	1c9a      	adds	r2, r3, #2
 800b708:	0011      	movs	r1, r2
 800b70a:	3201      	adds	r2, #1
 800b70c:	1e50      	subs	r0, r2, #1
 800b70e:	7800      	ldrb	r0, [r0, #0]
 800b710:	2830      	cmp	r0, #48	@ 0x30
 800b712:	d0f9      	beq.n	800b708 <__gethex+0x10>
 800b714:	1acb      	subs	r3, r1, r3
 800b716:	3b02      	subs	r3, #2
 800b718:	9305      	str	r3, [sp, #20]
 800b71a:	9100      	str	r1, [sp, #0]
 800b71c:	f7ff ffd7 	bl	800b6ce <__hexdig_fun>
 800b720:	2300      	movs	r3, #0
 800b722:	001d      	movs	r5, r3
 800b724:	9302      	str	r3, [sp, #8]
 800b726:	4298      	cmp	r0, r3
 800b728:	d11e      	bne.n	800b768 <__gethex+0x70>
 800b72a:	2201      	movs	r2, #1
 800b72c:	49a6      	ldr	r1, [pc, #664]	@ (800b9c8 <__gethex+0x2d0>)
 800b72e:	9800      	ldr	r0, [sp, #0]
 800b730:	f7ff fe16 	bl	800b360 <strncmp>
 800b734:	0007      	movs	r7, r0
 800b736:	42a8      	cmp	r0, r5
 800b738:	d000      	beq.n	800b73c <__gethex+0x44>
 800b73a:	e06a      	b.n	800b812 <__gethex+0x11a>
 800b73c:	9b00      	ldr	r3, [sp, #0]
 800b73e:	7858      	ldrb	r0, [r3, #1]
 800b740:	1c5c      	adds	r4, r3, #1
 800b742:	f7ff ffc4 	bl	800b6ce <__hexdig_fun>
 800b746:	2301      	movs	r3, #1
 800b748:	9302      	str	r3, [sp, #8]
 800b74a:	42a8      	cmp	r0, r5
 800b74c:	d02f      	beq.n	800b7ae <__gethex+0xb6>
 800b74e:	9400      	str	r4, [sp, #0]
 800b750:	9b00      	ldr	r3, [sp, #0]
 800b752:	7818      	ldrb	r0, [r3, #0]
 800b754:	2830      	cmp	r0, #48	@ 0x30
 800b756:	d009      	beq.n	800b76c <__gethex+0x74>
 800b758:	f7ff ffb9 	bl	800b6ce <__hexdig_fun>
 800b75c:	4242      	negs	r2, r0
 800b75e:	4142      	adcs	r2, r0
 800b760:	2301      	movs	r3, #1
 800b762:	0025      	movs	r5, r4
 800b764:	9202      	str	r2, [sp, #8]
 800b766:	9305      	str	r3, [sp, #20]
 800b768:	9c00      	ldr	r4, [sp, #0]
 800b76a:	e004      	b.n	800b776 <__gethex+0x7e>
 800b76c:	9b00      	ldr	r3, [sp, #0]
 800b76e:	3301      	adds	r3, #1
 800b770:	9300      	str	r3, [sp, #0]
 800b772:	e7ed      	b.n	800b750 <__gethex+0x58>
 800b774:	3401      	adds	r4, #1
 800b776:	7820      	ldrb	r0, [r4, #0]
 800b778:	f7ff ffa9 	bl	800b6ce <__hexdig_fun>
 800b77c:	1e07      	subs	r7, r0, #0
 800b77e:	d1f9      	bne.n	800b774 <__gethex+0x7c>
 800b780:	2201      	movs	r2, #1
 800b782:	0020      	movs	r0, r4
 800b784:	4990      	ldr	r1, [pc, #576]	@ (800b9c8 <__gethex+0x2d0>)
 800b786:	f7ff fdeb 	bl	800b360 <strncmp>
 800b78a:	2800      	cmp	r0, #0
 800b78c:	d10d      	bne.n	800b7aa <__gethex+0xb2>
 800b78e:	2d00      	cmp	r5, #0
 800b790:	d106      	bne.n	800b7a0 <__gethex+0xa8>
 800b792:	3401      	adds	r4, #1
 800b794:	0025      	movs	r5, r4
 800b796:	7820      	ldrb	r0, [r4, #0]
 800b798:	f7ff ff99 	bl	800b6ce <__hexdig_fun>
 800b79c:	2800      	cmp	r0, #0
 800b79e:	d102      	bne.n	800b7a6 <__gethex+0xae>
 800b7a0:	1b2d      	subs	r5, r5, r4
 800b7a2:	00af      	lsls	r7, r5, #2
 800b7a4:	e003      	b.n	800b7ae <__gethex+0xb6>
 800b7a6:	3401      	adds	r4, #1
 800b7a8:	e7f5      	b.n	800b796 <__gethex+0x9e>
 800b7aa:	2d00      	cmp	r5, #0
 800b7ac:	d1f8      	bne.n	800b7a0 <__gethex+0xa8>
 800b7ae:	2220      	movs	r2, #32
 800b7b0:	7823      	ldrb	r3, [r4, #0]
 800b7b2:	0026      	movs	r6, r4
 800b7b4:	4393      	bics	r3, r2
 800b7b6:	2b50      	cmp	r3, #80	@ 0x50
 800b7b8:	d11d      	bne.n	800b7f6 <__gethex+0xfe>
 800b7ba:	7863      	ldrb	r3, [r4, #1]
 800b7bc:	2b2b      	cmp	r3, #43	@ 0x2b
 800b7be:	d02d      	beq.n	800b81c <__gethex+0x124>
 800b7c0:	2b2d      	cmp	r3, #45	@ 0x2d
 800b7c2:	d02f      	beq.n	800b824 <__gethex+0x12c>
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	1c66      	adds	r6, r4, #1
 800b7c8:	9304      	str	r3, [sp, #16]
 800b7ca:	7830      	ldrb	r0, [r6, #0]
 800b7cc:	f7ff ff7f 	bl	800b6ce <__hexdig_fun>
 800b7d0:	1e43      	subs	r3, r0, #1
 800b7d2:	b2db      	uxtb	r3, r3
 800b7d4:	0005      	movs	r5, r0
 800b7d6:	2b18      	cmp	r3, #24
 800b7d8:	d82a      	bhi.n	800b830 <__gethex+0x138>
 800b7da:	7870      	ldrb	r0, [r6, #1]
 800b7dc:	f7ff ff77 	bl	800b6ce <__hexdig_fun>
 800b7e0:	1e43      	subs	r3, r0, #1
 800b7e2:	b2db      	uxtb	r3, r3
 800b7e4:	3601      	adds	r6, #1
 800b7e6:	3d10      	subs	r5, #16
 800b7e8:	2b18      	cmp	r3, #24
 800b7ea:	d91d      	bls.n	800b828 <__gethex+0x130>
 800b7ec:	9b04      	ldr	r3, [sp, #16]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d000      	beq.n	800b7f4 <__gethex+0xfc>
 800b7f2:	426d      	negs	r5, r5
 800b7f4:	197f      	adds	r7, r7, r5
 800b7f6:	9b06      	ldr	r3, [sp, #24]
 800b7f8:	601e      	str	r6, [r3, #0]
 800b7fa:	9b02      	ldr	r3, [sp, #8]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d019      	beq.n	800b834 <__gethex+0x13c>
 800b800:	9b05      	ldr	r3, [sp, #20]
 800b802:	2606      	movs	r6, #6
 800b804:	425a      	negs	r2, r3
 800b806:	4153      	adcs	r3, r2
 800b808:	425b      	negs	r3, r3
 800b80a:	401e      	ands	r6, r3
 800b80c:	0030      	movs	r0, r6
 800b80e:	b009      	add	sp, #36	@ 0x24
 800b810:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b812:	2301      	movs	r3, #1
 800b814:	2700      	movs	r7, #0
 800b816:	9c00      	ldr	r4, [sp, #0]
 800b818:	9302      	str	r3, [sp, #8]
 800b81a:	e7c8      	b.n	800b7ae <__gethex+0xb6>
 800b81c:	2300      	movs	r3, #0
 800b81e:	9304      	str	r3, [sp, #16]
 800b820:	1ca6      	adds	r6, r4, #2
 800b822:	e7d2      	b.n	800b7ca <__gethex+0xd2>
 800b824:	2301      	movs	r3, #1
 800b826:	e7fa      	b.n	800b81e <__gethex+0x126>
 800b828:	230a      	movs	r3, #10
 800b82a:	435d      	muls	r5, r3
 800b82c:	182d      	adds	r5, r5, r0
 800b82e:	e7d4      	b.n	800b7da <__gethex+0xe2>
 800b830:	0026      	movs	r6, r4
 800b832:	e7e0      	b.n	800b7f6 <__gethex+0xfe>
 800b834:	9b00      	ldr	r3, [sp, #0]
 800b836:	9902      	ldr	r1, [sp, #8]
 800b838:	1ae3      	subs	r3, r4, r3
 800b83a:	3b01      	subs	r3, #1
 800b83c:	2b07      	cmp	r3, #7
 800b83e:	dc0a      	bgt.n	800b856 <__gethex+0x15e>
 800b840:	9803      	ldr	r0, [sp, #12]
 800b842:	f000 fb19 	bl	800be78 <_Balloc>
 800b846:	1e05      	subs	r5, r0, #0
 800b848:	d108      	bne.n	800b85c <__gethex+0x164>
 800b84a:	002a      	movs	r2, r5
 800b84c:	21e4      	movs	r1, #228	@ 0xe4
 800b84e:	4b5f      	ldr	r3, [pc, #380]	@ (800b9cc <__gethex+0x2d4>)
 800b850:	485f      	ldr	r0, [pc, #380]	@ (800b9d0 <__gethex+0x2d8>)
 800b852:	f7ff fe81 	bl	800b558 <__assert_func>
 800b856:	3101      	adds	r1, #1
 800b858:	105b      	asrs	r3, r3, #1
 800b85a:	e7ef      	b.n	800b83c <__gethex+0x144>
 800b85c:	0003      	movs	r3, r0
 800b85e:	3314      	adds	r3, #20
 800b860:	9302      	str	r3, [sp, #8]
 800b862:	9305      	str	r3, [sp, #20]
 800b864:	2300      	movs	r3, #0
 800b866:	001e      	movs	r6, r3
 800b868:	9304      	str	r3, [sp, #16]
 800b86a:	9b00      	ldr	r3, [sp, #0]
 800b86c:	42a3      	cmp	r3, r4
 800b86e:	d338      	bcc.n	800b8e2 <__gethex+0x1ea>
 800b870:	9c05      	ldr	r4, [sp, #20]
 800b872:	9b02      	ldr	r3, [sp, #8]
 800b874:	c440      	stmia	r4!, {r6}
 800b876:	1ae4      	subs	r4, r4, r3
 800b878:	10a4      	asrs	r4, r4, #2
 800b87a:	0030      	movs	r0, r6
 800b87c:	612c      	str	r4, [r5, #16]
 800b87e:	f000 fbf3 	bl	800c068 <__hi0bits>
 800b882:	9b01      	ldr	r3, [sp, #4]
 800b884:	0164      	lsls	r4, r4, #5
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	1a26      	subs	r6, r4, r0
 800b88a:	9300      	str	r3, [sp, #0]
 800b88c:	429e      	cmp	r6, r3
 800b88e:	dd52      	ble.n	800b936 <__gethex+0x23e>
 800b890:	1af6      	subs	r6, r6, r3
 800b892:	0031      	movs	r1, r6
 800b894:	0028      	movs	r0, r5
 800b896:	f000 ff8e 	bl	800c7b6 <__any_on>
 800b89a:	1e04      	subs	r4, r0, #0
 800b89c:	d00f      	beq.n	800b8be <__gethex+0x1c6>
 800b89e:	2401      	movs	r4, #1
 800b8a0:	211f      	movs	r1, #31
 800b8a2:	0020      	movs	r0, r4
 800b8a4:	1e73      	subs	r3, r6, #1
 800b8a6:	4019      	ands	r1, r3
 800b8a8:	4088      	lsls	r0, r1
 800b8aa:	0001      	movs	r1, r0
 800b8ac:	115a      	asrs	r2, r3, #5
 800b8ae:	9802      	ldr	r0, [sp, #8]
 800b8b0:	0092      	lsls	r2, r2, #2
 800b8b2:	5812      	ldr	r2, [r2, r0]
 800b8b4:	420a      	tst	r2, r1
 800b8b6:	d002      	beq.n	800b8be <__gethex+0x1c6>
 800b8b8:	42a3      	cmp	r3, r4
 800b8ba:	dc34      	bgt.n	800b926 <__gethex+0x22e>
 800b8bc:	2402      	movs	r4, #2
 800b8be:	0031      	movs	r1, r6
 800b8c0:	0028      	movs	r0, r5
 800b8c2:	f7ff feb1 	bl	800b628 <rshift>
 800b8c6:	19bf      	adds	r7, r7, r6
 800b8c8:	9b01      	ldr	r3, [sp, #4]
 800b8ca:	689b      	ldr	r3, [r3, #8]
 800b8cc:	42bb      	cmp	r3, r7
 800b8ce:	da42      	bge.n	800b956 <__gethex+0x25e>
 800b8d0:	0029      	movs	r1, r5
 800b8d2:	9803      	ldr	r0, [sp, #12]
 800b8d4:	f000 fb14 	bl	800bf00 <_Bfree>
 800b8d8:	2300      	movs	r3, #0
 800b8da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b8dc:	26a3      	movs	r6, #163	@ 0xa3
 800b8de:	6013      	str	r3, [r2, #0]
 800b8e0:	e794      	b.n	800b80c <__gethex+0x114>
 800b8e2:	3c01      	subs	r4, #1
 800b8e4:	7823      	ldrb	r3, [r4, #0]
 800b8e6:	2b2e      	cmp	r3, #46	@ 0x2e
 800b8e8:	d012      	beq.n	800b910 <__gethex+0x218>
 800b8ea:	9b04      	ldr	r3, [sp, #16]
 800b8ec:	2b20      	cmp	r3, #32
 800b8ee:	d104      	bne.n	800b8fa <__gethex+0x202>
 800b8f0:	9b05      	ldr	r3, [sp, #20]
 800b8f2:	c340      	stmia	r3!, {r6}
 800b8f4:	2600      	movs	r6, #0
 800b8f6:	9305      	str	r3, [sp, #20]
 800b8f8:	9604      	str	r6, [sp, #16]
 800b8fa:	7820      	ldrb	r0, [r4, #0]
 800b8fc:	f7ff fee7 	bl	800b6ce <__hexdig_fun>
 800b900:	230f      	movs	r3, #15
 800b902:	4018      	ands	r0, r3
 800b904:	9b04      	ldr	r3, [sp, #16]
 800b906:	4098      	lsls	r0, r3
 800b908:	3304      	adds	r3, #4
 800b90a:	4306      	orrs	r6, r0
 800b90c:	9304      	str	r3, [sp, #16]
 800b90e:	e7ac      	b.n	800b86a <__gethex+0x172>
 800b910:	9b00      	ldr	r3, [sp, #0]
 800b912:	42a3      	cmp	r3, r4
 800b914:	d8e9      	bhi.n	800b8ea <__gethex+0x1f2>
 800b916:	2201      	movs	r2, #1
 800b918:	0020      	movs	r0, r4
 800b91a:	492b      	ldr	r1, [pc, #172]	@ (800b9c8 <__gethex+0x2d0>)
 800b91c:	f7ff fd20 	bl	800b360 <strncmp>
 800b920:	2800      	cmp	r0, #0
 800b922:	d1e2      	bne.n	800b8ea <__gethex+0x1f2>
 800b924:	e7a1      	b.n	800b86a <__gethex+0x172>
 800b926:	0028      	movs	r0, r5
 800b928:	1eb1      	subs	r1, r6, #2
 800b92a:	f000 ff44 	bl	800c7b6 <__any_on>
 800b92e:	2800      	cmp	r0, #0
 800b930:	d0c4      	beq.n	800b8bc <__gethex+0x1c4>
 800b932:	2403      	movs	r4, #3
 800b934:	e7c3      	b.n	800b8be <__gethex+0x1c6>
 800b936:	9b00      	ldr	r3, [sp, #0]
 800b938:	2400      	movs	r4, #0
 800b93a:	429e      	cmp	r6, r3
 800b93c:	dac4      	bge.n	800b8c8 <__gethex+0x1d0>
 800b93e:	1b9e      	subs	r6, r3, r6
 800b940:	0029      	movs	r1, r5
 800b942:	0032      	movs	r2, r6
 800b944:	9803      	ldr	r0, [sp, #12]
 800b946:	f000 fcfd 	bl	800c344 <__lshift>
 800b94a:	0003      	movs	r3, r0
 800b94c:	3314      	adds	r3, #20
 800b94e:	0005      	movs	r5, r0
 800b950:	1bbf      	subs	r7, r7, r6
 800b952:	9302      	str	r3, [sp, #8]
 800b954:	e7b8      	b.n	800b8c8 <__gethex+0x1d0>
 800b956:	9b01      	ldr	r3, [sp, #4]
 800b958:	685e      	ldr	r6, [r3, #4]
 800b95a:	42be      	cmp	r6, r7
 800b95c:	dd6f      	ble.n	800ba3e <__gethex+0x346>
 800b95e:	9b00      	ldr	r3, [sp, #0]
 800b960:	1bf6      	subs	r6, r6, r7
 800b962:	42b3      	cmp	r3, r6
 800b964:	dc36      	bgt.n	800b9d4 <__gethex+0x2dc>
 800b966:	9b01      	ldr	r3, [sp, #4]
 800b968:	68db      	ldr	r3, [r3, #12]
 800b96a:	2b02      	cmp	r3, #2
 800b96c:	d024      	beq.n	800b9b8 <__gethex+0x2c0>
 800b96e:	2b03      	cmp	r3, #3
 800b970:	d026      	beq.n	800b9c0 <__gethex+0x2c8>
 800b972:	2b01      	cmp	r3, #1
 800b974:	d117      	bne.n	800b9a6 <__gethex+0x2ae>
 800b976:	9b00      	ldr	r3, [sp, #0]
 800b978:	42b3      	cmp	r3, r6
 800b97a:	d114      	bne.n	800b9a6 <__gethex+0x2ae>
 800b97c:	2b01      	cmp	r3, #1
 800b97e:	d10b      	bne.n	800b998 <__gethex+0x2a0>
 800b980:	9b01      	ldr	r3, [sp, #4]
 800b982:	9a07      	ldr	r2, [sp, #28]
 800b984:	685b      	ldr	r3, [r3, #4]
 800b986:	2662      	movs	r6, #98	@ 0x62
 800b988:	6013      	str	r3, [r2, #0]
 800b98a:	2301      	movs	r3, #1
 800b98c:	9a02      	ldr	r2, [sp, #8]
 800b98e:	612b      	str	r3, [r5, #16]
 800b990:	6013      	str	r3, [r2, #0]
 800b992:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b994:	601d      	str	r5, [r3, #0]
 800b996:	e739      	b.n	800b80c <__gethex+0x114>
 800b998:	9900      	ldr	r1, [sp, #0]
 800b99a:	0028      	movs	r0, r5
 800b99c:	3901      	subs	r1, #1
 800b99e:	f000 ff0a 	bl	800c7b6 <__any_on>
 800b9a2:	2800      	cmp	r0, #0
 800b9a4:	d1ec      	bne.n	800b980 <__gethex+0x288>
 800b9a6:	0029      	movs	r1, r5
 800b9a8:	9803      	ldr	r0, [sp, #12]
 800b9aa:	f000 faa9 	bl	800bf00 <_Bfree>
 800b9ae:	2300      	movs	r3, #0
 800b9b0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b9b2:	2650      	movs	r6, #80	@ 0x50
 800b9b4:	6013      	str	r3, [r2, #0]
 800b9b6:	e729      	b.n	800b80c <__gethex+0x114>
 800b9b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d1f3      	bne.n	800b9a6 <__gethex+0x2ae>
 800b9be:	e7df      	b.n	800b980 <__gethex+0x288>
 800b9c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d1dc      	bne.n	800b980 <__gethex+0x288>
 800b9c6:	e7ee      	b.n	800b9a6 <__gethex+0x2ae>
 800b9c8:	0800deec 	.word	0x0800deec
 800b9cc:	0800dfaf 	.word	0x0800dfaf
 800b9d0:	0800dfc0 	.word	0x0800dfc0
 800b9d4:	1e77      	subs	r7, r6, #1
 800b9d6:	2c00      	cmp	r4, #0
 800b9d8:	d12f      	bne.n	800ba3a <__gethex+0x342>
 800b9da:	2f00      	cmp	r7, #0
 800b9dc:	d004      	beq.n	800b9e8 <__gethex+0x2f0>
 800b9de:	0039      	movs	r1, r7
 800b9e0:	0028      	movs	r0, r5
 800b9e2:	f000 fee8 	bl	800c7b6 <__any_on>
 800b9e6:	0004      	movs	r4, r0
 800b9e8:	231f      	movs	r3, #31
 800b9ea:	117a      	asrs	r2, r7, #5
 800b9ec:	401f      	ands	r7, r3
 800b9ee:	3b1e      	subs	r3, #30
 800b9f0:	40bb      	lsls	r3, r7
 800b9f2:	9902      	ldr	r1, [sp, #8]
 800b9f4:	0092      	lsls	r2, r2, #2
 800b9f6:	5852      	ldr	r2, [r2, r1]
 800b9f8:	421a      	tst	r2, r3
 800b9fa:	d001      	beq.n	800ba00 <__gethex+0x308>
 800b9fc:	2302      	movs	r3, #2
 800b9fe:	431c      	orrs	r4, r3
 800ba00:	9b00      	ldr	r3, [sp, #0]
 800ba02:	0031      	movs	r1, r6
 800ba04:	1b9b      	subs	r3, r3, r6
 800ba06:	2602      	movs	r6, #2
 800ba08:	0028      	movs	r0, r5
 800ba0a:	9300      	str	r3, [sp, #0]
 800ba0c:	f7ff fe0c 	bl	800b628 <rshift>
 800ba10:	9b01      	ldr	r3, [sp, #4]
 800ba12:	685f      	ldr	r7, [r3, #4]
 800ba14:	2c00      	cmp	r4, #0
 800ba16:	d03f      	beq.n	800ba98 <__gethex+0x3a0>
 800ba18:	9b01      	ldr	r3, [sp, #4]
 800ba1a:	68db      	ldr	r3, [r3, #12]
 800ba1c:	2b02      	cmp	r3, #2
 800ba1e:	d010      	beq.n	800ba42 <__gethex+0x34a>
 800ba20:	2b03      	cmp	r3, #3
 800ba22:	d012      	beq.n	800ba4a <__gethex+0x352>
 800ba24:	2b01      	cmp	r3, #1
 800ba26:	d106      	bne.n	800ba36 <__gethex+0x33e>
 800ba28:	07a2      	lsls	r2, r4, #30
 800ba2a:	d504      	bpl.n	800ba36 <__gethex+0x33e>
 800ba2c:	9a02      	ldr	r2, [sp, #8]
 800ba2e:	6812      	ldr	r2, [r2, #0]
 800ba30:	4314      	orrs	r4, r2
 800ba32:	421c      	tst	r4, r3
 800ba34:	d10c      	bne.n	800ba50 <__gethex+0x358>
 800ba36:	2310      	movs	r3, #16
 800ba38:	e02d      	b.n	800ba96 <__gethex+0x39e>
 800ba3a:	2401      	movs	r4, #1
 800ba3c:	e7d4      	b.n	800b9e8 <__gethex+0x2f0>
 800ba3e:	2601      	movs	r6, #1
 800ba40:	e7e8      	b.n	800ba14 <__gethex+0x31c>
 800ba42:	2301      	movs	r3, #1
 800ba44:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ba46:	1a9b      	subs	r3, r3, r2
 800ba48:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ba4a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d0f2      	beq.n	800ba36 <__gethex+0x33e>
 800ba50:	692b      	ldr	r3, [r5, #16]
 800ba52:	2000      	movs	r0, #0
 800ba54:	9302      	str	r3, [sp, #8]
 800ba56:	009b      	lsls	r3, r3, #2
 800ba58:	9304      	str	r3, [sp, #16]
 800ba5a:	002b      	movs	r3, r5
 800ba5c:	9a04      	ldr	r2, [sp, #16]
 800ba5e:	3314      	adds	r3, #20
 800ba60:	1899      	adds	r1, r3, r2
 800ba62:	681a      	ldr	r2, [r3, #0]
 800ba64:	1c54      	adds	r4, r2, #1
 800ba66:	d01c      	beq.n	800baa2 <__gethex+0x3aa>
 800ba68:	3201      	adds	r2, #1
 800ba6a:	601a      	str	r2, [r3, #0]
 800ba6c:	002b      	movs	r3, r5
 800ba6e:	3314      	adds	r3, #20
 800ba70:	2e02      	cmp	r6, #2
 800ba72:	d13f      	bne.n	800baf4 <__gethex+0x3fc>
 800ba74:	9a01      	ldr	r2, [sp, #4]
 800ba76:	9900      	ldr	r1, [sp, #0]
 800ba78:	6812      	ldr	r2, [r2, #0]
 800ba7a:	3a01      	subs	r2, #1
 800ba7c:	428a      	cmp	r2, r1
 800ba7e:	d109      	bne.n	800ba94 <__gethex+0x39c>
 800ba80:	000a      	movs	r2, r1
 800ba82:	201f      	movs	r0, #31
 800ba84:	4010      	ands	r0, r2
 800ba86:	2201      	movs	r2, #1
 800ba88:	4082      	lsls	r2, r0
 800ba8a:	1149      	asrs	r1, r1, #5
 800ba8c:	0089      	lsls	r1, r1, #2
 800ba8e:	58cb      	ldr	r3, [r1, r3]
 800ba90:	4213      	tst	r3, r2
 800ba92:	d13d      	bne.n	800bb10 <__gethex+0x418>
 800ba94:	2320      	movs	r3, #32
 800ba96:	431e      	orrs	r6, r3
 800ba98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ba9a:	601d      	str	r5, [r3, #0]
 800ba9c:	9b07      	ldr	r3, [sp, #28]
 800ba9e:	601f      	str	r7, [r3, #0]
 800baa0:	e6b4      	b.n	800b80c <__gethex+0x114>
 800baa2:	c301      	stmia	r3!, {r0}
 800baa4:	4299      	cmp	r1, r3
 800baa6:	d8dc      	bhi.n	800ba62 <__gethex+0x36a>
 800baa8:	68ab      	ldr	r3, [r5, #8]
 800baaa:	9a02      	ldr	r2, [sp, #8]
 800baac:	429a      	cmp	r2, r3
 800baae:	db18      	blt.n	800bae2 <__gethex+0x3ea>
 800bab0:	6869      	ldr	r1, [r5, #4]
 800bab2:	9803      	ldr	r0, [sp, #12]
 800bab4:	3101      	adds	r1, #1
 800bab6:	f000 f9df 	bl	800be78 <_Balloc>
 800baba:	1e04      	subs	r4, r0, #0
 800babc:	d104      	bne.n	800bac8 <__gethex+0x3d0>
 800babe:	0022      	movs	r2, r4
 800bac0:	2184      	movs	r1, #132	@ 0x84
 800bac2:	4b1d      	ldr	r3, [pc, #116]	@ (800bb38 <__gethex+0x440>)
 800bac4:	481d      	ldr	r0, [pc, #116]	@ (800bb3c <__gethex+0x444>)
 800bac6:	e6c4      	b.n	800b852 <__gethex+0x15a>
 800bac8:	0029      	movs	r1, r5
 800baca:	692a      	ldr	r2, [r5, #16]
 800bacc:	310c      	adds	r1, #12
 800bace:	3202      	adds	r2, #2
 800bad0:	0092      	lsls	r2, r2, #2
 800bad2:	300c      	adds	r0, #12
 800bad4:	f7ff fd31 	bl	800b53a <memcpy>
 800bad8:	0029      	movs	r1, r5
 800bada:	9803      	ldr	r0, [sp, #12]
 800badc:	f000 fa10 	bl	800bf00 <_Bfree>
 800bae0:	0025      	movs	r5, r4
 800bae2:	692b      	ldr	r3, [r5, #16]
 800bae4:	1c5a      	adds	r2, r3, #1
 800bae6:	612a      	str	r2, [r5, #16]
 800bae8:	2201      	movs	r2, #1
 800baea:	3304      	adds	r3, #4
 800baec:	009b      	lsls	r3, r3, #2
 800baee:	18eb      	adds	r3, r5, r3
 800baf0:	605a      	str	r2, [r3, #4]
 800baf2:	e7bb      	b.n	800ba6c <__gethex+0x374>
 800baf4:	692a      	ldr	r2, [r5, #16]
 800baf6:	9902      	ldr	r1, [sp, #8]
 800baf8:	428a      	cmp	r2, r1
 800bafa:	dd0b      	ble.n	800bb14 <__gethex+0x41c>
 800bafc:	2101      	movs	r1, #1
 800bafe:	0028      	movs	r0, r5
 800bb00:	f7ff fd92 	bl	800b628 <rshift>
 800bb04:	9b01      	ldr	r3, [sp, #4]
 800bb06:	3701      	adds	r7, #1
 800bb08:	689b      	ldr	r3, [r3, #8]
 800bb0a:	42bb      	cmp	r3, r7
 800bb0c:	da00      	bge.n	800bb10 <__gethex+0x418>
 800bb0e:	e6df      	b.n	800b8d0 <__gethex+0x1d8>
 800bb10:	2601      	movs	r6, #1
 800bb12:	e7bf      	b.n	800ba94 <__gethex+0x39c>
 800bb14:	221f      	movs	r2, #31
 800bb16:	9c00      	ldr	r4, [sp, #0]
 800bb18:	9900      	ldr	r1, [sp, #0]
 800bb1a:	4014      	ands	r4, r2
 800bb1c:	4211      	tst	r1, r2
 800bb1e:	d0f7      	beq.n	800bb10 <__gethex+0x418>
 800bb20:	9a04      	ldr	r2, [sp, #16]
 800bb22:	189b      	adds	r3, r3, r2
 800bb24:	3b04      	subs	r3, #4
 800bb26:	6818      	ldr	r0, [r3, #0]
 800bb28:	f000 fa9e 	bl	800c068 <__hi0bits>
 800bb2c:	2320      	movs	r3, #32
 800bb2e:	1b1b      	subs	r3, r3, r4
 800bb30:	4298      	cmp	r0, r3
 800bb32:	dbe3      	blt.n	800bafc <__gethex+0x404>
 800bb34:	e7ec      	b.n	800bb10 <__gethex+0x418>
 800bb36:	46c0      	nop			@ (mov r8, r8)
 800bb38:	0800dfaf 	.word	0x0800dfaf
 800bb3c:	0800dfc0 	.word	0x0800dfc0

0800bb40 <L_shift>:
 800bb40:	2308      	movs	r3, #8
 800bb42:	b570      	push	{r4, r5, r6, lr}
 800bb44:	2520      	movs	r5, #32
 800bb46:	1a9a      	subs	r2, r3, r2
 800bb48:	0092      	lsls	r2, r2, #2
 800bb4a:	1aad      	subs	r5, r5, r2
 800bb4c:	6843      	ldr	r3, [r0, #4]
 800bb4e:	6804      	ldr	r4, [r0, #0]
 800bb50:	001e      	movs	r6, r3
 800bb52:	40ae      	lsls	r6, r5
 800bb54:	40d3      	lsrs	r3, r2
 800bb56:	4334      	orrs	r4, r6
 800bb58:	6004      	str	r4, [r0, #0]
 800bb5a:	6043      	str	r3, [r0, #4]
 800bb5c:	3004      	adds	r0, #4
 800bb5e:	4288      	cmp	r0, r1
 800bb60:	d3f4      	bcc.n	800bb4c <L_shift+0xc>
 800bb62:	bd70      	pop	{r4, r5, r6, pc}

0800bb64 <__match>:
 800bb64:	b530      	push	{r4, r5, lr}
 800bb66:	6803      	ldr	r3, [r0, #0]
 800bb68:	780c      	ldrb	r4, [r1, #0]
 800bb6a:	3301      	adds	r3, #1
 800bb6c:	2c00      	cmp	r4, #0
 800bb6e:	d102      	bne.n	800bb76 <__match+0x12>
 800bb70:	6003      	str	r3, [r0, #0]
 800bb72:	2001      	movs	r0, #1
 800bb74:	bd30      	pop	{r4, r5, pc}
 800bb76:	781a      	ldrb	r2, [r3, #0]
 800bb78:	0015      	movs	r5, r2
 800bb7a:	3d41      	subs	r5, #65	@ 0x41
 800bb7c:	2d19      	cmp	r5, #25
 800bb7e:	d800      	bhi.n	800bb82 <__match+0x1e>
 800bb80:	3220      	adds	r2, #32
 800bb82:	3101      	adds	r1, #1
 800bb84:	42a2      	cmp	r2, r4
 800bb86:	d0ef      	beq.n	800bb68 <__match+0x4>
 800bb88:	2000      	movs	r0, #0
 800bb8a:	e7f3      	b.n	800bb74 <__match+0x10>

0800bb8c <__hexnan>:
 800bb8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb8e:	680b      	ldr	r3, [r1, #0]
 800bb90:	b08b      	sub	sp, #44	@ 0x2c
 800bb92:	9201      	str	r2, [sp, #4]
 800bb94:	9901      	ldr	r1, [sp, #4]
 800bb96:	115a      	asrs	r2, r3, #5
 800bb98:	0092      	lsls	r2, r2, #2
 800bb9a:	188a      	adds	r2, r1, r2
 800bb9c:	9202      	str	r2, [sp, #8]
 800bb9e:	0019      	movs	r1, r3
 800bba0:	221f      	movs	r2, #31
 800bba2:	4011      	ands	r1, r2
 800bba4:	9008      	str	r0, [sp, #32]
 800bba6:	9106      	str	r1, [sp, #24]
 800bba8:	4213      	tst	r3, r2
 800bbaa:	d002      	beq.n	800bbb2 <__hexnan+0x26>
 800bbac:	9b02      	ldr	r3, [sp, #8]
 800bbae:	3304      	adds	r3, #4
 800bbb0:	9302      	str	r3, [sp, #8]
 800bbb2:	9b02      	ldr	r3, [sp, #8]
 800bbb4:	2500      	movs	r5, #0
 800bbb6:	1f1f      	subs	r7, r3, #4
 800bbb8:	003e      	movs	r6, r7
 800bbba:	003c      	movs	r4, r7
 800bbbc:	9b08      	ldr	r3, [sp, #32]
 800bbbe:	603d      	str	r5, [r7, #0]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	9507      	str	r5, [sp, #28]
 800bbc4:	9305      	str	r3, [sp, #20]
 800bbc6:	9503      	str	r5, [sp, #12]
 800bbc8:	9b05      	ldr	r3, [sp, #20]
 800bbca:	3301      	adds	r3, #1
 800bbcc:	9309      	str	r3, [sp, #36]	@ 0x24
 800bbce:	9b05      	ldr	r3, [sp, #20]
 800bbd0:	785b      	ldrb	r3, [r3, #1]
 800bbd2:	9304      	str	r3, [sp, #16]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d028      	beq.n	800bc2a <__hexnan+0x9e>
 800bbd8:	9804      	ldr	r0, [sp, #16]
 800bbda:	f7ff fd78 	bl	800b6ce <__hexdig_fun>
 800bbde:	2800      	cmp	r0, #0
 800bbe0:	d155      	bne.n	800bc8e <__hexnan+0x102>
 800bbe2:	9b04      	ldr	r3, [sp, #16]
 800bbe4:	2b20      	cmp	r3, #32
 800bbe6:	d819      	bhi.n	800bc1c <__hexnan+0x90>
 800bbe8:	9b03      	ldr	r3, [sp, #12]
 800bbea:	9a07      	ldr	r2, [sp, #28]
 800bbec:	4293      	cmp	r3, r2
 800bbee:	dd12      	ble.n	800bc16 <__hexnan+0x8a>
 800bbf0:	42b4      	cmp	r4, r6
 800bbf2:	d206      	bcs.n	800bc02 <__hexnan+0x76>
 800bbf4:	2d07      	cmp	r5, #7
 800bbf6:	dc04      	bgt.n	800bc02 <__hexnan+0x76>
 800bbf8:	002a      	movs	r2, r5
 800bbfa:	0031      	movs	r1, r6
 800bbfc:	0020      	movs	r0, r4
 800bbfe:	f7ff ff9f 	bl	800bb40 <L_shift>
 800bc02:	9b01      	ldr	r3, [sp, #4]
 800bc04:	2508      	movs	r5, #8
 800bc06:	429c      	cmp	r4, r3
 800bc08:	d905      	bls.n	800bc16 <__hexnan+0x8a>
 800bc0a:	1f26      	subs	r6, r4, #4
 800bc0c:	2500      	movs	r5, #0
 800bc0e:	0034      	movs	r4, r6
 800bc10:	9b03      	ldr	r3, [sp, #12]
 800bc12:	6035      	str	r5, [r6, #0]
 800bc14:	9307      	str	r3, [sp, #28]
 800bc16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc18:	9305      	str	r3, [sp, #20]
 800bc1a:	e7d5      	b.n	800bbc8 <__hexnan+0x3c>
 800bc1c:	9b04      	ldr	r3, [sp, #16]
 800bc1e:	2b29      	cmp	r3, #41	@ 0x29
 800bc20:	d15a      	bne.n	800bcd8 <__hexnan+0x14c>
 800bc22:	9b05      	ldr	r3, [sp, #20]
 800bc24:	9a08      	ldr	r2, [sp, #32]
 800bc26:	3302      	adds	r3, #2
 800bc28:	6013      	str	r3, [r2, #0]
 800bc2a:	9b03      	ldr	r3, [sp, #12]
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d053      	beq.n	800bcd8 <__hexnan+0x14c>
 800bc30:	42b4      	cmp	r4, r6
 800bc32:	d206      	bcs.n	800bc42 <__hexnan+0xb6>
 800bc34:	2d07      	cmp	r5, #7
 800bc36:	dc04      	bgt.n	800bc42 <__hexnan+0xb6>
 800bc38:	002a      	movs	r2, r5
 800bc3a:	0031      	movs	r1, r6
 800bc3c:	0020      	movs	r0, r4
 800bc3e:	f7ff ff7f 	bl	800bb40 <L_shift>
 800bc42:	9b01      	ldr	r3, [sp, #4]
 800bc44:	429c      	cmp	r4, r3
 800bc46:	d936      	bls.n	800bcb6 <__hexnan+0x12a>
 800bc48:	001a      	movs	r2, r3
 800bc4a:	0023      	movs	r3, r4
 800bc4c:	cb02      	ldmia	r3!, {r1}
 800bc4e:	c202      	stmia	r2!, {r1}
 800bc50:	429f      	cmp	r7, r3
 800bc52:	d2fb      	bcs.n	800bc4c <__hexnan+0xc0>
 800bc54:	9b02      	ldr	r3, [sp, #8]
 800bc56:	1c62      	adds	r2, r4, #1
 800bc58:	1ed9      	subs	r1, r3, #3
 800bc5a:	2304      	movs	r3, #4
 800bc5c:	4291      	cmp	r1, r2
 800bc5e:	d305      	bcc.n	800bc6c <__hexnan+0xe0>
 800bc60:	9b02      	ldr	r3, [sp, #8]
 800bc62:	3b04      	subs	r3, #4
 800bc64:	1b1b      	subs	r3, r3, r4
 800bc66:	089b      	lsrs	r3, r3, #2
 800bc68:	3301      	adds	r3, #1
 800bc6a:	009b      	lsls	r3, r3, #2
 800bc6c:	9a01      	ldr	r2, [sp, #4]
 800bc6e:	18d3      	adds	r3, r2, r3
 800bc70:	2200      	movs	r2, #0
 800bc72:	c304      	stmia	r3!, {r2}
 800bc74:	429f      	cmp	r7, r3
 800bc76:	d2fc      	bcs.n	800bc72 <__hexnan+0xe6>
 800bc78:	683b      	ldr	r3, [r7, #0]
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d104      	bne.n	800bc88 <__hexnan+0xfc>
 800bc7e:	9b01      	ldr	r3, [sp, #4]
 800bc80:	429f      	cmp	r7, r3
 800bc82:	d127      	bne.n	800bcd4 <__hexnan+0x148>
 800bc84:	2301      	movs	r3, #1
 800bc86:	603b      	str	r3, [r7, #0]
 800bc88:	2005      	movs	r0, #5
 800bc8a:	b00b      	add	sp, #44	@ 0x2c
 800bc8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc8e:	9b03      	ldr	r3, [sp, #12]
 800bc90:	3501      	adds	r5, #1
 800bc92:	3301      	adds	r3, #1
 800bc94:	9303      	str	r3, [sp, #12]
 800bc96:	2d08      	cmp	r5, #8
 800bc98:	dd06      	ble.n	800bca8 <__hexnan+0x11c>
 800bc9a:	9b01      	ldr	r3, [sp, #4]
 800bc9c:	429c      	cmp	r4, r3
 800bc9e:	d9ba      	bls.n	800bc16 <__hexnan+0x8a>
 800bca0:	2300      	movs	r3, #0
 800bca2:	2501      	movs	r5, #1
 800bca4:	3c04      	subs	r4, #4
 800bca6:	6023      	str	r3, [r4, #0]
 800bca8:	220f      	movs	r2, #15
 800bcaa:	6823      	ldr	r3, [r4, #0]
 800bcac:	4010      	ands	r0, r2
 800bcae:	011b      	lsls	r3, r3, #4
 800bcb0:	4303      	orrs	r3, r0
 800bcb2:	6023      	str	r3, [r4, #0]
 800bcb4:	e7af      	b.n	800bc16 <__hexnan+0x8a>
 800bcb6:	9b06      	ldr	r3, [sp, #24]
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d0dd      	beq.n	800bc78 <__hexnan+0xec>
 800bcbc:	2320      	movs	r3, #32
 800bcbe:	9a06      	ldr	r2, [sp, #24]
 800bcc0:	9902      	ldr	r1, [sp, #8]
 800bcc2:	1a9b      	subs	r3, r3, r2
 800bcc4:	2201      	movs	r2, #1
 800bcc6:	4252      	negs	r2, r2
 800bcc8:	40da      	lsrs	r2, r3
 800bcca:	3904      	subs	r1, #4
 800bccc:	680b      	ldr	r3, [r1, #0]
 800bcce:	4013      	ands	r3, r2
 800bcd0:	600b      	str	r3, [r1, #0]
 800bcd2:	e7d1      	b.n	800bc78 <__hexnan+0xec>
 800bcd4:	3f04      	subs	r7, #4
 800bcd6:	e7cf      	b.n	800bc78 <__hexnan+0xec>
 800bcd8:	2004      	movs	r0, #4
 800bcda:	e7d6      	b.n	800bc8a <__hexnan+0xfe>

0800bcdc <malloc>:
 800bcdc:	b510      	push	{r4, lr}
 800bcde:	4b03      	ldr	r3, [pc, #12]	@ (800bcec <malloc+0x10>)
 800bce0:	0001      	movs	r1, r0
 800bce2:	6818      	ldr	r0, [r3, #0]
 800bce4:	f000 f826 	bl	800bd34 <_malloc_r>
 800bce8:	bd10      	pop	{r4, pc}
 800bcea:	46c0      	nop			@ (mov r8, r8)
 800bcec:	20000184 	.word	0x20000184

0800bcf0 <sbrk_aligned>:
 800bcf0:	b570      	push	{r4, r5, r6, lr}
 800bcf2:	4e0f      	ldr	r6, [pc, #60]	@ (800bd30 <sbrk_aligned+0x40>)
 800bcf4:	000d      	movs	r5, r1
 800bcf6:	6831      	ldr	r1, [r6, #0]
 800bcf8:	0004      	movs	r4, r0
 800bcfa:	2900      	cmp	r1, #0
 800bcfc:	d102      	bne.n	800bd04 <sbrk_aligned+0x14>
 800bcfe:	f001 f939 	bl	800cf74 <_sbrk_r>
 800bd02:	6030      	str	r0, [r6, #0]
 800bd04:	0029      	movs	r1, r5
 800bd06:	0020      	movs	r0, r4
 800bd08:	f001 f934 	bl	800cf74 <_sbrk_r>
 800bd0c:	1c43      	adds	r3, r0, #1
 800bd0e:	d103      	bne.n	800bd18 <sbrk_aligned+0x28>
 800bd10:	2501      	movs	r5, #1
 800bd12:	426d      	negs	r5, r5
 800bd14:	0028      	movs	r0, r5
 800bd16:	bd70      	pop	{r4, r5, r6, pc}
 800bd18:	2303      	movs	r3, #3
 800bd1a:	1cc5      	adds	r5, r0, #3
 800bd1c:	439d      	bics	r5, r3
 800bd1e:	42a8      	cmp	r0, r5
 800bd20:	d0f8      	beq.n	800bd14 <sbrk_aligned+0x24>
 800bd22:	1a29      	subs	r1, r5, r0
 800bd24:	0020      	movs	r0, r4
 800bd26:	f001 f925 	bl	800cf74 <_sbrk_r>
 800bd2a:	3001      	adds	r0, #1
 800bd2c:	d1f2      	bne.n	800bd14 <sbrk_aligned+0x24>
 800bd2e:	e7ef      	b.n	800bd10 <sbrk_aligned+0x20>
 800bd30:	2000054c 	.word	0x2000054c

0800bd34 <_malloc_r>:
 800bd34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd36:	2203      	movs	r2, #3
 800bd38:	1ccb      	adds	r3, r1, #3
 800bd3a:	4393      	bics	r3, r2
 800bd3c:	3308      	adds	r3, #8
 800bd3e:	0005      	movs	r5, r0
 800bd40:	001f      	movs	r7, r3
 800bd42:	2b0c      	cmp	r3, #12
 800bd44:	d234      	bcs.n	800bdb0 <_malloc_r+0x7c>
 800bd46:	270c      	movs	r7, #12
 800bd48:	42b9      	cmp	r1, r7
 800bd4a:	d833      	bhi.n	800bdb4 <_malloc_r+0x80>
 800bd4c:	0028      	movs	r0, r5
 800bd4e:	f000 f883 	bl	800be58 <__malloc_lock>
 800bd52:	4e37      	ldr	r6, [pc, #220]	@ (800be30 <_malloc_r+0xfc>)
 800bd54:	6833      	ldr	r3, [r6, #0]
 800bd56:	001c      	movs	r4, r3
 800bd58:	2c00      	cmp	r4, #0
 800bd5a:	d12f      	bne.n	800bdbc <_malloc_r+0x88>
 800bd5c:	0039      	movs	r1, r7
 800bd5e:	0028      	movs	r0, r5
 800bd60:	f7ff ffc6 	bl	800bcf0 <sbrk_aligned>
 800bd64:	0004      	movs	r4, r0
 800bd66:	1c43      	adds	r3, r0, #1
 800bd68:	d15f      	bne.n	800be2a <_malloc_r+0xf6>
 800bd6a:	6834      	ldr	r4, [r6, #0]
 800bd6c:	9400      	str	r4, [sp, #0]
 800bd6e:	9b00      	ldr	r3, [sp, #0]
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d14a      	bne.n	800be0a <_malloc_r+0xd6>
 800bd74:	2c00      	cmp	r4, #0
 800bd76:	d052      	beq.n	800be1e <_malloc_r+0xea>
 800bd78:	6823      	ldr	r3, [r4, #0]
 800bd7a:	0028      	movs	r0, r5
 800bd7c:	18e3      	adds	r3, r4, r3
 800bd7e:	9900      	ldr	r1, [sp, #0]
 800bd80:	9301      	str	r3, [sp, #4]
 800bd82:	f001 f8f7 	bl	800cf74 <_sbrk_r>
 800bd86:	9b01      	ldr	r3, [sp, #4]
 800bd88:	4283      	cmp	r3, r0
 800bd8a:	d148      	bne.n	800be1e <_malloc_r+0xea>
 800bd8c:	6823      	ldr	r3, [r4, #0]
 800bd8e:	0028      	movs	r0, r5
 800bd90:	1aff      	subs	r7, r7, r3
 800bd92:	0039      	movs	r1, r7
 800bd94:	f7ff ffac 	bl	800bcf0 <sbrk_aligned>
 800bd98:	3001      	adds	r0, #1
 800bd9a:	d040      	beq.n	800be1e <_malloc_r+0xea>
 800bd9c:	6823      	ldr	r3, [r4, #0]
 800bd9e:	19db      	adds	r3, r3, r7
 800bda0:	6023      	str	r3, [r4, #0]
 800bda2:	6833      	ldr	r3, [r6, #0]
 800bda4:	685a      	ldr	r2, [r3, #4]
 800bda6:	2a00      	cmp	r2, #0
 800bda8:	d133      	bne.n	800be12 <_malloc_r+0xde>
 800bdaa:	9b00      	ldr	r3, [sp, #0]
 800bdac:	6033      	str	r3, [r6, #0]
 800bdae:	e019      	b.n	800bde4 <_malloc_r+0xb0>
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	dac9      	bge.n	800bd48 <_malloc_r+0x14>
 800bdb4:	230c      	movs	r3, #12
 800bdb6:	602b      	str	r3, [r5, #0]
 800bdb8:	2000      	movs	r0, #0
 800bdba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bdbc:	6821      	ldr	r1, [r4, #0]
 800bdbe:	1bc9      	subs	r1, r1, r7
 800bdc0:	d420      	bmi.n	800be04 <_malloc_r+0xd0>
 800bdc2:	290b      	cmp	r1, #11
 800bdc4:	d90a      	bls.n	800bddc <_malloc_r+0xa8>
 800bdc6:	19e2      	adds	r2, r4, r7
 800bdc8:	6027      	str	r7, [r4, #0]
 800bdca:	42a3      	cmp	r3, r4
 800bdcc:	d104      	bne.n	800bdd8 <_malloc_r+0xa4>
 800bdce:	6032      	str	r2, [r6, #0]
 800bdd0:	6863      	ldr	r3, [r4, #4]
 800bdd2:	6011      	str	r1, [r2, #0]
 800bdd4:	6053      	str	r3, [r2, #4]
 800bdd6:	e005      	b.n	800bde4 <_malloc_r+0xb0>
 800bdd8:	605a      	str	r2, [r3, #4]
 800bdda:	e7f9      	b.n	800bdd0 <_malloc_r+0x9c>
 800bddc:	6862      	ldr	r2, [r4, #4]
 800bdde:	42a3      	cmp	r3, r4
 800bde0:	d10e      	bne.n	800be00 <_malloc_r+0xcc>
 800bde2:	6032      	str	r2, [r6, #0]
 800bde4:	0028      	movs	r0, r5
 800bde6:	f000 f83f 	bl	800be68 <__malloc_unlock>
 800bdea:	0020      	movs	r0, r4
 800bdec:	2207      	movs	r2, #7
 800bdee:	300b      	adds	r0, #11
 800bdf0:	1d23      	adds	r3, r4, #4
 800bdf2:	4390      	bics	r0, r2
 800bdf4:	1ac2      	subs	r2, r0, r3
 800bdf6:	4298      	cmp	r0, r3
 800bdf8:	d0df      	beq.n	800bdba <_malloc_r+0x86>
 800bdfa:	1a1b      	subs	r3, r3, r0
 800bdfc:	50a3      	str	r3, [r4, r2]
 800bdfe:	e7dc      	b.n	800bdba <_malloc_r+0x86>
 800be00:	605a      	str	r2, [r3, #4]
 800be02:	e7ef      	b.n	800bde4 <_malloc_r+0xb0>
 800be04:	0023      	movs	r3, r4
 800be06:	6864      	ldr	r4, [r4, #4]
 800be08:	e7a6      	b.n	800bd58 <_malloc_r+0x24>
 800be0a:	9c00      	ldr	r4, [sp, #0]
 800be0c:	6863      	ldr	r3, [r4, #4]
 800be0e:	9300      	str	r3, [sp, #0]
 800be10:	e7ad      	b.n	800bd6e <_malloc_r+0x3a>
 800be12:	001a      	movs	r2, r3
 800be14:	685b      	ldr	r3, [r3, #4]
 800be16:	42a3      	cmp	r3, r4
 800be18:	d1fb      	bne.n	800be12 <_malloc_r+0xde>
 800be1a:	2300      	movs	r3, #0
 800be1c:	e7da      	b.n	800bdd4 <_malloc_r+0xa0>
 800be1e:	230c      	movs	r3, #12
 800be20:	0028      	movs	r0, r5
 800be22:	602b      	str	r3, [r5, #0]
 800be24:	f000 f820 	bl	800be68 <__malloc_unlock>
 800be28:	e7c6      	b.n	800bdb8 <_malloc_r+0x84>
 800be2a:	6007      	str	r7, [r0, #0]
 800be2c:	e7da      	b.n	800bde4 <_malloc_r+0xb0>
 800be2e:	46c0      	nop			@ (mov r8, r8)
 800be30:	20000550 	.word	0x20000550

0800be34 <__ascii_mbtowc>:
 800be34:	b082      	sub	sp, #8
 800be36:	2900      	cmp	r1, #0
 800be38:	d100      	bne.n	800be3c <__ascii_mbtowc+0x8>
 800be3a:	a901      	add	r1, sp, #4
 800be3c:	1e10      	subs	r0, r2, #0
 800be3e:	d006      	beq.n	800be4e <__ascii_mbtowc+0x1a>
 800be40:	2b00      	cmp	r3, #0
 800be42:	d006      	beq.n	800be52 <__ascii_mbtowc+0x1e>
 800be44:	7813      	ldrb	r3, [r2, #0]
 800be46:	600b      	str	r3, [r1, #0]
 800be48:	7810      	ldrb	r0, [r2, #0]
 800be4a:	1e43      	subs	r3, r0, #1
 800be4c:	4198      	sbcs	r0, r3
 800be4e:	b002      	add	sp, #8
 800be50:	4770      	bx	lr
 800be52:	2002      	movs	r0, #2
 800be54:	4240      	negs	r0, r0
 800be56:	e7fa      	b.n	800be4e <__ascii_mbtowc+0x1a>

0800be58 <__malloc_lock>:
 800be58:	b510      	push	{r4, lr}
 800be5a:	4802      	ldr	r0, [pc, #8]	@ (800be64 <__malloc_lock+0xc>)
 800be5c:	f7ff fb6b 	bl	800b536 <__retarget_lock_acquire_recursive>
 800be60:	bd10      	pop	{r4, pc}
 800be62:	46c0      	nop			@ (mov r8, r8)
 800be64:	20000548 	.word	0x20000548

0800be68 <__malloc_unlock>:
 800be68:	b510      	push	{r4, lr}
 800be6a:	4802      	ldr	r0, [pc, #8]	@ (800be74 <__malloc_unlock+0xc>)
 800be6c:	f7ff fb64 	bl	800b538 <__retarget_lock_release_recursive>
 800be70:	bd10      	pop	{r4, pc}
 800be72:	46c0      	nop			@ (mov r8, r8)
 800be74:	20000548 	.word	0x20000548

0800be78 <_Balloc>:
 800be78:	b570      	push	{r4, r5, r6, lr}
 800be7a:	69c5      	ldr	r5, [r0, #28]
 800be7c:	0006      	movs	r6, r0
 800be7e:	000c      	movs	r4, r1
 800be80:	2d00      	cmp	r5, #0
 800be82:	d10e      	bne.n	800bea2 <_Balloc+0x2a>
 800be84:	2010      	movs	r0, #16
 800be86:	f7ff ff29 	bl	800bcdc <malloc>
 800be8a:	1e02      	subs	r2, r0, #0
 800be8c:	61f0      	str	r0, [r6, #28]
 800be8e:	d104      	bne.n	800be9a <_Balloc+0x22>
 800be90:	216b      	movs	r1, #107	@ 0x6b
 800be92:	4b19      	ldr	r3, [pc, #100]	@ (800bef8 <_Balloc+0x80>)
 800be94:	4819      	ldr	r0, [pc, #100]	@ (800befc <_Balloc+0x84>)
 800be96:	f7ff fb5f 	bl	800b558 <__assert_func>
 800be9a:	6045      	str	r5, [r0, #4]
 800be9c:	6085      	str	r5, [r0, #8]
 800be9e:	6005      	str	r5, [r0, #0]
 800bea0:	60c5      	str	r5, [r0, #12]
 800bea2:	69f5      	ldr	r5, [r6, #28]
 800bea4:	68eb      	ldr	r3, [r5, #12]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d013      	beq.n	800bed2 <_Balloc+0x5a>
 800beaa:	69f3      	ldr	r3, [r6, #28]
 800beac:	00a2      	lsls	r2, r4, #2
 800beae:	68db      	ldr	r3, [r3, #12]
 800beb0:	189b      	adds	r3, r3, r2
 800beb2:	6818      	ldr	r0, [r3, #0]
 800beb4:	2800      	cmp	r0, #0
 800beb6:	d118      	bne.n	800beea <_Balloc+0x72>
 800beb8:	2101      	movs	r1, #1
 800beba:	000d      	movs	r5, r1
 800bebc:	40a5      	lsls	r5, r4
 800bebe:	1d6a      	adds	r2, r5, #5
 800bec0:	0030      	movs	r0, r6
 800bec2:	0092      	lsls	r2, r2, #2
 800bec4:	f001 f87a 	bl	800cfbc <_calloc_r>
 800bec8:	2800      	cmp	r0, #0
 800beca:	d00c      	beq.n	800bee6 <_Balloc+0x6e>
 800becc:	6044      	str	r4, [r0, #4]
 800bece:	6085      	str	r5, [r0, #8]
 800bed0:	e00d      	b.n	800beee <_Balloc+0x76>
 800bed2:	2221      	movs	r2, #33	@ 0x21
 800bed4:	2104      	movs	r1, #4
 800bed6:	0030      	movs	r0, r6
 800bed8:	f001 f870 	bl	800cfbc <_calloc_r>
 800bedc:	69f3      	ldr	r3, [r6, #28]
 800bede:	60e8      	str	r0, [r5, #12]
 800bee0:	68db      	ldr	r3, [r3, #12]
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d1e1      	bne.n	800beaa <_Balloc+0x32>
 800bee6:	2000      	movs	r0, #0
 800bee8:	bd70      	pop	{r4, r5, r6, pc}
 800beea:	6802      	ldr	r2, [r0, #0]
 800beec:	601a      	str	r2, [r3, #0]
 800beee:	2300      	movs	r3, #0
 800bef0:	6103      	str	r3, [r0, #16]
 800bef2:	60c3      	str	r3, [r0, #12]
 800bef4:	e7f8      	b.n	800bee8 <_Balloc+0x70>
 800bef6:	46c0      	nop			@ (mov r8, r8)
 800bef8:	0800defa 	.word	0x0800defa
 800befc:	0800e020 	.word	0x0800e020

0800bf00 <_Bfree>:
 800bf00:	b570      	push	{r4, r5, r6, lr}
 800bf02:	69c6      	ldr	r6, [r0, #28]
 800bf04:	0005      	movs	r5, r0
 800bf06:	000c      	movs	r4, r1
 800bf08:	2e00      	cmp	r6, #0
 800bf0a:	d10e      	bne.n	800bf2a <_Bfree+0x2a>
 800bf0c:	2010      	movs	r0, #16
 800bf0e:	f7ff fee5 	bl	800bcdc <malloc>
 800bf12:	1e02      	subs	r2, r0, #0
 800bf14:	61e8      	str	r0, [r5, #28]
 800bf16:	d104      	bne.n	800bf22 <_Bfree+0x22>
 800bf18:	218f      	movs	r1, #143	@ 0x8f
 800bf1a:	4b09      	ldr	r3, [pc, #36]	@ (800bf40 <_Bfree+0x40>)
 800bf1c:	4809      	ldr	r0, [pc, #36]	@ (800bf44 <_Bfree+0x44>)
 800bf1e:	f7ff fb1b 	bl	800b558 <__assert_func>
 800bf22:	6046      	str	r6, [r0, #4]
 800bf24:	6086      	str	r6, [r0, #8]
 800bf26:	6006      	str	r6, [r0, #0]
 800bf28:	60c6      	str	r6, [r0, #12]
 800bf2a:	2c00      	cmp	r4, #0
 800bf2c:	d007      	beq.n	800bf3e <_Bfree+0x3e>
 800bf2e:	69eb      	ldr	r3, [r5, #28]
 800bf30:	6862      	ldr	r2, [r4, #4]
 800bf32:	68db      	ldr	r3, [r3, #12]
 800bf34:	0092      	lsls	r2, r2, #2
 800bf36:	189b      	adds	r3, r3, r2
 800bf38:	681a      	ldr	r2, [r3, #0]
 800bf3a:	6022      	str	r2, [r4, #0]
 800bf3c:	601c      	str	r4, [r3, #0]
 800bf3e:	bd70      	pop	{r4, r5, r6, pc}
 800bf40:	0800defa 	.word	0x0800defa
 800bf44:	0800e020 	.word	0x0800e020

0800bf48 <__multadd>:
 800bf48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf4a:	000f      	movs	r7, r1
 800bf4c:	9001      	str	r0, [sp, #4]
 800bf4e:	000c      	movs	r4, r1
 800bf50:	001e      	movs	r6, r3
 800bf52:	2000      	movs	r0, #0
 800bf54:	690d      	ldr	r5, [r1, #16]
 800bf56:	3714      	adds	r7, #20
 800bf58:	683b      	ldr	r3, [r7, #0]
 800bf5a:	3001      	adds	r0, #1
 800bf5c:	b299      	uxth	r1, r3
 800bf5e:	4351      	muls	r1, r2
 800bf60:	0c1b      	lsrs	r3, r3, #16
 800bf62:	4353      	muls	r3, r2
 800bf64:	1989      	adds	r1, r1, r6
 800bf66:	0c0e      	lsrs	r6, r1, #16
 800bf68:	199b      	adds	r3, r3, r6
 800bf6a:	0c1e      	lsrs	r6, r3, #16
 800bf6c:	b289      	uxth	r1, r1
 800bf6e:	041b      	lsls	r3, r3, #16
 800bf70:	185b      	adds	r3, r3, r1
 800bf72:	c708      	stmia	r7!, {r3}
 800bf74:	4285      	cmp	r5, r0
 800bf76:	dcef      	bgt.n	800bf58 <__multadd+0x10>
 800bf78:	2e00      	cmp	r6, #0
 800bf7a:	d022      	beq.n	800bfc2 <__multadd+0x7a>
 800bf7c:	68a3      	ldr	r3, [r4, #8]
 800bf7e:	42ab      	cmp	r3, r5
 800bf80:	dc19      	bgt.n	800bfb6 <__multadd+0x6e>
 800bf82:	6861      	ldr	r1, [r4, #4]
 800bf84:	9801      	ldr	r0, [sp, #4]
 800bf86:	3101      	adds	r1, #1
 800bf88:	f7ff ff76 	bl	800be78 <_Balloc>
 800bf8c:	1e07      	subs	r7, r0, #0
 800bf8e:	d105      	bne.n	800bf9c <__multadd+0x54>
 800bf90:	003a      	movs	r2, r7
 800bf92:	21ba      	movs	r1, #186	@ 0xba
 800bf94:	4b0c      	ldr	r3, [pc, #48]	@ (800bfc8 <__multadd+0x80>)
 800bf96:	480d      	ldr	r0, [pc, #52]	@ (800bfcc <__multadd+0x84>)
 800bf98:	f7ff fade 	bl	800b558 <__assert_func>
 800bf9c:	0021      	movs	r1, r4
 800bf9e:	6922      	ldr	r2, [r4, #16]
 800bfa0:	310c      	adds	r1, #12
 800bfa2:	3202      	adds	r2, #2
 800bfa4:	0092      	lsls	r2, r2, #2
 800bfa6:	300c      	adds	r0, #12
 800bfa8:	f7ff fac7 	bl	800b53a <memcpy>
 800bfac:	0021      	movs	r1, r4
 800bfae:	9801      	ldr	r0, [sp, #4]
 800bfb0:	f7ff ffa6 	bl	800bf00 <_Bfree>
 800bfb4:	003c      	movs	r4, r7
 800bfb6:	1d2b      	adds	r3, r5, #4
 800bfb8:	009b      	lsls	r3, r3, #2
 800bfba:	18e3      	adds	r3, r4, r3
 800bfbc:	3501      	adds	r5, #1
 800bfbe:	605e      	str	r6, [r3, #4]
 800bfc0:	6125      	str	r5, [r4, #16]
 800bfc2:	0020      	movs	r0, r4
 800bfc4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bfc6:	46c0      	nop			@ (mov r8, r8)
 800bfc8:	0800dfaf 	.word	0x0800dfaf
 800bfcc:	0800e020 	.word	0x0800e020

0800bfd0 <__s2b>:
 800bfd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bfd2:	0007      	movs	r7, r0
 800bfd4:	0018      	movs	r0, r3
 800bfd6:	000c      	movs	r4, r1
 800bfd8:	3008      	adds	r0, #8
 800bfda:	2109      	movs	r1, #9
 800bfdc:	9301      	str	r3, [sp, #4]
 800bfde:	0015      	movs	r5, r2
 800bfe0:	f7f4 f940 	bl	8000264 <__divsi3>
 800bfe4:	2301      	movs	r3, #1
 800bfe6:	2100      	movs	r1, #0
 800bfe8:	4283      	cmp	r3, r0
 800bfea:	db0a      	blt.n	800c002 <__s2b+0x32>
 800bfec:	0038      	movs	r0, r7
 800bfee:	f7ff ff43 	bl	800be78 <_Balloc>
 800bff2:	1e01      	subs	r1, r0, #0
 800bff4:	d108      	bne.n	800c008 <__s2b+0x38>
 800bff6:	000a      	movs	r2, r1
 800bff8:	4b19      	ldr	r3, [pc, #100]	@ (800c060 <__s2b+0x90>)
 800bffa:	481a      	ldr	r0, [pc, #104]	@ (800c064 <__s2b+0x94>)
 800bffc:	31d3      	adds	r1, #211	@ 0xd3
 800bffe:	f7ff faab 	bl	800b558 <__assert_func>
 800c002:	005b      	lsls	r3, r3, #1
 800c004:	3101      	adds	r1, #1
 800c006:	e7ef      	b.n	800bfe8 <__s2b+0x18>
 800c008:	9b08      	ldr	r3, [sp, #32]
 800c00a:	6143      	str	r3, [r0, #20]
 800c00c:	2301      	movs	r3, #1
 800c00e:	6103      	str	r3, [r0, #16]
 800c010:	2d09      	cmp	r5, #9
 800c012:	dd18      	ble.n	800c046 <__s2b+0x76>
 800c014:	0023      	movs	r3, r4
 800c016:	3309      	adds	r3, #9
 800c018:	001e      	movs	r6, r3
 800c01a:	9300      	str	r3, [sp, #0]
 800c01c:	1964      	adds	r4, r4, r5
 800c01e:	7833      	ldrb	r3, [r6, #0]
 800c020:	220a      	movs	r2, #10
 800c022:	0038      	movs	r0, r7
 800c024:	3b30      	subs	r3, #48	@ 0x30
 800c026:	f7ff ff8f 	bl	800bf48 <__multadd>
 800c02a:	3601      	adds	r6, #1
 800c02c:	0001      	movs	r1, r0
 800c02e:	42a6      	cmp	r6, r4
 800c030:	d1f5      	bne.n	800c01e <__s2b+0x4e>
 800c032:	002c      	movs	r4, r5
 800c034:	9b00      	ldr	r3, [sp, #0]
 800c036:	3c08      	subs	r4, #8
 800c038:	191c      	adds	r4, r3, r4
 800c03a:	002e      	movs	r6, r5
 800c03c:	9b01      	ldr	r3, [sp, #4]
 800c03e:	429e      	cmp	r6, r3
 800c040:	db04      	blt.n	800c04c <__s2b+0x7c>
 800c042:	0008      	movs	r0, r1
 800c044:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c046:	2509      	movs	r5, #9
 800c048:	340a      	adds	r4, #10
 800c04a:	e7f6      	b.n	800c03a <__s2b+0x6a>
 800c04c:	1b63      	subs	r3, r4, r5
 800c04e:	5d9b      	ldrb	r3, [r3, r6]
 800c050:	220a      	movs	r2, #10
 800c052:	0038      	movs	r0, r7
 800c054:	3b30      	subs	r3, #48	@ 0x30
 800c056:	f7ff ff77 	bl	800bf48 <__multadd>
 800c05a:	3601      	adds	r6, #1
 800c05c:	0001      	movs	r1, r0
 800c05e:	e7ed      	b.n	800c03c <__s2b+0x6c>
 800c060:	0800dfaf 	.word	0x0800dfaf
 800c064:	0800e020 	.word	0x0800e020

0800c068 <__hi0bits>:
 800c068:	2280      	movs	r2, #128	@ 0x80
 800c06a:	0003      	movs	r3, r0
 800c06c:	0252      	lsls	r2, r2, #9
 800c06e:	2000      	movs	r0, #0
 800c070:	4293      	cmp	r3, r2
 800c072:	d201      	bcs.n	800c078 <__hi0bits+0x10>
 800c074:	041b      	lsls	r3, r3, #16
 800c076:	3010      	adds	r0, #16
 800c078:	2280      	movs	r2, #128	@ 0x80
 800c07a:	0452      	lsls	r2, r2, #17
 800c07c:	4293      	cmp	r3, r2
 800c07e:	d201      	bcs.n	800c084 <__hi0bits+0x1c>
 800c080:	3008      	adds	r0, #8
 800c082:	021b      	lsls	r3, r3, #8
 800c084:	2280      	movs	r2, #128	@ 0x80
 800c086:	0552      	lsls	r2, r2, #21
 800c088:	4293      	cmp	r3, r2
 800c08a:	d201      	bcs.n	800c090 <__hi0bits+0x28>
 800c08c:	3004      	adds	r0, #4
 800c08e:	011b      	lsls	r3, r3, #4
 800c090:	2280      	movs	r2, #128	@ 0x80
 800c092:	05d2      	lsls	r2, r2, #23
 800c094:	4293      	cmp	r3, r2
 800c096:	d201      	bcs.n	800c09c <__hi0bits+0x34>
 800c098:	3002      	adds	r0, #2
 800c09a:	009b      	lsls	r3, r3, #2
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	db03      	blt.n	800c0a8 <__hi0bits+0x40>
 800c0a0:	3001      	adds	r0, #1
 800c0a2:	4213      	tst	r3, r2
 800c0a4:	d100      	bne.n	800c0a8 <__hi0bits+0x40>
 800c0a6:	2020      	movs	r0, #32
 800c0a8:	4770      	bx	lr

0800c0aa <__lo0bits>:
 800c0aa:	6803      	ldr	r3, [r0, #0]
 800c0ac:	0001      	movs	r1, r0
 800c0ae:	2207      	movs	r2, #7
 800c0b0:	0018      	movs	r0, r3
 800c0b2:	4010      	ands	r0, r2
 800c0b4:	4213      	tst	r3, r2
 800c0b6:	d00d      	beq.n	800c0d4 <__lo0bits+0x2a>
 800c0b8:	3a06      	subs	r2, #6
 800c0ba:	2000      	movs	r0, #0
 800c0bc:	4213      	tst	r3, r2
 800c0be:	d105      	bne.n	800c0cc <__lo0bits+0x22>
 800c0c0:	3002      	adds	r0, #2
 800c0c2:	4203      	tst	r3, r0
 800c0c4:	d003      	beq.n	800c0ce <__lo0bits+0x24>
 800c0c6:	40d3      	lsrs	r3, r2
 800c0c8:	0010      	movs	r0, r2
 800c0ca:	600b      	str	r3, [r1, #0]
 800c0cc:	4770      	bx	lr
 800c0ce:	089b      	lsrs	r3, r3, #2
 800c0d0:	600b      	str	r3, [r1, #0]
 800c0d2:	e7fb      	b.n	800c0cc <__lo0bits+0x22>
 800c0d4:	b29a      	uxth	r2, r3
 800c0d6:	2a00      	cmp	r2, #0
 800c0d8:	d101      	bne.n	800c0de <__lo0bits+0x34>
 800c0da:	2010      	movs	r0, #16
 800c0dc:	0c1b      	lsrs	r3, r3, #16
 800c0de:	b2da      	uxtb	r2, r3
 800c0e0:	2a00      	cmp	r2, #0
 800c0e2:	d101      	bne.n	800c0e8 <__lo0bits+0x3e>
 800c0e4:	3008      	adds	r0, #8
 800c0e6:	0a1b      	lsrs	r3, r3, #8
 800c0e8:	071a      	lsls	r2, r3, #28
 800c0ea:	d101      	bne.n	800c0f0 <__lo0bits+0x46>
 800c0ec:	3004      	adds	r0, #4
 800c0ee:	091b      	lsrs	r3, r3, #4
 800c0f0:	079a      	lsls	r2, r3, #30
 800c0f2:	d101      	bne.n	800c0f8 <__lo0bits+0x4e>
 800c0f4:	3002      	adds	r0, #2
 800c0f6:	089b      	lsrs	r3, r3, #2
 800c0f8:	07da      	lsls	r2, r3, #31
 800c0fa:	d4e9      	bmi.n	800c0d0 <__lo0bits+0x26>
 800c0fc:	3001      	adds	r0, #1
 800c0fe:	085b      	lsrs	r3, r3, #1
 800c100:	d1e6      	bne.n	800c0d0 <__lo0bits+0x26>
 800c102:	2020      	movs	r0, #32
 800c104:	e7e2      	b.n	800c0cc <__lo0bits+0x22>
	...

0800c108 <__i2b>:
 800c108:	b510      	push	{r4, lr}
 800c10a:	000c      	movs	r4, r1
 800c10c:	2101      	movs	r1, #1
 800c10e:	f7ff feb3 	bl	800be78 <_Balloc>
 800c112:	2800      	cmp	r0, #0
 800c114:	d107      	bne.n	800c126 <__i2b+0x1e>
 800c116:	2146      	movs	r1, #70	@ 0x46
 800c118:	4c05      	ldr	r4, [pc, #20]	@ (800c130 <__i2b+0x28>)
 800c11a:	0002      	movs	r2, r0
 800c11c:	4b05      	ldr	r3, [pc, #20]	@ (800c134 <__i2b+0x2c>)
 800c11e:	0020      	movs	r0, r4
 800c120:	31ff      	adds	r1, #255	@ 0xff
 800c122:	f7ff fa19 	bl	800b558 <__assert_func>
 800c126:	2301      	movs	r3, #1
 800c128:	6144      	str	r4, [r0, #20]
 800c12a:	6103      	str	r3, [r0, #16]
 800c12c:	bd10      	pop	{r4, pc}
 800c12e:	46c0      	nop			@ (mov r8, r8)
 800c130:	0800e020 	.word	0x0800e020
 800c134:	0800dfaf 	.word	0x0800dfaf

0800c138 <__multiply>:
 800c138:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c13a:	0014      	movs	r4, r2
 800c13c:	690a      	ldr	r2, [r1, #16]
 800c13e:	6923      	ldr	r3, [r4, #16]
 800c140:	000d      	movs	r5, r1
 800c142:	b089      	sub	sp, #36	@ 0x24
 800c144:	429a      	cmp	r2, r3
 800c146:	db02      	blt.n	800c14e <__multiply+0x16>
 800c148:	0023      	movs	r3, r4
 800c14a:	000c      	movs	r4, r1
 800c14c:	001d      	movs	r5, r3
 800c14e:	6927      	ldr	r7, [r4, #16]
 800c150:	692e      	ldr	r6, [r5, #16]
 800c152:	6861      	ldr	r1, [r4, #4]
 800c154:	19bb      	adds	r3, r7, r6
 800c156:	9300      	str	r3, [sp, #0]
 800c158:	68a3      	ldr	r3, [r4, #8]
 800c15a:	19ba      	adds	r2, r7, r6
 800c15c:	4293      	cmp	r3, r2
 800c15e:	da00      	bge.n	800c162 <__multiply+0x2a>
 800c160:	3101      	adds	r1, #1
 800c162:	f7ff fe89 	bl	800be78 <_Balloc>
 800c166:	4684      	mov	ip, r0
 800c168:	2800      	cmp	r0, #0
 800c16a:	d106      	bne.n	800c17a <__multiply+0x42>
 800c16c:	21b1      	movs	r1, #177	@ 0xb1
 800c16e:	4662      	mov	r2, ip
 800c170:	4b44      	ldr	r3, [pc, #272]	@ (800c284 <__multiply+0x14c>)
 800c172:	4845      	ldr	r0, [pc, #276]	@ (800c288 <__multiply+0x150>)
 800c174:	0049      	lsls	r1, r1, #1
 800c176:	f7ff f9ef 	bl	800b558 <__assert_func>
 800c17a:	0002      	movs	r2, r0
 800c17c:	19bb      	adds	r3, r7, r6
 800c17e:	3214      	adds	r2, #20
 800c180:	009b      	lsls	r3, r3, #2
 800c182:	18d3      	adds	r3, r2, r3
 800c184:	9301      	str	r3, [sp, #4]
 800c186:	2100      	movs	r1, #0
 800c188:	0013      	movs	r3, r2
 800c18a:	9801      	ldr	r0, [sp, #4]
 800c18c:	4283      	cmp	r3, r0
 800c18e:	d328      	bcc.n	800c1e2 <__multiply+0xaa>
 800c190:	0023      	movs	r3, r4
 800c192:	00bf      	lsls	r7, r7, #2
 800c194:	3314      	adds	r3, #20
 800c196:	9304      	str	r3, [sp, #16]
 800c198:	3514      	adds	r5, #20
 800c19a:	19db      	adds	r3, r3, r7
 800c19c:	00b6      	lsls	r6, r6, #2
 800c19e:	9302      	str	r3, [sp, #8]
 800c1a0:	19ab      	adds	r3, r5, r6
 800c1a2:	9307      	str	r3, [sp, #28]
 800c1a4:	2304      	movs	r3, #4
 800c1a6:	9305      	str	r3, [sp, #20]
 800c1a8:	0023      	movs	r3, r4
 800c1aa:	9902      	ldr	r1, [sp, #8]
 800c1ac:	3315      	adds	r3, #21
 800c1ae:	4299      	cmp	r1, r3
 800c1b0:	d305      	bcc.n	800c1be <__multiply+0x86>
 800c1b2:	1b0c      	subs	r4, r1, r4
 800c1b4:	3c15      	subs	r4, #21
 800c1b6:	08a4      	lsrs	r4, r4, #2
 800c1b8:	3401      	adds	r4, #1
 800c1ba:	00a3      	lsls	r3, r4, #2
 800c1bc:	9305      	str	r3, [sp, #20]
 800c1be:	9b07      	ldr	r3, [sp, #28]
 800c1c0:	429d      	cmp	r5, r3
 800c1c2:	d310      	bcc.n	800c1e6 <__multiply+0xae>
 800c1c4:	9b00      	ldr	r3, [sp, #0]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	dd05      	ble.n	800c1d6 <__multiply+0x9e>
 800c1ca:	9b01      	ldr	r3, [sp, #4]
 800c1cc:	3b04      	subs	r3, #4
 800c1ce:	9301      	str	r3, [sp, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d052      	beq.n	800c27c <__multiply+0x144>
 800c1d6:	4663      	mov	r3, ip
 800c1d8:	4660      	mov	r0, ip
 800c1da:	9a00      	ldr	r2, [sp, #0]
 800c1dc:	611a      	str	r2, [r3, #16]
 800c1de:	b009      	add	sp, #36	@ 0x24
 800c1e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c1e2:	c302      	stmia	r3!, {r1}
 800c1e4:	e7d1      	b.n	800c18a <__multiply+0x52>
 800c1e6:	682c      	ldr	r4, [r5, #0]
 800c1e8:	b2a4      	uxth	r4, r4
 800c1ea:	2c00      	cmp	r4, #0
 800c1ec:	d01f      	beq.n	800c22e <__multiply+0xf6>
 800c1ee:	2300      	movs	r3, #0
 800c1f0:	0017      	movs	r7, r2
 800c1f2:	9e04      	ldr	r6, [sp, #16]
 800c1f4:	9303      	str	r3, [sp, #12]
 800c1f6:	ce08      	ldmia	r6!, {r3}
 800c1f8:	6839      	ldr	r1, [r7, #0]
 800c1fa:	9306      	str	r3, [sp, #24]
 800c1fc:	466b      	mov	r3, sp
 800c1fe:	8b1b      	ldrh	r3, [r3, #24]
 800c200:	b288      	uxth	r0, r1
 800c202:	4363      	muls	r3, r4
 800c204:	181b      	adds	r3, r3, r0
 800c206:	9803      	ldr	r0, [sp, #12]
 800c208:	0c09      	lsrs	r1, r1, #16
 800c20a:	181b      	adds	r3, r3, r0
 800c20c:	9806      	ldr	r0, [sp, #24]
 800c20e:	0c00      	lsrs	r0, r0, #16
 800c210:	4360      	muls	r0, r4
 800c212:	1840      	adds	r0, r0, r1
 800c214:	0c19      	lsrs	r1, r3, #16
 800c216:	1841      	adds	r1, r0, r1
 800c218:	0c08      	lsrs	r0, r1, #16
 800c21a:	b29b      	uxth	r3, r3
 800c21c:	0409      	lsls	r1, r1, #16
 800c21e:	4319      	orrs	r1, r3
 800c220:	9b02      	ldr	r3, [sp, #8]
 800c222:	9003      	str	r0, [sp, #12]
 800c224:	c702      	stmia	r7!, {r1}
 800c226:	42b3      	cmp	r3, r6
 800c228:	d8e5      	bhi.n	800c1f6 <__multiply+0xbe>
 800c22a:	9b05      	ldr	r3, [sp, #20]
 800c22c:	50d0      	str	r0, [r2, r3]
 800c22e:	682c      	ldr	r4, [r5, #0]
 800c230:	0c24      	lsrs	r4, r4, #16
 800c232:	d020      	beq.n	800c276 <__multiply+0x13e>
 800c234:	2100      	movs	r1, #0
 800c236:	0010      	movs	r0, r2
 800c238:	6813      	ldr	r3, [r2, #0]
 800c23a:	9e04      	ldr	r6, [sp, #16]
 800c23c:	9103      	str	r1, [sp, #12]
 800c23e:	6831      	ldr	r1, [r6, #0]
 800c240:	6807      	ldr	r7, [r0, #0]
 800c242:	b289      	uxth	r1, r1
 800c244:	4361      	muls	r1, r4
 800c246:	0c3f      	lsrs	r7, r7, #16
 800c248:	19c9      	adds	r1, r1, r7
 800c24a:	9f03      	ldr	r7, [sp, #12]
 800c24c:	b29b      	uxth	r3, r3
 800c24e:	19c9      	adds	r1, r1, r7
 800c250:	040f      	lsls	r7, r1, #16
 800c252:	431f      	orrs	r7, r3
 800c254:	6007      	str	r7, [r0, #0]
 800c256:	ce80      	ldmia	r6!, {r7}
 800c258:	6843      	ldr	r3, [r0, #4]
 800c25a:	0c3f      	lsrs	r7, r7, #16
 800c25c:	4367      	muls	r7, r4
 800c25e:	b29b      	uxth	r3, r3
 800c260:	0c09      	lsrs	r1, r1, #16
 800c262:	18fb      	adds	r3, r7, r3
 800c264:	185b      	adds	r3, r3, r1
 800c266:	0c19      	lsrs	r1, r3, #16
 800c268:	9103      	str	r1, [sp, #12]
 800c26a:	9902      	ldr	r1, [sp, #8]
 800c26c:	3004      	adds	r0, #4
 800c26e:	42b1      	cmp	r1, r6
 800c270:	d8e5      	bhi.n	800c23e <__multiply+0x106>
 800c272:	9905      	ldr	r1, [sp, #20]
 800c274:	5053      	str	r3, [r2, r1]
 800c276:	3504      	adds	r5, #4
 800c278:	3204      	adds	r2, #4
 800c27a:	e7a0      	b.n	800c1be <__multiply+0x86>
 800c27c:	9b00      	ldr	r3, [sp, #0]
 800c27e:	3b01      	subs	r3, #1
 800c280:	9300      	str	r3, [sp, #0]
 800c282:	e79f      	b.n	800c1c4 <__multiply+0x8c>
 800c284:	0800dfaf 	.word	0x0800dfaf
 800c288:	0800e020 	.word	0x0800e020

0800c28c <__pow5mult>:
 800c28c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c28e:	2303      	movs	r3, #3
 800c290:	0015      	movs	r5, r2
 800c292:	0007      	movs	r7, r0
 800c294:	000e      	movs	r6, r1
 800c296:	401a      	ands	r2, r3
 800c298:	421d      	tst	r5, r3
 800c29a:	d008      	beq.n	800c2ae <__pow5mult+0x22>
 800c29c:	4925      	ldr	r1, [pc, #148]	@ (800c334 <__pow5mult+0xa8>)
 800c29e:	3a01      	subs	r2, #1
 800c2a0:	0092      	lsls	r2, r2, #2
 800c2a2:	5852      	ldr	r2, [r2, r1]
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	0031      	movs	r1, r6
 800c2a8:	f7ff fe4e 	bl	800bf48 <__multadd>
 800c2ac:	0006      	movs	r6, r0
 800c2ae:	10ad      	asrs	r5, r5, #2
 800c2b0:	d03d      	beq.n	800c32e <__pow5mult+0xa2>
 800c2b2:	69fc      	ldr	r4, [r7, #28]
 800c2b4:	2c00      	cmp	r4, #0
 800c2b6:	d10f      	bne.n	800c2d8 <__pow5mult+0x4c>
 800c2b8:	2010      	movs	r0, #16
 800c2ba:	f7ff fd0f 	bl	800bcdc <malloc>
 800c2be:	1e02      	subs	r2, r0, #0
 800c2c0:	61f8      	str	r0, [r7, #28]
 800c2c2:	d105      	bne.n	800c2d0 <__pow5mult+0x44>
 800c2c4:	21b4      	movs	r1, #180	@ 0xb4
 800c2c6:	4b1c      	ldr	r3, [pc, #112]	@ (800c338 <__pow5mult+0xac>)
 800c2c8:	481c      	ldr	r0, [pc, #112]	@ (800c33c <__pow5mult+0xb0>)
 800c2ca:	31ff      	adds	r1, #255	@ 0xff
 800c2cc:	f7ff f944 	bl	800b558 <__assert_func>
 800c2d0:	6044      	str	r4, [r0, #4]
 800c2d2:	6084      	str	r4, [r0, #8]
 800c2d4:	6004      	str	r4, [r0, #0]
 800c2d6:	60c4      	str	r4, [r0, #12]
 800c2d8:	69fb      	ldr	r3, [r7, #28]
 800c2da:	689c      	ldr	r4, [r3, #8]
 800c2dc:	9301      	str	r3, [sp, #4]
 800c2de:	2c00      	cmp	r4, #0
 800c2e0:	d108      	bne.n	800c2f4 <__pow5mult+0x68>
 800c2e2:	0038      	movs	r0, r7
 800c2e4:	4916      	ldr	r1, [pc, #88]	@ (800c340 <__pow5mult+0xb4>)
 800c2e6:	f7ff ff0f 	bl	800c108 <__i2b>
 800c2ea:	9b01      	ldr	r3, [sp, #4]
 800c2ec:	0004      	movs	r4, r0
 800c2ee:	6098      	str	r0, [r3, #8]
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	6003      	str	r3, [r0, #0]
 800c2f4:	2301      	movs	r3, #1
 800c2f6:	421d      	tst	r5, r3
 800c2f8:	d00a      	beq.n	800c310 <__pow5mult+0x84>
 800c2fa:	0031      	movs	r1, r6
 800c2fc:	0022      	movs	r2, r4
 800c2fe:	0038      	movs	r0, r7
 800c300:	f7ff ff1a 	bl	800c138 <__multiply>
 800c304:	0031      	movs	r1, r6
 800c306:	9001      	str	r0, [sp, #4]
 800c308:	0038      	movs	r0, r7
 800c30a:	f7ff fdf9 	bl	800bf00 <_Bfree>
 800c30e:	9e01      	ldr	r6, [sp, #4]
 800c310:	106d      	asrs	r5, r5, #1
 800c312:	d00c      	beq.n	800c32e <__pow5mult+0xa2>
 800c314:	6820      	ldr	r0, [r4, #0]
 800c316:	2800      	cmp	r0, #0
 800c318:	d107      	bne.n	800c32a <__pow5mult+0x9e>
 800c31a:	0022      	movs	r2, r4
 800c31c:	0021      	movs	r1, r4
 800c31e:	0038      	movs	r0, r7
 800c320:	f7ff ff0a 	bl	800c138 <__multiply>
 800c324:	2300      	movs	r3, #0
 800c326:	6020      	str	r0, [r4, #0]
 800c328:	6003      	str	r3, [r0, #0]
 800c32a:	0004      	movs	r4, r0
 800c32c:	e7e2      	b.n	800c2f4 <__pow5mult+0x68>
 800c32e:	0030      	movs	r0, r6
 800c330:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c332:	46c0      	nop			@ (mov r8, r8)
 800c334:	0800e100 	.word	0x0800e100
 800c338:	0800defa 	.word	0x0800defa
 800c33c:	0800e020 	.word	0x0800e020
 800c340:	00000271 	.word	0x00000271

0800c344 <__lshift>:
 800c344:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c346:	000c      	movs	r4, r1
 800c348:	0016      	movs	r6, r2
 800c34a:	6923      	ldr	r3, [r4, #16]
 800c34c:	1157      	asrs	r7, r2, #5
 800c34e:	b085      	sub	sp, #20
 800c350:	18fb      	adds	r3, r7, r3
 800c352:	9301      	str	r3, [sp, #4]
 800c354:	3301      	adds	r3, #1
 800c356:	9300      	str	r3, [sp, #0]
 800c358:	6849      	ldr	r1, [r1, #4]
 800c35a:	68a3      	ldr	r3, [r4, #8]
 800c35c:	9002      	str	r0, [sp, #8]
 800c35e:	9a00      	ldr	r2, [sp, #0]
 800c360:	4293      	cmp	r3, r2
 800c362:	db10      	blt.n	800c386 <__lshift+0x42>
 800c364:	9802      	ldr	r0, [sp, #8]
 800c366:	f7ff fd87 	bl	800be78 <_Balloc>
 800c36a:	2300      	movs	r3, #0
 800c36c:	0001      	movs	r1, r0
 800c36e:	0005      	movs	r5, r0
 800c370:	001a      	movs	r2, r3
 800c372:	3114      	adds	r1, #20
 800c374:	4298      	cmp	r0, r3
 800c376:	d10c      	bne.n	800c392 <__lshift+0x4e>
 800c378:	21ef      	movs	r1, #239	@ 0xef
 800c37a:	002a      	movs	r2, r5
 800c37c:	4b25      	ldr	r3, [pc, #148]	@ (800c414 <__lshift+0xd0>)
 800c37e:	4826      	ldr	r0, [pc, #152]	@ (800c418 <__lshift+0xd4>)
 800c380:	0049      	lsls	r1, r1, #1
 800c382:	f7ff f8e9 	bl	800b558 <__assert_func>
 800c386:	3101      	adds	r1, #1
 800c388:	005b      	lsls	r3, r3, #1
 800c38a:	e7e8      	b.n	800c35e <__lshift+0x1a>
 800c38c:	0098      	lsls	r0, r3, #2
 800c38e:	500a      	str	r2, [r1, r0]
 800c390:	3301      	adds	r3, #1
 800c392:	42bb      	cmp	r3, r7
 800c394:	dbfa      	blt.n	800c38c <__lshift+0x48>
 800c396:	43fb      	mvns	r3, r7
 800c398:	17db      	asrs	r3, r3, #31
 800c39a:	401f      	ands	r7, r3
 800c39c:	00bf      	lsls	r7, r7, #2
 800c39e:	0023      	movs	r3, r4
 800c3a0:	201f      	movs	r0, #31
 800c3a2:	19c9      	adds	r1, r1, r7
 800c3a4:	0037      	movs	r7, r6
 800c3a6:	6922      	ldr	r2, [r4, #16]
 800c3a8:	3314      	adds	r3, #20
 800c3aa:	0092      	lsls	r2, r2, #2
 800c3ac:	189a      	adds	r2, r3, r2
 800c3ae:	4007      	ands	r7, r0
 800c3b0:	4206      	tst	r6, r0
 800c3b2:	d029      	beq.n	800c408 <__lshift+0xc4>
 800c3b4:	3001      	adds	r0, #1
 800c3b6:	1bc0      	subs	r0, r0, r7
 800c3b8:	9003      	str	r0, [sp, #12]
 800c3ba:	468c      	mov	ip, r1
 800c3bc:	2000      	movs	r0, #0
 800c3be:	681e      	ldr	r6, [r3, #0]
 800c3c0:	40be      	lsls	r6, r7
 800c3c2:	4306      	orrs	r6, r0
 800c3c4:	4660      	mov	r0, ip
 800c3c6:	c040      	stmia	r0!, {r6}
 800c3c8:	4684      	mov	ip, r0
 800c3ca:	9e03      	ldr	r6, [sp, #12]
 800c3cc:	cb01      	ldmia	r3!, {r0}
 800c3ce:	40f0      	lsrs	r0, r6
 800c3d0:	429a      	cmp	r2, r3
 800c3d2:	d8f4      	bhi.n	800c3be <__lshift+0x7a>
 800c3d4:	0026      	movs	r6, r4
 800c3d6:	3615      	adds	r6, #21
 800c3d8:	2304      	movs	r3, #4
 800c3da:	42b2      	cmp	r2, r6
 800c3dc:	d304      	bcc.n	800c3e8 <__lshift+0xa4>
 800c3de:	1b13      	subs	r3, r2, r4
 800c3e0:	3b15      	subs	r3, #21
 800c3e2:	089b      	lsrs	r3, r3, #2
 800c3e4:	3301      	adds	r3, #1
 800c3e6:	009b      	lsls	r3, r3, #2
 800c3e8:	50c8      	str	r0, [r1, r3]
 800c3ea:	2800      	cmp	r0, #0
 800c3ec:	d002      	beq.n	800c3f4 <__lshift+0xb0>
 800c3ee:	9b01      	ldr	r3, [sp, #4]
 800c3f0:	3302      	adds	r3, #2
 800c3f2:	9300      	str	r3, [sp, #0]
 800c3f4:	9b00      	ldr	r3, [sp, #0]
 800c3f6:	9802      	ldr	r0, [sp, #8]
 800c3f8:	3b01      	subs	r3, #1
 800c3fa:	0021      	movs	r1, r4
 800c3fc:	612b      	str	r3, [r5, #16]
 800c3fe:	f7ff fd7f 	bl	800bf00 <_Bfree>
 800c402:	0028      	movs	r0, r5
 800c404:	b005      	add	sp, #20
 800c406:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c408:	cb01      	ldmia	r3!, {r0}
 800c40a:	c101      	stmia	r1!, {r0}
 800c40c:	429a      	cmp	r2, r3
 800c40e:	d8fb      	bhi.n	800c408 <__lshift+0xc4>
 800c410:	e7f0      	b.n	800c3f4 <__lshift+0xb0>
 800c412:	46c0      	nop			@ (mov r8, r8)
 800c414:	0800dfaf 	.word	0x0800dfaf
 800c418:	0800e020 	.word	0x0800e020

0800c41c <__mcmp>:
 800c41c:	b530      	push	{r4, r5, lr}
 800c41e:	690b      	ldr	r3, [r1, #16]
 800c420:	6904      	ldr	r4, [r0, #16]
 800c422:	0002      	movs	r2, r0
 800c424:	1ae0      	subs	r0, r4, r3
 800c426:	429c      	cmp	r4, r3
 800c428:	d10f      	bne.n	800c44a <__mcmp+0x2e>
 800c42a:	3214      	adds	r2, #20
 800c42c:	009b      	lsls	r3, r3, #2
 800c42e:	3114      	adds	r1, #20
 800c430:	0014      	movs	r4, r2
 800c432:	18c9      	adds	r1, r1, r3
 800c434:	18d2      	adds	r2, r2, r3
 800c436:	3a04      	subs	r2, #4
 800c438:	3904      	subs	r1, #4
 800c43a:	6815      	ldr	r5, [r2, #0]
 800c43c:	680b      	ldr	r3, [r1, #0]
 800c43e:	429d      	cmp	r5, r3
 800c440:	d004      	beq.n	800c44c <__mcmp+0x30>
 800c442:	2001      	movs	r0, #1
 800c444:	429d      	cmp	r5, r3
 800c446:	d200      	bcs.n	800c44a <__mcmp+0x2e>
 800c448:	3802      	subs	r0, #2
 800c44a:	bd30      	pop	{r4, r5, pc}
 800c44c:	4294      	cmp	r4, r2
 800c44e:	d3f2      	bcc.n	800c436 <__mcmp+0x1a>
 800c450:	e7fb      	b.n	800c44a <__mcmp+0x2e>
	...

0800c454 <__mdiff>:
 800c454:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c456:	000c      	movs	r4, r1
 800c458:	b087      	sub	sp, #28
 800c45a:	9000      	str	r0, [sp, #0]
 800c45c:	0011      	movs	r1, r2
 800c45e:	0020      	movs	r0, r4
 800c460:	0017      	movs	r7, r2
 800c462:	f7ff ffdb 	bl	800c41c <__mcmp>
 800c466:	1e05      	subs	r5, r0, #0
 800c468:	d110      	bne.n	800c48c <__mdiff+0x38>
 800c46a:	0001      	movs	r1, r0
 800c46c:	9800      	ldr	r0, [sp, #0]
 800c46e:	f7ff fd03 	bl	800be78 <_Balloc>
 800c472:	1e02      	subs	r2, r0, #0
 800c474:	d104      	bne.n	800c480 <__mdiff+0x2c>
 800c476:	4b40      	ldr	r3, [pc, #256]	@ (800c578 <__mdiff+0x124>)
 800c478:	4840      	ldr	r0, [pc, #256]	@ (800c57c <__mdiff+0x128>)
 800c47a:	4941      	ldr	r1, [pc, #260]	@ (800c580 <__mdiff+0x12c>)
 800c47c:	f7ff f86c 	bl	800b558 <__assert_func>
 800c480:	2301      	movs	r3, #1
 800c482:	6145      	str	r5, [r0, #20]
 800c484:	6103      	str	r3, [r0, #16]
 800c486:	0010      	movs	r0, r2
 800c488:	b007      	add	sp, #28
 800c48a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c48c:	2600      	movs	r6, #0
 800c48e:	42b0      	cmp	r0, r6
 800c490:	da03      	bge.n	800c49a <__mdiff+0x46>
 800c492:	0023      	movs	r3, r4
 800c494:	003c      	movs	r4, r7
 800c496:	001f      	movs	r7, r3
 800c498:	3601      	adds	r6, #1
 800c49a:	6861      	ldr	r1, [r4, #4]
 800c49c:	9800      	ldr	r0, [sp, #0]
 800c49e:	f7ff fceb 	bl	800be78 <_Balloc>
 800c4a2:	1e02      	subs	r2, r0, #0
 800c4a4:	d103      	bne.n	800c4ae <__mdiff+0x5a>
 800c4a6:	4b34      	ldr	r3, [pc, #208]	@ (800c578 <__mdiff+0x124>)
 800c4a8:	4834      	ldr	r0, [pc, #208]	@ (800c57c <__mdiff+0x128>)
 800c4aa:	4936      	ldr	r1, [pc, #216]	@ (800c584 <__mdiff+0x130>)
 800c4ac:	e7e6      	b.n	800c47c <__mdiff+0x28>
 800c4ae:	6923      	ldr	r3, [r4, #16]
 800c4b0:	3414      	adds	r4, #20
 800c4b2:	9300      	str	r3, [sp, #0]
 800c4b4:	009b      	lsls	r3, r3, #2
 800c4b6:	18e3      	adds	r3, r4, r3
 800c4b8:	0021      	movs	r1, r4
 800c4ba:	9401      	str	r4, [sp, #4]
 800c4bc:	003c      	movs	r4, r7
 800c4be:	9302      	str	r3, [sp, #8]
 800c4c0:	693b      	ldr	r3, [r7, #16]
 800c4c2:	3414      	adds	r4, #20
 800c4c4:	009b      	lsls	r3, r3, #2
 800c4c6:	18e3      	adds	r3, r4, r3
 800c4c8:	9303      	str	r3, [sp, #12]
 800c4ca:	0003      	movs	r3, r0
 800c4cc:	60c6      	str	r6, [r0, #12]
 800c4ce:	468c      	mov	ip, r1
 800c4d0:	2000      	movs	r0, #0
 800c4d2:	3314      	adds	r3, #20
 800c4d4:	9304      	str	r3, [sp, #16]
 800c4d6:	9305      	str	r3, [sp, #20]
 800c4d8:	4663      	mov	r3, ip
 800c4da:	cb20      	ldmia	r3!, {r5}
 800c4dc:	b2a9      	uxth	r1, r5
 800c4de:	000e      	movs	r6, r1
 800c4e0:	469c      	mov	ip, r3
 800c4e2:	cc08      	ldmia	r4!, {r3}
 800c4e4:	0c2d      	lsrs	r5, r5, #16
 800c4e6:	b299      	uxth	r1, r3
 800c4e8:	1a71      	subs	r1, r6, r1
 800c4ea:	1809      	adds	r1, r1, r0
 800c4ec:	0c1b      	lsrs	r3, r3, #16
 800c4ee:	1408      	asrs	r0, r1, #16
 800c4f0:	1aeb      	subs	r3, r5, r3
 800c4f2:	181b      	adds	r3, r3, r0
 800c4f4:	1418      	asrs	r0, r3, #16
 800c4f6:	b289      	uxth	r1, r1
 800c4f8:	041b      	lsls	r3, r3, #16
 800c4fa:	4319      	orrs	r1, r3
 800c4fc:	9b05      	ldr	r3, [sp, #20]
 800c4fe:	c302      	stmia	r3!, {r1}
 800c500:	9305      	str	r3, [sp, #20]
 800c502:	9b03      	ldr	r3, [sp, #12]
 800c504:	42a3      	cmp	r3, r4
 800c506:	d8e7      	bhi.n	800c4d8 <__mdiff+0x84>
 800c508:	0039      	movs	r1, r7
 800c50a:	9c03      	ldr	r4, [sp, #12]
 800c50c:	3115      	adds	r1, #21
 800c50e:	2304      	movs	r3, #4
 800c510:	428c      	cmp	r4, r1
 800c512:	d304      	bcc.n	800c51e <__mdiff+0xca>
 800c514:	1be3      	subs	r3, r4, r7
 800c516:	3b15      	subs	r3, #21
 800c518:	089b      	lsrs	r3, r3, #2
 800c51a:	3301      	adds	r3, #1
 800c51c:	009b      	lsls	r3, r3, #2
 800c51e:	9901      	ldr	r1, [sp, #4]
 800c520:	18cd      	adds	r5, r1, r3
 800c522:	9904      	ldr	r1, [sp, #16]
 800c524:	002e      	movs	r6, r5
 800c526:	18cb      	adds	r3, r1, r3
 800c528:	001f      	movs	r7, r3
 800c52a:	9902      	ldr	r1, [sp, #8]
 800c52c:	428e      	cmp	r6, r1
 800c52e:	d311      	bcc.n	800c554 <__mdiff+0x100>
 800c530:	9c02      	ldr	r4, [sp, #8]
 800c532:	1ee9      	subs	r1, r5, #3
 800c534:	2000      	movs	r0, #0
 800c536:	428c      	cmp	r4, r1
 800c538:	d304      	bcc.n	800c544 <__mdiff+0xf0>
 800c53a:	0021      	movs	r1, r4
 800c53c:	3103      	adds	r1, #3
 800c53e:	1b49      	subs	r1, r1, r5
 800c540:	0889      	lsrs	r1, r1, #2
 800c542:	0088      	lsls	r0, r1, #2
 800c544:	181b      	adds	r3, r3, r0
 800c546:	3b04      	subs	r3, #4
 800c548:	6819      	ldr	r1, [r3, #0]
 800c54a:	2900      	cmp	r1, #0
 800c54c:	d010      	beq.n	800c570 <__mdiff+0x11c>
 800c54e:	9b00      	ldr	r3, [sp, #0]
 800c550:	6113      	str	r3, [r2, #16]
 800c552:	e798      	b.n	800c486 <__mdiff+0x32>
 800c554:	4684      	mov	ip, r0
 800c556:	ce02      	ldmia	r6!, {r1}
 800c558:	b288      	uxth	r0, r1
 800c55a:	4460      	add	r0, ip
 800c55c:	1400      	asrs	r0, r0, #16
 800c55e:	0c0c      	lsrs	r4, r1, #16
 800c560:	1904      	adds	r4, r0, r4
 800c562:	4461      	add	r1, ip
 800c564:	1420      	asrs	r0, r4, #16
 800c566:	b289      	uxth	r1, r1
 800c568:	0424      	lsls	r4, r4, #16
 800c56a:	4321      	orrs	r1, r4
 800c56c:	c702      	stmia	r7!, {r1}
 800c56e:	e7dc      	b.n	800c52a <__mdiff+0xd6>
 800c570:	9900      	ldr	r1, [sp, #0]
 800c572:	3901      	subs	r1, #1
 800c574:	9100      	str	r1, [sp, #0]
 800c576:	e7e6      	b.n	800c546 <__mdiff+0xf2>
 800c578:	0800dfaf 	.word	0x0800dfaf
 800c57c:	0800e020 	.word	0x0800e020
 800c580:	00000237 	.word	0x00000237
 800c584:	00000245 	.word	0x00000245

0800c588 <__ulp>:
 800c588:	b510      	push	{r4, lr}
 800c58a:	2400      	movs	r4, #0
 800c58c:	4b0c      	ldr	r3, [pc, #48]	@ (800c5c0 <__ulp+0x38>)
 800c58e:	4a0d      	ldr	r2, [pc, #52]	@ (800c5c4 <__ulp+0x3c>)
 800c590:	400b      	ands	r3, r1
 800c592:	189b      	adds	r3, r3, r2
 800c594:	42a3      	cmp	r3, r4
 800c596:	dc06      	bgt.n	800c5a6 <__ulp+0x1e>
 800c598:	425b      	negs	r3, r3
 800c59a:	151a      	asrs	r2, r3, #20
 800c59c:	2a13      	cmp	r2, #19
 800c59e:	dc05      	bgt.n	800c5ac <__ulp+0x24>
 800c5a0:	2380      	movs	r3, #128	@ 0x80
 800c5a2:	031b      	lsls	r3, r3, #12
 800c5a4:	4113      	asrs	r3, r2
 800c5a6:	0019      	movs	r1, r3
 800c5a8:	0020      	movs	r0, r4
 800c5aa:	bd10      	pop	{r4, pc}
 800c5ac:	3a14      	subs	r2, #20
 800c5ae:	2401      	movs	r4, #1
 800c5b0:	2a1e      	cmp	r2, #30
 800c5b2:	dc02      	bgt.n	800c5ba <__ulp+0x32>
 800c5b4:	2480      	movs	r4, #128	@ 0x80
 800c5b6:	0624      	lsls	r4, r4, #24
 800c5b8:	40d4      	lsrs	r4, r2
 800c5ba:	2300      	movs	r3, #0
 800c5bc:	e7f3      	b.n	800c5a6 <__ulp+0x1e>
 800c5be:	46c0      	nop			@ (mov r8, r8)
 800c5c0:	7ff00000 	.word	0x7ff00000
 800c5c4:	fcc00000 	.word	0xfcc00000

0800c5c8 <__b2d>:
 800c5c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c5ca:	0006      	movs	r6, r0
 800c5cc:	6903      	ldr	r3, [r0, #16]
 800c5ce:	3614      	adds	r6, #20
 800c5d0:	009b      	lsls	r3, r3, #2
 800c5d2:	18f3      	adds	r3, r6, r3
 800c5d4:	1f1d      	subs	r5, r3, #4
 800c5d6:	682c      	ldr	r4, [r5, #0]
 800c5d8:	000f      	movs	r7, r1
 800c5da:	0020      	movs	r0, r4
 800c5dc:	9301      	str	r3, [sp, #4]
 800c5de:	f7ff fd43 	bl	800c068 <__hi0bits>
 800c5e2:	2220      	movs	r2, #32
 800c5e4:	1a12      	subs	r2, r2, r0
 800c5e6:	603a      	str	r2, [r7, #0]
 800c5e8:	0003      	movs	r3, r0
 800c5ea:	4a1c      	ldr	r2, [pc, #112]	@ (800c65c <__b2d+0x94>)
 800c5ec:	280a      	cmp	r0, #10
 800c5ee:	dc15      	bgt.n	800c61c <__b2d+0x54>
 800c5f0:	210b      	movs	r1, #11
 800c5f2:	0027      	movs	r7, r4
 800c5f4:	1a09      	subs	r1, r1, r0
 800c5f6:	40cf      	lsrs	r7, r1
 800c5f8:	433a      	orrs	r2, r7
 800c5fa:	468c      	mov	ip, r1
 800c5fc:	0011      	movs	r1, r2
 800c5fe:	2200      	movs	r2, #0
 800c600:	42ae      	cmp	r6, r5
 800c602:	d202      	bcs.n	800c60a <__b2d+0x42>
 800c604:	9a01      	ldr	r2, [sp, #4]
 800c606:	3a08      	subs	r2, #8
 800c608:	6812      	ldr	r2, [r2, #0]
 800c60a:	3315      	adds	r3, #21
 800c60c:	409c      	lsls	r4, r3
 800c60e:	4663      	mov	r3, ip
 800c610:	0027      	movs	r7, r4
 800c612:	40da      	lsrs	r2, r3
 800c614:	4317      	orrs	r7, r2
 800c616:	0038      	movs	r0, r7
 800c618:	b003      	add	sp, #12
 800c61a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c61c:	2700      	movs	r7, #0
 800c61e:	42ae      	cmp	r6, r5
 800c620:	d202      	bcs.n	800c628 <__b2d+0x60>
 800c622:	9d01      	ldr	r5, [sp, #4]
 800c624:	3d08      	subs	r5, #8
 800c626:	682f      	ldr	r7, [r5, #0]
 800c628:	210b      	movs	r1, #11
 800c62a:	4249      	negs	r1, r1
 800c62c:	468c      	mov	ip, r1
 800c62e:	449c      	add	ip, r3
 800c630:	2b0b      	cmp	r3, #11
 800c632:	d010      	beq.n	800c656 <__b2d+0x8e>
 800c634:	4661      	mov	r1, ip
 800c636:	2320      	movs	r3, #32
 800c638:	408c      	lsls	r4, r1
 800c63a:	1a5b      	subs	r3, r3, r1
 800c63c:	0039      	movs	r1, r7
 800c63e:	40d9      	lsrs	r1, r3
 800c640:	430c      	orrs	r4, r1
 800c642:	4322      	orrs	r2, r4
 800c644:	0011      	movs	r1, r2
 800c646:	2200      	movs	r2, #0
 800c648:	42b5      	cmp	r5, r6
 800c64a:	d901      	bls.n	800c650 <__b2d+0x88>
 800c64c:	3d04      	subs	r5, #4
 800c64e:	682a      	ldr	r2, [r5, #0]
 800c650:	4664      	mov	r4, ip
 800c652:	40a7      	lsls	r7, r4
 800c654:	e7dd      	b.n	800c612 <__b2d+0x4a>
 800c656:	4322      	orrs	r2, r4
 800c658:	0011      	movs	r1, r2
 800c65a:	e7dc      	b.n	800c616 <__b2d+0x4e>
 800c65c:	3ff00000 	.word	0x3ff00000

0800c660 <__d2b>:
 800c660:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c662:	2101      	movs	r1, #1
 800c664:	0016      	movs	r6, r2
 800c666:	001f      	movs	r7, r3
 800c668:	f7ff fc06 	bl	800be78 <_Balloc>
 800c66c:	1e04      	subs	r4, r0, #0
 800c66e:	d105      	bne.n	800c67c <__d2b+0x1c>
 800c670:	0022      	movs	r2, r4
 800c672:	4b25      	ldr	r3, [pc, #148]	@ (800c708 <__d2b+0xa8>)
 800c674:	4825      	ldr	r0, [pc, #148]	@ (800c70c <__d2b+0xac>)
 800c676:	4926      	ldr	r1, [pc, #152]	@ (800c710 <__d2b+0xb0>)
 800c678:	f7fe ff6e 	bl	800b558 <__assert_func>
 800c67c:	033b      	lsls	r3, r7, #12
 800c67e:	007d      	lsls	r5, r7, #1
 800c680:	0b1b      	lsrs	r3, r3, #12
 800c682:	0d6d      	lsrs	r5, r5, #21
 800c684:	d002      	beq.n	800c68c <__d2b+0x2c>
 800c686:	2280      	movs	r2, #128	@ 0x80
 800c688:	0352      	lsls	r2, r2, #13
 800c68a:	4313      	orrs	r3, r2
 800c68c:	9301      	str	r3, [sp, #4]
 800c68e:	2e00      	cmp	r6, #0
 800c690:	d025      	beq.n	800c6de <__d2b+0x7e>
 800c692:	4668      	mov	r0, sp
 800c694:	9600      	str	r6, [sp, #0]
 800c696:	f7ff fd08 	bl	800c0aa <__lo0bits>
 800c69a:	9b01      	ldr	r3, [sp, #4]
 800c69c:	9900      	ldr	r1, [sp, #0]
 800c69e:	2800      	cmp	r0, #0
 800c6a0:	d01b      	beq.n	800c6da <__d2b+0x7a>
 800c6a2:	2220      	movs	r2, #32
 800c6a4:	001e      	movs	r6, r3
 800c6a6:	1a12      	subs	r2, r2, r0
 800c6a8:	4096      	lsls	r6, r2
 800c6aa:	0032      	movs	r2, r6
 800c6ac:	40c3      	lsrs	r3, r0
 800c6ae:	430a      	orrs	r2, r1
 800c6b0:	6162      	str	r2, [r4, #20]
 800c6b2:	9301      	str	r3, [sp, #4]
 800c6b4:	9e01      	ldr	r6, [sp, #4]
 800c6b6:	61a6      	str	r6, [r4, #24]
 800c6b8:	1e73      	subs	r3, r6, #1
 800c6ba:	419e      	sbcs	r6, r3
 800c6bc:	3601      	adds	r6, #1
 800c6be:	6126      	str	r6, [r4, #16]
 800c6c0:	2d00      	cmp	r5, #0
 800c6c2:	d014      	beq.n	800c6ee <__d2b+0x8e>
 800c6c4:	2635      	movs	r6, #53	@ 0x35
 800c6c6:	4b13      	ldr	r3, [pc, #76]	@ (800c714 <__d2b+0xb4>)
 800c6c8:	18ed      	adds	r5, r5, r3
 800c6ca:	9b08      	ldr	r3, [sp, #32]
 800c6cc:	182d      	adds	r5, r5, r0
 800c6ce:	601d      	str	r5, [r3, #0]
 800c6d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6d2:	1a36      	subs	r6, r6, r0
 800c6d4:	601e      	str	r6, [r3, #0]
 800c6d6:	0020      	movs	r0, r4
 800c6d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c6da:	6161      	str	r1, [r4, #20]
 800c6dc:	e7ea      	b.n	800c6b4 <__d2b+0x54>
 800c6de:	a801      	add	r0, sp, #4
 800c6e0:	f7ff fce3 	bl	800c0aa <__lo0bits>
 800c6e4:	9b01      	ldr	r3, [sp, #4]
 800c6e6:	2601      	movs	r6, #1
 800c6e8:	6163      	str	r3, [r4, #20]
 800c6ea:	3020      	adds	r0, #32
 800c6ec:	e7e7      	b.n	800c6be <__d2b+0x5e>
 800c6ee:	4b0a      	ldr	r3, [pc, #40]	@ (800c718 <__d2b+0xb8>)
 800c6f0:	18c0      	adds	r0, r0, r3
 800c6f2:	9b08      	ldr	r3, [sp, #32]
 800c6f4:	6018      	str	r0, [r3, #0]
 800c6f6:	4b09      	ldr	r3, [pc, #36]	@ (800c71c <__d2b+0xbc>)
 800c6f8:	18f3      	adds	r3, r6, r3
 800c6fa:	009b      	lsls	r3, r3, #2
 800c6fc:	18e3      	adds	r3, r4, r3
 800c6fe:	6958      	ldr	r0, [r3, #20]
 800c700:	f7ff fcb2 	bl	800c068 <__hi0bits>
 800c704:	0176      	lsls	r6, r6, #5
 800c706:	e7e3      	b.n	800c6d0 <__d2b+0x70>
 800c708:	0800dfaf 	.word	0x0800dfaf
 800c70c:	0800e020 	.word	0x0800e020
 800c710:	0000030f 	.word	0x0000030f
 800c714:	fffffbcd 	.word	0xfffffbcd
 800c718:	fffffbce 	.word	0xfffffbce
 800c71c:	3fffffff 	.word	0x3fffffff

0800c720 <__ratio>:
 800c720:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c722:	b087      	sub	sp, #28
 800c724:	000f      	movs	r7, r1
 800c726:	a904      	add	r1, sp, #16
 800c728:	0006      	movs	r6, r0
 800c72a:	f7ff ff4d 	bl	800c5c8 <__b2d>
 800c72e:	9000      	str	r0, [sp, #0]
 800c730:	9101      	str	r1, [sp, #4]
 800c732:	9b00      	ldr	r3, [sp, #0]
 800c734:	9c01      	ldr	r4, [sp, #4]
 800c736:	0038      	movs	r0, r7
 800c738:	a905      	add	r1, sp, #20
 800c73a:	9302      	str	r3, [sp, #8]
 800c73c:	9403      	str	r4, [sp, #12]
 800c73e:	f7ff ff43 	bl	800c5c8 <__b2d>
 800c742:	000d      	movs	r5, r1
 800c744:	0002      	movs	r2, r0
 800c746:	000b      	movs	r3, r1
 800c748:	6930      	ldr	r0, [r6, #16]
 800c74a:	6939      	ldr	r1, [r7, #16]
 800c74c:	9e04      	ldr	r6, [sp, #16]
 800c74e:	1a40      	subs	r0, r0, r1
 800c750:	9905      	ldr	r1, [sp, #20]
 800c752:	0140      	lsls	r0, r0, #5
 800c754:	1a71      	subs	r1, r6, r1
 800c756:	1841      	adds	r1, r0, r1
 800c758:	0508      	lsls	r0, r1, #20
 800c75a:	2900      	cmp	r1, #0
 800c75c:	dd08      	ble.n	800c770 <__ratio+0x50>
 800c75e:	9901      	ldr	r1, [sp, #4]
 800c760:	1841      	adds	r1, r0, r1
 800c762:	9103      	str	r1, [sp, #12]
 800c764:	9802      	ldr	r0, [sp, #8]
 800c766:	9903      	ldr	r1, [sp, #12]
 800c768:	f7f5 fc4c 	bl	8002004 <__aeabi_ddiv>
 800c76c:	b007      	add	sp, #28
 800c76e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c770:	1a2b      	subs	r3, r5, r0
 800c772:	e7f7      	b.n	800c764 <__ratio+0x44>

0800c774 <__copybits>:
 800c774:	b570      	push	{r4, r5, r6, lr}
 800c776:	0014      	movs	r4, r2
 800c778:	0005      	movs	r5, r0
 800c77a:	3901      	subs	r1, #1
 800c77c:	6913      	ldr	r3, [r2, #16]
 800c77e:	1149      	asrs	r1, r1, #5
 800c780:	3101      	adds	r1, #1
 800c782:	0089      	lsls	r1, r1, #2
 800c784:	3414      	adds	r4, #20
 800c786:	009b      	lsls	r3, r3, #2
 800c788:	1841      	adds	r1, r0, r1
 800c78a:	18e3      	adds	r3, r4, r3
 800c78c:	42a3      	cmp	r3, r4
 800c78e:	d80d      	bhi.n	800c7ac <__copybits+0x38>
 800c790:	0014      	movs	r4, r2
 800c792:	3411      	adds	r4, #17
 800c794:	2500      	movs	r5, #0
 800c796:	42a3      	cmp	r3, r4
 800c798:	d303      	bcc.n	800c7a2 <__copybits+0x2e>
 800c79a:	1a9b      	subs	r3, r3, r2
 800c79c:	3b11      	subs	r3, #17
 800c79e:	089b      	lsrs	r3, r3, #2
 800c7a0:	009d      	lsls	r5, r3, #2
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	1940      	adds	r0, r0, r5
 800c7a6:	4281      	cmp	r1, r0
 800c7a8:	d803      	bhi.n	800c7b2 <__copybits+0x3e>
 800c7aa:	bd70      	pop	{r4, r5, r6, pc}
 800c7ac:	cc40      	ldmia	r4!, {r6}
 800c7ae:	c540      	stmia	r5!, {r6}
 800c7b0:	e7ec      	b.n	800c78c <__copybits+0x18>
 800c7b2:	c008      	stmia	r0!, {r3}
 800c7b4:	e7f7      	b.n	800c7a6 <__copybits+0x32>

0800c7b6 <__any_on>:
 800c7b6:	0002      	movs	r2, r0
 800c7b8:	6900      	ldr	r0, [r0, #16]
 800c7ba:	b510      	push	{r4, lr}
 800c7bc:	3214      	adds	r2, #20
 800c7be:	114b      	asrs	r3, r1, #5
 800c7c0:	4298      	cmp	r0, r3
 800c7c2:	db13      	blt.n	800c7ec <__any_on+0x36>
 800c7c4:	dd0c      	ble.n	800c7e0 <__any_on+0x2a>
 800c7c6:	241f      	movs	r4, #31
 800c7c8:	0008      	movs	r0, r1
 800c7ca:	4020      	ands	r0, r4
 800c7cc:	4221      	tst	r1, r4
 800c7ce:	d007      	beq.n	800c7e0 <__any_on+0x2a>
 800c7d0:	0099      	lsls	r1, r3, #2
 800c7d2:	588c      	ldr	r4, [r1, r2]
 800c7d4:	0021      	movs	r1, r4
 800c7d6:	40c1      	lsrs	r1, r0
 800c7d8:	4081      	lsls	r1, r0
 800c7da:	2001      	movs	r0, #1
 800c7dc:	428c      	cmp	r4, r1
 800c7de:	d104      	bne.n	800c7ea <__any_on+0x34>
 800c7e0:	009b      	lsls	r3, r3, #2
 800c7e2:	18d3      	adds	r3, r2, r3
 800c7e4:	4293      	cmp	r3, r2
 800c7e6:	d803      	bhi.n	800c7f0 <__any_on+0x3a>
 800c7e8:	2000      	movs	r0, #0
 800c7ea:	bd10      	pop	{r4, pc}
 800c7ec:	0003      	movs	r3, r0
 800c7ee:	e7f7      	b.n	800c7e0 <__any_on+0x2a>
 800c7f0:	3b04      	subs	r3, #4
 800c7f2:	6819      	ldr	r1, [r3, #0]
 800c7f4:	2900      	cmp	r1, #0
 800c7f6:	d0f5      	beq.n	800c7e4 <__any_on+0x2e>
 800c7f8:	2001      	movs	r0, #1
 800c7fa:	e7f6      	b.n	800c7ea <__any_on+0x34>

0800c7fc <__ascii_wctomb>:
 800c7fc:	0003      	movs	r3, r0
 800c7fe:	1e08      	subs	r0, r1, #0
 800c800:	d005      	beq.n	800c80e <__ascii_wctomb+0x12>
 800c802:	2aff      	cmp	r2, #255	@ 0xff
 800c804:	d904      	bls.n	800c810 <__ascii_wctomb+0x14>
 800c806:	228a      	movs	r2, #138	@ 0x8a
 800c808:	2001      	movs	r0, #1
 800c80a:	601a      	str	r2, [r3, #0]
 800c80c:	4240      	negs	r0, r0
 800c80e:	4770      	bx	lr
 800c810:	2001      	movs	r0, #1
 800c812:	700a      	strb	r2, [r1, #0]
 800c814:	e7fb      	b.n	800c80e <__ascii_wctomb+0x12>
	...

0800c818 <__ssputs_r>:
 800c818:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c81a:	688e      	ldr	r6, [r1, #8]
 800c81c:	b085      	sub	sp, #20
 800c81e:	001f      	movs	r7, r3
 800c820:	000c      	movs	r4, r1
 800c822:	680b      	ldr	r3, [r1, #0]
 800c824:	9002      	str	r0, [sp, #8]
 800c826:	9203      	str	r2, [sp, #12]
 800c828:	42be      	cmp	r6, r7
 800c82a:	d830      	bhi.n	800c88e <__ssputs_r+0x76>
 800c82c:	210c      	movs	r1, #12
 800c82e:	5e62      	ldrsh	r2, [r4, r1]
 800c830:	2190      	movs	r1, #144	@ 0x90
 800c832:	00c9      	lsls	r1, r1, #3
 800c834:	420a      	tst	r2, r1
 800c836:	d028      	beq.n	800c88a <__ssputs_r+0x72>
 800c838:	2003      	movs	r0, #3
 800c83a:	6921      	ldr	r1, [r4, #16]
 800c83c:	1a5b      	subs	r3, r3, r1
 800c83e:	9301      	str	r3, [sp, #4]
 800c840:	6963      	ldr	r3, [r4, #20]
 800c842:	4343      	muls	r3, r0
 800c844:	9801      	ldr	r0, [sp, #4]
 800c846:	0fdd      	lsrs	r5, r3, #31
 800c848:	18ed      	adds	r5, r5, r3
 800c84a:	1c7b      	adds	r3, r7, #1
 800c84c:	181b      	adds	r3, r3, r0
 800c84e:	106d      	asrs	r5, r5, #1
 800c850:	42ab      	cmp	r3, r5
 800c852:	d900      	bls.n	800c856 <__ssputs_r+0x3e>
 800c854:	001d      	movs	r5, r3
 800c856:	0552      	lsls	r2, r2, #21
 800c858:	d528      	bpl.n	800c8ac <__ssputs_r+0x94>
 800c85a:	0029      	movs	r1, r5
 800c85c:	9802      	ldr	r0, [sp, #8]
 800c85e:	f7ff fa69 	bl	800bd34 <_malloc_r>
 800c862:	1e06      	subs	r6, r0, #0
 800c864:	d02c      	beq.n	800c8c0 <__ssputs_r+0xa8>
 800c866:	9a01      	ldr	r2, [sp, #4]
 800c868:	6921      	ldr	r1, [r4, #16]
 800c86a:	f7fe fe66 	bl	800b53a <memcpy>
 800c86e:	89a2      	ldrh	r2, [r4, #12]
 800c870:	4b18      	ldr	r3, [pc, #96]	@ (800c8d4 <__ssputs_r+0xbc>)
 800c872:	401a      	ands	r2, r3
 800c874:	2380      	movs	r3, #128	@ 0x80
 800c876:	4313      	orrs	r3, r2
 800c878:	81a3      	strh	r3, [r4, #12]
 800c87a:	9b01      	ldr	r3, [sp, #4]
 800c87c:	6126      	str	r6, [r4, #16]
 800c87e:	18f6      	adds	r6, r6, r3
 800c880:	6026      	str	r6, [r4, #0]
 800c882:	003e      	movs	r6, r7
 800c884:	6165      	str	r5, [r4, #20]
 800c886:	1aed      	subs	r5, r5, r3
 800c888:	60a5      	str	r5, [r4, #8]
 800c88a:	42be      	cmp	r6, r7
 800c88c:	d900      	bls.n	800c890 <__ssputs_r+0x78>
 800c88e:	003e      	movs	r6, r7
 800c890:	0032      	movs	r2, r6
 800c892:	9903      	ldr	r1, [sp, #12]
 800c894:	6820      	ldr	r0, [r4, #0]
 800c896:	f000 fb5b 	bl	800cf50 <memmove>
 800c89a:	2000      	movs	r0, #0
 800c89c:	68a3      	ldr	r3, [r4, #8]
 800c89e:	1b9b      	subs	r3, r3, r6
 800c8a0:	60a3      	str	r3, [r4, #8]
 800c8a2:	6823      	ldr	r3, [r4, #0]
 800c8a4:	199b      	adds	r3, r3, r6
 800c8a6:	6023      	str	r3, [r4, #0]
 800c8a8:	b005      	add	sp, #20
 800c8aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8ac:	002a      	movs	r2, r5
 800c8ae:	9802      	ldr	r0, [sp, #8]
 800c8b0:	f000 fbb1 	bl	800d016 <_realloc_r>
 800c8b4:	1e06      	subs	r6, r0, #0
 800c8b6:	d1e0      	bne.n	800c87a <__ssputs_r+0x62>
 800c8b8:	6921      	ldr	r1, [r4, #16]
 800c8ba:	9802      	ldr	r0, [sp, #8]
 800c8bc:	f7fe fe6a 	bl	800b594 <_free_r>
 800c8c0:	230c      	movs	r3, #12
 800c8c2:	2001      	movs	r0, #1
 800c8c4:	9a02      	ldr	r2, [sp, #8]
 800c8c6:	4240      	negs	r0, r0
 800c8c8:	6013      	str	r3, [r2, #0]
 800c8ca:	89a2      	ldrh	r2, [r4, #12]
 800c8cc:	3334      	adds	r3, #52	@ 0x34
 800c8ce:	4313      	orrs	r3, r2
 800c8d0:	81a3      	strh	r3, [r4, #12]
 800c8d2:	e7e9      	b.n	800c8a8 <__ssputs_r+0x90>
 800c8d4:	fffffb7f 	.word	0xfffffb7f

0800c8d8 <_svfiprintf_r>:
 800c8d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8da:	b0a1      	sub	sp, #132	@ 0x84
 800c8dc:	9003      	str	r0, [sp, #12]
 800c8de:	001d      	movs	r5, r3
 800c8e0:	898b      	ldrh	r3, [r1, #12]
 800c8e2:	000f      	movs	r7, r1
 800c8e4:	0016      	movs	r6, r2
 800c8e6:	061b      	lsls	r3, r3, #24
 800c8e8:	d511      	bpl.n	800c90e <_svfiprintf_r+0x36>
 800c8ea:	690b      	ldr	r3, [r1, #16]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d10e      	bne.n	800c90e <_svfiprintf_r+0x36>
 800c8f0:	2140      	movs	r1, #64	@ 0x40
 800c8f2:	f7ff fa1f 	bl	800bd34 <_malloc_r>
 800c8f6:	6038      	str	r0, [r7, #0]
 800c8f8:	6138      	str	r0, [r7, #16]
 800c8fa:	2800      	cmp	r0, #0
 800c8fc:	d105      	bne.n	800c90a <_svfiprintf_r+0x32>
 800c8fe:	230c      	movs	r3, #12
 800c900:	9a03      	ldr	r2, [sp, #12]
 800c902:	6013      	str	r3, [r2, #0]
 800c904:	2001      	movs	r0, #1
 800c906:	4240      	negs	r0, r0
 800c908:	e0cf      	b.n	800caaa <_svfiprintf_r+0x1d2>
 800c90a:	2340      	movs	r3, #64	@ 0x40
 800c90c:	617b      	str	r3, [r7, #20]
 800c90e:	2300      	movs	r3, #0
 800c910:	ac08      	add	r4, sp, #32
 800c912:	6163      	str	r3, [r4, #20]
 800c914:	3320      	adds	r3, #32
 800c916:	7663      	strb	r3, [r4, #25]
 800c918:	3310      	adds	r3, #16
 800c91a:	76a3      	strb	r3, [r4, #26]
 800c91c:	9507      	str	r5, [sp, #28]
 800c91e:	0035      	movs	r5, r6
 800c920:	782b      	ldrb	r3, [r5, #0]
 800c922:	2b00      	cmp	r3, #0
 800c924:	d001      	beq.n	800c92a <_svfiprintf_r+0x52>
 800c926:	2b25      	cmp	r3, #37	@ 0x25
 800c928:	d148      	bne.n	800c9bc <_svfiprintf_r+0xe4>
 800c92a:	1bab      	subs	r3, r5, r6
 800c92c:	9305      	str	r3, [sp, #20]
 800c92e:	42b5      	cmp	r5, r6
 800c930:	d00b      	beq.n	800c94a <_svfiprintf_r+0x72>
 800c932:	0032      	movs	r2, r6
 800c934:	0039      	movs	r1, r7
 800c936:	9803      	ldr	r0, [sp, #12]
 800c938:	f7ff ff6e 	bl	800c818 <__ssputs_r>
 800c93c:	3001      	adds	r0, #1
 800c93e:	d100      	bne.n	800c942 <_svfiprintf_r+0x6a>
 800c940:	e0ae      	b.n	800caa0 <_svfiprintf_r+0x1c8>
 800c942:	6963      	ldr	r3, [r4, #20]
 800c944:	9a05      	ldr	r2, [sp, #20]
 800c946:	189b      	adds	r3, r3, r2
 800c948:	6163      	str	r3, [r4, #20]
 800c94a:	782b      	ldrb	r3, [r5, #0]
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d100      	bne.n	800c952 <_svfiprintf_r+0x7a>
 800c950:	e0a6      	b.n	800caa0 <_svfiprintf_r+0x1c8>
 800c952:	2201      	movs	r2, #1
 800c954:	2300      	movs	r3, #0
 800c956:	4252      	negs	r2, r2
 800c958:	6062      	str	r2, [r4, #4]
 800c95a:	a904      	add	r1, sp, #16
 800c95c:	3254      	adds	r2, #84	@ 0x54
 800c95e:	1852      	adds	r2, r2, r1
 800c960:	1c6e      	adds	r6, r5, #1
 800c962:	6023      	str	r3, [r4, #0]
 800c964:	60e3      	str	r3, [r4, #12]
 800c966:	60a3      	str	r3, [r4, #8]
 800c968:	7013      	strb	r3, [r2, #0]
 800c96a:	65a3      	str	r3, [r4, #88]	@ 0x58
 800c96c:	4b54      	ldr	r3, [pc, #336]	@ (800cac0 <_svfiprintf_r+0x1e8>)
 800c96e:	2205      	movs	r2, #5
 800c970:	0018      	movs	r0, r3
 800c972:	7831      	ldrb	r1, [r6, #0]
 800c974:	9305      	str	r3, [sp, #20]
 800c976:	f000 fb0f 	bl	800cf98 <memchr>
 800c97a:	1c75      	adds	r5, r6, #1
 800c97c:	2800      	cmp	r0, #0
 800c97e:	d11f      	bne.n	800c9c0 <_svfiprintf_r+0xe8>
 800c980:	6822      	ldr	r2, [r4, #0]
 800c982:	06d3      	lsls	r3, r2, #27
 800c984:	d504      	bpl.n	800c990 <_svfiprintf_r+0xb8>
 800c986:	2353      	movs	r3, #83	@ 0x53
 800c988:	a904      	add	r1, sp, #16
 800c98a:	185b      	adds	r3, r3, r1
 800c98c:	2120      	movs	r1, #32
 800c98e:	7019      	strb	r1, [r3, #0]
 800c990:	0713      	lsls	r3, r2, #28
 800c992:	d504      	bpl.n	800c99e <_svfiprintf_r+0xc6>
 800c994:	2353      	movs	r3, #83	@ 0x53
 800c996:	a904      	add	r1, sp, #16
 800c998:	185b      	adds	r3, r3, r1
 800c99a:	212b      	movs	r1, #43	@ 0x2b
 800c99c:	7019      	strb	r1, [r3, #0]
 800c99e:	7833      	ldrb	r3, [r6, #0]
 800c9a0:	2b2a      	cmp	r3, #42	@ 0x2a
 800c9a2:	d016      	beq.n	800c9d2 <_svfiprintf_r+0xfa>
 800c9a4:	0035      	movs	r5, r6
 800c9a6:	2100      	movs	r1, #0
 800c9a8:	200a      	movs	r0, #10
 800c9aa:	68e3      	ldr	r3, [r4, #12]
 800c9ac:	782a      	ldrb	r2, [r5, #0]
 800c9ae:	1c6e      	adds	r6, r5, #1
 800c9b0:	3a30      	subs	r2, #48	@ 0x30
 800c9b2:	2a09      	cmp	r2, #9
 800c9b4:	d950      	bls.n	800ca58 <_svfiprintf_r+0x180>
 800c9b6:	2900      	cmp	r1, #0
 800c9b8:	d111      	bne.n	800c9de <_svfiprintf_r+0x106>
 800c9ba:	e017      	b.n	800c9ec <_svfiprintf_r+0x114>
 800c9bc:	3501      	adds	r5, #1
 800c9be:	e7af      	b.n	800c920 <_svfiprintf_r+0x48>
 800c9c0:	9b05      	ldr	r3, [sp, #20]
 800c9c2:	6822      	ldr	r2, [r4, #0]
 800c9c4:	1ac0      	subs	r0, r0, r3
 800c9c6:	2301      	movs	r3, #1
 800c9c8:	4083      	lsls	r3, r0
 800c9ca:	4313      	orrs	r3, r2
 800c9cc:	002e      	movs	r6, r5
 800c9ce:	6023      	str	r3, [r4, #0]
 800c9d0:	e7cc      	b.n	800c96c <_svfiprintf_r+0x94>
 800c9d2:	9b07      	ldr	r3, [sp, #28]
 800c9d4:	1d19      	adds	r1, r3, #4
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	9107      	str	r1, [sp, #28]
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	db01      	blt.n	800c9e2 <_svfiprintf_r+0x10a>
 800c9de:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c9e0:	e004      	b.n	800c9ec <_svfiprintf_r+0x114>
 800c9e2:	425b      	negs	r3, r3
 800c9e4:	60e3      	str	r3, [r4, #12]
 800c9e6:	2302      	movs	r3, #2
 800c9e8:	4313      	orrs	r3, r2
 800c9ea:	6023      	str	r3, [r4, #0]
 800c9ec:	782b      	ldrb	r3, [r5, #0]
 800c9ee:	2b2e      	cmp	r3, #46	@ 0x2e
 800c9f0:	d10c      	bne.n	800ca0c <_svfiprintf_r+0x134>
 800c9f2:	786b      	ldrb	r3, [r5, #1]
 800c9f4:	2b2a      	cmp	r3, #42	@ 0x2a
 800c9f6:	d134      	bne.n	800ca62 <_svfiprintf_r+0x18a>
 800c9f8:	9b07      	ldr	r3, [sp, #28]
 800c9fa:	3502      	adds	r5, #2
 800c9fc:	1d1a      	adds	r2, r3, #4
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	9207      	str	r2, [sp, #28]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	da01      	bge.n	800ca0a <_svfiprintf_r+0x132>
 800ca06:	2301      	movs	r3, #1
 800ca08:	425b      	negs	r3, r3
 800ca0a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca0c:	4e2d      	ldr	r6, [pc, #180]	@ (800cac4 <_svfiprintf_r+0x1ec>)
 800ca0e:	2203      	movs	r2, #3
 800ca10:	0030      	movs	r0, r6
 800ca12:	7829      	ldrb	r1, [r5, #0]
 800ca14:	f000 fac0 	bl	800cf98 <memchr>
 800ca18:	2800      	cmp	r0, #0
 800ca1a:	d006      	beq.n	800ca2a <_svfiprintf_r+0x152>
 800ca1c:	2340      	movs	r3, #64	@ 0x40
 800ca1e:	1b80      	subs	r0, r0, r6
 800ca20:	4083      	lsls	r3, r0
 800ca22:	6822      	ldr	r2, [r4, #0]
 800ca24:	3501      	adds	r5, #1
 800ca26:	4313      	orrs	r3, r2
 800ca28:	6023      	str	r3, [r4, #0]
 800ca2a:	7829      	ldrb	r1, [r5, #0]
 800ca2c:	2206      	movs	r2, #6
 800ca2e:	4826      	ldr	r0, [pc, #152]	@ (800cac8 <_svfiprintf_r+0x1f0>)
 800ca30:	1c6e      	adds	r6, r5, #1
 800ca32:	7621      	strb	r1, [r4, #24]
 800ca34:	f000 fab0 	bl	800cf98 <memchr>
 800ca38:	2800      	cmp	r0, #0
 800ca3a:	d038      	beq.n	800caae <_svfiprintf_r+0x1d6>
 800ca3c:	4b23      	ldr	r3, [pc, #140]	@ (800cacc <_svfiprintf_r+0x1f4>)
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d122      	bne.n	800ca88 <_svfiprintf_r+0x1b0>
 800ca42:	2207      	movs	r2, #7
 800ca44:	9b07      	ldr	r3, [sp, #28]
 800ca46:	3307      	adds	r3, #7
 800ca48:	4393      	bics	r3, r2
 800ca4a:	3308      	adds	r3, #8
 800ca4c:	9307      	str	r3, [sp, #28]
 800ca4e:	6963      	ldr	r3, [r4, #20]
 800ca50:	9a04      	ldr	r2, [sp, #16]
 800ca52:	189b      	adds	r3, r3, r2
 800ca54:	6163      	str	r3, [r4, #20]
 800ca56:	e762      	b.n	800c91e <_svfiprintf_r+0x46>
 800ca58:	4343      	muls	r3, r0
 800ca5a:	0035      	movs	r5, r6
 800ca5c:	2101      	movs	r1, #1
 800ca5e:	189b      	adds	r3, r3, r2
 800ca60:	e7a4      	b.n	800c9ac <_svfiprintf_r+0xd4>
 800ca62:	2300      	movs	r3, #0
 800ca64:	200a      	movs	r0, #10
 800ca66:	0019      	movs	r1, r3
 800ca68:	3501      	adds	r5, #1
 800ca6a:	6063      	str	r3, [r4, #4]
 800ca6c:	782a      	ldrb	r2, [r5, #0]
 800ca6e:	1c6e      	adds	r6, r5, #1
 800ca70:	3a30      	subs	r2, #48	@ 0x30
 800ca72:	2a09      	cmp	r2, #9
 800ca74:	d903      	bls.n	800ca7e <_svfiprintf_r+0x1a6>
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d0c8      	beq.n	800ca0c <_svfiprintf_r+0x134>
 800ca7a:	9109      	str	r1, [sp, #36]	@ 0x24
 800ca7c:	e7c6      	b.n	800ca0c <_svfiprintf_r+0x134>
 800ca7e:	4341      	muls	r1, r0
 800ca80:	0035      	movs	r5, r6
 800ca82:	2301      	movs	r3, #1
 800ca84:	1889      	adds	r1, r1, r2
 800ca86:	e7f1      	b.n	800ca6c <_svfiprintf_r+0x194>
 800ca88:	aa07      	add	r2, sp, #28
 800ca8a:	9200      	str	r2, [sp, #0]
 800ca8c:	0021      	movs	r1, r4
 800ca8e:	003a      	movs	r2, r7
 800ca90:	4b0f      	ldr	r3, [pc, #60]	@ (800cad0 <_svfiprintf_r+0x1f8>)
 800ca92:	9803      	ldr	r0, [sp, #12]
 800ca94:	e000      	b.n	800ca98 <_svfiprintf_r+0x1c0>
 800ca96:	bf00      	nop
 800ca98:	9004      	str	r0, [sp, #16]
 800ca9a:	9b04      	ldr	r3, [sp, #16]
 800ca9c:	3301      	adds	r3, #1
 800ca9e:	d1d6      	bne.n	800ca4e <_svfiprintf_r+0x176>
 800caa0:	89bb      	ldrh	r3, [r7, #12]
 800caa2:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800caa4:	065b      	lsls	r3, r3, #25
 800caa6:	d500      	bpl.n	800caaa <_svfiprintf_r+0x1d2>
 800caa8:	e72c      	b.n	800c904 <_svfiprintf_r+0x2c>
 800caaa:	b021      	add	sp, #132	@ 0x84
 800caac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800caae:	aa07      	add	r2, sp, #28
 800cab0:	9200      	str	r2, [sp, #0]
 800cab2:	0021      	movs	r1, r4
 800cab4:	003a      	movs	r2, r7
 800cab6:	4b06      	ldr	r3, [pc, #24]	@ (800cad0 <_svfiprintf_r+0x1f8>)
 800cab8:	9803      	ldr	r0, [sp, #12]
 800caba:	f000 f87b 	bl	800cbb4 <_printf_i>
 800cabe:	e7eb      	b.n	800ca98 <_svfiprintf_r+0x1c0>
 800cac0:	0800e079 	.word	0x0800e079
 800cac4:	0800e07f 	.word	0x0800e07f
 800cac8:	0800e083 	.word	0x0800e083
 800cacc:	00000000 	.word	0x00000000
 800cad0:	0800c819 	.word	0x0800c819

0800cad4 <_printf_common>:
 800cad4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cad6:	0016      	movs	r6, r2
 800cad8:	9301      	str	r3, [sp, #4]
 800cada:	688a      	ldr	r2, [r1, #8]
 800cadc:	690b      	ldr	r3, [r1, #16]
 800cade:	000c      	movs	r4, r1
 800cae0:	9000      	str	r0, [sp, #0]
 800cae2:	4293      	cmp	r3, r2
 800cae4:	da00      	bge.n	800cae8 <_printf_common+0x14>
 800cae6:	0013      	movs	r3, r2
 800cae8:	0022      	movs	r2, r4
 800caea:	6033      	str	r3, [r6, #0]
 800caec:	3243      	adds	r2, #67	@ 0x43
 800caee:	7812      	ldrb	r2, [r2, #0]
 800caf0:	2a00      	cmp	r2, #0
 800caf2:	d001      	beq.n	800caf8 <_printf_common+0x24>
 800caf4:	3301      	adds	r3, #1
 800caf6:	6033      	str	r3, [r6, #0]
 800caf8:	6823      	ldr	r3, [r4, #0]
 800cafa:	069b      	lsls	r3, r3, #26
 800cafc:	d502      	bpl.n	800cb04 <_printf_common+0x30>
 800cafe:	6833      	ldr	r3, [r6, #0]
 800cb00:	3302      	adds	r3, #2
 800cb02:	6033      	str	r3, [r6, #0]
 800cb04:	6822      	ldr	r2, [r4, #0]
 800cb06:	2306      	movs	r3, #6
 800cb08:	0015      	movs	r5, r2
 800cb0a:	401d      	ands	r5, r3
 800cb0c:	421a      	tst	r2, r3
 800cb0e:	d027      	beq.n	800cb60 <_printf_common+0x8c>
 800cb10:	0023      	movs	r3, r4
 800cb12:	3343      	adds	r3, #67	@ 0x43
 800cb14:	781b      	ldrb	r3, [r3, #0]
 800cb16:	1e5a      	subs	r2, r3, #1
 800cb18:	4193      	sbcs	r3, r2
 800cb1a:	6822      	ldr	r2, [r4, #0]
 800cb1c:	0692      	lsls	r2, r2, #26
 800cb1e:	d430      	bmi.n	800cb82 <_printf_common+0xae>
 800cb20:	0022      	movs	r2, r4
 800cb22:	9901      	ldr	r1, [sp, #4]
 800cb24:	9800      	ldr	r0, [sp, #0]
 800cb26:	9d08      	ldr	r5, [sp, #32]
 800cb28:	3243      	adds	r2, #67	@ 0x43
 800cb2a:	47a8      	blx	r5
 800cb2c:	3001      	adds	r0, #1
 800cb2e:	d025      	beq.n	800cb7c <_printf_common+0xa8>
 800cb30:	2206      	movs	r2, #6
 800cb32:	6823      	ldr	r3, [r4, #0]
 800cb34:	2500      	movs	r5, #0
 800cb36:	4013      	ands	r3, r2
 800cb38:	2b04      	cmp	r3, #4
 800cb3a:	d105      	bne.n	800cb48 <_printf_common+0x74>
 800cb3c:	6833      	ldr	r3, [r6, #0]
 800cb3e:	68e5      	ldr	r5, [r4, #12]
 800cb40:	1aed      	subs	r5, r5, r3
 800cb42:	43eb      	mvns	r3, r5
 800cb44:	17db      	asrs	r3, r3, #31
 800cb46:	401d      	ands	r5, r3
 800cb48:	68a3      	ldr	r3, [r4, #8]
 800cb4a:	6922      	ldr	r2, [r4, #16]
 800cb4c:	4293      	cmp	r3, r2
 800cb4e:	dd01      	ble.n	800cb54 <_printf_common+0x80>
 800cb50:	1a9b      	subs	r3, r3, r2
 800cb52:	18ed      	adds	r5, r5, r3
 800cb54:	2600      	movs	r6, #0
 800cb56:	42b5      	cmp	r5, r6
 800cb58:	d120      	bne.n	800cb9c <_printf_common+0xc8>
 800cb5a:	2000      	movs	r0, #0
 800cb5c:	e010      	b.n	800cb80 <_printf_common+0xac>
 800cb5e:	3501      	adds	r5, #1
 800cb60:	68e3      	ldr	r3, [r4, #12]
 800cb62:	6832      	ldr	r2, [r6, #0]
 800cb64:	1a9b      	subs	r3, r3, r2
 800cb66:	42ab      	cmp	r3, r5
 800cb68:	ddd2      	ble.n	800cb10 <_printf_common+0x3c>
 800cb6a:	0022      	movs	r2, r4
 800cb6c:	2301      	movs	r3, #1
 800cb6e:	9901      	ldr	r1, [sp, #4]
 800cb70:	9800      	ldr	r0, [sp, #0]
 800cb72:	9f08      	ldr	r7, [sp, #32]
 800cb74:	3219      	adds	r2, #25
 800cb76:	47b8      	blx	r7
 800cb78:	3001      	adds	r0, #1
 800cb7a:	d1f0      	bne.n	800cb5e <_printf_common+0x8a>
 800cb7c:	2001      	movs	r0, #1
 800cb7e:	4240      	negs	r0, r0
 800cb80:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cb82:	2030      	movs	r0, #48	@ 0x30
 800cb84:	18e1      	adds	r1, r4, r3
 800cb86:	3143      	adds	r1, #67	@ 0x43
 800cb88:	7008      	strb	r0, [r1, #0]
 800cb8a:	0021      	movs	r1, r4
 800cb8c:	1c5a      	adds	r2, r3, #1
 800cb8e:	3145      	adds	r1, #69	@ 0x45
 800cb90:	7809      	ldrb	r1, [r1, #0]
 800cb92:	18a2      	adds	r2, r4, r2
 800cb94:	3243      	adds	r2, #67	@ 0x43
 800cb96:	3302      	adds	r3, #2
 800cb98:	7011      	strb	r1, [r2, #0]
 800cb9a:	e7c1      	b.n	800cb20 <_printf_common+0x4c>
 800cb9c:	0022      	movs	r2, r4
 800cb9e:	2301      	movs	r3, #1
 800cba0:	9901      	ldr	r1, [sp, #4]
 800cba2:	9800      	ldr	r0, [sp, #0]
 800cba4:	9f08      	ldr	r7, [sp, #32]
 800cba6:	321a      	adds	r2, #26
 800cba8:	47b8      	blx	r7
 800cbaa:	3001      	adds	r0, #1
 800cbac:	d0e6      	beq.n	800cb7c <_printf_common+0xa8>
 800cbae:	3601      	adds	r6, #1
 800cbb0:	e7d1      	b.n	800cb56 <_printf_common+0x82>
	...

0800cbb4 <_printf_i>:
 800cbb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cbb6:	b08b      	sub	sp, #44	@ 0x2c
 800cbb8:	9206      	str	r2, [sp, #24]
 800cbba:	000a      	movs	r2, r1
 800cbbc:	3243      	adds	r2, #67	@ 0x43
 800cbbe:	9307      	str	r3, [sp, #28]
 800cbc0:	9005      	str	r0, [sp, #20]
 800cbc2:	9203      	str	r2, [sp, #12]
 800cbc4:	7e0a      	ldrb	r2, [r1, #24]
 800cbc6:	000c      	movs	r4, r1
 800cbc8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cbca:	2a78      	cmp	r2, #120	@ 0x78
 800cbcc:	d809      	bhi.n	800cbe2 <_printf_i+0x2e>
 800cbce:	2a62      	cmp	r2, #98	@ 0x62
 800cbd0:	d80b      	bhi.n	800cbea <_printf_i+0x36>
 800cbd2:	2a00      	cmp	r2, #0
 800cbd4:	d100      	bne.n	800cbd8 <_printf_i+0x24>
 800cbd6:	e0ba      	b.n	800cd4e <_printf_i+0x19a>
 800cbd8:	497a      	ldr	r1, [pc, #488]	@ (800cdc4 <_printf_i+0x210>)
 800cbda:	9104      	str	r1, [sp, #16]
 800cbdc:	2a58      	cmp	r2, #88	@ 0x58
 800cbde:	d100      	bne.n	800cbe2 <_printf_i+0x2e>
 800cbe0:	e08e      	b.n	800cd00 <_printf_i+0x14c>
 800cbe2:	0025      	movs	r5, r4
 800cbe4:	3542      	adds	r5, #66	@ 0x42
 800cbe6:	702a      	strb	r2, [r5, #0]
 800cbe8:	e022      	b.n	800cc30 <_printf_i+0x7c>
 800cbea:	0010      	movs	r0, r2
 800cbec:	3863      	subs	r0, #99	@ 0x63
 800cbee:	2815      	cmp	r0, #21
 800cbf0:	d8f7      	bhi.n	800cbe2 <_printf_i+0x2e>
 800cbf2:	f7f3 faa3 	bl	800013c <__gnu_thumb1_case_shi>
 800cbf6:	0016      	.short	0x0016
 800cbf8:	fff6001f 	.word	0xfff6001f
 800cbfc:	fff6fff6 	.word	0xfff6fff6
 800cc00:	001ffff6 	.word	0x001ffff6
 800cc04:	fff6fff6 	.word	0xfff6fff6
 800cc08:	fff6fff6 	.word	0xfff6fff6
 800cc0c:	0036009f 	.word	0x0036009f
 800cc10:	fff6007e 	.word	0xfff6007e
 800cc14:	00b0fff6 	.word	0x00b0fff6
 800cc18:	0036fff6 	.word	0x0036fff6
 800cc1c:	fff6fff6 	.word	0xfff6fff6
 800cc20:	0082      	.short	0x0082
 800cc22:	0025      	movs	r5, r4
 800cc24:	681a      	ldr	r2, [r3, #0]
 800cc26:	3542      	adds	r5, #66	@ 0x42
 800cc28:	1d11      	adds	r1, r2, #4
 800cc2a:	6019      	str	r1, [r3, #0]
 800cc2c:	6813      	ldr	r3, [r2, #0]
 800cc2e:	702b      	strb	r3, [r5, #0]
 800cc30:	2301      	movs	r3, #1
 800cc32:	e09e      	b.n	800cd72 <_printf_i+0x1be>
 800cc34:	6818      	ldr	r0, [r3, #0]
 800cc36:	6809      	ldr	r1, [r1, #0]
 800cc38:	1d02      	adds	r2, r0, #4
 800cc3a:	060d      	lsls	r5, r1, #24
 800cc3c:	d50b      	bpl.n	800cc56 <_printf_i+0xa2>
 800cc3e:	6806      	ldr	r6, [r0, #0]
 800cc40:	601a      	str	r2, [r3, #0]
 800cc42:	2e00      	cmp	r6, #0
 800cc44:	da03      	bge.n	800cc4e <_printf_i+0x9a>
 800cc46:	232d      	movs	r3, #45	@ 0x2d
 800cc48:	9a03      	ldr	r2, [sp, #12]
 800cc4a:	4276      	negs	r6, r6
 800cc4c:	7013      	strb	r3, [r2, #0]
 800cc4e:	4b5d      	ldr	r3, [pc, #372]	@ (800cdc4 <_printf_i+0x210>)
 800cc50:	270a      	movs	r7, #10
 800cc52:	9304      	str	r3, [sp, #16]
 800cc54:	e018      	b.n	800cc88 <_printf_i+0xd4>
 800cc56:	6806      	ldr	r6, [r0, #0]
 800cc58:	601a      	str	r2, [r3, #0]
 800cc5a:	0649      	lsls	r1, r1, #25
 800cc5c:	d5f1      	bpl.n	800cc42 <_printf_i+0x8e>
 800cc5e:	b236      	sxth	r6, r6
 800cc60:	e7ef      	b.n	800cc42 <_printf_i+0x8e>
 800cc62:	6808      	ldr	r0, [r1, #0]
 800cc64:	6819      	ldr	r1, [r3, #0]
 800cc66:	c940      	ldmia	r1!, {r6}
 800cc68:	0605      	lsls	r5, r0, #24
 800cc6a:	d402      	bmi.n	800cc72 <_printf_i+0xbe>
 800cc6c:	0640      	lsls	r0, r0, #25
 800cc6e:	d500      	bpl.n	800cc72 <_printf_i+0xbe>
 800cc70:	b2b6      	uxth	r6, r6
 800cc72:	6019      	str	r1, [r3, #0]
 800cc74:	4b53      	ldr	r3, [pc, #332]	@ (800cdc4 <_printf_i+0x210>)
 800cc76:	270a      	movs	r7, #10
 800cc78:	9304      	str	r3, [sp, #16]
 800cc7a:	2a6f      	cmp	r2, #111	@ 0x6f
 800cc7c:	d100      	bne.n	800cc80 <_printf_i+0xcc>
 800cc7e:	3f02      	subs	r7, #2
 800cc80:	0023      	movs	r3, r4
 800cc82:	2200      	movs	r2, #0
 800cc84:	3343      	adds	r3, #67	@ 0x43
 800cc86:	701a      	strb	r2, [r3, #0]
 800cc88:	6863      	ldr	r3, [r4, #4]
 800cc8a:	60a3      	str	r3, [r4, #8]
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	db06      	blt.n	800cc9e <_printf_i+0xea>
 800cc90:	2104      	movs	r1, #4
 800cc92:	6822      	ldr	r2, [r4, #0]
 800cc94:	9d03      	ldr	r5, [sp, #12]
 800cc96:	438a      	bics	r2, r1
 800cc98:	6022      	str	r2, [r4, #0]
 800cc9a:	4333      	orrs	r3, r6
 800cc9c:	d00c      	beq.n	800ccb8 <_printf_i+0x104>
 800cc9e:	9d03      	ldr	r5, [sp, #12]
 800cca0:	0030      	movs	r0, r6
 800cca2:	0039      	movs	r1, r7
 800cca4:	f7f3 fada 	bl	800025c <__aeabi_uidivmod>
 800cca8:	9b04      	ldr	r3, [sp, #16]
 800ccaa:	3d01      	subs	r5, #1
 800ccac:	5c5b      	ldrb	r3, [r3, r1]
 800ccae:	702b      	strb	r3, [r5, #0]
 800ccb0:	0033      	movs	r3, r6
 800ccb2:	0006      	movs	r6, r0
 800ccb4:	429f      	cmp	r7, r3
 800ccb6:	d9f3      	bls.n	800cca0 <_printf_i+0xec>
 800ccb8:	2f08      	cmp	r7, #8
 800ccba:	d109      	bne.n	800ccd0 <_printf_i+0x11c>
 800ccbc:	6823      	ldr	r3, [r4, #0]
 800ccbe:	07db      	lsls	r3, r3, #31
 800ccc0:	d506      	bpl.n	800ccd0 <_printf_i+0x11c>
 800ccc2:	6862      	ldr	r2, [r4, #4]
 800ccc4:	6923      	ldr	r3, [r4, #16]
 800ccc6:	429a      	cmp	r2, r3
 800ccc8:	dc02      	bgt.n	800ccd0 <_printf_i+0x11c>
 800ccca:	2330      	movs	r3, #48	@ 0x30
 800cccc:	3d01      	subs	r5, #1
 800ccce:	702b      	strb	r3, [r5, #0]
 800ccd0:	9b03      	ldr	r3, [sp, #12]
 800ccd2:	1b5b      	subs	r3, r3, r5
 800ccd4:	6123      	str	r3, [r4, #16]
 800ccd6:	9b07      	ldr	r3, [sp, #28]
 800ccd8:	0021      	movs	r1, r4
 800ccda:	9300      	str	r3, [sp, #0]
 800ccdc:	9805      	ldr	r0, [sp, #20]
 800ccde:	9b06      	ldr	r3, [sp, #24]
 800cce0:	aa09      	add	r2, sp, #36	@ 0x24
 800cce2:	f7ff fef7 	bl	800cad4 <_printf_common>
 800cce6:	3001      	adds	r0, #1
 800cce8:	d148      	bne.n	800cd7c <_printf_i+0x1c8>
 800ccea:	2001      	movs	r0, #1
 800ccec:	4240      	negs	r0, r0
 800ccee:	b00b      	add	sp, #44	@ 0x2c
 800ccf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ccf2:	2220      	movs	r2, #32
 800ccf4:	6809      	ldr	r1, [r1, #0]
 800ccf6:	430a      	orrs	r2, r1
 800ccf8:	6022      	str	r2, [r4, #0]
 800ccfa:	2278      	movs	r2, #120	@ 0x78
 800ccfc:	4932      	ldr	r1, [pc, #200]	@ (800cdc8 <_printf_i+0x214>)
 800ccfe:	9104      	str	r1, [sp, #16]
 800cd00:	0021      	movs	r1, r4
 800cd02:	3145      	adds	r1, #69	@ 0x45
 800cd04:	700a      	strb	r2, [r1, #0]
 800cd06:	6819      	ldr	r1, [r3, #0]
 800cd08:	6822      	ldr	r2, [r4, #0]
 800cd0a:	c940      	ldmia	r1!, {r6}
 800cd0c:	0610      	lsls	r0, r2, #24
 800cd0e:	d402      	bmi.n	800cd16 <_printf_i+0x162>
 800cd10:	0650      	lsls	r0, r2, #25
 800cd12:	d500      	bpl.n	800cd16 <_printf_i+0x162>
 800cd14:	b2b6      	uxth	r6, r6
 800cd16:	6019      	str	r1, [r3, #0]
 800cd18:	07d3      	lsls	r3, r2, #31
 800cd1a:	d502      	bpl.n	800cd22 <_printf_i+0x16e>
 800cd1c:	2320      	movs	r3, #32
 800cd1e:	4313      	orrs	r3, r2
 800cd20:	6023      	str	r3, [r4, #0]
 800cd22:	2e00      	cmp	r6, #0
 800cd24:	d001      	beq.n	800cd2a <_printf_i+0x176>
 800cd26:	2710      	movs	r7, #16
 800cd28:	e7aa      	b.n	800cc80 <_printf_i+0xcc>
 800cd2a:	2220      	movs	r2, #32
 800cd2c:	6823      	ldr	r3, [r4, #0]
 800cd2e:	4393      	bics	r3, r2
 800cd30:	6023      	str	r3, [r4, #0]
 800cd32:	e7f8      	b.n	800cd26 <_printf_i+0x172>
 800cd34:	681a      	ldr	r2, [r3, #0]
 800cd36:	680d      	ldr	r5, [r1, #0]
 800cd38:	1d10      	adds	r0, r2, #4
 800cd3a:	6949      	ldr	r1, [r1, #20]
 800cd3c:	6018      	str	r0, [r3, #0]
 800cd3e:	6813      	ldr	r3, [r2, #0]
 800cd40:	062e      	lsls	r6, r5, #24
 800cd42:	d501      	bpl.n	800cd48 <_printf_i+0x194>
 800cd44:	6019      	str	r1, [r3, #0]
 800cd46:	e002      	b.n	800cd4e <_printf_i+0x19a>
 800cd48:	066d      	lsls	r5, r5, #25
 800cd4a:	d5fb      	bpl.n	800cd44 <_printf_i+0x190>
 800cd4c:	8019      	strh	r1, [r3, #0]
 800cd4e:	2300      	movs	r3, #0
 800cd50:	9d03      	ldr	r5, [sp, #12]
 800cd52:	6123      	str	r3, [r4, #16]
 800cd54:	e7bf      	b.n	800ccd6 <_printf_i+0x122>
 800cd56:	681a      	ldr	r2, [r3, #0]
 800cd58:	1d11      	adds	r1, r2, #4
 800cd5a:	6019      	str	r1, [r3, #0]
 800cd5c:	6815      	ldr	r5, [r2, #0]
 800cd5e:	2100      	movs	r1, #0
 800cd60:	0028      	movs	r0, r5
 800cd62:	6862      	ldr	r2, [r4, #4]
 800cd64:	f000 f918 	bl	800cf98 <memchr>
 800cd68:	2800      	cmp	r0, #0
 800cd6a:	d001      	beq.n	800cd70 <_printf_i+0x1bc>
 800cd6c:	1b40      	subs	r0, r0, r5
 800cd6e:	6060      	str	r0, [r4, #4]
 800cd70:	6863      	ldr	r3, [r4, #4]
 800cd72:	6123      	str	r3, [r4, #16]
 800cd74:	2300      	movs	r3, #0
 800cd76:	9a03      	ldr	r2, [sp, #12]
 800cd78:	7013      	strb	r3, [r2, #0]
 800cd7a:	e7ac      	b.n	800ccd6 <_printf_i+0x122>
 800cd7c:	002a      	movs	r2, r5
 800cd7e:	6923      	ldr	r3, [r4, #16]
 800cd80:	9906      	ldr	r1, [sp, #24]
 800cd82:	9805      	ldr	r0, [sp, #20]
 800cd84:	9d07      	ldr	r5, [sp, #28]
 800cd86:	47a8      	blx	r5
 800cd88:	3001      	adds	r0, #1
 800cd8a:	d0ae      	beq.n	800ccea <_printf_i+0x136>
 800cd8c:	6823      	ldr	r3, [r4, #0]
 800cd8e:	079b      	lsls	r3, r3, #30
 800cd90:	d415      	bmi.n	800cdbe <_printf_i+0x20a>
 800cd92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd94:	68e0      	ldr	r0, [r4, #12]
 800cd96:	4298      	cmp	r0, r3
 800cd98:	daa9      	bge.n	800ccee <_printf_i+0x13a>
 800cd9a:	0018      	movs	r0, r3
 800cd9c:	e7a7      	b.n	800ccee <_printf_i+0x13a>
 800cd9e:	0022      	movs	r2, r4
 800cda0:	2301      	movs	r3, #1
 800cda2:	9906      	ldr	r1, [sp, #24]
 800cda4:	9805      	ldr	r0, [sp, #20]
 800cda6:	9e07      	ldr	r6, [sp, #28]
 800cda8:	3219      	adds	r2, #25
 800cdaa:	47b0      	blx	r6
 800cdac:	3001      	adds	r0, #1
 800cdae:	d09c      	beq.n	800ccea <_printf_i+0x136>
 800cdb0:	3501      	adds	r5, #1
 800cdb2:	68e3      	ldr	r3, [r4, #12]
 800cdb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cdb6:	1a9b      	subs	r3, r3, r2
 800cdb8:	42ab      	cmp	r3, r5
 800cdba:	dcf0      	bgt.n	800cd9e <_printf_i+0x1ea>
 800cdbc:	e7e9      	b.n	800cd92 <_printf_i+0x1de>
 800cdbe:	2500      	movs	r5, #0
 800cdc0:	e7f7      	b.n	800cdb2 <_printf_i+0x1fe>
 800cdc2:	46c0      	nop			@ (mov r8, r8)
 800cdc4:	0800e08a 	.word	0x0800e08a
 800cdc8:	0800e09b 	.word	0x0800e09b

0800cdcc <__sflush_r>:
 800cdcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cdce:	220c      	movs	r2, #12
 800cdd0:	5e8b      	ldrsh	r3, [r1, r2]
 800cdd2:	0005      	movs	r5, r0
 800cdd4:	000c      	movs	r4, r1
 800cdd6:	071a      	lsls	r2, r3, #28
 800cdd8:	d456      	bmi.n	800ce88 <__sflush_r+0xbc>
 800cdda:	684a      	ldr	r2, [r1, #4]
 800cddc:	2a00      	cmp	r2, #0
 800cdde:	dc02      	bgt.n	800cde6 <__sflush_r+0x1a>
 800cde0:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800cde2:	2a00      	cmp	r2, #0
 800cde4:	dd4e      	ble.n	800ce84 <__sflush_r+0xb8>
 800cde6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800cde8:	2f00      	cmp	r7, #0
 800cdea:	d04b      	beq.n	800ce84 <__sflush_r+0xb8>
 800cdec:	2200      	movs	r2, #0
 800cdee:	2080      	movs	r0, #128	@ 0x80
 800cdf0:	682e      	ldr	r6, [r5, #0]
 800cdf2:	602a      	str	r2, [r5, #0]
 800cdf4:	001a      	movs	r2, r3
 800cdf6:	0140      	lsls	r0, r0, #5
 800cdf8:	6a21      	ldr	r1, [r4, #32]
 800cdfa:	4002      	ands	r2, r0
 800cdfc:	4203      	tst	r3, r0
 800cdfe:	d033      	beq.n	800ce68 <__sflush_r+0x9c>
 800ce00:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ce02:	89a3      	ldrh	r3, [r4, #12]
 800ce04:	075b      	lsls	r3, r3, #29
 800ce06:	d506      	bpl.n	800ce16 <__sflush_r+0x4a>
 800ce08:	6863      	ldr	r3, [r4, #4]
 800ce0a:	1ad2      	subs	r2, r2, r3
 800ce0c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d001      	beq.n	800ce16 <__sflush_r+0x4a>
 800ce12:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ce14:	1ad2      	subs	r2, r2, r3
 800ce16:	2300      	movs	r3, #0
 800ce18:	0028      	movs	r0, r5
 800ce1a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800ce1c:	6a21      	ldr	r1, [r4, #32]
 800ce1e:	47b8      	blx	r7
 800ce20:	89a2      	ldrh	r2, [r4, #12]
 800ce22:	1c43      	adds	r3, r0, #1
 800ce24:	d106      	bne.n	800ce34 <__sflush_r+0x68>
 800ce26:	6829      	ldr	r1, [r5, #0]
 800ce28:	291d      	cmp	r1, #29
 800ce2a:	d846      	bhi.n	800ceba <__sflush_r+0xee>
 800ce2c:	4b29      	ldr	r3, [pc, #164]	@ (800ced4 <__sflush_r+0x108>)
 800ce2e:	40cb      	lsrs	r3, r1
 800ce30:	07db      	lsls	r3, r3, #31
 800ce32:	d542      	bpl.n	800ceba <__sflush_r+0xee>
 800ce34:	2300      	movs	r3, #0
 800ce36:	6063      	str	r3, [r4, #4]
 800ce38:	6923      	ldr	r3, [r4, #16]
 800ce3a:	6023      	str	r3, [r4, #0]
 800ce3c:	04d2      	lsls	r2, r2, #19
 800ce3e:	d505      	bpl.n	800ce4c <__sflush_r+0x80>
 800ce40:	1c43      	adds	r3, r0, #1
 800ce42:	d102      	bne.n	800ce4a <__sflush_r+0x7e>
 800ce44:	682b      	ldr	r3, [r5, #0]
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d100      	bne.n	800ce4c <__sflush_r+0x80>
 800ce4a:	6560      	str	r0, [r4, #84]	@ 0x54
 800ce4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ce4e:	602e      	str	r6, [r5, #0]
 800ce50:	2900      	cmp	r1, #0
 800ce52:	d017      	beq.n	800ce84 <__sflush_r+0xb8>
 800ce54:	0023      	movs	r3, r4
 800ce56:	3344      	adds	r3, #68	@ 0x44
 800ce58:	4299      	cmp	r1, r3
 800ce5a:	d002      	beq.n	800ce62 <__sflush_r+0x96>
 800ce5c:	0028      	movs	r0, r5
 800ce5e:	f7fe fb99 	bl	800b594 <_free_r>
 800ce62:	2300      	movs	r3, #0
 800ce64:	6363      	str	r3, [r4, #52]	@ 0x34
 800ce66:	e00d      	b.n	800ce84 <__sflush_r+0xb8>
 800ce68:	2301      	movs	r3, #1
 800ce6a:	0028      	movs	r0, r5
 800ce6c:	47b8      	blx	r7
 800ce6e:	0002      	movs	r2, r0
 800ce70:	1c43      	adds	r3, r0, #1
 800ce72:	d1c6      	bne.n	800ce02 <__sflush_r+0x36>
 800ce74:	682b      	ldr	r3, [r5, #0]
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d0c3      	beq.n	800ce02 <__sflush_r+0x36>
 800ce7a:	2b1d      	cmp	r3, #29
 800ce7c:	d001      	beq.n	800ce82 <__sflush_r+0xb6>
 800ce7e:	2b16      	cmp	r3, #22
 800ce80:	d11a      	bne.n	800ceb8 <__sflush_r+0xec>
 800ce82:	602e      	str	r6, [r5, #0]
 800ce84:	2000      	movs	r0, #0
 800ce86:	e01e      	b.n	800cec6 <__sflush_r+0xfa>
 800ce88:	690e      	ldr	r6, [r1, #16]
 800ce8a:	2e00      	cmp	r6, #0
 800ce8c:	d0fa      	beq.n	800ce84 <__sflush_r+0xb8>
 800ce8e:	680f      	ldr	r7, [r1, #0]
 800ce90:	600e      	str	r6, [r1, #0]
 800ce92:	1bba      	subs	r2, r7, r6
 800ce94:	9201      	str	r2, [sp, #4]
 800ce96:	2200      	movs	r2, #0
 800ce98:	079b      	lsls	r3, r3, #30
 800ce9a:	d100      	bne.n	800ce9e <__sflush_r+0xd2>
 800ce9c:	694a      	ldr	r2, [r1, #20]
 800ce9e:	60a2      	str	r2, [r4, #8]
 800cea0:	9b01      	ldr	r3, [sp, #4]
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	ddee      	ble.n	800ce84 <__sflush_r+0xb8>
 800cea6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800cea8:	0032      	movs	r2, r6
 800ceaa:	001f      	movs	r7, r3
 800ceac:	0028      	movs	r0, r5
 800ceae:	9b01      	ldr	r3, [sp, #4]
 800ceb0:	6a21      	ldr	r1, [r4, #32]
 800ceb2:	47b8      	blx	r7
 800ceb4:	2800      	cmp	r0, #0
 800ceb6:	dc07      	bgt.n	800cec8 <__sflush_r+0xfc>
 800ceb8:	89a2      	ldrh	r2, [r4, #12]
 800ceba:	2340      	movs	r3, #64	@ 0x40
 800cebc:	2001      	movs	r0, #1
 800cebe:	4313      	orrs	r3, r2
 800cec0:	b21b      	sxth	r3, r3
 800cec2:	81a3      	strh	r3, [r4, #12]
 800cec4:	4240      	negs	r0, r0
 800cec6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cec8:	9b01      	ldr	r3, [sp, #4]
 800ceca:	1836      	adds	r6, r6, r0
 800cecc:	1a1b      	subs	r3, r3, r0
 800cece:	9301      	str	r3, [sp, #4]
 800ced0:	e7e6      	b.n	800cea0 <__sflush_r+0xd4>
 800ced2:	46c0      	nop			@ (mov r8, r8)
 800ced4:	20400001 	.word	0x20400001

0800ced8 <_fflush_r>:
 800ced8:	690b      	ldr	r3, [r1, #16]
 800ceda:	b570      	push	{r4, r5, r6, lr}
 800cedc:	0005      	movs	r5, r0
 800cede:	000c      	movs	r4, r1
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d102      	bne.n	800ceea <_fflush_r+0x12>
 800cee4:	2500      	movs	r5, #0
 800cee6:	0028      	movs	r0, r5
 800cee8:	bd70      	pop	{r4, r5, r6, pc}
 800ceea:	2800      	cmp	r0, #0
 800ceec:	d004      	beq.n	800cef8 <_fflush_r+0x20>
 800ceee:	6a03      	ldr	r3, [r0, #32]
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d101      	bne.n	800cef8 <_fflush_r+0x20>
 800cef4:	f7fe f976 	bl	800b1e4 <__sinit>
 800cef8:	220c      	movs	r2, #12
 800cefa:	5ea3      	ldrsh	r3, [r4, r2]
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d0f1      	beq.n	800cee4 <_fflush_r+0xc>
 800cf00:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cf02:	07d2      	lsls	r2, r2, #31
 800cf04:	d404      	bmi.n	800cf10 <_fflush_r+0x38>
 800cf06:	059b      	lsls	r3, r3, #22
 800cf08:	d402      	bmi.n	800cf10 <_fflush_r+0x38>
 800cf0a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cf0c:	f7fe fb13 	bl	800b536 <__retarget_lock_acquire_recursive>
 800cf10:	0028      	movs	r0, r5
 800cf12:	0021      	movs	r1, r4
 800cf14:	f7ff ff5a 	bl	800cdcc <__sflush_r>
 800cf18:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cf1a:	0005      	movs	r5, r0
 800cf1c:	07db      	lsls	r3, r3, #31
 800cf1e:	d4e2      	bmi.n	800cee6 <_fflush_r+0xe>
 800cf20:	89a3      	ldrh	r3, [r4, #12]
 800cf22:	059b      	lsls	r3, r3, #22
 800cf24:	d4df      	bmi.n	800cee6 <_fflush_r+0xe>
 800cf26:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cf28:	f7fe fb06 	bl	800b538 <__retarget_lock_release_recursive>
 800cf2c:	e7db      	b.n	800cee6 <_fflush_r+0xe>
	...

0800cf30 <fiprintf>:
 800cf30:	b40e      	push	{r1, r2, r3}
 800cf32:	b517      	push	{r0, r1, r2, r4, lr}
 800cf34:	4c05      	ldr	r4, [pc, #20]	@ (800cf4c <fiprintf+0x1c>)
 800cf36:	ab05      	add	r3, sp, #20
 800cf38:	cb04      	ldmia	r3!, {r2}
 800cf3a:	0001      	movs	r1, r0
 800cf3c:	6820      	ldr	r0, [r4, #0]
 800cf3e:	9301      	str	r3, [sp, #4]
 800cf40:	f000 f8c0 	bl	800d0c4 <_vfiprintf_r>
 800cf44:	bc1e      	pop	{r1, r2, r3, r4}
 800cf46:	bc08      	pop	{r3}
 800cf48:	b003      	add	sp, #12
 800cf4a:	4718      	bx	r3
 800cf4c:	20000184 	.word	0x20000184

0800cf50 <memmove>:
 800cf50:	b510      	push	{r4, lr}
 800cf52:	4288      	cmp	r0, r1
 800cf54:	d902      	bls.n	800cf5c <memmove+0xc>
 800cf56:	188b      	adds	r3, r1, r2
 800cf58:	4298      	cmp	r0, r3
 800cf5a:	d308      	bcc.n	800cf6e <memmove+0x1e>
 800cf5c:	2300      	movs	r3, #0
 800cf5e:	429a      	cmp	r2, r3
 800cf60:	d007      	beq.n	800cf72 <memmove+0x22>
 800cf62:	5ccc      	ldrb	r4, [r1, r3]
 800cf64:	54c4      	strb	r4, [r0, r3]
 800cf66:	3301      	adds	r3, #1
 800cf68:	e7f9      	b.n	800cf5e <memmove+0xe>
 800cf6a:	5c8b      	ldrb	r3, [r1, r2]
 800cf6c:	5483      	strb	r3, [r0, r2]
 800cf6e:	3a01      	subs	r2, #1
 800cf70:	d2fb      	bcs.n	800cf6a <memmove+0x1a>
 800cf72:	bd10      	pop	{r4, pc}

0800cf74 <_sbrk_r>:
 800cf74:	2300      	movs	r3, #0
 800cf76:	b570      	push	{r4, r5, r6, lr}
 800cf78:	4d06      	ldr	r5, [pc, #24]	@ (800cf94 <_sbrk_r+0x20>)
 800cf7a:	0004      	movs	r4, r0
 800cf7c:	0008      	movs	r0, r1
 800cf7e:	602b      	str	r3, [r5, #0]
 800cf80:	f7fa f9c6 	bl	8007310 <_sbrk>
 800cf84:	1c43      	adds	r3, r0, #1
 800cf86:	d103      	bne.n	800cf90 <_sbrk_r+0x1c>
 800cf88:	682b      	ldr	r3, [r5, #0]
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d000      	beq.n	800cf90 <_sbrk_r+0x1c>
 800cf8e:	6023      	str	r3, [r4, #0]
 800cf90:	bd70      	pop	{r4, r5, r6, pc}
 800cf92:	46c0      	nop			@ (mov r8, r8)
 800cf94:	20000544 	.word	0x20000544

0800cf98 <memchr>:
 800cf98:	b2c9      	uxtb	r1, r1
 800cf9a:	1882      	adds	r2, r0, r2
 800cf9c:	4290      	cmp	r0, r2
 800cf9e:	d101      	bne.n	800cfa4 <memchr+0xc>
 800cfa0:	2000      	movs	r0, #0
 800cfa2:	4770      	bx	lr
 800cfa4:	7803      	ldrb	r3, [r0, #0]
 800cfa6:	428b      	cmp	r3, r1
 800cfa8:	d0fb      	beq.n	800cfa2 <memchr+0xa>
 800cfaa:	3001      	adds	r0, #1
 800cfac:	e7f6      	b.n	800cf9c <memchr+0x4>

0800cfae <abort>:
 800cfae:	2006      	movs	r0, #6
 800cfb0:	b510      	push	{r4, lr}
 800cfb2:	f000 fa6d 	bl	800d490 <raise>
 800cfb6:	2001      	movs	r0, #1
 800cfb8:	f7fa f937 	bl	800722a <_exit>

0800cfbc <_calloc_r>:
 800cfbc:	b570      	push	{r4, r5, r6, lr}
 800cfbe:	0c0b      	lsrs	r3, r1, #16
 800cfc0:	0c15      	lsrs	r5, r2, #16
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d11e      	bne.n	800d004 <_calloc_r+0x48>
 800cfc6:	2d00      	cmp	r5, #0
 800cfc8:	d10c      	bne.n	800cfe4 <_calloc_r+0x28>
 800cfca:	b289      	uxth	r1, r1
 800cfcc:	b294      	uxth	r4, r2
 800cfce:	434c      	muls	r4, r1
 800cfd0:	0021      	movs	r1, r4
 800cfd2:	f7fe feaf 	bl	800bd34 <_malloc_r>
 800cfd6:	1e05      	subs	r5, r0, #0
 800cfd8:	d01b      	beq.n	800d012 <_calloc_r+0x56>
 800cfda:	0022      	movs	r2, r4
 800cfdc:	2100      	movs	r1, #0
 800cfde:	f7fe f9b7 	bl	800b350 <memset>
 800cfe2:	e016      	b.n	800d012 <_calloc_r+0x56>
 800cfe4:	1c2b      	adds	r3, r5, #0
 800cfe6:	1c0c      	adds	r4, r1, #0
 800cfe8:	b289      	uxth	r1, r1
 800cfea:	b292      	uxth	r2, r2
 800cfec:	434a      	muls	r2, r1
 800cfee:	b29b      	uxth	r3, r3
 800cff0:	b2a1      	uxth	r1, r4
 800cff2:	4359      	muls	r1, r3
 800cff4:	0c14      	lsrs	r4, r2, #16
 800cff6:	190c      	adds	r4, r1, r4
 800cff8:	0c23      	lsrs	r3, r4, #16
 800cffa:	d107      	bne.n	800d00c <_calloc_r+0x50>
 800cffc:	0424      	lsls	r4, r4, #16
 800cffe:	b292      	uxth	r2, r2
 800d000:	4314      	orrs	r4, r2
 800d002:	e7e5      	b.n	800cfd0 <_calloc_r+0x14>
 800d004:	2d00      	cmp	r5, #0
 800d006:	d101      	bne.n	800d00c <_calloc_r+0x50>
 800d008:	1c14      	adds	r4, r2, #0
 800d00a:	e7ed      	b.n	800cfe8 <_calloc_r+0x2c>
 800d00c:	230c      	movs	r3, #12
 800d00e:	2500      	movs	r5, #0
 800d010:	6003      	str	r3, [r0, #0]
 800d012:	0028      	movs	r0, r5
 800d014:	bd70      	pop	{r4, r5, r6, pc}

0800d016 <_realloc_r>:
 800d016:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d018:	0006      	movs	r6, r0
 800d01a:	000c      	movs	r4, r1
 800d01c:	0015      	movs	r5, r2
 800d01e:	2900      	cmp	r1, #0
 800d020:	d105      	bne.n	800d02e <_realloc_r+0x18>
 800d022:	0011      	movs	r1, r2
 800d024:	f7fe fe86 	bl	800bd34 <_malloc_r>
 800d028:	0004      	movs	r4, r0
 800d02a:	0020      	movs	r0, r4
 800d02c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d02e:	2a00      	cmp	r2, #0
 800d030:	d103      	bne.n	800d03a <_realloc_r+0x24>
 800d032:	f7fe faaf 	bl	800b594 <_free_r>
 800d036:	002c      	movs	r4, r5
 800d038:	e7f7      	b.n	800d02a <_realloc_r+0x14>
 800d03a:	f000 fa49 	bl	800d4d0 <_malloc_usable_size_r>
 800d03e:	0007      	movs	r7, r0
 800d040:	4285      	cmp	r5, r0
 800d042:	d802      	bhi.n	800d04a <_realloc_r+0x34>
 800d044:	0843      	lsrs	r3, r0, #1
 800d046:	42ab      	cmp	r3, r5
 800d048:	d3ef      	bcc.n	800d02a <_realloc_r+0x14>
 800d04a:	0029      	movs	r1, r5
 800d04c:	0030      	movs	r0, r6
 800d04e:	f7fe fe71 	bl	800bd34 <_malloc_r>
 800d052:	9001      	str	r0, [sp, #4]
 800d054:	2800      	cmp	r0, #0
 800d056:	d101      	bne.n	800d05c <_realloc_r+0x46>
 800d058:	9c01      	ldr	r4, [sp, #4]
 800d05a:	e7e6      	b.n	800d02a <_realloc_r+0x14>
 800d05c:	002a      	movs	r2, r5
 800d05e:	42bd      	cmp	r5, r7
 800d060:	d900      	bls.n	800d064 <_realloc_r+0x4e>
 800d062:	003a      	movs	r2, r7
 800d064:	0021      	movs	r1, r4
 800d066:	9801      	ldr	r0, [sp, #4]
 800d068:	f7fe fa67 	bl	800b53a <memcpy>
 800d06c:	0021      	movs	r1, r4
 800d06e:	0030      	movs	r0, r6
 800d070:	f7fe fa90 	bl	800b594 <_free_r>
 800d074:	e7f0      	b.n	800d058 <_realloc_r+0x42>

0800d076 <__sfputc_r>:
 800d076:	6893      	ldr	r3, [r2, #8]
 800d078:	b510      	push	{r4, lr}
 800d07a:	3b01      	subs	r3, #1
 800d07c:	6093      	str	r3, [r2, #8]
 800d07e:	2b00      	cmp	r3, #0
 800d080:	da04      	bge.n	800d08c <__sfputc_r+0x16>
 800d082:	6994      	ldr	r4, [r2, #24]
 800d084:	42a3      	cmp	r3, r4
 800d086:	db07      	blt.n	800d098 <__sfputc_r+0x22>
 800d088:	290a      	cmp	r1, #10
 800d08a:	d005      	beq.n	800d098 <__sfputc_r+0x22>
 800d08c:	6813      	ldr	r3, [r2, #0]
 800d08e:	1c58      	adds	r0, r3, #1
 800d090:	6010      	str	r0, [r2, #0]
 800d092:	7019      	strb	r1, [r3, #0]
 800d094:	0008      	movs	r0, r1
 800d096:	bd10      	pop	{r4, pc}
 800d098:	f000 f930 	bl	800d2fc <__swbuf_r>
 800d09c:	0001      	movs	r1, r0
 800d09e:	e7f9      	b.n	800d094 <__sfputc_r+0x1e>

0800d0a0 <__sfputs_r>:
 800d0a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0a2:	0006      	movs	r6, r0
 800d0a4:	000f      	movs	r7, r1
 800d0a6:	0014      	movs	r4, r2
 800d0a8:	18d5      	adds	r5, r2, r3
 800d0aa:	42ac      	cmp	r4, r5
 800d0ac:	d101      	bne.n	800d0b2 <__sfputs_r+0x12>
 800d0ae:	2000      	movs	r0, #0
 800d0b0:	e007      	b.n	800d0c2 <__sfputs_r+0x22>
 800d0b2:	7821      	ldrb	r1, [r4, #0]
 800d0b4:	003a      	movs	r2, r7
 800d0b6:	0030      	movs	r0, r6
 800d0b8:	f7ff ffdd 	bl	800d076 <__sfputc_r>
 800d0bc:	3401      	adds	r4, #1
 800d0be:	1c43      	adds	r3, r0, #1
 800d0c0:	d1f3      	bne.n	800d0aa <__sfputs_r+0xa>
 800d0c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d0c4 <_vfiprintf_r>:
 800d0c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d0c6:	b0a1      	sub	sp, #132	@ 0x84
 800d0c8:	000f      	movs	r7, r1
 800d0ca:	0015      	movs	r5, r2
 800d0cc:	001e      	movs	r6, r3
 800d0ce:	9003      	str	r0, [sp, #12]
 800d0d0:	2800      	cmp	r0, #0
 800d0d2:	d004      	beq.n	800d0de <_vfiprintf_r+0x1a>
 800d0d4:	6a03      	ldr	r3, [r0, #32]
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d101      	bne.n	800d0de <_vfiprintf_r+0x1a>
 800d0da:	f7fe f883 	bl	800b1e4 <__sinit>
 800d0de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d0e0:	07db      	lsls	r3, r3, #31
 800d0e2:	d405      	bmi.n	800d0f0 <_vfiprintf_r+0x2c>
 800d0e4:	89bb      	ldrh	r3, [r7, #12]
 800d0e6:	059b      	lsls	r3, r3, #22
 800d0e8:	d402      	bmi.n	800d0f0 <_vfiprintf_r+0x2c>
 800d0ea:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d0ec:	f7fe fa23 	bl	800b536 <__retarget_lock_acquire_recursive>
 800d0f0:	89bb      	ldrh	r3, [r7, #12]
 800d0f2:	071b      	lsls	r3, r3, #28
 800d0f4:	d502      	bpl.n	800d0fc <_vfiprintf_r+0x38>
 800d0f6:	693b      	ldr	r3, [r7, #16]
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d113      	bne.n	800d124 <_vfiprintf_r+0x60>
 800d0fc:	0039      	movs	r1, r7
 800d0fe:	9803      	ldr	r0, [sp, #12]
 800d100:	f000 f93e 	bl	800d380 <__swsetup_r>
 800d104:	2800      	cmp	r0, #0
 800d106:	d00d      	beq.n	800d124 <_vfiprintf_r+0x60>
 800d108:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d10a:	07db      	lsls	r3, r3, #31
 800d10c:	d503      	bpl.n	800d116 <_vfiprintf_r+0x52>
 800d10e:	2001      	movs	r0, #1
 800d110:	4240      	negs	r0, r0
 800d112:	b021      	add	sp, #132	@ 0x84
 800d114:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d116:	89bb      	ldrh	r3, [r7, #12]
 800d118:	059b      	lsls	r3, r3, #22
 800d11a:	d4f8      	bmi.n	800d10e <_vfiprintf_r+0x4a>
 800d11c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d11e:	f7fe fa0b 	bl	800b538 <__retarget_lock_release_recursive>
 800d122:	e7f4      	b.n	800d10e <_vfiprintf_r+0x4a>
 800d124:	2300      	movs	r3, #0
 800d126:	ac08      	add	r4, sp, #32
 800d128:	6163      	str	r3, [r4, #20]
 800d12a:	3320      	adds	r3, #32
 800d12c:	7663      	strb	r3, [r4, #25]
 800d12e:	3310      	adds	r3, #16
 800d130:	76a3      	strb	r3, [r4, #26]
 800d132:	9607      	str	r6, [sp, #28]
 800d134:	002e      	movs	r6, r5
 800d136:	7833      	ldrb	r3, [r6, #0]
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d001      	beq.n	800d140 <_vfiprintf_r+0x7c>
 800d13c:	2b25      	cmp	r3, #37	@ 0x25
 800d13e:	d148      	bne.n	800d1d2 <_vfiprintf_r+0x10e>
 800d140:	1b73      	subs	r3, r6, r5
 800d142:	9305      	str	r3, [sp, #20]
 800d144:	42ae      	cmp	r6, r5
 800d146:	d00b      	beq.n	800d160 <_vfiprintf_r+0x9c>
 800d148:	002a      	movs	r2, r5
 800d14a:	0039      	movs	r1, r7
 800d14c:	9803      	ldr	r0, [sp, #12]
 800d14e:	f7ff ffa7 	bl	800d0a0 <__sfputs_r>
 800d152:	3001      	adds	r0, #1
 800d154:	d100      	bne.n	800d158 <_vfiprintf_r+0x94>
 800d156:	e0ae      	b.n	800d2b6 <_vfiprintf_r+0x1f2>
 800d158:	6963      	ldr	r3, [r4, #20]
 800d15a:	9a05      	ldr	r2, [sp, #20]
 800d15c:	189b      	adds	r3, r3, r2
 800d15e:	6163      	str	r3, [r4, #20]
 800d160:	7833      	ldrb	r3, [r6, #0]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d100      	bne.n	800d168 <_vfiprintf_r+0xa4>
 800d166:	e0a6      	b.n	800d2b6 <_vfiprintf_r+0x1f2>
 800d168:	2201      	movs	r2, #1
 800d16a:	2300      	movs	r3, #0
 800d16c:	4252      	negs	r2, r2
 800d16e:	6062      	str	r2, [r4, #4]
 800d170:	a904      	add	r1, sp, #16
 800d172:	3254      	adds	r2, #84	@ 0x54
 800d174:	1852      	adds	r2, r2, r1
 800d176:	1c75      	adds	r5, r6, #1
 800d178:	6023      	str	r3, [r4, #0]
 800d17a:	60e3      	str	r3, [r4, #12]
 800d17c:	60a3      	str	r3, [r4, #8]
 800d17e:	7013      	strb	r3, [r2, #0]
 800d180:	65a3      	str	r3, [r4, #88]	@ 0x58
 800d182:	4b59      	ldr	r3, [pc, #356]	@ (800d2e8 <_vfiprintf_r+0x224>)
 800d184:	2205      	movs	r2, #5
 800d186:	0018      	movs	r0, r3
 800d188:	7829      	ldrb	r1, [r5, #0]
 800d18a:	9305      	str	r3, [sp, #20]
 800d18c:	f7ff ff04 	bl	800cf98 <memchr>
 800d190:	1c6e      	adds	r6, r5, #1
 800d192:	2800      	cmp	r0, #0
 800d194:	d11f      	bne.n	800d1d6 <_vfiprintf_r+0x112>
 800d196:	6822      	ldr	r2, [r4, #0]
 800d198:	06d3      	lsls	r3, r2, #27
 800d19a:	d504      	bpl.n	800d1a6 <_vfiprintf_r+0xe2>
 800d19c:	2353      	movs	r3, #83	@ 0x53
 800d19e:	a904      	add	r1, sp, #16
 800d1a0:	185b      	adds	r3, r3, r1
 800d1a2:	2120      	movs	r1, #32
 800d1a4:	7019      	strb	r1, [r3, #0]
 800d1a6:	0713      	lsls	r3, r2, #28
 800d1a8:	d504      	bpl.n	800d1b4 <_vfiprintf_r+0xf0>
 800d1aa:	2353      	movs	r3, #83	@ 0x53
 800d1ac:	a904      	add	r1, sp, #16
 800d1ae:	185b      	adds	r3, r3, r1
 800d1b0:	212b      	movs	r1, #43	@ 0x2b
 800d1b2:	7019      	strb	r1, [r3, #0]
 800d1b4:	782b      	ldrb	r3, [r5, #0]
 800d1b6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d1b8:	d016      	beq.n	800d1e8 <_vfiprintf_r+0x124>
 800d1ba:	002e      	movs	r6, r5
 800d1bc:	2100      	movs	r1, #0
 800d1be:	200a      	movs	r0, #10
 800d1c0:	68e3      	ldr	r3, [r4, #12]
 800d1c2:	7832      	ldrb	r2, [r6, #0]
 800d1c4:	1c75      	adds	r5, r6, #1
 800d1c6:	3a30      	subs	r2, #48	@ 0x30
 800d1c8:	2a09      	cmp	r2, #9
 800d1ca:	d950      	bls.n	800d26e <_vfiprintf_r+0x1aa>
 800d1cc:	2900      	cmp	r1, #0
 800d1ce:	d111      	bne.n	800d1f4 <_vfiprintf_r+0x130>
 800d1d0:	e017      	b.n	800d202 <_vfiprintf_r+0x13e>
 800d1d2:	3601      	adds	r6, #1
 800d1d4:	e7af      	b.n	800d136 <_vfiprintf_r+0x72>
 800d1d6:	9b05      	ldr	r3, [sp, #20]
 800d1d8:	6822      	ldr	r2, [r4, #0]
 800d1da:	1ac0      	subs	r0, r0, r3
 800d1dc:	2301      	movs	r3, #1
 800d1de:	4083      	lsls	r3, r0
 800d1e0:	4313      	orrs	r3, r2
 800d1e2:	0035      	movs	r5, r6
 800d1e4:	6023      	str	r3, [r4, #0]
 800d1e6:	e7cc      	b.n	800d182 <_vfiprintf_r+0xbe>
 800d1e8:	9b07      	ldr	r3, [sp, #28]
 800d1ea:	1d19      	adds	r1, r3, #4
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	9107      	str	r1, [sp, #28]
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	db01      	blt.n	800d1f8 <_vfiprintf_r+0x134>
 800d1f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d1f6:	e004      	b.n	800d202 <_vfiprintf_r+0x13e>
 800d1f8:	425b      	negs	r3, r3
 800d1fa:	60e3      	str	r3, [r4, #12]
 800d1fc:	2302      	movs	r3, #2
 800d1fe:	4313      	orrs	r3, r2
 800d200:	6023      	str	r3, [r4, #0]
 800d202:	7833      	ldrb	r3, [r6, #0]
 800d204:	2b2e      	cmp	r3, #46	@ 0x2e
 800d206:	d10c      	bne.n	800d222 <_vfiprintf_r+0x15e>
 800d208:	7873      	ldrb	r3, [r6, #1]
 800d20a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d20c:	d134      	bne.n	800d278 <_vfiprintf_r+0x1b4>
 800d20e:	9b07      	ldr	r3, [sp, #28]
 800d210:	3602      	adds	r6, #2
 800d212:	1d1a      	adds	r2, r3, #4
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	9207      	str	r2, [sp, #28]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	da01      	bge.n	800d220 <_vfiprintf_r+0x15c>
 800d21c:	2301      	movs	r3, #1
 800d21e:	425b      	negs	r3, r3
 800d220:	9309      	str	r3, [sp, #36]	@ 0x24
 800d222:	4d32      	ldr	r5, [pc, #200]	@ (800d2ec <_vfiprintf_r+0x228>)
 800d224:	2203      	movs	r2, #3
 800d226:	0028      	movs	r0, r5
 800d228:	7831      	ldrb	r1, [r6, #0]
 800d22a:	f7ff feb5 	bl	800cf98 <memchr>
 800d22e:	2800      	cmp	r0, #0
 800d230:	d006      	beq.n	800d240 <_vfiprintf_r+0x17c>
 800d232:	2340      	movs	r3, #64	@ 0x40
 800d234:	1b40      	subs	r0, r0, r5
 800d236:	4083      	lsls	r3, r0
 800d238:	6822      	ldr	r2, [r4, #0]
 800d23a:	3601      	adds	r6, #1
 800d23c:	4313      	orrs	r3, r2
 800d23e:	6023      	str	r3, [r4, #0]
 800d240:	7831      	ldrb	r1, [r6, #0]
 800d242:	2206      	movs	r2, #6
 800d244:	482a      	ldr	r0, [pc, #168]	@ (800d2f0 <_vfiprintf_r+0x22c>)
 800d246:	1c75      	adds	r5, r6, #1
 800d248:	7621      	strb	r1, [r4, #24]
 800d24a:	f7ff fea5 	bl	800cf98 <memchr>
 800d24e:	2800      	cmp	r0, #0
 800d250:	d040      	beq.n	800d2d4 <_vfiprintf_r+0x210>
 800d252:	4b28      	ldr	r3, [pc, #160]	@ (800d2f4 <_vfiprintf_r+0x230>)
 800d254:	2b00      	cmp	r3, #0
 800d256:	d122      	bne.n	800d29e <_vfiprintf_r+0x1da>
 800d258:	2207      	movs	r2, #7
 800d25a:	9b07      	ldr	r3, [sp, #28]
 800d25c:	3307      	adds	r3, #7
 800d25e:	4393      	bics	r3, r2
 800d260:	3308      	adds	r3, #8
 800d262:	9307      	str	r3, [sp, #28]
 800d264:	6963      	ldr	r3, [r4, #20]
 800d266:	9a04      	ldr	r2, [sp, #16]
 800d268:	189b      	adds	r3, r3, r2
 800d26a:	6163      	str	r3, [r4, #20]
 800d26c:	e762      	b.n	800d134 <_vfiprintf_r+0x70>
 800d26e:	4343      	muls	r3, r0
 800d270:	002e      	movs	r6, r5
 800d272:	2101      	movs	r1, #1
 800d274:	189b      	adds	r3, r3, r2
 800d276:	e7a4      	b.n	800d1c2 <_vfiprintf_r+0xfe>
 800d278:	2300      	movs	r3, #0
 800d27a:	200a      	movs	r0, #10
 800d27c:	0019      	movs	r1, r3
 800d27e:	3601      	adds	r6, #1
 800d280:	6063      	str	r3, [r4, #4]
 800d282:	7832      	ldrb	r2, [r6, #0]
 800d284:	1c75      	adds	r5, r6, #1
 800d286:	3a30      	subs	r2, #48	@ 0x30
 800d288:	2a09      	cmp	r2, #9
 800d28a:	d903      	bls.n	800d294 <_vfiprintf_r+0x1d0>
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d0c8      	beq.n	800d222 <_vfiprintf_r+0x15e>
 800d290:	9109      	str	r1, [sp, #36]	@ 0x24
 800d292:	e7c6      	b.n	800d222 <_vfiprintf_r+0x15e>
 800d294:	4341      	muls	r1, r0
 800d296:	002e      	movs	r6, r5
 800d298:	2301      	movs	r3, #1
 800d29a:	1889      	adds	r1, r1, r2
 800d29c:	e7f1      	b.n	800d282 <_vfiprintf_r+0x1be>
 800d29e:	aa07      	add	r2, sp, #28
 800d2a0:	9200      	str	r2, [sp, #0]
 800d2a2:	0021      	movs	r1, r4
 800d2a4:	003a      	movs	r2, r7
 800d2a6:	4b14      	ldr	r3, [pc, #80]	@ (800d2f8 <_vfiprintf_r+0x234>)
 800d2a8:	9803      	ldr	r0, [sp, #12]
 800d2aa:	e000      	b.n	800d2ae <_vfiprintf_r+0x1ea>
 800d2ac:	bf00      	nop
 800d2ae:	9004      	str	r0, [sp, #16]
 800d2b0:	9b04      	ldr	r3, [sp, #16]
 800d2b2:	3301      	adds	r3, #1
 800d2b4:	d1d6      	bne.n	800d264 <_vfiprintf_r+0x1a0>
 800d2b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d2b8:	07db      	lsls	r3, r3, #31
 800d2ba:	d405      	bmi.n	800d2c8 <_vfiprintf_r+0x204>
 800d2bc:	89bb      	ldrh	r3, [r7, #12]
 800d2be:	059b      	lsls	r3, r3, #22
 800d2c0:	d402      	bmi.n	800d2c8 <_vfiprintf_r+0x204>
 800d2c2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d2c4:	f7fe f938 	bl	800b538 <__retarget_lock_release_recursive>
 800d2c8:	89bb      	ldrh	r3, [r7, #12]
 800d2ca:	065b      	lsls	r3, r3, #25
 800d2cc:	d500      	bpl.n	800d2d0 <_vfiprintf_r+0x20c>
 800d2ce:	e71e      	b.n	800d10e <_vfiprintf_r+0x4a>
 800d2d0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800d2d2:	e71e      	b.n	800d112 <_vfiprintf_r+0x4e>
 800d2d4:	aa07      	add	r2, sp, #28
 800d2d6:	9200      	str	r2, [sp, #0]
 800d2d8:	0021      	movs	r1, r4
 800d2da:	003a      	movs	r2, r7
 800d2dc:	4b06      	ldr	r3, [pc, #24]	@ (800d2f8 <_vfiprintf_r+0x234>)
 800d2de:	9803      	ldr	r0, [sp, #12]
 800d2e0:	f7ff fc68 	bl	800cbb4 <_printf_i>
 800d2e4:	e7e3      	b.n	800d2ae <_vfiprintf_r+0x1ea>
 800d2e6:	46c0      	nop			@ (mov r8, r8)
 800d2e8:	0800e079 	.word	0x0800e079
 800d2ec:	0800e07f 	.word	0x0800e07f
 800d2f0:	0800e083 	.word	0x0800e083
 800d2f4:	00000000 	.word	0x00000000
 800d2f8:	0800d0a1 	.word	0x0800d0a1

0800d2fc <__swbuf_r>:
 800d2fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2fe:	0006      	movs	r6, r0
 800d300:	000d      	movs	r5, r1
 800d302:	0014      	movs	r4, r2
 800d304:	2800      	cmp	r0, #0
 800d306:	d004      	beq.n	800d312 <__swbuf_r+0x16>
 800d308:	6a03      	ldr	r3, [r0, #32]
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d101      	bne.n	800d312 <__swbuf_r+0x16>
 800d30e:	f7fd ff69 	bl	800b1e4 <__sinit>
 800d312:	69a3      	ldr	r3, [r4, #24]
 800d314:	60a3      	str	r3, [r4, #8]
 800d316:	89a3      	ldrh	r3, [r4, #12]
 800d318:	071b      	lsls	r3, r3, #28
 800d31a:	d502      	bpl.n	800d322 <__swbuf_r+0x26>
 800d31c:	6923      	ldr	r3, [r4, #16]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d109      	bne.n	800d336 <__swbuf_r+0x3a>
 800d322:	0021      	movs	r1, r4
 800d324:	0030      	movs	r0, r6
 800d326:	f000 f82b 	bl	800d380 <__swsetup_r>
 800d32a:	2800      	cmp	r0, #0
 800d32c:	d003      	beq.n	800d336 <__swbuf_r+0x3a>
 800d32e:	2501      	movs	r5, #1
 800d330:	426d      	negs	r5, r5
 800d332:	0028      	movs	r0, r5
 800d334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d336:	6923      	ldr	r3, [r4, #16]
 800d338:	6820      	ldr	r0, [r4, #0]
 800d33a:	b2ef      	uxtb	r7, r5
 800d33c:	1ac0      	subs	r0, r0, r3
 800d33e:	6963      	ldr	r3, [r4, #20]
 800d340:	b2ed      	uxtb	r5, r5
 800d342:	4283      	cmp	r3, r0
 800d344:	dc05      	bgt.n	800d352 <__swbuf_r+0x56>
 800d346:	0021      	movs	r1, r4
 800d348:	0030      	movs	r0, r6
 800d34a:	f7ff fdc5 	bl	800ced8 <_fflush_r>
 800d34e:	2800      	cmp	r0, #0
 800d350:	d1ed      	bne.n	800d32e <__swbuf_r+0x32>
 800d352:	68a3      	ldr	r3, [r4, #8]
 800d354:	3001      	adds	r0, #1
 800d356:	3b01      	subs	r3, #1
 800d358:	60a3      	str	r3, [r4, #8]
 800d35a:	6823      	ldr	r3, [r4, #0]
 800d35c:	1c5a      	adds	r2, r3, #1
 800d35e:	6022      	str	r2, [r4, #0]
 800d360:	701f      	strb	r7, [r3, #0]
 800d362:	6963      	ldr	r3, [r4, #20]
 800d364:	4283      	cmp	r3, r0
 800d366:	d004      	beq.n	800d372 <__swbuf_r+0x76>
 800d368:	89a3      	ldrh	r3, [r4, #12]
 800d36a:	07db      	lsls	r3, r3, #31
 800d36c:	d5e1      	bpl.n	800d332 <__swbuf_r+0x36>
 800d36e:	2d0a      	cmp	r5, #10
 800d370:	d1df      	bne.n	800d332 <__swbuf_r+0x36>
 800d372:	0021      	movs	r1, r4
 800d374:	0030      	movs	r0, r6
 800d376:	f7ff fdaf 	bl	800ced8 <_fflush_r>
 800d37a:	2800      	cmp	r0, #0
 800d37c:	d0d9      	beq.n	800d332 <__swbuf_r+0x36>
 800d37e:	e7d6      	b.n	800d32e <__swbuf_r+0x32>

0800d380 <__swsetup_r>:
 800d380:	4b2d      	ldr	r3, [pc, #180]	@ (800d438 <__swsetup_r+0xb8>)
 800d382:	b570      	push	{r4, r5, r6, lr}
 800d384:	0005      	movs	r5, r0
 800d386:	6818      	ldr	r0, [r3, #0]
 800d388:	000c      	movs	r4, r1
 800d38a:	2800      	cmp	r0, #0
 800d38c:	d004      	beq.n	800d398 <__swsetup_r+0x18>
 800d38e:	6a03      	ldr	r3, [r0, #32]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d101      	bne.n	800d398 <__swsetup_r+0x18>
 800d394:	f7fd ff26 	bl	800b1e4 <__sinit>
 800d398:	220c      	movs	r2, #12
 800d39a:	5ea3      	ldrsh	r3, [r4, r2]
 800d39c:	071a      	lsls	r2, r3, #28
 800d39e:	d423      	bmi.n	800d3e8 <__swsetup_r+0x68>
 800d3a0:	06da      	lsls	r2, r3, #27
 800d3a2:	d407      	bmi.n	800d3b4 <__swsetup_r+0x34>
 800d3a4:	2209      	movs	r2, #9
 800d3a6:	602a      	str	r2, [r5, #0]
 800d3a8:	2240      	movs	r2, #64	@ 0x40
 800d3aa:	2001      	movs	r0, #1
 800d3ac:	4313      	orrs	r3, r2
 800d3ae:	81a3      	strh	r3, [r4, #12]
 800d3b0:	4240      	negs	r0, r0
 800d3b2:	e03a      	b.n	800d42a <__swsetup_r+0xaa>
 800d3b4:	075b      	lsls	r3, r3, #29
 800d3b6:	d513      	bpl.n	800d3e0 <__swsetup_r+0x60>
 800d3b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d3ba:	2900      	cmp	r1, #0
 800d3bc:	d008      	beq.n	800d3d0 <__swsetup_r+0x50>
 800d3be:	0023      	movs	r3, r4
 800d3c0:	3344      	adds	r3, #68	@ 0x44
 800d3c2:	4299      	cmp	r1, r3
 800d3c4:	d002      	beq.n	800d3cc <__swsetup_r+0x4c>
 800d3c6:	0028      	movs	r0, r5
 800d3c8:	f7fe f8e4 	bl	800b594 <_free_r>
 800d3cc:	2300      	movs	r3, #0
 800d3ce:	6363      	str	r3, [r4, #52]	@ 0x34
 800d3d0:	2224      	movs	r2, #36	@ 0x24
 800d3d2:	89a3      	ldrh	r3, [r4, #12]
 800d3d4:	4393      	bics	r3, r2
 800d3d6:	81a3      	strh	r3, [r4, #12]
 800d3d8:	2300      	movs	r3, #0
 800d3da:	6063      	str	r3, [r4, #4]
 800d3dc:	6923      	ldr	r3, [r4, #16]
 800d3de:	6023      	str	r3, [r4, #0]
 800d3e0:	2308      	movs	r3, #8
 800d3e2:	89a2      	ldrh	r2, [r4, #12]
 800d3e4:	4313      	orrs	r3, r2
 800d3e6:	81a3      	strh	r3, [r4, #12]
 800d3e8:	6923      	ldr	r3, [r4, #16]
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d10b      	bne.n	800d406 <__swsetup_r+0x86>
 800d3ee:	21a0      	movs	r1, #160	@ 0xa0
 800d3f0:	2280      	movs	r2, #128	@ 0x80
 800d3f2:	89a3      	ldrh	r3, [r4, #12]
 800d3f4:	0089      	lsls	r1, r1, #2
 800d3f6:	0092      	lsls	r2, r2, #2
 800d3f8:	400b      	ands	r3, r1
 800d3fa:	4293      	cmp	r3, r2
 800d3fc:	d003      	beq.n	800d406 <__swsetup_r+0x86>
 800d3fe:	0021      	movs	r1, r4
 800d400:	0028      	movs	r0, r5
 800d402:	f000 f897 	bl	800d534 <__smakebuf_r>
 800d406:	220c      	movs	r2, #12
 800d408:	5ea3      	ldrsh	r3, [r4, r2]
 800d40a:	2101      	movs	r1, #1
 800d40c:	001a      	movs	r2, r3
 800d40e:	400a      	ands	r2, r1
 800d410:	420b      	tst	r3, r1
 800d412:	d00b      	beq.n	800d42c <__swsetup_r+0xac>
 800d414:	2200      	movs	r2, #0
 800d416:	60a2      	str	r2, [r4, #8]
 800d418:	6962      	ldr	r2, [r4, #20]
 800d41a:	4252      	negs	r2, r2
 800d41c:	61a2      	str	r2, [r4, #24]
 800d41e:	2000      	movs	r0, #0
 800d420:	6922      	ldr	r2, [r4, #16]
 800d422:	4282      	cmp	r2, r0
 800d424:	d101      	bne.n	800d42a <__swsetup_r+0xaa>
 800d426:	061a      	lsls	r2, r3, #24
 800d428:	d4be      	bmi.n	800d3a8 <__swsetup_r+0x28>
 800d42a:	bd70      	pop	{r4, r5, r6, pc}
 800d42c:	0799      	lsls	r1, r3, #30
 800d42e:	d400      	bmi.n	800d432 <__swsetup_r+0xb2>
 800d430:	6962      	ldr	r2, [r4, #20]
 800d432:	60a2      	str	r2, [r4, #8]
 800d434:	e7f3      	b.n	800d41e <__swsetup_r+0x9e>
 800d436:	46c0      	nop			@ (mov r8, r8)
 800d438:	20000184 	.word	0x20000184

0800d43c <_raise_r>:
 800d43c:	b570      	push	{r4, r5, r6, lr}
 800d43e:	0004      	movs	r4, r0
 800d440:	000d      	movs	r5, r1
 800d442:	291f      	cmp	r1, #31
 800d444:	d904      	bls.n	800d450 <_raise_r+0x14>
 800d446:	2316      	movs	r3, #22
 800d448:	6003      	str	r3, [r0, #0]
 800d44a:	2001      	movs	r0, #1
 800d44c:	4240      	negs	r0, r0
 800d44e:	bd70      	pop	{r4, r5, r6, pc}
 800d450:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800d452:	2b00      	cmp	r3, #0
 800d454:	d004      	beq.n	800d460 <_raise_r+0x24>
 800d456:	008a      	lsls	r2, r1, #2
 800d458:	189b      	adds	r3, r3, r2
 800d45a:	681a      	ldr	r2, [r3, #0]
 800d45c:	2a00      	cmp	r2, #0
 800d45e:	d108      	bne.n	800d472 <_raise_r+0x36>
 800d460:	0020      	movs	r0, r4
 800d462:	f000 f831 	bl	800d4c8 <_getpid_r>
 800d466:	002a      	movs	r2, r5
 800d468:	0001      	movs	r1, r0
 800d46a:	0020      	movs	r0, r4
 800d46c:	f000 f81a 	bl	800d4a4 <_kill_r>
 800d470:	e7ed      	b.n	800d44e <_raise_r+0x12>
 800d472:	2a01      	cmp	r2, #1
 800d474:	d009      	beq.n	800d48a <_raise_r+0x4e>
 800d476:	1c51      	adds	r1, r2, #1
 800d478:	d103      	bne.n	800d482 <_raise_r+0x46>
 800d47a:	2316      	movs	r3, #22
 800d47c:	6003      	str	r3, [r0, #0]
 800d47e:	2001      	movs	r0, #1
 800d480:	e7e5      	b.n	800d44e <_raise_r+0x12>
 800d482:	2100      	movs	r1, #0
 800d484:	0028      	movs	r0, r5
 800d486:	6019      	str	r1, [r3, #0]
 800d488:	4790      	blx	r2
 800d48a:	2000      	movs	r0, #0
 800d48c:	e7df      	b.n	800d44e <_raise_r+0x12>
	...

0800d490 <raise>:
 800d490:	b510      	push	{r4, lr}
 800d492:	4b03      	ldr	r3, [pc, #12]	@ (800d4a0 <raise+0x10>)
 800d494:	0001      	movs	r1, r0
 800d496:	6818      	ldr	r0, [r3, #0]
 800d498:	f7ff ffd0 	bl	800d43c <_raise_r>
 800d49c:	bd10      	pop	{r4, pc}
 800d49e:	46c0      	nop			@ (mov r8, r8)
 800d4a0:	20000184 	.word	0x20000184

0800d4a4 <_kill_r>:
 800d4a4:	2300      	movs	r3, #0
 800d4a6:	b570      	push	{r4, r5, r6, lr}
 800d4a8:	4d06      	ldr	r5, [pc, #24]	@ (800d4c4 <_kill_r+0x20>)
 800d4aa:	0004      	movs	r4, r0
 800d4ac:	0008      	movs	r0, r1
 800d4ae:	0011      	movs	r1, r2
 800d4b0:	602b      	str	r3, [r5, #0]
 800d4b2:	f7f9 feaa 	bl	800720a <_kill>
 800d4b6:	1c43      	adds	r3, r0, #1
 800d4b8:	d103      	bne.n	800d4c2 <_kill_r+0x1e>
 800d4ba:	682b      	ldr	r3, [r5, #0]
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d000      	beq.n	800d4c2 <_kill_r+0x1e>
 800d4c0:	6023      	str	r3, [r4, #0]
 800d4c2:	bd70      	pop	{r4, r5, r6, pc}
 800d4c4:	20000544 	.word	0x20000544

0800d4c8 <_getpid_r>:
 800d4c8:	b510      	push	{r4, lr}
 800d4ca:	f7f9 fe98 	bl	80071fe <_getpid>
 800d4ce:	bd10      	pop	{r4, pc}

0800d4d0 <_malloc_usable_size_r>:
 800d4d0:	1f0b      	subs	r3, r1, #4
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	1f18      	subs	r0, r3, #4
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	da01      	bge.n	800d4de <_malloc_usable_size_r+0xe>
 800d4da:	580b      	ldr	r3, [r1, r0]
 800d4dc:	18c0      	adds	r0, r0, r3
 800d4de:	4770      	bx	lr

0800d4e0 <__swhatbuf_r>:
 800d4e0:	b570      	push	{r4, r5, r6, lr}
 800d4e2:	000e      	movs	r6, r1
 800d4e4:	001d      	movs	r5, r3
 800d4e6:	230e      	movs	r3, #14
 800d4e8:	5ec9      	ldrsh	r1, [r1, r3]
 800d4ea:	0014      	movs	r4, r2
 800d4ec:	b096      	sub	sp, #88	@ 0x58
 800d4ee:	2900      	cmp	r1, #0
 800d4f0:	da0c      	bge.n	800d50c <__swhatbuf_r+0x2c>
 800d4f2:	89b2      	ldrh	r2, [r6, #12]
 800d4f4:	2380      	movs	r3, #128	@ 0x80
 800d4f6:	0011      	movs	r1, r2
 800d4f8:	4019      	ands	r1, r3
 800d4fa:	421a      	tst	r2, r3
 800d4fc:	d114      	bne.n	800d528 <__swhatbuf_r+0x48>
 800d4fe:	2380      	movs	r3, #128	@ 0x80
 800d500:	00db      	lsls	r3, r3, #3
 800d502:	2000      	movs	r0, #0
 800d504:	6029      	str	r1, [r5, #0]
 800d506:	6023      	str	r3, [r4, #0]
 800d508:	b016      	add	sp, #88	@ 0x58
 800d50a:	bd70      	pop	{r4, r5, r6, pc}
 800d50c:	466a      	mov	r2, sp
 800d50e:	f000 f853 	bl	800d5b8 <_fstat_r>
 800d512:	2800      	cmp	r0, #0
 800d514:	dbed      	blt.n	800d4f2 <__swhatbuf_r+0x12>
 800d516:	23f0      	movs	r3, #240	@ 0xf0
 800d518:	9901      	ldr	r1, [sp, #4]
 800d51a:	021b      	lsls	r3, r3, #8
 800d51c:	4019      	ands	r1, r3
 800d51e:	4b04      	ldr	r3, [pc, #16]	@ (800d530 <__swhatbuf_r+0x50>)
 800d520:	18c9      	adds	r1, r1, r3
 800d522:	424b      	negs	r3, r1
 800d524:	4159      	adcs	r1, r3
 800d526:	e7ea      	b.n	800d4fe <__swhatbuf_r+0x1e>
 800d528:	2100      	movs	r1, #0
 800d52a:	2340      	movs	r3, #64	@ 0x40
 800d52c:	e7e9      	b.n	800d502 <__swhatbuf_r+0x22>
 800d52e:	46c0      	nop			@ (mov r8, r8)
 800d530:	ffffe000 	.word	0xffffe000

0800d534 <__smakebuf_r>:
 800d534:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d536:	2602      	movs	r6, #2
 800d538:	898b      	ldrh	r3, [r1, #12]
 800d53a:	0005      	movs	r5, r0
 800d53c:	000c      	movs	r4, r1
 800d53e:	b085      	sub	sp, #20
 800d540:	4233      	tst	r3, r6
 800d542:	d007      	beq.n	800d554 <__smakebuf_r+0x20>
 800d544:	0023      	movs	r3, r4
 800d546:	3347      	adds	r3, #71	@ 0x47
 800d548:	6023      	str	r3, [r4, #0]
 800d54a:	6123      	str	r3, [r4, #16]
 800d54c:	2301      	movs	r3, #1
 800d54e:	6163      	str	r3, [r4, #20]
 800d550:	b005      	add	sp, #20
 800d552:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d554:	ab03      	add	r3, sp, #12
 800d556:	aa02      	add	r2, sp, #8
 800d558:	f7ff ffc2 	bl	800d4e0 <__swhatbuf_r>
 800d55c:	9f02      	ldr	r7, [sp, #8]
 800d55e:	9001      	str	r0, [sp, #4]
 800d560:	0039      	movs	r1, r7
 800d562:	0028      	movs	r0, r5
 800d564:	f7fe fbe6 	bl	800bd34 <_malloc_r>
 800d568:	2800      	cmp	r0, #0
 800d56a:	d108      	bne.n	800d57e <__smakebuf_r+0x4a>
 800d56c:	220c      	movs	r2, #12
 800d56e:	5ea3      	ldrsh	r3, [r4, r2]
 800d570:	059a      	lsls	r2, r3, #22
 800d572:	d4ed      	bmi.n	800d550 <__smakebuf_r+0x1c>
 800d574:	2203      	movs	r2, #3
 800d576:	4393      	bics	r3, r2
 800d578:	431e      	orrs	r6, r3
 800d57a:	81a6      	strh	r6, [r4, #12]
 800d57c:	e7e2      	b.n	800d544 <__smakebuf_r+0x10>
 800d57e:	2380      	movs	r3, #128	@ 0x80
 800d580:	89a2      	ldrh	r2, [r4, #12]
 800d582:	6020      	str	r0, [r4, #0]
 800d584:	4313      	orrs	r3, r2
 800d586:	81a3      	strh	r3, [r4, #12]
 800d588:	9b03      	ldr	r3, [sp, #12]
 800d58a:	6120      	str	r0, [r4, #16]
 800d58c:	6167      	str	r7, [r4, #20]
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d00c      	beq.n	800d5ac <__smakebuf_r+0x78>
 800d592:	0028      	movs	r0, r5
 800d594:	230e      	movs	r3, #14
 800d596:	5ee1      	ldrsh	r1, [r4, r3]
 800d598:	f000 f820 	bl	800d5dc <_isatty_r>
 800d59c:	2800      	cmp	r0, #0
 800d59e:	d005      	beq.n	800d5ac <__smakebuf_r+0x78>
 800d5a0:	2303      	movs	r3, #3
 800d5a2:	89a2      	ldrh	r2, [r4, #12]
 800d5a4:	439a      	bics	r2, r3
 800d5a6:	3b02      	subs	r3, #2
 800d5a8:	4313      	orrs	r3, r2
 800d5aa:	81a3      	strh	r3, [r4, #12]
 800d5ac:	89a3      	ldrh	r3, [r4, #12]
 800d5ae:	9a01      	ldr	r2, [sp, #4]
 800d5b0:	4313      	orrs	r3, r2
 800d5b2:	81a3      	strh	r3, [r4, #12]
 800d5b4:	e7cc      	b.n	800d550 <__smakebuf_r+0x1c>
	...

0800d5b8 <_fstat_r>:
 800d5b8:	2300      	movs	r3, #0
 800d5ba:	b570      	push	{r4, r5, r6, lr}
 800d5bc:	4d06      	ldr	r5, [pc, #24]	@ (800d5d8 <_fstat_r+0x20>)
 800d5be:	0004      	movs	r4, r0
 800d5c0:	0008      	movs	r0, r1
 800d5c2:	0011      	movs	r1, r2
 800d5c4:	602b      	str	r3, [r5, #0]
 800d5c6:	f7f9 fe80 	bl	80072ca <_fstat>
 800d5ca:	1c43      	adds	r3, r0, #1
 800d5cc:	d103      	bne.n	800d5d6 <_fstat_r+0x1e>
 800d5ce:	682b      	ldr	r3, [r5, #0]
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	d000      	beq.n	800d5d6 <_fstat_r+0x1e>
 800d5d4:	6023      	str	r3, [r4, #0]
 800d5d6:	bd70      	pop	{r4, r5, r6, pc}
 800d5d8:	20000544 	.word	0x20000544

0800d5dc <_isatty_r>:
 800d5dc:	2300      	movs	r3, #0
 800d5de:	b570      	push	{r4, r5, r6, lr}
 800d5e0:	4d06      	ldr	r5, [pc, #24]	@ (800d5fc <_isatty_r+0x20>)
 800d5e2:	0004      	movs	r4, r0
 800d5e4:	0008      	movs	r0, r1
 800d5e6:	602b      	str	r3, [r5, #0]
 800d5e8:	f7f9 fe7d 	bl	80072e6 <_isatty>
 800d5ec:	1c43      	adds	r3, r0, #1
 800d5ee:	d103      	bne.n	800d5f8 <_isatty_r+0x1c>
 800d5f0:	682b      	ldr	r3, [r5, #0]
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d000      	beq.n	800d5f8 <_isatty_r+0x1c>
 800d5f6:	6023      	str	r3, [r4, #0]
 800d5f8:	bd70      	pop	{r4, r5, r6, pc}
 800d5fa:	46c0      	nop			@ (mov r8, r8)
 800d5fc:	20000544 	.word	0x20000544

0800d600 <_init>:
 800d600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d602:	46c0      	nop			@ (mov r8, r8)
 800d604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d606:	bc08      	pop	{r3}
 800d608:	469e      	mov	lr, r3
 800d60a:	4770      	bx	lr

0800d60c <_fini>:
 800d60c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d60e:	46c0      	nop			@ (mov r8, r8)
 800d610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d612:	bc08      	pop	{r3}
 800d614:	469e      	mov	lr, r3
 800d616:	4770      	bx	lr
