|Pong
Hs <= Horizontal:inst8.Hs
clk_in => PLL25M:inst19.inclk0
reset => Horizontal:inst8.reset
reset => contador_horizontal:inst27.reset
reset => Vertical:inst10.reset
reset => contador_vertical:inst28.reset
reset => Movimiento:inst21.reset
reset => reloj:inst4.reset
Vs <= Vertical:inst10.Vs
VH_blanck1 <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Mclk <= clk.DB_MAX_OUTPUT_PORT_TYPE
Msync <= <GND>
Led_gP1 <= Ganador.DB_MAX_OUTPUT_PORT_TYPE
start2 => inst5.IN0
start2 => startC2.DATAIN
start => inst5.IN1
start => startC1.DATAIN
direccion[0] => Movimiento:inst21.direccion[0]
direccion[1] => Movimiento:inst21.direccion[1]
direccion[2] => Movimiento:inst21.direccion[2]
direccion[3] => Movimiento:inst21.direccion[3]
Led_gP2 <= Ganador2.DB_MAX_OUTPUT_PORT_TYPE
Colision <= Movimiento:inst21.Colision
ganadorp1 <= Ganador2.DB_MAX_OUTPUT_PORT_TYPE
startC2 <= start2.DB_MAX_OUTPUT_PORT_TYPE
startC1 <= start.DB_MAX_OUTPUT_PORT_TYPE
AzulM[0] <= Mapear:inst.AzulM[0]
AzulM[1] <= Mapear:inst.AzulM[1]
AzulM[2] <= Mapear:inst.AzulM[2]
AzulM[3] <= Mapear:inst.AzulM[3]
AzulM[4] <= Mapear:inst.AzulM[4]
AzulM[5] <= Mapear:inst.AzulM[5]
AzulM[6] <= Mapear:inst.AzulM[6]
AzulM[7] <= Mapear:inst.AzulM[7]
AzulM[8] <= Mapear:inst.AzulM[8]
AzulM[9] <= Mapear:inst.AzulM[9]
RojoM[0] <= Mapear:inst.RojoM[0]
RojoM[1] <= Mapear:inst.RojoM[1]
RojoM[2] <= Mapear:inst.RojoM[2]
RojoM[3] <= Mapear:inst.RojoM[3]
RojoM[4] <= Mapear:inst.RojoM[4]
RojoM[5] <= Mapear:inst.RojoM[5]
RojoM[6] <= Mapear:inst.RojoM[6]
RojoM[7] <= Mapear:inst.RojoM[7]
RojoM[8] <= Mapear:inst.RojoM[8]
RojoM[9] <= Mapear:inst.RojoM[9]
VerdeM[0] <= Mapear:inst.VerdeM[0]
VerdeM[1] <= Mapear:inst.VerdeM[1]
VerdeM[2] <= Mapear:inst.VerdeM[2]
VerdeM[3] <= Mapear:inst.VerdeM[3]
VerdeM[4] <= Mapear:inst.VerdeM[4]
VerdeM[5] <= Mapear:inst.VerdeM[5]
VerdeM[6] <= Mapear:inst.VerdeM[6]
VerdeM[7] <= Mapear:inst.VerdeM[7]
VerdeM[8] <= Mapear:inst.VerdeM[8]
VerdeM[9] <= Mapear:inst.VerdeM[9]


|Pong|Horizontal:inst8
clk => state~3.DATAIN
cntH[0] => LessThan0.IN20
cntH[0] => LessThan1.IN20
cntH[0] => LessThan2.IN20
cntH[0] => LessThan3.IN20
cntH[1] => LessThan0.IN19
cntH[1] => LessThan1.IN19
cntH[1] => LessThan2.IN19
cntH[1] => LessThan3.IN19
cntH[2] => LessThan0.IN18
cntH[2] => LessThan1.IN18
cntH[2] => LessThan2.IN18
cntH[2] => LessThan3.IN18
cntH[3] => LessThan0.IN17
cntH[3] => LessThan1.IN17
cntH[3] => LessThan2.IN17
cntH[3] => LessThan3.IN17
cntH[4] => LessThan0.IN16
cntH[4] => LessThan1.IN16
cntH[4] => LessThan2.IN16
cntH[4] => LessThan3.IN16
cntH[5] => LessThan0.IN15
cntH[5] => LessThan1.IN15
cntH[5] => LessThan2.IN15
cntH[5] => LessThan3.IN15
cntH[6] => LessThan0.IN14
cntH[6] => LessThan1.IN14
cntH[6] => LessThan2.IN14
cntH[6] => LessThan3.IN14
cntH[7] => LessThan0.IN13
cntH[7] => LessThan1.IN13
cntH[7] => LessThan2.IN13
cntH[7] => LessThan3.IN13
cntH[8] => LessThan0.IN12
cntH[8] => LessThan1.IN12
cntH[8] => LessThan2.IN12
cntH[8] => LessThan3.IN12
cntH[9] => LessThan0.IN11
cntH[9] => LessThan1.IN11
cntH[9] => LessThan2.IN11
cntH[9] => LessThan3.IN11
reset => state~5.DATAIN
Hs <= Hs.DB_MAX_OUTPUT_PORT_TYPE
H_blanck <= H_blanck.DB_MAX_OUTPUT_PORT_TYPE


|Pong|PLL25M:inst19
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|Pong|PLL25M:inst19|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Pong|contador_horizontal:inst27
clk => x~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
reset => cnt[3].ACLR
reset => cnt[4].ACLR
reset => cnt[5].ACLR
reset => cnt[6].ACLR
reset => cnt[7].ACLR
reset => cnt[8].ACLR
reset => cnt[9].ACLR
reset => x~reg0.ENA
enable => x.OUTPUTSELECT
enable => cnt[9].ENA
enable => cnt[8].ENA
enable => cnt[7].ENA
enable => cnt[6].ENA
enable => cnt[5].ENA
enable => cnt[4].ENA
enable => cnt[3].ENA
enable => cnt[2].ENA
enable => cnt[1].ENA
enable => cnt[0].ENA
q[0] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
x <= x~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pong|Vertical:inst10
clk => state~3.DATAIN
cntV[0] => LessThan0.IN20
cntV[0] => LessThan1.IN20
cntV[0] => LessThan2.IN20
cntV[0] => LessThan3.IN20
cntV[1] => LessThan0.IN19
cntV[1] => LessThan1.IN19
cntV[1] => LessThan2.IN19
cntV[1] => LessThan3.IN19
cntV[2] => LessThan0.IN18
cntV[2] => LessThan1.IN18
cntV[2] => LessThan2.IN18
cntV[2] => LessThan3.IN18
cntV[3] => LessThan0.IN17
cntV[3] => LessThan1.IN17
cntV[3] => LessThan2.IN17
cntV[3] => LessThan3.IN17
cntV[4] => LessThan0.IN16
cntV[4] => LessThan1.IN16
cntV[4] => LessThan2.IN16
cntV[4] => LessThan3.IN16
cntV[5] => LessThan0.IN15
cntV[5] => LessThan1.IN15
cntV[5] => LessThan2.IN15
cntV[5] => LessThan3.IN15
cntV[6] => LessThan0.IN14
cntV[6] => LessThan1.IN14
cntV[6] => LessThan2.IN14
cntV[6] => LessThan3.IN14
cntV[7] => LessThan0.IN13
cntV[7] => LessThan1.IN13
cntV[7] => LessThan2.IN13
cntV[7] => LessThan3.IN13
cntV[8] => LessThan0.IN12
cntV[8] => LessThan1.IN12
cntV[8] => LessThan2.IN12
cntV[8] => LessThan3.IN12
cntV[9] => LessThan0.IN11
cntV[9] => LessThan1.IN11
cntV[9] => LessThan2.IN11
cntV[9] => LessThan3.IN11
reset => state~5.DATAIN
Vs <= Vs.DB_MAX_OUTPUT_PORT_TYPE
V_blanck <= V_blanck.DB_MAX_OUTPUT_PORT_TYPE


|Pong|contador_vertical:inst28
clk => x~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
reset => cnt[3].ACLR
reset => cnt[4].ACLR
reset => cnt[5].ACLR
reset => cnt[6].ACLR
reset => cnt[7].ACLR
reset => cnt[8].ACLR
reset => cnt[9].ACLR
reset => x~reg0.ENA
enable => x.OUTPUTSELECT
enable => cnt[9].ENA
enable => cnt[8].ENA
enable => cnt[7].ENA
enable => cnt[6].ENA
enable => cnt[5].ENA
enable => cnt[4].ENA
enable => cnt[3].ENA
enable => cnt[2].ENA
enable => cnt[1].ENA
enable => cnt[0].ENA
q[0] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
x <= x~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pong|Movimiento:inst21
direccion[0] => process_0.IN1
direccion[1] => process_0.IN1
direccion[2] => process_0.IN1
direccion[3] => process_0.IN1
reset => rst.IN1
reset => Colision~reg0.ACLR
reset => b2_ejey[0].PRESET
reset => b2_ejey[1].ACLR
reset => b2_ejey[2].ACLR
reset => b2_ejey[3].ACLR
reset => b2_ejey[4].ACLR
reset => b2_ejey[5].PRESET
reset => b2_ejey[6].PRESET
reset => b2_ejey[7].PRESET
reset => b2_ejey[8].ACLR
reset => b1_ejey[0].PRESET
reset => b1_ejey[1].ACLR
reset => b1_ejey[2].ACLR
reset => b1_ejey[3].ACLR
reset => b1_ejey[4].ACLR
reset => b1_ejey[5].PRESET
reset => b1_ejey[6].PRESET
reset => b1_ejey[7].PRESET
reset => b1_ejey[8].ACLR
reset => esperando_start.PRESET
reset => vidas_p2[0].PRESET
reset => vidas_p2[1].PRESET
reset => vidas_p1[0].PRESET
reset => vidas_p1[1].PRESET
reset => Vy[0].PRESET
reset => Vy[1].PRESET
reset => Vy[2].ACLR
reset => Vy[3].ACLR
reset => Vx[0].PRESET
reset => Vx[1].PRESET
reset => Vx[2].ACLR
reset => Vx[3].ACLR
reset => cnt_inty[0].PRESET
reset => cnt_inty[1].ACLR
reset => cnt_inty[2].ACLR
reset => cnt_intx[0].PRESET
reset => cnt_intx[1].ACLR
reset => cnt_intx[2].ACLR
reset => dirx[0].PRESET
reset => dirx[1].ACLR
reset => diry[0].PRESET
reset => diry[1].ACLR
reset => p_ejex[9].IN1
reset => rst.ENA
enable60hz => rst.CLK
enable60hz => Colision~reg0.CLK
enable60hz => b2_ejey[0].CLK
enable60hz => b2_ejey[1].CLK
enable60hz => b2_ejey[2].CLK
enable60hz => b2_ejey[3].CLK
enable60hz => b2_ejey[4].CLK
enable60hz => b2_ejey[5].CLK
enable60hz => b2_ejey[6].CLK
enable60hz => b2_ejey[7].CLK
enable60hz => b2_ejey[8].CLK
enable60hz => b1_ejey[0].CLK
enable60hz => b1_ejey[1].CLK
enable60hz => b1_ejey[2].CLK
enable60hz => b1_ejey[3].CLK
enable60hz => b1_ejey[4].CLK
enable60hz => b1_ejey[5].CLK
enable60hz => b1_ejey[6].CLK
enable60hz => b1_ejey[7].CLK
enable60hz => b1_ejey[8].CLK
enable60hz => esperando_start.CLK
enable60hz => vidas_p2[0].CLK
enable60hz => vidas_p2[1].CLK
enable60hz => vidas_p1[0].CLK
enable60hz => vidas_p1[1].CLK
enable60hz => Vy[0].CLK
enable60hz => Vy[1].CLK
enable60hz => Vy[2].CLK
enable60hz => Vy[3].CLK
enable60hz => Vx[0].CLK
enable60hz => Vx[1].CLK
enable60hz => Vx[2].CLK
enable60hz => Vx[3].CLK
enable60hz => cnt_inty[0].CLK
enable60hz => cnt_inty[1].CLK
enable60hz => cnt_inty[2].CLK
enable60hz => cnt_intx[0].CLK
enable60hz => cnt_intx[1].CLK
enable60hz => cnt_intx[2].CLK
enable60hz => dirx[0].CLK
enable60hz => dirx[1].CLK
enable60hz => diry[0].CLK
enable60hz => diry[1].CLK
enable60hz => p_ejey[0].CLK
enable60hz => p_ejey[1].CLK
enable60hz => p_ejey[2].CLK
enable60hz => p_ejey[3].CLK
enable60hz => p_ejey[4].CLK
enable60hz => p_ejey[5].CLK
enable60hz => p_ejey[6].CLK
enable60hz => p_ejey[7].CLK
enable60hz => p_ejey[8].CLK
enable60hz => p_ejey[9].CLK
enable60hz => p_ejex[0].CLK
enable60hz => p_ejex[1].CLK
enable60hz => p_ejex[2].CLK
enable60hz => p_ejex[3].CLK
enable60hz => p_ejex[4].CLK
enable60hz => p_ejex[5].CLK
enable60hz => p_ejex[6].CLK
enable60hz => p_ejex[7].CLK
enable60hz => p_ejex[8].CLK
enable60hz => p_ejex[9].CLK
start => vidas_p1.OUTPUTSELECT
start => vidas_p1.OUTPUTSELECT
start => vidas_p2.OUTPUTSELECT
start => vidas_p2.OUTPUTSELECT
start => esperando_start.OUTPUTSELECT
Pelota_x[0] <= p_ejex[0].DB_MAX_OUTPUT_PORT_TYPE
Pelota_x[1] <= p_ejex[1].DB_MAX_OUTPUT_PORT_TYPE
Pelota_x[2] <= p_ejex[2].DB_MAX_OUTPUT_PORT_TYPE
Pelota_x[3] <= p_ejex[3].DB_MAX_OUTPUT_PORT_TYPE
Pelota_x[4] <= p_ejex[4].DB_MAX_OUTPUT_PORT_TYPE
Pelota_x[5] <= p_ejex[5].DB_MAX_OUTPUT_PORT_TYPE
Pelota_x[6] <= p_ejex[6].DB_MAX_OUTPUT_PORT_TYPE
Pelota_x[7] <= p_ejex[7].DB_MAX_OUTPUT_PORT_TYPE
Pelota_x[8] <= p_ejex[8].DB_MAX_OUTPUT_PORT_TYPE
Pelota_x[9] <= p_ejex[9].DB_MAX_OUTPUT_PORT_TYPE
Pelota_y[0] <= p_ejey[0].DB_MAX_OUTPUT_PORT_TYPE
Pelota_y[1] <= p_ejey[1].DB_MAX_OUTPUT_PORT_TYPE
Pelota_y[2] <= p_ejey[2].DB_MAX_OUTPUT_PORT_TYPE
Pelota_y[3] <= p_ejey[3].DB_MAX_OUTPUT_PORT_TYPE
Pelota_y[4] <= p_ejey[4].DB_MAX_OUTPUT_PORT_TYPE
Pelota_y[5] <= p_ejey[5].DB_MAX_OUTPUT_PORT_TYPE
Pelota_y[6] <= p_ejey[6].DB_MAX_OUTPUT_PORT_TYPE
Pelota_y[7] <= p_ejey[7].DB_MAX_OUTPUT_PORT_TYPE
Pelota_y[8] <= p_ejey[8].DB_MAX_OUTPUT_PORT_TYPE
Pelota_y[9] <= p_ejey[9].DB_MAX_OUTPUT_PORT_TYPE
Barra1[0] <= b1_ejey[0].DB_MAX_OUTPUT_PORT_TYPE
Barra1[1] <= b1_ejey[1].DB_MAX_OUTPUT_PORT_TYPE
Barra1[2] <= b1_ejey[2].DB_MAX_OUTPUT_PORT_TYPE
Barra1[3] <= b1_ejey[3].DB_MAX_OUTPUT_PORT_TYPE
Barra1[4] <= b1_ejey[4].DB_MAX_OUTPUT_PORT_TYPE
Barra1[5] <= b1_ejey[5].DB_MAX_OUTPUT_PORT_TYPE
Barra1[6] <= b1_ejey[6].DB_MAX_OUTPUT_PORT_TYPE
Barra1[7] <= b1_ejey[7].DB_MAX_OUTPUT_PORT_TYPE
Barra1[8] <= b1_ejey[8].DB_MAX_OUTPUT_PORT_TYPE
Barra2[0] <= b2_ejey[0].DB_MAX_OUTPUT_PORT_TYPE
Barra2[1] <= b2_ejey[1].DB_MAX_OUTPUT_PORT_TYPE
Barra2[2] <= b2_ejey[2].DB_MAX_OUTPUT_PORT_TYPE
Barra2[3] <= b2_ejey[3].DB_MAX_OUTPUT_PORT_TYPE
Barra2[4] <= b2_ejey[4].DB_MAX_OUTPUT_PORT_TYPE
Barra2[5] <= b2_ejey[5].DB_MAX_OUTPUT_PORT_TYPE
Barra2[6] <= b2_ejey[6].DB_MAX_OUTPUT_PORT_TYPE
Barra2[7] <= b2_ejey[7].DB_MAX_OUTPUT_PORT_TYPE
Barra2[8] <= b2_ejey[8].DB_MAX_OUTPUT_PORT_TYPE
Vidas_player1[0] <= vidas_p1[0].DB_MAX_OUTPUT_PORT_TYPE
Vidas_player1[1] <= vidas_p1[1].DB_MAX_OUTPUT_PORT_TYPE
Vidas_player2[0] <= vidas_p2[0].DB_MAX_OUTPUT_PORT_TYPE
Vidas_player2[1] <= vidas_p2[1].DB_MAX_OUTPUT_PORT_TYPE
Led_gP1 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
Led_gP2 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Colision <= Colision~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pong|reloj:inst4
clk => minutos[0].CLK
clk => minutos[1].CLK
clk => minutos[2].CLK
clk => minutos[3].CLK
clk => segundos_d[0].CLK
clk => segundos_d[1].CLK
clk => segundos_d[2].CLK
clk => segundos_u[0].CLK
clk => segundos_u[1].CLK
clk => segundos_u[2].CLK
clk => segundos_u[3].CLK
clk => enable_60hz~reg0.CLK
clk => pulse_1s.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
reset => process_1.IN0
ganador => process_1.IN1
ganador2 => process_1.IN1
min[0] <= minutos[0].DB_MAX_OUTPUT_PORT_TYPE
min[1] <= minutos[1].DB_MAX_OUTPUT_PORT_TYPE
min[2] <= minutos[2].DB_MAX_OUTPUT_PORT_TYPE
min[3] <= minutos[3].DB_MAX_OUTPUT_PORT_TYPE
seg_u[0] <= segundos_u[0].DB_MAX_OUTPUT_PORT_TYPE
seg_u[1] <= segundos_u[1].DB_MAX_OUTPUT_PORT_TYPE
seg_u[2] <= segundos_u[2].DB_MAX_OUTPUT_PORT_TYPE
seg_u[3] <= segundos_u[3].DB_MAX_OUTPUT_PORT_TYPE
seg_d[0] <= segundos_d[0].DB_MAX_OUTPUT_PORT_TYPE
seg_d[1] <= segundos_d[1].DB_MAX_OUTPUT_PORT_TYPE
seg_d[2] <= segundos_d[2].DB_MAX_OUTPUT_PORT_TYPE
seg_d[3] <= <GND>
enable_60hz <= enable_60hz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pong|Mapear:inst
Corazon[0] => AzulM.DATAB
Corazon[0] => AzulM.DATAB
Corazon[0] => AzulM.DATAB
Corazon[0] => AzulM.DATAB
Corazon[0] => AzulM.DATAB
Corazon[0] => AzulM.DATAB
Corazon[1] => AzulM.DATAB
Corazon[1] => AzulM.DATAB
Corazon[1] => AzulM.DATAB
Corazon[1] => AzulM.DATAB
Corazon[1] => AzulM.DATAB
Corazon[1] => AzulM.DATAB
Corazon[2] => AzulM.DATAB
Corazon[2] => AzulM.DATAB
Corazon[2] => AzulM.DATAB
Corazon[2] => AzulM.DATAB
Corazon[2] => AzulM.DATAB
Corazon[2] => AzulM.DATAB
Corazon[3] => AzulM.DATAB
Corazon[3] => AzulM.DATAB
Corazon[3] => AzulM.DATAB
Corazon[3] => AzulM.DATAB
Corazon[3] => AzulM.DATAB
Corazon[3] => AzulM.DATAB
Corazon[4] => AzulM.DATAB
Corazon[4] => AzulM.DATAB
Corazon[4] => AzulM.DATAB
Corazon[4] => AzulM.DATAB
Corazon[4] => AzulM.DATAB
Corazon[4] => AzulM.DATAB
Corazon[5] => AzulM.DATAB
Corazon[5] => AzulM.DATAB
Corazon[5] => AzulM.DATAB
Corazon[5] => AzulM.DATAB
Corazon[5] => AzulM.DATAB
Corazon[5] => AzulM.DATAB
Corazon[6] => AzulM.DATAB
Corazon[6] => AzulM.DATAB
Corazon[6] => AzulM.DATAB
Corazon[6] => AzulM.DATAB
Corazon[6] => AzulM.DATAB
Corazon[6] => AzulM.DATAB
Corazon[7] => AzulM.DATAB
Corazon[7] => AzulM.DATAB
Corazon[7] => AzulM.DATAB
Corazon[7] => AzulM.DATAB
Corazon[7] => AzulM.DATAB
Corazon[7] => AzulM.DATAB
Corazon[8] => AzulM.DATAB
Corazon[8] => AzulM.DATAB
Corazon[8] => AzulM.DATAB
Corazon[8] => AzulM.DATAB
Corazon[8] => AzulM.DATAB
Corazon[8] => AzulM.DATAB
Corazon[9] => AzulM.DATAB
Corazon[9] => AzulM.DATAB
Corazon[9] => AzulM.DATAB
Corazon[9] => AzulM.DATAB
Corazon[9] => AzulM.DATAB
Corazon[9] => AzulM.DATAB
Corazon[10] => VerdeM.DATAB
Corazon[10] => VerdeM.DATAB
Corazon[10] => VerdeM.DATAB
Corazon[10] => VerdeM.DATAB
Corazon[10] => VerdeM.DATAB
Corazon[10] => VerdeM.DATAB
Corazon[11] => VerdeM.DATAB
Corazon[11] => VerdeM.DATAB
Corazon[11] => VerdeM.DATAB
Corazon[11] => VerdeM.DATAB
Corazon[11] => VerdeM.DATAB
Corazon[11] => VerdeM.DATAB
Corazon[12] => VerdeM.DATAB
Corazon[12] => VerdeM.DATAB
Corazon[12] => VerdeM.DATAB
Corazon[12] => VerdeM.DATAB
Corazon[12] => VerdeM.DATAB
Corazon[12] => VerdeM.DATAB
Corazon[13] => VerdeM.DATAB
Corazon[13] => VerdeM.DATAB
Corazon[13] => VerdeM.DATAB
Corazon[13] => VerdeM.DATAB
Corazon[13] => VerdeM.DATAB
Corazon[13] => VerdeM.DATAB
Corazon[14] => VerdeM.DATAB
Corazon[14] => VerdeM.DATAB
Corazon[14] => VerdeM.DATAB
Corazon[14] => VerdeM.DATAB
Corazon[14] => VerdeM.DATAB
Corazon[14] => VerdeM.DATAB
Corazon[15] => VerdeM.DATAB
Corazon[15] => VerdeM.DATAB
Corazon[15] => VerdeM.DATAB
Corazon[15] => VerdeM.DATAB
Corazon[15] => VerdeM.DATAB
Corazon[15] => VerdeM.DATAB
Corazon[16] => VerdeM.DATAB
Corazon[16] => VerdeM.DATAB
Corazon[16] => VerdeM.DATAB
Corazon[16] => VerdeM.DATAB
Corazon[16] => VerdeM.DATAB
Corazon[16] => VerdeM.DATAB
Corazon[17] => VerdeM.DATAB
Corazon[17] => VerdeM.DATAB
Corazon[17] => VerdeM.DATAB
Corazon[17] => VerdeM.DATAB
Corazon[17] => VerdeM.DATAB
Corazon[17] => VerdeM.DATAB
Corazon[18] => VerdeM.DATAB
Corazon[18] => VerdeM.DATAB
Corazon[18] => VerdeM.DATAB
Corazon[18] => VerdeM.DATAB
Corazon[18] => VerdeM.DATAB
Corazon[18] => VerdeM.DATAB
Corazon[19] => VerdeM.DATAB
Corazon[19] => VerdeM.DATAB
Corazon[19] => VerdeM.DATAB
Corazon[19] => VerdeM.DATAB
Corazon[19] => VerdeM.DATAB
Corazon[19] => VerdeM.DATAB
Corazon[20] => RojoM.DATAB
Corazon[20] => RojoM.DATAB
Corazon[20] => RojoM.DATAB
Corazon[20] => RojoM.DATAB
Corazon[20] => RojoM.DATAB
Corazon[20] => RojoM.DATAB
Corazon[21] => RojoM.DATAB
Corazon[21] => RojoM.DATAB
Corazon[21] => RojoM.DATAB
Corazon[21] => RojoM.DATAB
Corazon[21] => RojoM.DATAB
Corazon[21] => RojoM.DATAB
Corazon[22] => RojoM.DATAB
Corazon[22] => RojoM.DATAB
Corazon[22] => RojoM.DATAB
Corazon[22] => RojoM.DATAB
Corazon[22] => RojoM.DATAB
Corazon[22] => RojoM.DATAB
Corazon[23] => RojoM.DATAB
Corazon[23] => RojoM.DATAB
Corazon[23] => RojoM.DATAB
Corazon[23] => RojoM.DATAB
Corazon[23] => RojoM.DATAB
Corazon[23] => RojoM.DATAB
Corazon[24] => RojoM.DATAB
Corazon[24] => RojoM.DATAB
Corazon[24] => RojoM.DATAB
Corazon[24] => RojoM.DATAB
Corazon[24] => RojoM.DATAB
Corazon[24] => RojoM.DATAB
Corazon[25] => RojoM.DATAB
Corazon[25] => RojoM.DATAB
Corazon[25] => RojoM.DATAB
Corazon[25] => RojoM.DATAB
Corazon[25] => RojoM.DATAB
Corazon[25] => RojoM.DATAB
Corazon[26] => RojoM.DATAB
Corazon[26] => RojoM.DATAB
Corazon[26] => RojoM.DATAB
Corazon[26] => RojoM.DATAB
Corazon[26] => RojoM.DATAB
Corazon[26] => RojoM.DATAB
Corazon[27] => RojoM.DATAB
Corazon[27] => RojoM.DATAB
Corazon[27] => RojoM.DATAB
Corazon[27] => RojoM.DATAB
Corazon[27] => RojoM.DATAB
Corazon[27] => RojoM.DATAB
Corazon[28] => RojoM.DATAB
Corazon[28] => RojoM.DATAB
Corazon[28] => RojoM.DATAB
Corazon[28] => RojoM.DATAB
Corazon[28] => RojoM.DATAB
Corazon[28] => RojoM.DATAB
Corazon[29] => RojoM.DATAB
Corazon[29] => RojoM.DATAB
Corazon[29] => RojoM.DATAB
Corazon[29] => RojoM.DATAB
Corazon[29] => RojoM.DATAB
Corazon[29] => RojoM.DATAB
Corazon_N[0] => AzulM.DATAA
Corazon_N[0] => AzulM.DATAA
Corazon_N[0] => AzulM.DATAA
Corazon_N[0] => AzulM.DATAA
Corazon_N[0] => AzulM.DATAA
Corazon_N[0] => AzulM.DATAA
Corazon_N[1] => AzulM.DATAA
Corazon_N[1] => AzulM.DATAA
Corazon_N[1] => AzulM.DATAA
Corazon_N[1] => AzulM.DATAA
Corazon_N[1] => AzulM.DATAA
Corazon_N[1] => AzulM.DATAA
Corazon_N[2] => AzulM.DATAA
Corazon_N[2] => AzulM.DATAA
Corazon_N[2] => AzulM.DATAA
Corazon_N[2] => AzulM.DATAA
Corazon_N[2] => AzulM.DATAA
Corazon_N[2] => AzulM.DATAA
Corazon_N[3] => AzulM.DATAA
Corazon_N[3] => AzulM.DATAA
Corazon_N[3] => AzulM.DATAA
Corazon_N[3] => AzulM.DATAA
Corazon_N[3] => AzulM.DATAA
Corazon_N[3] => AzulM.DATAA
Corazon_N[4] => AzulM.DATAA
Corazon_N[4] => AzulM.DATAA
Corazon_N[4] => AzulM.DATAA
Corazon_N[4] => AzulM.DATAA
Corazon_N[4] => AzulM.DATAA
Corazon_N[4] => AzulM.DATAA
Corazon_N[5] => AzulM.DATAA
Corazon_N[5] => AzulM.DATAA
Corazon_N[5] => AzulM.DATAA
Corazon_N[5] => AzulM.DATAA
Corazon_N[5] => AzulM.DATAA
Corazon_N[5] => AzulM.DATAA
Corazon_N[6] => AzulM.DATAA
Corazon_N[6] => AzulM.DATAA
Corazon_N[6] => AzulM.DATAA
Corazon_N[6] => AzulM.DATAA
Corazon_N[6] => AzulM.DATAA
Corazon_N[6] => AzulM.DATAA
Corazon_N[7] => AzulM.DATAA
Corazon_N[7] => AzulM.DATAA
Corazon_N[7] => AzulM.DATAA
Corazon_N[7] => AzulM.DATAA
Corazon_N[7] => AzulM.DATAA
Corazon_N[7] => AzulM.DATAA
Corazon_N[8] => AzulM.DATAA
Corazon_N[8] => AzulM.DATAA
Corazon_N[8] => AzulM.DATAA
Corazon_N[8] => AzulM.DATAA
Corazon_N[8] => AzulM.DATAA
Corazon_N[8] => AzulM.DATAA
Corazon_N[9] => AzulM.DATAA
Corazon_N[9] => AzulM.DATAA
Corazon_N[9] => AzulM.DATAA
Corazon_N[9] => AzulM.DATAA
Corazon_N[9] => AzulM.DATAA
Corazon_N[9] => AzulM.DATAA
Corazon_N[10] => VerdeM.DATAA
Corazon_N[10] => VerdeM.DATAA
Corazon_N[10] => VerdeM.DATAA
Corazon_N[10] => VerdeM.DATAA
Corazon_N[10] => VerdeM.DATAA
Corazon_N[10] => VerdeM.DATAA
Corazon_N[11] => VerdeM.DATAA
Corazon_N[11] => VerdeM.DATAA
Corazon_N[11] => VerdeM.DATAA
Corazon_N[11] => VerdeM.DATAA
Corazon_N[11] => VerdeM.DATAA
Corazon_N[11] => VerdeM.DATAA
Corazon_N[12] => VerdeM.DATAA
Corazon_N[12] => VerdeM.DATAA
Corazon_N[12] => VerdeM.DATAA
Corazon_N[12] => VerdeM.DATAA
Corazon_N[12] => VerdeM.DATAA
Corazon_N[12] => VerdeM.DATAA
Corazon_N[13] => VerdeM.DATAA
Corazon_N[13] => VerdeM.DATAA
Corazon_N[13] => VerdeM.DATAA
Corazon_N[13] => VerdeM.DATAA
Corazon_N[13] => VerdeM.DATAA
Corazon_N[13] => VerdeM.DATAA
Corazon_N[14] => VerdeM.DATAA
Corazon_N[14] => VerdeM.DATAA
Corazon_N[14] => VerdeM.DATAA
Corazon_N[14] => VerdeM.DATAA
Corazon_N[14] => VerdeM.DATAA
Corazon_N[14] => VerdeM.DATAA
Corazon_N[15] => VerdeM.DATAA
Corazon_N[15] => VerdeM.DATAA
Corazon_N[15] => VerdeM.DATAA
Corazon_N[15] => VerdeM.DATAA
Corazon_N[15] => VerdeM.DATAA
Corazon_N[15] => VerdeM.DATAA
Corazon_N[16] => VerdeM.DATAA
Corazon_N[16] => VerdeM.DATAA
Corazon_N[16] => VerdeM.DATAA
Corazon_N[16] => VerdeM.DATAA
Corazon_N[16] => VerdeM.DATAA
Corazon_N[16] => VerdeM.DATAA
Corazon_N[17] => VerdeM.DATAA
Corazon_N[17] => VerdeM.DATAA
Corazon_N[17] => VerdeM.DATAA
Corazon_N[17] => VerdeM.DATAA
Corazon_N[17] => VerdeM.DATAA
Corazon_N[17] => VerdeM.DATAA
Corazon_N[18] => VerdeM.DATAA
Corazon_N[18] => VerdeM.DATAA
Corazon_N[18] => VerdeM.DATAA
Corazon_N[18] => VerdeM.DATAA
Corazon_N[18] => VerdeM.DATAA
Corazon_N[18] => VerdeM.DATAA
Corazon_N[19] => VerdeM.DATAA
Corazon_N[19] => VerdeM.DATAA
Corazon_N[19] => VerdeM.DATAA
Corazon_N[19] => VerdeM.DATAA
Corazon_N[19] => VerdeM.DATAA
Corazon_N[19] => VerdeM.DATAA
Corazon_N[20] => RojoM.DATAA
Corazon_N[20] => RojoM.DATAA
Corazon_N[20] => RojoM.DATAA
Corazon_N[20] => RojoM.DATAA
Corazon_N[20] => RojoM.DATAA
Corazon_N[20] => RojoM.DATAA
Corazon_N[21] => RojoM.DATAA
Corazon_N[21] => RojoM.DATAA
Corazon_N[21] => RojoM.DATAA
Corazon_N[21] => RojoM.DATAA
Corazon_N[21] => RojoM.DATAA
Corazon_N[21] => RojoM.DATAA
Corazon_N[22] => RojoM.DATAA
Corazon_N[22] => RojoM.DATAA
Corazon_N[22] => RojoM.DATAA
Corazon_N[22] => RojoM.DATAA
Corazon_N[22] => RojoM.DATAA
Corazon_N[22] => RojoM.DATAA
Corazon_N[23] => RojoM.DATAA
Corazon_N[23] => RojoM.DATAA
Corazon_N[23] => RojoM.DATAA
Corazon_N[23] => RojoM.DATAA
Corazon_N[23] => RojoM.DATAA
Corazon_N[23] => RojoM.DATAA
Corazon_N[24] => RojoM.DATAA
Corazon_N[24] => RojoM.DATAA
Corazon_N[24] => RojoM.DATAA
Corazon_N[24] => RojoM.DATAA
Corazon_N[24] => RojoM.DATAA
Corazon_N[24] => RojoM.DATAA
Corazon_N[25] => RojoM.DATAA
Corazon_N[25] => RojoM.DATAA
Corazon_N[25] => RojoM.DATAA
Corazon_N[25] => RojoM.DATAA
Corazon_N[25] => RojoM.DATAA
Corazon_N[25] => RojoM.DATAA
Corazon_N[26] => RojoM.DATAA
Corazon_N[26] => RojoM.DATAA
Corazon_N[26] => RojoM.DATAA
Corazon_N[26] => RojoM.DATAA
Corazon_N[26] => RojoM.DATAA
Corazon_N[26] => RojoM.DATAA
Corazon_N[27] => RojoM.DATAA
Corazon_N[27] => RojoM.DATAA
Corazon_N[27] => RojoM.DATAA
Corazon_N[27] => RojoM.DATAA
Corazon_N[27] => RojoM.DATAA
Corazon_N[27] => RojoM.DATAA
Corazon_N[28] => RojoM.DATAA
Corazon_N[28] => RojoM.DATAA
Corazon_N[28] => RojoM.DATAA
Corazon_N[28] => RojoM.DATAA
Corazon_N[28] => RojoM.DATAA
Corazon_N[28] => RojoM.DATAA
Corazon_N[29] => RojoM.DATAA
Corazon_N[29] => RojoM.DATAA
Corazon_N[29] => RojoM.DATAA
Corazon_N[29] => RojoM.DATAA
Corazon_N[29] => RojoM.DATAA
Corazon_N[29] => RojoM.DATAA
Trofeo[0] => AzulM.DATAB
Trofeo[0] => AzulM.DATAB
Trofeo[1] => AzulM.DATAB
Trofeo[1] => AzulM.DATAB
Trofeo[2] => AzulM.DATAB
Trofeo[2] => AzulM.DATAB
Trofeo[3] => AzulM.DATAB
Trofeo[3] => AzulM.DATAB
Trofeo[4] => AzulM.DATAB
Trofeo[4] => AzulM.DATAB
Trofeo[5] => AzulM.DATAB
Trofeo[5] => AzulM.DATAB
Trofeo[6] => AzulM.DATAB
Trofeo[6] => AzulM.DATAB
Trofeo[7] => AzulM.DATAB
Trofeo[7] => AzulM.DATAB
Trofeo[8] => AzulM.DATAB
Trofeo[8] => AzulM.DATAB
Trofeo[9] => AzulM.DATAB
Trofeo[9] => AzulM.DATAB
Trofeo[10] => VerdeM.DATAB
Trofeo[10] => VerdeM.DATAB
Trofeo[11] => VerdeM.DATAB
Trofeo[11] => VerdeM.DATAB
Trofeo[12] => VerdeM.DATAB
Trofeo[12] => VerdeM.DATAB
Trofeo[13] => VerdeM.DATAB
Trofeo[13] => VerdeM.DATAB
Trofeo[14] => VerdeM.DATAB
Trofeo[14] => VerdeM.DATAB
Trofeo[15] => VerdeM.DATAB
Trofeo[15] => VerdeM.DATAB
Trofeo[16] => VerdeM.DATAB
Trofeo[16] => VerdeM.DATAB
Trofeo[17] => VerdeM.DATAB
Trofeo[17] => VerdeM.DATAB
Trofeo[18] => VerdeM.DATAB
Trofeo[18] => VerdeM.DATAB
Trofeo[19] => VerdeM.DATAB
Trofeo[19] => VerdeM.DATAB
Trofeo[20] => RojoM.DATAB
Trofeo[20] => RojoM.DATAB
Trofeo[21] => RojoM.DATAB
Trofeo[21] => RojoM.DATAB
Trofeo[22] => RojoM.DATAB
Trofeo[22] => RojoM.DATAB
Trofeo[23] => RojoM.DATAB
Trofeo[23] => RojoM.DATAB
Trofeo[24] => RojoM.DATAB
Trofeo[24] => RojoM.DATAB
Trofeo[25] => RojoM.DATAB
Trofeo[25] => RojoM.DATAB
Trofeo[26] => RojoM.DATAB
Trofeo[26] => RojoM.DATAB
Trofeo[27] => RojoM.DATAB
Trofeo[27] => RojoM.DATAB
Trofeo[28] => RojoM.DATAB
Trofeo[28] => RojoM.DATAB
Trofeo[29] => RojoM.DATAB
Trofeo[29] => RojoM.DATAB
Winner[0] => AzulM.DATAB
Winner[0] => AzulM.DATAB
Winner[1] => AzulM.DATAB
Winner[1] => AzulM.DATAB
Winner[2] => AzulM.DATAB
Winner[2] => AzulM.DATAB
Winner[3] => AzulM.DATAB
Winner[3] => AzulM.DATAB
Winner[4] => AzulM.DATAB
Winner[4] => AzulM.DATAB
Winner[5] => AzulM.DATAB
Winner[5] => AzulM.DATAB
Winner[6] => AzulM.DATAB
Winner[6] => AzulM.DATAB
Winner[7] => AzulM.DATAB
Winner[7] => AzulM.DATAB
Winner[8] => AzulM.DATAB
Winner[8] => AzulM.DATAB
Winner[9] => AzulM.DATAB
Winner[9] => AzulM.DATAB
Winner[10] => VerdeM.DATAB
Winner[10] => VerdeM.DATAB
Winner[11] => VerdeM.DATAB
Winner[11] => VerdeM.DATAB
Winner[12] => VerdeM.DATAB
Winner[12] => VerdeM.DATAB
Winner[13] => VerdeM.DATAB
Winner[13] => VerdeM.DATAB
Winner[14] => VerdeM.DATAB
Winner[14] => VerdeM.DATAB
Winner[15] => VerdeM.DATAB
Winner[15] => VerdeM.DATAB
Winner[16] => VerdeM.DATAB
Winner[16] => VerdeM.DATAB
Winner[17] => VerdeM.DATAB
Winner[17] => VerdeM.DATAB
Winner[18] => VerdeM.DATAB
Winner[18] => VerdeM.DATAB
Winner[19] => VerdeM.DATAB
Winner[19] => VerdeM.DATAB
Winner[20] => RojoM.DATAB
Winner[20] => RojoM.DATAB
Winner[21] => RojoM.DATAB
Winner[21] => RojoM.DATAB
Winner[22] => RojoM.DATAB
Winner[22] => RojoM.DATAB
Winner[23] => RojoM.DATAB
Winner[23] => RojoM.DATAB
Winner[24] => RojoM.DATAB
Winner[24] => RojoM.DATAB
Winner[25] => RojoM.DATAB
Winner[25] => RojoM.DATAB
Winner[26] => RojoM.DATAB
Winner[26] => RojoM.DATAB
Winner[27] => RojoM.DATAB
Winner[27] => RojoM.DATAB
Winner[28] => RojoM.DATAB
Winner[28] => RojoM.DATAB
Winner[29] => RojoM.DATAB
Winner[29] => RojoM.DATAB
Loser[0] => AzulM.DATAB
Loser[0] => AzulM.DATAB
Loser[1] => AzulM.DATAB
Loser[1] => AzulM.DATAB
Loser[2] => AzulM.DATAB
Loser[2] => AzulM.DATAB
Loser[3] => AzulM.DATAB
Loser[3] => AzulM.DATAB
Loser[4] => AzulM.DATAB
Loser[4] => AzulM.DATAB
Loser[5] => AzulM.DATAB
Loser[5] => AzulM.DATAB
Loser[6] => AzulM.DATAB
Loser[6] => AzulM.DATAB
Loser[7] => AzulM.DATAB
Loser[7] => AzulM.DATAB
Loser[8] => AzulM.DATAB
Loser[8] => AzulM.DATAB
Loser[9] => AzulM.DATAB
Loser[9] => AzulM.DATAB
Loser[10] => VerdeM.DATAB
Loser[10] => VerdeM.DATAB
Loser[11] => VerdeM.DATAB
Loser[11] => VerdeM.DATAB
Loser[12] => VerdeM.DATAB
Loser[12] => VerdeM.DATAB
Loser[13] => VerdeM.DATAB
Loser[13] => VerdeM.DATAB
Loser[14] => VerdeM.DATAB
Loser[14] => VerdeM.DATAB
Loser[15] => VerdeM.DATAB
Loser[15] => VerdeM.DATAB
Loser[16] => VerdeM.DATAB
Loser[16] => VerdeM.DATAB
Loser[17] => VerdeM.DATAB
Loser[17] => VerdeM.DATAB
Loser[18] => VerdeM.DATAB
Loser[18] => VerdeM.DATAB
Loser[19] => VerdeM.DATAB
Loser[19] => VerdeM.DATAB
Loser[20] => RojoM.DATAB
Loser[20] => RojoM.DATAB
Loser[21] => RojoM.DATAB
Loser[21] => RojoM.DATAB
Loser[22] => RojoM.DATAB
Loser[22] => RojoM.DATAB
Loser[23] => RojoM.DATAB
Loser[23] => RojoM.DATAB
Loser[24] => RojoM.DATAB
Loser[24] => RojoM.DATAB
Loser[25] => RojoM.DATAB
Loser[25] => RojoM.DATAB
Loser[26] => RojoM.DATAB
Loser[26] => RojoM.DATAB
Loser[27] => RojoM.DATAB
Loser[27] => RojoM.DATAB
Loser[28] => RojoM.DATAB
Loser[28] => RojoM.DATAB
Loser[29] => RojoM.DATAB
Loser[29] => RojoM.DATAB
Calavera[0] => AzulM.DATAB
Calavera[0] => AzulM.DATAB
Calavera[1] => AzulM.DATAB
Calavera[1] => AzulM.DATAB
Calavera[2] => AzulM.DATAB
Calavera[2] => AzulM.DATAB
Calavera[3] => AzulM.DATAB
Calavera[3] => AzulM.DATAB
Calavera[4] => AzulM.DATAB
Calavera[4] => AzulM.DATAB
Calavera[5] => AzulM.DATAB
Calavera[5] => AzulM.DATAB
Calavera[6] => AzulM.DATAB
Calavera[6] => AzulM.DATAB
Calavera[7] => AzulM.DATAB
Calavera[7] => AzulM.DATAB
Calavera[8] => AzulM.DATAB
Calavera[8] => AzulM.DATAB
Calavera[9] => AzulM.DATAB
Calavera[9] => AzulM.DATAB
Calavera[10] => VerdeM.DATAB
Calavera[10] => VerdeM.DATAB
Calavera[11] => VerdeM.DATAB
Calavera[11] => VerdeM.DATAB
Calavera[12] => VerdeM.DATAB
Calavera[12] => VerdeM.DATAB
Calavera[13] => VerdeM.DATAB
Calavera[13] => VerdeM.DATAB
Calavera[14] => VerdeM.DATAB
Calavera[14] => VerdeM.DATAB
Calavera[15] => VerdeM.DATAB
Calavera[15] => VerdeM.DATAB
Calavera[16] => VerdeM.DATAB
Calavera[16] => VerdeM.DATAB
Calavera[17] => VerdeM.DATAB
Calavera[17] => VerdeM.DATAB
Calavera[18] => VerdeM.DATAB
Calavera[18] => VerdeM.DATAB
Calavera[19] => VerdeM.DATAB
Calavera[19] => VerdeM.DATAB
Calavera[20] => RojoM.DATAB
Calavera[20] => RojoM.DATAB
Calavera[21] => RojoM.DATAB
Calavera[21] => RojoM.DATAB
Calavera[22] => RojoM.DATAB
Calavera[22] => RojoM.DATAB
Calavera[23] => RojoM.DATAB
Calavera[23] => RojoM.DATAB
Calavera[24] => RojoM.DATAB
Calavera[24] => RojoM.DATAB
Calavera[25] => RojoM.DATAB
Calavera[25] => RojoM.DATAB
Calavera[26] => RojoM.DATAB
Calavera[26] => RojoM.DATAB
Calavera[27] => RojoM.DATAB
Calavera[27] => RojoM.DATAB
Calavera[28] => RojoM.DATAB
Calavera[28] => RojoM.DATAB
Calavera[29] => RojoM.DATAB
Calavera[29] => RojoM.DATAB
cntH[0] => LessThan0.IN20
cntH[0] => LessThan1.IN20
cntH[0] => LessThan4.IN10
cntH[0] => LessThan5.IN18
cntH[0] => Add3.IN22
cntH[0] => LessThan11.IN20
cntH[0] => LessThan14.IN20
cntH[0] => LessThan17.IN20
cntH[0] => LessThan18.IN20
cntH[0] => LessThan19.IN20
cntH[0] => LessThan22.IN20
cntH[0] => LessThan23.IN20
cntH[0] => LessThan26.IN20
cntH[0] => LessThan27.IN20
cntH[0] => LessThan29.IN20
cntH[0] => LessThan30.IN20
cntH[0] => LessThan32.IN20
cntH[0] => LessThan33.IN20
cntH[0] => LessThan35.IN20
cntH[0] => LessThan36.IN20
cntH[0] => LessThan38.IN20
cntH[0] => LessThan39.IN20
cntH[0] => LessThan41.IN20
cntH[0] => LessThan42.IN20
cntH[0] => Add9.IN20
cntH[0] => Add10.IN20
cntH[0] => Add11.IN20
cntH[0] => LessThan85.IN20
cntH[0] => LessThan86.IN20
cntH[0] => LessThan89.IN20
cntH[0] => LessThan90.IN20
cntH[0] => LessThan91.IN20
cntH[0] => LessThan92.IN20
cntH[0] => LessThan93.IN20
cntH[0] => LessThan94.IN20
cntH[0] => LessThan95.IN20
cntH[0] => LessThan96.IN20
cntH[0] => LessThan97.IN20
cntH[0] => LessThan98.IN20
cntH[0] => LessThan101.IN20
cntH[0] => LessThan102.IN20
cntH[0] => LessThan105.IN20
cntH[0] => LessThan106.IN20
cntH[0] => LessThan109.IN20
cntH[0] => LessThan110.IN20
cntH[1] => LessThan0.IN19
cntH[1] => LessThan1.IN19
cntH[1] => LessThan4.IN9
cntH[1] => LessThan5.IN17
cntH[1] => Add3.IN21
cntH[1] => LessThan11.IN19
cntH[1] => LessThan14.IN19
cntH[1] => LessThan17.IN19
cntH[1] => LessThan18.IN19
cntH[1] => LessThan19.IN19
cntH[1] => LessThan22.IN19
cntH[1] => LessThan23.IN19
cntH[1] => LessThan26.IN19
cntH[1] => LessThan27.IN19
cntH[1] => LessThan29.IN19
cntH[1] => LessThan30.IN19
cntH[1] => LessThan32.IN19
cntH[1] => LessThan33.IN19
cntH[1] => LessThan35.IN19
cntH[1] => LessThan36.IN19
cntH[1] => LessThan38.IN19
cntH[1] => LessThan39.IN19
cntH[1] => LessThan41.IN19
cntH[1] => LessThan42.IN19
cntH[1] => Add9.IN19
cntH[1] => Add10.IN19
cntH[1] => Add11.IN19
cntH[1] => LessThan85.IN19
cntH[1] => LessThan86.IN19
cntH[1] => LessThan89.IN19
cntH[1] => LessThan90.IN19
cntH[1] => LessThan91.IN19
cntH[1] => LessThan92.IN19
cntH[1] => LessThan93.IN19
cntH[1] => LessThan94.IN19
cntH[1] => LessThan95.IN19
cntH[1] => LessThan96.IN19
cntH[1] => LessThan97.IN19
cntH[1] => LessThan98.IN19
cntH[1] => LessThan101.IN19
cntH[1] => LessThan102.IN19
cntH[1] => LessThan105.IN19
cntH[1] => LessThan106.IN19
cntH[1] => LessThan109.IN19
cntH[1] => LessThan110.IN19
cntH[2] => LessThan0.IN18
cntH[2] => LessThan1.IN18
cntH[2] => LessThan4.IN8
cntH[2] => LessThan5.IN16
cntH[2] => Add3.IN20
cntH[2] => LessThan11.IN18
cntH[2] => LessThan14.IN18
cntH[2] => LessThan17.IN18
cntH[2] => LessThan18.IN18
cntH[2] => LessThan19.IN18
cntH[2] => LessThan22.IN18
cntH[2] => LessThan23.IN18
cntH[2] => LessThan26.IN18
cntH[2] => LessThan27.IN18
cntH[2] => LessThan29.IN18
cntH[2] => LessThan30.IN18
cntH[2] => LessThan32.IN18
cntH[2] => LessThan33.IN18
cntH[2] => LessThan35.IN18
cntH[2] => LessThan36.IN18
cntH[2] => LessThan38.IN18
cntH[2] => LessThan39.IN18
cntH[2] => LessThan41.IN18
cntH[2] => LessThan42.IN18
cntH[2] => Add9.IN18
cntH[2] => Add10.IN18
cntH[2] => Add11.IN18
cntH[2] => LessThan85.IN18
cntH[2] => LessThan86.IN18
cntH[2] => LessThan89.IN18
cntH[2] => LessThan90.IN18
cntH[2] => LessThan91.IN18
cntH[2] => LessThan92.IN18
cntH[2] => LessThan93.IN18
cntH[2] => LessThan94.IN18
cntH[2] => LessThan95.IN18
cntH[2] => LessThan96.IN18
cntH[2] => LessThan97.IN18
cntH[2] => LessThan98.IN18
cntH[2] => LessThan101.IN18
cntH[2] => LessThan102.IN18
cntH[2] => LessThan105.IN18
cntH[2] => LessThan106.IN18
cntH[2] => LessThan109.IN18
cntH[2] => LessThan110.IN18
cntH[3] => LessThan0.IN17
cntH[3] => LessThan1.IN17
cntH[3] => LessThan4.IN7
cntH[3] => LessThan5.IN15
cntH[3] => Add3.IN19
cntH[3] => LessThan11.IN17
cntH[3] => LessThan14.IN17
cntH[3] => LessThan17.IN17
cntH[3] => LessThan18.IN17
cntH[3] => LessThan19.IN17
cntH[3] => LessThan22.IN17
cntH[3] => LessThan23.IN17
cntH[3] => LessThan26.IN17
cntH[3] => LessThan27.IN17
cntH[3] => LessThan29.IN17
cntH[3] => LessThan30.IN17
cntH[3] => LessThan32.IN17
cntH[3] => LessThan33.IN17
cntH[3] => LessThan35.IN17
cntH[3] => LessThan36.IN17
cntH[3] => LessThan38.IN17
cntH[3] => LessThan39.IN17
cntH[3] => LessThan41.IN17
cntH[3] => LessThan42.IN17
cntH[3] => Add9.IN17
cntH[3] => Add10.IN17
cntH[3] => Add11.IN17
cntH[3] => LessThan85.IN17
cntH[3] => LessThan86.IN17
cntH[3] => LessThan89.IN17
cntH[3] => LessThan90.IN17
cntH[3] => LessThan91.IN17
cntH[3] => LessThan92.IN17
cntH[3] => LessThan93.IN17
cntH[3] => LessThan94.IN17
cntH[3] => LessThan95.IN17
cntH[3] => LessThan96.IN17
cntH[3] => LessThan97.IN17
cntH[3] => LessThan98.IN17
cntH[3] => LessThan101.IN17
cntH[3] => LessThan102.IN17
cntH[3] => LessThan105.IN17
cntH[3] => LessThan106.IN17
cntH[3] => LessThan109.IN17
cntH[3] => LessThan110.IN17
cntH[4] => LessThan0.IN16
cntH[4] => LessThan1.IN16
cntH[4] => LessThan4.IN6
cntH[4] => LessThan5.IN14
cntH[4] => Add3.IN18
cntH[4] => LessThan11.IN16
cntH[4] => LessThan14.IN16
cntH[4] => LessThan17.IN16
cntH[4] => LessThan18.IN16
cntH[4] => LessThan19.IN16
cntH[4] => LessThan22.IN16
cntH[4] => LessThan23.IN16
cntH[4] => LessThan26.IN16
cntH[4] => LessThan27.IN16
cntH[4] => LessThan29.IN16
cntH[4] => LessThan30.IN16
cntH[4] => LessThan32.IN16
cntH[4] => LessThan33.IN16
cntH[4] => LessThan35.IN16
cntH[4] => LessThan36.IN16
cntH[4] => LessThan38.IN16
cntH[4] => LessThan39.IN16
cntH[4] => LessThan41.IN16
cntH[4] => LessThan42.IN16
cntH[4] => Add9.IN16
cntH[4] => Add10.IN16
cntH[4] => Add11.IN16
cntH[4] => LessThan85.IN16
cntH[4] => LessThan86.IN16
cntH[4] => LessThan89.IN16
cntH[4] => LessThan90.IN16
cntH[4] => LessThan91.IN16
cntH[4] => LessThan92.IN16
cntH[4] => LessThan93.IN16
cntH[4] => LessThan94.IN16
cntH[4] => LessThan95.IN16
cntH[4] => LessThan96.IN16
cntH[4] => LessThan97.IN16
cntH[4] => LessThan98.IN16
cntH[4] => LessThan101.IN16
cntH[4] => LessThan102.IN16
cntH[4] => LessThan105.IN16
cntH[4] => LessThan106.IN16
cntH[4] => LessThan109.IN16
cntH[4] => LessThan110.IN16
cntH[5] => LessThan0.IN15
cntH[5] => LessThan1.IN15
cntH[5] => LessThan4.IN5
cntH[5] => LessThan5.IN13
cntH[5] => Add3.IN17
cntH[5] => LessThan11.IN15
cntH[5] => LessThan14.IN15
cntH[5] => LessThan17.IN15
cntH[5] => LessThan18.IN15
cntH[5] => LessThan19.IN15
cntH[5] => LessThan22.IN15
cntH[5] => LessThan23.IN15
cntH[5] => LessThan26.IN15
cntH[5] => LessThan27.IN15
cntH[5] => LessThan29.IN15
cntH[5] => LessThan30.IN15
cntH[5] => LessThan32.IN15
cntH[5] => LessThan33.IN15
cntH[5] => LessThan35.IN15
cntH[5] => LessThan36.IN15
cntH[5] => LessThan38.IN15
cntH[5] => LessThan39.IN15
cntH[5] => LessThan41.IN15
cntH[5] => LessThan42.IN15
cntH[5] => Add9.IN15
cntH[5] => Add10.IN15
cntH[5] => Add11.IN15
cntH[5] => LessThan85.IN15
cntH[5] => LessThan86.IN15
cntH[5] => LessThan89.IN15
cntH[5] => LessThan90.IN15
cntH[5] => LessThan91.IN15
cntH[5] => LessThan92.IN15
cntH[5] => LessThan93.IN15
cntH[5] => LessThan94.IN15
cntH[5] => LessThan95.IN15
cntH[5] => LessThan96.IN15
cntH[5] => LessThan97.IN15
cntH[5] => LessThan98.IN15
cntH[5] => LessThan101.IN15
cntH[5] => LessThan102.IN15
cntH[5] => LessThan105.IN15
cntH[5] => LessThan106.IN15
cntH[5] => LessThan109.IN15
cntH[5] => LessThan110.IN15
cntH[6] => LessThan0.IN14
cntH[6] => LessThan1.IN14
cntH[6] => LessThan4.IN4
cntH[6] => LessThan5.IN12
cntH[6] => Add3.IN16
cntH[6] => LessThan11.IN14
cntH[6] => LessThan14.IN14
cntH[6] => LessThan17.IN14
cntH[6] => LessThan18.IN14
cntH[6] => LessThan19.IN14
cntH[6] => LessThan22.IN14
cntH[6] => LessThan23.IN14
cntH[6] => LessThan26.IN14
cntH[6] => LessThan27.IN14
cntH[6] => LessThan29.IN14
cntH[6] => LessThan30.IN14
cntH[6] => LessThan32.IN14
cntH[6] => LessThan33.IN14
cntH[6] => LessThan35.IN14
cntH[6] => LessThan36.IN14
cntH[6] => LessThan38.IN14
cntH[6] => LessThan39.IN14
cntH[6] => LessThan41.IN14
cntH[6] => LessThan42.IN14
cntH[6] => Add9.IN14
cntH[6] => Add10.IN14
cntH[6] => Add11.IN14
cntH[6] => LessThan85.IN14
cntH[6] => LessThan86.IN14
cntH[6] => LessThan89.IN14
cntH[6] => LessThan90.IN14
cntH[6] => LessThan91.IN14
cntH[6] => LessThan92.IN14
cntH[6] => LessThan93.IN14
cntH[6] => LessThan94.IN14
cntH[6] => LessThan95.IN14
cntH[6] => LessThan96.IN14
cntH[6] => LessThan97.IN14
cntH[6] => LessThan98.IN14
cntH[6] => LessThan101.IN14
cntH[6] => LessThan102.IN14
cntH[6] => LessThan105.IN14
cntH[6] => LessThan106.IN14
cntH[6] => LessThan109.IN14
cntH[6] => LessThan110.IN14
cntH[7] => LessThan0.IN13
cntH[7] => LessThan1.IN13
cntH[7] => LessThan4.IN3
cntH[7] => LessThan5.IN11
cntH[7] => Add3.IN15
cntH[7] => LessThan11.IN13
cntH[7] => LessThan14.IN13
cntH[7] => LessThan17.IN13
cntH[7] => LessThan18.IN13
cntH[7] => LessThan19.IN13
cntH[7] => LessThan22.IN13
cntH[7] => LessThan23.IN13
cntH[7] => LessThan26.IN13
cntH[7] => LessThan27.IN13
cntH[7] => LessThan29.IN13
cntH[7] => LessThan30.IN13
cntH[7] => LessThan32.IN13
cntH[7] => LessThan33.IN13
cntH[7] => LessThan35.IN13
cntH[7] => LessThan36.IN13
cntH[7] => LessThan38.IN13
cntH[7] => LessThan39.IN13
cntH[7] => LessThan41.IN13
cntH[7] => LessThan42.IN13
cntH[7] => Add9.IN13
cntH[7] => Add10.IN13
cntH[7] => Add11.IN13
cntH[7] => LessThan85.IN13
cntH[7] => LessThan86.IN13
cntH[7] => LessThan89.IN13
cntH[7] => LessThan90.IN13
cntH[7] => LessThan91.IN13
cntH[7] => LessThan92.IN13
cntH[7] => LessThan93.IN13
cntH[7] => LessThan94.IN13
cntH[7] => LessThan95.IN13
cntH[7] => LessThan96.IN13
cntH[7] => LessThan97.IN13
cntH[7] => LessThan98.IN13
cntH[7] => LessThan101.IN13
cntH[7] => LessThan102.IN13
cntH[7] => LessThan105.IN13
cntH[7] => LessThan106.IN13
cntH[7] => LessThan109.IN13
cntH[7] => LessThan110.IN13
cntH[8] => LessThan0.IN12
cntH[8] => LessThan1.IN12
cntH[8] => LessThan4.IN2
cntH[8] => LessThan5.IN10
cntH[8] => Add3.IN14
cntH[8] => LessThan11.IN12
cntH[8] => LessThan14.IN12
cntH[8] => LessThan17.IN12
cntH[8] => LessThan18.IN12
cntH[8] => LessThan19.IN12
cntH[8] => LessThan22.IN12
cntH[8] => LessThan23.IN12
cntH[8] => LessThan26.IN12
cntH[8] => LessThan27.IN12
cntH[8] => LessThan29.IN12
cntH[8] => LessThan30.IN12
cntH[8] => LessThan32.IN12
cntH[8] => LessThan33.IN12
cntH[8] => LessThan35.IN12
cntH[8] => LessThan36.IN12
cntH[8] => LessThan38.IN12
cntH[8] => LessThan39.IN12
cntH[8] => LessThan41.IN12
cntH[8] => LessThan42.IN12
cntH[8] => Add9.IN12
cntH[8] => Add10.IN12
cntH[8] => Add11.IN12
cntH[8] => LessThan85.IN12
cntH[8] => LessThan86.IN12
cntH[8] => LessThan89.IN12
cntH[8] => LessThan90.IN12
cntH[8] => LessThan91.IN12
cntH[8] => LessThan92.IN12
cntH[8] => LessThan93.IN12
cntH[8] => LessThan94.IN12
cntH[8] => LessThan95.IN12
cntH[8] => LessThan96.IN12
cntH[8] => LessThan97.IN12
cntH[8] => LessThan98.IN12
cntH[8] => LessThan101.IN12
cntH[8] => LessThan102.IN12
cntH[8] => LessThan105.IN12
cntH[8] => LessThan106.IN12
cntH[8] => LessThan109.IN12
cntH[8] => LessThan110.IN12
cntH[9] => LessThan0.IN11
cntH[9] => LessThan1.IN11
cntH[9] => LessThan4.IN1
cntH[9] => LessThan5.IN9
cntH[9] => Add3.IN13
cntH[9] => LessThan11.IN11
cntH[9] => LessThan14.IN11
cntH[9] => LessThan17.IN11
cntH[9] => LessThan18.IN11
cntH[9] => LessThan19.IN11
cntH[9] => LessThan22.IN11
cntH[9] => LessThan23.IN11
cntH[9] => LessThan26.IN11
cntH[9] => LessThan27.IN11
cntH[9] => LessThan29.IN11
cntH[9] => LessThan30.IN11
cntH[9] => LessThan32.IN11
cntH[9] => LessThan33.IN11
cntH[9] => LessThan35.IN11
cntH[9] => LessThan36.IN11
cntH[9] => LessThan38.IN11
cntH[9] => LessThan39.IN11
cntH[9] => LessThan41.IN11
cntH[9] => LessThan42.IN11
cntH[9] => Add9.IN11
cntH[9] => Add10.IN11
cntH[9] => Add11.IN11
cntH[9] => LessThan85.IN11
cntH[9] => LessThan86.IN11
cntH[9] => LessThan89.IN11
cntH[9] => LessThan90.IN11
cntH[9] => LessThan91.IN11
cntH[9] => LessThan92.IN11
cntH[9] => LessThan93.IN11
cntH[9] => LessThan94.IN11
cntH[9] => LessThan95.IN11
cntH[9] => LessThan96.IN11
cntH[9] => LessThan97.IN11
cntH[9] => LessThan98.IN11
cntH[9] => LessThan101.IN11
cntH[9] => LessThan102.IN11
cntH[9] => LessThan105.IN11
cntH[9] => LessThan106.IN11
cntH[9] => LessThan109.IN11
cntH[9] => LessThan110.IN11
cntV[0] => LessThan2.IN20
cntV[0] => LessThan3.IN20
cntV[0] => LessThan6.IN10
cntV[0] => LessThan7.IN18
cntV[0] => Add5.IN22
cntV[0] => LessThan9.IN20
cntV[0] => LessThan10.IN20
cntV[0] => LessThan12.IN20
cntV[0] => LessThan13.IN20
cntV[0] => LessThan15.IN20
cntV[0] => LessThan16.IN20
cntV[0] => LessThan20.IN11
cntV[0] => LessThan21.IN14
cntV[0] => LessThan24.IN11
cntV[0] => LessThan25.IN14
cntV[0] => LessThan43.IN20
cntV[0] => Add12.IN20
cntV[0] => LessThan83.IN20
cntV[0] => LessThan84.IN20
cntV[0] => LessThan87.IN20
cntV[0] => LessThan88.IN20
cntV[0] => LessThan99.IN20
cntV[0] => LessThan100.IN20
cntV[0] => LessThan103.IN20
cntV[0] => LessThan104.IN20
cntV[0] => LessThan107.IN20
cntV[0] => LessThan108.IN20
cntV[0] => LessThan111.IN20
cntV[0] => LessThan112.IN20
cntV[1] => LessThan2.IN19
cntV[1] => LessThan3.IN19
cntV[1] => LessThan6.IN9
cntV[1] => LessThan7.IN17
cntV[1] => Add5.IN21
cntV[1] => LessThan9.IN19
cntV[1] => LessThan10.IN19
cntV[1] => LessThan12.IN19
cntV[1] => LessThan13.IN19
cntV[1] => LessThan15.IN19
cntV[1] => LessThan16.IN19
cntV[1] => LessThan20.IN10
cntV[1] => LessThan21.IN13
cntV[1] => LessThan24.IN10
cntV[1] => LessThan25.IN13
cntV[1] => LessThan43.IN19
cntV[1] => Add12.IN19
cntV[1] => LessThan83.IN19
cntV[1] => LessThan84.IN19
cntV[1] => LessThan87.IN19
cntV[1] => LessThan88.IN19
cntV[1] => LessThan99.IN19
cntV[1] => LessThan100.IN19
cntV[1] => LessThan103.IN19
cntV[1] => LessThan104.IN19
cntV[1] => LessThan107.IN19
cntV[1] => LessThan108.IN19
cntV[1] => LessThan111.IN19
cntV[1] => LessThan112.IN19
cntV[2] => LessThan2.IN18
cntV[2] => LessThan3.IN18
cntV[2] => LessThan6.IN8
cntV[2] => LessThan7.IN16
cntV[2] => Add5.IN20
cntV[2] => LessThan9.IN18
cntV[2] => LessThan10.IN18
cntV[2] => LessThan12.IN18
cntV[2] => LessThan13.IN18
cntV[2] => LessThan15.IN18
cntV[2] => LessThan16.IN18
cntV[2] => LessThan20.IN9
cntV[2] => LessThan21.IN12
cntV[2] => LessThan24.IN9
cntV[2] => LessThan25.IN12
cntV[2] => LessThan43.IN18
cntV[2] => Add12.IN18
cntV[2] => LessThan83.IN18
cntV[2] => LessThan84.IN18
cntV[2] => LessThan87.IN18
cntV[2] => LessThan88.IN18
cntV[2] => LessThan99.IN18
cntV[2] => LessThan100.IN18
cntV[2] => LessThan103.IN18
cntV[2] => LessThan104.IN18
cntV[2] => LessThan107.IN18
cntV[2] => LessThan108.IN18
cntV[2] => LessThan111.IN18
cntV[2] => LessThan112.IN18
cntV[3] => LessThan2.IN17
cntV[3] => LessThan3.IN17
cntV[3] => LessThan6.IN7
cntV[3] => LessThan7.IN15
cntV[3] => Add5.IN19
cntV[3] => LessThan9.IN17
cntV[3] => LessThan10.IN17
cntV[3] => LessThan12.IN17
cntV[3] => LessThan13.IN17
cntV[3] => LessThan15.IN17
cntV[3] => LessThan16.IN17
cntV[3] => LessThan20.IN8
cntV[3] => LessThan21.IN11
cntV[3] => LessThan24.IN8
cntV[3] => LessThan25.IN11
cntV[3] => LessThan43.IN17
cntV[3] => Add12.IN17
cntV[3] => LessThan83.IN17
cntV[3] => LessThan84.IN17
cntV[3] => LessThan87.IN17
cntV[3] => LessThan88.IN17
cntV[3] => LessThan99.IN17
cntV[3] => LessThan100.IN17
cntV[3] => LessThan103.IN17
cntV[3] => LessThan104.IN17
cntV[3] => LessThan107.IN17
cntV[3] => LessThan108.IN17
cntV[3] => LessThan111.IN17
cntV[3] => LessThan112.IN17
cntV[4] => LessThan2.IN16
cntV[4] => LessThan3.IN16
cntV[4] => LessThan6.IN6
cntV[4] => LessThan7.IN14
cntV[4] => Add5.IN18
cntV[4] => LessThan9.IN16
cntV[4] => LessThan10.IN16
cntV[4] => LessThan12.IN16
cntV[4] => LessThan13.IN16
cntV[4] => LessThan15.IN16
cntV[4] => LessThan16.IN16
cntV[4] => LessThan20.IN7
cntV[4] => LessThan21.IN10
cntV[4] => LessThan24.IN7
cntV[4] => LessThan25.IN10
cntV[4] => LessThan43.IN16
cntV[4] => Add12.IN16
cntV[4] => LessThan83.IN16
cntV[4] => LessThan84.IN16
cntV[4] => LessThan87.IN16
cntV[4] => LessThan88.IN16
cntV[4] => LessThan99.IN16
cntV[4] => LessThan100.IN16
cntV[4] => LessThan103.IN16
cntV[4] => LessThan104.IN16
cntV[4] => LessThan107.IN16
cntV[4] => LessThan108.IN16
cntV[4] => LessThan111.IN16
cntV[4] => LessThan112.IN16
cntV[5] => LessThan2.IN15
cntV[5] => LessThan3.IN15
cntV[5] => LessThan6.IN5
cntV[5] => LessThan7.IN13
cntV[5] => Add5.IN17
cntV[5] => LessThan9.IN15
cntV[5] => LessThan10.IN15
cntV[5] => LessThan12.IN15
cntV[5] => LessThan13.IN15
cntV[5] => LessThan15.IN15
cntV[5] => LessThan16.IN15
cntV[5] => LessThan20.IN6
cntV[5] => LessThan21.IN9
cntV[5] => LessThan24.IN6
cntV[5] => LessThan25.IN9
cntV[5] => LessThan43.IN15
cntV[5] => Add12.IN15
cntV[5] => LessThan83.IN15
cntV[5] => LessThan84.IN15
cntV[5] => LessThan87.IN15
cntV[5] => LessThan88.IN15
cntV[5] => LessThan99.IN15
cntV[5] => LessThan100.IN15
cntV[5] => LessThan103.IN15
cntV[5] => LessThan104.IN15
cntV[5] => LessThan107.IN15
cntV[5] => LessThan108.IN15
cntV[5] => LessThan111.IN15
cntV[5] => LessThan112.IN15
cntV[6] => LessThan2.IN14
cntV[6] => LessThan3.IN14
cntV[6] => LessThan6.IN4
cntV[6] => LessThan7.IN12
cntV[6] => Add5.IN16
cntV[6] => LessThan9.IN14
cntV[6] => LessThan10.IN14
cntV[6] => LessThan12.IN14
cntV[6] => LessThan13.IN14
cntV[6] => LessThan15.IN14
cntV[6] => LessThan16.IN14
cntV[6] => LessThan20.IN5
cntV[6] => LessThan21.IN8
cntV[6] => LessThan24.IN5
cntV[6] => LessThan25.IN8
cntV[6] => LessThan43.IN14
cntV[6] => Add12.IN14
cntV[6] => LessThan83.IN14
cntV[6] => LessThan84.IN14
cntV[6] => LessThan87.IN14
cntV[6] => LessThan88.IN14
cntV[6] => LessThan99.IN14
cntV[6] => LessThan100.IN14
cntV[6] => LessThan103.IN14
cntV[6] => LessThan104.IN14
cntV[6] => LessThan107.IN14
cntV[6] => LessThan108.IN14
cntV[6] => LessThan111.IN14
cntV[6] => LessThan112.IN14
cntV[7] => LessThan2.IN13
cntV[7] => LessThan3.IN13
cntV[7] => LessThan6.IN3
cntV[7] => LessThan7.IN11
cntV[7] => Add5.IN15
cntV[7] => LessThan9.IN13
cntV[7] => LessThan10.IN13
cntV[7] => LessThan12.IN13
cntV[7] => LessThan13.IN13
cntV[7] => LessThan15.IN13
cntV[7] => LessThan16.IN13
cntV[7] => LessThan20.IN4
cntV[7] => LessThan21.IN7
cntV[7] => LessThan24.IN4
cntV[7] => LessThan25.IN7
cntV[7] => LessThan43.IN13
cntV[7] => Add12.IN13
cntV[7] => LessThan83.IN13
cntV[7] => LessThan84.IN13
cntV[7] => LessThan87.IN13
cntV[7] => LessThan88.IN13
cntV[7] => LessThan99.IN13
cntV[7] => LessThan100.IN13
cntV[7] => LessThan103.IN13
cntV[7] => LessThan104.IN13
cntV[7] => LessThan107.IN13
cntV[7] => LessThan108.IN13
cntV[7] => LessThan111.IN13
cntV[7] => LessThan112.IN13
cntV[8] => LessThan2.IN12
cntV[8] => LessThan3.IN12
cntV[8] => LessThan6.IN2
cntV[8] => LessThan7.IN10
cntV[8] => Add5.IN14
cntV[8] => LessThan9.IN12
cntV[8] => LessThan10.IN12
cntV[8] => LessThan12.IN12
cntV[8] => LessThan13.IN12
cntV[8] => LessThan15.IN12
cntV[8] => LessThan16.IN12
cntV[8] => LessThan20.IN3
cntV[8] => LessThan21.IN6
cntV[8] => LessThan24.IN3
cntV[8] => LessThan25.IN6
cntV[8] => LessThan43.IN12
cntV[8] => Add12.IN12
cntV[8] => LessThan83.IN12
cntV[8] => LessThan84.IN12
cntV[8] => LessThan87.IN12
cntV[8] => LessThan88.IN12
cntV[8] => LessThan99.IN12
cntV[8] => LessThan100.IN12
cntV[8] => LessThan103.IN12
cntV[8] => LessThan104.IN12
cntV[8] => LessThan107.IN12
cntV[8] => LessThan108.IN12
cntV[8] => LessThan111.IN12
cntV[8] => LessThan112.IN12
cntV[9] => LessThan2.IN11
cntV[9] => LessThan3.IN11
cntV[9] => LessThan6.IN1
cntV[9] => LessThan7.IN9
cntV[9] => Add5.IN13
cntV[9] => LessThan9.IN11
cntV[9] => LessThan10.IN11
cntV[9] => LessThan12.IN11
cntV[9] => LessThan13.IN11
cntV[9] => LessThan15.IN11
cntV[9] => LessThan16.IN11
cntV[9] => LessThan20.IN2
cntV[9] => LessThan21.IN5
cntV[9] => LessThan24.IN2
cntV[9] => LessThan25.IN5
cntV[9] => LessThan43.IN11
cntV[9] => Add12.IN11
cntV[9] => LessThan83.IN11
cntV[9] => LessThan84.IN11
cntV[9] => LessThan87.IN11
cntV[9] => LessThan88.IN11
cntV[9] => LessThan99.IN11
cntV[9] => LessThan100.IN11
cntV[9] => LessThan103.IN11
cntV[9] => LessThan104.IN11
cntV[9] => LessThan107.IN11
cntV[9] => LessThan108.IN11
cntV[9] => LessThan111.IN11
cntV[9] => LessThan112.IN11
p_ejex[0] => LessThan4.IN20
p_ejex[0] => LessThan5.IN22
p_ejex[0] => Add3.IN12
p_ejex[1] => LessThan4.IN19
p_ejex[1] => LessThan5.IN21
p_ejex[1] => Add3.IN11
p_ejex[2] => LessThan4.IN18
p_ejex[2] => LessThan5.IN20
p_ejex[2] => Add3.IN10
p_ejex[3] => LessThan4.IN17
p_ejex[3] => LessThan5.IN19
p_ejex[3] => Add2.IN14
p_ejex[4] => LessThan4.IN16
p_ejex[4] => Add0.IN12
p_ejex[4] => Add2.IN13
p_ejex[5] => LessThan4.IN15
p_ejex[5] => Add0.IN11
p_ejex[5] => Add2.IN12
p_ejex[6] => LessThan4.IN14
p_ejex[6] => Add0.IN10
p_ejex[6] => Add2.IN11
p_ejex[7] => LessThan4.IN13
p_ejex[7] => Add0.IN9
p_ejex[7] => Add2.IN10
p_ejex[8] => LessThan4.IN12
p_ejex[8] => Add0.IN8
p_ejex[8] => Add2.IN9
p_ejex[9] => LessThan4.IN11
p_ejex[9] => Add0.IN7
p_ejex[9] => Add2.IN8
p_ejey[0] => LessThan6.IN20
p_ejey[0] => LessThan7.IN22
p_ejey[0] => Add5.IN12
p_ejey[1] => LessThan6.IN19
p_ejey[1] => LessThan7.IN21
p_ejey[1] => Add5.IN11
p_ejey[2] => LessThan6.IN18
p_ejey[2] => LessThan7.IN20
p_ejey[2] => Add5.IN10
p_ejey[3] => LessThan6.IN17
p_ejey[3] => LessThan7.IN19
p_ejey[3] => Add4.IN14
p_ejey[4] => LessThan6.IN16
p_ejey[4] => Add1.IN12
p_ejey[4] => Add4.IN13
p_ejey[5] => LessThan6.IN15
p_ejey[5] => Add1.IN11
p_ejey[5] => Add4.IN12
p_ejey[6] => LessThan6.IN14
p_ejey[6] => Add1.IN10
p_ejey[6] => Add4.IN11
p_ejey[7] => LessThan6.IN13
p_ejey[7] => Add1.IN9
p_ejey[7] => Add4.IN10
p_ejey[8] => LessThan6.IN12
p_ejey[8] => Add1.IN8
p_ejey[8] => Add4.IN9
p_ejey[9] => LessThan6.IN11
p_ejey[9] => Add1.IN7
p_ejey[9] => Add4.IN8
b1_ejey[0] => LessThan20.IN20
b1_ejey[0] => LessThan21.IN20
b1_ejey[1] => LessThan20.IN19
b1_ejey[1] => LessThan21.IN19
b1_ejey[2] => LessThan20.IN18
b1_ejey[2] => LessThan21.IN18
b1_ejey[3] => LessThan20.IN17
b1_ejey[3] => LessThan21.IN17
b1_ejey[4] => LessThan20.IN16
b1_ejey[4] => LessThan21.IN16
b1_ejey[5] => LessThan20.IN15
b1_ejey[5] => LessThan21.IN15
b1_ejey[6] => LessThan20.IN14
b1_ejey[6] => Add7.IN6
b1_ejey[7] => LessThan20.IN13
b1_ejey[7] => Add7.IN5
b1_ejey[8] => LessThan20.IN12
b1_ejey[8] => Add7.IN4
b2_ejey[0] => LessThan24.IN20
b2_ejey[0] => LessThan25.IN20
b2_ejey[1] => LessThan24.IN19
b2_ejey[1] => LessThan25.IN19
b2_ejey[2] => LessThan24.IN18
b2_ejey[2] => LessThan25.IN18
b2_ejey[3] => LessThan24.IN17
b2_ejey[3] => LessThan25.IN17
b2_ejey[4] => LessThan24.IN16
b2_ejey[4] => LessThan25.IN16
b2_ejey[5] => LessThan24.IN15
b2_ejey[5] => LessThan25.IN15
b2_ejey[6] => LessThan24.IN14
b2_ejey[6] => Add8.IN6
b2_ejey[7] => LessThan24.IN13
b2_ejey[7] => Add8.IN5
b2_ejey[8] => LessThan24.IN12
b2_ejey[8] => Add8.IN4
vidas_p1[0] => LessThan28.IN4
vidas_p1[0] => LessThan31.IN4
vidas_p1[0] => LessThan34.IN4
vidas_p1[0] => Equal1.IN1
vidas_p1[1] => LessThan28.IN3
vidas_p1[1] => LessThan31.IN3
vidas_p1[1] => LessThan34.IN3
vidas_p1[1] => Equal1.IN0
vidas_p2[0] => LessThan37.IN4
vidas_p2[0] => LessThan40.IN4
vidas_p2[0] => LessThan44.IN4
vidas_p2[0] => Equal0.IN1
vidas_p2[1] => LessThan37.IN3
vidas_p2[1] => LessThan40.IN3
vidas_p2[1] => LessThan44.IN3
vidas_p2[1] => Equal0.IN0
RojoM[0] <= RojoM.DB_MAX_OUTPUT_PORT_TYPE
RojoM[1] <= RojoM.DB_MAX_OUTPUT_PORT_TYPE
RojoM[2] <= RojoM.DB_MAX_OUTPUT_PORT_TYPE
RojoM[3] <= RojoM.DB_MAX_OUTPUT_PORT_TYPE
RojoM[4] <= RojoM.DB_MAX_OUTPUT_PORT_TYPE
RojoM[5] <= RojoM.DB_MAX_OUTPUT_PORT_TYPE
RojoM[6] <= RojoM.DB_MAX_OUTPUT_PORT_TYPE
RojoM[7] <= RojoM.DB_MAX_OUTPUT_PORT_TYPE
RojoM[8] <= RojoM.DB_MAX_OUTPUT_PORT_TYPE
RojoM[9] <= RojoM.DB_MAX_OUTPUT_PORT_TYPE
VerdeM[0] <= VerdeM.DB_MAX_OUTPUT_PORT_TYPE
VerdeM[1] <= VerdeM.DB_MAX_OUTPUT_PORT_TYPE
VerdeM[2] <= VerdeM.DB_MAX_OUTPUT_PORT_TYPE
VerdeM[3] <= VerdeM.DB_MAX_OUTPUT_PORT_TYPE
VerdeM[4] <= VerdeM.DB_MAX_OUTPUT_PORT_TYPE
VerdeM[5] <= VerdeM.DB_MAX_OUTPUT_PORT_TYPE
VerdeM[6] <= VerdeM.DB_MAX_OUTPUT_PORT_TYPE
VerdeM[7] <= VerdeM.DB_MAX_OUTPUT_PORT_TYPE
VerdeM[8] <= VerdeM.DB_MAX_OUTPUT_PORT_TYPE
VerdeM[9] <= VerdeM.DB_MAX_OUTPUT_PORT_TYPE
AzulM[0] <= AzulM.DB_MAX_OUTPUT_PORT_TYPE
AzulM[1] <= AzulM.DB_MAX_OUTPUT_PORT_TYPE
AzulM[2] <= AzulM.DB_MAX_OUTPUT_PORT_TYPE
AzulM[3] <= AzulM.DB_MAX_OUTPUT_PORT_TYPE
AzulM[4] <= AzulM.DB_MAX_OUTPUT_PORT_TYPE
AzulM[5] <= AzulM.DB_MAX_OUTPUT_PORT_TYPE
AzulM[6] <= AzulM.DB_MAX_OUTPUT_PORT_TYPE
AzulM[7] <= AzulM.DB_MAX_OUTPUT_PORT_TYPE
AzulM[8] <= AzulM.DB_MAX_OUTPUT_PORT_TYPE
AzulM[9] <= AzulM.DB_MAX_OUTPUT_PORT_TYPE
min[0] => Mux0.IN19
min[0] => Mux1.IN19
min[0] => Mux2.IN19
min[0] => Mux3.IN19
min[0] => Mux4.IN19
min[0] => Mux5.IN19
min[0] => Mux6.IN19
min[1] => Mux0.IN18
min[1] => Mux1.IN18
min[1] => Mux2.IN18
min[1] => Mux3.IN18
min[1] => Mux4.IN18
min[1] => Mux5.IN18
min[1] => Mux6.IN18
min[2] => Mux0.IN17
min[2] => Mux1.IN17
min[2] => Mux2.IN17
min[2] => Mux3.IN17
min[2] => Mux4.IN17
min[2] => Mux5.IN17
min[2] => Mux6.IN17
min[3] => Mux0.IN16
min[3] => Mux1.IN16
min[3] => Mux2.IN16
min[3] => Mux3.IN16
min[3] => Mux4.IN16
min[3] => Mux5.IN16
min[3] => Mux6.IN16
seg_u[0] => Mux14.IN19
seg_u[0] => Mux15.IN19
seg_u[0] => Mux16.IN19
seg_u[0] => Mux17.IN19
seg_u[0] => Mux18.IN19
seg_u[0] => Mux19.IN19
seg_u[0] => Mux20.IN19
seg_u[1] => Mux14.IN18
seg_u[1] => Mux15.IN18
seg_u[1] => Mux16.IN18
seg_u[1] => Mux17.IN18
seg_u[1] => Mux18.IN18
seg_u[1] => Mux19.IN18
seg_u[1] => Mux20.IN18
seg_u[2] => Mux14.IN17
seg_u[2] => Mux15.IN17
seg_u[2] => Mux16.IN17
seg_u[2] => Mux17.IN17
seg_u[2] => Mux18.IN17
seg_u[2] => Mux19.IN17
seg_u[2] => Mux20.IN17
seg_u[3] => Mux14.IN16
seg_u[3] => Mux15.IN16
seg_u[3] => Mux16.IN16
seg_u[3] => Mux17.IN16
seg_u[3] => Mux18.IN16
seg_u[3] => Mux19.IN16
seg_u[3] => Mux20.IN16
seg_d[0] => Mux7.IN19
seg_d[0] => Mux8.IN19
seg_d[0] => Mux9.IN19
seg_d[0] => Mux10.IN19
seg_d[0] => Mux11.IN19
seg_d[0] => Mux12.IN19
seg_d[0] => Mux13.IN19
seg_d[1] => Mux7.IN18
seg_d[1] => Mux8.IN18
seg_d[1] => Mux9.IN18
seg_d[1] => Mux10.IN18
seg_d[1] => Mux11.IN18
seg_d[1] => Mux12.IN18
seg_d[1] => Mux13.IN18
seg_d[2] => Mux7.IN17
seg_d[2] => Mux8.IN17
seg_d[2] => Mux9.IN17
seg_d[2] => Mux10.IN17
seg_d[2] => Mux11.IN17
seg_d[2] => Mux12.IN17
seg_d[2] => Mux13.IN17
seg_d[3] => Mux7.IN16
seg_d[3] => Mux8.IN16
seg_d[3] => Mux9.IN16
seg_d[3] => Mux10.IN16
seg_d[3] => Mux11.IN16
seg_d[3] => Mux12.IN16
seg_d[3] => Mux13.IN16


|Pong|calavera:inst14
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]


|Pong|calavera:inst14|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_u591:auto_generated.address_a[0]
address_a[1] => altsyncram_u591:auto_generated.address_a[1]
address_a[2] => altsyncram_u591:auto_generated.address_a[2]
address_a[3] => altsyncram_u591:auto_generated.address_a[3]
address_a[4] => altsyncram_u591:auto_generated.address_a[4]
address_a[5] => altsyncram_u591:auto_generated.address_a[5]
address_a[6] => altsyncram_u591:auto_generated.address_a[6]
address_a[7] => altsyncram_u591:auto_generated.address_a[7]
address_a[8] => altsyncram_u591:auto_generated.address_a[8]
address_a[9] => altsyncram_u591:auto_generated.address_a[9]
address_a[10] => altsyncram_u591:auto_generated.address_a[10]
address_a[11] => altsyncram_u591:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u591:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_u591:auto_generated.q_a[0]
q_a[1] <= altsyncram_u591:auto_generated.q_a[1]
q_a[2] <= altsyncram_u591:auto_generated.q_a[2]
q_a[3] <= altsyncram_u591:auto_generated.q_a[3]
q_a[4] <= altsyncram_u591:auto_generated.q_a[4]
q_a[5] <= altsyncram_u591:auto_generated.q_a[5]
q_a[6] <= altsyncram_u591:auto_generated.q_a[6]
q_a[7] <= altsyncram_u591:auto_generated.q_a[7]
q_a[8] <= altsyncram_u591:auto_generated.q_a[8]
q_a[9] <= altsyncram_u591:auto_generated.q_a[9]
q_a[10] <= altsyncram_u591:auto_generated.q_a[10]
q_a[11] <= altsyncram_u591:auto_generated.q_a[11]
q_a[12] <= altsyncram_u591:auto_generated.q_a[12]
q_a[13] <= altsyncram_u591:auto_generated.q_a[13]
q_a[14] <= altsyncram_u591:auto_generated.q_a[14]
q_a[15] <= altsyncram_u591:auto_generated.q_a[15]
q_a[16] <= altsyncram_u591:auto_generated.q_a[16]
q_a[17] <= altsyncram_u591:auto_generated.q_a[17]
q_a[18] <= altsyncram_u591:auto_generated.q_a[18]
q_a[19] <= altsyncram_u591:auto_generated.q_a[19]
q_a[20] <= altsyncram_u591:auto_generated.q_a[20]
q_a[21] <= altsyncram_u591:auto_generated.q_a[21]
q_a[22] <= altsyncram_u591:auto_generated.q_a[22]
q_a[23] <= altsyncram_u591:auto_generated.q_a[23]
q_a[24] <= altsyncram_u591:auto_generated.q_a[24]
q_a[25] <= altsyncram_u591:auto_generated.q_a[25]
q_a[26] <= altsyncram_u591:auto_generated.q_a[26]
q_a[27] <= altsyncram_u591:auto_generated.q_a[27]
q_a[28] <= altsyncram_u591:auto_generated.q_a[28]
q_a[29] <= altsyncram_u591:auto_generated.q_a[29]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Pong|calavera:inst14|altsyncram:altsyncram_component|altsyncram_u591:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT


|Pong|address:inst29
cntH[0] => LessThan0.IN20
cntH[0] => LessThan1.IN20
cntH[0] => Add0.IN20
cntH[0] => LessThan2.IN20
cntH[0] => LessThan3.IN20
cntH[0] => Add2.IN20
cntH[0] => LessThan4.IN20
cntH[0] => LessThan5.IN20
cntH[0] => Add4.IN20
cntH[0] => LessThan6.IN20
cntH[0] => LessThan7.IN20
cntH[0] => Add6.IN20
cntH[0] => LessThan8.IN20
cntH[0] => LessThan9.IN20
cntH[0] => LessThan10.IN20
cntH[0] => LessThan11.IN20
cntH[0] => LessThan14.IN64
cntH[0] => LessThan15.IN64
cntH[0] => Add16.IN64
cntH[0] => LessThan18.IN64
cntH[0] => LessThan19.IN64
cntH[0] => Add21.IN64
cntH[0] => LessThan22.IN64
cntH[0] => LessThan23.IN64
cntH[0] => Add26.IN64
cntH[0] => LessThan26.IN64
cntH[0] => LessThan27.IN64
cntH[0] => Add31.IN64
cntH[0] => cnt.DATAB
cntH[0] => cnt.DATAB
cntH[1] => LessThan0.IN19
cntH[1] => LessThan1.IN19
cntH[1] => Add0.IN19
cntH[1] => LessThan2.IN19
cntH[1] => LessThan3.IN19
cntH[1] => Add2.IN19
cntH[1] => LessThan4.IN19
cntH[1] => LessThan5.IN19
cntH[1] => Add4.IN19
cntH[1] => LessThan6.IN19
cntH[1] => LessThan7.IN19
cntH[1] => Add6.IN19
cntH[1] => LessThan8.IN19
cntH[1] => LessThan9.IN19
cntH[1] => LessThan10.IN19
cntH[1] => LessThan11.IN19
cntH[1] => Add10.IN18
cntH[1] => LessThan14.IN63
cntH[1] => LessThan15.IN63
cntH[1] => Add16.IN63
cntH[1] => LessThan18.IN63
cntH[1] => LessThan19.IN63
cntH[1] => Add21.IN63
cntH[1] => LessThan22.IN63
cntH[1] => LessThan23.IN63
cntH[1] => Add26.IN63
cntH[1] => LessThan26.IN63
cntH[1] => LessThan27.IN63
cntH[1] => Add31.IN63
cntH[1] => cnt.DATAB
cntH[2] => LessThan0.IN18
cntH[2] => LessThan1.IN18
cntH[2] => Add0.IN18
cntH[2] => LessThan2.IN18
cntH[2] => LessThan3.IN18
cntH[2] => Add2.IN18
cntH[2] => LessThan4.IN18
cntH[2] => LessThan5.IN18
cntH[2] => Add4.IN18
cntH[2] => LessThan6.IN18
cntH[2] => LessThan7.IN18
cntH[2] => Add6.IN18
cntH[2] => LessThan8.IN18
cntH[2] => LessThan9.IN18
cntH[2] => Add8.IN16
cntH[2] => LessThan10.IN18
cntH[2] => LessThan11.IN18
cntH[2] => Add10.IN17
cntH[2] => LessThan14.IN62
cntH[2] => LessThan15.IN62
cntH[2] => Add16.IN62
cntH[2] => LessThan18.IN62
cntH[2] => LessThan19.IN62
cntH[2] => Add21.IN62
cntH[2] => LessThan22.IN62
cntH[2] => LessThan23.IN62
cntH[2] => Add26.IN62
cntH[2] => LessThan26.IN62
cntH[2] => LessThan27.IN62
cntH[2] => Add31.IN62
cntH[3] => LessThan0.IN17
cntH[3] => LessThan1.IN17
cntH[3] => Add0.IN17
cntH[3] => LessThan2.IN17
cntH[3] => LessThan3.IN17
cntH[3] => Add2.IN17
cntH[3] => LessThan4.IN17
cntH[3] => LessThan5.IN17
cntH[3] => Add4.IN17
cntH[3] => LessThan6.IN17
cntH[3] => LessThan7.IN17
cntH[3] => Add6.IN17
cntH[3] => LessThan8.IN17
cntH[3] => LessThan9.IN17
cntH[3] => Add8.IN15
cntH[3] => LessThan10.IN17
cntH[3] => LessThan11.IN17
cntH[3] => Add10.IN16
cntH[3] => LessThan14.IN61
cntH[3] => LessThan15.IN61
cntH[3] => Add16.IN61
cntH[3] => LessThan18.IN61
cntH[3] => LessThan19.IN61
cntH[3] => Add21.IN61
cntH[3] => LessThan22.IN61
cntH[3] => LessThan23.IN61
cntH[3] => Add26.IN61
cntH[3] => LessThan26.IN61
cntH[3] => LessThan27.IN61
cntH[3] => Add31.IN61
cntH[4] => LessThan0.IN16
cntH[4] => LessThan1.IN16
cntH[4] => Add0.IN16
cntH[4] => LessThan2.IN16
cntH[4] => LessThan3.IN16
cntH[4] => Add2.IN16
cntH[4] => LessThan4.IN16
cntH[4] => LessThan5.IN16
cntH[4] => Add4.IN16
cntH[4] => LessThan6.IN16
cntH[4] => LessThan7.IN16
cntH[4] => Add6.IN16
cntH[4] => LessThan8.IN16
cntH[4] => LessThan9.IN16
cntH[4] => Add8.IN14
cntH[4] => LessThan10.IN16
cntH[4] => LessThan11.IN16
cntH[4] => Add10.IN15
cntH[4] => LessThan14.IN60
cntH[4] => LessThan15.IN60
cntH[4] => Add16.IN60
cntH[4] => LessThan18.IN60
cntH[4] => LessThan19.IN60
cntH[4] => Add21.IN60
cntH[4] => LessThan22.IN60
cntH[4] => LessThan23.IN60
cntH[4] => Add26.IN60
cntH[4] => LessThan26.IN60
cntH[4] => LessThan27.IN60
cntH[4] => Add31.IN60
cntH[5] => LessThan0.IN15
cntH[5] => LessThan1.IN15
cntH[5] => Add0.IN15
cntH[5] => LessThan2.IN15
cntH[5] => LessThan3.IN15
cntH[5] => Add2.IN15
cntH[5] => LessThan4.IN15
cntH[5] => LessThan5.IN15
cntH[5] => Add4.IN15
cntH[5] => LessThan6.IN15
cntH[5] => LessThan7.IN15
cntH[5] => Add6.IN15
cntH[5] => LessThan8.IN15
cntH[5] => LessThan9.IN15
cntH[5] => Add8.IN13
cntH[5] => LessThan10.IN15
cntH[5] => LessThan11.IN15
cntH[5] => Add10.IN14
cntH[5] => LessThan14.IN59
cntH[5] => LessThan15.IN59
cntH[5] => Add16.IN59
cntH[5] => LessThan18.IN59
cntH[5] => LessThan19.IN59
cntH[5] => Add21.IN59
cntH[5] => LessThan22.IN59
cntH[5] => LessThan23.IN59
cntH[5] => Add26.IN59
cntH[5] => LessThan26.IN59
cntH[5] => LessThan27.IN59
cntH[5] => Add31.IN59
cntH[6] => LessThan0.IN14
cntH[6] => LessThan1.IN14
cntH[6] => Add0.IN14
cntH[6] => LessThan2.IN14
cntH[6] => LessThan3.IN14
cntH[6] => Add2.IN14
cntH[6] => LessThan4.IN14
cntH[6] => LessThan5.IN14
cntH[6] => Add4.IN14
cntH[6] => LessThan6.IN14
cntH[6] => LessThan7.IN14
cntH[6] => Add6.IN14
cntH[6] => LessThan8.IN14
cntH[6] => LessThan9.IN14
cntH[6] => Add8.IN12
cntH[6] => LessThan10.IN14
cntH[6] => LessThan11.IN14
cntH[6] => Add10.IN13
cntH[6] => LessThan14.IN58
cntH[6] => LessThan15.IN58
cntH[6] => Add16.IN58
cntH[6] => LessThan18.IN58
cntH[6] => LessThan19.IN58
cntH[6] => Add21.IN58
cntH[6] => LessThan22.IN58
cntH[6] => LessThan23.IN58
cntH[6] => Add26.IN58
cntH[6] => LessThan26.IN58
cntH[6] => LessThan27.IN58
cntH[6] => Add31.IN58
cntH[7] => LessThan0.IN13
cntH[7] => LessThan1.IN13
cntH[7] => Add0.IN13
cntH[7] => LessThan2.IN13
cntH[7] => LessThan3.IN13
cntH[7] => Add2.IN13
cntH[7] => LessThan4.IN13
cntH[7] => LessThan5.IN13
cntH[7] => Add4.IN13
cntH[7] => LessThan6.IN13
cntH[7] => LessThan7.IN13
cntH[7] => Add6.IN13
cntH[7] => LessThan8.IN13
cntH[7] => LessThan9.IN13
cntH[7] => Add8.IN11
cntH[7] => LessThan10.IN13
cntH[7] => LessThan11.IN13
cntH[7] => Add10.IN12
cntH[7] => LessThan14.IN57
cntH[7] => LessThan15.IN57
cntH[7] => Add16.IN57
cntH[7] => LessThan18.IN57
cntH[7] => LessThan19.IN57
cntH[7] => Add21.IN57
cntH[7] => LessThan22.IN57
cntH[7] => LessThan23.IN57
cntH[7] => Add26.IN57
cntH[7] => LessThan26.IN57
cntH[7] => LessThan27.IN57
cntH[7] => Add31.IN57
cntH[8] => LessThan0.IN12
cntH[8] => LessThan1.IN12
cntH[8] => Add0.IN12
cntH[8] => LessThan2.IN12
cntH[8] => LessThan3.IN12
cntH[8] => Add2.IN12
cntH[8] => LessThan4.IN12
cntH[8] => LessThan5.IN12
cntH[8] => Add4.IN12
cntH[8] => LessThan6.IN12
cntH[8] => LessThan7.IN12
cntH[8] => Add6.IN12
cntH[8] => LessThan8.IN12
cntH[8] => LessThan9.IN12
cntH[8] => Add8.IN10
cntH[8] => LessThan10.IN12
cntH[8] => LessThan11.IN12
cntH[8] => Add10.IN11
cntH[8] => LessThan14.IN56
cntH[8] => LessThan15.IN56
cntH[8] => Add16.IN56
cntH[8] => LessThan18.IN56
cntH[8] => LessThan19.IN56
cntH[8] => Add21.IN56
cntH[8] => LessThan22.IN56
cntH[8] => LessThan23.IN56
cntH[8] => Add26.IN56
cntH[8] => LessThan26.IN56
cntH[8] => LessThan27.IN56
cntH[8] => Add31.IN56
cntH[9] => LessThan0.IN11
cntH[9] => LessThan1.IN11
cntH[9] => Add0.IN11
cntH[9] => LessThan2.IN11
cntH[9] => LessThan3.IN11
cntH[9] => Add2.IN11
cntH[9] => LessThan4.IN11
cntH[9] => LessThan5.IN11
cntH[9] => Add4.IN11
cntH[9] => LessThan6.IN11
cntH[9] => LessThan7.IN11
cntH[9] => Add6.IN11
cntH[9] => LessThan8.IN11
cntH[9] => LessThan9.IN11
cntH[9] => Add8.IN9
cntH[9] => LessThan10.IN11
cntH[9] => LessThan11.IN11
cntH[9] => Add10.IN10
cntH[9] => LessThan14.IN55
cntH[9] => LessThan15.IN55
cntH[9] => Add16.IN55
cntH[9] => LessThan18.IN55
cntH[9] => LessThan19.IN55
cntH[9] => Add21.IN55
cntH[9] => LessThan22.IN55
cntH[9] => LessThan23.IN55
cntH[9] => Add26.IN55
cntH[9] => LessThan26.IN55
cntH[9] => LessThan27.IN55
cntH[9] => Add31.IN55
cntV[0] => LessThan12.IN20
cntV[0] => LessThan13.IN20
cntV[0] => Add11.IN20
cntV[0] => LessThan16.IN20
cntV[0] => LessThan17.IN20
cntV[0] => Add17.IN20
cntV[0] => LessThan20.IN20
cntV[0] => LessThan21.IN20
cntV[0] => Add23.IN54
cntV[0] => LessThan24.IN20
cntV[0] => LessThan25.IN20
cntV[0] => Mult1.IN19
cntV[0] => LessThan28.IN20
cntV[0] => LessThan29.IN20
cntV[0] => Mult2.IN19
cntV[1] => LessThan12.IN19
cntV[1] => LessThan13.IN19
cntV[1] => Add11.IN19
cntV[1] => LessThan16.IN19
cntV[1] => LessThan17.IN19
cntV[1] => Add17.IN19
cntV[1] => LessThan20.IN19
cntV[1] => LessThan21.IN19
cntV[1] => Add22.IN18
cntV[1] => LessThan24.IN19
cntV[1] => LessThan25.IN19
cntV[1] => Add27.IN18
cntV[1] => LessThan28.IN19
cntV[1] => LessThan29.IN19
cntV[1] => Mult2.IN18
cntV[2] => LessThan12.IN18
cntV[2] => LessThan13.IN18
cntV[2] => Add11.IN18
cntV[2] => LessThan16.IN18
cntV[2] => LessThan17.IN18
cntV[2] => Add17.IN18
cntV[2] => LessThan20.IN18
cntV[2] => LessThan21.IN18
cntV[2] => Add22.IN17
cntV[2] => LessThan24.IN18
cntV[2] => LessThan25.IN18
cntV[2] => Add27.IN17
cntV[2] => LessThan28.IN18
cntV[2] => LessThan29.IN18
cntV[2] => Add32.IN16
cntV[3] => LessThan12.IN17
cntV[3] => LessThan13.IN17
cntV[3] => Add11.IN17
cntV[3] => LessThan16.IN17
cntV[3] => LessThan17.IN17
cntV[3] => Add17.IN17
cntV[3] => LessThan20.IN17
cntV[3] => LessThan21.IN17
cntV[3] => Add22.IN16
cntV[3] => LessThan24.IN17
cntV[3] => LessThan25.IN17
cntV[3] => Add27.IN16
cntV[3] => LessThan28.IN17
cntV[3] => LessThan29.IN17
cntV[3] => Add32.IN15
cntV[4] => LessThan12.IN16
cntV[4] => LessThan13.IN16
cntV[4] => Add11.IN16
cntV[4] => LessThan16.IN16
cntV[4] => LessThan17.IN16
cntV[4] => Add17.IN16
cntV[4] => LessThan20.IN16
cntV[4] => LessThan21.IN16
cntV[4] => Add22.IN15
cntV[4] => LessThan24.IN16
cntV[4] => LessThan25.IN16
cntV[4] => Add27.IN15
cntV[4] => LessThan28.IN16
cntV[4] => LessThan29.IN16
cntV[4] => Add32.IN14
cntV[5] => LessThan12.IN15
cntV[5] => LessThan13.IN15
cntV[5] => Add11.IN15
cntV[5] => LessThan16.IN15
cntV[5] => LessThan17.IN15
cntV[5] => Add17.IN15
cntV[5] => LessThan20.IN15
cntV[5] => LessThan21.IN15
cntV[5] => Add22.IN14
cntV[5] => LessThan24.IN15
cntV[5] => LessThan25.IN15
cntV[5] => Add27.IN14
cntV[5] => LessThan28.IN15
cntV[5] => LessThan29.IN15
cntV[5] => Add32.IN13
cntV[6] => LessThan12.IN14
cntV[6] => LessThan13.IN14
cntV[6] => Add11.IN14
cntV[6] => LessThan16.IN14
cntV[6] => LessThan17.IN14
cntV[6] => Add17.IN14
cntV[6] => LessThan20.IN14
cntV[6] => LessThan21.IN14
cntV[6] => Add22.IN13
cntV[6] => LessThan24.IN14
cntV[6] => LessThan25.IN14
cntV[6] => Add27.IN13
cntV[6] => LessThan28.IN14
cntV[6] => LessThan29.IN14
cntV[6] => Add32.IN12
cntV[7] => LessThan12.IN13
cntV[7] => LessThan13.IN13
cntV[7] => Add11.IN13
cntV[7] => LessThan16.IN13
cntV[7] => LessThan17.IN13
cntV[7] => Add17.IN13
cntV[7] => LessThan20.IN13
cntV[7] => LessThan21.IN13
cntV[7] => Add22.IN12
cntV[7] => LessThan24.IN13
cntV[7] => LessThan25.IN13
cntV[7] => Add27.IN12
cntV[7] => LessThan28.IN13
cntV[7] => LessThan29.IN13
cntV[7] => Add32.IN11
cntV[8] => LessThan12.IN12
cntV[8] => LessThan13.IN12
cntV[8] => Add11.IN12
cntV[8] => LessThan16.IN12
cntV[8] => LessThan17.IN12
cntV[8] => Add17.IN12
cntV[8] => LessThan20.IN12
cntV[8] => LessThan21.IN12
cntV[8] => Add22.IN11
cntV[8] => LessThan24.IN12
cntV[8] => LessThan25.IN12
cntV[8] => Add27.IN11
cntV[8] => LessThan28.IN12
cntV[8] => LessThan29.IN12
cntV[8] => Add32.IN10
cntV[9] => LessThan12.IN11
cntV[9] => LessThan13.IN11
cntV[9] => Add11.IN11
cntV[9] => LessThan16.IN11
cntV[9] => LessThan17.IN11
cntV[9] => Add17.IN11
cntV[9] => LessThan20.IN11
cntV[9] => LessThan21.IN11
cntV[9] => Add22.IN10
cntV[9] => LessThan24.IN11
cntV[9] => LessThan25.IN11
cntV[9] => Add27.IN10
cntV[9] => LessThan28.IN11
cntV[9] => LessThan29.IN11
cntV[9] => Add32.IN9
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
Led_gP1 => Add15.IN62
Led_gP1 => Add20.IN59
Led_gP1 => Add20.IN60
Led_gP1 => Add25.IN62
Led_gP1 => Add30.IN60
Led_gP1 => Add30.IN61
Led_gP1 => Add15.IN63
Led_gP1 => Add15.IN64
Led_gP1 => Add20.IN61
Led_gP1 => Add20.IN62
Led_gP1 => Add20.IN63
Led_gP1 => Add20.IN64
Led_gP1 => Add25.IN63
Led_gP1 => Add25.IN64
Led_gP1 => Add30.IN62
Led_gP1 => Add30.IN63
Led_gP1 => Add30.IN64
address[0] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= cnt[11].DB_MAX_OUTPUT_PORT_TYPE


|Pong|Corazon:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]


|Pong|Corazon:inst3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9091:auto_generated.address_a[0]
address_a[1] => altsyncram_9091:auto_generated.address_a[1]
address_a[2] => altsyncram_9091:auto_generated.address_a[2]
address_a[3] => altsyncram_9091:auto_generated.address_a[3]
address_a[4] => altsyncram_9091:auto_generated.address_a[4]
address_a[5] => altsyncram_9091:auto_generated.address_a[5]
address_a[6] => altsyncram_9091:auto_generated.address_a[6]
address_a[7] => altsyncram_9091:auto_generated.address_a[7]
address_a[8] => altsyncram_9091:auto_generated.address_a[8]
address_a[9] => altsyncram_9091:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9091:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9091:auto_generated.q_a[0]
q_a[1] <= altsyncram_9091:auto_generated.q_a[1]
q_a[2] <= altsyncram_9091:auto_generated.q_a[2]
q_a[3] <= altsyncram_9091:auto_generated.q_a[3]
q_a[4] <= altsyncram_9091:auto_generated.q_a[4]
q_a[5] <= altsyncram_9091:auto_generated.q_a[5]
q_a[6] <= altsyncram_9091:auto_generated.q_a[6]
q_a[7] <= altsyncram_9091:auto_generated.q_a[7]
q_a[8] <= altsyncram_9091:auto_generated.q_a[8]
q_a[9] <= altsyncram_9091:auto_generated.q_a[9]
q_a[10] <= altsyncram_9091:auto_generated.q_a[10]
q_a[11] <= altsyncram_9091:auto_generated.q_a[11]
q_a[12] <= altsyncram_9091:auto_generated.q_a[12]
q_a[13] <= altsyncram_9091:auto_generated.q_a[13]
q_a[14] <= altsyncram_9091:auto_generated.q_a[14]
q_a[15] <= altsyncram_9091:auto_generated.q_a[15]
q_a[16] <= altsyncram_9091:auto_generated.q_a[16]
q_a[17] <= altsyncram_9091:auto_generated.q_a[17]
q_a[18] <= altsyncram_9091:auto_generated.q_a[18]
q_a[19] <= altsyncram_9091:auto_generated.q_a[19]
q_a[20] <= altsyncram_9091:auto_generated.q_a[20]
q_a[21] <= altsyncram_9091:auto_generated.q_a[21]
q_a[22] <= altsyncram_9091:auto_generated.q_a[22]
q_a[23] <= altsyncram_9091:auto_generated.q_a[23]
q_a[24] <= altsyncram_9091:auto_generated.q_a[24]
q_a[25] <= altsyncram_9091:auto_generated.q_a[25]
q_a[26] <= altsyncram_9091:auto_generated.q_a[26]
q_a[27] <= altsyncram_9091:auto_generated.q_a[27]
q_a[28] <= altsyncram_9091:auto_generated.q_a[28]
q_a[29] <= altsyncram_9091:auto_generated.q_a[29]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Pong|Corazon:inst3|altsyncram:altsyncram_component|altsyncram_9091:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT


|Pong|CorazonNe:inst1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]


|Pong|CorazonNe:inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t7a1:auto_generated.address_a[0]
address_a[1] => altsyncram_t7a1:auto_generated.address_a[1]
address_a[2] => altsyncram_t7a1:auto_generated.address_a[2]
address_a[3] => altsyncram_t7a1:auto_generated.address_a[3]
address_a[4] => altsyncram_t7a1:auto_generated.address_a[4]
address_a[5] => altsyncram_t7a1:auto_generated.address_a[5]
address_a[6] => altsyncram_t7a1:auto_generated.address_a[6]
address_a[7] => altsyncram_t7a1:auto_generated.address_a[7]
address_a[8] => altsyncram_t7a1:auto_generated.address_a[8]
address_a[9] => altsyncram_t7a1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t7a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t7a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t7a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t7a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t7a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t7a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t7a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t7a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t7a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_t7a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_t7a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_t7a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_t7a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_t7a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_t7a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_t7a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_t7a1:auto_generated.q_a[15]
q_a[16] <= altsyncram_t7a1:auto_generated.q_a[16]
q_a[17] <= altsyncram_t7a1:auto_generated.q_a[17]
q_a[18] <= altsyncram_t7a1:auto_generated.q_a[18]
q_a[19] <= altsyncram_t7a1:auto_generated.q_a[19]
q_a[20] <= altsyncram_t7a1:auto_generated.q_a[20]
q_a[21] <= altsyncram_t7a1:auto_generated.q_a[21]
q_a[22] <= altsyncram_t7a1:auto_generated.q_a[22]
q_a[23] <= altsyncram_t7a1:auto_generated.q_a[23]
q_a[24] <= altsyncram_t7a1:auto_generated.q_a[24]
q_a[25] <= altsyncram_t7a1:auto_generated.q_a[25]
q_a[26] <= altsyncram_t7a1:auto_generated.q_a[26]
q_a[27] <= altsyncram_t7a1:auto_generated.q_a[27]
q_a[28] <= altsyncram_t7a1:auto_generated.q_a[28]
q_a[29] <= altsyncram_t7a1:auto_generated.q_a[29]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Pong|CorazonNe:inst1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT


|Pong|loser:inst12
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]


|Pong|loser:inst12|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vj81:auto_generated.address_a[0]
address_a[1] => altsyncram_vj81:auto_generated.address_a[1]
address_a[2] => altsyncram_vj81:auto_generated.address_a[2]
address_a[3] => altsyncram_vj81:auto_generated.address_a[3]
address_a[4] => altsyncram_vj81:auto_generated.address_a[4]
address_a[5] => altsyncram_vj81:auto_generated.address_a[5]
address_a[6] => altsyncram_vj81:auto_generated.address_a[6]
address_a[7] => altsyncram_vj81:auto_generated.address_a[7]
address_a[8] => altsyncram_vj81:auto_generated.address_a[8]
address_a[9] => altsyncram_vj81:auto_generated.address_a[9]
address_a[10] => altsyncram_vj81:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vj81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vj81:auto_generated.q_a[0]
q_a[1] <= altsyncram_vj81:auto_generated.q_a[1]
q_a[2] <= altsyncram_vj81:auto_generated.q_a[2]
q_a[3] <= altsyncram_vj81:auto_generated.q_a[3]
q_a[4] <= altsyncram_vj81:auto_generated.q_a[4]
q_a[5] <= altsyncram_vj81:auto_generated.q_a[5]
q_a[6] <= altsyncram_vj81:auto_generated.q_a[6]
q_a[7] <= altsyncram_vj81:auto_generated.q_a[7]
q_a[8] <= altsyncram_vj81:auto_generated.q_a[8]
q_a[9] <= altsyncram_vj81:auto_generated.q_a[9]
q_a[10] <= altsyncram_vj81:auto_generated.q_a[10]
q_a[11] <= altsyncram_vj81:auto_generated.q_a[11]
q_a[12] <= altsyncram_vj81:auto_generated.q_a[12]
q_a[13] <= altsyncram_vj81:auto_generated.q_a[13]
q_a[14] <= altsyncram_vj81:auto_generated.q_a[14]
q_a[15] <= altsyncram_vj81:auto_generated.q_a[15]
q_a[16] <= altsyncram_vj81:auto_generated.q_a[16]
q_a[17] <= altsyncram_vj81:auto_generated.q_a[17]
q_a[18] <= altsyncram_vj81:auto_generated.q_a[18]
q_a[19] <= altsyncram_vj81:auto_generated.q_a[19]
q_a[20] <= altsyncram_vj81:auto_generated.q_a[20]
q_a[21] <= altsyncram_vj81:auto_generated.q_a[21]
q_a[22] <= altsyncram_vj81:auto_generated.q_a[22]
q_a[23] <= altsyncram_vj81:auto_generated.q_a[23]
q_a[24] <= altsyncram_vj81:auto_generated.q_a[24]
q_a[25] <= altsyncram_vj81:auto_generated.q_a[25]
q_a[26] <= altsyncram_vj81:auto_generated.q_a[26]
q_a[27] <= altsyncram_vj81:auto_generated.q_a[27]
q_a[28] <= altsyncram_vj81:auto_generated.q_a[28]
q_a[29] <= altsyncram_vj81:auto_generated.q_a[29]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Pong|loser:inst12|altsyncram:altsyncram_component|altsyncram_vj81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT


|Pong|trofeo:inst2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]


|Pong|trofeo:inst2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uq81:auto_generated.address_a[0]
address_a[1] => altsyncram_uq81:auto_generated.address_a[1]
address_a[2] => altsyncram_uq81:auto_generated.address_a[2]
address_a[3] => altsyncram_uq81:auto_generated.address_a[3]
address_a[4] => altsyncram_uq81:auto_generated.address_a[4]
address_a[5] => altsyncram_uq81:auto_generated.address_a[5]
address_a[6] => altsyncram_uq81:auto_generated.address_a[6]
address_a[7] => altsyncram_uq81:auto_generated.address_a[7]
address_a[8] => altsyncram_uq81:auto_generated.address_a[8]
address_a[9] => altsyncram_uq81:auto_generated.address_a[9]
address_a[10] => altsyncram_uq81:auto_generated.address_a[10]
address_a[11] => altsyncram_uq81:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uq81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uq81:auto_generated.q_a[0]
q_a[1] <= altsyncram_uq81:auto_generated.q_a[1]
q_a[2] <= altsyncram_uq81:auto_generated.q_a[2]
q_a[3] <= altsyncram_uq81:auto_generated.q_a[3]
q_a[4] <= altsyncram_uq81:auto_generated.q_a[4]
q_a[5] <= altsyncram_uq81:auto_generated.q_a[5]
q_a[6] <= altsyncram_uq81:auto_generated.q_a[6]
q_a[7] <= altsyncram_uq81:auto_generated.q_a[7]
q_a[8] <= altsyncram_uq81:auto_generated.q_a[8]
q_a[9] <= altsyncram_uq81:auto_generated.q_a[9]
q_a[10] <= altsyncram_uq81:auto_generated.q_a[10]
q_a[11] <= altsyncram_uq81:auto_generated.q_a[11]
q_a[12] <= altsyncram_uq81:auto_generated.q_a[12]
q_a[13] <= altsyncram_uq81:auto_generated.q_a[13]
q_a[14] <= altsyncram_uq81:auto_generated.q_a[14]
q_a[15] <= altsyncram_uq81:auto_generated.q_a[15]
q_a[16] <= altsyncram_uq81:auto_generated.q_a[16]
q_a[17] <= altsyncram_uq81:auto_generated.q_a[17]
q_a[18] <= altsyncram_uq81:auto_generated.q_a[18]
q_a[19] <= altsyncram_uq81:auto_generated.q_a[19]
q_a[20] <= altsyncram_uq81:auto_generated.q_a[20]
q_a[21] <= altsyncram_uq81:auto_generated.q_a[21]
q_a[22] <= altsyncram_uq81:auto_generated.q_a[22]
q_a[23] <= altsyncram_uq81:auto_generated.q_a[23]
q_a[24] <= altsyncram_uq81:auto_generated.q_a[24]
q_a[25] <= altsyncram_uq81:auto_generated.q_a[25]
q_a[26] <= altsyncram_uq81:auto_generated.q_a[26]
q_a[27] <= altsyncram_uq81:auto_generated.q_a[27]
q_a[28] <= altsyncram_uq81:auto_generated.q_a[28]
q_a[29] <= altsyncram_uq81:auto_generated.q_a[29]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Pong|trofeo:inst2|altsyncram:altsyncram_component|altsyncram_uq81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT


|Pong|winner:inst9
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]


|Pong|winner:inst9|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1r81:auto_generated.address_a[0]
address_a[1] => altsyncram_1r81:auto_generated.address_a[1]
address_a[2] => altsyncram_1r81:auto_generated.address_a[2]
address_a[3] => altsyncram_1r81:auto_generated.address_a[3]
address_a[4] => altsyncram_1r81:auto_generated.address_a[4]
address_a[5] => altsyncram_1r81:auto_generated.address_a[5]
address_a[6] => altsyncram_1r81:auto_generated.address_a[6]
address_a[7] => altsyncram_1r81:auto_generated.address_a[7]
address_a[8] => altsyncram_1r81:auto_generated.address_a[8]
address_a[9] => altsyncram_1r81:auto_generated.address_a[9]
address_a[10] => altsyncram_1r81:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1r81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1r81:auto_generated.q_a[0]
q_a[1] <= altsyncram_1r81:auto_generated.q_a[1]
q_a[2] <= altsyncram_1r81:auto_generated.q_a[2]
q_a[3] <= altsyncram_1r81:auto_generated.q_a[3]
q_a[4] <= altsyncram_1r81:auto_generated.q_a[4]
q_a[5] <= altsyncram_1r81:auto_generated.q_a[5]
q_a[6] <= altsyncram_1r81:auto_generated.q_a[6]
q_a[7] <= altsyncram_1r81:auto_generated.q_a[7]
q_a[8] <= altsyncram_1r81:auto_generated.q_a[8]
q_a[9] <= altsyncram_1r81:auto_generated.q_a[9]
q_a[10] <= altsyncram_1r81:auto_generated.q_a[10]
q_a[11] <= altsyncram_1r81:auto_generated.q_a[11]
q_a[12] <= altsyncram_1r81:auto_generated.q_a[12]
q_a[13] <= altsyncram_1r81:auto_generated.q_a[13]
q_a[14] <= altsyncram_1r81:auto_generated.q_a[14]
q_a[15] <= altsyncram_1r81:auto_generated.q_a[15]
q_a[16] <= altsyncram_1r81:auto_generated.q_a[16]
q_a[17] <= altsyncram_1r81:auto_generated.q_a[17]
q_a[18] <= altsyncram_1r81:auto_generated.q_a[18]
q_a[19] <= altsyncram_1r81:auto_generated.q_a[19]
q_a[20] <= altsyncram_1r81:auto_generated.q_a[20]
q_a[21] <= altsyncram_1r81:auto_generated.q_a[21]
q_a[22] <= altsyncram_1r81:auto_generated.q_a[22]
q_a[23] <= altsyncram_1r81:auto_generated.q_a[23]
q_a[24] <= altsyncram_1r81:auto_generated.q_a[24]
q_a[25] <= altsyncram_1r81:auto_generated.q_a[25]
q_a[26] <= altsyncram_1r81:auto_generated.q_a[26]
q_a[27] <= altsyncram_1r81:auto_generated.q_a[27]
q_a[28] <= altsyncram_1r81:auto_generated.q_a[28]
q_a[29] <= altsyncram_1r81:auto_generated.q_a[29]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Pong|winner:inst9|altsyncram:altsyncram_component|altsyncram_1r81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT


