{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621534397846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621534397854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 21:13:17 2021 " "Processing started: Thu May 20 21:13:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621534397854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534397854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534397854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621534398381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621534398381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionRegister-RTL " "Found design unit 1: InstructionRegister-RTL" {  } { { "InstructionRegister.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/InstructionRegister.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407846 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "InstructionRegister.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/InstructionRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534407846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_files/instructionregister_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_files/instructionregister_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionRegister_tb-testbench " "Found design unit 1: InstructionRegister_tb-testbench" {  } { { "TestBench_files/InstructionRegister_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/InstructionRegister_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407848 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister_tb " "Found entity 1: InstructionRegister_tb" {  } { { "TestBench_files/InstructionRegister_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/InstructionRegister_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534407848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpreg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gpreg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPReg_File-RTL " "Found design unit 1: GPReg_File-RTL" {  } { { "GPReg_File.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/GPReg_File.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407850 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPReg_File " "Found entity 1: GPReg_File" {  } { { "GPReg_File.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/GPReg_File.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534407850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_files/gpreg_file_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_files/gpreg_file_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPReg_File_tb-testbench " "Found design unit 1: GPReg_File_tb-testbench" {  } { { "TestBench_files/GPReg_File_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407852 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPReg_File_tb " "Found entity 1: GPReg_File_tb" {  } { { "TestBench_files/GPReg_File_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534407852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-RTL " "Found design unit 1: ControlUnit-RTL" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407855 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534407855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_library.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_library " "Found design unit 1: CPU_library" {  } { { "CPU_library.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU_library.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534407856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodedecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file opcodedecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpcodeDecoder-RTL " "Found design unit 1: OpcodeDecoder-RTL" {  } { { "OpcodeDecoder.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/OpcodeDecoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407857 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpcodeDecoder " "Found entity 1: OpcodeDecoder" {  } { { "OpcodeDecoder.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/OpcodeDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534407857 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TestBench_files/OpcodeDecoder.vhd " "Can't analyze file -- file TestBench_files/OpcodeDecoder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1621534407860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_files/opcodedecoder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_files/opcodedecoder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpcodeDecoder_tb-testbench " "Found design unit 1: OpcodeDecoder_tb-testbench" {  } { { "TestBench_files/OpcodeDecoder_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/OpcodeDecoder_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407862 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpcodeDecoder_tb " "Found entity 1: OpcodeDecoder_tb" {  } { { "TestBench_files/OpcodeDecoder_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/OpcodeDecoder_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534407862 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "case_num OpcodeDecoder_tb.vhd(48) " "VHDL error at OpcodeDecoder_tb.vhd(48): object \"case_num\" is used but not declared" {  } { { "TestBench_files/OpcodeDecoder_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/OpcodeDecoder_tb.vhd" 48 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1621534407865 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621534407988 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 20 21:13:27 2021 " "Processing ended: Thu May 20 21:13:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621534407988 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621534407988 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621534407988 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534407988 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621534397846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621534397854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 21:13:17 2021 " "Processing started: Thu May 20 21:13:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621534397854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534397854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534397854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621534398381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621534398381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionRegister-RTL " "Found design unit 1: InstructionRegister-RTL" {  } { { "InstructionRegister.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/InstructionRegister.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407846 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "InstructionRegister.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/InstructionRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534407846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_files/instructionregister_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_files/instructionregister_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionRegister_tb-testbench " "Found design unit 1: InstructionRegister_tb-testbench" {  } { { "TestBench_files/InstructionRegister_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/InstructionRegister_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407848 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister_tb " "Found entity 1: InstructionRegister_tb" {  } { { "TestBench_files/InstructionRegister_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/InstructionRegister_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534407848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpreg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gpreg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPReg_File-RTL " "Found design unit 1: GPReg_File-RTL" {  } { { "GPReg_File.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/GPReg_File.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407850 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPReg_File " "Found entity 1: GPReg_File" {  } { { "GPReg_File.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/GPReg_File.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534407850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_files/gpreg_file_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_files/gpreg_file_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPReg_File_tb-testbench " "Found design unit 1: GPReg_File_tb-testbench" {  } { { "TestBench_files/GPReg_File_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407852 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPReg_File_tb " "Found entity 1: GPReg_File_tb" {  } { { "TestBench_files/GPReg_File_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534407852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-RTL " "Found design unit 1: ControlUnit-RTL" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407855 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534407855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_library.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_library " "Found design unit 1: CPU_library" {  } { { "CPU_library.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU_library.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534407856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodedecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file opcodedecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpcodeDecoder-RTL " "Found design unit 1: OpcodeDecoder-RTL" {  } { { "OpcodeDecoder.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/OpcodeDecoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407857 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpcodeDecoder " "Found entity 1: OpcodeDecoder" {  } { { "OpcodeDecoder.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/OpcodeDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534407857 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TestBench_files/OpcodeDecoder.vhd " "Can't analyze file -- file TestBench_files/OpcodeDecoder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1621534407860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_files/opcodedecoder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_files/opcodedecoder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpcodeDecoder_tb-testbench " "Found design unit 1: OpcodeDecoder_tb-testbench" {  } { { "TestBench_files/OpcodeDecoder_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/OpcodeDecoder_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407862 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpcodeDecoder_tb " "Found entity 1: OpcodeDecoder_tb" {  } { { "TestBench_files/OpcodeDecoder_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/OpcodeDecoder_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534407862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534407862 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "case_num OpcodeDecoder_tb.vhd(48) " "VHDL error at OpcodeDecoder_tb.vhd(48): object \"case_num\" is used but not declared" {  } { { "TestBench_files/OpcodeDecoder_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/OpcodeDecoder_tb.vhd" 48 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1621534407865 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621534407988 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 20 21:13:27 2021 " "Processing ended: Thu May 20 21:13:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621534407988 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621534407988 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621534407988 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534407988 ""}
