

================================================================
== Vitis HLS Report for 'load_vec_3_Pipeline_mem_rd'
================================================================
* Date:           Mon Sep 15 01:27:48 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.893 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- mem_rd  |      768|      768|         2|          1|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_rmsnorm.cpp:11]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln11_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln11"   --->   Operation 6 'read' 'sext_ln11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln11_cast = sext i62 %sext_ln11_read"   --->   Operation 7 'sext' 'sext_ln11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem12, i1 1, void @p_str"   --->   Operation 8 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem12, void @empty_49, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_42, void @empty_14, void @empty_48, i32 16, i32 16, i32 16, i32 16, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input2_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.39ns)   --->   "%store_ln11 = store i10 0, i10 %i" [kernel_rmsnorm.cpp:11]   --->   Operation 11 'store' 'store_ln11' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_11 = load i10 %i" [kernel_rmsnorm.cpp:11]   --->   Operation 13 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.71ns)   --->   "%add_ln11 = add i10 %i_11, i10 1" [kernel_rmsnorm.cpp:11]   --->   Operation 14 'add' 'add_ln11' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.60ns)   --->   "%icmp_ln11 = icmp_eq  i10 %i_11, i10 768" [kernel_rmsnorm.cpp:11]   --->   Operation 15 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.inc.split.i, void %load_vec.3.exit.exitStub" [kernel_rmsnorm.cpp:11]   --->   Operation 16 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.39ns)   --->   "%store_ln11 = store i10 %add_ln11, i10 %i" [kernel_rmsnorm.cpp:11]   --->   Operation 17 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.39>
ST_1 : Operation 27 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln11)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%gmem12_addr = getelementptr i32 %gmem12, i64 %sext_ln11_cast" [kernel_rmsnorm.cpp:11]   --->   Operation 18 'getelementptr' 'gmem12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_48" [kernel_rmsnorm.cpp:12]   --->   Operation 19 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_rmsnorm.cpp:13]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [kernel_rmsnorm.cpp:11]   --->   Operation 21 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_gmem12_addr_read = muxlogic"   --->   Operation 22 'muxlogic' 'muxLogicAXIMCE_to_gmem12_addr_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.03ns)   --->   "%gmem12_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem12_addr" [kernel_rmsnorm.cpp:14]   --->   Operation 23 'read' 'gmem12_addr_read' <Predicate = true> <Delay = 1.03> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %gmem12_addr_read"   --->   Operation 24 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] ( I:0.86ns O:0.86ns )   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %input2_stream, i32 %gmem12_addr_read" [kernel_rmsnorm.cpp:14]   --->   Operation 25 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc.i" [kernel_rmsnorm.cpp:11]   --->   Operation 26 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.503ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln11', kernel_rmsnorm.cpp:11) of constant 0 on local variable 'i', kernel_rmsnorm.cpp:11 [10]  (0.393 ns)
	'load' operation 10 bit ('i', kernel_rmsnorm.cpp:11) on local variable 'i', kernel_rmsnorm.cpp:11 [13]  (0.000 ns)
	'add' operation 10 bit ('add_ln11', kernel_rmsnorm.cpp:11) [14]  (0.717 ns)
	'store' operation 0 bit ('store_ln11', kernel_rmsnorm.cpp:11) of variable 'add_ln11', kernel_rmsnorm.cpp:11 on local variable 'i', kernel_rmsnorm.cpp:11 [26]  (0.393 ns)

 <State 2>: 1.893ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem12_addr', kernel_rmsnorm.cpp:11) [18]  (0.000 ns)
	bus read operation ('gmem12_addr_read', kernel_rmsnorm.cpp:14) on port 'gmem12' (kernel_rmsnorm.cpp:14) [23]  (1.033 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [24]  (0.000 ns)
	fifo write operation ('write_ln14', kernel_rmsnorm.cpp:14) on port 'input2_stream' (kernel_rmsnorm.cpp:14) [25]  (0.860 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
