
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /software/CAD/Xilinx/2019.2/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/software/CAD/Xilinx/2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'sa21722' on host 'gpu04.dice.priv' (Linux_x86_64 version 5.14.0-427.24.1.el9_4.x86_64) on Mon Aug 12 12:47:34 UTC 2024
INFO: [HLS 200-10] In directory '/storage/sa21722/stablediffusion/keras_version/hls_outputs'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-10] Opening and resetting project '/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Opening and resetting solution '/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [HLS 200-10] Setting target device to 'xcvu13p-flga2577-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.778ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
***** C SIMULATION *****
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
INFO: Unable to open input/predictions file, using default input.
0.765625 0.625 0.484375 0.15625 0.34375 0.359375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.390625 0.359375 0.421875 0.296875 0.46875 0.34375 0.203125 0.78125 0.25 0.25 0.359375 0.578125 0.609375 0.625 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.625 0.609375 0.65625 0.53125 0.65625 0.625 0.15625 0.796875 0.625 0.28125 0.546875 0.796875 0.796875 0.796875 0.796875 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.796875 0.78125 0.796875 0.796875 0.796875 0.765625 0.75 0.734375 0.703125 0.390625 0.78125 0.421875 0.15625 0.390625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.625 0.640625 0.609375 0.640625 0.515625 0.3125 0.828125 0.453125 0.21875 0.46875 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.703125 0.765625 0.625 0.421875 0.796875 0.4375 0.234375 0.5 0.75 0.765625 0.78125 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.78125 0.765625 0.765625 0.765625 0.703125 0.765625 0.625 0.421875 0.796875 0.359375 0.265625 0.515625 0.75 0.78125 0.765625 0.78125 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.78125 0.703125 0.78125 0.59375 0.4375 0.796875 0.359375 0.3125 0.546875 0.765625 0.796875 0.78125 0.796875 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.796875 0.71875 0.796875 0.609375 0.53125 0.78125 0.234375 0.390625 0.59375 0.765625 0.765625 0.734375 0.734375 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.734375 0.75 0.75 0.6875 0.734375 0.5625 0.625 0.796875 0.21875 0.171875 0.34375 0.5 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.46875 0.484375 0.484375 0.421875 0.703125 0.390625 0.515625 0.78125 1.40625 1.71875 0.875 1.25 1.10938 0.984375 1.03125 1.01563 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.04688 1.07813 1.01563 1.32813 1.64063 1.4375 0.765625 0.421875 0.21875 0.15625 0.1875 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
***** C SIMULATION COMPLETED IN 0h0m20s *****
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:61:86
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:61:91
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:79:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:79:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:97:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:97:82
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:115:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:115:82
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:129:94
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:129:99
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:147:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:147:82
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:165:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:165:82
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:190:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:190:82
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:204:86
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:204:91
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:222:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:222:82
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:240:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:240:82
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:254:87
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:254:92
WARNING: [HLS 200-471] Dataflow form checks found 24 issue(s) in file firmware/myproject.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:00 ; elapsed = 00:01:14 . Memory (MB): peak = 929.840 ; gain = 526.004 ; free physical = 349654 ; free virtual = 442542
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:00 ; elapsed = 00:01:14 . Memory (MB): peak = 929.840 ; gain = 526.004 ; free physical = 349654 ; free virtual = 442542
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'AddPack' (firmware/nnet_utils/nnet_merge_stream.h:24) in function 'void nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config5>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'void nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, ReLU_config48>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_sepconv_stream.h:166) in function 'void nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config61>(FORWARD_REFERENCE const&, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config6>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'void nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config53>(hls::stream<FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_padding_stream.h:22) in function 'void nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config53>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_sepconv_stream.h:166) in function 'void nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config49>(FORWARD_REFERENCE const&, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config54>' (firmware/nnet_utils/nnet_padding_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config54>' (firmware/nnet_utils/nnet_padding_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config54>' (firmware/nnet_utils/nnet_padding_stream.h:13).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config55>' (firmware/nnet_utils/nnet_padding_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config55>' (firmware/nnet_utils/nnet_padding_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config55>' (firmware/nnet_utils/nnet_padding_stream.h:13).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config50>' (firmware/nnet_utils/nnet_sepconv_stream.h:168).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config56>' (firmware/nnet_utils/nnet_padding_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config56>' (firmware/nnet_utils/nnet_padding_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config56>' (firmware/nnet_utils/nnet_padding_stream.h:13).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config31>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config51>' (firmware/nnet_utils/nnet_sepconv_stream.h:168).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config59>' (firmware/nnet_utils/nnet_padding_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config59>' (firmware/nnet_utils/nnet_padding_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config59>' (firmware/nnet_utils/nnet_padding_stream.h:13).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config60>' (firmware/nnet_utils/nnet_padding_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config60>' (firmware/nnet_utils/nnet_padding_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config60>' (firmware/nnet_utils/nnet_padding_stream.h:13).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config45>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config45>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config45>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config45>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config41>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config41>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config41>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config41>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config37>' (firmware/nnet_utils/nnet_merge_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config37>' (firmware/nnet_utils/nnet_merge_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config37>' (firmware/nnet_utils/nnet_merge_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config34>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config34>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config34>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config34>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' (firmware/nnet_utils/nnet_merge_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' (firmware/nnet_utils/nnet_merge_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' (firmware/nnet_utils/nnet_merge_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config18>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config18>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config18>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config18>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config13>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config13>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config13>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config13>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config9>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config9>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config9>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config9>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::clone_stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, 3072>' (firmware/nnet_utils/nnet_stream.h:35).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::clone_stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, 3072>' (firmware/nnet_utils/nnet_stream.h:35).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::clone_stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, 3072>' (firmware/nnet_utils/nnet_stream.h:34).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::clone_stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, 3072>' (firmware/nnet_utils/nnet_stream.h:34).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[]' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config49>' (firmware/nnet_utils/nnet_sepconv_stream.h:153).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[]' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config50>' (firmware/nnet_utils/nnet_sepconv_stream.h:153).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config22>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[]' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config51>' (firmware/nnet_utils/nnet_sepconv_stream.h:153).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[]' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config61>' (firmware/nnet_utils/nnet_sepconv_stream.h:153).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0> >::product' into 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config49_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0> >::product' into 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0> >::product' into 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0> >::product' into 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0> >::product' into 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config50_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0> >::product' into 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0> >::product' into 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0> >::product' into 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0> >::product' into 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config51_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0> >::product' into 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0> >::product' into 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0> >::product' into 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config61_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>::operator[]' into 'nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config5>' (firmware/nnet_utils/nnet_merge_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>::operator[]' into 'nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config5>' (firmware/nnet_utils/nnet_merge_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>::operator[]' into 'nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config5>' (firmware/nnet_utils/nnet_merge_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, ReLU_config48>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, ReLU_config48>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, ReLU_config48>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, ReLU_config48>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>::operator[]' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config61>' (firmware/nnet_utils/nnet_sepconv_stream.h:168).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>::operator[]' into 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config53>' (firmware/nnet_utils/nnet_padding_stream.h:13).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>::operator[]' into 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config53>' (firmware/nnet_utils/nnet_padding_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>::operator[]' into 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config53>' (firmware/nnet_utils/nnet_padding_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>::operator[]' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config49>' (firmware/nnet_utils/nnet_sepconv_stream.h:168).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config49_mult>' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config49>' (firmware/nnet_utils/nnet_sepconv_stream.h:158).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config49_mult>' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config49>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158).
INFO: [XFORM 203-603] Inlining function 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config49>' into 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config49>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:113).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config53>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config53>' (firmware/nnet_utils/nnet_padding_stream.h:78).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config53>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config53>' (firmware/nnet_utils/nnet_padding_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config53>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config53>' (firmware/nnet_utils/nnet_padding_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config53>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config53>' (firmware/nnet_utils/nnet_padding_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config53>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config53>' (firmware/nnet_utils/nnet_padding_stream.h:66).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config6>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config6>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config54>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config54>' (firmware/nnet_utils/nnet_padding_stream.h:78).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config54>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config54>' (firmware/nnet_utils/nnet_padding_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config54>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config54>' (firmware/nnet_utils/nnet_padding_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config54>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config54>' (firmware/nnet_utils/nnet_padding_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config54>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config54>' (firmware/nnet_utils/nnet_padding_stream.h:66).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config55>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config55>' (firmware/nnet_utils/nnet_padding_stream.h:66).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config55>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config55>' (firmware/nnet_utils/nnet_padding_stream.h:78).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config55>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config55>' (firmware/nnet_utils/nnet_padding_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config50_mult>' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config50>' (firmware/nnet_utils/nnet_sepconv_stream.h:158).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config50_mult>' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config50>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158).
INFO: [XFORM 203-603] Inlining function 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config50>' into 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config50>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:113).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config56>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config56>' (firmware/nnet_utils/nnet_padding_stream.h:78).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config56>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config56>' (firmware/nnet_utils/nnet_padding_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config56>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config56>' (firmware/nnet_utils/nnet_padding_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config56>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config56>' (firmware/nnet_utils/nnet_padding_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config56>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config56>' (firmware/nnet_utils/nnet_padding_stream.h:66).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config22>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config22>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config22>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config57>' (firmware/nnet_utils/nnet_padding_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config57>' (firmware/nnet_utils/nnet_padding_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config57>' (firmware/nnet_utils/nnet_padding_stream.h:13).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config58>' (firmware/nnet_utils/nnet_padding_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config58>' (firmware/nnet_utils/nnet_padding_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config58>' (firmware/nnet_utils/nnet_padding_stream.h:13).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::resize_nearest<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config30>' (firmware/nnet_utils/nnet_image_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::resize_nearest<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config30>' (firmware/nnet_utils/nnet_image_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::resize_nearest<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config30>' (firmware/nnet_utils/nnet_image_stream.h:31).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::resize_nearest<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config30>' (firmware/nnet_utils/nnet_image_stream.h:31).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, ReLU_config29>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, ReLU_config29>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, ReLU_config29>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, ReLU_config29>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, ReLU_config25>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, ReLU_config25>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, ReLU_config25>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, ReLU_config25>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config22>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config22>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config57>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config57>' (firmware/nnet_utils/nnet_padding_stream.h:78).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config57>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config57>' (firmware/nnet_utils/nnet_padding_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config57>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config57>' (firmware/nnet_utils/nnet_padding_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config57>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config57>' (firmware/nnet_utils/nnet_padding_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config57>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config57>' (firmware/nnet_utils/nnet_padding_stream.h:66).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config31>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config58>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config58>' (firmware/nnet_utils/nnet_padding_stream.h:78).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config58>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config58>' (firmware/nnet_utils/nnet_padding_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config58>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config58>' (firmware/nnet_utils/nnet_padding_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config58>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config58>' (firmware/nnet_utils/nnet_padding_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config58>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config58>' (firmware/nnet_utils/nnet_padding_stream.h:66).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config31>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config31>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config31>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config31>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config51_mult>' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config51>' (firmware/nnet_utils/nnet_sepconv_stream.h:158).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config51_mult>' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config51>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158).
INFO: [XFORM 203-603] Inlining function 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config51>' into 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config51>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:113).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config59>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config59>' (firmware/nnet_utils/nnet_padding_stream.h:78).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config59>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config59>' (firmware/nnet_utils/nnet_padding_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config59>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config59>' (firmware/nnet_utils/nnet_padding_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config59>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config59>' (firmware/nnet_utils/nnet_padding_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config59>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config59>' (firmware/nnet_utils/nnet_padding_stream.h:66).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config60>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config60>' (firmware/nnet_utils/nnet_padding_stream.h:78).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config60>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config60>' (firmware/nnet_utils/nnet_padding_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config60>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config60>' (firmware/nnet_utils/nnet_padding_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config60>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config60>' (firmware/nnet_utils/nnet_padding_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config60>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config60>' (firmware/nnet_utils/nnet_padding_stream.h:66).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config61_mult>' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config61>' (firmware/nnet_utils/nnet_sepconv_stream.h:158).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config61_mult>' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config61>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158).
INFO: [XFORM 203-603] Inlining function 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config61>' into 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config61>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:113).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:08 ; elapsed = 00:01:23 . Memory (MB): peak = 931.047 ; gain = 527.211 ; free physical = 349529 ; free virtual = 442421
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:16 ; elapsed = 00:01:31 . Memory (MB): peak = 931.047 ; gain = 527.211 ; free physical = 349584 ; free virtual = 442478
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_image_stream.h:47) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 8-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:147) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:147) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:147) into a 8-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:147) into a 8-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data1.data.V' (firmware/nnet_utils/nnet_stream.h:26) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data2.data.V' (firmware/nnet_utils/nnet_stream.h:27) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_merge_stream.h:20) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_merge_stream.h:20) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_merge_stream.h:20) into a 8-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 32-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ImageHeight' (firmware/nnet_utils/nnet_image_stream.h:16) in function 'nnet::resize_nearest<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config30>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, ReLU_config29>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, ReLU_config25>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config9>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config45>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config41>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config34>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config18>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config13>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_sepconv2d_stream.h:108) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config51>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_sepconv2d_stream.h:108) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config50>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config61>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config49>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'CloneLoop' (firmware/nnet_utils/nnet_stream.h:22) in function 'nnet::clone_stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, 3072>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AddLoop' (firmware/nnet_utils/nnet_merge_stream.h:15) in function 'nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config37>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AddLoop' (firmware/nnet_utils/nnet_merge_stream.h:15) in function 'nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>' (firmware/nnet_utils/nnet_conv_stream.h:263:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>' (firmware/nnet_utils/nnet_conv_stream.h:194:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>' (firmware/nnet_utils/nnet_conv_stream.h:263:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>' (firmware/nnet_utils/nnet_conv_stream.h:194:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config31>' (firmware/nnet_utils/nnet_conv_stream.h:263:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config31>' (firmware/nnet_utils/nnet_conv_stream.h:194:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>' (firmware/nnet_utils/nnet_conv_stream.h:263:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>' (firmware/nnet_utils/nnet_conv_stream.h:194:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config22>' (firmware/nnet_utils/nnet_conv_stream.h:263:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config22>' (firmware/nnet_utils/nnet_conv_stream.h:194:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:263:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:194:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:263:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:194:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:263:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:194:63).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config58>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config58>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_padding_stream.h:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config58>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config58>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config58>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config57>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config57>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_padding_stream.h:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config57>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config57>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config57>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config60>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config60>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_padding_stream.h:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config60>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config60>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config60>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config59>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config59>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_padding_stream.h:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config59>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config59>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config59>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config56>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config56>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_padding_stream.h:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config56>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config56>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config56>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_padding_stream.h:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config55>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config55>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config55>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config54>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config54>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_padding_stream.h:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config54>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config54>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config54>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ImageWidth' (firmware/nnet_utils/nnet_image_stream.h:22) in function 'nnet::resize_nearest<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config30>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ImageChan' (firmware/nnet_utils/nnet_image_stream.h:28) in function 'nnet::resize_nearest<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config30>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResizeHeight' (firmware/nnet_utils/nnet_image_stream.h:36) in function 'nnet::resize_nearest<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config30>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ImageWidth2' (firmware/nnet_utils/nnet_image_stream.h:40) in function 'nnet::resize_nearest<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config30>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResizeWidth' (firmware/nnet_utils/nnet_image_stream.h:44) in function 'nnet::resize_nearest<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config30>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ResizeChan' (firmware/nnet_utils/nnet_image_stream.h:51) in function 'nnet::resize_nearest<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config30>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, ReLU_config29>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, ReLU_config25>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config45>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config41>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config34>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config18>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config13>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_sepconv_stream.h:151) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config51>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config51>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config51>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config51>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config51>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config51>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config51>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_sepconv_stream.h:166) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config51>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_sepconv_stream.h:151) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config50>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config50>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config50>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config50>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config50>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config50>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config50>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_sepconv_stream.h:166) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config50>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_sepconv_stream.h:151) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config61>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config61>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config61>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_sepconv_stream.h:151) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config49>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config49>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config49>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ClonePack' (firmware/nnet_utils/nnet_stream.h:32) in function 'nnet::clone_stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, 3072>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddPack' (firmware/nnet_utils/nnet_merge_stream.h:24) in function 'nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config37>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddPack' (firmware/nnet_utils/nnet_merge_stream.h:24) in function 'nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config31>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config31>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config31>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config31>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config31>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config31>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config31>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config31>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config31>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config22>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config22>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config22>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config22>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config22>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config22>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config22>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config22>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config22>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config6>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config6>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config6>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config6>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.38' (firmware/nnet_utils/nnet_padding_stream.h:21) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.37' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.39' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.40' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.33' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.34' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V' (firmware/nnet_utils/nnet_padding_stream.h:21) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.28' (firmware/nnet_utils/nnet_padding_stream.h:21) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.27' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.29' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.30' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.10' (firmware/nnet_utils/nnet_padding_stream.h:21) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V' (firmware/nnet_utils/nnet_image_stream.h:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.0' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.1' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.2' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.3' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.4' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.5' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.6' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.7' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.8' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.9' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.10' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.11' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.12' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.13' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.14' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.15' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.16' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.17' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.18' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.19' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.20' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.21' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.22' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.23' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.24' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.25' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.26' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.27' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.28' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.29' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.30' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.data.V.31' (firmware/nnet_utils/nnet_image_stream.h:19) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.4' (firmware/nnet_utils/nnet_padding_stream.h:21) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.22' (firmware/nnet_utils/nnet_padding_stream.h:21) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.21' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.23' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.24' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.16' (firmware/nnet_utils/nnet_padding_stream.h:21) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.15' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.17' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.18' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.7' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.6' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.5' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.4' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer30_out.V.data.V' (firmware/myproject.cpp:177) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer58_out.V.data.V' (firmware/myproject.cpp:184) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer25_out.V.data.V' (firmware/myproject.cpp:152) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer57_out.V.data.V' (firmware/myproject.cpp:159) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer41_out.V.data.V' (firmware/myproject.cpp:227) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer60_out.V.data.V' (firmware/myproject.cpp:234) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer37_out.V.data.V' (firmware/myproject.cpp:209) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer59_out.V.data.V' (firmware/myproject.cpp:216) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer21_out.V.data.V' (firmware/myproject.cpp:134) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer56_out.V.data.V' (firmware/myproject.cpp:141) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:102) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer55_out.V.data.V' (firmware/myproject.cpp:109) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:84) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer54_out.V.data.V' (firmware/myproject.cpp:91) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:66) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer53_out.V.data.V' (firmware/myproject.cpp:73) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer29_out.V.data.V' (firmware/myproject.cpp:170) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer26_out.V.data.V' (firmware/myproject.cpp:163) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer22_out.V.data.V' (firmware/myproject.cpp:145) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:77) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer42_out.V.data.V' (firmware/myproject.cpp:238) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer45_out.V.data.V' (firmware/myproject.cpp:245) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer38_out.V.data.V' (firmware/myproject.cpp:220) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer31_out.V.data.V' (firmware/myproject.cpp:188) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer34_out.V.data.V' (firmware/myproject.cpp:195) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out.V.data.V' (firmware/myproject.cpp:113) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer18_out.V.data.V' (firmware/myproject.cpp:120) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:95) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer61_out.V.data.V' (firmware/myproject.cpp:252) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer48_out.V.data.V' (firmware/myproject.cpp:8) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer52_cpy2.V.data.V' (firmware/myproject.cpp:55) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer51_out.V.data.V' (firmware/myproject.cpp:202) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'pos_enc_bottleneck.V.data.V' (firmware/myproject.cpp:7) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer50_out.V.data.V' (firmware/myproject.cpp:127) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer52_cpy1.V.data.V' (firmware/myproject.cpp:53) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer49_out.V.data.V' (firmware/myproject.cpp:59) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'pos_enc_main.V.data.V' (firmware/myproject.cpp:7) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_images.V.data.V' (firmware/myproject.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w51.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b51.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:141) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_sepconv_stream.h:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w50.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b50.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:141) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_sepconv_stream.h:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w61.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b61.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:141) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_sepconv_stream.h:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w49.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b49.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:141) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_sepconv_stream.h:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b42.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b38.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.6'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b31.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.7'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b26.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b22.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer30_out.V.data.V' (firmware/myproject.cpp:177) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer58_out.V.data.V' (firmware/myproject.cpp:184) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer25_out.V.data.V' (firmware/myproject.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer57_out.V.data.V' (firmware/myproject.cpp:159) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer41_out.V.data.V' (firmware/myproject.cpp:227) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer60_out.V.data.V' (firmware/myproject.cpp:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer37_out.V.data.V' (firmware/myproject.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer59_out.V.data.V' (firmware/myproject.cpp:216) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer21_out.V.data.V' (firmware/myproject.cpp:134) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer56_out.V.data.V' (firmware/myproject.cpp:141) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer55_out.V.data.V' (firmware/myproject.cpp:109) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer54_out.V.data.V' (firmware/myproject.cpp:91) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer53_out.V.data.V' (firmware/myproject.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer29_out.V.data.V' (firmware/myproject.cpp:170) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer26_out.V.data.V' (firmware/myproject.cpp:163) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer22_out.V.data.V' (firmware/myproject.cpp:145) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer42_out.V.data.V' (firmware/myproject.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer45_out.V.data.V' (firmware/myproject.cpp:245) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer38_out.V.data.V' (firmware/myproject.cpp:220) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer31_out.V.data.V' (firmware/myproject.cpp:188) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer34_out.V.data.V' (firmware/myproject.cpp:195) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer14_out.V.data.V' (firmware/myproject.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer18_out.V.data.V' (firmware/myproject.cpp:120) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:95) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer61_out.V.data.V' (firmware/myproject.cpp:252) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer48_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer52_cpy2.V.data.V' (firmware/myproject.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer51_out.V.data.V' (firmware/myproject.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pos_enc_bottleneck.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer50_out.V.data.V' (firmware/myproject.cpp:127) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer52_cpy1.V.data.V' (firmware/myproject.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer49_out.V.data.V' (firmware/myproject.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pos_enc_main.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_images.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.7'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.6'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'weights.V' to 'w42.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[0].V' to 'b42.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[1].V' to 'b42.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[2].V' to 'b42.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[3].V' to 'b42.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'weights.V' to 'w38.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[0].V' to 'b38.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[1].V' to 'b38.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[2].V' to 'b38.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[3].V' to 'b38.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'weights.V' to 'w31.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[0].V' to 'b31.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[1].V' to 'b31.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[2].V' to 'b31.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[3].V' to 'b31.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'weights.V' to 'w26.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[0].V' to 'b26.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[1].V' to 'b26.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[2].V' to 'b26.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[3].V' to 'b26.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[4].V' to 'b26.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[5].V' to 'b26.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[6].V' to 'b26.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[7].V' to 'b26.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'weights.V' to 'w22.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[0].V' to 'b22.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[1].V' to 'b22.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[2].V' to 'b22.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[3].V' to 'b22.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[4].V' to 'b22.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[5].V' to 'b22.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[6].V' to 'b22.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[7].V' to 'b22.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'weights.V' to 'w14.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[0].V' to 'b14.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[1].V' to 'b14.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[2].V' to 'b14.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[3].V' to 'b14.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'weights.V' to 'w10.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[0].V' to 'b10.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[1].V' to 'b10.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[2].V' to 'b10.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[3].V' to 'b10.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'weights.V' to 'w6.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[0].V' to 'b6.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[1].V' to 'b6.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[2].V' to 'b6.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:13) to 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[3].V' to 'b6.V.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 34 process function(s): 
	 'nnet::clone_stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, 3072>'
	 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config49>'
	 'nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config5>'
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config53>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config6>'
	 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config9>'
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config54>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>'
	 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config13>'
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config55>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>'
	 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config18>'
	 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config50>'
	 'nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>'
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config56>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config22>'
	 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, ReLU_config25>'
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config57>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>'
	 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, ReLU_config29>'
	 'nnet::resize_nearest<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config30>'
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config58>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config31>'
	 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config34>'
	 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config51>'
	 'nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config37>'
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config59>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>'
	 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config41>'
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config60>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>'
	 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config45>'
	 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config61>'
	 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, ReLU_config48>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, ReLU_config29>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, ReLU_config25>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config9>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config45>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config41>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config34>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config18>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config13>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_sepconv2d_stream.h:108:105) to (firmware/nnet_utils/nnet_sepconv2d_stream.h:108:96) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config51>'... converting 61 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_sepconv2d_stream.h:108:105) to (firmware/nnet_utils/nnet_sepconv2d_stream.h:108:96) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config50>'... converting 53 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_sepconv2d_stream.h:108:105) to (firmware/nnet_utils/nnet_sepconv2d_stream.h:108:96) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config61>'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_sepconv2d_stream.h:108:105) to (firmware/nnet_utils/nnet_sepconv2d_stream.h:108:96) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config49>'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_latency.h:13:27) to (firmware/nnet_utils/nnet_dense_latency.h:68:1) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>.0.0.0.0.0'... converting 97 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_latency.h:13:27) to (firmware/nnet_utils/nnet_dense_latency.h:68:1) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>.0.0.0.0.0'... converting 545 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_latency.h:13:27) to (firmware/nnet_utils/nnet_dense_latency.h:68:1) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>.0.0.0.0.0'... converting 533 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_latency.h:13:27) to (firmware/nnet_utils/nnet_dense_latency.h:68:1) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>.0.0.0.0.0'... converting 1077 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_latency.h:13:27) to (firmware/nnet_utils/nnet_dense_latency.h:68:1) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>.0.0.0.0.0.0.0.0.0'... converting 2085 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_latency.h:13:27) to (firmware/nnet_utils/nnet_dense_latency.h:68:1) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>.0.0.0.0.0.0.0.0.0'... converting 1049 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_latency.h:13:27) to (firmware/nnet_utils/nnet_dense_latency.h:68:1) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>.0.0.0.0.0'... converting 533 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_latency.h:13:27) to (firmware/nnet_utils/nnet_dense_latency.h:68:1) in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>.0.0.0.0.0'... converting 525 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_mult.h:111:5) to (firmware/nnet_utils/nnet_mult.h:111:5) in function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_mult.h:111:5) to (firmware/nnet_utils/nnet_mult.h:111:5) in function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_mult.h:111:5) to (firmware/nnet_utils/nnet_mult.h:111:5) in function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_mult.h:111:5) to (firmware/nnet_utils/nnet_mult.h:111:5) in function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_mult.h:111:5) to (firmware/nnet_utils/nnet_mult.h:111:5) in function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_mult.h:111:5) to (firmware/nnet_utils/nnet_mult.h:111:5) in function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_mult.h:111:5) to (firmware/nnet_utils/nnet_mult.h:111:5) in function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_mult.h:111:5) to (firmware/nnet_utils/nnet_mult.h:111:5) in function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_merge_stream.h:15:66) to (firmware/nnet_utils/nnet_merge_stream.h:15:60) in function 'nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config37>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_merge_stream.h:15:66) to (firmware/nnet_utils/nnet_merge_stream.h:15:60) in function 'nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>'... converting 17 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config51>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:33:96)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config50>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:33:96)...22 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config61>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:33:96)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config49>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:33:96)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:13)...28 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)...13 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:26:9)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config31>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config22>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:33:05 ; elapsed = 00:34:20 . Memory (MB): peak = 1313.852 ; gain = 910.016 ; free physical = 348919 ; free virtual = 442337
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_sepconv2d_stream.h:106:66) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config51>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_sepconv2d_stream.h:106:66) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config50>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_sepconv2d_stream.h:106:66) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config61>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_sepconv2d_stream.h:106:66) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config49>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config31>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config22>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config6>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config58>' to 'zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config58>' (firmware/nnet_utils/nnet_padding_stream.h:15:49)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config57>' to 'zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config57>' (firmware/nnet_utils/nnet_padding_stream.h:15:49)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config60>' to 'zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config60>' (firmware/nnet_utils/nnet_padding_stream.h:15:49)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config59>' to 'zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config59>' (firmware/nnet_utils/nnet_padding_stream.h:15:49)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config56>' to 'zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config56>' (firmware/nnet_utils/nnet_padding_stream.h:15:49)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config55>' to 'zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config55>' (firmware/nnet_utils/nnet_padding_stream.h:15:49)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config54>' to 'zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config54>' (firmware/nnet_utils/nnet_padding_stream.h:15:49)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config53>' to 'zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config53>' (firmware/nnet_utils/nnet_padding_stream.h:15:49)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config31>' to 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config31>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>' to 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config26>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>' to 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 4u>, config42>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>' to 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 4u>, config38>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config22>' to 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 4u>, config22>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>' to 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 4u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>' to 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 4u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config6>' to 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 1u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::resize_nearest<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config30>' to 'resize_nearest<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config30>' (firmware/nnet_utils/nnet_image_stream.h:16:21)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, ReLU_config29>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config29>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, ReLU_config25>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config25>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config9>' to 'relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config9>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config45>' to 'relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config45>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config41>' to 'relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config41>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config34>' to 'relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config34>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config18>' to 'relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config18>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, ReLU_config13>' to 'relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config13>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, ReLU_config48>' to 'relu<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,ReLU_config48>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config51>' to 'pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,4u>,config51>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:33:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config50>' to 'pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,4u>,config50>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:33:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config61>' to 'pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:33:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config49>' to 'pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:33:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config6_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config38_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config31_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:26:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>.0.0.0.0.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>.0.0.0.0.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed,config22_mult>.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config14_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:26:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config10_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>' to 'conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config31>' to 'conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,4u>,config31>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config22>' to 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,8u>,config22>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>' to 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config42>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>' to 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config38>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>' to 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config14>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>' to 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config10>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config6>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,4u>,config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config26>' to 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config31>' to 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config31>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config22>' to 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config22>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config42>' to 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config38>' to 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config38>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config14>' to 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config14>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config10>' to 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config10>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config6>' to 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::clone_stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, 3072>' to 'clone_stream<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,3072>' (firmware/nnet_utils/nnet_stream.h:22:43)
WARNING: [XFORM 203-631] Renaming function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config6_mult>' to 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config6_mult>' (firmware/nnet_utils/nnet_mult.h:111:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config42_mult>' to 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config42_mult>' (firmware/nnet_utils/nnet_mult.h:111:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config38_mult>' to 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config38_mult>' (firmware/nnet_utils/nnet_mult.h:111:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config31_mult>' to 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config31_mult>' (firmware/nnet_utils/nnet_mult.h:111:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config26_mult>' to 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config26_mult>' (firmware/nnet_utils/nnet_mult.h:111:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config22_mult>' to 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config22_mult>' (firmware/nnet_utils/nnet_mult.h:111:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config14_mult>' to 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config14_mult>' (firmware/nnet_utils/nnet_mult.h:111:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, config10_mult>' to 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config10_mult>' (firmware/nnet_utils/nnet_mult.h:111:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config37>' to 'add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config37>' (firmware/nnet_utils/nnet_merge_stream.h:15:60)
WARNING: [XFORM 203-631] Renaming function 'nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' to 'add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config21>' (firmware/nnet_utils/nnet_merge_stream.h:15:60)
WARNING: [XFORM 203-631] Renaming function 'nnet::add<nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, config5>' to 'add<array,array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config5>' (firmware/nnet_utils/nnet_merge_stream.h:15:60)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:45:24 ; elapsed = 00:47:08 . Memory (MB): peak = 1921.844 ; gain = 1518.008 ; free physical = 348429 ; free virtual = 441843
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'clone_stream<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,3072>' to 'clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_3072_s'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49>' to 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s'.
WARNING: [SYN 201-103] Legalizing function name 'add<array,array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config5>' to 'add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config53>' to 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 1u>, config6>' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config6_mult>' to 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config6_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config6_mult>.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config6_mult_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6>' to 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,4u>,config6>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config9>' to 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config54>' to 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 4u>, config10>' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config10_mult>' to 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config10_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config10_mult>.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config10_mult_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config10>' to 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config10>' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config13>' to 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config55>' to 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 4u>, config14>' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config14_mult>' to 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config14_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config14_mult>.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config14_mult_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config14>' to 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config14>' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config18>' to 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,4u>,config50>' to 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_s'.
WARNING: [SYN 201-103] Legalizing function name 'add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config21>' to 'add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_s'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config56>' to 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 4u>, config22>' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s'.
WARNING: [SYN 201-103] Legalizing function name 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config22_mult>' to 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config22_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed,config22_mult>.0.0.0.0.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config22>' to 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config22_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,8u>,config22>' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config25>' to 'relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_s'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config57>' to 'zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config26>' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s'.
WARNING: [SYN 201-103] Legalizing function name 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config26_mult>' to 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config26_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>' to 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26>' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config29>' to 'relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_s'.
WARNING: [SYN 201-103] Legalizing function name 'resize_nearest<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config30>' to 'resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config58>' to 'zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config31>' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s'.
WARNING: [SYN 201-103] Legalizing function name 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config31_mult>' to 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config31_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config31_mult>.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config31>' to 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config31_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,4u>,config31>' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config34>' to 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_s'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,4u>,config51>' to 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_s'.
WARNING: [SYN 201-103] Legalizing function name 'add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config37>' to 'add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_s'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config59>' to 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 4u>, config38>' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s'.
WARNING: [SYN 201-103] Legalizing function name 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config38_mult>' to 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config38_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config38_mult>.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config38_mult_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config38>' to 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config38_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config38>' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config41>' to 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_s'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config60>' to 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 4u>, config42>' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s'.
WARNING: [SYN 201-103] Legalizing function name 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config42_mult>' to 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config42_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42>' to 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config42_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config42>' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config45>' to 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_s'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61>' to 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,ReLU_config48>' to 'relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_3072_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CloneLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2830.74 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'AddLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 1.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 1.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 1u>, config6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config6_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config6_mult>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config6_mult_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config6_mult>.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.11 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.96 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (2.4375ns) exceeds the target (target clock period: 2.778ns, clock uncertainty: 0.347ns, effective delay budget: 2.431ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_s' consists of the following:
	fifo read on port 'data_V_data_V' (firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [39]  (1.22 ns)
	'call' operation ('_ln87', firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) to 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6>' [40]  (1.22 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 4u>, config10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config10_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config10_mult>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config10_mult_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config10_mult>.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.97 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 23.23 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.61 seconds; current allocated memory: 1.091 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.04 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
WARNING: [SCHED 204-21] Estimated clock period (2.4375ns) exceeds the target (target clock period: 2.778ns, clock uncertainty: 0.347ns, effective delay budget: 2.431ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_s' consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [69]  (1.22 ns)
	'call' operation ('_ln87', firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) to 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config10>' [74]  (1.22 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.86 seconds; current allocated memory: 1.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.86 seconds; current allocated memory: 1.097 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.098 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 4u>, config14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 1.098 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config14_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config14_mult>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config14_mult_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config14_mult>.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.05 seconds; current allocated memory: 1.106 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 24.11 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.24 seconds; current allocated memory: 1.119 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.73 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (2.4375ns) exceeds the target (target clock period: 2.778ns, clock uncertainty: 0.347ns, effective delay budget: 2.431ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_s' consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [69]  (1.22 ns)
	'call' operation ('_ln87', firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) to 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config14>' [74]  (1.22 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.26 seconds; current allocated memory: 1.123 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.76 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.59 seconds; current allocated memory: 1.125 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 1.127 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.51 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'AddLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.34 seconds; current allocated memory: 1.128 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 4u>, config22>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config22_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config22_mult>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed,config22_mult>.0.0.0.0.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.7 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 45.61 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config22>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.56 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.05 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (2.4375ns) exceeds the target (target clock period: 2.778ns, clock uncertainty: 0.347ns, effective delay budget: 2.431ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_s' consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [77]  (1.22 ns)
	'call' operation ('_ln87', firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) to 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config22>' [82]  (1.22 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.09 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.94 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.22 seconds; current allocated memory: 1.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 1.179 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config26>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 1.180 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config26_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config26_mult>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 1.181 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.8 seconds; current allocated memory: 1.209 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 81.69 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 91.58 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.73 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 39.
WARNING: [SCHED 204-21] Estimated clock period (2.4375ns) exceeds the target (target clock period: 2.778ns, clock uncertainty: 0.347ns, effective delay budget: 2.431ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_s' consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [117]  (1.22 ns)
	'call' operation ('_ln87', firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) to 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>' [126]  (1.22 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.1 seconds; current allocated memory: 1.271 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.48 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.56 seconds; current allocated memory: 1.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ImageHeight'.
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) and fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) and fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) and fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) and fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) and fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) and fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) and fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) and fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) and fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) and fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.76 seconds; current allocated memory: 1.282 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.65 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.43 seconds; current allocated memory: 1.285 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config31>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 1.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config31_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config31_mult>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 1.287 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config31_mult>.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.01 seconds; current allocated memory: 1.303 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 48.68 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config31>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.49 seconds; current allocated memory: 1.329 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.21 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 39.
WARNING: [SCHED 204-21] Estimated clock period (2.4375ns) exceeds the target (target clock period: 2.778ns, clock uncertainty: 0.347ns, effective delay budget: 2.431ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_s' consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [109]  (1.22 ns)
	'call' operation ('_ln87', firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) to 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config31>' [118]  (1.22 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.35 seconds; current allocated memory: 1.337 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.56 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.28 seconds; current allocated memory: 1.342 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 1.344 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.96 seconds; current allocated memory: 1.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'AddLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.13 seconds; current allocated memory: 1.346 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 1.346 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 4u>, config38>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.347 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config38_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config38_mult>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 1.347 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config38_mult_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config38_mult>.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.41 seconds; current allocated memory: 1.355 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 23.61 seconds; current allocated memory: 1.366 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config38_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config38>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.17 seconds; current allocated memory: 1.368 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.15 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 23.
WARNING: [SCHED 204-21] Estimated clock period (2.4375ns) exceeds the target (target clock period: 2.778ns, clock uncertainty: 0.347ns, effective delay budget: 2.431ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_s' consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [69]  (1.22 ns)
	'call' operation ('_ln87', firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) to 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config38>' [74]  (1.22 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.31 seconds; current allocated memory: 1.372 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.66 seconds; current allocated memory: 1.375 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.375 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1.375 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.375 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 4u>, config42>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 1.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 1.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config42_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config42_mult>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 1.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 24.56 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config42_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.54 seconds; current allocated memory: 1.397 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.36 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (2.4375ns) exceeds the target (target clock period: 2.778ns, clock uncertainty: 0.347ns, effective delay budget: 2.431ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_s' consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [69]  (1.22 ns)
	'call' operation ('_ln87', firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) to 'compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42>' [74]  (1.22 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.26 seconds; current allocated memory: 1.401 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 1.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.8 seconds; current allocated memory: 1.404 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.404 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 1.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.24 seconds; current allocated memory: 1.406 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 126.33 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_3072_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_3072_s'.
INFO: [HLS 200-111]  Elapsed time: 40.11 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_s'.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_s'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.494 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s_line_buffer_Array_V_1631_0' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s_line_buffer_Array_V_1bkb' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 1.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config6_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config6_mult_s'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config6_mult_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config6_mult_0_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 1.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1632' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2633' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4635' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5636' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7638' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 5.79 seconds; current allocated memory: 1.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 1.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 1.76 seconds; current allocated memory: 1.509 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_s'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_line_buffer_Array_V_1_0_0' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_line_buffer_Array_V_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_line_buffer_Array_V_1_1_0' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_line_buffer_Array_V_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_line_buffer_Array_V_1_0_1' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_line_buffer_Array_V_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_line_buffer_Array_V_1_1_1' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_line_buffer_Array_V_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_line_buffer_Array_V_1_0_2' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_line_buffer_Array_V_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_line_buffer_Array_V_1_1_2' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_line_buffer_Array_V_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_line_buffer_Array_V_1_0_3' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_line_buffer_Array_V_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_line_buffer_Array_V_1_1_3' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_line_buffer_Array_V_jbC' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s'.
INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 1.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config10_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config10_mult_s'.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 1.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config10_mult_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config10_mult_0_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 1.532 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config10_s'.
INFO: [HLS 200-111]  Elapsed time: 36.49 seconds; current allocated memory: 1.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_s'.
INFO: [HLS 200-111]  Elapsed time: 6.76 seconds; current allocated memory: 1.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 5.79 seconds; current allocated memory: 1.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_s'.
INFO: [HLS 200-111]  Elapsed time: 2.14 seconds; current allocated memory: 1.585 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_2_0_0' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_2_1_0' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_2_0_1' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_2_1_1' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_2_0_2' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_2_1_2' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_2_0_3' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_2_1_3' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_rcU' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s'.
INFO: [HLS 200-111]  Elapsed time: 2.75 seconds; current allocated memory: 1.589 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config14_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config14_mult_s'.
INFO: [HLS 200-111]  Elapsed time: 2.32 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config14_mult_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config14_mult_0_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 3.34 seconds; current allocated memory: 1.607 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_7' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config14_s'.
INFO: [HLS 200-111]  Elapsed time: 37.17 seconds; current allocated memory: 1.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_s'.
INFO: [HLS 200-111]  Elapsed time: 7.72 seconds; current allocated memory: 1.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_s'.
INFO: [HLS 200-111]  Elapsed time: 7.3 seconds; current allocated memory: 1.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_s'.
INFO: [HLS 200-111]  Elapsed time: 3.4 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_s'.
INFO: [HLS 200-111]  Elapsed time: 6.7 seconds; current allocated memory: 1.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_s'.
INFO: [HLS 200-111]  Elapsed time: 4.68 seconds; current allocated memory: 1.670 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_5_0_0' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_5_1_0' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_5_0_1' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_5_1_1' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_5_0_2' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_5_1_2' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_5_0_3' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_5_1_3' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_zec' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s'.
INFO: [HLS 200-111]  Elapsed time: 4.22 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config22_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config22_mult_s'.
INFO: [HLS 200-111]  Elapsed time: 3.82 seconds; current allocated memory: 1.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0_0_0_0_0' is 6983 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 6.19 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config22_s'.
INFO: [HLS 200-111]  Elapsed time: 70.12 seconds; current allocated memory: 1.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_s'.
INFO: [HLS 200-111]  Elapsed time: 14.07 seconds; current allocated memory: 1.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_s'.
INFO: [HLS 200-111]  Elapsed time: 12.62 seconds; current allocated memory: 1.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_s'.
INFO: [HLS 200-111]  Elapsed time: 5.49 seconds; current allocated memory: 1.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_7_0_0' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_7_1_0' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_7_0_1' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_7_1_1' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_7_0_2' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_7_1_2' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_7_0_3' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_7_1_3' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_7_0_4' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_7_1_4' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_7_0_5' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_7_1_5' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_7_0_6' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_7_1_6' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_7_0_7' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_7_1_7' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_line_buffer_Array_V_PgM' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s'.
INFO: [HLS 200-111]  Elapsed time: 6.93 seconds; current allocated memory: 1.814 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config26_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config26_mult_s'.
INFO: [HLS 200-111]  Elapsed time: 6.58 seconds; current allocated memory: 1.816 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0' is 22638 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 13.45 seconds; current allocated memory: 1.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s'.
INFO: [HLS 200-111]  Elapsed time: 136.71 seconds; current allocated memory: 2.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_s'.
INFO: [HLS 200-111]  Elapsed time: 21.04 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_s'.
INFO: [HLS 200-111]  Elapsed time: 21.99 seconds; current allocated memory: 2.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s'.
INFO: [HLS 200-111]  Elapsed time: 11.52 seconds; current allocated memory: 2.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_s'.
INFO: [HLS 200-111]  Elapsed time: 13.16 seconds; current allocated memory: 2.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_6_0_0' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_QgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_6_1_0' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_Rg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_6_0_1' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_6_1_1' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_6_0_2' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_UhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_6_1_2' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_VhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_6_0_3' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_WhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_6_1_3' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_Xh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_6_0_4' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_6_1_4' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_6_0_5' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_6_1_5' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_6_0_6' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_6_1_6' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_6_0_7' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_6_1_7' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_line_buffer_Array_V_5jm' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s'.
INFO: [HLS 200-111]  Elapsed time: 10.2 seconds; current allocated memory: 2.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config31_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config31_mult_s'.
INFO: [HLS 200-111]  Elapsed time: 9.71 seconds; current allocated memory: 2.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0' is 14006 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 13.16 seconds; current allocated memory: 2.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config31_s'.
INFO: [HLS 200-111]  Elapsed time: 75.58 seconds; current allocated memory: 2.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_s'.
INFO: [HLS 200-111]  Elapsed time: 22.7 seconds; current allocated memory: 2.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_s'.
INFO: [HLS 200-111]  Elapsed time: 20.08 seconds; current allocated memory: 2.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_s'.
INFO: [HLS 200-111]  Elapsed time: 13.45 seconds; current allocated memory: 2.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_s'.
INFO: [HLS 200-111]  Elapsed time: 16.67 seconds; current allocated memory: 2.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_s'.
INFO: [HLS 200-111]  Elapsed time: 13.95 seconds; current allocated memory: 2.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s_line_buffer_Array_V_3_0_0' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s_line_buffer_Array_V_6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s_line_buffer_Array_V_3_1_0' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s_line_buffer_Array_V_7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s_line_buffer_Array_V_3_0_1' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s_line_buffer_Array_V_8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s_line_buffer_Array_V_3_1_1' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s_line_buffer_Array_V_9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s_line_buffer_Array_V_3_0_2' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s_line_buffer_Array_V_bak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s_line_buffer_Array_V_3_1_2' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s_line_buffer_Array_V_bbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s_line_buffer_Array_V_3_0_3' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s_line_buffer_Array_V_bck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s_line_buffer_Array_V_3_1_3' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s_line_buffer_Array_V_bdk' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s'.
INFO: [HLS 200-111]  Elapsed time: 13.31 seconds; current allocated memory: 2.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config38_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config38_mult_s'.
INFO: [HLS 200-111]  Elapsed time: 13.14 seconds; current allocated memory: 2.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config38_mult_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config38_mult_0_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 13.91 seconds; current allocated memory: 2.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config38_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_6' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config38_s'.
INFO: [HLS 200-111]  Elapsed time: 45.94 seconds; current allocated memory: 2.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_s'.
INFO: [HLS 200-111]  Elapsed time: 17.56 seconds; current allocated memory: 2.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_s'.
INFO: [HLS 200-111]  Elapsed time: 16.45 seconds; current allocated memory: 2.332 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_s'.
INFO: [HLS 200-111]  Elapsed time: 12.92 seconds; current allocated memory: 2.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_line_buffer_Array_V_4_0_0' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_line_buffer_Array_V_bek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_line_buffer_Array_V_4_1_0' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_line_buffer_Array_V_bfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_line_buffer_Array_V_4_0_1' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_line_buffer_Array_V_bgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_line_buffer_Array_V_4_1_1' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_line_buffer_Array_V_bhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_line_buffer_Array_V_4_0_2' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_line_buffer_Array_V_bil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_line_buffer_Array_V_4_1_2' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_line_buffer_Array_V_bjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_line_buffer_Array_V_4_0_3' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_line_buffer_Array_V_bkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_line_buffer_Array_V_4_1_3' to 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_line_buffer_Array_V_bll' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s'.
INFO: [HLS 200-111]  Elapsed time: 13.49 seconds; current allocated memory: 2.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config42_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config42_mult_s'.
INFO: [HLS 200-111]  Elapsed time: 14.24 seconds; current allocated memory: 2.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 16.08 seconds; current allocated memory: 2.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config42_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config42_s'.
INFO: [HLS 200-111]  Elapsed time: 52.4 seconds; current allocated memory: 2.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_s'.
INFO: [HLS 200-111]  Elapsed time: 20.69 seconds; current allocated memory: 2.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_s'.
INFO: [HLS 200-111]  Elapsed time: 19.34 seconds; current allocated memory: 2.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s'.
INFO: [HLS 200-111]  Elapsed time: 15.86 seconds; current allocated memory: 2.413 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_s'.
INFO: [HLS 200-111]  Elapsed time: 16.67 seconds; current allocated memory: 2.415 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_images_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/pos_enc_main_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/pos_enc_main_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/pos_enc_main_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/pos_enc_main_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/pos_enc_bottleneck_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/pos_enc_bottleneck_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/pos_enc_bottleneck_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/pos_enc_bottleneck_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer48_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0' to 'start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53bml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0' to 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54bnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0' to 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55bom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0' to 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56bpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0' to 'start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57bqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0' to 'start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58brm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0' to 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59bsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0' to 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60btn' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 16.94 seconds; current allocated memory: 2.423 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 410.26 MHz
INFO: [RTMG 210-285] Implementing FIFO 'layer52_cpy1_V_data_0_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer52_cpy1_V_data_1_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer52_cpy1_V_data_2_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer52_cpy1_V_data_3_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer52_cpy2_V_data_0_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer52_cpy2_V_data_1_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer52_cpy2_V_data_2_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer52_cpy2_V_data_3_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer49_out_V_data_0_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer53_out_V_data_0_V_U(fifo_w8_d924_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54_out_V_data_0_V_U(fifo_w8_d924_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54_out_V_data_1_V_U(fifo_w8_d924_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54_out_V_data_2_V_U(fifo_w8_d924_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54_out_V_data_3_V_U(fifo_w8_d924_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_0_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_1_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_2_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_3_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_0_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_1_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_2_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_3_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer55_out_V_data_0_V_U(fifo_w8_d845_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer55_out_V_data_1_V_U(fifo_w8_d845_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer55_out_V_data_2_V_U(fifo_w8_d845_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer55_out_V_data_3_V_U(fifo_w8_d845_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_0_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_1_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_2_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_3_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_data_0_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_data_1_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_data_2_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_data_3_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer50_out_V_data_0_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer50_out_V_data_1_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer50_out_V_data_2_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer50_out_V_data_3_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer21_out_V_data_0_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer21_out_V_data_1_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer21_out_V_data_2_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer21_out_V_data_3_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer56_out_V_data_0_V_U(fifo_w8_d272_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer56_out_V_data_1_V_U(fifo_w8_d272_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer56_out_V_data_2_V_U(fifo_w8_d272_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer56_out_V_data_3_V_U(fifo_w8_d272_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_0_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_1_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_2_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_3_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_4_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_5_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_6_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_7_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer25_out_V_data_0_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer25_out_V_data_1_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer25_out_V_data_2_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer25_out_V_data_3_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer25_out_V_data_4_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer25_out_V_data_5_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer25_out_V_data_6_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer25_out_V_data_7_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer57_out_V_data_0_V_U(fifo_w8_d272_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer57_out_V_data_1_V_U(fifo_w8_d272_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer57_out_V_data_2_V_U(fifo_w8_d272_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer57_out_V_data_3_V_U(fifo_w8_d272_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer57_out_V_data_4_V_U(fifo_w8_d272_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer57_out_V_data_5_V_U(fifo_w8_d272_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer57_out_V_data_6_V_U(fifo_w8_d272_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer57_out_V_data_7_V_U(fifo_w8_d272_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_V_data_0_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_V_data_1_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_V_data_2_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_V_data_3_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_V_data_4_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_V_data_5_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_V_data_6_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_V_data_7_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer29_out_V_data_0_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer29_out_V_data_1_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer29_out_V_data_2_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer29_out_V_data_3_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer29_out_V_data_4_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer29_out_V_data_5_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer29_out_V_data_6_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer29_out_V_data_7_V_U(fifo_w8_d192_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_0_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_1_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_2_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_3_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_4_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_5_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_6_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_7_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer58_out_V_data_0_V_U(fifo_w8_d924_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer58_out_V_data_1_V_U(fifo_w8_d924_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer58_out_V_data_2_V_U(fifo_w8_d924_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer58_out_V_data_3_V_U(fifo_w8_d924_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer58_out_V_data_4_V_U(fifo_w8_d924_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer58_out_V_data_5_V_U(fifo_w8_d924_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer58_out_V_data_6_V_U(fifo_w8_d924_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer58_out_V_data_7_V_U(fifo_w8_d924_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_0_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_1_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_2_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_3_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer34_out_V_data_0_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer34_out_V_data_1_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer34_out_V_data_2_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer34_out_V_data_3_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer51_out_V_data_0_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer51_out_V_data_1_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer51_out_V_data_2_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer51_out_V_data_3_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer37_out_V_data_0_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer37_out_V_data_1_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer37_out_V_data_2_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer37_out_V_data_3_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer59_out_V_data_0_V_U(fifo_w8_d924_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer59_out_V_data_1_V_U(fifo_w8_d924_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer59_out_V_data_2_V_U(fifo_w8_d924_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer59_out_V_data_3_V_U(fifo_w8_d924_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer38_out_V_data_0_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer38_out_V_data_1_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer38_out_V_data_2_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer38_out_V_data_3_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer41_out_V_data_0_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer41_out_V_data_1_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer41_out_V_data_2_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer41_out_V_data_3_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer60_out_V_data_0_V_U(fifo_w8_d924_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer60_out_V_data_1_V_U(fifo_w8_d924_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer60_out_V_data_2_V_U(fifo_w8_d924_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer60_out_V_data_3_V_U(fifo_w8_d924_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer42_out_V_data_0_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer42_out_V_data_1_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer42_out_V_data_2_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer42_out_V_data_3_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer45_out_V_data_0_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer45_out_V_data_1_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer45_out_V_data_2_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer45_out_V_data_3_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer61_out_V_data_0_V_U(fifo_w8_d768_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_U(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_U(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53bml_U(start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53bml)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_U(start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54bnm_U(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54bnm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_U(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55bom_U(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55bom)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_U(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_U(start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56bpm_U(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56bpm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_U(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57bqm_U(start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57bqm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_U(start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_U(start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58brm_U(start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58brm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_U(start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_U(start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59bsm_U(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59bsm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_U(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60btn_U(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60btn)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_U(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_U(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_U(start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 01:15:09 ; elapsed = 01:23:44 . Memory (MB): peak = 3478.891 ; gain = 3075.055 ; free physical = 345930 ; free virtual = 439952
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
***** C/RTL SYNTHESIS COMPLETED IN 1h23m16s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/software/CAD/Xilinx/2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_myproject.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Compiling myproject_test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: Unable to open input/predictions file, using default input.
0.765625 0.625 0.484375 0.15625 0.34375 0.359375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.390625 0.359375 0.421875 0.296875 0.46875 0.34375 0.203125 0.78125 0.25 0.25 0.359375 0.578125 0.609375 0.625 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.625 0.609375 0.65625 0.53125 0.65625 0.625 0.15625 0.796875 0.625 0.28125 0.546875 0.796875 0.796875 0.796875 0.796875 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.796875 0.78125 0.796875 0.796875 0.796875 0.765625 0.75 0.734375 0.703125 0.390625 0.78125 0.421875 0.15625 0.390625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.625 0.640625 0.609375 0.640625 0.515625 0.3125 0.828125 0.453125 0.21875 0.46875 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.703125 0.765625 0.625 0.421875 0.796875 0.4375 0.234375 0.5 0.75 0.765625 0.78125 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.78125 0.765625 0.765625 0.765625 0.703125 0.765625 0.625 0.421875 0.796875 0.359375 0.265625 0.515625 0.75 0.78125 0.765625 0.78125 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.78125 0.703125 0.78125 0.59375 0.4375 0.796875 0.359375 0.3125 0.546875 0.765625 0.796875 0.78125 0.796875 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.796875 0.71875 0.796875 0.609375 0.53125 0.78125 0.234375 0.390625 0.59375 0.765625 0.765625 0.734375 0.734375 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.734375 0.75 0.75 0.6875 0.734375 0.5625 0.625 0.796875 0.21875 0.171875 0.34375 0.5 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.46875 0.484375 0.484375 0.421875 0.703125 0.390625 0.515625 0.78125 1.40625 1.71875 0.875 1.25 1.10938 0.984375 1.03125 1.01563 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.04688 1.07813 1.01563 1.32813 1.64063 1.4375 0.765625 0.421875 0.21875 0.15625 0.1875 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [COSIM 212-302] Starting C TB testing ...  
INFO: Unable to open input/predictions file, using default input.
0.765625 0.625 0.484375 0.15625 0.34375 0.359375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.390625 0.359375 0.421875 0.296875 0.46875 0.34375 0.203125 0.78125 0.25 0.25 0.359375 0.578125 0.609375 0.625 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.625 0.609375 0.65625 0.53125 0.65625 0.625 0.15625 0.796875 0.625 0.28125 0.546875 0.796875 0.796875 0.796875 0.796875 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.796875 0.78125 0.796875 0.796875 0.796875 0.765625 0.75 0.734375 0.703125 0.390625 0.78125 0.421875 0.15625 0.390625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.625 0.640625 0.609375 0.640625 0.515625 0.3125 0.828125 0.453125 0.21875 0.46875 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.703125 0.765625 0.625 0.421875 0.796875 0.4375 0.234375 0.5 0.75 0.765625 0.78125 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.78125 0.765625 0.765625 0.765625 0.703125 0.765625 0.625 0.421875 0.796875 0.359375 0.265625 0.515625 0.75 0.78125 0.765625 0.78125 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.78125 0.703125 0.78125 0.59375 0.4375 0.796875 0.359375 0.3125 0.546875 0.765625 0.796875 0.78125 0.796875 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.796875 0.71875 0.796875 0.609375 0.53125 0.78125 0.234375 0.390625 0.59375 0.765625 0.765625 0.734375 0.734375 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.734375 0.75 0.75 0.6875 0.734375 0.5625 0.625 0.796875 0.21875 0.171875 0.34375 0.5 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.46875 0.484375 0.484375 0.421875 0.703125 0.390625 0.515625 0.78125 1.40625 1.71875 0.875 1.25 1.10938 0.984375 1.03125 1.01563 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.04688 1.07813 1.01563 1.32813 1.64063 1.4375 0.765625 0.421875 0.21875 0.15625 0.1875 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/software/CAD/Xilinx/2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /software/CAD/Xilinx/2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /software/CAD/Xilinx/2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 126 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_images_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_images_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_axi_s_pos_enc_main_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pos_enc_main_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_axi_s_pos_enc_main_V_data_1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pos_enc_main_V_data_1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_axi_s_pos_enc_main_V_data_2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pos_enc_main_V_data_2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_axi_s_pos_enc_main_V_data_3_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pos_enc_main_V_data_3_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_axi_s_pos_enc_bottleneck_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pos_enc_bottleneck_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_axi_s_pos_enc_bottleneck_V_data_1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pos_enc_bottleneck_V_data_1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_axi_s_pos_enc_bottleneck_V_data_2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pos_enc_bottleneck_V_data_2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_axi_s_pos_enc_bottleneck_V_data_3_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pos_enc_bottleneck_V_data_3_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer48_out_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer48_out_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_3072_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_3072_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config6_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config6_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config6_mult_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config6_mult_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config10_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config10_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config10_mult_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config10_mult_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config10_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config10_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config14_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config14_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config14_mult_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config14_mult_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config14_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config14_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config22_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config22_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config22_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config22_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config26_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config26_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config31_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config31_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config31_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config31_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config38_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config38_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config38_mult_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config38_mult_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config38_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config38_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config42_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config42_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config42_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config42_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s_line_buffer_Array_V_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s_line_buffer_Array_V_0_0_core
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s_line_buffer_Array_V_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_kbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_kbM_core
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_kbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_sc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_sc4_core
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_sc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/fifo_w8_d845_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d845_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/fifo_w8_d272_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d272_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/fifo_w8_d192_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d192_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/fifo_w8_d924_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d924_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/fifo_w8_d768_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d768_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53bml.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53bml_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53bml
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54bnm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54bnm_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54bnm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55bom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55bom_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55bom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56bpm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56bpm_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56bpm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57bqm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57bqm_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57bqm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58brm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58brm_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58brm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59bsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59bsm_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59bsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60btn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60btn_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60btn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ibuf(W=9)
Compiling module xil_defaultlib.obuf(W=9)
Compiling module xil_defaultlib.regslice_both(DataWidth=8)
Compiling module xil_defaultlib.clone_stream_array_ap_fixed_4u_a...
Compiling module xil_defaultlib.pointwise_conv_2d_cl_array_array...
Compiling module xil_defaultlib.add_array_array_ap_fixed_1u_arra...
Compiling module xil_defaultlib.zeropad2d_cl_array_ap_fixed_1u_a...
Compiling module xil_defaultlib.cast_ap_fixed_8_2_0_0_0_ap_fixed...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.compute_output_buffer_2d_array_a...
Compiling module xil_defaultlib.conv_2d_cl_array_ap_fixed_1u_arr...
Compiling module xil_defaultlib.relu_array_ap_fixed_4u_array_ap_...
Compiling module xil_defaultlib.zeropad2d_cl_array_ap_fixed_4u_a...
Compiling module xil_defaultlib.cast_ap_fixed_8_2_0_0_0_ap_fixed...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.compute_output_buffer_2d_array_a...
Compiling module xil_defaultlib.conv_2d_cl_array_ap_fixed_4u_arr...
Compiling module xil_defaultlib.relu_array_ap_fixed_4u_array_ap_...
Compiling module xil_defaultlib.zeropad2d_cl_array_ap_fixed_4u_a...
Compiling module xil_defaultlib.cast_ap_fixed_8_2_0_0_0_ap_fixed...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.compute_output_buffer_2d_array_a...
Compiling module xil_defaultlib.conv_2d_cl_array_ap_fixed_4u_arr...
Compiling module xil_defaultlib.relu_array_ap_fixed_4u_array_ap_...
Compiling module xil_defaultlib.pointwise_conv_2d_cl_array_array...
Compiling module xil_defaultlib.add_array_array_ap_fixed_4u_arra...
Compiling module xil_defaultlib.zeropad2d_cl_array_ap_fixed_4u_a...
Compiling module xil_defaultlib.cast_ap_fixed_8_2_0_0_0_ap_fixed...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.compute_output_buffer_2d_array_a...
Compiling module xil_defaultlib.conv_2d_cl_array_ap_fixed_4u_arr...
Compiling module xil_defaultlib.relu_array_ap_fixed_8u_array_ap_...
Compiling module xil_defaultlib.zeropad2d_cl_array_ap_fixed_8u_a...
Compiling module xil_defaultlib.cast_ap_fixed_8_2_0_0_0_ap_fixed...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.compute_output_buffer_2d_array_a...
Compiling module xil_defaultlib.conv_2d_cl_array_ap_fixed_8u_arr...
Compiling module xil_defaultlib.relu_array_ap_fixed_8u_array_ap_...
Compiling module xil_defaultlib.resize_nearest_array_ap_fixed_8_...
Compiling module xil_defaultlib.zeropad2d_cl_array_ap_fixed_8u_a...
Compiling module xil_defaultlib.cast_ap_fixed_8_2_0_0_0_ap_fixed...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.compute_output_buffer_2d_array_a...
Compiling module xil_defaultlib.conv_2d_cl_array_ap_fixed_8u_arr...
Compiling module xil_defaultlib.relu_array_ap_fixed_4u_array_ap_...
Compiling module xil_defaultlib.pointwise_conv_2d_cl_array_array...
Compiling module xil_defaultlib.add_array_array_ap_fixed_4u_arra...
Compiling module xil_defaultlib.zeropad2d_cl_array_ap_fixed_4u_a...
Compiling module xil_defaultlib.cast_ap_fixed_8_2_0_0_0_ap_fixed...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.compute_output_buffer_2d_array_a...
Compiling module xil_defaultlib.conv_2d_cl_array_ap_fixed_4u_arr...
Compiling module xil_defaultlib.relu_array_ap_fixed_4u_array_ap_...
Compiling module xil_defaultlib.zeropad2d_cl_array_ap_fixed_4u_a...
Compiling module xil_defaultlib.cast_ap_fixed_8_2_0_0_0_ap_fixed...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.compute_output_buffer_2d_array_a...
Compiling module xil_defaultlib.conv_2d_cl_array_ap_fixed_4u_arr...
Compiling module xil_defaultlib.relu_array_ap_fixed_4u_array_ap_...
Compiling module xil_defaultlib.pointwise_conv_2d_cl_array_array...
Compiling module xil_defaultlib.relu_array_ap_fixed_1u_array_ap_...
Compiling module xil_defaultlib.fifo_w8_d768_A
Compiling module xil_defaultlib.fifo_w8_d924_A
Compiling module xil_defaultlib.fifo_w8_d845_A
Compiling module xil_defaultlib.fifo_w8_d192_A
Compiling module xil_defaultlib.fifo_w8_d272_A
Compiling module xil_defaultlib.start_for_pointwise_conv_2d_cl_a...
Compiling module xil_defaultlib.start_for_pointwise_conv_2d_cl_a...
Compiling module xil_defaultlib.start_for_pointwise_conv_2d_cl_a...
Compiling module xil_defaultlib.start_for_pointwise_conv_2d_cl_a...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_add_array_array_ap_fix...
Compiling module xil_defaultlib.start_for_add_array_array_ap_fix...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_8u...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_8u...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_8u...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_8u...
Compiling module xil_defaultlib.start_for_resize_nearest_array_a...
Compiling module xil_defaultlib.start_for_resize_nearest_array_a...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_add_array_array_ap_fix...
Compiling module xil_defaultlib.start_for_add_array_array_ap_fix...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_pointwise_conv_2d_cl_a...
Compiling module xil_defaultlib.start_for_pointwise_conv_2d_cl_a...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_1u...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_1u...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.fifo(DEPTH=768)
Compiling module xil_defaultlib.AESL_axi_s_input_images_V_data_0...
Compiling module xil_defaultlib.AESL_axi_s_pos_enc_main_V_data_0...
Compiling module xil_defaultlib.AESL_axi_s_pos_enc_main_V_data_1...
Compiling module xil_defaultlib.AESL_axi_s_pos_enc_main_V_data_2...
Compiling module xil_defaultlib.AESL_axi_s_pos_enc_main_V_data_3...
Compiling module xil_defaultlib.fifo(DEPTH=192)
Compiling module xil_defaultlib.AESL_axi_s_pos_enc_bottleneck_V_...
Compiling module xil_defaultlib.AESL_axi_s_pos_enc_bottleneck_V_...
Compiling module xil_defaultlib.AESL_axi_s_pos_enc_bottleneck_V_...
Compiling module xil_defaultlib.AESL_axi_s_pos_enc_bottleneck_V_...
Compiling module xil_defaultlib.AESL_axi_s_layer48_out_V_data_0_...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 12 14:13:38 2024...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source myproject.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set layer48_out_group [add_wave_group layer48_out(axis) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer48_out_V_data_0_V_TREADY -into $layer48_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer48_out_V_data_0_V_TVALID -into $layer48_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer48_out_V_data_0_V_TDATA -into $layer48_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set pos_enc_bottleneck_group [add_wave_group pos_enc_bottleneck(axis) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_3_V_TREADY -into $pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_3_V_TVALID -into $pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_2_V_TREADY -into $pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_2_V_TVALID -into $pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_1_V_TREADY -into $pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_1_V_TVALID -into $pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_0_V_TREADY -into $pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_0_V_TVALID -into $pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_3_V_TDATA -into $pos_enc_bottleneck_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_2_V_TDATA -into $pos_enc_bottleneck_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_1_V_TDATA -into $pos_enc_bottleneck_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_0_V_TDATA -into $pos_enc_bottleneck_group -radix hex
## set pos_enc_main_group [add_wave_group pos_enc_main(axis) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_3_V_TREADY -into $pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_3_V_TVALID -into $pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_2_V_TREADY -into $pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_2_V_TVALID -into $pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_1_V_TREADY -into $pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_1_V_TVALID -into $pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_0_V_TREADY -into $pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_0_V_TVALID -into $pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_3_V_TDATA -into $pos_enc_main_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_2_V_TDATA -into $pos_enc_main_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_1_V_TDATA -into $pos_enc_main_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_0_V_TDATA -into $pos_enc_main_group -radix hex
## set input_images_group [add_wave_group input_images(axis) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_images_V_data_0_V_TREADY -into $input_images_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_images_V_data_0_V_TVALID -into $input_images_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_images_V_data_0_V_TDATA -into $input_images_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_images_V_data_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_pos_enc_main_V_data_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_pos_enc_main_V_data_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_pos_enc_main_V_data_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_pos_enc_main_V_data_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_pos_enc_bottleneck_V_data_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_pos_enc_bottleneck_V_data_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_pos_enc_bottleneck_V_data_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_pos_enc_bottleneck_V_data_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer48_out_V_data_0_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_layer48_out_group [add_wave_group layer48_out(axis) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer48_out_V_data_0_V_TREADY -into $tb_layer48_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer48_out_V_data_0_V_TVALID -into $tb_layer48_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer48_out_V_data_0_V_TDATA -into $tb_layer48_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_pos_enc_bottleneck_group [add_wave_group pos_enc_bottleneck(axis) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_3_V_TREADY -into $tb_pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_3_V_TVALID -into $tb_pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_2_V_TREADY -into $tb_pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_2_V_TVALID -into $tb_pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_1_V_TREADY -into $tb_pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_1_V_TVALID -into $tb_pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_0_V_TREADY -into $tb_pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_0_V_TVALID -into $tb_pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_3_V_TDATA -into $tb_pos_enc_bottleneck_group -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_2_V_TDATA -into $tb_pos_enc_bottleneck_group -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_1_V_TDATA -into $tb_pos_enc_bottleneck_group -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_0_V_TDATA -into $tb_pos_enc_bottleneck_group -radix hex
## set tb_pos_enc_main_group [add_wave_group pos_enc_main(axis) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/pos_enc_main_V_data_3_V_TREADY -into $tb_pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_3_V_TVALID -into $tb_pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_2_V_TREADY -into $tb_pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_2_V_TVALID -into $tb_pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_1_V_TREADY -into $tb_pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_1_V_TVALID -into $tb_pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_0_V_TREADY -into $tb_pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_0_V_TVALID -into $tb_pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_3_V_TDATA -into $tb_pos_enc_main_group -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_2_V_TDATA -into $tb_pos_enc_main_group -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_1_V_TDATA -into $tb_pos_enc_main_group -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_0_V_TDATA -into $tb_pos_enc_main_group -radix hex
## set tb_input_images_group [add_wave_group input_images(axis) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/input_images_V_data_0_V_TREADY -into $tb_input_images_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_images_V_data_0_V_TVALID -into $tb_input_images_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_images_V_data_0_V_TDATA -into $tb_input_images_group -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "107000"
// RTL Simulation : 1 / 1 [100.00%] @ "5867000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 5878310 ps : File "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 545
run: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:07 . Memory (MB): peak = 1597.301 ; gain = 128.000 ; free physical = 345195 ; free virtual = 439335
## quit
INFO: [Common 17-206] Exiting xsim at Mon Aug 12 14:14:03 2024...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: Unable to open input/predictions file, using default input.
0.765625 0.625 0.484375 0.15625 0.34375 0.359375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.375 0.390625 0.359375 0.421875 0.296875 0.46875 0.34375 0.203125 0.78125 0.25 0.25 0.359375 0.578125 0.609375 0.625 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.609375 0.625 0.609375 0.65625 0.53125 0.65625 0.625 0.15625 0.796875 0.625 0.28125 0.546875 0.796875 0.796875 0.796875 0.796875 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.796875 0.78125 0.796875 0.796875 0.796875 0.765625 0.75 0.734375 0.703125 0.390625 0.78125 0.421875 0.15625 0.390625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.640625 0.625 0.640625 0.609375 0.640625 0.515625 0.3125 0.828125 0.453125 0.21875 0.46875 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.703125 0.765625 0.625 0.421875 0.796875 0.4375 0.234375 0.5 0.75 0.765625 0.78125 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.78125 0.765625 0.765625 0.765625 0.703125 0.765625 0.625 0.421875 0.796875 0.359375 0.265625 0.515625 0.75 0.78125 0.765625 0.78125 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.765625 0.78125 0.703125 0.78125 0.59375 0.4375 0.796875 0.359375 0.3125 0.546875 0.765625 0.796875 0.78125 0.796875 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.78125 0.796875 0.71875 0.796875 0.609375 0.53125 0.78125 0.234375 0.390625 0.59375 0.765625 0.765625 0.734375 0.734375 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.75 0.734375 0.75 0.75 0.6875 0.734375 0.5625 0.625 0.796875 0.21875 0.171875 0.34375 0.5 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.484375 0.46875 0.484375 0.484375 0.421875 0.703125 0.390625 0.515625 0.78125 1.40625 1.71875 0.875 1.25 1.10938 0.984375 1.03125 1.01563 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.03125 1.04688 1.07813 1.01563 1.32813 1.64063 1.4375 0.765625 0.421875 0.21875 0.15625 0.1875 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 0.15625 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO:
Report time       : Mon Aug 12 02:12:46 PM UTC 2024.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+

***** C/RTL SIMULATION COMPLETED IN 0h2m46s *****
***** C/RTL VALIDATION *****
INFO: Test PASSED
***** EXPORT IP *****
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1513.430 ; gain = 47.023 ; free physical = 344993 ; free virtual = 439153
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/CAD/Xilinx/2019.2/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Aug 12 14:14:39 2024...
***** EXPORT IP COMPLETED IN 0h0m45s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xcvu13p-flga2577-2-e"
## variable clock_period
## set clock_period 2.7777777777777777
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xcvu13p-flga2577-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu13p'
WARNING: [Common 17-348] Failed to get the license for feature 'Synthesis' and/or device 'xcvu13p'. Explanation: The license feature Synthesis could not be found.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". 
0 Infos, 1 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
INFO: [Common 17-206] Exiting Vivado at Mon Aug 12 14:15:23 2024...
ERROR: [Common 17-345] A valid license was not found for feature 'Synthesis' and/or device 'xcvu13p'. Please run the Vivado License Manager for assistance in determining
which features and devices are licensed for your system.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". If you are using a license server, verify that the license server is up and running a version of the xilinx daemon that is compatible with the version of Xilinx software that you are using. Please note that Vivado 2017.3 and later requires upgrading your license server tools to the Flex 11.14.1 tools. Please confirm with your license admin that the correct version of the license server tools are installed.
    while executing
"exec vivado -mode batch -source vivado_synth.tcl >@ stdout"
    invoked from within
"if {$opt(vsynth)} {
    puts "***** VIVADO SYNTHESIS *****"
    if {[file exist ${project_name}_prj/solution1/syn/vhdl]} {
        set time_start [clo..."
    (file "build_prj.tcl" line 237)
    invoked from within
"source build_prj.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $arg] "

INFO: [HLS 200-112] Total elapsed time: 5282.25 seconds; peak allocated memory: 2.423 GB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Aug 12 14:15:36 2024...
