<!DOCTYPE html>
<html>
 <head>
  <meta charset="utf-8" />
  <title>calc memory values/indexes in xmm -&gt;how to get the adress - Forums - ASM Community</title>
  <link rel="stylesheet" type="text/css" href="../../../style.css" />
  <link rel="canonical" href="../?id=18456" />
     </head>
 <body>
  <div id="header">
   <h1><a href="../../../">ASM Community</a></h1>
  </div>
  <div id="content">
   <p class="breadcrumbs"><a href="../../../">Home</a> &raquo; <a href="../../">Forums</a> &raquo; <a href="../../board/?id=3">MAIN</a> &raquo; <a href="../?id=18456">calc memory values/indexes in xmm -&gt;how to get the adress</a></p>
   <div class="post" id="post-142895">
    <div class="subject"><a href="#post-142895">calc memory values/indexes in xmm -&gt;how to get the adress</a></div>
    <div class="body">hi all,<br /><br />im calcing some indexes for a array using SIMD (mmx/sse2) the c++ code looks like this:<br /><br />int d;<br /><br />d = (a - b<em>)&lt;&lt;16;<br />d = (c<em> + g)&gt;&gt;12;<br />.<br />.<br />.<br />return h<em> + coef;<br /><br />The asm code calc's &quot;d&quot; using SIMD so i end up having 4, 8 or 16 &quot;d&quot; in mmx or xmm reg's. (coef<em> holds values wich are precalced for &quot;d&quot;)<br /><br />its inline asm<br /><br />_asm{<br /><br />.<br />.<br />.<br />calcing &quot;d&quot;<br /><br /><br />movd eax,mm2	//fixme AMD penalty 5-10 cycles<br />movd ecx,mm3	//fixme AMD penalty 5-10 cycles<br /><br />punpckhdq mm2,mm2	//HD into LD<br />punpckhdq mm3,mm3	//HD into LD<br />				<br />movd ebx,mm2	//fixme AMD penalty 5-10 cycles<br />movd edx,mm3	//fixme AMD penalty 5-10 cycles<br /><br />movd mm6,<br />movd mm5,<br />				<br />punpckldq mm6,<br />punpckldq mm5,<br /><br />---&gt; moving memory values based on &quot;d&quot; into mmx regs<br /><br />paddd mm6,mm0<br />paddd mm5,mm1<br /><br />.<br />.<br />.<br />}<br /><br />The problem is that u get a huge penalty using &quot;movd ebx,mm2&quot; on AMD's and even if i work with a Temp __m64 adress the code is slow.<br />Some1 know a better way to calc a index and than accessing these memory adresses and getting them again in a mmx reg? Maybe using a array of pointers or so?<br /><br />Or some1 know a way to load/store the values without huge penaltys and load/store foreward stalls?</div>
    <div class="meta">Posted on 2004-06-05 06:18:34 by Andy2222</div>
   </div>
   <div class="post" id="post-142899">
    <div class="subject"><a href="#post-142899">calc memory values/indexes in xmm -&gt;how to get the adress</a></div>
    <div class="body">1) Use the ALU instead of MMX/SSE.<br />2) Try if memory is faster than eax on AMD.<br />3) Buy an Intel CPU and ignore broken clones.</div>
    <div class="meta">Posted on 2004-06-05 06:43:24 by Scali</div>
   </div>
   <div class="post" id="post-142903">
    <div class="subject"><a href="#post-142903">calc memory values/indexes in xmm -&gt;how to get the adress</a></div>
    <div class="body"><div class="quote"><br />1) Use the ALU instead of MMX/SSE.<br />2) Try if memory is faster than eax on AMD.<br />3) Buy an Intel CPU and ignore broken clones. </div><br /><br />1: its much slower with ALU since we calc quite a bit before we get final d for mem access.<br /><br />2: tryed but wasnt faster prolly some memory stalls, how would the asm code look like with memory access and correct sheduling? I mean write all 2/4 &quot;d&quot; back using a __m128i*/__m64* or writing them back int by int? Since we will read those values than again to fill new mmx/xmm regs. So how the CPU can perfect use out of order + forewarding?<br /><br />3: AMD64 has a latency of 9 (vector pathed), P4 has latency of 10 using xmm regs, only for movd and mmx regs the P4 is faster, but P4 needs 6 cycles for a simple movq mmx,mmx ....</div>
    <div class="meta">Posted on 2004-06-05 07:05:28 by Andy2222</div>
   </div>
   <div class="post" id="post-142905">
    <div class="subject"><a href="#post-142905">calc memory values/indexes in xmm -&gt;how to get the adress</a></div>
    <div class="body">1/2: I don't have enough information to comment on that. I have no idea what calculations you do. Frankly I don't care either. You should solve your own problems, I just point out some areas for you to explore.<br /><br />3: You are overlooking the obvious: P4 has a LOT more cycles than AMD64 per second. It can afford to take more cycles per instruction and still beat the crap out of AMD64.</div>
    <div class="meta">Posted on 2004-06-05 07:33:45 by Scali</div>
   </div>
  </div>
 </body>
</html>