# lenet-5 accelerator engine  
VLSI system design : CNN accelerator   
• Implemented a CNN accelerator for a quantized LeNet model using Verilog  
• Leveraging SRAM address control for a six-layer CNN.  
• This complex design required gate-level simulation, APR, and post-layout simulation.  
