#[doc = "Register `GICD_ICENABLER1` reader"]
pub type R = crate::R<GicdIcenabler1Spec>;
#[doc = "Register `GICD_ICENABLER1` writer"]
pub type W = crate::W<GicdIcenabler1Spec>;
#[doc = "Field `INT32` reader - Interrupt 32"]
pub type Int32R = crate::BitReader;
#[doc = "Field `INT32` writer - Interrupt 32"]
pub type Int32W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT33` reader - Interrupt 33"]
pub type Int33R = crate::BitReader;
#[doc = "Field `INT33` writer - Interrupt 33"]
pub type Int33W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT34` reader - Interrupt 34"]
pub type Int34R = crate::BitReader;
#[doc = "Field `INT34` writer - Interrupt 34"]
pub type Int34W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT35` reader - Interrupt 35"]
pub type Int35R = crate::BitReader;
#[doc = "Field `INT35` writer - Interrupt 35"]
pub type Int35W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT36` reader - Interrupt 36"]
pub type Int36R = crate::BitReader;
#[doc = "Field `INT36` writer - Interrupt 36"]
pub type Int36W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT37` reader - Interrupt 37"]
pub type Int37R = crate::BitReader;
#[doc = "Field `INT37` writer - Interrupt 37"]
pub type Int37W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT38` reader - Interrupt 38"]
pub type Int38R = crate::BitReader;
#[doc = "Field `INT38` writer - Interrupt 38"]
pub type Int38W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT39` reader - Interrupt 39"]
pub type Int39R = crate::BitReader;
#[doc = "Field `INT39` writer - Interrupt 39"]
pub type Int39W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT40` reader - Interrupt 40"]
pub type Int40R = crate::BitReader;
#[doc = "Field `INT40` writer - Interrupt 40"]
pub type Int40W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT41` reader - Interrupt 41"]
pub type Int41R = crate::BitReader;
#[doc = "Field `INT41` writer - Interrupt 41"]
pub type Int41W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT42` reader - Interrupt 42"]
pub type Int42R = crate::BitReader;
#[doc = "Field `INT42` writer - Interrupt 42"]
pub type Int42W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT43` reader - Interrupt 43"]
pub type Int43R = crate::BitReader;
#[doc = "Field `INT43` writer - Interrupt 43"]
pub type Int43W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT44` reader - Interrupt 44"]
pub type Int44R = crate::BitReader;
#[doc = "Field `INT44` writer - Interrupt 44"]
pub type Int44W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT45` reader - Interrupt 45"]
pub type Int45R = crate::BitReader;
#[doc = "Field `INT45` writer - Interrupt 45"]
pub type Int45W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT46` reader - Interrupt 46"]
pub type Int46R = crate::BitReader;
#[doc = "Field `INT46` writer - Interrupt 46"]
pub type Int46W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT47` reader - Interrupt 47"]
pub type Int47R = crate::BitReader;
#[doc = "Field `INT47` writer - Interrupt 47"]
pub type Int47W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT48` reader - Interrupt 48"]
pub type Int48R = crate::BitReader;
#[doc = "Field `INT48` writer - Interrupt 48"]
pub type Int48W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT49` reader - Interrupt 49"]
pub type Int49R = crate::BitReader;
#[doc = "Field `INT49` writer - Interrupt 49"]
pub type Int49W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT50` reader - Interrupt 50"]
pub type Int50R = crate::BitReader;
#[doc = "Field `INT50` writer - Interrupt 50"]
pub type Int50W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT51` reader - Interrupt 51"]
pub type Int51R = crate::BitReader;
#[doc = "Field `INT51` writer - Interrupt 51"]
pub type Int51W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT52` reader - Interrupt 52"]
pub type Int52R = crate::BitReader;
#[doc = "Field `INT52` writer - Interrupt 52"]
pub type Int52W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT53` reader - Interrupt 53"]
pub type Int53R = crate::BitReader;
#[doc = "Field `INT53` writer - Interrupt 53"]
pub type Int53W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT54` reader - Interrupt 54"]
pub type Int54R = crate::BitReader;
#[doc = "Field `INT54` writer - Interrupt 54"]
pub type Int54W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT55` reader - Interrupt 55"]
pub type Int55R = crate::BitReader;
#[doc = "Field `INT55` writer - Interrupt 55"]
pub type Int55W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT56` reader - Interrupt 56"]
pub type Int56R = crate::BitReader;
#[doc = "Field `INT56` writer - Interrupt 56"]
pub type Int56W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT57` reader - Interrupt 57"]
pub type Int57R = crate::BitReader;
#[doc = "Field `INT57` writer - Interrupt 57"]
pub type Int57W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT58` reader - Interrupt 58"]
pub type Int58R = crate::BitReader;
#[doc = "Field `INT58` writer - Interrupt 58"]
pub type Int58W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT59` reader - Interrupt 59"]
pub type Int59R = crate::BitReader;
#[doc = "Field `INT59` writer - Interrupt 59"]
pub type Int59W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT60` reader - Interrupt 60"]
pub type Int60R = crate::BitReader;
#[doc = "Field `INT60` writer - Interrupt 60"]
pub type Int60W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT61` reader - Interrupt 61"]
pub type Int61R = crate::BitReader;
#[doc = "Field `INT61` writer - Interrupt 61"]
pub type Int61W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT62` reader - Interrupt 62"]
pub type Int62R = crate::BitReader;
#[doc = "Field `INT62` writer - Interrupt 62"]
pub type Int62W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `INT63` reader - Interrupt 63"]
pub type Int63R = crate::BitReader;
#[doc = "Field `INT63` writer - Interrupt 63"]
pub type Int63W<'a, REG> = crate::BitWriter1C<'a, REG>;
impl R {
    #[doc = "Bit 0 - Interrupt 32"]
    #[inline(always)]
    pub fn int32(&self) -> Int32R {
        Int32R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Interrupt 33"]
    #[inline(always)]
    pub fn int33(&self) -> Int33R {
        Int33R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Interrupt 34"]
    #[inline(always)]
    pub fn int34(&self) -> Int34R {
        Int34R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Interrupt 35"]
    #[inline(always)]
    pub fn int35(&self) -> Int35R {
        Int35R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Interrupt 36"]
    #[inline(always)]
    pub fn int36(&self) -> Int36R {
        Int36R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Interrupt 37"]
    #[inline(always)]
    pub fn int37(&self) -> Int37R {
        Int37R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Interrupt 38"]
    #[inline(always)]
    pub fn int38(&self) -> Int38R {
        Int38R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Interrupt 39"]
    #[inline(always)]
    pub fn int39(&self) -> Int39R {
        Int39R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Interrupt 40"]
    #[inline(always)]
    pub fn int40(&self) -> Int40R {
        Int40R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Interrupt 41"]
    #[inline(always)]
    pub fn int41(&self) -> Int41R {
        Int41R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Interrupt 42"]
    #[inline(always)]
    pub fn int42(&self) -> Int42R {
        Int42R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Interrupt 43"]
    #[inline(always)]
    pub fn int43(&self) -> Int43R {
        Int43R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - Interrupt 44"]
    #[inline(always)]
    pub fn int44(&self) -> Int44R {
        Int44R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Interrupt 45"]
    #[inline(always)]
    pub fn int45(&self) -> Int45R {
        Int45R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Interrupt 46"]
    #[inline(always)]
    pub fn int46(&self) -> Int46R {
        Int46R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Interrupt 47"]
    #[inline(always)]
    pub fn int47(&self) -> Int47R {
        Int47R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - Interrupt 48"]
    #[inline(always)]
    pub fn int48(&self) -> Int48R {
        Int48R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - Interrupt 49"]
    #[inline(always)]
    pub fn int49(&self) -> Int49R {
        Int49R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - Interrupt 50"]
    #[inline(always)]
    pub fn int50(&self) -> Int50R {
        Int50R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - Interrupt 51"]
    #[inline(always)]
    pub fn int51(&self) -> Int51R {
        Int51R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - Interrupt 52"]
    #[inline(always)]
    pub fn int52(&self) -> Int52R {
        Int52R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - Interrupt 53"]
    #[inline(always)]
    pub fn int53(&self) -> Int53R {
        Int53R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - Interrupt 54"]
    #[inline(always)]
    pub fn int54(&self) -> Int54R {
        Int54R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - Interrupt 55"]
    #[inline(always)]
    pub fn int55(&self) -> Int55R {
        Int55R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - Interrupt 56"]
    #[inline(always)]
    pub fn int56(&self) -> Int56R {
        Int56R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - Interrupt 57"]
    #[inline(always)]
    pub fn int57(&self) -> Int57R {
        Int57R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - Interrupt 58"]
    #[inline(always)]
    pub fn int58(&self) -> Int58R {
        Int58R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - Interrupt 59"]
    #[inline(always)]
    pub fn int59(&self) -> Int59R {
        Int59R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - Interrupt 60"]
    #[inline(always)]
    pub fn int60(&self) -> Int60R {
        Int60R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - Interrupt 61"]
    #[inline(always)]
    pub fn int61(&self) -> Int61R {
        Int61R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - Interrupt 62"]
    #[inline(always)]
    pub fn int62(&self) -> Int62R {
        Int62R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - Interrupt 63"]
    #[inline(always)]
    pub fn int63(&self) -> Int63R {
        Int63R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GICD_ICENABLER1")
            .field("int32", &self.int32())
            .field("int33", &self.int33())
            .field("int34", &self.int34())
            .field("int35", &self.int35())
            .field("int36", &self.int36())
            .field("int37", &self.int37())
            .field("int38", &self.int38())
            .field("int39", &self.int39())
            .field("int40", &self.int40())
            .field("int41", &self.int41())
            .field("int42", &self.int42())
            .field("int43", &self.int43())
            .field("int44", &self.int44())
            .field("int45", &self.int45())
            .field("int46", &self.int46())
            .field("int47", &self.int47())
            .field("int48", &self.int48())
            .field("int49", &self.int49())
            .field("int50", &self.int50())
            .field("int51", &self.int51())
            .field("int52", &self.int52())
            .field("int53", &self.int53())
            .field("int54", &self.int54())
            .field("int55", &self.int55())
            .field("int56", &self.int56())
            .field("int57", &self.int57())
            .field("int58", &self.int58())
            .field("int59", &self.int59())
            .field("int60", &self.int60())
            .field("int61", &self.int61())
            .field("int62", &self.int62())
            .field("int63", &self.int63())
            .finish()
    }
}
impl W {
    #[doc = "Bit 0 - Interrupt 32"]
    #[inline(always)]
    #[must_use]
    pub fn int32(&mut self) -> Int32W<GicdIcenabler1Spec> {
        Int32W::new(self, 0)
    }
    #[doc = "Bit 1 - Interrupt 33"]
    #[inline(always)]
    #[must_use]
    pub fn int33(&mut self) -> Int33W<GicdIcenabler1Spec> {
        Int33W::new(self, 1)
    }
    #[doc = "Bit 2 - Interrupt 34"]
    #[inline(always)]
    #[must_use]
    pub fn int34(&mut self) -> Int34W<GicdIcenabler1Spec> {
        Int34W::new(self, 2)
    }
    #[doc = "Bit 3 - Interrupt 35"]
    #[inline(always)]
    #[must_use]
    pub fn int35(&mut self) -> Int35W<GicdIcenabler1Spec> {
        Int35W::new(self, 3)
    }
    #[doc = "Bit 4 - Interrupt 36"]
    #[inline(always)]
    #[must_use]
    pub fn int36(&mut self) -> Int36W<GicdIcenabler1Spec> {
        Int36W::new(self, 4)
    }
    #[doc = "Bit 5 - Interrupt 37"]
    #[inline(always)]
    #[must_use]
    pub fn int37(&mut self) -> Int37W<GicdIcenabler1Spec> {
        Int37W::new(self, 5)
    }
    #[doc = "Bit 6 - Interrupt 38"]
    #[inline(always)]
    #[must_use]
    pub fn int38(&mut self) -> Int38W<GicdIcenabler1Spec> {
        Int38W::new(self, 6)
    }
    #[doc = "Bit 7 - Interrupt 39"]
    #[inline(always)]
    #[must_use]
    pub fn int39(&mut self) -> Int39W<GicdIcenabler1Spec> {
        Int39W::new(self, 7)
    }
    #[doc = "Bit 8 - Interrupt 40"]
    #[inline(always)]
    #[must_use]
    pub fn int40(&mut self) -> Int40W<GicdIcenabler1Spec> {
        Int40W::new(self, 8)
    }
    #[doc = "Bit 9 - Interrupt 41"]
    #[inline(always)]
    #[must_use]
    pub fn int41(&mut self) -> Int41W<GicdIcenabler1Spec> {
        Int41W::new(self, 9)
    }
    #[doc = "Bit 10 - Interrupt 42"]
    #[inline(always)]
    #[must_use]
    pub fn int42(&mut self) -> Int42W<GicdIcenabler1Spec> {
        Int42W::new(self, 10)
    }
    #[doc = "Bit 11 - Interrupt 43"]
    #[inline(always)]
    #[must_use]
    pub fn int43(&mut self) -> Int43W<GicdIcenabler1Spec> {
        Int43W::new(self, 11)
    }
    #[doc = "Bit 12 - Interrupt 44"]
    #[inline(always)]
    #[must_use]
    pub fn int44(&mut self) -> Int44W<GicdIcenabler1Spec> {
        Int44W::new(self, 12)
    }
    #[doc = "Bit 13 - Interrupt 45"]
    #[inline(always)]
    #[must_use]
    pub fn int45(&mut self) -> Int45W<GicdIcenabler1Spec> {
        Int45W::new(self, 13)
    }
    #[doc = "Bit 14 - Interrupt 46"]
    #[inline(always)]
    #[must_use]
    pub fn int46(&mut self) -> Int46W<GicdIcenabler1Spec> {
        Int46W::new(self, 14)
    }
    #[doc = "Bit 15 - Interrupt 47"]
    #[inline(always)]
    #[must_use]
    pub fn int47(&mut self) -> Int47W<GicdIcenabler1Spec> {
        Int47W::new(self, 15)
    }
    #[doc = "Bit 16 - Interrupt 48"]
    #[inline(always)]
    #[must_use]
    pub fn int48(&mut self) -> Int48W<GicdIcenabler1Spec> {
        Int48W::new(self, 16)
    }
    #[doc = "Bit 17 - Interrupt 49"]
    #[inline(always)]
    #[must_use]
    pub fn int49(&mut self) -> Int49W<GicdIcenabler1Spec> {
        Int49W::new(self, 17)
    }
    #[doc = "Bit 18 - Interrupt 50"]
    #[inline(always)]
    #[must_use]
    pub fn int50(&mut self) -> Int50W<GicdIcenabler1Spec> {
        Int50W::new(self, 18)
    }
    #[doc = "Bit 19 - Interrupt 51"]
    #[inline(always)]
    #[must_use]
    pub fn int51(&mut self) -> Int51W<GicdIcenabler1Spec> {
        Int51W::new(self, 19)
    }
    #[doc = "Bit 20 - Interrupt 52"]
    #[inline(always)]
    #[must_use]
    pub fn int52(&mut self) -> Int52W<GicdIcenabler1Spec> {
        Int52W::new(self, 20)
    }
    #[doc = "Bit 21 - Interrupt 53"]
    #[inline(always)]
    #[must_use]
    pub fn int53(&mut self) -> Int53W<GicdIcenabler1Spec> {
        Int53W::new(self, 21)
    }
    #[doc = "Bit 22 - Interrupt 54"]
    #[inline(always)]
    #[must_use]
    pub fn int54(&mut self) -> Int54W<GicdIcenabler1Spec> {
        Int54W::new(self, 22)
    }
    #[doc = "Bit 23 - Interrupt 55"]
    #[inline(always)]
    #[must_use]
    pub fn int55(&mut self) -> Int55W<GicdIcenabler1Spec> {
        Int55W::new(self, 23)
    }
    #[doc = "Bit 24 - Interrupt 56"]
    #[inline(always)]
    #[must_use]
    pub fn int56(&mut self) -> Int56W<GicdIcenabler1Spec> {
        Int56W::new(self, 24)
    }
    #[doc = "Bit 25 - Interrupt 57"]
    #[inline(always)]
    #[must_use]
    pub fn int57(&mut self) -> Int57W<GicdIcenabler1Spec> {
        Int57W::new(self, 25)
    }
    #[doc = "Bit 26 - Interrupt 58"]
    #[inline(always)]
    #[must_use]
    pub fn int58(&mut self) -> Int58W<GicdIcenabler1Spec> {
        Int58W::new(self, 26)
    }
    #[doc = "Bit 27 - Interrupt 59"]
    #[inline(always)]
    #[must_use]
    pub fn int59(&mut self) -> Int59W<GicdIcenabler1Spec> {
        Int59W::new(self, 27)
    }
    #[doc = "Bit 28 - Interrupt 60"]
    #[inline(always)]
    #[must_use]
    pub fn int60(&mut self) -> Int60W<GicdIcenabler1Spec> {
        Int60W::new(self, 28)
    }
    #[doc = "Bit 29 - Interrupt 61"]
    #[inline(always)]
    #[must_use]
    pub fn int61(&mut self) -> Int61W<GicdIcenabler1Spec> {
        Int61W::new(self, 29)
    }
    #[doc = "Bit 30 - Interrupt 62"]
    #[inline(always)]
    #[must_use]
    pub fn int62(&mut self) -> Int62W<GicdIcenabler1Spec> {
        Int62W::new(self, 30)
    }
    #[doc = "Bit 31 - Interrupt 63"]
    #[inline(always)]
    #[must_use]
    pub fn int63(&mut self) -> Int63W<GicdIcenabler1Spec> {
        Int63W::new(self, 31)
    }
}
#[doc = "Interrupt Clear-Enable\n\nYou can [`read`](crate::Reg::read) this register and get [`gicd_icenabler1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`gicd_icenabler1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct GicdIcenabler1Spec;
impl crate::RegisterSpec for GicdIcenabler1Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`gicd_icenabler1::R`](R) reader structure"]
impl crate::Readable for GicdIcenabler1Spec {}
#[doc = "`write(|w| ..)` method takes [`gicd_icenabler1::W`](W) writer structure"]
impl crate::Writable for GicdIcenabler1Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0xffff_ffff;
}
#[doc = "`reset()` method sets GICD_ICENABLER1 to value 0"]
impl crate::Resettable for GicdIcenabler1Spec {
    const RESET_VALUE: u32 = 0;
}
