{
    "description": "bram suite of benchmarks to run with Yosys.",
    "tool": "yosys",
    "yosys":{
            "yosys_path": "yosys/install/bin/yosys"
    },
    "num_process": 4,
    "timeout": 1800,
    "benchmarks": {
        "EDA-402-komal": {
            "compile_status" : "inactive",
            "sim_status": "inactive",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-402/EDA-402-komal/",
            "top_module": "Log2highacc"
        },
        "EDA-402-hameed": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-402/EDA-402-hameed/",
            "top_module": "rams_sp_reg_addr_1024x32"
        },
        "EDA-629-1": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-629/EDA-629-1",
            "top_module": "ram_simple_dp_sync_read_4096x32"
        },
        "EDA-629-2": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-629/EDA-629-2",
            "top_module": "ram_simple_dp_sync_reg_read_4096x32"
        },
        "EDA-678": {
            "compile_status" : "inactive",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-678",
            "top_module": "ram_pipeline"
        },
        "EDA-692": {
            "compile_status" : "inactive",
            "sim_status": "inactive",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-692",
            "top_module": "ram_true_dp_512x32"
        },
        "EDA-713": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-713",
            "top_module": "rams_sp_wf_rst_en_1024x16"
        },
        "EDA-806": {
            "compile_status" : "inactive",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-806/",
            "top_module": "ram_true_dp_rf_1024x32"
        },
        "EDA-851": {
            "compile_status" : "inactive",
            "sim_status": "inactive",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-851/",
            "top_module": "ram_pipeline_block"
        },
        "EDA-860": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-860/",
            "top_module": "ram_true_dp_dc_512x32"
        },
        "EDA-864": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-864/",
            "top_module": "rams_sp_re_we_rf_1024x32"
        },
        "EDA-869": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-869/",
            "top_module": "ram_true_dp_dc_4096x36"
        },
        "EDA-879": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-879/",
            "top_module": "rams_sp_wf_rst_en_1024x16"
        },
        "EDA-880": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-880/",
            "top_module": "tdp_256x8"
        },
        "EDA-881": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-881/",
            "top_module": "rams_sp_reg_addr_1024x36"
        },
        "EDA-884": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-884/",
            "top_module": "ram_true_reg_addr_dp_1024x32"
        },
        "EDA-885": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-885/",
            "top_module": "ram_true_reg_addr_dp_1024x8"
        },
        "EDA-890": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-890/",
            "top_module": "rams_sp_re_prio_we_rst_1024x32"
        },
        "EDA-891": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-891/",
            "top_module": "ram_simple_dp_sync_reg_read_1024x64"
        } ,
        "EDA-1090_512x8": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1090/512x8",
            "top_module": "rams_sp_reg_addr_readmem_512x8"
        },
        "EDA-1090_1024x1": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1090/1024x1",
            "top_module": "rams_sp_reg_addr_readmem_1024x1"
        },
        "EDA-1091": {
            "compile_status" : "active",
            "sim_status": "inactive",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1091/",
            "top_module": "aes_256_sr_top"
        }
        "EDA-871_1024x4": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x4",
            "top_module": "bytewrite_sdp_ram_nc_1024x4"
        }
        "EDA-871_1024x8": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x8",
            "top_module": "bytewrite_sdp_ram_nc_1024x8"
        }
        "EDA-871_1024x12": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x12",
            "top_module": "bytewrite_sdp_ram_nc_1024x12"
        }
        "EDA-871_1024x16": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x16",
            "top_module": "bytewrite_sdp_ram_nc_1024x16"
        }
        "EDA-871_1024x20": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x20",
            "top_module": "bytewrite_sdp_ram_nc_1024x20"
        }
        "EDA-871_1024x24": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x24",
            "top_module": "bytewrite_sdp_ram_nc_1024x24"
		}
        "EDA-871_1024x28": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x28",
            "top_module": "bytewrite_sdp_ram_nc_1024x28"
        }
        "EDA-871_1024x32": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x32",
            "top_module": "bytewrite_sdp_ram_nc_1024x32"
        }
    }
}
