# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
#
# This file is licensed under the Apache License v2.0 with LLVM Exceptions.
# See https://llvm.org/LICENSE.txt for license information.
# SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
#
# (c) Copyright 2023-2024 Advanced Micro Devices, Inc. or its affiliates
# RUN: llc -mtriple aie2 -run-pass=instruction-select %s -verify-machineinstrs -o - | FileCheck %s


---
name:            VSUB_ACCFLOAT
alignment:       16
legalized:       true
regBankSelected: true
body:             |
  bb.1.entry:
    liveins: $bml1, $bml2, $x0, $x2
    ; CHECK-LABEL: name: VSUB_ACCFLOAT
    ; CHECK: liveins: $bml1, $bml2, $x0, $x2
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:acc512 = COPY $bml1
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:acc512 = COPY $bml2
    ; CHECK-NEXT: [[MOV_RLC_imm10_pseudo:%[0-9]+]]:er = MOV_RLC_imm10_pseudo 28
    ; CHECK-NEXT: [[VSUB_F:%[0-9]+]]:acc512 = VSUB_F [[COPY]], [[COPY1]], [[MOV_RLC_imm10_pseudo]], implicit-def dead $srfpflags, implicit $crfpmask
    ; CHECK-NEXT: $bml0 = COPY [[VSUB_F]]
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit $bml0
    %0:accregbank(<8 x s64>) = COPY $bml1
    %1:accregbank(<8 x s64>) = COPY $bml2
    %2:gprregbank(s32) = G_CONSTANT i32 28
    %3:accregbank(<8 x s64>) = G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.aie2.sub.accfloat), %0:accregbank(<8 x s64>), %1:accregbank(<8 x s64>), %2:gprregbank(s32)
    $bml0 = COPY %3:accregbank(<8 x s64>)
    PseudoRET implicit $lr, implicit $bml0
...
