

================================================================
== Vitis HLS Report for 'e2e_system'
================================================================
* Date:           Tue Dec  7 22:45:02 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.299 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15256|    15256| 0.153 ms | 0.153 ms |  15257|  15257|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |       33|       33|         2|          1|          1|    33|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_output_V = alloca i64" [e2e_system.cpp:23]   --->   Operation 9 'alloca' 'temp_output_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 170> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%temp_output_V_addr = getelementptr i36 %temp_output_V, i64, i64"   --->   Operation 10 'getelementptr' 'temp_output_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%store_ln728 = store i36, i8 %temp_output_V_addr"   --->   Operation 11 'store' 'store_ln728' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 170> <RAM>

State 2 <SV = 1> <Delay = 4.43>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%input_signal_read = read i32 @_ssdm_op_Read.ap_auto.i32P, i32 %input_signal" [e2e_system.cpp:25]   --->   Operation 12 'read' 'input_signal_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (4.43ns)   --->   "%call_ln25 = call void @filter, i32 %input_signal_read, i36 %temp_output_V, void %store_ln728" [e2e_system.cpp:25]   --->   Operation 13 'call' 'call_ln25' <Predicate = true> <Delay = 4.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln25 = call void @filter, i32 %input_signal_read, i36 %temp_output_V, void %store_ln728" [e2e_system.cpp:25]   --->   Operation 14 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln26 = call void @correlator, i32 %correlators_output_final, i36 %temp_output_V, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30, void %call_ln25, void %call_ln25" [e2e_system.cpp:26]   --->   Operation 15 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 16 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_signal"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_signal, void @empty_1, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_signal"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_signal, void @empty_1, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln26 = call void @correlator, i32 %correlators_output_final, i36 %temp_output_V, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30, void %call_ln25, void %call_ln25" [e2e_system.cpp:26]   --->   Operation 21 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 22 [1/1] (1.76ns)   --->   "%br_ln29 = br void %bb" [e2e_system.cpp:29]   --->   Operation 22 'br' 'br_ln29' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln29, void %bb.split, i6, void %_ZN8ap_fixedILi36ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [e2e_system.cpp:29]   --->   Operation 23 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (1.42ns)   --->   "%icmp_ln29 = icmp_eq  i6 %i, i6" [e2e_system.cpp:29]   --->   Operation 25 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (1.82ns)   --->   "%add_ln29 = add i6 %i, i6" [e2e_system.cpp:29]   --->   Operation 27 'add' 'add_ln29' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %bb.split, void" [e2e_system.cpp:29]   --->   Operation 28 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i" [e2e_system.cpp:29]   --->   Operation 29 'zext' 'i_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%correlators_output_final_addr = getelementptr i32 %correlators_output_final, i64, i64 %i_cast" [e2e_system.cpp:31]   --->   Operation 30 'getelementptr' 'correlators_output_final_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 31 [2/2] (3.25ns)   --->   "%correlators_output_final_load = load i6 %correlators_output_final_addr" [e2e_system.cpp:31]   --->   Operation 31 'load' 'correlators_output_final_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [e2e_system.cpp:29]   --->   Operation 32 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 33 [1/2] (3.25ns)   --->   "%correlators_output_final_load = load i6 %correlators_output_final_addr" [e2e_system.cpp:31]   --->   Operation 33 'load' 'correlators_output_final_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %correlators_output_final_load" [e2e_system.cpp:31]   --->   Operation 34 'bitcast' 'bitcast_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i32P, i32 %output_signal, i32 %bitcast_ln31" [e2e_system.cpp:31]   --->   Operation 35 'write' 'write_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [e2e_system.cpp:38]   --->   Operation 37 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('temp_output.V', e2e_system.cpp:23) [72]  (0 ns)
	'getelementptr' operation ('temp_output_V_addr') [73]  (0 ns)
	'store' operation ('store_ln728') of constant 0 on array 'temp_output.V', e2e_system.cpp:23 [74]  (3.25 ns)

 <State 2>: 4.44ns
The critical path consists of the following:
	wire read on port 'input_signal' (e2e_system.cpp:25) [75]  (0 ns)
	'call' operation ('call_ln25', e2e_system.cpp:25) to 'filter' [76]  (4.44 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', e2e_system.cpp:29) with incoming values : ('add_ln29', e2e_system.cpp:29) [80]  (1.77 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', e2e_system.cpp:29) with incoming values : ('add_ln29', e2e_system.cpp:29) [80]  (0 ns)
	'getelementptr' operation ('correlators_output_final_addr', e2e_system.cpp:31) [89]  (0 ns)
	'load' operation ('correlators_output_final_load', e2e_system.cpp:31) on array 'correlators_output_final' [90]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('correlators_output_final_load', e2e_system.cpp:31) on array 'correlators_output_final' [90]  (3.25 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
