

================================================================
== Vivado HLS Report for 'shift_line_buffer_array_ap_fixed_8u_config4_s'
================================================================
* Date:           Sat Apr  2 23:58:12 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.628 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|     512|    256|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       1|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     513|    256|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_9_0_0_U  |shift_line_buffer_array_ap_fixed_8u_config4_s_line_bufferdEe  |        0|  64|  32|    0|    32|   32|     1|         1024|
    |line_buffer_Array_V_9_0_1_U  |shift_line_buffer_array_ap_fixed_8u_config4_s_line_bufferdEe  |        0|  64|  32|    0|    32|   32|     1|         1024|
    |line_buffer_Array_V_9_0_2_U  |shift_line_buffer_array_ap_fixed_8u_config4_s_line_bufferdEe  |        0|  64|  32|    0|    32|   32|     1|         1024|
    |line_buffer_Array_V_9_0_3_U  |shift_line_buffer_array_ap_fixed_8u_config4_s_line_bufferdEe  |        0|  64|  32|    0|    32|   32|     1|         1024|
    |line_buffer_Array_V_9_0_4_U  |shift_line_buffer_array_ap_fixed_8u_config4_s_line_bufferdEe  |        0|  64|  32|    0|    32|   32|     1|         1024|
    |line_buffer_Array_V_9_0_5_U  |shift_line_buffer_array_ap_fixed_8u_config4_s_line_bufferdEe  |        0|  64|  32|    0|    32|   32|     1|         1024|
    |line_buffer_Array_V_9_0_6_U  |shift_line_buffer_array_ap_fixed_8u_config4_s_line_bufferdEe  |        0|  64|  32|    0|    32|   32|     1|         1024|
    |line_buffer_Array_V_9_0_7_U  |shift_line_buffer_array_ap_fixed_8u_config4_s_line_bufferdEe  |        0|  64|  32|    0|    32|   32|     1|         1024|
    +-----------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                                              |        0| 512| 256|    0|   256|  256|     8|         8192|
    +-----------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_0              | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_1              | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_2              | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_3              | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_4              | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_5              | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_6              | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_7              | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_8              | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_9              | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_10             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_11             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_12             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_13             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_14             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_15             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_16             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_17             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_18             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_19             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_20             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_21             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_22             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_23             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_24             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_25             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_26             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_27             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_28             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_29             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_30             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_return_31             | out |   32| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|ap_ce                    |  in |    1| ap_ctrl_hs | shift_line_buffer<array<ap_fixed,8u>,config4> | return value |
|in_elem_data_0_V_read    |  in |   32|   ap_none  |             in_elem_data_0_V_read             |    scalar    |
|in_elem_data_1_V_read    |  in |   32|   ap_none  |             in_elem_data_1_V_read             |    scalar    |
|in_elem_data_2_V_read    |  in |   32|   ap_none  |             in_elem_data_2_V_read             |    scalar    |
|in_elem_data_3_V_read    |  in |   32|   ap_none  |             in_elem_data_3_V_read             |    scalar    |
|in_elem_data_4_V_read    |  in |   32|   ap_none  |             in_elem_data_4_V_read             |    scalar    |
|in_elem_data_5_V_read    |  in |   32|   ap_none  |             in_elem_data_5_V_read             |    scalar    |
|in_elem_data_6_V_read    |  in |   32|   ap_none  |             in_elem_data_6_V_read             |    scalar    |
|in_elem_data_7_V_read    |  in |   32|   ap_none  |             in_elem_data_7_V_read             |    scalar    |
|kernel_window_8_V_read   |  in |   32|   ap_none  |             kernel_window_8_V_read            |    scalar    |
|kernel_window_9_V_read   |  in |   32|   ap_none  |             kernel_window_9_V_read            |    scalar    |
|kernel_window_10_V_read  |  in |   32|   ap_none  |            kernel_window_10_V_read            |    scalar    |
|kernel_window_11_V_read  |  in |   32|   ap_none  |            kernel_window_11_V_read            |    scalar    |
|kernel_window_12_V_read  |  in |   32|   ap_none  |            kernel_window_12_V_read            |    scalar    |
|kernel_window_13_V_read  |  in |   32|   ap_none  |            kernel_window_13_V_read            |    scalar    |
|kernel_window_14_V_read  |  in |   32|   ap_none  |            kernel_window_14_V_read            |    scalar    |
|kernel_window_15_V_read  |  in |   32|   ap_none  |            kernel_window_15_V_read            |    scalar    |
|kernel_window_24_V_read  |  in |   32|   ap_none  |            kernel_window_24_V_read            |    scalar    |
|kernel_window_25_V_read  |  in |   32|   ap_none  |            kernel_window_25_V_read            |    scalar    |
|kernel_window_26_V_read  |  in |   32|   ap_none  |            kernel_window_26_V_read            |    scalar    |
|kernel_window_27_V_read  |  in |   32|   ap_none  |            kernel_window_27_V_read            |    scalar    |
|kernel_window_28_V_read  |  in |   32|   ap_none  |            kernel_window_28_V_read            |    scalar    |
|kernel_window_29_V_read  |  in |   32|   ap_none  |            kernel_window_29_V_read            |    scalar    |
|kernel_window_30_V_read  |  in |   32|   ap_none  |            kernel_window_30_V_read            |    scalar    |
|kernel_window_31_V_read  |  in |   32|   ap_none  |            kernel_window_31_V_read            |    scalar    |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.62>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%kernel_window_31_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_31_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 2 'read' 'kernel_window_31_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%kernel_window_30_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_30_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 3 'read' 'kernel_window_30_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%kernel_window_29_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_29_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 4 'read' 'kernel_window_29_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kernel_window_28_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_28_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 5 'read' 'kernel_window_28_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kernel_window_27_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_27_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 6 'read' 'kernel_window_27_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kernel_window_26_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_26_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 7 'read' 'kernel_window_26_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%kernel_window_25_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_25_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 8 'read' 'kernel_window_25_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel_window_24_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_24_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 9 'read' 'kernel_window_24_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%kernel_window_15_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_15_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 10 'read' 'kernel_window_15_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_window_14_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_14_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 11 'read' 'kernel_window_14_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_window_13_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_13_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 12 'read' 'kernel_window_13_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_window_12_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_12_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 13 'read' 'kernel_window_12_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_window_11_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_11_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 14 'read' 'kernel_window_11_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_window_10_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_10_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 15 'read' 'kernel_window_10_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_window_9_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_9_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 16 'read' 'kernel_window_9_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_window_8_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_8_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 17 'read' 'kernel_window_8_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_elem_data_7_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_elem_data_7_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 18 'read' 'in_elem_data_7_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_elem_data_6_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_elem_data_6_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 19 'read' 'in_elem_data_6_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_elem_data_5_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_elem_data_5_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 20 'read' 'in_elem_data_5_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_elem_data_4_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_elem_data_4_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 21 'read' 'in_elem_data_4_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_elem_data_3_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_elem_data_3_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 22 'read' 'in_elem_data_3_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_elem_data_2_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_elem_data_2_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 23 'read' 'in_elem_data_2_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_elem_data_1_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_elem_data_1_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 24 'read' 'in_elem_data_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_elem_data_0_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_elem_data_0_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 25 'read' 'in_elem_data_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str23) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 26 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.62ns)   --->   "%DataOut_V_38 = call i32 @"_ssdm_op_MemShiftRead.[32 x i32]P"(i32* getelementptr inbounds ([32 x i32]* @line_buffer_Array_V_9_0_0, i64 0, i64 31), i32 %in_elem_data_0_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 27 'memshiftread' 'DataOut_V_38' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 32> <ShiftMem>
ST_1 : Operation 28 [1/1] (1.62ns)   --->   "%DataOut_V_39 = call i32 @"_ssdm_op_MemShiftRead.[32 x i32]P"(i32* getelementptr inbounds ([32 x i32]* @line_buffer_Array_V_9_0_1, i64 0, i64 31), i32 %in_elem_data_1_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 28 'memshiftread' 'DataOut_V_39' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 32> <ShiftMem>
ST_1 : Operation 29 [1/1] (1.62ns)   --->   "%DataOut_V_40 = call i32 @"_ssdm_op_MemShiftRead.[32 x i32]P"(i32* getelementptr inbounds ([32 x i32]* @line_buffer_Array_V_9_0_2, i64 0, i64 31), i32 %in_elem_data_2_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 29 'memshiftread' 'DataOut_V_40' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 32> <ShiftMem>
ST_1 : Operation 30 [1/1] (1.62ns)   --->   "%DataOut_V_41 = call i32 @"_ssdm_op_MemShiftRead.[32 x i32]P"(i32* getelementptr inbounds ([32 x i32]* @line_buffer_Array_V_9_0_3, i64 0, i64 31), i32 %in_elem_data_3_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 30 'memshiftread' 'DataOut_V_41' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 32> <ShiftMem>
ST_1 : Operation 31 [1/1] (1.62ns)   --->   "%DataOut_V_42 = call i32 @"_ssdm_op_MemShiftRead.[32 x i32]P"(i32* getelementptr inbounds ([32 x i32]* @line_buffer_Array_V_9_0_4, i64 0, i64 31), i32 %in_elem_data_4_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 31 'memshiftread' 'DataOut_V_42' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 32> <ShiftMem>
ST_1 : Operation 32 [1/1] (1.62ns)   --->   "%DataOut_V_43 = call i32 @"_ssdm_op_MemShiftRead.[32 x i32]P"(i32* getelementptr inbounds ([32 x i32]* @line_buffer_Array_V_9_0_5, i64 0, i64 31), i32 %in_elem_data_5_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 32 'memshiftread' 'DataOut_V_43' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 32> <ShiftMem>
ST_1 : Operation 33 [1/1] (1.62ns)   --->   "%DataOut_V_44 = call i32 @"_ssdm_op_MemShiftRead.[32 x i32]P"(i32* getelementptr inbounds ([32 x i32]* @line_buffer_Array_V_9_0_6, i64 0, i64 31), i32 %in_elem_data_6_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 33 'memshiftread' 'DataOut_V_44' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 32> <ShiftMem>
ST_1 : Operation 34 [1/1] (1.62ns)   --->   "%DataOut_V = call i32 @"_ssdm_op_MemShiftRead.[32 x i32]P"(i32* getelementptr inbounds ([32 x i32]* @line_buffer_Array_V_9_0_7, i64 0, i64 31), i32 %in_elem_data_7_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 34 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 32> <ShiftMem>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %kernel_window_8_V_read_2, 0" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 35 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mrv_72 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_s, i32 %kernel_window_9_V_read_2, 1" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 36 'insertvalue' 'mrv_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mrv_73 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_72, i32 %kernel_window_10_V_read_2, 2" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 37 'insertvalue' 'mrv_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mrv_74 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_73, i32 %kernel_window_11_V_read_2, 3" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 38 'insertvalue' 'mrv_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mrv_75 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_74, i32 %kernel_window_12_V_read_2, 4" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 39 'insertvalue' 'mrv_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mrv_76 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_75, i32 %kernel_window_13_V_read_2, 5" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 40 'insertvalue' 'mrv_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mrv_77 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_76, i32 %kernel_window_14_V_read_2, 6" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 41 'insertvalue' 'mrv_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mrv_78 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_77, i32 %kernel_window_15_V_read_2, 7" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 42 'insertvalue' 'mrv_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mrv_79 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_78, i32 %kernel_window_24_V_read_1, 8" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 43 'insertvalue' 'mrv_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_80 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_79, i32 %kernel_window_25_V_read_1, 9" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 44 'insertvalue' 'mrv_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_81 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_80, i32 %kernel_window_26_V_read_1, 10" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 45 'insertvalue' 'mrv_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_82 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_81, i32 %kernel_window_27_V_read_1, 11" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 46 'insertvalue' 'mrv_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_83 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_82, i32 %kernel_window_28_V_read_1, 12" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 47 'insertvalue' 'mrv_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_84 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_83, i32 %kernel_window_29_V_read_1, 13" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 48 'insertvalue' 'mrv_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_85 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_84, i32 %kernel_window_30_V_read_1, 14" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 49 'insertvalue' 'mrv_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_86 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_85, i32 %kernel_window_31_V_read_1, 15" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 50 'insertvalue' 'mrv_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_86, i32 %DataOut_V_38, 16" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 51 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_16, i32 %DataOut_V_39, 17" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 52 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_17, i32 %DataOut_V_40, 18" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 53 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_18, i32 %DataOut_V_41, 19" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 54 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_19, i32 %DataOut_V_42, 20" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 55 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_20, i32 %DataOut_V_43, 21" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 56 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_21, i32 %DataOut_V_44, 22" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 57 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_22, i32 %DataOut_V, 23" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 58 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_23, i32 %in_elem_data_0_V_read_2, 24" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 59 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_24, i32 %in_elem_data_1_V_read_2, 25" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 60 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_25, i32 %in_elem_data_2_V_read_2, 26" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 61 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_26, i32 %in_elem_data_3_V_read_2, 27" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 62 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_27, i32 %in_elem_data_4_V_read_2, 28" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 63 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_28, i32 %in_elem_data_5_V_read_2, 29" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 64 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_29, i32 %in_elem_data_6_V_read_2, 30" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 65 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_30, i32 %in_elem_data_7_V_read_2, 31" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 66 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_31" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 67 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_9_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_10_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_11_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_12_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_13_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_14_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_15_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_24_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_25_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_26_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_27_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_28_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_29_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_30_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_31_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_Array_V_9_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_9_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_9_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_9_0_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_9_0_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_9_0_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_9_0_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_9_0_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_window_31_V_read_1 (read        ) [ 00]
kernel_window_30_V_read_1 (read        ) [ 00]
kernel_window_29_V_read_1 (read        ) [ 00]
kernel_window_28_V_read_1 (read        ) [ 00]
kernel_window_27_V_read_1 (read        ) [ 00]
kernel_window_26_V_read_1 (read        ) [ 00]
kernel_window_25_V_read_1 (read        ) [ 00]
kernel_window_24_V_read_1 (read        ) [ 00]
kernel_window_15_V_read_2 (read        ) [ 00]
kernel_window_14_V_read_2 (read        ) [ 00]
kernel_window_13_V_read_2 (read        ) [ 00]
kernel_window_12_V_read_2 (read        ) [ 00]
kernel_window_11_V_read_2 (read        ) [ 00]
kernel_window_10_V_read_2 (read        ) [ 00]
kernel_window_9_V_read_2  (read        ) [ 00]
kernel_window_8_V_read_2  (read        ) [ 00]
in_elem_data_7_V_read_2   (read        ) [ 00]
in_elem_data_6_V_read_2   (read        ) [ 00]
in_elem_data_5_V_read_2   (read        ) [ 00]
in_elem_data_4_V_read_2   (read        ) [ 00]
in_elem_data_3_V_read_2   (read        ) [ 00]
in_elem_data_2_V_read_2   (read        ) [ 00]
in_elem_data_1_V_read_2   (read        ) [ 00]
in_elem_data_0_V_read_2   (read        ) [ 00]
specpipeline_ln214        (specpipeline) [ 00]
DataOut_V_38              (memshiftread) [ 00]
DataOut_V_39              (memshiftread) [ 00]
DataOut_V_40              (memshiftread) [ 00]
DataOut_V_41              (memshiftread) [ 00]
DataOut_V_42              (memshiftread) [ 00]
DataOut_V_43              (memshiftread) [ 00]
DataOut_V_44              (memshiftread) [ 00]
DataOut_V                 (memshiftread) [ 00]
mrv_s                     (insertvalue ) [ 00]
mrv_72                    (insertvalue ) [ 00]
mrv_73                    (insertvalue ) [ 00]
mrv_74                    (insertvalue ) [ 00]
mrv_75                    (insertvalue ) [ 00]
mrv_76                    (insertvalue ) [ 00]
mrv_77                    (insertvalue ) [ 00]
mrv_78                    (insertvalue ) [ 00]
mrv_79                    (insertvalue ) [ 00]
mrv_80                    (insertvalue ) [ 00]
mrv_81                    (insertvalue ) [ 00]
mrv_82                    (insertvalue ) [ 00]
mrv_83                    (insertvalue ) [ 00]
mrv_84                    (insertvalue ) [ 00]
mrv_85                    (insertvalue ) [ 00]
mrv_86                    (insertvalue ) [ 00]
mrv_16                    (insertvalue ) [ 00]
mrv_17                    (insertvalue ) [ 00]
mrv_18                    (insertvalue ) [ 00]
mrv_19                    (insertvalue ) [ 00]
mrv_20                    (insertvalue ) [ 00]
mrv_21                    (insertvalue ) [ 00]
mrv_22                    (insertvalue ) [ 00]
mrv_23                    (insertvalue ) [ 00]
mrv_24                    (insertvalue ) [ 00]
mrv_25                    (insertvalue ) [ 00]
mrv_26                    (insertvalue ) [ 00]
mrv_27                    (insertvalue ) [ 00]
mrv_28                    (insertvalue ) [ 00]
mrv_29                    (insertvalue ) [ 00]
mrv_30                    (insertvalue ) [ 00]
mrv_31                    (insertvalue ) [ 00]
ret_ln236                 (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_elem_data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_elem_data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_elem_data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_elem_data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_elem_data_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_elem_data_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_elem_data_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_window_8_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_window_9_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_9_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_window_10_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_10_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_window_11_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_11_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_window_12_V_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_12_V_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_window_13_V_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_13_V_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_window_14_V_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_14_V_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_window_15_V_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_15_V_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_window_24_V_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_24_V_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_window_25_V_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_25_V_read"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_window_26_V_read">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_26_V_read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_window_27_V_read">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_27_V_read"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_window_28_V_read">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_28_V_read"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_window_29_V_read">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_29_V_read"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_window_30_V_read">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_30_V_read"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_window_31_V_read">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_31_V_read"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="line_buffer_Array_V_9_0_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_9_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="line_buffer_Array_V_9_0_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_9_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="line_buffer_Array_V_9_0_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_9_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="line_buffer_Array_V_9_0_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_9_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="line_buffer_Array_V_9_0_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_9_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="line_buffer_Array_V_9_0_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_9_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="line_buffer_Array_V_9_0_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_9_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="line_buffer_Array_V_9_0_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_9_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[32 x i32]P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="kernel_window_31_V_read_1_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_31_V_read_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="kernel_window_30_V_read_1_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_30_V_read_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="kernel_window_29_V_read_1_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_29_V_read_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="kernel_window_28_V_read_1_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_28_V_read_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="kernel_window_27_V_read_1_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_27_V_read_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="kernel_window_26_V_read_1_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_26_V_read_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="kernel_window_25_V_read_1_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_25_V_read_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="kernel_window_24_V_read_1_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_24_V_read_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="kernel_window_15_V_read_2_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_15_V_read_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="kernel_window_14_V_read_2_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_14_V_read_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="kernel_window_13_V_read_2_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_13_V_read_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="kernel_window_12_V_read_2_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_12_V_read_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="kernel_window_11_V_read_2_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_11_V_read_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="kernel_window_10_V_read_2_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_10_V_read_2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="kernel_window_9_V_read_2_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_9_V_read_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="kernel_window_8_V_read_2_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_8_V_read_2/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="in_elem_data_7_V_read_2_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_7_V_read_2/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="in_elem_data_6_V_read_2_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_6_V_read_2/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="in_elem_data_5_V_read_2_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_5_V_read_2/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="in_elem_data_4_V_read_2_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_4_V_read_2/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="in_elem_data_3_V_read_2_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_3_V_read_2/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="in_elem_data_2_V_read_2_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_2_V_read_2/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="in_elem_data_1_V_read_2_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_1_V_read_2/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="in_elem_data_0_V_read_2_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_0_V_read_2/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="DataOut_V_38_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="0" index="3" bw="1" slack="0"/>
<pin id="247" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_38/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="DataOut_V_39_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="0" index="3" bw="1" slack="0"/>
<pin id="257" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_39/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="DataOut_V_40_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="0" index="3" bw="1" slack="0"/>
<pin id="267" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_40/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="DataOut_V_41_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="0" index="3" bw="1" slack="0"/>
<pin id="277" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_41/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="DataOut_V_42_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="32" slack="0"/>
<pin id="286" dir="0" index="3" bw="1" slack="0"/>
<pin id="287" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_42/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="DataOut_V_43_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="0" index="2" bw="32" slack="0"/>
<pin id="296" dir="0" index="3" bw="1" slack="0"/>
<pin id="297" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_43/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="DataOut_V_44_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="0" index="2" bw="32" slack="0"/>
<pin id="306" dir="0" index="3" bw="1" slack="0"/>
<pin id="307" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_44/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="DataOut_V_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="32" slack="0"/>
<pin id="316" dir="0" index="3" bw="1" slack="0"/>
<pin id="317" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="mrv_s_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1024" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="mrv_72_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1024" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_72/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="mrv_73_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1024" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_73/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="mrv_74_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1024" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_74/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="mrv_75_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1024" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_75/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="mrv_76_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1024" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_76/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="mrv_77_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1024" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_77/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="mrv_78_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1024" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_78/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="mrv_79_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1024" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_79/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="mrv_80_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1024" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_80/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="mrv_81_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1024" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_81/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="mrv_82_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1024" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_82/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="mrv_83_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1024" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_83/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="mrv_84_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1024" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_84/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="mrv_85_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1024" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_85/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="mrv_86_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1024" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_86/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="mrv_16_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1024" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_16/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="mrv_17_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1024" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_17/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="mrv_18_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1024" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_18/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="mrv_19_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1024" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_19/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="mrv_20_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1024" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_20/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="mrv_21_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1024" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_21/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="mrv_22_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1024" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_22/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="mrv_23_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1024" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_23/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="mrv_24_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1024" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_24/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="mrv_25_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1024" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_25/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="mrv_26_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1024" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_26/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="mrv_27_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1024" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="0"/>
<pin id="487" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_27/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="mrv_28_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1024" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_28/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="mrv_29_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1024" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_29/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="mrv_30_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1024" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_30/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="mrv_31_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1024" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="1" index="2" bw="1024" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_31/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="64" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="46" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="64" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="64" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="42" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="64" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="64" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="64" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="64" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="64" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="64" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="64" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="64" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="64" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="64" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="64" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="64" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="64" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="64" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="64" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="64" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="64" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="64" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="6" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="64" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="4" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="64" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="2" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="64" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="76" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="78" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="236" pin="2"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="80" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="258"><net_src comp="76" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="82" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="230" pin="2"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="80" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="268"><net_src comp="76" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="84" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="224" pin="2"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="80" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="278"><net_src comp="76" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="86" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="218" pin="2"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="80" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="288"><net_src comp="76" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="88" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="212" pin="2"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="80" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="298"><net_src comp="76" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="90" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="206" pin="2"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="80" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="308"><net_src comp="76" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="92" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="200" pin="2"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="80" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="318"><net_src comp="76" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="94" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="194" pin="2"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="80" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="326"><net_src comp="96" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="188" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="182" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="176" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="170" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="164" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="158" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="152" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="146" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="140" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="134" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="128" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="122" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="116" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="110" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="104" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="98" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="242" pin="4"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="252" pin="4"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="262" pin="4"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="272" pin="4"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="282" pin="4"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="292" pin="4"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="302" pin="4"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="312" pin="4"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="236" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="230" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="224" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="218" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="212" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="206" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="200" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="194" pin="2"/><net_sink comp="508" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buffer_Array_V_9_0_0 | {}
	Port: line_buffer_Array_V_9_0_1 | {}
	Port: line_buffer_Array_V_9_0_2 | {}
	Port: line_buffer_Array_V_9_0_3 | {}
	Port: line_buffer_Array_V_9_0_4 | {}
	Port: line_buffer_Array_V_9_0_5 | {}
	Port: line_buffer_Array_V_9_0_6 | {}
	Port: line_buffer_Array_V_9_0_7 | {}
 - Input state : 
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : in_elem_data_0_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : in_elem_data_1_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : in_elem_data_2_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : in_elem_data_3_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : in_elem_data_4_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : in_elem_data_5_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : in_elem_data_6_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : in_elem_data_7_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : kernel_window_8_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : kernel_window_9_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : kernel_window_10_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : kernel_window_11_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : kernel_window_12_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : kernel_window_13_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : kernel_window_14_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : kernel_window_15_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : kernel_window_24_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : kernel_window_25_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : kernel_window_26_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : kernel_window_27_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : kernel_window_28_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : kernel_window_29_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : kernel_window_30_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : kernel_window_31_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : line_buffer_Array_V_9_0_0 | {}
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : line_buffer_Array_V_9_0_1 | {}
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : line_buffer_Array_V_9_0_2 | {}
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : line_buffer_Array_V_9_0_3 | {}
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : line_buffer_Array_V_9_0_4 | {}
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : line_buffer_Array_V_9_0_5 | {}
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : line_buffer_Array_V_9_0_6 | {}
	Port: shift_line_buffer<array<ap_fixed,8u>,config4> : line_buffer_Array_V_9_0_7 | {}
  - Chain level:
	State 1
		mrv_72 : 1
		mrv_73 : 2
		mrv_74 : 3
		mrv_75 : 4
		mrv_76 : 5
		mrv_77 : 6
		mrv_78 : 7
		mrv_79 : 8
		mrv_80 : 9
		mrv_81 : 10
		mrv_82 : 11
		mrv_83 : 12
		mrv_84 : 13
		mrv_85 : 14
		mrv_86 : 15
		mrv_16 : 16
		mrv_17 : 17
		mrv_18 : 18
		mrv_19 : 19
		mrv_20 : 20
		mrv_21 : 21
		mrv_22 : 22
		mrv_23 : 23
		mrv_24 : 24
		mrv_25 : 25
		mrv_26 : 26
		mrv_27 : 27
		mrv_28 : 28
		mrv_29 : 29
		mrv_30 : 30
		mrv_31 : 31
		ret_ln236 : 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|
| Operation|            Functional Unit            |
|----------|---------------------------------------|
|          |  kernel_window_31_V_read_1_read_fu_98 |
|          | kernel_window_30_V_read_1_read_fu_104 |
|          | kernel_window_29_V_read_1_read_fu_110 |
|          | kernel_window_28_V_read_1_read_fu_116 |
|          | kernel_window_27_V_read_1_read_fu_122 |
|          | kernel_window_26_V_read_1_read_fu_128 |
|          | kernel_window_25_V_read_1_read_fu_134 |
|          | kernel_window_24_V_read_1_read_fu_140 |
|          | kernel_window_15_V_read_2_read_fu_146 |
|          | kernel_window_14_V_read_2_read_fu_152 |
|          | kernel_window_13_V_read_2_read_fu_158 |
|   read   | kernel_window_12_V_read_2_read_fu_164 |
|          | kernel_window_11_V_read_2_read_fu_170 |
|          | kernel_window_10_V_read_2_read_fu_176 |
|          |  kernel_window_9_V_read_2_read_fu_182 |
|          |  kernel_window_8_V_read_2_read_fu_188 |
|          |  in_elem_data_7_V_read_2_read_fu_194  |
|          |  in_elem_data_6_V_read_2_read_fu_200  |
|          |  in_elem_data_5_V_read_2_read_fu_206  |
|          |  in_elem_data_4_V_read_2_read_fu_212  |
|          |  in_elem_data_3_V_read_2_read_fu_218  |
|          |  in_elem_data_2_V_read_2_read_fu_224  |
|          |  in_elem_data_1_V_read_2_read_fu_230  |
|          |  in_elem_data_0_V_read_2_read_fu_236  |
|----------|---------------------------------------|
|          |          DataOut_V_38_fu_242          |
|          |          DataOut_V_39_fu_252          |
|          |          DataOut_V_40_fu_262          |
|memshiftread|          DataOut_V_41_fu_272          |
|          |          DataOut_V_42_fu_282          |
|          |          DataOut_V_43_fu_292          |
|          |          DataOut_V_44_fu_302          |
|          |            DataOut_V_fu_312           |
|----------|---------------------------------------|
|          |              mrv_s_fu_322             |
|          |             mrv_72_fu_328             |
|          |             mrv_73_fu_334             |
|          |             mrv_74_fu_340             |
|          |             mrv_75_fu_346             |
|          |             mrv_76_fu_352             |
|          |             mrv_77_fu_358             |
|          |             mrv_78_fu_364             |
|          |             mrv_79_fu_370             |
|          |             mrv_80_fu_376             |
|          |             mrv_81_fu_382             |
|          |             mrv_82_fu_388             |
|          |             mrv_83_fu_394             |
|          |             mrv_84_fu_400             |
|          |             mrv_85_fu_406             |
|insertvalue|             mrv_86_fu_412             |
|          |             mrv_16_fu_418             |
|          |             mrv_17_fu_424             |
|          |             mrv_18_fu_430             |
|          |             mrv_19_fu_436             |
|          |             mrv_20_fu_442             |
|          |             mrv_21_fu_448             |
|          |             mrv_22_fu_454             |
|          |             mrv_23_fu_460             |
|          |             mrv_24_fu_466             |
|          |             mrv_25_fu_472             |
|          |             mrv_26_fu_478             |
|          |             mrv_27_fu_484             |
|          |             mrv_28_fu_490             |
|          |             mrv_29_fu_496             |
|          |             mrv_30_fu_502             |
|          |             mrv_31_fu_508             |
|----------|---------------------------------------|
|   Total  |                                       |
|----------|---------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
