INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/zero_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zero_counter
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_right.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_left
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp_exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp_exp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/CLA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/subnormals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity subnormals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Signout.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Signout
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Round.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/normals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity normals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_mix_normal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_mix_normal
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mixed
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/demux_numbers_type.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity demux_numbers_type
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Special_cases
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Vector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Vector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity preadder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_norm
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sim_1/new/adder_substraction_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction_test
