
kenji-testjan16.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003af4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  08003c00  08003c00  00004c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003dac  08003dac  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003dac  08003dac  00004dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003db4  08003db4  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003db4  08003db4  00004db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003db8  08003db8  00004db8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003dbc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002cc  2000005c  08003e18  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000328  08003e18  00005328  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a207  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d9e  00000000  00000000  0000f28c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000958  00000000  00000000  00011030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000723  00000000  00000000  00011988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017e16  00000000  00000000  000120ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b0c4  00000000  00000000  00029ec1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089d21  00000000  00000000  00034f85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000beca6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a98  00000000  00000000  000becec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000088  00000000  00000000  000c1784  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003be8 	.word	0x08003be8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08003be8 	.word	0x08003be8

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800015e:	b0cf      	sub	sp, #316	@ 0x13c
 8000160:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000162:	f000 fee3 	bl	8000f2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000166:	f000 f97b 	bl	8000460 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016a:	f000 fae5 	bl	8000738 <MX_GPIO_Init>
  MX_DMA_Init();
 800016e:	f000 fac5 	bl	80006fc <MX_DMA_Init>
  MX_ADC1_Init();
 8000172:	f000 f9d1 	bl	8000518 <MX_ADC1_Init>
  MX_CAN_Init();
 8000176:	f000 fa39 	bl	80005ec <MX_CAN_Init>
  MX_USART1_UART_Init();
 800017a:	f000 fa6b 	bl	8000654 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800017e:	f000 fa93 	bl	80006a8 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  dma_flag = 0;
 8000182:	4baa      	ldr	r3, [pc, #680]	@ (800042c <main+0x2d0>)
 8000184:	2200      	movs	r2, #0
 8000186:	801a      	strh	r2, [r3, #0]
  HAL_ADC_Start_DMA(&hadc1, (uint16_t*)adc_buf, 4);
 8000188:	2204      	movs	r2, #4
 800018a:	49a9      	ldr	r1, [pc, #676]	@ (8000430 <main+0x2d4>)
 800018c:	48a9      	ldr	r0, [pc, #676]	@ (8000434 <main+0x2d8>)
 800018e:	f001 f82b 	bl	80011e8 <HAL_ADC_Start_DMA>
  char message[8] = "testing";
 8000192:	4aa9      	ldr	r2, [pc, #676]	@ (8000438 <main+0x2dc>)
 8000194:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8000198:	e892 0003 	ldmia.w	r2, {r0, r1}
 800019c:	e883 0003 	stmia.w	r3, {r0, r1}

  if(HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 100) == HAL_OK) {
 80001a0:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80001a4:	4618      	mov	r0, r3
 80001a6:	f7ff ffd1 	bl	800014c <strlen>
 80001aa:	4603      	mov	r3, r0
 80001ac:	b29a      	uxth	r2, r3
 80001ae:	f107 01fc 	add.w	r1, r7, #252	@ 0xfc
 80001b2:	2364      	movs	r3, #100	@ 0x64
 80001b4:	48a1      	ldr	r0, [pc, #644]	@ (800043c <main+0x2e0>)
 80001b6:	f002 fe93 	bl	8002ee0 <HAL_UART_Transmit>
 80001ba:	4603      	mov	r3, r0
 80001bc:	2b00      	cmp	r3, #0
 80001be:	d113      	bne.n	80001e8 <main+0x8c>
  		  HAL_Delay(4000);
 80001c0:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80001c4:	f000 ff14 	bl	8000ff0 <HAL_Delay>
  		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 80001c8:	2120      	movs	r1, #32
 80001ca:	489d      	ldr	r0, [pc, #628]	@ (8000440 <main+0x2e4>)
 80001cc:	f002 f958 	bl	8002480 <HAL_GPIO_TogglePin>
  		  HAL_Delay(4000);
 80001d0:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80001d4:	f000 ff0c 	bl	8000ff0 <HAL_Delay>
  		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 80001d8:	2120      	movs	r1, #32
 80001da:	4899      	ldr	r0, [pc, #612]	@ (8000440 <main+0x2e4>)
 80001dc:	f002 f950 	bl	8002480 <HAL_GPIO_TogglePin>
  		  HAL_Delay(4000);
 80001e0:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80001e4:	f000 ff04 	bl	8000ff0 <HAL_Delay>
  	  }

  int count_muxpins = 0;
 80001e8:	2300      	movs	r3, #0
 80001ea:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
//		  HAL_Delay(250);
//
//	  }

	  // set output pins going to muxes
	  set_muxOutput(count_muxpins);
 80001ee:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 80001f2:	f000 fb27 	bl	8000844 <set_muxOutput>

	  // when adc_buf finished collecting voltage values
	  if (dma_flag == 1) {
 80001f6:	4b8d      	ldr	r3, [pc, #564]	@ (800042c <main+0x2d0>)
 80001f8:	881b      	ldrh	r3, [r3, #0]
 80001fa:	b29b      	uxth	r3, r3
 80001fc:	2b01      	cmp	r3, #1
 80001fe:	d16a      	bne.n	80002d6 <main+0x17a>
	  HAL_Delay(100);
 8000200:	2064      	movs	r0, #100	@ 0x64
 8000202:	f000 fef5 	bl	8000ff0 <HAL_Delay>


		  // convert and load temperatures
		  for (int m = 0; m < 4; m++) {
 8000206:	2300      	movs	r3, #0
 8000208:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800020c:	e058      	b.n	80002c0 <main+0x164>
			  // Debug UART transmit: adc_buf data at each count_muxpins step (0â€”9).
			   char buffer[30];
			   sprintf(buffer, "Mux %d, channel %d: %d \r\n", m, count_muxpins, adc_buf[m]);
 800020e:	4a88      	ldr	r2, [pc, #544]	@ (8000430 <main+0x2d4>)
 8000210:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000214:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000218:	b29b      	uxth	r3, r3
 800021a:	f107 00dc 	add.w	r0, r7, #220	@ 0xdc
 800021e:	9300      	str	r3, [sp, #0]
 8000220:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000224:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8000228:	4986      	ldr	r1, [pc, #536]	@ (8000444 <main+0x2e8>)
 800022a:	f003 f82d 	bl	8003288 <siprintf>
			   HAL_UART_Transmit(&huart1, (uint8_t*) buffer, (uint16_t) strlen(buffer), 100);
 800022e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000232:	4618      	mov	r0, r3
 8000234:	f7ff ff8a 	bl	800014c <strlen>
 8000238:	4603      	mov	r3, r0
 800023a:	b29a      	uxth	r2, r3
 800023c:	f107 01dc 	add.w	r1, r7, #220	@ 0xdc
 8000240:	2364      	movs	r3, #100	@ 0x64
 8000242:	487e      	ldr	r0, [pc, #504]	@ (800043c <main+0x2e0>)
 8000244:	f002 fe4c 	bl	8002ee0 <HAL_UART_Transmit>

			  temp_array[m*10 + count_muxpins] = volt2temp(adc_buf[m], temp_adc_lut);
 8000248:	4a79      	ldr	r2, [pc, #484]	@ (8000430 <main+0x2d4>)
 800024a:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800024e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000252:	b298      	uxth	r0, r3
 8000254:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8000258:	4613      	mov	r3, r2
 800025a:	009b      	lsls	r3, r3, #2
 800025c:	4413      	add	r3, r2
 800025e:	005b      	lsls	r3, r3, #1
 8000260:	461a      	mov	r2, r3
 8000262:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000266:	18d4      	adds	r4, r2, r3
 8000268:	4977      	ldr	r1, [pc, #476]	@ (8000448 <main+0x2ec>)
 800026a:	f000 fb21 	bl	80008b0 <volt2temp>
 800026e:	4603      	mov	r3, r0
 8000270:	461a      	mov	r2, r3
 8000272:	4b76      	ldr	r3, [pc, #472]	@ (800044c <main+0x2f0>)
 8000274:	551a      	strb	r2, [r3, r4]
			  char buffer2[20];
			  sprintf(buffer2, "Temp: %d C\r\n", temp_array[m*10 + count_muxpins]);
 8000276:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 800027a:	4613      	mov	r3, r2
 800027c:	009b      	lsls	r3, r3, #2
 800027e:	4413      	add	r3, r2
 8000280:	005b      	lsls	r3, r3, #1
 8000282:	461a      	mov	r2, r3
 8000284:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000288:	4413      	add	r3, r2
 800028a:	4a70      	ldr	r2, [pc, #448]	@ (800044c <main+0x2f0>)
 800028c:	56d3      	ldrsb	r3, [r2, r3]
 800028e:	461a      	mov	r2, r3
 8000290:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8000294:	496e      	ldr	r1, [pc, #440]	@ (8000450 <main+0x2f4>)
 8000296:	4618      	mov	r0, r3
 8000298:	f002 fff6 	bl	8003288 <siprintf>
			  HAL_UART_Transmit(&huart1, (uint8_t*) buffer2, (uint16_t) strlen(buffer2), 100);
 800029c:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 80002a0:	4618      	mov	r0, r3
 80002a2:	f7ff ff53 	bl	800014c <strlen>
 80002a6:	4603      	mov	r3, r0
 80002a8:	b29a      	uxth	r2, r3
 80002aa:	f107 01c8 	add.w	r1, r7, #200	@ 0xc8
 80002ae:	2364      	movs	r3, #100	@ 0x64
 80002b0:	4862      	ldr	r0, [pc, #392]	@ (800043c <main+0x2e0>)
 80002b2:	f002 fe15 	bl	8002ee0 <HAL_UART_Transmit>
		  for (int m = 0; m < 4; m++) {
 80002b6:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80002ba:	3301      	adds	r3, #1
 80002bc:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80002c0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80002c4:	2b03      	cmp	r3, #3
 80002c6:	dda2      	ble.n	800020e <main+0xb2>
		  }
		  count_muxpins++;
 80002c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80002cc:	3301      	adds	r3, #1
 80002ce:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
		  adc_start_dma_4();
 80002d2:	f000 faa5 	bl	8000820 <adc_start_dma_4>
	  }

	  // read through all 10 on each - can send signal now
	  if (count_muxpins == 9) {
 80002d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80002da:	2b09      	cmp	r3, #9
 80002dc:	d187      	bne.n	80001ee <main+0x92>

		  // Debug UART transmit: confirming CAN message sent after all 40 ADC readings collected.
		  char can_msg[] = "Sending CAN message\r\n";
 80002de:	4b5d      	ldr	r3, [pc, #372]	@ (8000454 <main+0x2f8>)
 80002e0:	f107 04b0 	add.w	r4, r7, #176	@ 0xb0
 80002e4:	461d      	mov	r5, r3
 80002e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002ea:	e895 0003 	ldmia.w	r5, {r0, r1}
 80002ee:	6020      	str	r0, [r4, #0]
 80002f0:	3404      	adds	r4, #4
 80002f2:	8021      	strh	r1, [r4, #0]
		  //HAL_UART_Transmit(&huart1, (uint8_t*) can_msg, (uint16_t) strlen(can_msg), 100);

		  // Debug UART transmit: printing all temp_array temperature data.
		  char title[] = "Temp array temperature data for all channels:\r\n";
 80002f4:	4b58      	ldr	r3, [pc, #352]	@ (8000458 <main+0x2fc>)
 80002f6:	f107 041c 	add.w	r4, r7, #28
 80002fa:	461d      	mov	r5, r3
 80002fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000300:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000302:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000304:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000308:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		 // HAL_UART_Transmit(&huart1, (uint8_t*) title, (uint16_t) strlen(title), 100);
		  for (int mux = 0; mux < 4; mux++)
 800030c:	2300      	movs	r3, #0
 800030e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000312:	e07f      	b.n	8000414 <main+0x2b8>
		  {
			char msg[100];
			sprintf(msg,
 8000314:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000318:	1c59      	adds	r1, r3, #1
			"Mux %d: %d %d %d %d %d %d %d %d %d %d\r\n",
			mux + 1,
			temp_array[mux*10 + 0], temp_array[mux*10 + 1], temp_array[mux*10 + 2],
 800031a:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800031e:	4613      	mov	r3, r2
 8000320:	009b      	lsls	r3, r3, #2
 8000322:	4413      	add	r3, r2
 8000324:	005b      	lsls	r3, r3, #1
 8000326:	461a      	mov	r2, r3
 8000328:	4b48      	ldr	r3, [pc, #288]	@ (800044c <main+0x2f0>)
 800032a:	569b      	ldrsb	r3, [r3, r2]
			sprintf(msg,
 800032c:	469c      	mov	ip, r3
			temp_array[mux*10 + 0], temp_array[mux*10 + 1], temp_array[mux*10 + 2],
 800032e:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8000332:	4613      	mov	r3, r2
 8000334:	009b      	lsls	r3, r3, #2
 8000336:	4413      	add	r3, r2
 8000338:	005b      	lsls	r3, r3, #1
 800033a:	3301      	adds	r3, #1
 800033c:	4a43      	ldr	r2, [pc, #268]	@ (800044c <main+0x2f0>)
 800033e:	56d3      	ldrsb	r3, [r2, r3]
			sprintf(msg,
 8000340:	461c      	mov	r4, r3
			temp_array[mux*10 + 0], temp_array[mux*10 + 1], temp_array[mux*10 + 2],
 8000342:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8000346:	4613      	mov	r3, r2
 8000348:	009b      	lsls	r3, r3, #2
 800034a:	4413      	add	r3, r2
 800034c:	005b      	lsls	r3, r3, #1
 800034e:	3302      	adds	r3, #2
 8000350:	4a3e      	ldr	r2, [pc, #248]	@ (800044c <main+0x2f0>)
 8000352:	56d3      	ldrsb	r3, [r2, r3]
			sprintf(msg,
 8000354:	461d      	mov	r5, r3
			temp_array[mux*10 + 3], temp_array[mux*10 + 4], temp_array[mux*10 + 5],
 8000356:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800035a:	4613      	mov	r3, r2
 800035c:	009b      	lsls	r3, r3, #2
 800035e:	4413      	add	r3, r2
 8000360:	005b      	lsls	r3, r3, #1
 8000362:	3303      	adds	r3, #3
 8000364:	4a39      	ldr	r2, [pc, #228]	@ (800044c <main+0x2f0>)
 8000366:	56d3      	ldrsb	r3, [r2, r3]
			sprintf(msg,
 8000368:	461e      	mov	r6, r3
			temp_array[mux*10 + 3], temp_array[mux*10 + 4], temp_array[mux*10 + 5],
 800036a:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800036e:	4613      	mov	r3, r2
 8000370:	009b      	lsls	r3, r3, #2
 8000372:	4413      	add	r3, r2
 8000374:	005b      	lsls	r3, r3, #1
 8000376:	3304      	adds	r3, #4
 8000378:	4a34      	ldr	r2, [pc, #208]	@ (800044c <main+0x2f0>)
 800037a:	56d3      	ldrsb	r3, [r2, r3]
			sprintf(msg,
 800037c:	617b      	str	r3, [r7, #20]
			temp_array[mux*10 + 3], temp_array[mux*10 + 4], temp_array[mux*10 + 5],
 800037e:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8000382:	4613      	mov	r3, r2
 8000384:	009b      	lsls	r3, r3, #2
 8000386:	4413      	add	r3, r2
 8000388:	005b      	lsls	r3, r3, #1
 800038a:	3305      	adds	r3, #5
 800038c:	4a2f      	ldr	r2, [pc, #188]	@ (800044c <main+0x2f0>)
 800038e:	56d3      	ldrsb	r3, [r2, r3]
			sprintf(msg,
 8000390:	613b      	str	r3, [r7, #16]
			temp_array[mux*10 + 6], temp_array[mux*10 + 7], temp_array[mux*10 + 8],
 8000392:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8000396:	4613      	mov	r3, r2
 8000398:	009b      	lsls	r3, r3, #2
 800039a:	4413      	add	r3, r2
 800039c:	005b      	lsls	r3, r3, #1
 800039e:	3306      	adds	r3, #6
 80003a0:	4a2a      	ldr	r2, [pc, #168]	@ (800044c <main+0x2f0>)
 80003a2:	56d3      	ldrsb	r3, [r2, r3]
			sprintf(msg,
 80003a4:	60fb      	str	r3, [r7, #12]
			temp_array[mux*10 + 6], temp_array[mux*10 + 7], temp_array[mux*10 + 8],
 80003a6:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 80003aa:	4613      	mov	r3, r2
 80003ac:	009b      	lsls	r3, r3, #2
 80003ae:	4413      	add	r3, r2
 80003b0:	005b      	lsls	r3, r3, #1
 80003b2:	3307      	adds	r3, #7
 80003b4:	4a25      	ldr	r2, [pc, #148]	@ (800044c <main+0x2f0>)
 80003b6:	56d3      	ldrsb	r3, [r2, r3]
			sprintf(msg,
 80003b8:	60bb      	str	r3, [r7, #8]
			temp_array[mux*10 + 6], temp_array[mux*10 + 7], temp_array[mux*10 + 8],
 80003ba:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 80003be:	4613      	mov	r3, r2
 80003c0:	009b      	lsls	r3, r3, #2
 80003c2:	4413      	add	r3, r2
 80003c4:	005b      	lsls	r3, r3, #1
 80003c6:	3308      	adds	r3, #8
 80003c8:	4a20      	ldr	r2, [pc, #128]	@ (800044c <main+0x2f0>)
 80003ca:	56d3      	ldrsb	r3, [r2, r3]
			sprintf(msg,
 80003cc:	607b      	str	r3, [r7, #4]
			temp_array[mux*10 + 9]);
 80003ce:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 80003d2:	4613      	mov	r3, r2
 80003d4:	009b      	lsls	r3, r3, #2
 80003d6:	4413      	add	r3, r2
 80003d8:	005b      	lsls	r3, r3, #1
 80003da:	3309      	adds	r3, #9
 80003dc:	4a1b      	ldr	r2, [pc, #108]	@ (800044c <main+0x2f0>)
 80003de:	56d3      	ldrsb	r3, [r2, r3]
			sprintf(msg,
 80003e0:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 80003e4:	9308      	str	r3, [sp, #32]
 80003e6:	687a      	ldr	r2, [r7, #4]
 80003e8:	9207      	str	r2, [sp, #28]
 80003ea:	68ba      	ldr	r2, [r7, #8]
 80003ec:	9206      	str	r2, [sp, #24]
 80003ee:	68fa      	ldr	r2, [r7, #12]
 80003f0:	9205      	str	r2, [sp, #20]
 80003f2:	693a      	ldr	r2, [r7, #16]
 80003f4:	9204      	str	r2, [sp, #16]
 80003f6:	697b      	ldr	r3, [r7, #20]
 80003f8:	9303      	str	r3, [sp, #12]
 80003fa:	9602      	str	r6, [sp, #8]
 80003fc:	9501      	str	r5, [sp, #4]
 80003fe:	9400      	str	r4, [sp, #0]
 8000400:	4663      	mov	r3, ip
 8000402:	460a      	mov	r2, r1
 8000404:	4915      	ldr	r1, [pc, #84]	@ (800045c <main+0x300>)
 8000406:	f002 ff3f 	bl	8003288 <siprintf>
		  for (int mux = 0; mux < 4; mux++)
 800040a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800040e:	3301      	adds	r3, #1
 8000410:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000414:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000418:	2b03      	cmp	r3, #3
 800041a:	f77f af7b 	ble.w	8000314 <main+0x1b8>
		   // HAL_UART_Transmit(&huart1, (uint8_t*) msg, (uint16_t) strlen(msg), 100);
		  }


		  send_thermistor_CAN_msg(temp_array);
 800041e:	480b      	ldr	r0, [pc, #44]	@ (800044c <main+0x2f0>)
 8000420:	f000 fabe 	bl	80009a0 <send_thermistor_CAN_msg>
		  count_muxpins = 0;
 8000424:	2300      	movs	r3, #0
 8000426:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
	  set_muxOutput(count_muxpins);
 800042a:	e6e0      	b.n	80001ee <main+0x92>
 800042c:	200001ac 	.word	0x200001ac
 8000430:	200001a4 	.word	0x200001a4
 8000434:	20000078 	.word	0x20000078
 8000438:	08003c54 	.word	0x08003c54
 800043c:	20000114 	.word	0x20000114
 8000440:	40010c00 	.word	0x40010c00
 8000444:	08003c00 	.word	0x08003c00
 8000448:	08003cc8 	.word	0x08003cc8
 800044c:	200001b0 	.word	0x200001b0
 8000450:	08003c1c 	.word	0x08003c1c
 8000454:	08003c5c 	.word	0x08003c5c
 8000458:	08003c74 	.word	0x08003c74
 800045c:	08003c2c 	.word	0x08003c2c

08000460 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b094      	sub	sp, #80	@ 0x50
 8000464:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000466:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800046a:	2228      	movs	r2, #40	@ 0x28
 800046c:	2100      	movs	r1, #0
 800046e:	4618      	mov	r0, r3
 8000470:	f002 ff2c 	bl	80032cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000474:	f107 0314 	add.w	r3, r7, #20
 8000478:	2200      	movs	r2, #0
 800047a:	601a      	str	r2, [r3, #0]
 800047c:	605a      	str	r2, [r3, #4]
 800047e:	609a      	str	r2, [r3, #8]
 8000480:	60da      	str	r2, [r3, #12]
 8000482:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000484:	1d3b      	adds	r3, r7, #4
 8000486:	2200      	movs	r2, #0
 8000488:	601a      	str	r2, [r3, #0]
 800048a:	605a      	str	r2, [r3, #4]
 800048c:	609a      	str	r2, [r3, #8]
 800048e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000490:	2301      	movs	r3, #1
 8000492:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000494:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000498:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800049a:	2300      	movs	r3, #0
 800049c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800049e:	2301      	movs	r3, #1
 80004a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004a2:	2302      	movs	r3, #2
 80004a4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004a6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80004aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80004ac:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80004b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80004b6:	4618      	mov	r0, r3
 80004b8:	f001 fffc 	bl	80024b4 <HAL_RCC_OscConfig>
 80004bc:	4603      	mov	r3, r0
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d001      	beq.n	80004c6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80004c2:	f000 fb27 	bl	8000b14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004c6:	230f      	movs	r3, #15
 80004c8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004ca:	2302      	movs	r3, #2
 80004cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004ce:	2300      	movs	r3, #0
 80004d0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80004d6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004d8:	2300      	movs	r3, #0
 80004da:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004dc:	f107 0314 	add.w	r3, r7, #20
 80004e0:	2102      	movs	r1, #2
 80004e2:	4618      	mov	r0, r3
 80004e4:	f002 fa68 	bl	80029b8 <HAL_RCC_ClockConfig>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d001      	beq.n	80004f2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80004ee:	f000 fb11 	bl	8000b14 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80004f2:	2302      	movs	r3, #2
 80004f4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80004f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80004fa:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004fc:	1d3b      	adds	r3, r7, #4
 80004fe:	4618      	mov	r0, r3
 8000500:	f002 fbe8 	bl	8002cd4 <HAL_RCCEx_PeriphCLKConfig>
 8000504:	4603      	mov	r3, r0
 8000506:	2b00      	cmp	r3, #0
 8000508:	d001      	beq.n	800050e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800050a:	f000 fb03 	bl	8000b14 <Error_Handler>
  }
}
 800050e:	bf00      	nop
 8000510:	3750      	adds	r7, #80	@ 0x50
 8000512:	46bd      	mov	sp, r7
 8000514:	bd80      	pop	{r7, pc}
	...

08000518 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800051e:	1d3b      	adds	r3, r7, #4
 8000520:	2200      	movs	r2, #0
 8000522:	601a      	str	r2, [r3, #0]
 8000524:	605a      	str	r2, [r3, #4]
 8000526:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000528:	4b2e      	ldr	r3, [pc, #184]	@ (80005e4 <MX_ADC1_Init+0xcc>)
 800052a:	4a2f      	ldr	r2, [pc, #188]	@ (80005e8 <MX_ADC1_Init+0xd0>)
 800052c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800052e:	4b2d      	ldr	r3, [pc, #180]	@ (80005e4 <MX_ADC1_Init+0xcc>)
 8000530:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000534:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000536:	4b2b      	ldr	r3, [pc, #172]	@ (80005e4 <MX_ADC1_Init+0xcc>)
 8000538:	2200      	movs	r2, #0
 800053a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800053c:	4b29      	ldr	r3, [pc, #164]	@ (80005e4 <MX_ADC1_Init+0xcc>)
 800053e:	2200      	movs	r2, #0
 8000540:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000542:	4b28      	ldr	r3, [pc, #160]	@ (80005e4 <MX_ADC1_Init+0xcc>)
 8000544:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000548:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800054a:	4b26      	ldr	r3, [pc, #152]	@ (80005e4 <MX_ADC1_Init+0xcc>)
 800054c:	2200      	movs	r2, #0
 800054e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8000550:	4b24      	ldr	r3, [pc, #144]	@ (80005e4 <MX_ADC1_Init+0xcc>)
 8000552:	2204      	movs	r2, #4
 8000554:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000556:	4823      	ldr	r0, [pc, #140]	@ (80005e4 <MX_ADC1_Init+0xcc>)
 8000558:	f000 fd6e 	bl	8001038 <HAL_ADC_Init>
 800055c:	4603      	mov	r3, r0
 800055e:	2b00      	cmp	r3, #0
 8000560:	d001      	beq.n	8000566 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000562:	f000 fad7 	bl	8000b14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000566:	2304      	movs	r3, #4
 8000568:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800056a:	2301      	movs	r3, #1
 800056c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 800056e:	2305      	movs	r3, #5
 8000570:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000572:	1d3b      	adds	r3, r7, #4
 8000574:	4619      	mov	r1, r3
 8000576:	481b      	ldr	r0, [pc, #108]	@ (80005e4 <MX_ADC1_Init+0xcc>)
 8000578:	f000 ff26 	bl	80013c8 <HAL_ADC_ConfigChannel>
 800057c:	4603      	mov	r3, r0
 800057e:	2b00      	cmp	r3, #0
 8000580:	d001      	beq.n	8000586 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000582:	f000 fac7 	bl	8000b14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000586:	2305      	movs	r3, #5
 8000588:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800058a:	2302      	movs	r3, #2
 800058c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800058e:	1d3b      	adds	r3, r7, #4
 8000590:	4619      	mov	r1, r3
 8000592:	4814      	ldr	r0, [pc, #80]	@ (80005e4 <MX_ADC1_Init+0xcc>)
 8000594:	f000 ff18 	bl	80013c8 <HAL_ADC_ConfigChannel>
 8000598:	4603      	mov	r3, r0
 800059a:	2b00      	cmp	r3, #0
 800059c:	d001      	beq.n	80005a2 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800059e:	f000 fab9 	bl	8000b14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80005a2:	2306      	movs	r3, #6
 80005a4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80005a6:	2303      	movs	r3, #3
 80005a8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005aa:	1d3b      	adds	r3, r7, #4
 80005ac:	4619      	mov	r1, r3
 80005ae:	480d      	ldr	r0, [pc, #52]	@ (80005e4 <MX_ADC1_Init+0xcc>)
 80005b0:	f000 ff0a 	bl	80013c8 <HAL_ADC_ConfigChannel>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d001      	beq.n	80005be <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80005ba:	f000 faab 	bl	8000b14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80005be:	2307      	movs	r3, #7
 80005c0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80005c2:	2304      	movs	r3, #4
 80005c4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005c6:	1d3b      	adds	r3, r7, #4
 80005c8:	4619      	mov	r1, r3
 80005ca:	4806      	ldr	r0, [pc, #24]	@ (80005e4 <MX_ADC1_Init+0xcc>)
 80005cc:	f000 fefc 	bl	80013c8 <HAL_ADC_ConfigChannel>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d001      	beq.n	80005da <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 80005d6:	f000 fa9d 	bl	8000b14 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005da:	bf00      	nop
 80005dc:	3710      	adds	r7, #16
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	20000078 	.word	0x20000078
 80005e8:	40012400 	.word	0x40012400

080005ec <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80005f0:	4b16      	ldr	r3, [pc, #88]	@ (800064c <MX_CAN_Init+0x60>)
 80005f2:	4a17      	ldr	r2, [pc, #92]	@ (8000650 <MX_CAN_Init+0x64>)
 80005f4:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 80005f6:	4b15      	ldr	r3, [pc, #84]	@ (800064c <MX_CAN_Init+0x60>)
 80005f8:	2210      	movs	r2, #16
 80005fa:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80005fc:	4b13      	ldr	r3, [pc, #76]	@ (800064c <MX_CAN_Init+0x60>)
 80005fe:	2200      	movs	r2, #0
 8000600:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000602:	4b12      	ldr	r3, [pc, #72]	@ (800064c <MX_CAN_Init+0x60>)
 8000604:	2200      	movs	r2, #0
 8000606:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000608:	4b10      	ldr	r3, [pc, #64]	@ (800064c <MX_CAN_Init+0x60>)
 800060a:	2200      	movs	r2, #0
 800060c:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 800060e:	4b0f      	ldr	r3, [pc, #60]	@ (800064c <MX_CAN_Init+0x60>)
 8000610:	2200      	movs	r2, #0
 8000612:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000614:	4b0d      	ldr	r3, [pc, #52]	@ (800064c <MX_CAN_Init+0x60>)
 8000616:	2200      	movs	r2, #0
 8000618:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800061a:	4b0c      	ldr	r3, [pc, #48]	@ (800064c <MX_CAN_Init+0x60>)
 800061c:	2200      	movs	r2, #0
 800061e:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000620:	4b0a      	ldr	r3, [pc, #40]	@ (800064c <MX_CAN_Init+0x60>)
 8000622:	2200      	movs	r2, #0
 8000624:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000626:	4b09      	ldr	r3, [pc, #36]	@ (800064c <MX_CAN_Init+0x60>)
 8000628:	2200      	movs	r2, #0
 800062a:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800062c:	4b07      	ldr	r3, [pc, #28]	@ (800064c <MX_CAN_Init+0x60>)
 800062e:	2200      	movs	r2, #0
 8000630:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000632:	4b06      	ldr	r3, [pc, #24]	@ (800064c <MX_CAN_Init+0x60>)
 8000634:	2200      	movs	r2, #0
 8000636:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000638:	4804      	ldr	r0, [pc, #16]	@ (800064c <MX_CAN_Init+0x60>)
 800063a:	f001 f8be 	bl	80017ba <HAL_CAN_Init>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 8000644:	f000 fa66 	bl	8000b14 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000648:	bf00      	nop
 800064a:	bd80      	pop	{r7, pc}
 800064c:	200000ec 	.word	0x200000ec
 8000650:	40006400 	.word	0x40006400

08000654 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000658:	4b11      	ldr	r3, [pc, #68]	@ (80006a0 <MX_USART1_UART_Init+0x4c>)
 800065a:	4a12      	ldr	r2, [pc, #72]	@ (80006a4 <MX_USART1_UART_Init+0x50>)
 800065c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800065e:	4b10      	ldr	r3, [pc, #64]	@ (80006a0 <MX_USART1_UART_Init+0x4c>)
 8000660:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000664:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000666:	4b0e      	ldr	r3, [pc, #56]	@ (80006a0 <MX_USART1_UART_Init+0x4c>)
 8000668:	2200      	movs	r2, #0
 800066a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800066c:	4b0c      	ldr	r3, [pc, #48]	@ (80006a0 <MX_USART1_UART_Init+0x4c>)
 800066e:	2200      	movs	r2, #0
 8000670:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000672:	4b0b      	ldr	r3, [pc, #44]	@ (80006a0 <MX_USART1_UART_Init+0x4c>)
 8000674:	2200      	movs	r2, #0
 8000676:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000678:	4b09      	ldr	r3, [pc, #36]	@ (80006a0 <MX_USART1_UART_Init+0x4c>)
 800067a:	220c      	movs	r2, #12
 800067c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800067e:	4b08      	ldr	r3, [pc, #32]	@ (80006a0 <MX_USART1_UART_Init+0x4c>)
 8000680:	2200      	movs	r2, #0
 8000682:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000684:	4b06      	ldr	r3, [pc, #24]	@ (80006a0 <MX_USART1_UART_Init+0x4c>)
 8000686:	2200      	movs	r2, #0
 8000688:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800068a:	4805      	ldr	r0, [pc, #20]	@ (80006a0 <MX_USART1_UART_Init+0x4c>)
 800068c:	f002 fbd8 	bl	8002e40 <HAL_UART_Init>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000696:	f000 fa3d 	bl	8000b14 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800069a:	bf00      	nop
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	20000114 	.word	0x20000114
 80006a4:	40013800 	.word	0x40013800

080006a8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80006ac:	4b11      	ldr	r3, [pc, #68]	@ (80006f4 <MX_USART3_UART_Init+0x4c>)
 80006ae:	4a12      	ldr	r2, [pc, #72]	@ (80006f8 <MX_USART3_UART_Init+0x50>)
 80006b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80006b2:	4b10      	ldr	r3, [pc, #64]	@ (80006f4 <MX_USART3_UART_Init+0x4c>)
 80006b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80006ba:	4b0e      	ldr	r3, [pc, #56]	@ (80006f4 <MX_USART3_UART_Init+0x4c>)
 80006bc:	2200      	movs	r2, #0
 80006be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80006c0:	4b0c      	ldr	r3, [pc, #48]	@ (80006f4 <MX_USART3_UART_Init+0x4c>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80006c6:	4b0b      	ldr	r3, [pc, #44]	@ (80006f4 <MX_USART3_UART_Init+0x4c>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80006cc:	4b09      	ldr	r3, [pc, #36]	@ (80006f4 <MX_USART3_UART_Init+0x4c>)
 80006ce:	220c      	movs	r2, #12
 80006d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006d2:	4b08      	ldr	r3, [pc, #32]	@ (80006f4 <MX_USART3_UART_Init+0x4c>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80006d8:	4b06      	ldr	r3, [pc, #24]	@ (80006f4 <MX_USART3_UART_Init+0x4c>)
 80006da:	2200      	movs	r2, #0
 80006dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80006de:	4805      	ldr	r0, [pc, #20]	@ (80006f4 <MX_USART3_UART_Init+0x4c>)
 80006e0:	f002 fbae 	bl	8002e40 <HAL_UART_Init>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80006ea:	f000 fa13 	bl	8000b14 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80006ee:	bf00      	nop
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	2000015c 	.word	0x2000015c
 80006f8:	40004800 	.word	0x40004800

080006fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000702:	4b0c      	ldr	r3, [pc, #48]	@ (8000734 <MX_DMA_Init+0x38>)
 8000704:	695b      	ldr	r3, [r3, #20]
 8000706:	4a0b      	ldr	r2, [pc, #44]	@ (8000734 <MX_DMA_Init+0x38>)
 8000708:	f043 0301 	orr.w	r3, r3, #1
 800070c:	6153      	str	r3, [r2, #20]
 800070e:	4b09      	ldr	r3, [pc, #36]	@ (8000734 <MX_DMA_Init+0x38>)
 8000710:	695b      	ldr	r3, [r3, #20]
 8000712:	f003 0301 	and.w	r3, r3, #1
 8000716:	607b      	str	r3, [r7, #4]
 8000718:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800071a:	2200      	movs	r2, #0
 800071c:	2100      	movs	r1, #0
 800071e:	200b      	movs	r0, #11
 8000720:	f001 faed 	bl	8001cfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000724:	200b      	movs	r0, #11
 8000726:	f001 fb06 	bl	8001d36 <HAL_NVIC_EnableIRQ>

}
 800072a:	bf00      	nop
 800072c:	3708      	adds	r7, #8
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	40021000 	.word	0x40021000

08000738 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b088      	sub	sp, #32
 800073c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073e:	f107 0310 	add.w	r3, r7, #16
 8000742:	2200      	movs	r2, #0
 8000744:	601a      	str	r2, [r3, #0]
 8000746:	605a      	str	r2, [r3, #4]
 8000748:	609a      	str	r2, [r3, #8]
 800074a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800074c:	4b26      	ldr	r3, [pc, #152]	@ (80007e8 <MX_GPIO_Init+0xb0>)
 800074e:	699b      	ldr	r3, [r3, #24]
 8000750:	4a25      	ldr	r2, [pc, #148]	@ (80007e8 <MX_GPIO_Init+0xb0>)
 8000752:	f043 0320 	orr.w	r3, r3, #32
 8000756:	6193      	str	r3, [r2, #24]
 8000758:	4b23      	ldr	r3, [pc, #140]	@ (80007e8 <MX_GPIO_Init+0xb0>)
 800075a:	699b      	ldr	r3, [r3, #24]
 800075c:	f003 0320 	and.w	r3, r3, #32
 8000760:	60fb      	str	r3, [r7, #12]
 8000762:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000764:	4b20      	ldr	r3, [pc, #128]	@ (80007e8 <MX_GPIO_Init+0xb0>)
 8000766:	699b      	ldr	r3, [r3, #24]
 8000768:	4a1f      	ldr	r2, [pc, #124]	@ (80007e8 <MX_GPIO_Init+0xb0>)
 800076a:	f043 0304 	orr.w	r3, r3, #4
 800076e:	6193      	str	r3, [r2, #24]
 8000770:	4b1d      	ldr	r3, [pc, #116]	@ (80007e8 <MX_GPIO_Init+0xb0>)
 8000772:	699b      	ldr	r3, [r3, #24]
 8000774:	f003 0304 	and.w	r3, r3, #4
 8000778:	60bb      	str	r3, [r7, #8]
 800077a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800077c:	4b1a      	ldr	r3, [pc, #104]	@ (80007e8 <MX_GPIO_Init+0xb0>)
 800077e:	699b      	ldr	r3, [r3, #24]
 8000780:	4a19      	ldr	r2, [pc, #100]	@ (80007e8 <MX_GPIO_Init+0xb0>)
 8000782:	f043 0308 	orr.w	r3, r3, #8
 8000786:	6193      	str	r3, [r2, #24]
 8000788:	4b17      	ldr	r3, [pc, #92]	@ (80007e8 <MX_GPIO_Init+0xb0>)
 800078a:	699b      	ldr	r3, [r3, #24]
 800078c:	f003 0308 	and.w	r3, r3, #8
 8000790:	607b      	str	r3, [r7, #4]
 8000792:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000794:	2200      	movs	r2, #0
 8000796:	210f      	movs	r1, #15
 8000798:	4814      	ldr	r0, [pc, #80]	@ (80007ec <MX_GPIO_Init+0xb4>)
 800079a:	f001 fe59 	bl	8002450 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Green_LED_GPIO_Port, Green_LED_Pin, GPIO_PIN_RESET);
 800079e:	2200      	movs	r2, #0
 80007a0:	2120      	movs	r1, #32
 80007a2:	4813      	ldr	r0, [pc, #76]	@ (80007f0 <MX_GPIO_Init+0xb8>)
 80007a4:	f001 fe54 	bl	8002450 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80007a8:	230f      	movs	r3, #15
 80007aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ac:	2301      	movs	r3, #1
 80007ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b0:	2300      	movs	r3, #0
 80007b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b4:	2302      	movs	r3, #2
 80007b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b8:	f107 0310 	add.w	r3, r7, #16
 80007bc:	4619      	mov	r1, r3
 80007be:	480b      	ldr	r0, [pc, #44]	@ (80007ec <MX_GPIO_Init+0xb4>)
 80007c0:	f001 fcc2 	bl	8002148 <HAL_GPIO_Init>

  /*Configure GPIO pin : Green_LED_Pin */
  GPIO_InitStruct.Pin = Green_LED_Pin;
 80007c4:	2320      	movs	r3, #32
 80007c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c8:	2301      	movs	r3, #1
 80007ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007cc:	2300      	movs	r3, #0
 80007ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d0:	2302      	movs	r3, #2
 80007d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Green_LED_GPIO_Port, &GPIO_InitStruct);
 80007d4:	f107 0310 	add.w	r3, r7, #16
 80007d8:	4619      	mov	r1, r3
 80007da:	4805      	ldr	r0, [pc, #20]	@ (80007f0 <MX_GPIO_Init+0xb8>)
 80007dc:	f001 fcb4 	bl	8002148 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007e0:	bf00      	nop
 80007e2:	3720      	adds	r7, #32
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	40021000 	.word	0x40021000
 80007ec:	40010800 	.word	0x40010800
 80007f0:	40010c00 	.word	0x40010c00

080007f4 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
//  we enter this callback after the 4th channel is read.
{
 80007f4:	b480      	push	{r7}
 80007f6:	b083      	sub	sp, #12
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1) // here, we only have one adc, but its future-proofed
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a05      	ldr	r2, [pc, #20]	@ (8000818 <HAL_ADC_ConvCpltCallback+0x24>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d102      	bne.n	800080c <HAL_ADC_ConvCpltCallback+0x18>
    {
    	dma_flag = 1;
 8000806:	4b05      	ldr	r3, [pc, #20]	@ (800081c <HAL_ADC_ConvCpltCallback+0x28>)
 8000808:	2201      	movs	r2, #1
 800080a:	801a      	strh	r2, [r3, #0]
    }
}
 800080c:	bf00      	nop
 800080e:	370c      	adds	r7, #12
 8000810:	46bd      	mov	sp, r7
 8000812:	bc80      	pop	{r7}
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop
 8000818:	40012400 	.word	0x40012400
 800081c:	200001ac 	.word	0x200001ac

08000820 <adc_start_dma_4>:


void adc_start_dma_4(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
    dma_flag = 0;
 8000824:	4b04      	ldr	r3, [pc, #16]	@ (8000838 <adc_start_dma_4+0x18>)
 8000826:	2200      	movs	r2, #0
 8000828:	801a      	strh	r2, [r3, #0]
    // Starts regular sequence conversions; DMA stores ADC_CH_COUNT samples
    HAL_ADC_Start_DMA(&hadc1, (uint16_t*)adc_buf, ADC_CH_COUNT);
 800082a:	2204      	movs	r2, #4
 800082c:	4903      	ldr	r1, [pc, #12]	@ (800083c <adc_start_dma_4+0x1c>)
 800082e:	4804      	ldr	r0, [pc, #16]	@ (8000840 <adc_start_dma_4+0x20>)
 8000830:	f000 fcda 	bl	80011e8 <HAL_ADC_Start_DMA>
}
 8000834:	bf00      	nop
 8000836:	bd80      	pop	{r7, pc}
 8000838:	200001ac 	.word	0x200001ac
 800083c:	200001a4 	.word	0x200001a4
 8000840:	20000078 	.word	0x20000078

08000844 <set_muxOutput>:


void set_muxOutput(int count){
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]

    Also double-checked against schematic to ensure bit-ordering is correct.

  */

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, (count & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	b2db      	uxtb	r3, r3
 8000850:	f003 0301 	and.w	r3, r3, #1
 8000854:	b2db      	uxtb	r3, r3
 8000856:	461a      	mov	r2, r3
 8000858:	2101      	movs	r1, #1
 800085a:	4814      	ldr	r0, [pc, #80]	@ (80008ac <set_muxOutput+0x68>)
 800085c:	f001 fdf8 	bl	8002450 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, (count & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	105b      	asrs	r3, r3, #1
 8000864:	b2db      	uxtb	r3, r3
 8000866:	f003 0301 	and.w	r3, r3, #1
 800086a:	b2db      	uxtb	r3, r3
 800086c:	461a      	mov	r2, r3
 800086e:	2102      	movs	r1, #2
 8000870:	480e      	ldr	r0, [pc, #56]	@ (80008ac <set_muxOutput+0x68>)
 8000872:	f001 fded 	bl	8002450 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, (count & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	109b      	asrs	r3, r3, #2
 800087a:	b2db      	uxtb	r3, r3
 800087c:	f003 0301 	and.w	r3, r3, #1
 8000880:	b2db      	uxtb	r3, r3
 8000882:	461a      	mov	r2, r3
 8000884:	2104      	movs	r1, #4
 8000886:	4809      	ldr	r0, [pc, #36]	@ (80008ac <set_muxOutput+0x68>)
 8000888:	f001 fde2 	bl	8002450 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, (count & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	10db      	asrs	r3, r3, #3
 8000890:	b2db      	uxtb	r3, r3
 8000892:	f003 0301 	and.w	r3, r3, #1
 8000896:	b2db      	uxtb	r3, r3
 8000898:	461a      	mov	r2, r3
 800089a:	2108      	movs	r1, #8
 800089c:	4803      	ldr	r0, [pc, #12]	@ (80008ac <set_muxOutput+0x68>)
 800089e:	f001 fdd7 	bl	8002450 <HAL_GPIO_WritePin>
}
 80008a2:	bf00      	nop
 80008a4:	3708      	adds	r7, #8
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	40010800 	.word	0x40010800

080008b0 <volt2temp>:


int8_t volt2temp(uint16_t adc_val, int16_t temp_adc_lut[33][2]) {
 80008b0:	b490      	push	{r4, r7}
 80008b2:	b086      	sub	sp, #24
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	4603      	mov	r3, r0
 80008b8:	6039      	str	r1, [r7, #0]
 80008ba:	80fb      	strh	r3, [r7, #6]
Will linearly interpolate.
*/

      // TODO:   maybe also add in something for if the adc read is outside range of lookup table....

    int8_t temp = 0;
 80008bc:	2300      	movs	r3, #0
 80008be:	73fb      	strb	r3, [r7, #15]
    int16_t temp16 = 0;
 80008c0:	2300      	movs	r3, #0
 80008c2:	82fb      	strh	r3, [r7, #22]

  if (adc_val >= temp_adc_lut[0][1])
 80008c4:	88fb      	ldrh	r3, [r7, #6]
 80008c6:	683a      	ldr	r2, [r7, #0]
 80008c8:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80008cc:	4293      	cmp	r3, r2
 80008ce:	db02      	blt.n	80008d6 <volt2temp+0x26>
  {
    return -128;  // Too cold, return minimum int8_t value.
 80008d0:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 80008d4:	e05f      	b.n	8000996 <volt2temp+0xe6>
  }

  else if (adc_val <= temp_adc_lut[32][1])
 80008d6:	88fb      	ldrh	r3, [r7, #6]
 80008d8:	683a      	ldr	r2, [r7, #0]
 80008da:	3280      	adds	r2, #128	@ 0x80
 80008dc:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80008e0:	4293      	cmp	r3, r2
 80008e2:	dc01      	bgt.n	80008e8 <volt2temp+0x38>
  {
    return 127;  // Too hot, return maximum int8_t value.
 80008e4:	237f      	movs	r3, #127	@ 0x7f
 80008e6:	e056      	b.n	8000996 <volt2temp+0xe6>
  }
  else {
      for (int t = 1; t < 33; t++) {
 80008e8:	2301      	movs	r3, #1
 80008ea:	613b      	str	r3, [r7, #16]
 80008ec:	e04c      	b.n	8000988 <volt2temp+0xd8>
        if (adc_val > temp_adc_lut[t][1]) {
 80008ee:	88fb      	ldrh	r3, [r7, #6]
 80008f0:	693a      	ldr	r2, [r7, #16]
 80008f2:	0092      	lsls	r2, r2, #2
 80008f4:	6839      	ldr	r1, [r7, #0]
 80008f6:	440a      	add	r2, r1
 80008f8:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80008fc:	4293      	cmp	r3, r2
 80008fe:	dd40      	ble.n	8000982 <volt2temp+0xd2>
            // linear interpolation between row t-1 and row t
            temp16 = temp_adc_lut[t-1][0] +
 8000900:	693b      	ldr	r3, [r7, #16]
 8000902:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8000906:	3b01      	subs	r3, #1
 8000908:	009b      	lsls	r3, r3, #2
 800090a:	683a      	ldr	r2, [r7, #0]
 800090c:	4413      	add	r3, r2
 800090e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000912:	b29a      	uxth	r2, r3
                     (temp_adc_lut[t][0] - temp_adc_lut[t-1][0]) * (temp_adc_lut[t-1][1]-adc_val) /
 8000914:	693b      	ldr	r3, [r7, #16]
 8000916:	009b      	lsls	r3, r3, #2
 8000918:	6839      	ldr	r1, [r7, #0]
 800091a:	440b      	add	r3, r1
 800091c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000920:	4618      	mov	r0, r3
 8000922:	693b      	ldr	r3, [r7, #16]
 8000924:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8000928:	3b01      	subs	r3, #1
 800092a:	009b      	lsls	r3, r3, #2
 800092c:	6839      	ldr	r1, [r7, #0]
 800092e:	440b      	add	r3, r1
 8000930:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000934:	1ac1      	subs	r1, r0, r3
 8000936:	693b      	ldr	r3, [r7, #16]
 8000938:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800093c:	3b01      	subs	r3, #1
 800093e:	009b      	lsls	r3, r3, #2
 8000940:	6838      	ldr	r0, [r7, #0]
 8000942:	4403      	add	r3, r0
 8000944:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000948:	4618      	mov	r0, r3
 800094a:	88fb      	ldrh	r3, [r7, #6]
 800094c:	1ac3      	subs	r3, r0, r3
 800094e:	fb03 f101 	mul.w	r1, r3, r1
                     (temp_adc_lut[t-1][1] - temp_adc_lut[t][1]);
 8000952:	693b      	ldr	r3, [r7, #16]
 8000954:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8000958:	3b01      	subs	r3, #1
 800095a:	009b      	lsls	r3, r3, #2
 800095c:	6838      	ldr	r0, [r7, #0]
 800095e:	4403      	add	r3, r0
 8000960:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000964:	461c      	mov	r4, r3
 8000966:	693b      	ldr	r3, [r7, #16]
 8000968:	009b      	lsls	r3, r3, #2
 800096a:	6838      	ldr	r0, [r7, #0]
 800096c:	4403      	add	r3, r0
 800096e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000972:	1ae3      	subs	r3, r4, r3
                     (temp_adc_lut[t][0] - temp_adc_lut[t-1][0]) * (temp_adc_lut[t-1][1]-adc_val) /
 8000974:	fb91 f3f3 	sdiv	r3, r1, r3
            temp16 = temp_adc_lut[t-1][0] +
 8000978:	b29b      	uxth	r3, r3
 800097a:	4413      	add	r3, r2
 800097c:	b29b      	uxth	r3, r3
 800097e:	82fb      	strh	r3, [r7, #22]
            break;
 8000980:	e005      	b.n	800098e <volt2temp+0xde>
      for (int t = 1; t < 33; t++) {
 8000982:	693b      	ldr	r3, [r7, #16]
 8000984:	3301      	adds	r3, #1
 8000986:	613b      	str	r3, [r7, #16]
 8000988:	693b      	ldr	r3, [r7, #16]
 800098a:	2b20      	cmp	r3, #32
 800098c:	ddaf      	ble.n	80008ee <volt2temp+0x3e>
        }
      }
     // convert to 8 bit, as sent in CAN protocol
     temp = (int8_t)temp16;
 800098e:	8afb      	ldrh	r3, [r7, #22]
 8000990:	73fb      	strb	r3, [r7, #15]
     return temp;
 8000992:	f997 300f 	ldrsb.w	r3, [r7, #15]
  }

 }
 8000996:	4618      	mov	r0, r3
 8000998:	3718      	adds	r7, #24
 800099a:	46bd      	mov	sp, r7
 800099c:	bc90      	pop	{r4, r7}
 800099e:	4770      	bx	lr

080009a0 <send_thermistor_CAN_msg>:


 void send_thermistor_CAN_msg(int8_t temp_array[THERM_COUNT])
 {
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b098      	sub	sp, #96	@ 0x60
 80009a4:	af02      	add	r7, sp, #8
 80009a6:	6078      	str	r0, [r7, #4]
	 // This function prepares thermistor CAN message in format specified in datasheet
	 // https://www.orionbms.com/downloads/misc/thermistor_module_canbus.pdf

	 // CAN message is 8 bytes long
     int8_t data[8] = {0};
 80009a8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80009ac:	2200      	movs	r2, #0
 80009ae:	601a      	str	r2, [r3, #0]
 80009b0:	605a      	str	r2, [r3, #4]

     // finding min, max, and average
     int8_t min_temp = temp_array[0];
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
     int8_t max_temp = temp_array[0];
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
     uint8_t min_id = 0;
 80009c2:	2300      	movs	r3, #0
 80009c4:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
     uint8_t max_id = 0;
 80009c8:	2300      	movs	r3, #0
 80009ca:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
     int16_t sum = 0;
 80009ce:	2300      	movs	r3, #0
 80009d0:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52

     for (uint8_t i = 0; i < THERM_COUNT; i++) {
 80009d4:	2300      	movs	r3, #0
 80009d6:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 80009da:	e030      	b.n	8000a3e <send_thermistor_CAN_msg+0x9e>
         int8_t t = (int8_t)temp_array[i];
 80009dc:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 80009e0:	687a      	ldr	r2, [r7, #4]
 80009e2:	4413      	add	r3, r2
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
         sum += t;
 80009ea:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80009ee:	b29a      	uxth	r2, r3
 80009f0:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80009f4:	4413      	add	r3, r2
 80009f6:	b29b      	uxth	r3, r3
 80009f8:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52

         if (t < min_temp) {
 80009fc:	f997 204f 	ldrsb.w	r2, [r7, #79]	@ 0x4f
 8000a00:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8000a04:	429a      	cmp	r2, r3
 8000a06:	da07      	bge.n	8000a18 <send_thermistor_CAN_msg+0x78>
             min_temp = t;
 8000a08:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000a0c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
             min_id = i;
 8000a10:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8000a14:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
         }
         if (t > max_temp) {
 8000a18:	f997 204f 	ldrsb.w	r2, [r7, #79]	@ 0x4f
 8000a1c:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 8000a20:	429a      	cmp	r2, r3
 8000a22:	dd07      	ble.n	8000a34 <send_thermistor_CAN_msg+0x94>
             max_temp = t;
 8000a24:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000a28:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
             max_id = i;
 8000a2c:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8000a30:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
     for (uint8_t i = 0; i < THERM_COUNT; i++) {
 8000a34:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8000a38:	3301      	adds	r3, #1
 8000a3a:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 8000a3e:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8000a42:	2b27      	cmp	r3, #39	@ 0x27
 8000a44:	d9ca      	bls.n	80009dc <send_thermistor_CAN_msg+0x3c>
         }
     }
     int8_t avg_temp = (int8_t)(sum / THERM_COUNT);
 8000a46:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	@ 0x52
 8000a4a:	4a2d      	ldr	r2, [pc, #180]	@ (8000b00 <send_thermistor_CAN_msg+0x160>)
 8000a4c:	fb82 1203 	smull	r1, r2, r2, r3
 8000a50:	1112      	asrs	r2, r2, #4
 8000a52:	17db      	asrs	r3, r3, #31
 8000a54:	1ad3      	subs	r3, r2, r3
 8000a56:	b21b      	sxth	r3, r3
 8000a58:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50

     char buff3[30];
     sprintf(buff3, "Min: %d F, Max: %d F, Avg: %d F\r\n", min_temp, max_temp, avg_temp);
 8000a5c:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 8000a60:	f997 1056 	ldrsb.w	r1, [r7, #86]	@ 0x56
 8000a64:	f997 3050 	ldrsb.w	r3, [r7, #80]	@ 0x50
 8000a68:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8000a6c:	9300      	str	r3, [sp, #0]
 8000a6e:	460b      	mov	r3, r1
 8000a70:	4924      	ldr	r1, [pc, #144]	@ (8000b04 <send_thermistor_CAN_msg+0x164>)
 8000a72:	f002 fc09 	bl	8003288 <siprintf>
     HAL_UART_Transmit(&huart1, (uint8_t*) buff3, (uint16_t) strlen(buff3), 100);
 8000a76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f7ff fb66 	bl	800014c <strlen>
 8000a80:	4603      	mov	r3, r0
 8000a82:	b29a      	uxth	r2, r3
 8000a84:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8000a88:	2364      	movs	r3, #100	@ 0x64
 8000a8a:	481f      	ldr	r0, [pc, #124]	@ (8000b08 <send_thermistor_CAN_msg+0x168>)
 8000a8c:	f002 fa28 	bl	8002ee0 <HAL_UART_Transmit>


     // --------- Fill payload ----------
     data[0] = module_number;       	// Byte 1
 8000a90:	2300      	movs	r3, #0
 8000a92:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
     data[1] = (int8_t)min_temp;   	// Byte 2
 8000a96:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000a9a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
     data[2] = (int8_t)max_temp;   	// Byte 3
 8000a9e:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8000aa2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
     data[3] = (int8_t)avg_temp;   	// Byte 4
 8000aa6:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8000aaa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
     data[4] = (uint8_t)THERM_COUNT;	// Byte 5
 8000aae:	2328      	movs	r3, #40	@ 0x28
 8000ab0:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
     data[5] = max_id;              	// Byte 6
 8000ab4:	f997 3054 	ldrsb.w	r3, [r7, #84]	@ 0x54
 8000ab8:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
     data[6] = min_id;              	// Byte 7
 8000abc:	f997 3055 	ldrsb.w	r3, [r7, #85]	@ 0x55
 8000ac0:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
     //data[7] = orion_checksum(data, CAN_LEN);  // Byte 8

     // --------- CAN transmit ----------
     CAN_TxHeaderTypeDef txHeader = {0};
 8000ac4:	f107 030c 	add.w	r3, r7, #12
 8000ac8:	2200      	movs	r2, #0
 8000aca:	601a      	str	r2, [r3, #0]
 8000acc:	605a      	str	r2, [r3, #4]
 8000ace:	609a      	str	r2, [r3, #8]
 8000ad0:	60da      	str	r2, [r3, #12]
 8000ad2:	611a      	str	r2, [r3, #16]
 8000ad4:	615a      	str	r2, [r3, #20]
     uint32_t txMailbox;

     txHeader.StdId = 0;                 // not used
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	60fb      	str	r3, [r7, #12]
     txHeader.ExtId = 0x1839F380 + module_number;
 8000ada:	4b0c      	ldr	r3, [pc, #48]	@ (8000b0c <send_thermistor_CAN_msg+0x16c>)
 8000adc:	613b      	str	r3, [r7, #16]
     txHeader.IDE   = CAN_ID_EXT;
 8000ade:	2304      	movs	r3, #4
 8000ae0:	617b      	str	r3, [r7, #20]
     txHeader.RTR   = CAN_RTR_DATA;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	61bb      	str	r3, [r7, #24]
     //txHeader.DLC   = CAN_LEN;

     HAL_CAN_AddTxMessage(&hcan, &txHeader, data, &txMailbox);
 8000ae6:	f107 0308 	add.w	r3, r7, #8
 8000aea:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8000aee:	f107 010c 	add.w	r1, r7, #12
 8000af2:	4807      	ldr	r0, [pc, #28]	@ (8000b10 <send_thermistor_CAN_msg+0x170>)
 8000af4:	f000 ff5c 	bl	80019b0 <HAL_CAN_AddTxMessage>
 }
 8000af8:	bf00      	nop
 8000afa:	3758      	adds	r7, #88	@ 0x58
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	66666667 	.word	0x66666667
 8000b04:	08003ca4 	.word	0x08003ca4
 8000b08:	20000114 	.word	0x20000114
 8000b0c:	1839f380 	.word	0x1839f380
 8000b10:	200000ec 	.word	0x200000ec

08000b14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b18:	b672      	cpsid	i
}
 8000b1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b1c:	bf00      	nop
 8000b1e:	e7fd      	b.n	8000b1c <Error_Handler+0x8>

08000b20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b085      	sub	sp, #20
 8000b24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000b26:	4b15      	ldr	r3, [pc, #84]	@ (8000b7c <HAL_MspInit+0x5c>)
 8000b28:	699b      	ldr	r3, [r3, #24]
 8000b2a:	4a14      	ldr	r2, [pc, #80]	@ (8000b7c <HAL_MspInit+0x5c>)
 8000b2c:	f043 0301 	orr.w	r3, r3, #1
 8000b30:	6193      	str	r3, [r2, #24]
 8000b32:	4b12      	ldr	r3, [pc, #72]	@ (8000b7c <HAL_MspInit+0x5c>)
 8000b34:	699b      	ldr	r3, [r3, #24]
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	60bb      	str	r3, [r7, #8]
 8000b3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000b7c <HAL_MspInit+0x5c>)
 8000b40:	69db      	ldr	r3, [r3, #28]
 8000b42:	4a0e      	ldr	r2, [pc, #56]	@ (8000b7c <HAL_MspInit+0x5c>)
 8000b44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b48:	61d3      	str	r3, [r2, #28]
 8000b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <HAL_MspInit+0x5c>)
 8000b4c:	69db      	ldr	r3, [r3, #28]
 8000b4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b52:	607b      	str	r3, [r7, #4]
 8000b54:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000b56:	4b0a      	ldr	r3, [pc, #40]	@ (8000b80 <HAL_MspInit+0x60>)
 8000b58:	685b      	ldr	r3, [r3, #4]
 8000b5a:	60fb      	str	r3, [r7, #12]
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000b62:	60fb      	str	r3, [r7, #12]
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000b6a:	60fb      	str	r3, [r7, #12]
 8000b6c:	4a04      	ldr	r2, [pc, #16]	@ (8000b80 <HAL_MspInit+0x60>)
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b72:	bf00      	nop
 8000b74:	3714      	adds	r7, #20
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bc80      	pop	{r7}
 8000b7a:	4770      	bx	lr
 8000b7c:	40021000 	.word	0x40021000
 8000b80:	40010000 	.word	0x40010000

08000b84 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b088      	sub	sp, #32
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8c:	f107 0310 	add.w	r3, r7, #16
 8000b90:	2200      	movs	r2, #0
 8000b92:	601a      	str	r2, [r3, #0]
 8000b94:	605a      	str	r2, [r3, #4]
 8000b96:	609a      	str	r2, [r3, #8]
 8000b98:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a28      	ldr	r2, [pc, #160]	@ (8000c40 <HAL_ADC_MspInit+0xbc>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d149      	bne.n	8000c38 <HAL_ADC_MspInit+0xb4>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ba4:	4b27      	ldr	r3, [pc, #156]	@ (8000c44 <HAL_ADC_MspInit+0xc0>)
 8000ba6:	699b      	ldr	r3, [r3, #24]
 8000ba8:	4a26      	ldr	r2, [pc, #152]	@ (8000c44 <HAL_ADC_MspInit+0xc0>)
 8000baa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000bae:	6193      	str	r3, [r2, #24]
 8000bb0:	4b24      	ldr	r3, [pc, #144]	@ (8000c44 <HAL_ADC_MspInit+0xc0>)
 8000bb2:	699b      	ldr	r3, [r3, #24]
 8000bb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000bb8:	60fb      	str	r3, [r7, #12]
 8000bba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bbc:	4b21      	ldr	r3, [pc, #132]	@ (8000c44 <HAL_ADC_MspInit+0xc0>)
 8000bbe:	699b      	ldr	r3, [r3, #24]
 8000bc0:	4a20      	ldr	r2, [pc, #128]	@ (8000c44 <HAL_ADC_MspInit+0xc0>)
 8000bc2:	f043 0304 	orr.w	r3, r3, #4
 8000bc6:	6193      	str	r3, [r2, #24]
 8000bc8:	4b1e      	ldr	r3, [pc, #120]	@ (8000c44 <HAL_ADC_MspInit+0xc0>)
 8000bca:	699b      	ldr	r3, [r3, #24]
 8000bcc:	f003 0304 	and.w	r3, r3, #4
 8000bd0:	60bb      	str	r3, [r7, #8]
 8000bd2:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000bd4:	23f0      	movs	r3, #240	@ 0xf0
 8000bd6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bd8:	2303      	movs	r3, #3
 8000bda:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bdc:	f107 0310 	add.w	r3, r7, #16
 8000be0:	4619      	mov	r1, r3
 8000be2:	4819      	ldr	r0, [pc, #100]	@ (8000c48 <HAL_ADC_MspInit+0xc4>)
 8000be4:	f001 fab0 	bl	8002148 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000be8:	4b18      	ldr	r3, [pc, #96]	@ (8000c4c <HAL_ADC_MspInit+0xc8>)
 8000bea:	4a19      	ldr	r2, [pc, #100]	@ (8000c50 <HAL_ADC_MspInit+0xcc>)
 8000bec:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bee:	4b17      	ldr	r3, [pc, #92]	@ (8000c4c <HAL_ADC_MspInit+0xc8>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bf4:	4b15      	ldr	r3, [pc, #84]	@ (8000c4c <HAL_ADC_MspInit+0xc8>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000bfa:	4b14      	ldr	r3, [pc, #80]	@ (8000c4c <HAL_ADC_MspInit+0xc8>)
 8000bfc:	2280      	movs	r2, #128	@ 0x80
 8000bfe:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000c00:	4b12      	ldr	r3, [pc, #72]	@ (8000c4c <HAL_ADC_MspInit+0xc8>)
 8000c02:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c06:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000c08:	4b10      	ldr	r3, [pc, #64]	@ (8000c4c <HAL_ADC_MspInit+0xc8>)
 8000c0a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c0e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000c10:	4b0e      	ldr	r3, [pc, #56]	@ (8000c4c <HAL_ADC_MspInit+0xc8>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000c16:	4b0d      	ldr	r3, [pc, #52]	@ (8000c4c <HAL_ADC_MspInit+0xc8>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000c1c:	480b      	ldr	r0, [pc, #44]	@ (8000c4c <HAL_ADC_MspInit+0xc8>)
 8000c1e:	f001 f8a5 	bl	8001d6c <HAL_DMA_Init>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d001      	beq.n	8000c2c <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000c28:	f7ff ff74 	bl	8000b14 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	4a07      	ldr	r2, [pc, #28]	@ (8000c4c <HAL_ADC_MspInit+0xc8>)
 8000c30:	621a      	str	r2, [r3, #32]
 8000c32:	4a06      	ldr	r2, [pc, #24]	@ (8000c4c <HAL_ADC_MspInit+0xc8>)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000c38:	bf00      	nop
 8000c3a:	3720      	adds	r7, #32
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	40012400 	.word	0x40012400
 8000c44:	40021000 	.word	0x40021000
 8000c48:	40010800 	.word	0x40010800
 8000c4c:	200000a8 	.word	0x200000a8
 8000c50:	40020008 	.word	0x40020008

08000c54 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b088      	sub	sp, #32
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5c:	f107 0310 	add.w	r3, r7, #16
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ce0 <HAL_CAN_MspInit+0x8c>)
 8000c70:	4293      	cmp	r3, r2
 8000c72:	d131      	bne.n	8000cd8 <HAL_CAN_MspInit+0x84>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000c74:	4b1b      	ldr	r3, [pc, #108]	@ (8000ce4 <HAL_CAN_MspInit+0x90>)
 8000c76:	69db      	ldr	r3, [r3, #28]
 8000c78:	4a1a      	ldr	r2, [pc, #104]	@ (8000ce4 <HAL_CAN_MspInit+0x90>)
 8000c7a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c7e:	61d3      	str	r3, [r2, #28]
 8000c80:	4b18      	ldr	r3, [pc, #96]	@ (8000ce4 <HAL_CAN_MspInit+0x90>)
 8000c82:	69db      	ldr	r3, [r3, #28]
 8000c84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c88:	60fb      	str	r3, [r7, #12]
 8000c8a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8c:	4b15      	ldr	r3, [pc, #84]	@ (8000ce4 <HAL_CAN_MspInit+0x90>)
 8000c8e:	699b      	ldr	r3, [r3, #24]
 8000c90:	4a14      	ldr	r2, [pc, #80]	@ (8000ce4 <HAL_CAN_MspInit+0x90>)
 8000c92:	f043 0304 	orr.w	r3, r3, #4
 8000c96:	6193      	str	r3, [r2, #24]
 8000c98:	4b12      	ldr	r3, [pc, #72]	@ (8000ce4 <HAL_CAN_MspInit+0x90>)
 8000c9a:	699b      	ldr	r3, [r3, #24]
 8000c9c:	f003 0304 	and.w	r3, r3, #4
 8000ca0:	60bb      	str	r3, [r7, #8]
 8000ca2:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000ca4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000ca8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000caa:	2300      	movs	r3, #0
 8000cac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb2:	f107 0310 	add.w	r3, r7, #16
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	480b      	ldr	r0, [pc, #44]	@ (8000ce8 <HAL_CAN_MspInit+0x94>)
 8000cba:	f001 fa45 	bl	8002148 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000cbe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cc2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc4:	2302      	movs	r3, #2
 8000cc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cc8:	2303      	movs	r3, #3
 8000cca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ccc:	f107 0310 	add.w	r3, r7, #16
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	4805      	ldr	r0, [pc, #20]	@ (8000ce8 <HAL_CAN_MspInit+0x94>)
 8000cd4:	f001 fa38 	bl	8002148 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000cd8:	bf00      	nop
 8000cda:	3720      	adds	r7, #32
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	40006400 	.word	0x40006400
 8000ce4:	40021000 	.word	0x40021000
 8000ce8:	40010800 	.word	0x40010800

08000cec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b08a      	sub	sp, #40	@ 0x28
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf4:	f107 0318 	add.w	r3, r7, #24
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]
 8000cfe:	609a      	str	r2, [r3, #8]
 8000d00:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4a38      	ldr	r2, [pc, #224]	@ (8000de8 <HAL_UART_MspInit+0xfc>)
 8000d08:	4293      	cmp	r3, r2
 8000d0a:	d132      	bne.n	8000d72 <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d0c:	4b37      	ldr	r3, [pc, #220]	@ (8000dec <HAL_UART_MspInit+0x100>)
 8000d0e:	699b      	ldr	r3, [r3, #24]
 8000d10:	4a36      	ldr	r2, [pc, #216]	@ (8000dec <HAL_UART_MspInit+0x100>)
 8000d12:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d16:	6193      	str	r3, [r2, #24]
 8000d18:	4b34      	ldr	r3, [pc, #208]	@ (8000dec <HAL_UART_MspInit+0x100>)
 8000d1a:	699b      	ldr	r3, [r3, #24]
 8000d1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d20:	617b      	str	r3, [r7, #20]
 8000d22:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d24:	4b31      	ldr	r3, [pc, #196]	@ (8000dec <HAL_UART_MspInit+0x100>)
 8000d26:	699b      	ldr	r3, [r3, #24]
 8000d28:	4a30      	ldr	r2, [pc, #192]	@ (8000dec <HAL_UART_MspInit+0x100>)
 8000d2a:	f043 0304 	orr.w	r3, r3, #4
 8000d2e:	6193      	str	r3, [r2, #24]
 8000d30:	4b2e      	ldr	r3, [pc, #184]	@ (8000dec <HAL_UART_MspInit+0x100>)
 8000d32:	699b      	ldr	r3, [r3, #24]
 8000d34:	f003 0304 	and.w	r3, r3, #4
 8000d38:	613b      	str	r3, [r7, #16]
 8000d3a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d3c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d42:	2302      	movs	r3, #2
 8000d44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d46:	2303      	movs	r3, #3
 8000d48:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d4a:	f107 0318 	add.w	r3, r7, #24
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4827      	ldr	r0, [pc, #156]	@ (8000df0 <HAL_UART_MspInit+0x104>)
 8000d52:	f001 f9f9 	bl	8002148 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d60:	2300      	movs	r3, #0
 8000d62:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d64:	f107 0318 	add.w	r3, r7, #24
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4821      	ldr	r0, [pc, #132]	@ (8000df0 <HAL_UART_MspInit+0x104>)
 8000d6c:	f001 f9ec 	bl	8002148 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8000d70:	e036      	b.n	8000de0 <HAL_UART_MspInit+0xf4>
  else if(huart->Instance==USART3)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a1f      	ldr	r2, [pc, #124]	@ (8000df4 <HAL_UART_MspInit+0x108>)
 8000d78:	4293      	cmp	r3, r2
 8000d7a:	d131      	bne.n	8000de0 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000dec <HAL_UART_MspInit+0x100>)
 8000d7e:	69db      	ldr	r3, [r3, #28]
 8000d80:	4a1a      	ldr	r2, [pc, #104]	@ (8000dec <HAL_UART_MspInit+0x100>)
 8000d82:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d86:	61d3      	str	r3, [r2, #28]
 8000d88:	4b18      	ldr	r3, [pc, #96]	@ (8000dec <HAL_UART_MspInit+0x100>)
 8000d8a:	69db      	ldr	r3, [r3, #28]
 8000d8c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000d90:	60fb      	str	r3, [r7, #12]
 8000d92:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d94:	4b15      	ldr	r3, [pc, #84]	@ (8000dec <HAL_UART_MspInit+0x100>)
 8000d96:	699b      	ldr	r3, [r3, #24]
 8000d98:	4a14      	ldr	r2, [pc, #80]	@ (8000dec <HAL_UART_MspInit+0x100>)
 8000d9a:	f043 0308 	orr.w	r3, r3, #8
 8000d9e:	6193      	str	r3, [r2, #24]
 8000da0:	4b12      	ldr	r3, [pc, #72]	@ (8000dec <HAL_UART_MspInit+0x100>)
 8000da2:	699b      	ldr	r3, [r3, #24]
 8000da4:	f003 0308 	and.w	r3, r3, #8
 8000da8:	60bb      	str	r3, [r7, #8]
 8000daa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000dac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000db0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db2:	2302      	movs	r3, #2
 8000db4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000db6:	2303      	movs	r3, #3
 8000db8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dba:	f107 0318 	add.w	r3, r7, #24
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	480d      	ldr	r0, [pc, #52]	@ (8000df8 <HAL_UART_MspInit+0x10c>)
 8000dc2:	f001 f9c1 	bl	8002148 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000dc6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000dca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd4:	f107 0318 	add.w	r3, r7, #24
 8000dd8:	4619      	mov	r1, r3
 8000dda:	4807      	ldr	r0, [pc, #28]	@ (8000df8 <HAL_UART_MspInit+0x10c>)
 8000ddc:	f001 f9b4 	bl	8002148 <HAL_GPIO_Init>
}
 8000de0:	bf00      	nop
 8000de2:	3728      	adds	r7, #40	@ 0x28
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	40013800 	.word	0x40013800
 8000dec:	40021000 	.word	0x40021000
 8000df0:	40010800 	.word	0x40010800
 8000df4:	40004800 	.word	0x40004800
 8000df8:	40010c00 	.word	0x40010c00

08000dfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e00:	bf00      	nop
 8000e02:	e7fd      	b.n	8000e00 <NMI_Handler+0x4>

08000e04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e08:	bf00      	nop
 8000e0a:	e7fd      	b.n	8000e08 <HardFault_Handler+0x4>

08000e0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e10:	bf00      	nop
 8000e12:	e7fd      	b.n	8000e10 <MemManage_Handler+0x4>

08000e14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e18:	bf00      	nop
 8000e1a:	e7fd      	b.n	8000e18 <BusFault_Handler+0x4>

08000e1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e20:	bf00      	nop
 8000e22:	e7fd      	b.n	8000e20 <UsageFault_Handler+0x4>

08000e24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e28:	bf00      	nop
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bc80      	pop	{r7}
 8000e2e:	4770      	bx	lr

08000e30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e34:	bf00      	nop
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bc80      	pop	{r7}
 8000e3a:	4770      	bx	lr

08000e3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e40:	bf00      	nop
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bc80      	pop	{r7}
 8000e46:	4770      	bx	lr

08000e48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e4c:	f000 f8b4 	bl	8000fb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e50:	bf00      	nop
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000e58:	4802      	ldr	r0, [pc, #8]	@ (8000e64 <DMA1_Channel1_IRQHandler+0x10>)
 8000e5a:	f001 f841 	bl	8001ee0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	200000a8 	.word	0x200000a8

08000e68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b086      	sub	sp, #24
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e70:	4a14      	ldr	r2, [pc, #80]	@ (8000ec4 <_sbrk+0x5c>)
 8000e72:	4b15      	ldr	r3, [pc, #84]	@ (8000ec8 <_sbrk+0x60>)
 8000e74:	1ad3      	subs	r3, r2, r3
 8000e76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e7c:	4b13      	ldr	r3, [pc, #76]	@ (8000ecc <_sbrk+0x64>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d102      	bne.n	8000e8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e84:	4b11      	ldr	r3, [pc, #68]	@ (8000ecc <_sbrk+0x64>)
 8000e86:	4a12      	ldr	r2, [pc, #72]	@ (8000ed0 <_sbrk+0x68>)
 8000e88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e8a:	4b10      	ldr	r3, [pc, #64]	@ (8000ecc <_sbrk+0x64>)
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	4413      	add	r3, r2
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	d207      	bcs.n	8000ea8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e98:	f002 fa20 	bl	80032dc <__errno>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	220c      	movs	r2, #12
 8000ea0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ea2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ea6:	e009      	b.n	8000ebc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ea8:	4b08      	ldr	r3, [pc, #32]	@ (8000ecc <_sbrk+0x64>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eae:	4b07      	ldr	r3, [pc, #28]	@ (8000ecc <_sbrk+0x64>)
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4413      	add	r3, r2
 8000eb6:	4a05      	ldr	r2, [pc, #20]	@ (8000ecc <_sbrk+0x64>)
 8000eb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000eba:	68fb      	ldr	r3, [r7, #12]
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	3718      	adds	r7, #24
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	20005000 	.word	0x20005000
 8000ec8:	00000400 	.word	0x00000400
 8000ecc:	200001d8 	.word	0x200001d8
 8000ed0:	20000328 	.word	0x20000328

08000ed4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bc80      	pop	{r7}
 8000ede:	4770      	bx	lr

08000ee0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ee0:	f7ff fff8 	bl	8000ed4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ee4:	480b      	ldr	r0, [pc, #44]	@ (8000f14 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000ee6:	490c      	ldr	r1, [pc, #48]	@ (8000f18 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000ee8:	4a0c      	ldr	r2, [pc, #48]	@ (8000f1c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000eea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000eec:	e002      	b.n	8000ef4 <LoopCopyDataInit>

08000eee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ef0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ef2:	3304      	adds	r3, #4

08000ef4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ef4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ef6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ef8:	d3f9      	bcc.n	8000eee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000efa:	4a09      	ldr	r2, [pc, #36]	@ (8000f20 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000efc:	4c09      	ldr	r4, [pc, #36]	@ (8000f24 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000efe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f00:	e001      	b.n	8000f06 <LoopFillZerobss>

08000f02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f04:	3204      	adds	r2, #4

08000f06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f08:	d3fb      	bcc.n	8000f02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f0a:	f002 f9ed 	bl	80032e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f0e:	f7ff f925 	bl	800015c <main>
  bx lr
 8000f12:	4770      	bx	lr
  ldr r0, =_sdata
 8000f14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f18:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000f1c:	08003dbc 	.word	0x08003dbc
  ldr r2, =_sbss
 8000f20:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000f24:	20000328 	.word	0x20000328

08000f28 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f28:	e7fe      	b.n	8000f28 <ADC1_2_IRQHandler>
	...

08000f2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f30:	4b08      	ldr	r3, [pc, #32]	@ (8000f54 <HAL_Init+0x28>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a07      	ldr	r2, [pc, #28]	@ (8000f54 <HAL_Init+0x28>)
 8000f36:	f043 0310 	orr.w	r3, r3, #16
 8000f3a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f3c:	2003      	movs	r0, #3
 8000f3e:	f000 fed3 	bl	8001ce8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f42:	200f      	movs	r0, #15
 8000f44:	f000 f808 	bl	8000f58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f48:	f7ff fdea 	bl	8000b20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f4c:	2300      	movs	r3, #0
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40022000 	.word	0x40022000

08000f58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f60:	4b12      	ldr	r3, [pc, #72]	@ (8000fac <HAL_InitTick+0x54>)
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	4b12      	ldr	r3, [pc, #72]	@ (8000fb0 <HAL_InitTick+0x58>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	4619      	mov	r1, r3
 8000f6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f72:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f76:	4618      	mov	r0, r3
 8000f78:	f000 feeb 	bl	8001d52 <HAL_SYSTICK_Config>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f82:	2301      	movs	r3, #1
 8000f84:	e00e      	b.n	8000fa4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2b0f      	cmp	r3, #15
 8000f8a:	d80a      	bhi.n	8000fa2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	6879      	ldr	r1, [r7, #4]
 8000f90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f94:	f000 feb3 	bl	8001cfe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f98:	4a06      	ldr	r2, [pc, #24]	@ (8000fb4 <HAL_InitTick+0x5c>)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	e000      	b.n	8000fa4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fa2:	2301      	movs	r3, #1
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3708      	adds	r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	20000000 	.word	0x20000000
 8000fb0:	20000008 	.word	0x20000008
 8000fb4:	20000004 	.word	0x20000004

08000fb8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fbc:	4b05      	ldr	r3, [pc, #20]	@ (8000fd4 <HAL_IncTick+0x1c>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	4b05      	ldr	r3, [pc, #20]	@ (8000fd8 <HAL_IncTick+0x20>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4413      	add	r3, r2
 8000fc8:	4a03      	ldr	r2, [pc, #12]	@ (8000fd8 <HAL_IncTick+0x20>)
 8000fca:	6013      	str	r3, [r2, #0]
}
 8000fcc:	bf00      	nop
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bc80      	pop	{r7}
 8000fd2:	4770      	bx	lr
 8000fd4:	20000008 	.word	0x20000008
 8000fd8:	200001dc 	.word	0x200001dc

08000fdc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  return uwTick;
 8000fe0:	4b02      	ldr	r3, [pc, #8]	@ (8000fec <HAL_GetTick+0x10>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bc80      	pop	{r7}
 8000fea:	4770      	bx	lr
 8000fec:	200001dc 	.word	0x200001dc

08000ff0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ff8:	f7ff fff0 	bl	8000fdc <HAL_GetTick>
 8000ffc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001008:	d005      	beq.n	8001016 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800100a:	4b0a      	ldr	r3, [pc, #40]	@ (8001034 <HAL_Delay+0x44>)
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	461a      	mov	r2, r3
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	4413      	add	r3, r2
 8001014:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001016:	bf00      	nop
 8001018:	f7ff ffe0 	bl	8000fdc <HAL_GetTick>
 800101c:	4602      	mov	r2, r0
 800101e:	68bb      	ldr	r3, [r7, #8]
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	68fa      	ldr	r2, [r7, #12]
 8001024:	429a      	cmp	r2, r3
 8001026:	d8f7      	bhi.n	8001018 <HAL_Delay+0x28>
  {
  }
}
 8001028:	bf00      	nop
 800102a:	bf00      	nop
 800102c:	3710      	adds	r7, #16
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	20000008 	.word	0x20000008

08001038 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b086      	sub	sp, #24
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001040:	2300      	movs	r3, #0
 8001042:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001044:	2300      	movs	r3, #0
 8001046:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001048:	2300      	movs	r3, #0
 800104a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800104c:	2300      	movs	r3, #0
 800104e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d101      	bne.n	800105a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001056:	2301      	movs	r3, #1
 8001058:	e0be      	b.n	80011d8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	689b      	ldr	r3, [r3, #8]
 800105e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001064:	2b00      	cmp	r3, #0
 8001066:	d109      	bne.n	800107c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2200      	movs	r2, #0
 800106c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2200      	movs	r2, #0
 8001072:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	f7ff fd84 	bl	8000b84 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f000 faf5 	bl	800166c <ADC_ConversionStop_Disable>
 8001082:	4603      	mov	r3, r0
 8001084:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800108a:	f003 0310 	and.w	r3, r3, #16
 800108e:	2b00      	cmp	r3, #0
 8001090:	f040 8099 	bne.w	80011c6 <HAL_ADC_Init+0x18e>
 8001094:	7dfb      	ldrb	r3, [r7, #23]
 8001096:	2b00      	cmp	r3, #0
 8001098:	f040 8095 	bne.w	80011c6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010a0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80010a4:	f023 0302 	bic.w	r3, r3, #2
 80010a8:	f043 0202 	orr.w	r2, r3, #2
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80010b8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	7b1b      	ldrb	r3, [r3, #12]
 80010be:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80010c0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80010c2:	68ba      	ldr	r2, [r7, #8]
 80010c4:	4313      	orrs	r3, r2
 80010c6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80010d0:	d003      	beq.n	80010da <HAL_ADC_Init+0xa2>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d102      	bne.n	80010e0 <HAL_ADC_Init+0xa8>
 80010da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010de:	e000      	b.n	80010e2 <HAL_ADC_Init+0xaa>
 80010e0:	2300      	movs	r3, #0
 80010e2:	693a      	ldr	r2, [r7, #16]
 80010e4:	4313      	orrs	r3, r2
 80010e6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	7d1b      	ldrb	r3, [r3, #20]
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d119      	bne.n	8001124 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	7b1b      	ldrb	r3, [r3, #12]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d109      	bne.n	800110c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	699b      	ldr	r3, [r3, #24]
 80010fc:	3b01      	subs	r3, #1
 80010fe:	035a      	lsls	r2, r3, #13
 8001100:	693b      	ldr	r3, [r7, #16]
 8001102:	4313      	orrs	r3, r2
 8001104:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001108:	613b      	str	r3, [r7, #16]
 800110a:	e00b      	b.n	8001124 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001110:	f043 0220 	orr.w	r2, r3, #32
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800111c:	f043 0201 	orr.w	r2, r3, #1
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	693a      	ldr	r2, [r7, #16]
 8001134:	430a      	orrs	r2, r1
 8001136:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	689a      	ldr	r2, [r3, #8]
 800113e:	4b28      	ldr	r3, [pc, #160]	@ (80011e0 <HAL_ADC_Init+0x1a8>)
 8001140:	4013      	ands	r3, r2
 8001142:	687a      	ldr	r2, [r7, #4]
 8001144:	6812      	ldr	r2, [r2, #0]
 8001146:	68b9      	ldr	r1, [r7, #8]
 8001148:	430b      	orrs	r3, r1
 800114a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001154:	d003      	beq.n	800115e <HAL_ADC_Init+0x126>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	689b      	ldr	r3, [r3, #8]
 800115a:	2b01      	cmp	r3, #1
 800115c:	d104      	bne.n	8001168 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	691b      	ldr	r3, [r3, #16]
 8001162:	3b01      	subs	r3, #1
 8001164:	051b      	lsls	r3, r3, #20
 8001166:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800116e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	68fa      	ldr	r2, [r7, #12]
 8001178:	430a      	orrs	r2, r1
 800117a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	689a      	ldr	r2, [r3, #8]
 8001182:	4b18      	ldr	r3, [pc, #96]	@ (80011e4 <HAL_ADC_Init+0x1ac>)
 8001184:	4013      	ands	r3, r2
 8001186:	68ba      	ldr	r2, [r7, #8]
 8001188:	429a      	cmp	r2, r3
 800118a:	d10b      	bne.n	80011a4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2200      	movs	r2, #0
 8001190:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001196:	f023 0303 	bic.w	r3, r3, #3
 800119a:	f043 0201 	orr.w	r2, r3, #1
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80011a2:	e018      	b.n	80011d6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011a8:	f023 0312 	bic.w	r3, r3, #18
 80011ac:	f043 0210 	orr.w	r2, r3, #16
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011b8:	f043 0201 	orr.w	r2, r3, #1
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80011c0:	2301      	movs	r3, #1
 80011c2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80011c4:	e007      	b.n	80011d6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011ca:	f043 0210 	orr.w	r2, r3, #16
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80011d2:	2301      	movs	r3, #1
 80011d4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80011d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3718      	adds	r7, #24
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	ffe1f7fd 	.word	0xffe1f7fd
 80011e4:	ff1f0efe 	.word	0xff1f0efe

080011e8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b086      	sub	sp, #24
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	60f8      	str	r0, [r7, #12]
 80011f0:	60b9      	str	r1, [r7, #8]
 80011f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011f4:	2300      	movs	r3, #0
 80011f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a64      	ldr	r2, [pc, #400]	@ (8001390 <HAL_ADC_Start_DMA+0x1a8>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d004      	beq.n	800120c <HAL_ADC_Start_DMA+0x24>
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a63      	ldr	r2, [pc, #396]	@ (8001394 <HAL_ADC_Start_DMA+0x1ac>)
 8001208:	4293      	cmp	r3, r2
 800120a:	d106      	bne.n	800121a <HAL_ADC_Start_DMA+0x32>
 800120c:	4b60      	ldr	r3, [pc, #384]	@ (8001390 <HAL_ADC_Start_DMA+0x1a8>)
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001214:	2b00      	cmp	r3, #0
 8001216:	f040 80b3 	bne.w	8001380 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001220:	2b01      	cmp	r3, #1
 8001222:	d101      	bne.n	8001228 <HAL_ADC_Start_DMA+0x40>
 8001224:	2302      	movs	r3, #2
 8001226:	e0ae      	b.n	8001386 <HAL_ADC_Start_DMA+0x19e>
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	2201      	movs	r2, #1
 800122c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001230:	68f8      	ldr	r0, [r7, #12]
 8001232:	f000 f9c1 	bl	80015b8 <ADC_Enable>
 8001236:	4603      	mov	r3, r0
 8001238:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800123a:	7dfb      	ldrb	r3, [r7, #23]
 800123c:	2b00      	cmp	r3, #0
 800123e:	f040 809a 	bne.w	8001376 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001246:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800124a:	f023 0301 	bic.w	r3, r3, #1
 800124e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4a4e      	ldr	r2, [pc, #312]	@ (8001394 <HAL_ADC_Start_DMA+0x1ac>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d105      	bne.n	800126c <HAL_ADC_Start_DMA+0x84>
 8001260:	4b4b      	ldr	r3, [pc, #300]	@ (8001390 <HAL_ADC_Start_DMA+0x1a8>)
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001268:	2b00      	cmp	r3, #0
 800126a:	d115      	bne.n	8001298 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001270:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001282:	2b00      	cmp	r3, #0
 8001284:	d026      	beq.n	80012d4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800128a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800128e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001296:	e01d      	b.n	80012d4 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800129c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a39      	ldr	r2, [pc, #228]	@ (8001390 <HAL_ADC_Start_DMA+0x1a8>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d004      	beq.n	80012b8 <HAL_ADC_Start_DMA+0xd0>
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a38      	ldr	r2, [pc, #224]	@ (8001394 <HAL_ADC_Start_DMA+0x1ac>)
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d10d      	bne.n	80012d4 <HAL_ADC_Start_DMA+0xec>
 80012b8:	4b35      	ldr	r3, [pc, #212]	@ (8001390 <HAL_ADC_Start_DMA+0x1a8>)
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d007      	beq.n	80012d4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012c8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80012cc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d006      	beq.n	80012ee <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012e4:	f023 0206 	bic.w	r2, r3, #6
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	62da      	str	r2, [r3, #44]	@ 0x2c
 80012ec:	e002      	b.n	80012f4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	2200      	movs	r2, #0
 80012f2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	2200      	movs	r2, #0
 80012f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	6a1b      	ldr	r3, [r3, #32]
 8001300:	4a25      	ldr	r2, [pc, #148]	@ (8001398 <HAL_ADC_Start_DMA+0x1b0>)
 8001302:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	6a1b      	ldr	r3, [r3, #32]
 8001308:	4a24      	ldr	r2, [pc, #144]	@ (800139c <HAL_ADC_Start_DMA+0x1b4>)
 800130a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	6a1b      	ldr	r3, [r3, #32]
 8001310:	4a23      	ldr	r2, [pc, #140]	@ (80013a0 <HAL_ADC_Start_DMA+0x1b8>)
 8001312:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f06f 0202 	mvn.w	r2, #2
 800131c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	689a      	ldr	r2, [r3, #8]
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800132c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	6a18      	ldr	r0, [r3, #32]
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	334c      	adds	r3, #76	@ 0x4c
 8001338:	4619      	mov	r1, r3
 800133a:	68ba      	ldr	r2, [r7, #8]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	f000 fd6f 	bl	8001e20 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800134c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001350:	d108      	bne.n	8001364 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	689a      	ldr	r2, [r3, #8]
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001360:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001362:	e00f      	b.n	8001384 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	689a      	ldr	r2, [r3, #8]
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001372:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001374:	e006      	b.n	8001384 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	2200      	movs	r2, #0
 800137a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 800137e:	e001      	b.n	8001384 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001380:	2301      	movs	r3, #1
 8001382:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001384:	7dfb      	ldrb	r3, [r7, #23]
}
 8001386:	4618      	mov	r0, r3
 8001388:	3718      	adds	r7, #24
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40012400 	.word	0x40012400
 8001394:	40012800 	.word	0x40012800
 8001398:	080016ef 	.word	0x080016ef
 800139c:	0800176b 	.word	0x0800176b
 80013a0:	08001787 	.word	0x08001787

080013a4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80013ac:	bf00      	nop
 80013ae:	370c      	adds	r7, #12
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bc80      	pop	{r7}
 80013b4:	4770      	bx	lr

080013b6 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80013b6:	b480      	push	{r7}
 80013b8:	b083      	sub	sp, #12
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80013be:	bf00      	nop
 80013c0:	370c      	adds	r7, #12
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bc80      	pop	{r7}
 80013c6:	4770      	bx	lr

080013c8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80013c8:	b480      	push	{r7}
 80013ca:	b085      	sub	sp, #20
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013d2:	2300      	movs	r3, #0
 80013d4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80013d6:	2300      	movs	r3, #0
 80013d8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80013e0:	2b01      	cmp	r3, #1
 80013e2:	d101      	bne.n	80013e8 <HAL_ADC_ConfigChannel+0x20>
 80013e4:	2302      	movs	r3, #2
 80013e6:	e0dc      	b.n	80015a2 <HAL_ADC_ConfigChannel+0x1da>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2201      	movs	r2, #1
 80013ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	2b06      	cmp	r3, #6
 80013f6:	d81c      	bhi.n	8001432 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	685a      	ldr	r2, [r3, #4]
 8001402:	4613      	mov	r3, r2
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	4413      	add	r3, r2
 8001408:	3b05      	subs	r3, #5
 800140a:	221f      	movs	r2, #31
 800140c:	fa02 f303 	lsl.w	r3, r2, r3
 8001410:	43db      	mvns	r3, r3
 8001412:	4019      	ands	r1, r3
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	6818      	ldr	r0, [r3, #0]
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	685a      	ldr	r2, [r3, #4]
 800141c:	4613      	mov	r3, r2
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	4413      	add	r3, r2
 8001422:	3b05      	subs	r3, #5
 8001424:	fa00 f203 	lsl.w	r2, r0, r3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	430a      	orrs	r2, r1
 800142e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001430:	e03c      	b.n	80014ac <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	2b0c      	cmp	r3, #12
 8001438:	d81c      	bhi.n	8001474 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	685a      	ldr	r2, [r3, #4]
 8001444:	4613      	mov	r3, r2
 8001446:	009b      	lsls	r3, r3, #2
 8001448:	4413      	add	r3, r2
 800144a:	3b23      	subs	r3, #35	@ 0x23
 800144c:	221f      	movs	r2, #31
 800144e:	fa02 f303 	lsl.w	r3, r2, r3
 8001452:	43db      	mvns	r3, r3
 8001454:	4019      	ands	r1, r3
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	6818      	ldr	r0, [r3, #0]
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	685a      	ldr	r2, [r3, #4]
 800145e:	4613      	mov	r3, r2
 8001460:	009b      	lsls	r3, r3, #2
 8001462:	4413      	add	r3, r2
 8001464:	3b23      	subs	r3, #35	@ 0x23
 8001466:	fa00 f203 	lsl.w	r2, r0, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	430a      	orrs	r2, r1
 8001470:	631a      	str	r2, [r3, #48]	@ 0x30
 8001472:	e01b      	b.n	80014ac <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	685a      	ldr	r2, [r3, #4]
 800147e:	4613      	mov	r3, r2
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	4413      	add	r3, r2
 8001484:	3b41      	subs	r3, #65	@ 0x41
 8001486:	221f      	movs	r2, #31
 8001488:	fa02 f303 	lsl.w	r3, r2, r3
 800148c:	43db      	mvns	r3, r3
 800148e:	4019      	ands	r1, r3
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	6818      	ldr	r0, [r3, #0]
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685a      	ldr	r2, [r3, #4]
 8001498:	4613      	mov	r3, r2
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	4413      	add	r3, r2
 800149e:	3b41      	subs	r3, #65	@ 0x41
 80014a0:	fa00 f203 	lsl.w	r2, r0, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	430a      	orrs	r2, r1
 80014aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2b09      	cmp	r3, #9
 80014b2:	d91c      	bls.n	80014ee <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	68d9      	ldr	r1, [r3, #12]
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	4613      	mov	r3, r2
 80014c0:	005b      	lsls	r3, r3, #1
 80014c2:	4413      	add	r3, r2
 80014c4:	3b1e      	subs	r3, #30
 80014c6:	2207      	movs	r2, #7
 80014c8:	fa02 f303 	lsl.w	r3, r2, r3
 80014cc:	43db      	mvns	r3, r3
 80014ce:	4019      	ands	r1, r3
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	6898      	ldr	r0, [r3, #8]
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	4613      	mov	r3, r2
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	4413      	add	r3, r2
 80014de:	3b1e      	subs	r3, #30
 80014e0:	fa00 f203 	lsl.w	r2, r0, r3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	430a      	orrs	r2, r1
 80014ea:	60da      	str	r2, [r3, #12]
 80014ec:	e019      	b.n	8001522 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	6919      	ldr	r1, [r3, #16]
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	4613      	mov	r3, r2
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	4413      	add	r3, r2
 80014fe:	2207      	movs	r2, #7
 8001500:	fa02 f303 	lsl.w	r3, r2, r3
 8001504:	43db      	mvns	r3, r3
 8001506:	4019      	ands	r1, r3
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	6898      	ldr	r0, [r3, #8]
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	4613      	mov	r3, r2
 8001512:	005b      	lsls	r3, r3, #1
 8001514:	4413      	add	r3, r2
 8001516:	fa00 f203 	lsl.w	r2, r0, r3
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	430a      	orrs	r2, r1
 8001520:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	2b10      	cmp	r3, #16
 8001528:	d003      	beq.n	8001532 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800152e:	2b11      	cmp	r3, #17
 8001530:	d132      	bne.n	8001598 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a1d      	ldr	r2, [pc, #116]	@ (80015ac <HAL_ADC_ConfigChannel+0x1e4>)
 8001538:	4293      	cmp	r3, r2
 800153a:	d125      	bne.n	8001588 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	689b      	ldr	r3, [r3, #8]
 8001542:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001546:	2b00      	cmp	r3, #0
 8001548:	d126      	bne.n	8001598 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	689a      	ldr	r2, [r3, #8]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001558:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	2b10      	cmp	r3, #16
 8001560:	d11a      	bne.n	8001598 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001562:	4b13      	ldr	r3, [pc, #76]	@ (80015b0 <HAL_ADC_ConfigChannel+0x1e8>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a13      	ldr	r2, [pc, #76]	@ (80015b4 <HAL_ADC_ConfigChannel+0x1ec>)
 8001568:	fba2 2303 	umull	r2, r3, r2, r3
 800156c:	0c9a      	lsrs	r2, r3, #18
 800156e:	4613      	mov	r3, r2
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	4413      	add	r3, r2
 8001574:	005b      	lsls	r3, r3, #1
 8001576:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001578:	e002      	b.n	8001580 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	3b01      	subs	r3, #1
 800157e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d1f9      	bne.n	800157a <HAL_ADC_ConfigChannel+0x1b2>
 8001586:	e007      	b.n	8001598 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800158c:	f043 0220 	orr.w	r2, r3, #32
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001594:	2301      	movs	r3, #1
 8001596:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2200      	movs	r2, #0
 800159c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80015a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3714      	adds	r7, #20
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bc80      	pop	{r7}
 80015aa:	4770      	bx	lr
 80015ac:	40012400 	.word	0x40012400
 80015b0:	20000000 	.word	0x20000000
 80015b4:	431bde83 	.word	0x431bde83

080015b8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80015c0:	2300      	movs	r3, #0
 80015c2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80015c4:	2300      	movs	r3, #0
 80015c6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f003 0301 	and.w	r3, r3, #1
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d040      	beq.n	8001658 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	689a      	ldr	r2, [r3, #8]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f042 0201 	orr.w	r2, r2, #1
 80015e4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80015e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001664 <ADC_Enable+0xac>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4a1f      	ldr	r2, [pc, #124]	@ (8001668 <ADC_Enable+0xb0>)
 80015ec:	fba2 2303 	umull	r2, r3, r2, r3
 80015f0:	0c9b      	lsrs	r3, r3, #18
 80015f2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80015f4:	e002      	b.n	80015fc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	3b01      	subs	r3, #1
 80015fa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d1f9      	bne.n	80015f6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001602:	f7ff fceb 	bl	8000fdc <HAL_GetTick>
 8001606:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001608:	e01f      	b.n	800164a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800160a:	f7ff fce7 	bl	8000fdc <HAL_GetTick>
 800160e:	4602      	mov	r2, r0
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	2b02      	cmp	r3, #2
 8001616:	d918      	bls.n	800164a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	f003 0301 	and.w	r3, r3, #1
 8001622:	2b01      	cmp	r3, #1
 8001624:	d011      	beq.n	800164a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800162a:	f043 0210 	orr.w	r2, r3, #16
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001636:	f043 0201 	orr.w	r2, r3, #1
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2200      	movs	r2, #0
 8001642:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e007      	b.n	800165a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	f003 0301 	and.w	r3, r3, #1
 8001654:	2b01      	cmp	r3, #1
 8001656:	d1d8      	bne.n	800160a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001658:	2300      	movs	r3, #0
}
 800165a:	4618      	mov	r0, r3
 800165c:	3710      	adds	r7, #16
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	20000000 	.word	0x20000000
 8001668:	431bde83 	.word	0x431bde83

0800166c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001674:	2300      	movs	r3, #0
 8001676:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	f003 0301 	and.w	r3, r3, #1
 8001682:	2b01      	cmp	r3, #1
 8001684:	d12e      	bne.n	80016e4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	689a      	ldr	r2, [r3, #8]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f022 0201 	bic.w	r2, r2, #1
 8001694:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001696:	f7ff fca1 	bl	8000fdc <HAL_GetTick>
 800169a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800169c:	e01b      	b.n	80016d6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800169e:	f7ff fc9d 	bl	8000fdc <HAL_GetTick>
 80016a2:	4602      	mov	r2, r0
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d914      	bls.n	80016d6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	f003 0301 	and.w	r3, r3, #1
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d10d      	bne.n	80016d6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016be:	f043 0210 	orr.w	r2, r3, #16
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016ca:	f043 0201 	orr.w	r2, r3, #1
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	e007      	b.n	80016e6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	f003 0301 	and.w	r3, r3, #1
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d0dc      	beq.n	800169e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80016e4:	2300      	movs	r3, #0
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3710      	adds	r7, #16
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}

080016ee <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80016ee:	b580      	push	{r7, lr}
 80016f0:	b084      	sub	sp, #16
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016fa:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001700:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001704:	2b00      	cmp	r3, #0
 8001706:	d127      	bne.n	8001758 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800170c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800171e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001722:	d115      	bne.n	8001750 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001728:	2b00      	cmp	r3, #0
 800172a:	d111      	bne.n	8001750 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001730:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800173c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001740:	2b00      	cmp	r3, #0
 8001742:	d105      	bne.n	8001750 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001748:	f043 0201 	orr.w	r2, r3, #1
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001750:	68f8      	ldr	r0, [r7, #12]
 8001752:	f7ff f84f 	bl	80007f4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001756:	e004      	b.n	8001762 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	6a1b      	ldr	r3, [r3, #32]
 800175c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175e:	6878      	ldr	r0, [r7, #4]
 8001760:	4798      	blx	r3
}
 8001762:	bf00      	nop
 8001764:	3710      	adds	r7, #16
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}

0800176a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800176a:	b580      	push	{r7, lr}
 800176c:	b084      	sub	sp, #16
 800176e:	af00      	add	r7, sp, #0
 8001770:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001776:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001778:	68f8      	ldr	r0, [r7, #12]
 800177a:	f7ff fe13 	bl	80013a4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800177e:	bf00      	nop
 8001780:	3710      	adds	r7, #16
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}

08001786 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001786:	b580      	push	{r7, lr}
 8001788:	b084      	sub	sp, #16
 800178a:	af00      	add	r7, sp, #0
 800178c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001792:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001798:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017a4:	f043 0204 	orr.w	r2, r3, #4
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80017ac:	68f8      	ldr	r0, [r7, #12]
 80017ae:	f7ff fe02 	bl	80013b6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80017b2:	bf00      	nop
 80017b4:	3710      	adds	r7, #16
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}

080017ba <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80017ba:	b580      	push	{r7, lr}
 80017bc:	b084      	sub	sp, #16
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d101      	bne.n	80017cc <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e0ed      	b.n	80019a8 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d102      	bne.n	80017de <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	f7ff fa3b 	bl	8000c54 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f042 0201 	orr.w	r2, r2, #1
 80017ec:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80017ee:	f7ff fbf5 	bl	8000fdc <HAL_GetTick>
 80017f2:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80017f4:	e012      	b.n	800181c <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80017f6:	f7ff fbf1 	bl	8000fdc <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	2b0a      	cmp	r3, #10
 8001802:	d90b      	bls.n	800181c <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001808:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2205      	movs	r2, #5
 8001814:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001818:	2301      	movs	r3, #1
 800181a:	e0c5      	b.n	80019a8 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	f003 0301 	and.w	r3, r3, #1
 8001826:	2b00      	cmp	r3, #0
 8001828:	d0e5      	beq.n	80017f6 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f022 0202 	bic.w	r2, r2, #2
 8001838:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800183a:	f7ff fbcf 	bl	8000fdc <HAL_GetTick>
 800183e:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001840:	e012      	b.n	8001868 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001842:	f7ff fbcb 	bl	8000fdc <HAL_GetTick>
 8001846:	4602      	mov	r2, r0
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	1ad3      	subs	r3, r2, r3
 800184c:	2b0a      	cmp	r3, #10
 800184e:	d90b      	bls.n	8001868 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001854:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2205      	movs	r2, #5
 8001860:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	e09f      	b.n	80019a8 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f003 0302 	and.w	r3, r3, #2
 8001872:	2b00      	cmp	r3, #0
 8001874:	d1e5      	bne.n	8001842 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	7e1b      	ldrb	r3, [r3, #24]
 800187a:	2b01      	cmp	r3, #1
 800187c:	d108      	bne.n	8001890 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800188c:	601a      	str	r2, [r3, #0]
 800188e:	e007      	b.n	80018a0 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800189e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	7e5b      	ldrb	r3, [r3, #25]
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d108      	bne.n	80018ba <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	e007      	b.n	80018ca <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80018c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	7e9b      	ldrb	r3, [r3, #26]
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d108      	bne.n	80018e4 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f042 0220 	orr.w	r2, r2, #32
 80018e0:	601a      	str	r2, [r3, #0]
 80018e2:	e007      	b.n	80018f4 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f022 0220 	bic.w	r2, r2, #32
 80018f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	7edb      	ldrb	r3, [r3, #27]
 80018f8:	2b01      	cmp	r3, #1
 80018fa:	d108      	bne.n	800190e <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f022 0210 	bic.w	r2, r2, #16
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	e007      	b.n	800191e <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f042 0210 	orr.w	r2, r2, #16
 800191c:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	7f1b      	ldrb	r3, [r3, #28]
 8001922:	2b01      	cmp	r3, #1
 8001924:	d108      	bne.n	8001938 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f042 0208 	orr.w	r2, r2, #8
 8001934:	601a      	str	r2, [r3, #0]
 8001936:	e007      	b.n	8001948 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f022 0208 	bic.w	r2, r2, #8
 8001946:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	7f5b      	ldrb	r3, [r3, #29]
 800194c:	2b01      	cmp	r3, #1
 800194e:	d108      	bne.n	8001962 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f042 0204 	orr.w	r2, r2, #4
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	e007      	b.n	8001972 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f022 0204 	bic.w	r2, r2, #4
 8001970:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	689a      	ldr	r2, [r3, #8]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	68db      	ldr	r3, [r3, #12]
 800197a:	431a      	orrs	r2, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	691b      	ldr	r3, [r3, #16]
 8001980:	431a      	orrs	r2, r3
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	695b      	ldr	r3, [r3, #20]
 8001986:	ea42 0103 	orr.w	r1, r2, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	1e5a      	subs	r2, r3, #1
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	430a      	orrs	r2, r1
 8001996:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2200      	movs	r2, #0
 800199c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2201      	movs	r2, #1
 80019a2:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80019a6:	2300      	movs	r3, #0
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	3710      	adds	r7, #16
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b089      	sub	sp, #36	@ 0x24
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	60b9      	str	r1, [r7, #8]
 80019ba:	607a      	str	r2, [r7, #4]
 80019bc:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019c4:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80019ce:	7ffb      	ldrb	r3, [r7, #31]
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d003      	beq.n	80019dc <HAL_CAN_AddTxMessage+0x2c>
 80019d4:	7ffb      	ldrb	r3, [r7, #31]
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	f040 80ad 	bne.w	8001b36 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80019dc:	69bb      	ldr	r3, [r7, #24]
 80019de:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d10a      	bne.n	80019fc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d105      	bne.n	80019fc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80019f0:	69bb      	ldr	r3, [r7, #24]
 80019f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	f000 8095 	beq.w	8001b26 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80019fc:	69bb      	ldr	r3, [r7, #24]
 80019fe:	0e1b      	lsrs	r3, r3, #24
 8001a00:	f003 0303 	and.w	r3, r3, #3
 8001a04:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001a06:	2201      	movs	r2, #1
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	409a      	lsls	r2, r3
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d10d      	bne.n	8001a34 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001a1e:	68bb      	ldr	r3, [r7, #8]
 8001a20:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001a22:	68f9      	ldr	r1, [r7, #12]
 8001a24:	6809      	ldr	r1, [r1, #0]
 8001a26:	431a      	orrs	r2, r3
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	3318      	adds	r3, #24
 8001a2c:	011b      	lsls	r3, r3, #4
 8001a2e:	440b      	add	r3, r1
 8001a30:	601a      	str	r2, [r3, #0]
 8001a32:	e00f      	b.n	8001a54 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001a3a:	68bb      	ldr	r3, [r7, #8]
 8001a3c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a3e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a44:	68f9      	ldr	r1, [r7, #12]
 8001a46:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001a48:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	3318      	adds	r3, #24
 8001a4e:	011b      	lsls	r3, r3, #4
 8001a50:	440b      	add	r3, r1
 8001a52:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	6819      	ldr	r1, [r3, #0]
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	691a      	ldr	r2, [r3, #16]
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	3318      	adds	r3, #24
 8001a60:	011b      	lsls	r3, r3, #4
 8001a62:	440b      	add	r3, r1
 8001a64:	3304      	adds	r3, #4
 8001a66:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	7d1b      	ldrb	r3, [r3, #20]
 8001a6c:	2b01      	cmp	r3, #1
 8001a6e:	d111      	bne.n	8001a94 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	3318      	adds	r3, #24
 8001a78:	011b      	lsls	r3, r3, #4
 8001a7a:	4413      	add	r3, r2
 8001a7c:	3304      	adds	r3, #4
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	68fa      	ldr	r2, [r7, #12]
 8001a82:	6811      	ldr	r1, [r2, #0]
 8001a84:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	3318      	adds	r3, #24
 8001a8c:	011b      	lsls	r3, r3, #4
 8001a8e:	440b      	add	r3, r1
 8001a90:	3304      	adds	r3, #4
 8001a92:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	3307      	adds	r3, #7
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	061a      	lsls	r2, r3, #24
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	3306      	adds	r3, #6
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	041b      	lsls	r3, r3, #16
 8001aa4:	431a      	orrs	r2, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	3305      	adds	r3, #5
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	021b      	lsls	r3, r3, #8
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	687a      	ldr	r2, [r7, #4]
 8001ab2:	3204      	adds	r2, #4
 8001ab4:	7812      	ldrb	r2, [r2, #0]
 8001ab6:	4610      	mov	r0, r2
 8001ab8:	68fa      	ldr	r2, [r7, #12]
 8001aba:	6811      	ldr	r1, [r2, #0]
 8001abc:	ea43 0200 	orr.w	r2, r3, r0
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	011b      	lsls	r3, r3, #4
 8001ac4:	440b      	add	r3, r1
 8001ac6:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001aca:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	3303      	adds	r3, #3
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	061a      	lsls	r2, r3, #24
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	3302      	adds	r3, #2
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	041b      	lsls	r3, r3, #16
 8001adc:	431a      	orrs	r2, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	021b      	lsls	r3, r3, #8
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	7812      	ldrb	r2, [r2, #0]
 8001aec:	4610      	mov	r0, r2
 8001aee:	68fa      	ldr	r2, [r7, #12]
 8001af0:	6811      	ldr	r1, [r2, #0]
 8001af2:	ea43 0200 	orr.w	r2, r3, r0
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	011b      	lsls	r3, r3, #4
 8001afa:	440b      	add	r3, r1
 8001afc:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001b00:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	3318      	adds	r3, #24
 8001b0a:	011b      	lsls	r3, r3, #4
 8001b0c:	4413      	add	r3, r2
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	68fa      	ldr	r2, [r7, #12]
 8001b12:	6811      	ldr	r1, [r2, #0]
 8001b14:	f043 0201 	orr.w	r2, r3, #1
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	3318      	adds	r3, #24
 8001b1c:	011b      	lsls	r3, r3, #4
 8001b1e:	440b      	add	r3, r1
 8001b20:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001b22:	2300      	movs	r3, #0
 8001b24:	e00e      	b.n	8001b44 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b2a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e006      	b.n	8001b44 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b3a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
  }
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3724      	adds	r7, #36	@ 0x24
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bc80      	pop	{r7}
 8001b4c:	4770      	bx	lr
	...

08001b50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b085      	sub	sp, #20
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f003 0307 	and.w	r3, r3, #7
 8001b5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b60:	4b0c      	ldr	r3, [pc, #48]	@ (8001b94 <__NVIC_SetPriorityGrouping+0x44>)
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b66:	68ba      	ldr	r2, [r7, #8]
 8001b68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b78:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b82:	4a04      	ldr	r2, [pc, #16]	@ (8001b94 <__NVIC_SetPriorityGrouping+0x44>)
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	60d3      	str	r3, [r2, #12]
}
 8001b88:	bf00      	nop
 8001b8a:	3714      	adds	r7, #20
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bc80      	pop	{r7}
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	e000ed00 	.word	0xe000ed00

08001b98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b9c:	4b04      	ldr	r3, [pc, #16]	@ (8001bb0 <__NVIC_GetPriorityGrouping+0x18>)
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	0a1b      	lsrs	r3, r3, #8
 8001ba2:	f003 0307 	and.w	r3, r3, #7
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bc80      	pop	{r7}
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	e000ed00 	.word	0xe000ed00

08001bb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4603      	mov	r3, r0
 8001bbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	db0b      	blt.n	8001bde <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bc6:	79fb      	ldrb	r3, [r7, #7]
 8001bc8:	f003 021f 	and.w	r2, r3, #31
 8001bcc:	4906      	ldr	r1, [pc, #24]	@ (8001be8 <__NVIC_EnableIRQ+0x34>)
 8001bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd2:	095b      	lsrs	r3, r3, #5
 8001bd4:	2001      	movs	r0, #1
 8001bd6:	fa00 f202 	lsl.w	r2, r0, r2
 8001bda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001bde:	bf00      	nop
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bc80      	pop	{r7}
 8001be6:	4770      	bx	lr
 8001be8:	e000e100 	.word	0xe000e100

08001bec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	6039      	str	r1, [r7, #0]
 8001bf6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	db0a      	blt.n	8001c16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	b2da      	uxtb	r2, r3
 8001c04:	490c      	ldr	r1, [pc, #48]	@ (8001c38 <__NVIC_SetPriority+0x4c>)
 8001c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c0a:	0112      	lsls	r2, r2, #4
 8001c0c:	b2d2      	uxtb	r2, r2
 8001c0e:	440b      	add	r3, r1
 8001c10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c14:	e00a      	b.n	8001c2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	b2da      	uxtb	r2, r3
 8001c1a:	4908      	ldr	r1, [pc, #32]	@ (8001c3c <__NVIC_SetPriority+0x50>)
 8001c1c:	79fb      	ldrb	r3, [r7, #7]
 8001c1e:	f003 030f 	and.w	r3, r3, #15
 8001c22:	3b04      	subs	r3, #4
 8001c24:	0112      	lsls	r2, r2, #4
 8001c26:	b2d2      	uxtb	r2, r2
 8001c28:	440b      	add	r3, r1
 8001c2a:	761a      	strb	r2, [r3, #24]
}
 8001c2c:	bf00      	nop
 8001c2e:	370c      	adds	r7, #12
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bc80      	pop	{r7}
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	e000e100 	.word	0xe000e100
 8001c3c:	e000ed00 	.word	0xe000ed00

08001c40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b089      	sub	sp, #36	@ 0x24
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	60f8      	str	r0, [r7, #12]
 8001c48:	60b9      	str	r1, [r7, #8]
 8001c4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	f003 0307 	and.w	r3, r3, #7
 8001c52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c54:	69fb      	ldr	r3, [r7, #28]
 8001c56:	f1c3 0307 	rsb	r3, r3, #7
 8001c5a:	2b04      	cmp	r3, #4
 8001c5c:	bf28      	it	cs
 8001c5e:	2304      	movcs	r3, #4
 8001c60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	3304      	adds	r3, #4
 8001c66:	2b06      	cmp	r3, #6
 8001c68:	d902      	bls.n	8001c70 <NVIC_EncodePriority+0x30>
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	3b03      	subs	r3, #3
 8001c6e:	e000      	b.n	8001c72 <NVIC_EncodePriority+0x32>
 8001c70:	2300      	movs	r3, #0
 8001c72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c74:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c78:	69bb      	ldr	r3, [r7, #24]
 8001c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7e:	43da      	mvns	r2, r3
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	401a      	ands	r2, r3
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c88:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c92:	43d9      	mvns	r1, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c98:	4313      	orrs	r3, r2
         );
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3724      	adds	r7, #36	@ 0x24
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bc80      	pop	{r7}
 8001ca2:	4770      	bx	lr

08001ca4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	3b01      	subs	r3, #1
 8001cb0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cb4:	d301      	bcc.n	8001cba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e00f      	b.n	8001cda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cba:	4a0a      	ldr	r2, [pc, #40]	@ (8001ce4 <SysTick_Config+0x40>)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	3b01      	subs	r3, #1
 8001cc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cc2:	210f      	movs	r1, #15
 8001cc4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001cc8:	f7ff ff90 	bl	8001bec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ccc:	4b05      	ldr	r3, [pc, #20]	@ (8001ce4 <SysTick_Config+0x40>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cd2:	4b04      	ldr	r3, [pc, #16]	@ (8001ce4 <SysTick_Config+0x40>)
 8001cd4:	2207      	movs	r2, #7
 8001cd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	e000e010 	.word	0xe000e010

08001ce8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f7ff ff2d 	bl	8001b50 <__NVIC_SetPriorityGrouping>
}
 8001cf6:	bf00      	nop
 8001cf8:	3708      	adds	r7, #8
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b086      	sub	sp, #24
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	4603      	mov	r3, r0
 8001d06:	60b9      	str	r1, [r7, #8]
 8001d08:	607a      	str	r2, [r7, #4]
 8001d0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d10:	f7ff ff42 	bl	8001b98 <__NVIC_GetPriorityGrouping>
 8001d14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d16:	687a      	ldr	r2, [r7, #4]
 8001d18:	68b9      	ldr	r1, [r7, #8]
 8001d1a:	6978      	ldr	r0, [r7, #20]
 8001d1c:	f7ff ff90 	bl	8001c40 <NVIC_EncodePriority>
 8001d20:	4602      	mov	r2, r0
 8001d22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d26:	4611      	mov	r1, r2
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7ff ff5f 	bl	8001bec <__NVIC_SetPriority>
}
 8001d2e:	bf00      	nop
 8001d30:	3718      	adds	r7, #24
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}

08001d36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b082      	sub	sp, #8
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7ff ff35 	bl	8001bb4 <__NVIC_EnableIRQ>
}
 8001d4a:	bf00      	nop
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b082      	sub	sp, #8
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d5a:	6878      	ldr	r0, [r7, #4]
 8001d5c:	f7ff ffa2 	bl	8001ca4 <SysTick_Config>
 8001d60:	4603      	mov	r3, r0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3708      	adds	r7, #8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
	...

08001d6c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001d74:	2300      	movs	r3, #0
 8001d76:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d101      	bne.n	8001d82 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e043      	b.n	8001e0a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	461a      	mov	r2, r3
 8001d88:	4b22      	ldr	r3, [pc, #136]	@ (8001e14 <HAL_DMA_Init+0xa8>)
 8001d8a:	4413      	add	r3, r2
 8001d8c:	4a22      	ldr	r2, [pc, #136]	@ (8001e18 <HAL_DMA_Init+0xac>)
 8001d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d92:	091b      	lsrs	r3, r3, #4
 8001d94:	009a      	lsls	r2, r3, #2
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	4a1f      	ldr	r2, [pc, #124]	@ (8001e1c <HAL_DMA_Init+0xb0>)
 8001d9e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2202      	movs	r2, #2
 8001da4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001db6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001dba:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001dc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	68db      	ldr	r3, [r3, #12]
 8001dca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	695b      	ldr	r3, [r3, #20]
 8001dd6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ddc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	69db      	ldr	r3, [r3, #28]
 8001de2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001de4:	68fa      	ldr	r2, [r7, #12]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	68fa      	ldr	r2, [r7, #12]
 8001df0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2200      	movs	r2, #0
 8001df6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2200      	movs	r2, #0
 8001e04:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001e08:	2300      	movs	r3, #0
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3714      	adds	r7, #20
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr
 8001e14:	bffdfff8 	.word	0xbffdfff8
 8001e18:	cccccccd 	.word	0xcccccccd
 8001e1c:	40020000 	.word	0x40020000

08001e20 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b086      	sub	sp, #24
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
 8001e2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d101      	bne.n	8001e40 <HAL_DMA_Start_IT+0x20>
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	e04b      	b.n	8001ed8 <HAL_DMA_Start_IT+0xb8>
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	2201      	movs	r2, #1
 8001e44:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d13a      	bne.n	8001eca <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	2202      	movs	r2, #2
 8001e58:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f022 0201 	bic.w	r2, r2, #1
 8001e70:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	68b9      	ldr	r1, [r7, #8]
 8001e78:	68f8      	ldr	r0, [r7, #12]
 8001e7a:	f000 f937 	bl	80020ec <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d008      	beq.n	8001e98 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f042 020e 	orr.w	r2, r2, #14
 8001e94:	601a      	str	r2, [r3, #0]
 8001e96:	e00f      	b.n	8001eb8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f022 0204 	bic.w	r2, r2, #4
 8001ea6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f042 020a 	orr.w	r2, r2, #10
 8001eb6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f042 0201 	orr.w	r2, r2, #1
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	e005      	b.n	8001ed6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001ed6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3718      	adds	r7, #24
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efc:	2204      	movs	r2, #4
 8001efe:	409a      	lsls	r2, r3
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	4013      	ands	r3, r2
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d04f      	beq.n	8001fa8 <HAL_DMA_IRQHandler+0xc8>
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	f003 0304 	and.w	r3, r3, #4
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d04a      	beq.n	8001fa8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0320 	and.w	r3, r3, #32
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d107      	bne.n	8001f30 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f022 0204 	bic.w	r2, r2, #4
 8001f2e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a66      	ldr	r2, [pc, #408]	@ (80020d0 <HAL_DMA_IRQHandler+0x1f0>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d029      	beq.n	8001f8e <HAL_DMA_IRQHandler+0xae>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a65      	ldr	r2, [pc, #404]	@ (80020d4 <HAL_DMA_IRQHandler+0x1f4>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d022      	beq.n	8001f8a <HAL_DMA_IRQHandler+0xaa>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a63      	ldr	r2, [pc, #396]	@ (80020d8 <HAL_DMA_IRQHandler+0x1f8>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d01a      	beq.n	8001f84 <HAL_DMA_IRQHandler+0xa4>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a62      	ldr	r2, [pc, #392]	@ (80020dc <HAL_DMA_IRQHandler+0x1fc>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d012      	beq.n	8001f7e <HAL_DMA_IRQHandler+0x9e>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a60      	ldr	r2, [pc, #384]	@ (80020e0 <HAL_DMA_IRQHandler+0x200>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d00a      	beq.n	8001f78 <HAL_DMA_IRQHandler+0x98>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a5f      	ldr	r2, [pc, #380]	@ (80020e4 <HAL_DMA_IRQHandler+0x204>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d102      	bne.n	8001f72 <HAL_DMA_IRQHandler+0x92>
 8001f6c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001f70:	e00e      	b.n	8001f90 <HAL_DMA_IRQHandler+0xb0>
 8001f72:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001f76:	e00b      	b.n	8001f90 <HAL_DMA_IRQHandler+0xb0>
 8001f78:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001f7c:	e008      	b.n	8001f90 <HAL_DMA_IRQHandler+0xb0>
 8001f7e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001f82:	e005      	b.n	8001f90 <HAL_DMA_IRQHandler+0xb0>
 8001f84:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f88:	e002      	b.n	8001f90 <HAL_DMA_IRQHandler+0xb0>
 8001f8a:	2340      	movs	r3, #64	@ 0x40
 8001f8c:	e000      	b.n	8001f90 <HAL_DMA_IRQHandler+0xb0>
 8001f8e:	2304      	movs	r3, #4
 8001f90:	4a55      	ldr	r2, [pc, #340]	@ (80020e8 <HAL_DMA_IRQHandler+0x208>)
 8001f92:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	f000 8094 	beq.w	80020c6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001fa6:	e08e      	b.n	80020c6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fac:	2202      	movs	r2, #2
 8001fae:	409a      	lsls	r2, r3
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d056      	beq.n	8002066 <HAL_DMA_IRQHandler+0x186>
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	f003 0302 	and.w	r3, r3, #2
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d051      	beq.n	8002066 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 0320 	and.w	r3, r3, #32
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d10b      	bne.n	8001fe8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f022 020a 	bic.w	r2, r2, #10
 8001fde:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a38      	ldr	r2, [pc, #224]	@ (80020d0 <HAL_DMA_IRQHandler+0x1f0>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d029      	beq.n	8002046 <HAL_DMA_IRQHandler+0x166>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a37      	ldr	r2, [pc, #220]	@ (80020d4 <HAL_DMA_IRQHandler+0x1f4>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d022      	beq.n	8002042 <HAL_DMA_IRQHandler+0x162>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a35      	ldr	r2, [pc, #212]	@ (80020d8 <HAL_DMA_IRQHandler+0x1f8>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d01a      	beq.n	800203c <HAL_DMA_IRQHandler+0x15c>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a34      	ldr	r2, [pc, #208]	@ (80020dc <HAL_DMA_IRQHandler+0x1fc>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d012      	beq.n	8002036 <HAL_DMA_IRQHandler+0x156>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a32      	ldr	r2, [pc, #200]	@ (80020e0 <HAL_DMA_IRQHandler+0x200>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d00a      	beq.n	8002030 <HAL_DMA_IRQHandler+0x150>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a31      	ldr	r2, [pc, #196]	@ (80020e4 <HAL_DMA_IRQHandler+0x204>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d102      	bne.n	800202a <HAL_DMA_IRQHandler+0x14a>
 8002024:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002028:	e00e      	b.n	8002048 <HAL_DMA_IRQHandler+0x168>
 800202a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800202e:	e00b      	b.n	8002048 <HAL_DMA_IRQHandler+0x168>
 8002030:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002034:	e008      	b.n	8002048 <HAL_DMA_IRQHandler+0x168>
 8002036:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800203a:	e005      	b.n	8002048 <HAL_DMA_IRQHandler+0x168>
 800203c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002040:	e002      	b.n	8002048 <HAL_DMA_IRQHandler+0x168>
 8002042:	2320      	movs	r3, #32
 8002044:	e000      	b.n	8002048 <HAL_DMA_IRQHandler+0x168>
 8002046:	2302      	movs	r3, #2
 8002048:	4a27      	ldr	r2, [pc, #156]	@ (80020e8 <HAL_DMA_IRQHandler+0x208>)
 800204a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2200      	movs	r2, #0
 8002050:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002058:	2b00      	cmp	r3, #0
 800205a:	d034      	beq.n	80020c6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002064:	e02f      	b.n	80020c6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206a:	2208      	movs	r2, #8
 800206c:	409a      	lsls	r2, r3
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	4013      	ands	r3, r2
 8002072:	2b00      	cmp	r3, #0
 8002074:	d028      	beq.n	80020c8 <HAL_DMA_IRQHandler+0x1e8>
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	f003 0308 	and.w	r3, r3, #8
 800207c:	2b00      	cmp	r3, #0
 800207e:	d023      	beq.n	80020c8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f022 020e 	bic.w	r2, r2, #14
 800208e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002098:	2101      	movs	r1, #1
 800209a:	fa01 f202 	lsl.w	r2, r1, r2
 800209e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2201      	movs	r2, #1
 80020a4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2201      	movs	r2, #1
 80020aa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d004      	beq.n	80020c8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	4798      	blx	r3
    }
  }
  return;
 80020c6:	bf00      	nop
 80020c8:	bf00      	nop
}
 80020ca:	3710      	adds	r7, #16
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	40020008 	.word	0x40020008
 80020d4:	4002001c 	.word	0x4002001c
 80020d8:	40020030 	.word	0x40020030
 80020dc:	40020044 	.word	0x40020044
 80020e0:	40020058 	.word	0x40020058
 80020e4:	4002006c 	.word	0x4002006c
 80020e8:	40020000 	.word	0x40020000

080020ec <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b085      	sub	sp, #20
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	60b9      	str	r1, [r7, #8]
 80020f6:	607a      	str	r2, [r7, #4]
 80020f8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002102:	2101      	movs	r1, #1
 8002104:	fa01 f202 	lsl.w	r2, r1, r2
 8002108:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	683a      	ldr	r2, [r7, #0]
 8002110:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	2b10      	cmp	r3, #16
 8002118:	d108      	bne.n	800212c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	68ba      	ldr	r2, [r7, #8]
 8002128:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800212a:	e007      	b.n	800213c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	68ba      	ldr	r2, [r7, #8]
 8002132:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	60da      	str	r2, [r3, #12]
}
 800213c:	bf00      	nop
 800213e:	3714      	adds	r7, #20
 8002140:	46bd      	mov	sp, r7
 8002142:	bc80      	pop	{r7}
 8002144:	4770      	bx	lr
	...

08002148 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002148:	b480      	push	{r7}
 800214a:	b08b      	sub	sp, #44	@ 0x2c
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
 8002150:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002152:	2300      	movs	r3, #0
 8002154:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002156:	2300      	movs	r3, #0
 8002158:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800215a:	e169      	b.n	8002430 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800215c:	2201      	movs	r2, #1
 800215e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002160:	fa02 f303 	lsl.w	r3, r2, r3
 8002164:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	69fa      	ldr	r2, [r7, #28]
 800216c:	4013      	ands	r3, r2
 800216e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002170:	69ba      	ldr	r2, [r7, #24]
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	429a      	cmp	r2, r3
 8002176:	f040 8158 	bne.w	800242a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	4a9a      	ldr	r2, [pc, #616]	@ (80023e8 <HAL_GPIO_Init+0x2a0>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d05e      	beq.n	8002242 <HAL_GPIO_Init+0xfa>
 8002184:	4a98      	ldr	r2, [pc, #608]	@ (80023e8 <HAL_GPIO_Init+0x2a0>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d875      	bhi.n	8002276 <HAL_GPIO_Init+0x12e>
 800218a:	4a98      	ldr	r2, [pc, #608]	@ (80023ec <HAL_GPIO_Init+0x2a4>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d058      	beq.n	8002242 <HAL_GPIO_Init+0xfa>
 8002190:	4a96      	ldr	r2, [pc, #600]	@ (80023ec <HAL_GPIO_Init+0x2a4>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d86f      	bhi.n	8002276 <HAL_GPIO_Init+0x12e>
 8002196:	4a96      	ldr	r2, [pc, #600]	@ (80023f0 <HAL_GPIO_Init+0x2a8>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d052      	beq.n	8002242 <HAL_GPIO_Init+0xfa>
 800219c:	4a94      	ldr	r2, [pc, #592]	@ (80023f0 <HAL_GPIO_Init+0x2a8>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d869      	bhi.n	8002276 <HAL_GPIO_Init+0x12e>
 80021a2:	4a94      	ldr	r2, [pc, #592]	@ (80023f4 <HAL_GPIO_Init+0x2ac>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d04c      	beq.n	8002242 <HAL_GPIO_Init+0xfa>
 80021a8:	4a92      	ldr	r2, [pc, #584]	@ (80023f4 <HAL_GPIO_Init+0x2ac>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d863      	bhi.n	8002276 <HAL_GPIO_Init+0x12e>
 80021ae:	4a92      	ldr	r2, [pc, #584]	@ (80023f8 <HAL_GPIO_Init+0x2b0>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d046      	beq.n	8002242 <HAL_GPIO_Init+0xfa>
 80021b4:	4a90      	ldr	r2, [pc, #576]	@ (80023f8 <HAL_GPIO_Init+0x2b0>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d85d      	bhi.n	8002276 <HAL_GPIO_Init+0x12e>
 80021ba:	2b12      	cmp	r3, #18
 80021bc:	d82a      	bhi.n	8002214 <HAL_GPIO_Init+0xcc>
 80021be:	2b12      	cmp	r3, #18
 80021c0:	d859      	bhi.n	8002276 <HAL_GPIO_Init+0x12e>
 80021c2:	a201      	add	r2, pc, #4	@ (adr r2, 80021c8 <HAL_GPIO_Init+0x80>)
 80021c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021c8:	08002243 	.word	0x08002243
 80021cc:	0800221d 	.word	0x0800221d
 80021d0:	0800222f 	.word	0x0800222f
 80021d4:	08002271 	.word	0x08002271
 80021d8:	08002277 	.word	0x08002277
 80021dc:	08002277 	.word	0x08002277
 80021e0:	08002277 	.word	0x08002277
 80021e4:	08002277 	.word	0x08002277
 80021e8:	08002277 	.word	0x08002277
 80021ec:	08002277 	.word	0x08002277
 80021f0:	08002277 	.word	0x08002277
 80021f4:	08002277 	.word	0x08002277
 80021f8:	08002277 	.word	0x08002277
 80021fc:	08002277 	.word	0x08002277
 8002200:	08002277 	.word	0x08002277
 8002204:	08002277 	.word	0x08002277
 8002208:	08002277 	.word	0x08002277
 800220c:	08002225 	.word	0x08002225
 8002210:	08002239 	.word	0x08002239
 8002214:	4a79      	ldr	r2, [pc, #484]	@ (80023fc <HAL_GPIO_Init+0x2b4>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d013      	beq.n	8002242 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800221a:	e02c      	b.n	8002276 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	623b      	str	r3, [r7, #32]
          break;
 8002222:	e029      	b.n	8002278 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	3304      	adds	r3, #4
 800222a:	623b      	str	r3, [r7, #32]
          break;
 800222c:	e024      	b.n	8002278 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	68db      	ldr	r3, [r3, #12]
 8002232:	3308      	adds	r3, #8
 8002234:	623b      	str	r3, [r7, #32]
          break;
 8002236:	e01f      	b.n	8002278 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	330c      	adds	r3, #12
 800223e:	623b      	str	r3, [r7, #32]
          break;
 8002240:	e01a      	b.n	8002278 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d102      	bne.n	8002250 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800224a:	2304      	movs	r3, #4
 800224c:	623b      	str	r3, [r7, #32]
          break;
 800224e:	e013      	b.n	8002278 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	2b01      	cmp	r3, #1
 8002256:	d105      	bne.n	8002264 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002258:	2308      	movs	r3, #8
 800225a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	69fa      	ldr	r2, [r7, #28]
 8002260:	611a      	str	r2, [r3, #16]
          break;
 8002262:	e009      	b.n	8002278 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002264:	2308      	movs	r3, #8
 8002266:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	69fa      	ldr	r2, [r7, #28]
 800226c:	615a      	str	r2, [r3, #20]
          break;
 800226e:	e003      	b.n	8002278 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002270:	2300      	movs	r3, #0
 8002272:	623b      	str	r3, [r7, #32]
          break;
 8002274:	e000      	b.n	8002278 <HAL_GPIO_Init+0x130>
          break;
 8002276:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002278:	69bb      	ldr	r3, [r7, #24]
 800227a:	2bff      	cmp	r3, #255	@ 0xff
 800227c:	d801      	bhi.n	8002282 <HAL_GPIO_Init+0x13a>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	e001      	b.n	8002286 <HAL_GPIO_Init+0x13e>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	3304      	adds	r3, #4
 8002286:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002288:	69bb      	ldr	r3, [r7, #24]
 800228a:	2bff      	cmp	r3, #255	@ 0xff
 800228c:	d802      	bhi.n	8002294 <HAL_GPIO_Init+0x14c>
 800228e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	e002      	b.n	800229a <HAL_GPIO_Init+0x152>
 8002294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002296:	3b08      	subs	r3, #8
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	210f      	movs	r1, #15
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	fa01 f303 	lsl.w	r3, r1, r3
 80022a8:	43db      	mvns	r3, r3
 80022aa:	401a      	ands	r2, r3
 80022ac:	6a39      	ldr	r1, [r7, #32]
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	fa01 f303 	lsl.w	r3, r1, r3
 80022b4:	431a      	orrs	r2, r3
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	f000 80b1 	beq.w	800242a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80022c8:	4b4d      	ldr	r3, [pc, #308]	@ (8002400 <HAL_GPIO_Init+0x2b8>)
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	4a4c      	ldr	r2, [pc, #304]	@ (8002400 <HAL_GPIO_Init+0x2b8>)
 80022ce:	f043 0301 	orr.w	r3, r3, #1
 80022d2:	6193      	str	r3, [r2, #24]
 80022d4:	4b4a      	ldr	r3, [pc, #296]	@ (8002400 <HAL_GPIO_Init+0x2b8>)
 80022d6:	699b      	ldr	r3, [r3, #24]
 80022d8:	f003 0301 	and.w	r3, r3, #1
 80022dc:	60bb      	str	r3, [r7, #8]
 80022de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80022e0:	4a48      	ldr	r2, [pc, #288]	@ (8002404 <HAL_GPIO_Init+0x2bc>)
 80022e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e4:	089b      	lsrs	r3, r3, #2
 80022e6:	3302      	adds	r3, #2
 80022e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80022ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022f0:	f003 0303 	and.w	r3, r3, #3
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	220f      	movs	r2, #15
 80022f8:	fa02 f303 	lsl.w	r3, r2, r3
 80022fc:	43db      	mvns	r3, r3
 80022fe:	68fa      	ldr	r2, [r7, #12]
 8002300:	4013      	ands	r3, r2
 8002302:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	4a40      	ldr	r2, [pc, #256]	@ (8002408 <HAL_GPIO_Init+0x2c0>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d013      	beq.n	8002334 <HAL_GPIO_Init+0x1ec>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	4a3f      	ldr	r2, [pc, #252]	@ (800240c <HAL_GPIO_Init+0x2c4>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d00d      	beq.n	8002330 <HAL_GPIO_Init+0x1e8>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	4a3e      	ldr	r2, [pc, #248]	@ (8002410 <HAL_GPIO_Init+0x2c8>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d007      	beq.n	800232c <HAL_GPIO_Init+0x1e4>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	4a3d      	ldr	r2, [pc, #244]	@ (8002414 <HAL_GPIO_Init+0x2cc>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d101      	bne.n	8002328 <HAL_GPIO_Init+0x1e0>
 8002324:	2303      	movs	r3, #3
 8002326:	e006      	b.n	8002336 <HAL_GPIO_Init+0x1ee>
 8002328:	2304      	movs	r3, #4
 800232a:	e004      	b.n	8002336 <HAL_GPIO_Init+0x1ee>
 800232c:	2302      	movs	r3, #2
 800232e:	e002      	b.n	8002336 <HAL_GPIO_Init+0x1ee>
 8002330:	2301      	movs	r3, #1
 8002332:	e000      	b.n	8002336 <HAL_GPIO_Init+0x1ee>
 8002334:	2300      	movs	r3, #0
 8002336:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002338:	f002 0203 	and.w	r2, r2, #3
 800233c:	0092      	lsls	r2, r2, #2
 800233e:	4093      	lsls	r3, r2
 8002340:	68fa      	ldr	r2, [r7, #12]
 8002342:	4313      	orrs	r3, r2
 8002344:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002346:	492f      	ldr	r1, [pc, #188]	@ (8002404 <HAL_GPIO_Init+0x2bc>)
 8002348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800234a:	089b      	lsrs	r3, r3, #2
 800234c:	3302      	adds	r3, #2
 800234e:	68fa      	ldr	r2, [r7, #12]
 8002350:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800235c:	2b00      	cmp	r3, #0
 800235e:	d006      	beq.n	800236e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002360:	4b2d      	ldr	r3, [pc, #180]	@ (8002418 <HAL_GPIO_Init+0x2d0>)
 8002362:	689a      	ldr	r2, [r3, #8]
 8002364:	492c      	ldr	r1, [pc, #176]	@ (8002418 <HAL_GPIO_Init+0x2d0>)
 8002366:	69bb      	ldr	r3, [r7, #24]
 8002368:	4313      	orrs	r3, r2
 800236a:	608b      	str	r3, [r1, #8]
 800236c:	e006      	b.n	800237c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800236e:	4b2a      	ldr	r3, [pc, #168]	@ (8002418 <HAL_GPIO_Init+0x2d0>)
 8002370:	689a      	ldr	r2, [r3, #8]
 8002372:	69bb      	ldr	r3, [r7, #24]
 8002374:	43db      	mvns	r3, r3
 8002376:	4928      	ldr	r1, [pc, #160]	@ (8002418 <HAL_GPIO_Init+0x2d0>)
 8002378:	4013      	ands	r3, r2
 800237a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d006      	beq.n	8002396 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002388:	4b23      	ldr	r3, [pc, #140]	@ (8002418 <HAL_GPIO_Init+0x2d0>)
 800238a:	68da      	ldr	r2, [r3, #12]
 800238c:	4922      	ldr	r1, [pc, #136]	@ (8002418 <HAL_GPIO_Init+0x2d0>)
 800238e:	69bb      	ldr	r3, [r7, #24]
 8002390:	4313      	orrs	r3, r2
 8002392:	60cb      	str	r3, [r1, #12]
 8002394:	e006      	b.n	80023a4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002396:	4b20      	ldr	r3, [pc, #128]	@ (8002418 <HAL_GPIO_Init+0x2d0>)
 8002398:	68da      	ldr	r2, [r3, #12]
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	43db      	mvns	r3, r3
 800239e:	491e      	ldr	r1, [pc, #120]	@ (8002418 <HAL_GPIO_Init+0x2d0>)
 80023a0:	4013      	ands	r3, r2
 80023a2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d006      	beq.n	80023be <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80023b0:	4b19      	ldr	r3, [pc, #100]	@ (8002418 <HAL_GPIO_Init+0x2d0>)
 80023b2:	685a      	ldr	r2, [r3, #4]
 80023b4:	4918      	ldr	r1, [pc, #96]	@ (8002418 <HAL_GPIO_Init+0x2d0>)
 80023b6:	69bb      	ldr	r3, [r7, #24]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	604b      	str	r3, [r1, #4]
 80023bc:	e006      	b.n	80023cc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80023be:	4b16      	ldr	r3, [pc, #88]	@ (8002418 <HAL_GPIO_Init+0x2d0>)
 80023c0:	685a      	ldr	r2, [r3, #4]
 80023c2:	69bb      	ldr	r3, [r7, #24]
 80023c4:	43db      	mvns	r3, r3
 80023c6:	4914      	ldr	r1, [pc, #80]	@ (8002418 <HAL_GPIO_Init+0x2d0>)
 80023c8:	4013      	ands	r3, r2
 80023ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d021      	beq.n	800241c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80023d8:	4b0f      	ldr	r3, [pc, #60]	@ (8002418 <HAL_GPIO_Init+0x2d0>)
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	490e      	ldr	r1, [pc, #56]	@ (8002418 <HAL_GPIO_Init+0x2d0>)
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	4313      	orrs	r3, r2
 80023e2:	600b      	str	r3, [r1, #0]
 80023e4:	e021      	b.n	800242a <HAL_GPIO_Init+0x2e2>
 80023e6:	bf00      	nop
 80023e8:	10320000 	.word	0x10320000
 80023ec:	10310000 	.word	0x10310000
 80023f0:	10220000 	.word	0x10220000
 80023f4:	10210000 	.word	0x10210000
 80023f8:	10120000 	.word	0x10120000
 80023fc:	10110000 	.word	0x10110000
 8002400:	40021000 	.word	0x40021000
 8002404:	40010000 	.word	0x40010000
 8002408:	40010800 	.word	0x40010800
 800240c:	40010c00 	.word	0x40010c00
 8002410:	40011000 	.word	0x40011000
 8002414:	40011400 	.word	0x40011400
 8002418:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800241c:	4b0b      	ldr	r3, [pc, #44]	@ (800244c <HAL_GPIO_Init+0x304>)
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	43db      	mvns	r3, r3
 8002424:	4909      	ldr	r1, [pc, #36]	@ (800244c <HAL_GPIO_Init+0x304>)
 8002426:	4013      	ands	r3, r2
 8002428:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800242a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242c:	3301      	adds	r3, #1
 800242e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002436:	fa22 f303 	lsr.w	r3, r2, r3
 800243a:	2b00      	cmp	r3, #0
 800243c:	f47f ae8e 	bne.w	800215c <HAL_GPIO_Init+0x14>
  }
}
 8002440:	bf00      	nop
 8002442:	bf00      	nop
 8002444:	372c      	adds	r7, #44	@ 0x2c
 8002446:	46bd      	mov	sp, r7
 8002448:	bc80      	pop	{r7}
 800244a:	4770      	bx	lr
 800244c:	40010400 	.word	0x40010400

08002450 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	460b      	mov	r3, r1
 800245a:	807b      	strh	r3, [r7, #2]
 800245c:	4613      	mov	r3, r2
 800245e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002460:	787b      	ldrb	r3, [r7, #1]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d003      	beq.n	800246e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002466:	887a      	ldrh	r2, [r7, #2]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800246c:	e003      	b.n	8002476 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800246e:	887b      	ldrh	r3, [r7, #2]
 8002470:	041a      	lsls	r2, r3, #16
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	611a      	str	r2, [r3, #16]
}
 8002476:	bf00      	nop
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	bc80      	pop	{r7}
 800247e:	4770      	bx	lr

08002480 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002480:	b480      	push	{r7}
 8002482:	b085      	sub	sp, #20
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
 8002488:	460b      	mov	r3, r1
 800248a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002492:	887a      	ldrh	r2, [r7, #2]
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	4013      	ands	r3, r2
 8002498:	041a      	lsls	r2, r3, #16
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	43d9      	mvns	r1, r3
 800249e:	887b      	ldrh	r3, [r7, #2]
 80024a0:	400b      	ands	r3, r1
 80024a2:	431a      	orrs	r2, r3
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	611a      	str	r2, [r3, #16]
}
 80024a8:	bf00      	nop
 80024aa:	3714      	adds	r7, #20
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bc80      	pop	{r7}
 80024b0:	4770      	bx	lr
	...

080024b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b086      	sub	sp, #24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d101      	bne.n	80024c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e272      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	f000 8087 	beq.w	80025e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024d4:	4b92      	ldr	r3, [pc, #584]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f003 030c 	and.w	r3, r3, #12
 80024dc:	2b04      	cmp	r3, #4
 80024de:	d00c      	beq.n	80024fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80024e0:	4b8f      	ldr	r3, [pc, #572]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f003 030c 	and.w	r3, r3, #12
 80024e8:	2b08      	cmp	r3, #8
 80024ea:	d112      	bne.n	8002512 <HAL_RCC_OscConfig+0x5e>
 80024ec:	4b8c      	ldr	r3, [pc, #560]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024f8:	d10b      	bne.n	8002512 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024fa:	4b89      	ldr	r3, [pc, #548]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d06c      	beq.n	80025e0 <HAL_RCC_OscConfig+0x12c>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d168      	bne.n	80025e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e24c      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800251a:	d106      	bne.n	800252a <HAL_RCC_OscConfig+0x76>
 800251c:	4b80      	ldr	r3, [pc, #512]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a7f      	ldr	r2, [pc, #508]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002522:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002526:	6013      	str	r3, [r2, #0]
 8002528:	e02e      	b.n	8002588 <HAL_RCC_OscConfig+0xd4>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d10c      	bne.n	800254c <HAL_RCC_OscConfig+0x98>
 8002532:	4b7b      	ldr	r3, [pc, #492]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a7a      	ldr	r2, [pc, #488]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002538:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800253c:	6013      	str	r3, [r2, #0]
 800253e:	4b78      	ldr	r3, [pc, #480]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a77      	ldr	r2, [pc, #476]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002544:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002548:	6013      	str	r3, [r2, #0]
 800254a:	e01d      	b.n	8002588 <HAL_RCC_OscConfig+0xd4>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002554:	d10c      	bne.n	8002570 <HAL_RCC_OscConfig+0xbc>
 8002556:	4b72      	ldr	r3, [pc, #456]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a71      	ldr	r2, [pc, #452]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 800255c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002560:	6013      	str	r3, [r2, #0]
 8002562:	4b6f      	ldr	r3, [pc, #444]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a6e      	ldr	r2, [pc, #440]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002568:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800256c:	6013      	str	r3, [r2, #0]
 800256e:	e00b      	b.n	8002588 <HAL_RCC_OscConfig+0xd4>
 8002570:	4b6b      	ldr	r3, [pc, #428]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a6a      	ldr	r2, [pc, #424]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002576:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800257a:	6013      	str	r3, [r2, #0]
 800257c:	4b68      	ldr	r3, [pc, #416]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a67      	ldr	r2, [pc, #412]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002582:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002586:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d013      	beq.n	80025b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002590:	f7fe fd24 	bl	8000fdc <HAL_GetTick>
 8002594:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002596:	e008      	b.n	80025aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002598:	f7fe fd20 	bl	8000fdc <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	2b64      	cmp	r3, #100	@ 0x64
 80025a4:	d901      	bls.n	80025aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80025a6:	2303      	movs	r3, #3
 80025a8:	e200      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025aa:	4b5d      	ldr	r3, [pc, #372]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d0f0      	beq.n	8002598 <HAL_RCC_OscConfig+0xe4>
 80025b6:	e014      	b.n	80025e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b8:	f7fe fd10 	bl	8000fdc <HAL_GetTick>
 80025bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025be:	e008      	b.n	80025d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025c0:	f7fe fd0c 	bl	8000fdc <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	2b64      	cmp	r3, #100	@ 0x64
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e1ec      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025d2:	4b53      	ldr	r3, [pc, #332]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d1f0      	bne.n	80025c0 <HAL_RCC_OscConfig+0x10c>
 80025de:	e000      	b.n	80025e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0302 	and.w	r3, r3, #2
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d063      	beq.n	80026b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80025ee:	4b4c      	ldr	r3, [pc, #304]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	f003 030c 	and.w	r3, r3, #12
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d00b      	beq.n	8002612 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80025fa:	4b49      	ldr	r3, [pc, #292]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	f003 030c 	and.w	r3, r3, #12
 8002602:	2b08      	cmp	r3, #8
 8002604:	d11c      	bne.n	8002640 <HAL_RCC_OscConfig+0x18c>
 8002606:	4b46      	ldr	r3, [pc, #280]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d116      	bne.n	8002640 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002612:	4b43      	ldr	r3, [pc, #268]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d005      	beq.n	800262a <HAL_RCC_OscConfig+0x176>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	691b      	ldr	r3, [r3, #16]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d001      	beq.n	800262a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e1c0      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800262a:	4b3d      	ldr	r3, [pc, #244]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	695b      	ldr	r3, [r3, #20]
 8002636:	00db      	lsls	r3, r3, #3
 8002638:	4939      	ldr	r1, [pc, #228]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 800263a:	4313      	orrs	r3, r2
 800263c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800263e:	e03a      	b.n	80026b6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	691b      	ldr	r3, [r3, #16]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d020      	beq.n	800268a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002648:	4b36      	ldr	r3, [pc, #216]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 800264a:	2201      	movs	r2, #1
 800264c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800264e:	f7fe fcc5 	bl	8000fdc <HAL_GetTick>
 8002652:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002654:	e008      	b.n	8002668 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002656:	f7fe fcc1 	bl	8000fdc <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	2b02      	cmp	r3, #2
 8002662:	d901      	bls.n	8002668 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002664:	2303      	movs	r3, #3
 8002666:	e1a1      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002668:	4b2d      	ldr	r3, [pc, #180]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 0302 	and.w	r3, r3, #2
 8002670:	2b00      	cmp	r3, #0
 8002672:	d0f0      	beq.n	8002656 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002674:	4b2a      	ldr	r3, [pc, #168]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	695b      	ldr	r3, [r3, #20]
 8002680:	00db      	lsls	r3, r3, #3
 8002682:	4927      	ldr	r1, [pc, #156]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002684:	4313      	orrs	r3, r2
 8002686:	600b      	str	r3, [r1, #0]
 8002688:	e015      	b.n	80026b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800268a:	4b26      	ldr	r3, [pc, #152]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 800268c:	2200      	movs	r2, #0
 800268e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002690:	f7fe fca4 	bl	8000fdc <HAL_GetTick>
 8002694:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002696:	e008      	b.n	80026aa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002698:	f7fe fca0 	bl	8000fdc <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d901      	bls.n	80026aa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e180      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026aa:	4b1d      	ldr	r3, [pc, #116]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 0302 	and.w	r3, r3, #2
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d1f0      	bne.n	8002698 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 0308 	and.w	r3, r3, #8
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d03a      	beq.n	8002738 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	699b      	ldr	r3, [r3, #24]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d019      	beq.n	80026fe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026ca:	4b17      	ldr	r3, [pc, #92]	@ (8002728 <HAL_RCC_OscConfig+0x274>)
 80026cc:	2201      	movs	r2, #1
 80026ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026d0:	f7fe fc84 	bl	8000fdc <HAL_GetTick>
 80026d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026d6:	e008      	b.n	80026ea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026d8:	f7fe fc80 	bl	8000fdc <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	d901      	bls.n	80026ea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e160      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002720 <HAL_RCC_OscConfig+0x26c>)
 80026ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ee:	f003 0302 	and.w	r3, r3, #2
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d0f0      	beq.n	80026d8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80026f6:	2001      	movs	r0, #1
 80026f8:	f000 face 	bl	8002c98 <RCC_Delay>
 80026fc:	e01c      	b.n	8002738 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002728 <HAL_RCC_OscConfig+0x274>)
 8002700:	2200      	movs	r2, #0
 8002702:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002704:	f7fe fc6a 	bl	8000fdc <HAL_GetTick>
 8002708:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800270a:	e00f      	b.n	800272c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800270c:	f7fe fc66 	bl	8000fdc <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	2b02      	cmp	r3, #2
 8002718:	d908      	bls.n	800272c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800271a:	2303      	movs	r3, #3
 800271c:	e146      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
 800271e:	bf00      	nop
 8002720:	40021000 	.word	0x40021000
 8002724:	42420000 	.word	0x42420000
 8002728:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800272c:	4b92      	ldr	r3, [pc, #584]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 800272e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002730:	f003 0302 	and.w	r3, r3, #2
 8002734:	2b00      	cmp	r3, #0
 8002736:	d1e9      	bne.n	800270c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0304 	and.w	r3, r3, #4
 8002740:	2b00      	cmp	r3, #0
 8002742:	f000 80a6 	beq.w	8002892 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002746:	2300      	movs	r3, #0
 8002748:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800274a:	4b8b      	ldr	r3, [pc, #556]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 800274c:	69db      	ldr	r3, [r3, #28]
 800274e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002752:	2b00      	cmp	r3, #0
 8002754:	d10d      	bne.n	8002772 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002756:	4b88      	ldr	r3, [pc, #544]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 8002758:	69db      	ldr	r3, [r3, #28]
 800275a:	4a87      	ldr	r2, [pc, #540]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 800275c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002760:	61d3      	str	r3, [r2, #28]
 8002762:	4b85      	ldr	r3, [pc, #532]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 8002764:	69db      	ldr	r3, [r3, #28]
 8002766:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800276a:	60bb      	str	r3, [r7, #8]
 800276c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800276e:	2301      	movs	r3, #1
 8002770:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002772:	4b82      	ldr	r3, [pc, #520]	@ (800297c <HAL_RCC_OscConfig+0x4c8>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800277a:	2b00      	cmp	r3, #0
 800277c:	d118      	bne.n	80027b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800277e:	4b7f      	ldr	r3, [pc, #508]	@ (800297c <HAL_RCC_OscConfig+0x4c8>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a7e      	ldr	r2, [pc, #504]	@ (800297c <HAL_RCC_OscConfig+0x4c8>)
 8002784:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002788:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800278a:	f7fe fc27 	bl	8000fdc <HAL_GetTick>
 800278e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002790:	e008      	b.n	80027a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002792:	f7fe fc23 	bl	8000fdc <HAL_GetTick>
 8002796:	4602      	mov	r2, r0
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	2b64      	cmp	r3, #100	@ 0x64
 800279e:	d901      	bls.n	80027a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80027a0:	2303      	movs	r3, #3
 80027a2:	e103      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027a4:	4b75      	ldr	r3, [pc, #468]	@ (800297c <HAL_RCC_OscConfig+0x4c8>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d0f0      	beq.n	8002792 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d106      	bne.n	80027c6 <HAL_RCC_OscConfig+0x312>
 80027b8:	4b6f      	ldr	r3, [pc, #444]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80027ba:	6a1b      	ldr	r3, [r3, #32]
 80027bc:	4a6e      	ldr	r2, [pc, #440]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80027be:	f043 0301 	orr.w	r3, r3, #1
 80027c2:	6213      	str	r3, [r2, #32]
 80027c4:	e02d      	b.n	8002822 <HAL_RCC_OscConfig+0x36e>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d10c      	bne.n	80027e8 <HAL_RCC_OscConfig+0x334>
 80027ce:	4b6a      	ldr	r3, [pc, #424]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80027d0:	6a1b      	ldr	r3, [r3, #32]
 80027d2:	4a69      	ldr	r2, [pc, #420]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80027d4:	f023 0301 	bic.w	r3, r3, #1
 80027d8:	6213      	str	r3, [r2, #32]
 80027da:	4b67      	ldr	r3, [pc, #412]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80027dc:	6a1b      	ldr	r3, [r3, #32]
 80027de:	4a66      	ldr	r2, [pc, #408]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80027e0:	f023 0304 	bic.w	r3, r3, #4
 80027e4:	6213      	str	r3, [r2, #32]
 80027e6:	e01c      	b.n	8002822 <HAL_RCC_OscConfig+0x36e>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	2b05      	cmp	r3, #5
 80027ee:	d10c      	bne.n	800280a <HAL_RCC_OscConfig+0x356>
 80027f0:	4b61      	ldr	r3, [pc, #388]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80027f2:	6a1b      	ldr	r3, [r3, #32]
 80027f4:	4a60      	ldr	r2, [pc, #384]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80027f6:	f043 0304 	orr.w	r3, r3, #4
 80027fa:	6213      	str	r3, [r2, #32]
 80027fc:	4b5e      	ldr	r3, [pc, #376]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80027fe:	6a1b      	ldr	r3, [r3, #32]
 8002800:	4a5d      	ldr	r2, [pc, #372]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 8002802:	f043 0301 	orr.w	r3, r3, #1
 8002806:	6213      	str	r3, [r2, #32]
 8002808:	e00b      	b.n	8002822 <HAL_RCC_OscConfig+0x36e>
 800280a:	4b5b      	ldr	r3, [pc, #364]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 800280c:	6a1b      	ldr	r3, [r3, #32]
 800280e:	4a5a      	ldr	r2, [pc, #360]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 8002810:	f023 0301 	bic.w	r3, r3, #1
 8002814:	6213      	str	r3, [r2, #32]
 8002816:	4b58      	ldr	r3, [pc, #352]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 8002818:	6a1b      	ldr	r3, [r3, #32]
 800281a:	4a57      	ldr	r2, [pc, #348]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 800281c:	f023 0304 	bic.w	r3, r3, #4
 8002820:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d015      	beq.n	8002856 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800282a:	f7fe fbd7 	bl	8000fdc <HAL_GetTick>
 800282e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002830:	e00a      	b.n	8002848 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002832:	f7fe fbd3 	bl	8000fdc <HAL_GetTick>
 8002836:	4602      	mov	r2, r0
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002840:	4293      	cmp	r3, r2
 8002842:	d901      	bls.n	8002848 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e0b1      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002848:	4b4b      	ldr	r3, [pc, #300]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 800284a:	6a1b      	ldr	r3, [r3, #32]
 800284c:	f003 0302 	and.w	r3, r3, #2
 8002850:	2b00      	cmp	r3, #0
 8002852:	d0ee      	beq.n	8002832 <HAL_RCC_OscConfig+0x37e>
 8002854:	e014      	b.n	8002880 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002856:	f7fe fbc1 	bl	8000fdc <HAL_GetTick>
 800285a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800285c:	e00a      	b.n	8002874 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800285e:	f7fe fbbd 	bl	8000fdc <HAL_GetTick>
 8002862:	4602      	mov	r2, r0
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	f241 3288 	movw	r2, #5000	@ 0x1388
 800286c:	4293      	cmp	r3, r2
 800286e:	d901      	bls.n	8002874 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002870:	2303      	movs	r3, #3
 8002872:	e09b      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002874:	4b40      	ldr	r3, [pc, #256]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 8002876:	6a1b      	ldr	r3, [r3, #32]
 8002878:	f003 0302 	and.w	r3, r3, #2
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1ee      	bne.n	800285e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002880:	7dfb      	ldrb	r3, [r7, #23]
 8002882:	2b01      	cmp	r3, #1
 8002884:	d105      	bne.n	8002892 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002886:	4b3c      	ldr	r3, [pc, #240]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 8002888:	69db      	ldr	r3, [r3, #28]
 800288a:	4a3b      	ldr	r2, [pc, #236]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 800288c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002890:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	69db      	ldr	r3, [r3, #28]
 8002896:	2b00      	cmp	r3, #0
 8002898:	f000 8087 	beq.w	80029aa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800289c:	4b36      	ldr	r3, [pc, #216]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f003 030c 	and.w	r3, r3, #12
 80028a4:	2b08      	cmp	r3, #8
 80028a6:	d061      	beq.n	800296c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	69db      	ldr	r3, [r3, #28]
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d146      	bne.n	800293e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028b0:	4b33      	ldr	r3, [pc, #204]	@ (8002980 <HAL_RCC_OscConfig+0x4cc>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b6:	f7fe fb91 	bl	8000fdc <HAL_GetTick>
 80028ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028bc:	e008      	b.n	80028d0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028be:	f7fe fb8d 	bl	8000fdc <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d901      	bls.n	80028d0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80028cc:	2303      	movs	r3, #3
 80028ce:	e06d      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028d0:	4b29      	ldr	r3, [pc, #164]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d1f0      	bne.n	80028be <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a1b      	ldr	r3, [r3, #32]
 80028e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028e4:	d108      	bne.n	80028f8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80028e6:	4b24      	ldr	r3, [pc, #144]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	4921      	ldr	r1, [pc, #132]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80028f4:	4313      	orrs	r3, r2
 80028f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028f8:	4b1f      	ldr	r3, [pc, #124]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a19      	ldr	r1, [r3, #32]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002908:	430b      	orrs	r3, r1
 800290a:	491b      	ldr	r1, [pc, #108]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 800290c:	4313      	orrs	r3, r2
 800290e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002910:	4b1b      	ldr	r3, [pc, #108]	@ (8002980 <HAL_RCC_OscConfig+0x4cc>)
 8002912:	2201      	movs	r2, #1
 8002914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002916:	f7fe fb61 	bl	8000fdc <HAL_GetTick>
 800291a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800291c:	e008      	b.n	8002930 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800291e:	f7fe fb5d 	bl	8000fdc <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d901      	bls.n	8002930 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800292c:	2303      	movs	r3, #3
 800292e:	e03d      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002930:	4b11      	ldr	r3, [pc, #68]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d0f0      	beq.n	800291e <HAL_RCC_OscConfig+0x46a>
 800293c:	e035      	b.n	80029aa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800293e:	4b10      	ldr	r3, [pc, #64]	@ (8002980 <HAL_RCC_OscConfig+0x4cc>)
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002944:	f7fe fb4a 	bl	8000fdc <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800294c:	f7fe fb46 	bl	8000fdc <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e026      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800295e:	4b06      	ldr	r3, [pc, #24]	@ (8002978 <HAL_RCC_OscConfig+0x4c4>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1f0      	bne.n	800294c <HAL_RCC_OscConfig+0x498>
 800296a:	e01e      	b.n	80029aa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	69db      	ldr	r3, [r3, #28]
 8002970:	2b01      	cmp	r3, #1
 8002972:	d107      	bne.n	8002984 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e019      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
 8002978:	40021000 	.word	0x40021000
 800297c:	40007000 	.word	0x40007000
 8002980:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002984:	4b0b      	ldr	r3, [pc, #44]	@ (80029b4 <HAL_RCC_OscConfig+0x500>)
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a1b      	ldr	r3, [r3, #32]
 8002994:	429a      	cmp	r2, r3
 8002996:	d106      	bne.n	80029a6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d001      	beq.n	80029aa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e000      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80029aa:	2300      	movs	r3, #0
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3718      	adds	r7, #24
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	40021000 	.word	0x40021000

080029b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d101      	bne.n	80029cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	e0d0      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029cc:	4b6a      	ldr	r3, [pc, #424]	@ (8002b78 <HAL_RCC_ClockConfig+0x1c0>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 0307 	and.w	r3, r3, #7
 80029d4:	683a      	ldr	r2, [r7, #0]
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d910      	bls.n	80029fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029da:	4b67      	ldr	r3, [pc, #412]	@ (8002b78 <HAL_RCC_ClockConfig+0x1c0>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f023 0207 	bic.w	r2, r3, #7
 80029e2:	4965      	ldr	r1, [pc, #404]	@ (8002b78 <HAL_RCC_ClockConfig+0x1c0>)
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ea:	4b63      	ldr	r3, [pc, #396]	@ (8002b78 <HAL_RCC_ClockConfig+0x1c0>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0307 	and.w	r3, r3, #7
 80029f2:	683a      	ldr	r2, [r7, #0]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d001      	beq.n	80029fc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e0b8      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0302 	and.w	r3, r3, #2
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d020      	beq.n	8002a4a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0304 	and.w	r3, r3, #4
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d005      	beq.n	8002a20 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a14:	4b59      	ldr	r3, [pc, #356]	@ (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	4a58      	ldr	r2, [pc, #352]	@ (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002a1a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002a1e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0308 	and.w	r3, r3, #8
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d005      	beq.n	8002a38 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a2c:	4b53      	ldr	r3, [pc, #332]	@ (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	4a52      	ldr	r2, [pc, #328]	@ (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002a32:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002a36:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a38:	4b50      	ldr	r3, [pc, #320]	@ (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	494d      	ldr	r1, [pc, #308]	@ (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002a46:	4313      	orrs	r3, r2
 8002a48:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0301 	and.w	r3, r3, #1
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d040      	beq.n	8002ad8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d107      	bne.n	8002a6e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a5e:	4b47      	ldr	r3, [pc, #284]	@ (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d115      	bne.n	8002a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e07f      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d107      	bne.n	8002a86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a76:	4b41      	ldr	r3, [pc, #260]	@ (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d109      	bne.n	8002a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e073      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a86:	4b3d      	ldr	r3, [pc, #244]	@ (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 0302 	and.w	r3, r3, #2
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d101      	bne.n	8002a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e06b      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a96:	4b39      	ldr	r3, [pc, #228]	@ (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f023 0203 	bic.w	r2, r3, #3
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	4936      	ldr	r1, [pc, #216]	@ (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002aa8:	f7fe fa98 	bl	8000fdc <HAL_GetTick>
 8002aac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002aae:	e00a      	b.n	8002ac6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ab0:	f7fe fa94 	bl	8000fdc <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d901      	bls.n	8002ac6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e053      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ac6:	4b2d      	ldr	r3, [pc, #180]	@ (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f003 020c 	and.w	r2, r3, #12
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d1eb      	bne.n	8002ab0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ad8:	4b27      	ldr	r3, [pc, #156]	@ (8002b78 <HAL_RCC_ClockConfig+0x1c0>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 0307 	and.w	r3, r3, #7
 8002ae0:	683a      	ldr	r2, [r7, #0]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d210      	bcs.n	8002b08 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ae6:	4b24      	ldr	r3, [pc, #144]	@ (8002b78 <HAL_RCC_ClockConfig+0x1c0>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f023 0207 	bic.w	r2, r3, #7
 8002aee:	4922      	ldr	r1, [pc, #136]	@ (8002b78 <HAL_RCC_ClockConfig+0x1c0>)
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	4313      	orrs	r3, r2
 8002af4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002af6:	4b20      	ldr	r3, [pc, #128]	@ (8002b78 <HAL_RCC_ClockConfig+0x1c0>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0307 	and.w	r3, r3, #7
 8002afe:	683a      	ldr	r2, [r7, #0]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d001      	beq.n	8002b08 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e032      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0304 	and.w	r3, r3, #4
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d008      	beq.n	8002b26 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b14:	4b19      	ldr	r3, [pc, #100]	@ (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	4916      	ldr	r1, [pc, #88]	@ (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002b22:	4313      	orrs	r3, r2
 8002b24:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0308 	and.w	r3, r3, #8
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d009      	beq.n	8002b46 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b32:	4b12      	ldr	r3, [pc, #72]	@ (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	691b      	ldr	r3, [r3, #16]
 8002b3e:	00db      	lsls	r3, r3, #3
 8002b40:	490e      	ldr	r1, [pc, #56]	@ (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002b42:	4313      	orrs	r3, r2
 8002b44:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b46:	f000 f821 	bl	8002b8c <HAL_RCC_GetSysClockFreq>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	091b      	lsrs	r3, r3, #4
 8002b52:	f003 030f 	and.w	r3, r3, #15
 8002b56:	490a      	ldr	r1, [pc, #40]	@ (8002b80 <HAL_RCC_ClockConfig+0x1c8>)
 8002b58:	5ccb      	ldrb	r3, [r1, r3]
 8002b5a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b5e:	4a09      	ldr	r2, [pc, #36]	@ (8002b84 <HAL_RCC_ClockConfig+0x1cc>)
 8002b60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002b62:	4b09      	ldr	r3, [pc, #36]	@ (8002b88 <HAL_RCC_ClockConfig+0x1d0>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7fe f9f6 	bl	8000f58 <HAL_InitTick>

  return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3710      	adds	r7, #16
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	40022000 	.word	0x40022000
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	08003d4c 	.word	0x08003d4c
 8002b84:	20000000 	.word	0x20000000
 8002b88:	20000004 	.word	0x20000004

08002b8c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b087      	sub	sp, #28
 8002b90:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002b92:	2300      	movs	r3, #0
 8002b94:	60fb      	str	r3, [r7, #12]
 8002b96:	2300      	movs	r3, #0
 8002b98:	60bb      	str	r3, [r7, #8]
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	617b      	str	r3, [r7, #20]
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002ba6:	4b1e      	ldr	r3, [pc, #120]	@ (8002c20 <HAL_RCC_GetSysClockFreq+0x94>)
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	f003 030c 	and.w	r3, r3, #12
 8002bb2:	2b04      	cmp	r3, #4
 8002bb4:	d002      	beq.n	8002bbc <HAL_RCC_GetSysClockFreq+0x30>
 8002bb6:	2b08      	cmp	r3, #8
 8002bb8:	d003      	beq.n	8002bc2 <HAL_RCC_GetSysClockFreq+0x36>
 8002bba:	e027      	b.n	8002c0c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002bbc:	4b19      	ldr	r3, [pc, #100]	@ (8002c24 <HAL_RCC_GetSysClockFreq+0x98>)
 8002bbe:	613b      	str	r3, [r7, #16]
      break;
 8002bc0:	e027      	b.n	8002c12 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	0c9b      	lsrs	r3, r3, #18
 8002bc6:	f003 030f 	and.w	r3, r3, #15
 8002bca:	4a17      	ldr	r2, [pc, #92]	@ (8002c28 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002bcc:	5cd3      	ldrb	r3, [r2, r3]
 8002bce:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d010      	beq.n	8002bfc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002bda:	4b11      	ldr	r3, [pc, #68]	@ (8002c20 <HAL_RCC_GetSysClockFreq+0x94>)
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	0c5b      	lsrs	r3, r3, #17
 8002be0:	f003 0301 	and.w	r3, r3, #1
 8002be4:	4a11      	ldr	r2, [pc, #68]	@ (8002c2c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002be6:	5cd3      	ldrb	r3, [r2, r3]
 8002be8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4a0d      	ldr	r2, [pc, #52]	@ (8002c24 <HAL_RCC_GetSysClockFreq+0x98>)
 8002bee:	fb03 f202 	mul.w	r2, r3, r2
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bf8:	617b      	str	r3, [r7, #20]
 8002bfa:	e004      	b.n	8002c06 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	4a0c      	ldr	r2, [pc, #48]	@ (8002c30 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002c00:	fb02 f303 	mul.w	r3, r2, r3
 8002c04:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	613b      	str	r3, [r7, #16]
      break;
 8002c0a:	e002      	b.n	8002c12 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c0c:	4b05      	ldr	r3, [pc, #20]	@ (8002c24 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c0e:	613b      	str	r3, [r7, #16]
      break;
 8002c10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c12:	693b      	ldr	r3, [r7, #16]
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	371c      	adds	r7, #28
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bc80      	pop	{r7}
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	40021000 	.word	0x40021000
 8002c24:	007a1200 	.word	0x007a1200
 8002c28:	08003d64 	.word	0x08003d64
 8002c2c:	08003d74 	.word	0x08003d74
 8002c30:	003d0900 	.word	0x003d0900

08002c34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c38:	4b02      	ldr	r3, [pc, #8]	@ (8002c44 <HAL_RCC_GetHCLKFreq+0x10>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bc80      	pop	{r7}
 8002c42:	4770      	bx	lr
 8002c44:	20000000 	.word	0x20000000

08002c48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c4c:	f7ff fff2 	bl	8002c34 <HAL_RCC_GetHCLKFreq>
 8002c50:	4602      	mov	r2, r0
 8002c52:	4b05      	ldr	r3, [pc, #20]	@ (8002c68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	0a1b      	lsrs	r3, r3, #8
 8002c58:	f003 0307 	and.w	r3, r3, #7
 8002c5c:	4903      	ldr	r1, [pc, #12]	@ (8002c6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c5e:	5ccb      	ldrb	r3, [r1, r3]
 8002c60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	08003d5c 	.word	0x08003d5c

08002c70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c74:	f7ff ffde 	bl	8002c34 <HAL_RCC_GetHCLKFreq>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	4b05      	ldr	r3, [pc, #20]	@ (8002c90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	0adb      	lsrs	r3, r3, #11
 8002c80:	f003 0307 	and.w	r3, r3, #7
 8002c84:	4903      	ldr	r1, [pc, #12]	@ (8002c94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c86:	5ccb      	ldrb	r3, [r1, r3]
 8002c88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	40021000 	.word	0x40021000
 8002c94:	08003d5c 	.word	0x08003d5c

08002c98 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b085      	sub	sp, #20
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002ca0:	4b0a      	ldr	r3, [pc, #40]	@ (8002ccc <RCC_Delay+0x34>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a0a      	ldr	r2, [pc, #40]	@ (8002cd0 <RCC_Delay+0x38>)
 8002ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8002caa:	0a5b      	lsrs	r3, r3, #9
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	fb02 f303 	mul.w	r3, r2, r3
 8002cb2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002cb4:	bf00      	nop
  }
  while (Delay --);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	1e5a      	subs	r2, r3, #1
 8002cba:	60fa      	str	r2, [r7, #12]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d1f9      	bne.n	8002cb4 <RCC_Delay+0x1c>
}
 8002cc0:	bf00      	nop
 8002cc2:	bf00      	nop
 8002cc4:	3714      	adds	r7, #20
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bc80      	pop	{r7}
 8002cca:	4770      	bx	lr
 8002ccc:	20000000 	.word	0x20000000
 8002cd0:	10624dd3 	.word	0x10624dd3

08002cd4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b086      	sub	sp, #24
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	613b      	str	r3, [r7, #16]
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0301 	and.w	r3, r3, #1
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d07d      	beq.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cf4:	4b4f      	ldr	r3, [pc, #316]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cf6:	69db      	ldr	r3, [r3, #28]
 8002cf8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d10d      	bne.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d00:	4b4c      	ldr	r3, [pc, #304]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d02:	69db      	ldr	r3, [r3, #28]
 8002d04:	4a4b      	ldr	r2, [pc, #300]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d0a:	61d3      	str	r3, [r2, #28]
 8002d0c:	4b49      	ldr	r3, [pc, #292]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d0e:	69db      	ldr	r3, [r3, #28]
 8002d10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d14:	60bb      	str	r3, [r7, #8]
 8002d16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d1c:	4b46      	ldr	r3, [pc, #280]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d118      	bne.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d28:	4b43      	ldr	r3, [pc, #268]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a42      	ldr	r2, [pc, #264]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d32:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d34:	f7fe f952 	bl	8000fdc <HAL_GetTick>
 8002d38:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d3a:	e008      	b.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d3c:	f7fe f94e 	bl	8000fdc <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	2b64      	cmp	r3, #100	@ 0x64
 8002d48:	d901      	bls.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e06d      	b.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d4e:	4b3a      	ldr	r3, [pc, #232]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d0f0      	beq.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d5a:	4b36      	ldr	r3, [pc, #216]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d5c:	6a1b      	ldr	r3, [r3, #32]
 8002d5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d62:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d02e      	beq.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d72:	68fa      	ldr	r2, [r7, #12]
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d027      	beq.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d78:	4b2e      	ldr	r3, [pc, #184]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d7a:	6a1b      	ldr	r3, [r3, #32]
 8002d7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d80:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d82:	4b2e      	ldr	r3, [pc, #184]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002d84:	2201      	movs	r2, #1
 8002d86:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d88:	4b2c      	ldr	r3, [pc, #176]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002d8e:	4a29      	ldr	r2, [pc, #164]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d014      	beq.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d9e:	f7fe f91d 	bl	8000fdc <HAL_GetTick>
 8002da2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002da4:	e00a      	b.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002da6:	f7fe f919 	bl	8000fdc <HAL_GetTick>
 8002daa:	4602      	mov	r2, r0
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d901      	bls.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	e036      	b.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dbc:	4b1d      	ldr	r3, [pc, #116]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dbe:	6a1b      	ldr	r3, [r3, #32]
 8002dc0:	f003 0302 	and.w	r3, r3, #2
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d0ee      	beq.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002dc8:	4b1a      	ldr	r3, [pc, #104]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dca:	6a1b      	ldr	r3, [r3, #32]
 8002dcc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	4917      	ldr	r1, [pc, #92]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002dda:	7dfb      	ldrb	r3, [r7, #23]
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d105      	bne.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002de0:	4b14      	ldr	r3, [pc, #80]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002de2:	69db      	ldr	r3, [r3, #28]
 8002de4:	4a13      	ldr	r2, [pc, #76]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002de6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002dea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 0302 	and.w	r3, r3, #2
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d008      	beq.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002df8:	4b0e      	ldr	r3, [pc, #56]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	490b      	ldr	r1, [pc, #44]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e06:	4313      	orrs	r3, r2
 8002e08:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 0310 	and.w	r3, r3, #16
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d008      	beq.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002e16:	4b07      	ldr	r3, [pc, #28]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	68db      	ldr	r3, [r3, #12]
 8002e22:	4904      	ldr	r1, [pc, #16]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e24:	4313      	orrs	r3, r2
 8002e26:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002e28:	2300      	movs	r3, #0
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3718      	adds	r7, #24
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	40021000 	.word	0x40021000
 8002e38:	40007000 	.word	0x40007000
 8002e3c:	42420440 	.word	0x42420440

08002e40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d101      	bne.n	8002e52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e042      	b.n	8002ed8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d106      	bne.n	8002e6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f7fd ff40 	bl	8000cec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2224      	movs	r2, #36	@ 0x24
 8002e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	68da      	ldr	r2, [r3, #12]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	f000 f971 	bl	800316c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	691a      	ldr	r2, [r3, #16]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	695a      	ldr	r2, [r3, #20]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002ea8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	68da      	ldr	r2, [r3, #12]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002eb8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2220      	movs	r2, #32
 8002ec4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2220      	movs	r2, #32
 8002ecc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002ed6:	2300      	movs	r3, #0
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3708      	adds	r7, #8
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}

08002ee0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b08a      	sub	sp, #40	@ 0x28
 8002ee4:	af02      	add	r7, sp, #8
 8002ee6:	60f8      	str	r0, [r7, #12]
 8002ee8:	60b9      	str	r1, [r7, #8]
 8002eea:	603b      	str	r3, [r7, #0]
 8002eec:	4613      	mov	r3, r2
 8002eee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002efa:	b2db      	uxtb	r3, r3
 8002efc:	2b20      	cmp	r3, #32
 8002efe:	d175      	bne.n	8002fec <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d002      	beq.n	8002f0c <HAL_UART_Transmit+0x2c>
 8002f06:	88fb      	ldrh	r3, [r7, #6]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d101      	bne.n	8002f10 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e06e      	b.n	8002fee <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2200      	movs	r2, #0
 8002f14:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2221      	movs	r2, #33	@ 0x21
 8002f1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f1e:	f7fe f85d 	bl	8000fdc <HAL_GetTick>
 8002f22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	88fa      	ldrh	r2, [r7, #6]
 8002f28:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	88fa      	ldrh	r2, [r7, #6]
 8002f2e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f38:	d108      	bne.n	8002f4c <HAL_UART_Transmit+0x6c>
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	691b      	ldr	r3, [r3, #16]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d104      	bne.n	8002f4c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002f42:	2300      	movs	r3, #0
 8002f44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	61bb      	str	r3, [r7, #24]
 8002f4a:	e003      	b.n	8002f54 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f50:	2300      	movs	r3, #0
 8002f52:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002f54:	e02e      	b.n	8002fb4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	9300      	str	r3, [sp, #0]
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	2180      	movs	r1, #128	@ 0x80
 8002f60:	68f8      	ldr	r0, [r7, #12]
 8002f62:	f000 f848 	bl	8002ff6 <UART_WaitOnFlagUntilTimeout>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d005      	beq.n	8002f78 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2220      	movs	r2, #32
 8002f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002f74:	2303      	movs	r3, #3
 8002f76:	e03a      	b.n	8002fee <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d10b      	bne.n	8002f96 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f7e:	69bb      	ldr	r3, [r7, #24]
 8002f80:	881b      	ldrh	r3, [r3, #0]
 8002f82:	461a      	mov	r2, r3
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f8c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002f8e:	69bb      	ldr	r3, [r7, #24]
 8002f90:	3302      	adds	r3, #2
 8002f92:	61bb      	str	r3, [r7, #24]
 8002f94:	e007      	b.n	8002fa6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	781a      	ldrb	r2, [r3, #0]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002faa:	b29b      	uxth	r3, r3
 8002fac:	3b01      	subs	r3, #1
 8002fae:	b29a      	uxth	r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d1cb      	bne.n	8002f56 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	9300      	str	r3, [sp, #0]
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	2140      	movs	r1, #64	@ 0x40
 8002fc8:	68f8      	ldr	r0, [r7, #12]
 8002fca:	f000 f814 	bl	8002ff6 <UART_WaitOnFlagUntilTimeout>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d005      	beq.n	8002fe0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2220      	movs	r2, #32
 8002fd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	e006      	b.n	8002fee <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	2220      	movs	r2, #32
 8002fe4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	e000      	b.n	8002fee <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002fec:	2302      	movs	r3, #2
  }
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	3720      	adds	r7, #32
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}

08002ff6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002ff6:	b580      	push	{r7, lr}
 8002ff8:	b086      	sub	sp, #24
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	60f8      	str	r0, [r7, #12]
 8002ffe:	60b9      	str	r1, [r7, #8]
 8003000:	603b      	str	r3, [r7, #0]
 8003002:	4613      	mov	r3, r2
 8003004:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003006:	e03b      	b.n	8003080 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003008:	6a3b      	ldr	r3, [r7, #32]
 800300a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800300e:	d037      	beq.n	8003080 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003010:	f7fd ffe4 	bl	8000fdc <HAL_GetTick>
 8003014:	4602      	mov	r2, r0
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	6a3a      	ldr	r2, [r7, #32]
 800301c:	429a      	cmp	r2, r3
 800301e:	d302      	bcc.n	8003026 <UART_WaitOnFlagUntilTimeout+0x30>
 8003020:	6a3b      	ldr	r3, [r7, #32]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d101      	bne.n	800302a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	e03a      	b.n	80030a0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	f003 0304 	and.w	r3, r3, #4
 8003034:	2b00      	cmp	r3, #0
 8003036:	d023      	beq.n	8003080 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	2b80      	cmp	r3, #128	@ 0x80
 800303c:	d020      	beq.n	8003080 <UART_WaitOnFlagUntilTimeout+0x8a>
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	2b40      	cmp	r3, #64	@ 0x40
 8003042:	d01d      	beq.n	8003080 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0308 	and.w	r3, r3, #8
 800304e:	2b08      	cmp	r3, #8
 8003050:	d116      	bne.n	8003080 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003052:	2300      	movs	r3, #0
 8003054:	617b      	str	r3, [r7, #20]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	617b      	str	r3, [r7, #20]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	617b      	str	r3, [r7, #20]
 8003066:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003068:	68f8      	ldr	r0, [r7, #12]
 800306a:	f000 f81d 	bl	80030a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2208      	movs	r2, #8
 8003072:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2200      	movs	r2, #0
 8003078:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e00f      	b.n	80030a0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	4013      	ands	r3, r2
 800308a:	68ba      	ldr	r2, [r7, #8]
 800308c:	429a      	cmp	r2, r3
 800308e:	bf0c      	ite	eq
 8003090:	2301      	moveq	r3, #1
 8003092:	2300      	movne	r3, #0
 8003094:	b2db      	uxtb	r3, r3
 8003096:	461a      	mov	r2, r3
 8003098:	79fb      	ldrb	r3, [r7, #7]
 800309a:	429a      	cmp	r2, r3
 800309c:	d0b4      	beq.n	8003008 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800309e:	2300      	movs	r3, #0
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3718      	adds	r7, #24
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}

080030a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b095      	sub	sp, #84	@ 0x54
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	330c      	adds	r3, #12
 80030b6:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030ba:	e853 3f00 	ldrex	r3, [r3]
 80030be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80030c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80030c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	330c      	adds	r3, #12
 80030ce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80030d0:	643a      	str	r2, [r7, #64]	@ 0x40
 80030d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80030d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80030d8:	e841 2300 	strex	r3, r2, [r1]
 80030dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80030de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d1e5      	bne.n	80030b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	3314      	adds	r3, #20
 80030ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ec:	6a3b      	ldr	r3, [r7, #32]
 80030ee:	e853 3f00 	ldrex	r3, [r3]
 80030f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	f023 0301 	bic.w	r3, r3, #1
 80030fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	3314      	adds	r3, #20
 8003102:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003104:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003106:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003108:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800310a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800310c:	e841 2300 	strex	r3, r2, [r1]
 8003110:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003114:	2b00      	cmp	r3, #0
 8003116:	d1e5      	bne.n	80030e4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800311c:	2b01      	cmp	r3, #1
 800311e:	d119      	bne.n	8003154 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	330c      	adds	r3, #12
 8003126:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	e853 3f00 	ldrex	r3, [r3]
 800312e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	f023 0310 	bic.w	r3, r3, #16
 8003136:	647b      	str	r3, [r7, #68]	@ 0x44
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	330c      	adds	r3, #12
 800313e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003140:	61ba      	str	r2, [r7, #24]
 8003142:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003144:	6979      	ldr	r1, [r7, #20]
 8003146:	69ba      	ldr	r2, [r7, #24]
 8003148:	e841 2300 	strex	r3, r2, [r1]
 800314c:	613b      	str	r3, [r7, #16]
   return(result);
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d1e5      	bne.n	8003120 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2220      	movs	r2, #32
 8003158:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003162:	bf00      	nop
 8003164:	3754      	adds	r7, #84	@ 0x54
 8003166:	46bd      	mov	sp, r7
 8003168:	bc80      	pop	{r7}
 800316a:	4770      	bx	lr

0800316c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	68da      	ldr	r2, [r3, #12]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	430a      	orrs	r2, r1
 8003188:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	689a      	ldr	r2, [r3, #8]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	691b      	ldr	r3, [r3, #16]
 8003192:	431a      	orrs	r2, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	695b      	ldr	r3, [r3, #20]
 8003198:	4313      	orrs	r3, r2
 800319a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80031a6:	f023 030c 	bic.w	r3, r3, #12
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	6812      	ldr	r2, [r2, #0]
 80031ae:	68b9      	ldr	r1, [r7, #8]
 80031b0:	430b      	orrs	r3, r1
 80031b2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	695b      	ldr	r3, [r3, #20]
 80031ba:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	699a      	ldr	r2, [r3, #24]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	430a      	orrs	r2, r1
 80031c8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a2c      	ldr	r2, [pc, #176]	@ (8003280 <UART_SetConfig+0x114>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d103      	bne.n	80031dc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80031d4:	f7ff fd4c 	bl	8002c70 <HAL_RCC_GetPCLK2Freq>
 80031d8:	60f8      	str	r0, [r7, #12]
 80031da:	e002      	b.n	80031e2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80031dc:	f7ff fd34 	bl	8002c48 <HAL_RCC_GetPCLK1Freq>
 80031e0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80031e2:	68fa      	ldr	r2, [r7, #12]
 80031e4:	4613      	mov	r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	4413      	add	r3, r2
 80031ea:	009a      	lsls	r2, r3, #2
 80031ec:	441a      	add	r2, r3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80031f8:	4a22      	ldr	r2, [pc, #136]	@ (8003284 <UART_SetConfig+0x118>)
 80031fa:	fba2 2303 	umull	r2, r3, r2, r3
 80031fe:	095b      	lsrs	r3, r3, #5
 8003200:	0119      	lsls	r1, r3, #4
 8003202:	68fa      	ldr	r2, [r7, #12]
 8003204:	4613      	mov	r3, r2
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	4413      	add	r3, r2
 800320a:	009a      	lsls	r2, r3, #2
 800320c:	441a      	add	r2, r3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	fbb2 f2f3 	udiv	r2, r2, r3
 8003218:	4b1a      	ldr	r3, [pc, #104]	@ (8003284 <UART_SetConfig+0x118>)
 800321a:	fba3 0302 	umull	r0, r3, r3, r2
 800321e:	095b      	lsrs	r3, r3, #5
 8003220:	2064      	movs	r0, #100	@ 0x64
 8003222:	fb00 f303 	mul.w	r3, r0, r3
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	011b      	lsls	r3, r3, #4
 800322a:	3332      	adds	r3, #50	@ 0x32
 800322c:	4a15      	ldr	r2, [pc, #84]	@ (8003284 <UART_SetConfig+0x118>)
 800322e:	fba2 2303 	umull	r2, r3, r2, r3
 8003232:	095b      	lsrs	r3, r3, #5
 8003234:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003238:	4419      	add	r1, r3
 800323a:	68fa      	ldr	r2, [r7, #12]
 800323c:	4613      	mov	r3, r2
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	4413      	add	r3, r2
 8003242:	009a      	lsls	r2, r3, #2
 8003244:	441a      	add	r2, r3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003250:	4b0c      	ldr	r3, [pc, #48]	@ (8003284 <UART_SetConfig+0x118>)
 8003252:	fba3 0302 	umull	r0, r3, r3, r2
 8003256:	095b      	lsrs	r3, r3, #5
 8003258:	2064      	movs	r0, #100	@ 0x64
 800325a:	fb00 f303 	mul.w	r3, r0, r3
 800325e:	1ad3      	subs	r3, r2, r3
 8003260:	011b      	lsls	r3, r3, #4
 8003262:	3332      	adds	r3, #50	@ 0x32
 8003264:	4a07      	ldr	r2, [pc, #28]	@ (8003284 <UART_SetConfig+0x118>)
 8003266:	fba2 2303 	umull	r2, r3, r2, r3
 800326a:	095b      	lsrs	r3, r3, #5
 800326c:	f003 020f 	and.w	r2, r3, #15
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	440a      	add	r2, r1
 8003276:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003278:	bf00      	nop
 800327a:	3710      	adds	r7, #16
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}
 8003280:	40013800 	.word	0x40013800
 8003284:	51eb851f 	.word	0x51eb851f

08003288 <siprintf>:
 8003288:	b40e      	push	{r1, r2, r3}
 800328a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800328e:	b510      	push	{r4, lr}
 8003290:	2400      	movs	r4, #0
 8003292:	b09d      	sub	sp, #116	@ 0x74
 8003294:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003296:	9002      	str	r0, [sp, #8]
 8003298:	9006      	str	r0, [sp, #24]
 800329a:	9107      	str	r1, [sp, #28]
 800329c:	9104      	str	r1, [sp, #16]
 800329e:	4809      	ldr	r0, [pc, #36]	@ (80032c4 <siprintf+0x3c>)
 80032a0:	4909      	ldr	r1, [pc, #36]	@ (80032c8 <siprintf+0x40>)
 80032a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80032a6:	9105      	str	r1, [sp, #20]
 80032a8:	6800      	ldr	r0, [r0, #0]
 80032aa:	a902      	add	r1, sp, #8
 80032ac:	9301      	str	r3, [sp, #4]
 80032ae:	941b      	str	r4, [sp, #108]	@ 0x6c
 80032b0:	f000 f89c 	bl	80033ec <_svfiprintf_r>
 80032b4:	9b02      	ldr	r3, [sp, #8]
 80032b6:	701c      	strb	r4, [r3, #0]
 80032b8:	b01d      	add	sp, #116	@ 0x74
 80032ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032be:	b003      	add	sp, #12
 80032c0:	4770      	bx	lr
 80032c2:	bf00      	nop
 80032c4:	2000000c 	.word	0x2000000c
 80032c8:	ffff0208 	.word	0xffff0208

080032cc <memset>:
 80032cc:	4603      	mov	r3, r0
 80032ce:	4402      	add	r2, r0
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d100      	bne.n	80032d6 <memset+0xa>
 80032d4:	4770      	bx	lr
 80032d6:	f803 1b01 	strb.w	r1, [r3], #1
 80032da:	e7f9      	b.n	80032d0 <memset+0x4>

080032dc <__errno>:
 80032dc:	4b01      	ldr	r3, [pc, #4]	@ (80032e4 <__errno+0x8>)
 80032de:	6818      	ldr	r0, [r3, #0]
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop
 80032e4:	2000000c 	.word	0x2000000c

080032e8 <__libc_init_array>:
 80032e8:	b570      	push	{r4, r5, r6, lr}
 80032ea:	2600      	movs	r6, #0
 80032ec:	4d0c      	ldr	r5, [pc, #48]	@ (8003320 <__libc_init_array+0x38>)
 80032ee:	4c0d      	ldr	r4, [pc, #52]	@ (8003324 <__libc_init_array+0x3c>)
 80032f0:	1b64      	subs	r4, r4, r5
 80032f2:	10a4      	asrs	r4, r4, #2
 80032f4:	42a6      	cmp	r6, r4
 80032f6:	d109      	bne.n	800330c <__libc_init_array+0x24>
 80032f8:	f000 fc76 	bl	8003be8 <_init>
 80032fc:	2600      	movs	r6, #0
 80032fe:	4d0a      	ldr	r5, [pc, #40]	@ (8003328 <__libc_init_array+0x40>)
 8003300:	4c0a      	ldr	r4, [pc, #40]	@ (800332c <__libc_init_array+0x44>)
 8003302:	1b64      	subs	r4, r4, r5
 8003304:	10a4      	asrs	r4, r4, #2
 8003306:	42a6      	cmp	r6, r4
 8003308:	d105      	bne.n	8003316 <__libc_init_array+0x2e>
 800330a:	bd70      	pop	{r4, r5, r6, pc}
 800330c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003310:	4798      	blx	r3
 8003312:	3601      	adds	r6, #1
 8003314:	e7ee      	b.n	80032f4 <__libc_init_array+0xc>
 8003316:	f855 3b04 	ldr.w	r3, [r5], #4
 800331a:	4798      	blx	r3
 800331c:	3601      	adds	r6, #1
 800331e:	e7f2      	b.n	8003306 <__libc_init_array+0x1e>
 8003320:	08003db4 	.word	0x08003db4
 8003324:	08003db4 	.word	0x08003db4
 8003328:	08003db4 	.word	0x08003db4
 800332c:	08003db8 	.word	0x08003db8

08003330 <__retarget_lock_acquire_recursive>:
 8003330:	4770      	bx	lr

08003332 <__retarget_lock_release_recursive>:
 8003332:	4770      	bx	lr

08003334 <__ssputs_r>:
 8003334:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003338:	461f      	mov	r7, r3
 800333a:	688e      	ldr	r6, [r1, #8]
 800333c:	4682      	mov	sl, r0
 800333e:	42be      	cmp	r6, r7
 8003340:	460c      	mov	r4, r1
 8003342:	4690      	mov	r8, r2
 8003344:	680b      	ldr	r3, [r1, #0]
 8003346:	d82d      	bhi.n	80033a4 <__ssputs_r+0x70>
 8003348:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800334c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003350:	d026      	beq.n	80033a0 <__ssputs_r+0x6c>
 8003352:	6965      	ldr	r5, [r4, #20]
 8003354:	6909      	ldr	r1, [r1, #16]
 8003356:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800335a:	eba3 0901 	sub.w	r9, r3, r1
 800335e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003362:	1c7b      	adds	r3, r7, #1
 8003364:	444b      	add	r3, r9
 8003366:	106d      	asrs	r5, r5, #1
 8003368:	429d      	cmp	r5, r3
 800336a:	bf38      	it	cc
 800336c:	461d      	movcc	r5, r3
 800336e:	0553      	lsls	r3, r2, #21
 8003370:	d527      	bpl.n	80033c2 <__ssputs_r+0x8e>
 8003372:	4629      	mov	r1, r5
 8003374:	f000 f958 	bl	8003628 <_malloc_r>
 8003378:	4606      	mov	r6, r0
 800337a:	b360      	cbz	r0, 80033d6 <__ssputs_r+0xa2>
 800337c:	464a      	mov	r2, r9
 800337e:	6921      	ldr	r1, [r4, #16]
 8003380:	f000 fbd4 	bl	8003b2c <memcpy>
 8003384:	89a3      	ldrh	r3, [r4, #12]
 8003386:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800338a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800338e:	81a3      	strh	r3, [r4, #12]
 8003390:	6126      	str	r6, [r4, #16]
 8003392:	444e      	add	r6, r9
 8003394:	6026      	str	r6, [r4, #0]
 8003396:	463e      	mov	r6, r7
 8003398:	6165      	str	r5, [r4, #20]
 800339a:	eba5 0509 	sub.w	r5, r5, r9
 800339e:	60a5      	str	r5, [r4, #8]
 80033a0:	42be      	cmp	r6, r7
 80033a2:	d900      	bls.n	80033a6 <__ssputs_r+0x72>
 80033a4:	463e      	mov	r6, r7
 80033a6:	4632      	mov	r2, r6
 80033a8:	4641      	mov	r1, r8
 80033aa:	6820      	ldr	r0, [r4, #0]
 80033ac:	f000 fb86 	bl	8003abc <memmove>
 80033b0:	2000      	movs	r0, #0
 80033b2:	68a3      	ldr	r3, [r4, #8]
 80033b4:	1b9b      	subs	r3, r3, r6
 80033b6:	60a3      	str	r3, [r4, #8]
 80033b8:	6823      	ldr	r3, [r4, #0]
 80033ba:	4433      	add	r3, r6
 80033bc:	6023      	str	r3, [r4, #0]
 80033be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033c2:	462a      	mov	r2, r5
 80033c4:	f000 fb4c 	bl	8003a60 <_realloc_r>
 80033c8:	4606      	mov	r6, r0
 80033ca:	2800      	cmp	r0, #0
 80033cc:	d1e0      	bne.n	8003390 <__ssputs_r+0x5c>
 80033ce:	4650      	mov	r0, sl
 80033d0:	6921      	ldr	r1, [r4, #16]
 80033d2:	f000 fbb9 	bl	8003b48 <_free_r>
 80033d6:	230c      	movs	r3, #12
 80033d8:	f8ca 3000 	str.w	r3, [sl]
 80033dc:	89a3      	ldrh	r3, [r4, #12]
 80033de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80033e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80033e6:	81a3      	strh	r3, [r4, #12]
 80033e8:	e7e9      	b.n	80033be <__ssputs_r+0x8a>
	...

080033ec <_svfiprintf_r>:
 80033ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033f0:	4698      	mov	r8, r3
 80033f2:	898b      	ldrh	r3, [r1, #12]
 80033f4:	4607      	mov	r7, r0
 80033f6:	061b      	lsls	r3, r3, #24
 80033f8:	460d      	mov	r5, r1
 80033fa:	4614      	mov	r4, r2
 80033fc:	b09d      	sub	sp, #116	@ 0x74
 80033fe:	d510      	bpl.n	8003422 <_svfiprintf_r+0x36>
 8003400:	690b      	ldr	r3, [r1, #16]
 8003402:	b973      	cbnz	r3, 8003422 <_svfiprintf_r+0x36>
 8003404:	2140      	movs	r1, #64	@ 0x40
 8003406:	f000 f90f 	bl	8003628 <_malloc_r>
 800340a:	6028      	str	r0, [r5, #0]
 800340c:	6128      	str	r0, [r5, #16]
 800340e:	b930      	cbnz	r0, 800341e <_svfiprintf_r+0x32>
 8003410:	230c      	movs	r3, #12
 8003412:	603b      	str	r3, [r7, #0]
 8003414:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003418:	b01d      	add	sp, #116	@ 0x74
 800341a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800341e:	2340      	movs	r3, #64	@ 0x40
 8003420:	616b      	str	r3, [r5, #20]
 8003422:	2300      	movs	r3, #0
 8003424:	9309      	str	r3, [sp, #36]	@ 0x24
 8003426:	2320      	movs	r3, #32
 8003428:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800342c:	2330      	movs	r3, #48	@ 0x30
 800342e:	f04f 0901 	mov.w	r9, #1
 8003432:	f8cd 800c 	str.w	r8, [sp, #12]
 8003436:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80035d0 <_svfiprintf_r+0x1e4>
 800343a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800343e:	4623      	mov	r3, r4
 8003440:	469a      	mov	sl, r3
 8003442:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003446:	b10a      	cbz	r2, 800344c <_svfiprintf_r+0x60>
 8003448:	2a25      	cmp	r2, #37	@ 0x25
 800344a:	d1f9      	bne.n	8003440 <_svfiprintf_r+0x54>
 800344c:	ebba 0b04 	subs.w	fp, sl, r4
 8003450:	d00b      	beq.n	800346a <_svfiprintf_r+0x7e>
 8003452:	465b      	mov	r3, fp
 8003454:	4622      	mov	r2, r4
 8003456:	4629      	mov	r1, r5
 8003458:	4638      	mov	r0, r7
 800345a:	f7ff ff6b 	bl	8003334 <__ssputs_r>
 800345e:	3001      	adds	r0, #1
 8003460:	f000 80a7 	beq.w	80035b2 <_svfiprintf_r+0x1c6>
 8003464:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003466:	445a      	add	r2, fp
 8003468:	9209      	str	r2, [sp, #36]	@ 0x24
 800346a:	f89a 3000 	ldrb.w	r3, [sl]
 800346e:	2b00      	cmp	r3, #0
 8003470:	f000 809f 	beq.w	80035b2 <_svfiprintf_r+0x1c6>
 8003474:	2300      	movs	r3, #0
 8003476:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800347a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800347e:	f10a 0a01 	add.w	sl, sl, #1
 8003482:	9304      	str	r3, [sp, #16]
 8003484:	9307      	str	r3, [sp, #28]
 8003486:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800348a:	931a      	str	r3, [sp, #104]	@ 0x68
 800348c:	4654      	mov	r4, sl
 800348e:	2205      	movs	r2, #5
 8003490:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003494:	484e      	ldr	r0, [pc, #312]	@ (80035d0 <_svfiprintf_r+0x1e4>)
 8003496:	f000 fb3b 	bl	8003b10 <memchr>
 800349a:	9a04      	ldr	r2, [sp, #16]
 800349c:	b9d8      	cbnz	r0, 80034d6 <_svfiprintf_r+0xea>
 800349e:	06d0      	lsls	r0, r2, #27
 80034a0:	bf44      	itt	mi
 80034a2:	2320      	movmi	r3, #32
 80034a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80034a8:	0711      	lsls	r1, r2, #28
 80034aa:	bf44      	itt	mi
 80034ac:	232b      	movmi	r3, #43	@ 0x2b
 80034ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80034b2:	f89a 3000 	ldrb.w	r3, [sl]
 80034b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80034b8:	d015      	beq.n	80034e6 <_svfiprintf_r+0xfa>
 80034ba:	4654      	mov	r4, sl
 80034bc:	2000      	movs	r0, #0
 80034be:	f04f 0c0a 	mov.w	ip, #10
 80034c2:	9a07      	ldr	r2, [sp, #28]
 80034c4:	4621      	mov	r1, r4
 80034c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80034ca:	3b30      	subs	r3, #48	@ 0x30
 80034cc:	2b09      	cmp	r3, #9
 80034ce:	d94b      	bls.n	8003568 <_svfiprintf_r+0x17c>
 80034d0:	b1b0      	cbz	r0, 8003500 <_svfiprintf_r+0x114>
 80034d2:	9207      	str	r2, [sp, #28]
 80034d4:	e014      	b.n	8003500 <_svfiprintf_r+0x114>
 80034d6:	eba0 0308 	sub.w	r3, r0, r8
 80034da:	fa09 f303 	lsl.w	r3, r9, r3
 80034de:	4313      	orrs	r3, r2
 80034e0:	46a2      	mov	sl, r4
 80034e2:	9304      	str	r3, [sp, #16]
 80034e4:	e7d2      	b.n	800348c <_svfiprintf_r+0xa0>
 80034e6:	9b03      	ldr	r3, [sp, #12]
 80034e8:	1d19      	adds	r1, r3, #4
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	9103      	str	r1, [sp, #12]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	bfbb      	ittet	lt
 80034f2:	425b      	neglt	r3, r3
 80034f4:	f042 0202 	orrlt.w	r2, r2, #2
 80034f8:	9307      	strge	r3, [sp, #28]
 80034fa:	9307      	strlt	r3, [sp, #28]
 80034fc:	bfb8      	it	lt
 80034fe:	9204      	strlt	r2, [sp, #16]
 8003500:	7823      	ldrb	r3, [r4, #0]
 8003502:	2b2e      	cmp	r3, #46	@ 0x2e
 8003504:	d10a      	bne.n	800351c <_svfiprintf_r+0x130>
 8003506:	7863      	ldrb	r3, [r4, #1]
 8003508:	2b2a      	cmp	r3, #42	@ 0x2a
 800350a:	d132      	bne.n	8003572 <_svfiprintf_r+0x186>
 800350c:	9b03      	ldr	r3, [sp, #12]
 800350e:	3402      	adds	r4, #2
 8003510:	1d1a      	adds	r2, r3, #4
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	9203      	str	r2, [sp, #12]
 8003516:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800351a:	9305      	str	r3, [sp, #20]
 800351c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80035d4 <_svfiprintf_r+0x1e8>
 8003520:	2203      	movs	r2, #3
 8003522:	4650      	mov	r0, sl
 8003524:	7821      	ldrb	r1, [r4, #0]
 8003526:	f000 faf3 	bl	8003b10 <memchr>
 800352a:	b138      	cbz	r0, 800353c <_svfiprintf_r+0x150>
 800352c:	2240      	movs	r2, #64	@ 0x40
 800352e:	9b04      	ldr	r3, [sp, #16]
 8003530:	eba0 000a 	sub.w	r0, r0, sl
 8003534:	4082      	lsls	r2, r0
 8003536:	4313      	orrs	r3, r2
 8003538:	3401      	adds	r4, #1
 800353a:	9304      	str	r3, [sp, #16]
 800353c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003540:	2206      	movs	r2, #6
 8003542:	4825      	ldr	r0, [pc, #148]	@ (80035d8 <_svfiprintf_r+0x1ec>)
 8003544:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003548:	f000 fae2 	bl	8003b10 <memchr>
 800354c:	2800      	cmp	r0, #0
 800354e:	d036      	beq.n	80035be <_svfiprintf_r+0x1d2>
 8003550:	4b22      	ldr	r3, [pc, #136]	@ (80035dc <_svfiprintf_r+0x1f0>)
 8003552:	bb1b      	cbnz	r3, 800359c <_svfiprintf_r+0x1b0>
 8003554:	9b03      	ldr	r3, [sp, #12]
 8003556:	3307      	adds	r3, #7
 8003558:	f023 0307 	bic.w	r3, r3, #7
 800355c:	3308      	adds	r3, #8
 800355e:	9303      	str	r3, [sp, #12]
 8003560:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003562:	4433      	add	r3, r6
 8003564:	9309      	str	r3, [sp, #36]	@ 0x24
 8003566:	e76a      	b.n	800343e <_svfiprintf_r+0x52>
 8003568:	460c      	mov	r4, r1
 800356a:	2001      	movs	r0, #1
 800356c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003570:	e7a8      	b.n	80034c4 <_svfiprintf_r+0xd8>
 8003572:	2300      	movs	r3, #0
 8003574:	f04f 0c0a 	mov.w	ip, #10
 8003578:	4619      	mov	r1, r3
 800357a:	3401      	adds	r4, #1
 800357c:	9305      	str	r3, [sp, #20]
 800357e:	4620      	mov	r0, r4
 8003580:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003584:	3a30      	subs	r2, #48	@ 0x30
 8003586:	2a09      	cmp	r2, #9
 8003588:	d903      	bls.n	8003592 <_svfiprintf_r+0x1a6>
 800358a:	2b00      	cmp	r3, #0
 800358c:	d0c6      	beq.n	800351c <_svfiprintf_r+0x130>
 800358e:	9105      	str	r1, [sp, #20]
 8003590:	e7c4      	b.n	800351c <_svfiprintf_r+0x130>
 8003592:	4604      	mov	r4, r0
 8003594:	2301      	movs	r3, #1
 8003596:	fb0c 2101 	mla	r1, ip, r1, r2
 800359a:	e7f0      	b.n	800357e <_svfiprintf_r+0x192>
 800359c:	ab03      	add	r3, sp, #12
 800359e:	9300      	str	r3, [sp, #0]
 80035a0:	462a      	mov	r2, r5
 80035a2:	4638      	mov	r0, r7
 80035a4:	4b0e      	ldr	r3, [pc, #56]	@ (80035e0 <_svfiprintf_r+0x1f4>)
 80035a6:	a904      	add	r1, sp, #16
 80035a8:	f3af 8000 	nop.w
 80035ac:	1c42      	adds	r2, r0, #1
 80035ae:	4606      	mov	r6, r0
 80035b0:	d1d6      	bne.n	8003560 <_svfiprintf_r+0x174>
 80035b2:	89ab      	ldrh	r3, [r5, #12]
 80035b4:	065b      	lsls	r3, r3, #25
 80035b6:	f53f af2d 	bmi.w	8003414 <_svfiprintf_r+0x28>
 80035ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80035bc:	e72c      	b.n	8003418 <_svfiprintf_r+0x2c>
 80035be:	ab03      	add	r3, sp, #12
 80035c0:	9300      	str	r3, [sp, #0]
 80035c2:	462a      	mov	r2, r5
 80035c4:	4638      	mov	r0, r7
 80035c6:	4b06      	ldr	r3, [pc, #24]	@ (80035e0 <_svfiprintf_r+0x1f4>)
 80035c8:	a904      	add	r1, sp, #16
 80035ca:	f000 f91f 	bl	800380c <_printf_i>
 80035ce:	e7ed      	b.n	80035ac <_svfiprintf_r+0x1c0>
 80035d0:	08003d76 	.word	0x08003d76
 80035d4:	08003d7c 	.word	0x08003d7c
 80035d8:	08003d80 	.word	0x08003d80
 80035dc:	00000000 	.word	0x00000000
 80035e0:	08003335 	.word	0x08003335

080035e4 <sbrk_aligned>:
 80035e4:	b570      	push	{r4, r5, r6, lr}
 80035e6:	4e0f      	ldr	r6, [pc, #60]	@ (8003624 <sbrk_aligned+0x40>)
 80035e8:	460c      	mov	r4, r1
 80035ea:	6831      	ldr	r1, [r6, #0]
 80035ec:	4605      	mov	r5, r0
 80035ee:	b911      	cbnz	r1, 80035f6 <sbrk_aligned+0x12>
 80035f0:	f000 fa7e 	bl	8003af0 <_sbrk_r>
 80035f4:	6030      	str	r0, [r6, #0]
 80035f6:	4621      	mov	r1, r4
 80035f8:	4628      	mov	r0, r5
 80035fa:	f000 fa79 	bl	8003af0 <_sbrk_r>
 80035fe:	1c43      	adds	r3, r0, #1
 8003600:	d103      	bne.n	800360a <sbrk_aligned+0x26>
 8003602:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003606:	4620      	mov	r0, r4
 8003608:	bd70      	pop	{r4, r5, r6, pc}
 800360a:	1cc4      	adds	r4, r0, #3
 800360c:	f024 0403 	bic.w	r4, r4, #3
 8003610:	42a0      	cmp	r0, r4
 8003612:	d0f8      	beq.n	8003606 <sbrk_aligned+0x22>
 8003614:	1a21      	subs	r1, r4, r0
 8003616:	4628      	mov	r0, r5
 8003618:	f000 fa6a 	bl	8003af0 <_sbrk_r>
 800361c:	3001      	adds	r0, #1
 800361e:	d1f2      	bne.n	8003606 <sbrk_aligned+0x22>
 8003620:	e7ef      	b.n	8003602 <sbrk_aligned+0x1e>
 8003622:	bf00      	nop
 8003624:	2000031c 	.word	0x2000031c

08003628 <_malloc_r>:
 8003628:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800362c:	1ccd      	adds	r5, r1, #3
 800362e:	f025 0503 	bic.w	r5, r5, #3
 8003632:	3508      	adds	r5, #8
 8003634:	2d0c      	cmp	r5, #12
 8003636:	bf38      	it	cc
 8003638:	250c      	movcc	r5, #12
 800363a:	2d00      	cmp	r5, #0
 800363c:	4606      	mov	r6, r0
 800363e:	db01      	blt.n	8003644 <_malloc_r+0x1c>
 8003640:	42a9      	cmp	r1, r5
 8003642:	d904      	bls.n	800364e <_malloc_r+0x26>
 8003644:	230c      	movs	r3, #12
 8003646:	6033      	str	r3, [r6, #0]
 8003648:	2000      	movs	r0, #0
 800364a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800364e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003724 <_malloc_r+0xfc>
 8003652:	f000 f9f9 	bl	8003a48 <__malloc_lock>
 8003656:	f8d8 3000 	ldr.w	r3, [r8]
 800365a:	461c      	mov	r4, r3
 800365c:	bb44      	cbnz	r4, 80036b0 <_malloc_r+0x88>
 800365e:	4629      	mov	r1, r5
 8003660:	4630      	mov	r0, r6
 8003662:	f7ff ffbf 	bl	80035e4 <sbrk_aligned>
 8003666:	1c43      	adds	r3, r0, #1
 8003668:	4604      	mov	r4, r0
 800366a:	d158      	bne.n	800371e <_malloc_r+0xf6>
 800366c:	f8d8 4000 	ldr.w	r4, [r8]
 8003670:	4627      	mov	r7, r4
 8003672:	2f00      	cmp	r7, #0
 8003674:	d143      	bne.n	80036fe <_malloc_r+0xd6>
 8003676:	2c00      	cmp	r4, #0
 8003678:	d04b      	beq.n	8003712 <_malloc_r+0xea>
 800367a:	6823      	ldr	r3, [r4, #0]
 800367c:	4639      	mov	r1, r7
 800367e:	4630      	mov	r0, r6
 8003680:	eb04 0903 	add.w	r9, r4, r3
 8003684:	f000 fa34 	bl	8003af0 <_sbrk_r>
 8003688:	4581      	cmp	r9, r0
 800368a:	d142      	bne.n	8003712 <_malloc_r+0xea>
 800368c:	6821      	ldr	r1, [r4, #0]
 800368e:	4630      	mov	r0, r6
 8003690:	1a6d      	subs	r5, r5, r1
 8003692:	4629      	mov	r1, r5
 8003694:	f7ff ffa6 	bl	80035e4 <sbrk_aligned>
 8003698:	3001      	adds	r0, #1
 800369a:	d03a      	beq.n	8003712 <_malloc_r+0xea>
 800369c:	6823      	ldr	r3, [r4, #0]
 800369e:	442b      	add	r3, r5
 80036a0:	6023      	str	r3, [r4, #0]
 80036a2:	f8d8 3000 	ldr.w	r3, [r8]
 80036a6:	685a      	ldr	r2, [r3, #4]
 80036a8:	bb62      	cbnz	r2, 8003704 <_malloc_r+0xdc>
 80036aa:	f8c8 7000 	str.w	r7, [r8]
 80036ae:	e00f      	b.n	80036d0 <_malloc_r+0xa8>
 80036b0:	6822      	ldr	r2, [r4, #0]
 80036b2:	1b52      	subs	r2, r2, r5
 80036b4:	d420      	bmi.n	80036f8 <_malloc_r+0xd0>
 80036b6:	2a0b      	cmp	r2, #11
 80036b8:	d917      	bls.n	80036ea <_malloc_r+0xc2>
 80036ba:	1961      	adds	r1, r4, r5
 80036bc:	42a3      	cmp	r3, r4
 80036be:	6025      	str	r5, [r4, #0]
 80036c0:	bf18      	it	ne
 80036c2:	6059      	strne	r1, [r3, #4]
 80036c4:	6863      	ldr	r3, [r4, #4]
 80036c6:	bf08      	it	eq
 80036c8:	f8c8 1000 	streq.w	r1, [r8]
 80036cc:	5162      	str	r2, [r4, r5]
 80036ce:	604b      	str	r3, [r1, #4]
 80036d0:	4630      	mov	r0, r6
 80036d2:	f000 f9bf 	bl	8003a54 <__malloc_unlock>
 80036d6:	f104 000b 	add.w	r0, r4, #11
 80036da:	1d23      	adds	r3, r4, #4
 80036dc:	f020 0007 	bic.w	r0, r0, #7
 80036e0:	1ac2      	subs	r2, r0, r3
 80036e2:	bf1c      	itt	ne
 80036e4:	1a1b      	subne	r3, r3, r0
 80036e6:	50a3      	strne	r3, [r4, r2]
 80036e8:	e7af      	b.n	800364a <_malloc_r+0x22>
 80036ea:	6862      	ldr	r2, [r4, #4]
 80036ec:	42a3      	cmp	r3, r4
 80036ee:	bf0c      	ite	eq
 80036f0:	f8c8 2000 	streq.w	r2, [r8]
 80036f4:	605a      	strne	r2, [r3, #4]
 80036f6:	e7eb      	b.n	80036d0 <_malloc_r+0xa8>
 80036f8:	4623      	mov	r3, r4
 80036fa:	6864      	ldr	r4, [r4, #4]
 80036fc:	e7ae      	b.n	800365c <_malloc_r+0x34>
 80036fe:	463c      	mov	r4, r7
 8003700:	687f      	ldr	r7, [r7, #4]
 8003702:	e7b6      	b.n	8003672 <_malloc_r+0x4a>
 8003704:	461a      	mov	r2, r3
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	42a3      	cmp	r3, r4
 800370a:	d1fb      	bne.n	8003704 <_malloc_r+0xdc>
 800370c:	2300      	movs	r3, #0
 800370e:	6053      	str	r3, [r2, #4]
 8003710:	e7de      	b.n	80036d0 <_malloc_r+0xa8>
 8003712:	230c      	movs	r3, #12
 8003714:	4630      	mov	r0, r6
 8003716:	6033      	str	r3, [r6, #0]
 8003718:	f000 f99c 	bl	8003a54 <__malloc_unlock>
 800371c:	e794      	b.n	8003648 <_malloc_r+0x20>
 800371e:	6005      	str	r5, [r0, #0]
 8003720:	e7d6      	b.n	80036d0 <_malloc_r+0xa8>
 8003722:	bf00      	nop
 8003724:	20000320 	.word	0x20000320

08003728 <_printf_common>:
 8003728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800372c:	4616      	mov	r6, r2
 800372e:	4698      	mov	r8, r3
 8003730:	688a      	ldr	r2, [r1, #8]
 8003732:	690b      	ldr	r3, [r1, #16]
 8003734:	4607      	mov	r7, r0
 8003736:	4293      	cmp	r3, r2
 8003738:	bfb8      	it	lt
 800373a:	4613      	movlt	r3, r2
 800373c:	6033      	str	r3, [r6, #0]
 800373e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003742:	460c      	mov	r4, r1
 8003744:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003748:	b10a      	cbz	r2, 800374e <_printf_common+0x26>
 800374a:	3301      	adds	r3, #1
 800374c:	6033      	str	r3, [r6, #0]
 800374e:	6823      	ldr	r3, [r4, #0]
 8003750:	0699      	lsls	r1, r3, #26
 8003752:	bf42      	ittt	mi
 8003754:	6833      	ldrmi	r3, [r6, #0]
 8003756:	3302      	addmi	r3, #2
 8003758:	6033      	strmi	r3, [r6, #0]
 800375a:	6825      	ldr	r5, [r4, #0]
 800375c:	f015 0506 	ands.w	r5, r5, #6
 8003760:	d106      	bne.n	8003770 <_printf_common+0x48>
 8003762:	f104 0a19 	add.w	sl, r4, #25
 8003766:	68e3      	ldr	r3, [r4, #12]
 8003768:	6832      	ldr	r2, [r6, #0]
 800376a:	1a9b      	subs	r3, r3, r2
 800376c:	42ab      	cmp	r3, r5
 800376e:	dc2b      	bgt.n	80037c8 <_printf_common+0xa0>
 8003770:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003774:	6822      	ldr	r2, [r4, #0]
 8003776:	3b00      	subs	r3, #0
 8003778:	bf18      	it	ne
 800377a:	2301      	movne	r3, #1
 800377c:	0692      	lsls	r2, r2, #26
 800377e:	d430      	bmi.n	80037e2 <_printf_common+0xba>
 8003780:	4641      	mov	r1, r8
 8003782:	4638      	mov	r0, r7
 8003784:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003788:	47c8      	blx	r9
 800378a:	3001      	adds	r0, #1
 800378c:	d023      	beq.n	80037d6 <_printf_common+0xae>
 800378e:	6823      	ldr	r3, [r4, #0]
 8003790:	6922      	ldr	r2, [r4, #16]
 8003792:	f003 0306 	and.w	r3, r3, #6
 8003796:	2b04      	cmp	r3, #4
 8003798:	bf14      	ite	ne
 800379a:	2500      	movne	r5, #0
 800379c:	6833      	ldreq	r3, [r6, #0]
 800379e:	f04f 0600 	mov.w	r6, #0
 80037a2:	bf08      	it	eq
 80037a4:	68e5      	ldreq	r5, [r4, #12]
 80037a6:	f104 041a 	add.w	r4, r4, #26
 80037aa:	bf08      	it	eq
 80037ac:	1aed      	subeq	r5, r5, r3
 80037ae:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80037b2:	bf08      	it	eq
 80037b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80037b8:	4293      	cmp	r3, r2
 80037ba:	bfc4      	itt	gt
 80037bc:	1a9b      	subgt	r3, r3, r2
 80037be:	18ed      	addgt	r5, r5, r3
 80037c0:	42b5      	cmp	r5, r6
 80037c2:	d11a      	bne.n	80037fa <_printf_common+0xd2>
 80037c4:	2000      	movs	r0, #0
 80037c6:	e008      	b.n	80037da <_printf_common+0xb2>
 80037c8:	2301      	movs	r3, #1
 80037ca:	4652      	mov	r2, sl
 80037cc:	4641      	mov	r1, r8
 80037ce:	4638      	mov	r0, r7
 80037d0:	47c8      	blx	r9
 80037d2:	3001      	adds	r0, #1
 80037d4:	d103      	bne.n	80037de <_printf_common+0xb6>
 80037d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80037da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037de:	3501      	adds	r5, #1
 80037e0:	e7c1      	b.n	8003766 <_printf_common+0x3e>
 80037e2:	2030      	movs	r0, #48	@ 0x30
 80037e4:	18e1      	adds	r1, r4, r3
 80037e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80037ea:	1c5a      	adds	r2, r3, #1
 80037ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80037f0:	4422      	add	r2, r4
 80037f2:	3302      	adds	r3, #2
 80037f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80037f8:	e7c2      	b.n	8003780 <_printf_common+0x58>
 80037fa:	2301      	movs	r3, #1
 80037fc:	4622      	mov	r2, r4
 80037fe:	4641      	mov	r1, r8
 8003800:	4638      	mov	r0, r7
 8003802:	47c8      	blx	r9
 8003804:	3001      	adds	r0, #1
 8003806:	d0e6      	beq.n	80037d6 <_printf_common+0xae>
 8003808:	3601      	adds	r6, #1
 800380a:	e7d9      	b.n	80037c0 <_printf_common+0x98>

0800380c <_printf_i>:
 800380c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003810:	7e0f      	ldrb	r7, [r1, #24]
 8003812:	4691      	mov	r9, r2
 8003814:	2f78      	cmp	r7, #120	@ 0x78
 8003816:	4680      	mov	r8, r0
 8003818:	460c      	mov	r4, r1
 800381a:	469a      	mov	sl, r3
 800381c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800381e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003822:	d807      	bhi.n	8003834 <_printf_i+0x28>
 8003824:	2f62      	cmp	r7, #98	@ 0x62
 8003826:	d80a      	bhi.n	800383e <_printf_i+0x32>
 8003828:	2f00      	cmp	r7, #0
 800382a:	f000 80d1 	beq.w	80039d0 <_printf_i+0x1c4>
 800382e:	2f58      	cmp	r7, #88	@ 0x58
 8003830:	f000 80b8 	beq.w	80039a4 <_printf_i+0x198>
 8003834:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003838:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800383c:	e03a      	b.n	80038b4 <_printf_i+0xa8>
 800383e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003842:	2b15      	cmp	r3, #21
 8003844:	d8f6      	bhi.n	8003834 <_printf_i+0x28>
 8003846:	a101      	add	r1, pc, #4	@ (adr r1, 800384c <_printf_i+0x40>)
 8003848:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800384c:	080038a5 	.word	0x080038a5
 8003850:	080038b9 	.word	0x080038b9
 8003854:	08003835 	.word	0x08003835
 8003858:	08003835 	.word	0x08003835
 800385c:	08003835 	.word	0x08003835
 8003860:	08003835 	.word	0x08003835
 8003864:	080038b9 	.word	0x080038b9
 8003868:	08003835 	.word	0x08003835
 800386c:	08003835 	.word	0x08003835
 8003870:	08003835 	.word	0x08003835
 8003874:	08003835 	.word	0x08003835
 8003878:	080039b7 	.word	0x080039b7
 800387c:	080038e3 	.word	0x080038e3
 8003880:	08003971 	.word	0x08003971
 8003884:	08003835 	.word	0x08003835
 8003888:	08003835 	.word	0x08003835
 800388c:	080039d9 	.word	0x080039d9
 8003890:	08003835 	.word	0x08003835
 8003894:	080038e3 	.word	0x080038e3
 8003898:	08003835 	.word	0x08003835
 800389c:	08003835 	.word	0x08003835
 80038a0:	08003979 	.word	0x08003979
 80038a4:	6833      	ldr	r3, [r6, #0]
 80038a6:	1d1a      	adds	r2, r3, #4
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	6032      	str	r2, [r6, #0]
 80038ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80038b4:	2301      	movs	r3, #1
 80038b6:	e09c      	b.n	80039f2 <_printf_i+0x1e6>
 80038b8:	6833      	ldr	r3, [r6, #0]
 80038ba:	6820      	ldr	r0, [r4, #0]
 80038bc:	1d19      	adds	r1, r3, #4
 80038be:	6031      	str	r1, [r6, #0]
 80038c0:	0606      	lsls	r6, r0, #24
 80038c2:	d501      	bpl.n	80038c8 <_printf_i+0xbc>
 80038c4:	681d      	ldr	r5, [r3, #0]
 80038c6:	e003      	b.n	80038d0 <_printf_i+0xc4>
 80038c8:	0645      	lsls	r5, r0, #25
 80038ca:	d5fb      	bpl.n	80038c4 <_printf_i+0xb8>
 80038cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80038d0:	2d00      	cmp	r5, #0
 80038d2:	da03      	bge.n	80038dc <_printf_i+0xd0>
 80038d4:	232d      	movs	r3, #45	@ 0x2d
 80038d6:	426d      	negs	r5, r5
 80038d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80038dc:	230a      	movs	r3, #10
 80038de:	4858      	ldr	r0, [pc, #352]	@ (8003a40 <_printf_i+0x234>)
 80038e0:	e011      	b.n	8003906 <_printf_i+0xfa>
 80038e2:	6821      	ldr	r1, [r4, #0]
 80038e4:	6833      	ldr	r3, [r6, #0]
 80038e6:	0608      	lsls	r0, r1, #24
 80038e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80038ec:	d402      	bmi.n	80038f4 <_printf_i+0xe8>
 80038ee:	0649      	lsls	r1, r1, #25
 80038f0:	bf48      	it	mi
 80038f2:	b2ad      	uxthmi	r5, r5
 80038f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80038f6:	6033      	str	r3, [r6, #0]
 80038f8:	bf14      	ite	ne
 80038fa:	230a      	movne	r3, #10
 80038fc:	2308      	moveq	r3, #8
 80038fe:	4850      	ldr	r0, [pc, #320]	@ (8003a40 <_printf_i+0x234>)
 8003900:	2100      	movs	r1, #0
 8003902:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003906:	6866      	ldr	r6, [r4, #4]
 8003908:	2e00      	cmp	r6, #0
 800390a:	60a6      	str	r6, [r4, #8]
 800390c:	db05      	blt.n	800391a <_printf_i+0x10e>
 800390e:	6821      	ldr	r1, [r4, #0]
 8003910:	432e      	orrs	r6, r5
 8003912:	f021 0104 	bic.w	r1, r1, #4
 8003916:	6021      	str	r1, [r4, #0]
 8003918:	d04b      	beq.n	80039b2 <_printf_i+0x1a6>
 800391a:	4616      	mov	r6, r2
 800391c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003920:	fb03 5711 	mls	r7, r3, r1, r5
 8003924:	5dc7      	ldrb	r7, [r0, r7]
 8003926:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800392a:	462f      	mov	r7, r5
 800392c:	42bb      	cmp	r3, r7
 800392e:	460d      	mov	r5, r1
 8003930:	d9f4      	bls.n	800391c <_printf_i+0x110>
 8003932:	2b08      	cmp	r3, #8
 8003934:	d10b      	bne.n	800394e <_printf_i+0x142>
 8003936:	6823      	ldr	r3, [r4, #0]
 8003938:	07df      	lsls	r7, r3, #31
 800393a:	d508      	bpl.n	800394e <_printf_i+0x142>
 800393c:	6923      	ldr	r3, [r4, #16]
 800393e:	6861      	ldr	r1, [r4, #4]
 8003940:	4299      	cmp	r1, r3
 8003942:	bfde      	ittt	le
 8003944:	2330      	movle	r3, #48	@ 0x30
 8003946:	f806 3c01 	strble.w	r3, [r6, #-1]
 800394a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800394e:	1b92      	subs	r2, r2, r6
 8003950:	6122      	str	r2, [r4, #16]
 8003952:	464b      	mov	r3, r9
 8003954:	4621      	mov	r1, r4
 8003956:	4640      	mov	r0, r8
 8003958:	f8cd a000 	str.w	sl, [sp]
 800395c:	aa03      	add	r2, sp, #12
 800395e:	f7ff fee3 	bl	8003728 <_printf_common>
 8003962:	3001      	adds	r0, #1
 8003964:	d14a      	bne.n	80039fc <_printf_i+0x1f0>
 8003966:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800396a:	b004      	add	sp, #16
 800396c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003970:	6823      	ldr	r3, [r4, #0]
 8003972:	f043 0320 	orr.w	r3, r3, #32
 8003976:	6023      	str	r3, [r4, #0]
 8003978:	2778      	movs	r7, #120	@ 0x78
 800397a:	4832      	ldr	r0, [pc, #200]	@ (8003a44 <_printf_i+0x238>)
 800397c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003980:	6823      	ldr	r3, [r4, #0]
 8003982:	6831      	ldr	r1, [r6, #0]
 8003984:	061f      	lsls	r7, r3, #24
 8003986:	f851 5b04 	ldr.w	r5, [r1], #4
 800398a:	d402      	bmi.n	8003992 <_printf_i+0x186>
 800398c:	065f      	lsls	r7, r3, #25
 800398e:	bf48      	it	mi
 8003990:	b2ad      	uxthmi	r5, r5
 8003992:	6031      	str	r1, [r6, #0]
 8003994:	07d9      	lsls	r1, r3, #31
 8003996:	bf44      	itt	mi
 8003998:	f043 0320 	orrmi.w	r3, r3, #32
 800399c:	6023      	strmi	r3, [r4, #0]
 800399e:	b11d      	cbz	r5, 80039a8 <_printf_i+0x19c>
 80039a0:	2310      	movs	r3, #16
 80039a2:	e7ad      	b.n	8003900 <_printf_i+0xf4>
 80039a4:	4826      	ldr	r0, [pc, #152]	@ (8003a40 <_printf_i+0x234>)
 80039a6:	e7e9      	b.n	800397c <_printf_i+0x170>
 80039a8:	6823      	ldr	r3, [r4, #0]
 80039aa:	f023 0320 	bic.w	r3, r3, #32
 80039ae:	6023      	str	r3, [r4, #0]
 80039b0:	e7f6      	b.n	80039a0 <_printf_i+0x194>
 80039b2:	4616      	mov	r6, r2
 80039b4:	e7bd      	b.n	8003932 <_printf_i+0x126>
 80039b6:	6833      	ldr	r3, [r6, #0]
 80039b8:	6825      	ldr	r5, [r4, #0]
 80039ba:	1d18      	adds	r0, r3, #4
 80039bc:	6961      	ldr	r1, [r4, #20]
 80039be:	6030      	str	r0, [r6, #0]
 80039c0:	062e      	lsls	r6, r5, #24
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	d501      	bpl.n	80039ca <_printf_i+0x1be>
 80039c6:	6019      	str	r1, [r3, #0]
 80039c8:	e002      	b.n	80039d0 <_printf_i+0x1c4>
 80039ca:	0668      	lsls	r0, r5, #25
 80039cc:	d5fb      	bpl.n	80039c6 <_printf_i+0x1ba>
 80039ce:	8019      	strh	r1, [r3, #0]
 80039d0:	2300      	movs	r3, #0
 80039d2:	4616      	mov	r6, r2
 80039d4:	6123      	str	r3, [r4, #16]
 80039d6:	e7bc      	b.n	8003952 <_printf_i+0x146>
 80039d8:	6833      	ldr	r3, [r6, #0]
 80039da:	2100      	movs	r1, #0
 80039dc:	1d1a      	adds	r2, r3, #4
 80039de:	6032      	str	r2, [r6, #0]
 80039e0:	681e      	ldr	r6, [r3, #0]
 80039e2:	6862      	ldr	r2, [r4, #4]
 80039e4:	4630      	mov	r0, r6
 80039e6:	f000 f893 	bl	8003b10 <memchr>
 80039ea:	b108      	cbz	r0, 80039f0 <_printf_i+0x1e4>
 80039ec:	1b80      	subs	r0, r0, r6
 80039ee:	6060      	str	r0, [r4, #4]
 80039f0:	6863      	ldr	r3, [r4, #4]
 80039f2:	6123      	str	r3, [r4, #16]
 80039f4:	2300      	movs	r3, #0
 80039f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80039fa:	e7aa      	b.n	8003952 <_printf_i+0x146>
 80039fc:	4632      	mov	r2, r6
 80039fe:	4649      	mov	r1, r9
 8003a00:	4640      	mov	r0, r8
 8003a02:	6923      	ldr	r3, [r4, #16]
 8003a04:	47d0      	blx	sl
 8003a06:	3001      	adds	r0, #1
 8003a08:	d0ad      	beq.n	8003966 <_printf_i+0x15a>
 8003a0a:	6823      	ldr	r3, [r4, #0]
 8003a0c:	079b      	lsls	r3, r3, #30
 8003a0e:	d413      	bmi.n	8003a38 <_printf_i+0x22c>
 8003a10:	68e0      	ldr	r0, [r4, #12]
 8003a12:	9b03      	ldr	r3, [sp, #12]
 8003a14:	4298      	cmp	r0, r3
 8003a16:	bfb8      	it	lt
 8003a18:	4618      	movlt	r0, r3
 8003a1a:	e7a6      	b.n	800396a <_printf_i+0x15e>
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	4632      	mov	r2, r6
 8003a20:	4649      	mov	r1, r9
 8003a22:	4640      	mov	r0, r8
 8003a24:	47d0      	blx	sl
 8003a26:	3001      	adds	r0, #1
 8003a28:	d09d      	beq.n	8003966 <_printf_i+0x15a>
 8003a2a:	3501      	adds	r5, #1
 8003a2c:	68e3      	ldr	r3, [r4, #12]
 8003a2e:	9903      	ldr	r1, [sp, #12]
 8003a30:	1a5b      	subs	r3, r3, r1
 8003a32:	42ab      	cmp	r3, r5
 8003a34:	dcf2      	bgt.n	8003a1c <_printf_i+0x210>
 8003a36:	e7eb      	b.n	8003a10 <_printf_i+0x204>
 8003a38:	2500      	movs	r5, #0
 8003a3a:	f104 0619 	add.w	r6, r4, #25
 8003a3e:	e7f5      	b.n	8003a2c <_printf_i+0x220>
 8003a40:	08003d87 	.word	0x08003d87
 8003a44:	08003d98 	.word	0x08003d98

08003a48 <__malloc_lock>:
 8003a48:	4801      	ldr	r0, [pc, #4]	@ (8003a50 <__malloc_lock+0x8>)
 8003a4a:	f7ff bc71 	b.w	8003330 <__retarget_lock_acquire_recursive>
 8003a4e:	bf00      	nop
 8003a50:	20000318 	.word	0x20000318

08003a54 <__malloc_unlock>:
 8003a54:	4801      	ldr	r0, [pc, #4]	@ (8003a5c <__malloc_unlock+0x8>)
 8003a56:	f7ff bc6c 	b.w	8003332 <__retarget_lock_release_recursive>
 8003a5a:	bf00      	nop
 8003a5c:	20000318 	.word	0x20000318

08003a60 <_realloc_r>:
 8003a60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a64:	4607      	mov	r7, r0
 8003a66:	4614      	mov	r4, r2
 8003a68:	460d      	mov	r5, r1
 8003a6a:	b921      	cbnz	r1, 8003a76 <_realloc_r+0x16>
 8003a6c:	4611      	mov	r1, r2
 8003a6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003a72:	f7ff bdd9 	b.w	8003628 <_malloc_r>
 8003a76:	b92a      	cbnz	r2, 8003a84 <_realloc_r+0x24>
 8003a78:	f000 f866 	bl	8003b48 <_free_r>
 8003a7c:	4625      	mov	r5, r4
 8003a7e:	4628      	mov	r0, r5
 8003a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a84:	f000 f8a8 	bl	8003bd8 <_malloc_usable_size_r>
 8003a88:	4284      	cmp	r4, r0
 8003a8a:	4606      	mov	r6, r0
 8003a8c:	d802      	bhi.n	8003a94 <_realloc_r+0x34>
 8003a8e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003a92:	d8f4      	bhi.n	8003a7e <_realloc_r+0x1e>
 8003a94:	4621      	mov	r1, r4
 8003a96:	4638      	mov	r0, r7
 8003a98:	f7ff fdc6 	bl	8003628 <_malloc_r>
 8003a9c:	4680      	mov	r8, r0
 8003a9e:	b908      	cbnz	r0, 8003aa4 <_realloc_r+0x44>
 8003aa0:	4645      	mov	r5, r8
 8003aa2:	e7ec      	b.n	8003a7e <_realloc_r+0x1e>
 8003aa4:	42b4      	cmp	r4, r6
 8003aa6:	4622      	mov	r2, r4
 8003aa8:	4629      	mov	r1, r5
 8003aaa:	bf28      	it	cs
 8003aac:	4632      	movcs	r2, r6
 8003aae:	f000 f83d 	bl	8003b2c <memcpy>
 8003ab2:	4629      	mov	r1, r5
 8003ab4:	4638      	mov	r0, r7
 8003ab6:	f000 f847 	bl	8003b48 <_free_r>
 8003aba:	e7f1      	b.n	8003aa0 <_realloc_r+0x40>

08003abc <memmove>:
 8003abc:	4288      	cmp	r0, r1
 8003abe:	b510      	push	{r4, lr}
 8003ac0:	eb01 0402 	add.w	r4, r1, r2
 8003ac4:	d902      	bls.n	8003acc <memmove+0x10>
 8003ac6:	4284      	cmp	r4, r0
 8003ac8:	4623      	mov	r3, r4
 8003aca:	d807      	bhi.n	8003adc <memmove+0x20>
 8003acc:	1e43      	subs	r3, r0, #1
 8003ace:	42a1      	cmp	r1, r4
 8003ad0:	d008      	beq.n	8003ae4 <memmove+0x28>
 8003ad2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003ad6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003ada:	e7f8      	b.n	8003ace <memmove+0x12>
 8003adc:	4601      	mov	r1, r0
 8003ade:	4402      	add	r2, r0
 8003ae0:	428a      	cmp	r2, r1
 8003ae2:	d100      	bne.n	8003ae6 <memmove+0x2a>
 8003ae4:	bd10      	pop	{r4, pc}
 8003ae6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003aea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003aee:	e7f7      	b.n	8003ae0 <memmove+0x24>

08003af0 <_sbrk_r>:
 8003af0:	b538      	push	{r3, r4, r5, lr}
 8003af2:	2300      	movs	r3, #0
 8003af4:	4d05      	ldr	r5, [pc, #20]	@ (8003b0c <_sbrk_r+0x1c>)
 8003af6:	4604      	mov	r4, r0
 8003af8:	4608      	mov	r0, r1
 8003afa:	602b      	str	r3, [r5, #0]
 8003afc:	f7fd f9b4 	bl	8000e68 <_sbrk>
 8003b00:	1c43      	adds	r3, r0, #1
 8003b02:	d102      	bne.n	8003b0a <_sbrk_r+0x1a>
 8003b04:	682b      	ldr	r3, [r5, #0]
 8003b06:	b103      	cbz	r3, 8003b0a <_sbrk_r+0x1a>
 8003b08:	6023      	str	r3, [r4, #0]
 8003b0a:	bd38      	pop	{r3, r4, r5, pc}
 8003b0c:	20000324 	.word	0x20000324

08003b10 <memchr>:
 8003b10:	4603      	mov	r3, r0
 8003b12:	b510      	push	{r4, lr}
 8003b14:	b2c9      	uxtb	r1, r1
 8003b16:	4402      	add	r2, r0
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	d101      	bne.n	8003b22 <memchr+0x12>
 8003b1e:	2000      	movs	r0, #0
 8003b20:	e003      	b.n	8003b2a <memchr+0x1a>
 8003b22:	7804      	ldrb	r4, [r0, #0]
 8003b24:	3301      	adds	r3, #1
 8003b26:	428c      	cmp	r4, r1
 8003b28:	d1f6      	bne.n	8003b18 <memchr+0x8>
 8003b2a:	bd10      	pop	{r4, pc}

08003b2c <memcpy>:
 8003b2c:	440a      	add	r2, r1
 8003b2e:	4291      	cmp	r1, r2
 8003b30:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8003b34:	d100      	bne.n	8003b38 <memcpy+0xc>
 8003b36:	4770      	bx	lr
 8003b38:	b510      	push	{r4, lr}
 8003b3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b3e:	4291      	cmp	r1, r2
 8003b40:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b44:	d1f9      	bne.n	8003b3a <memcpy+0xe>
 8003b46:	bd10      	pop	{r4, pc}

08003b48 <_free_r>:
 8003b48:	b538      	push	{r3, r4, r5, lr}
 8003b4a:	4605      	mov	r5, r0
 8003b4c:	2900      	cmp	r1, #0
 8003b4e:	d040      	beq.n	8003bd2 <_free_r+0x8a>
 8003b50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b54:	1f0c      	subs	r4, r1, #4
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	bfb8      	it	lt
 8003b5a:	18e4      	addlt	r4, r4, r3
 8003b5c:	f7ff ff74 	bl	8003a48 <__malloc_lock>
 8003b60:	4a1c      	ldr	r2, [pc, #112]	@ (8003bd4 <_free_r+0x8c>)
 8003b62:	6813      	ldr	r3, [r2, #0]
 8003b64:	b933      	cbnz	r3, 8003b74 <_free_r+0x2c>
 8003b66:	6063      	str	r3, [r4, #4]
 8003b68:	6014      	str	r4, [r2, #0]
 8003b6a:	4628      	mov	r0, r5
 8003b6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003b70:	f7ff bf70 	b.w	8003a54 <__malloc_unlock>
 8003b74:	42a3      	cmp	r3, r4
 8003b76:	d908      	bls.n	8003b8a <_free_r+0x42>
 8003b78:	6820      	ldr	r0, [r4, #0]
 8003b7a:	1821      	adds	r1, r4, r0
 8003b7c:	428b      	cmp	r3, r1
 8003b7e:	bf01      	itttt	eq
 8003b80:	6819      	ldreq	r1, [r3, #0]
 8003b82:	685b      	ldreq	r3, [r3, #4]
 8003b84:	1809      	addeq	r1, r1, r0
 8003b86:	6021      	streq	r1, [r4, #0]
 8003b88:	e7ed      	b.n	8003b66 <_free_r+0x1e>
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	b10b      	cbz	r3, 8003b94 <_free_r+0x4c>
 8003b90:	42a3      	cmp	r3, r4
 8003b92:	d9fa      	bls.n	8003b8a <_free_r+0x42>
 8003b94:	6811      	ldr	r1, [r2, #0]
 8003b96:	1850      	adds	r0, r2, r1
 8003b98:	42a0      	cmp	r0, r4
 8003b9a:	d10b      	bne.n	8003bb4 <_free_r+0x6c>
 8003b9c:	6820      	ldr	r0, [r4, #0]
 8003b9e:	4401      	add	r1, r0
 8003ba0:	1850      	adds	r0, r2, r1
 8003ba2:	4283      	cmp	r3, r0
 8003ba4:	6011      	str	r1, [r2, #0]
 8003ba6:	d1e0      	bne.n	8003b6a <_free_r+0x22>
 8003ba8:	6818      	ldr	r0, [r3, #0]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	4408      	add	r0, r1
 8003bae:	6010      	str	r0, [r2, #0]
 8003bb0:	6053      	str	r3, [r2, #4]
 8003bb2:	e7da      	b.n	8003b6a <_free_r+0x22>
 8003bb4:	d902      	bls.n	8003bbc <_free_r+0x74>
 8003bb6:	230c      	movs	r3, #12
 8003bb8:	602b      	str	r3, [r5, #0]
 8003bba:	e7d6      	b.n	8003b6a <_free_r+0x22>
 8003bbc:	6820      	ldr	r0, [r4, #0]
 8003bbe:	1821      	adds	r1, r4, r0
 8003bc0:	428b      	cmp	r3, r1
 8003bc2:	bf01      	itttt	eq
 8003bc4:	6819      	ldreq	r1, [r3, #0]
 8003bc6:	685b      	ldreq	r3, [r3, #4]
 8003bc8:	1809      	addeq	r1, r1, r0
 8003bca:	6021      	streq	r1, [r4, #0]
 8003bcc:	6063      	str	r3, [r4, #4]
 8003bce:	6054      	str	r4, [r2, #4]
 8003bd0:	e7cb      	b.n	8003b6a <_free_r+0x22>
 8003bd2:	bd38      	pop	{r3, r4, r5, pc}
 8003bd4:	20000320 	.word	0x20000320

08003bd8 <_malloc_usable_size_r>:
 8003bd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bdc:	1f18      	subs	r0, r3, #4
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	bfbc      	itt	lt
 8003be2:	580b      	ldrlt	r3, [r1, r0]
 8003be4:	18c0      	addlt	r0, r0, r3
 8003be6:	4770      	bx	lr

08003be8 <_init>:
 8003be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bea:	bf00      	nop
 8003bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bee:	bc08      	pop	{r3}
 8003bf0:	469e      	mov	lr, r3
 8003bf2:	4770      	bx	lr

08003bf4 <_fini>:
 8003bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bf6:	bf00      	nop
 8003bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bfa:	bc08      	pop	{r3}
 8003bfc:	469e      	mov	lr, r3
 8003bfe:	4770      	bx	lr
