
AVRASM ver. 2.2.8  C:\Users\doria\OneDrive\Namizje\ASSEMBLY KRT IGRA\complete_build\complete_build\main.asm Sat Jan 06 23:05:16 2024

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\doria\OneDrive\Namizje\ASSEMBLY KRT IGRA\complete_build\complete_build\main.asm(6): warning: Register r26 already defined by the .DEF directive
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
                                 
                                 .def gumb_checker = r23
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 .def gumb_stanje = r24
                                 .def random = r19
                                 .def sprememba_casa = r2
                                 .def tocke = r10
                                 .def temp_reg = r26
                                 .def tocke_to_ascii_enice = r8
                                 .def tocke_to_ascii_desetice = r9
                                 setup:
000000 24aa                      	clr r10
000001 2499                      	clr r9
000002 2488                      	clr r8
000003 27aa                      	clr temp_reg
000004 e050                      	ldi r21, 0
000005 e060                      	ldi r22, 0
000006 ec08                      	ldi r16, 200
000007 2e20                      	mov r2, r16
000008 e196                      	ldi r25, 22
000009 2e39                      	mov r3, r25
00000a ef0f                      	ldi r16, 0xff
00000b b904                      	out ddrb, r16
00000c b90a                      	out ddrd, r16
00000d 9828                      	cbi portb, 0
00000e d6c5                      	rcall inicializacija
00000f e0f0                      	ldi zh, high(load * 2)
000010 eae0                      	ldi zl, low(load * 2)
000011 9822                      	cbi ddrb, 2
000012 9823                      	cbi ddrb, 3
000013 9824                      	cbi ddrb, 4
000014 9825                      	cbi ddrb, 5
000015 940e 0079                 	call loading_screen_loop
                                 
                                 	.org 0x0050
                                 load:
000050 0103
000051 0204
000052 0403
000053 0301
000054 0402
000055 0301
000056 0402
000057 0301
000058 0102
000059 0104
00005a 0403
00005b 0103
00005c 0402
00005d 0103
00005e 0203
00005f 0103
000060 0302
000061 0104
000062 0203
000063 0301
000064 0402
000065 0301
000066 0302
000067 0301
000068 0204
000069 0103
00006a 0004                      	.db 3,1,4,2,3,4,1,3,2,4,1,3,2,4,1,3,2,1,4,1,3,4,3,1,2,4,3,1,3,2,3,1,2,3,4,1,3,2,1,3,2,4,1,3,2,3,1,3,4,2,3,1,4,0
                                 
                                 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 ///////////////////////////////////////////////////// GLAVNI PROGRAM //////////////////////////////////////////////////////////////////
                                 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 
                                 program:
00006b 940e 0145                 	call lcd_off
00006d 940e 0304                 	call screen
00006f 940e 0715                 	call delay_seconds
000071 940e 0145                 	call lcd_off
000073 940e 0088                 	call read
000075 940e 0715                 	call delay_seconds
000077 940c 006b                 	jmp program
                                 
                                 /////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 ////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 ///////////////////////////////////////////////////////////////////////////////////////////////////////
                                 
                                 loading_screen_loop:
000079 940e 0177                 	call loading_screen_1
00007b 940e 073d                 	call delay_loading
00007d 940e 073d                 	call delay_loading
00007f 940e 0145                 	call lcd_off
000081 940e 0149                 	call loading_redy
000083 940e 073d                 	call delay_loading
000085 940e 0145                 	call lcd_off
000087 9508                      	ret
                                 
                                 //////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 //////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 
                                 read:
000088 940c 008a                 	jmp read_r19
                                 	read_r19:
00008a 9135                      		lpm r19, z+
00008b 3030                      		cpi r19, 0
00008c f419                      		brne pick_random_krt
00008d 940e 0099                 		call end_screen_loop
00008f 9508                      		ret
                                 	pick_random_krt:
000090 3031                      		cpi r19, 1
000091 f091                      		breq krt1_ven_loop
000092 3032                      		cpi r19, 2
000093 f0a9                      		breq krt2_ven_loop
000094 3033                      		cpi r19, 3
000095 f0c1                      		breq krt3_ven_loop
000096 3034                      		cpi r19, 4
000097 f0d9                      		breq krt4_ven_loop
000098 9508                      		ret
                                 
                                 end_screen_loop:
000099 2d5a                      	mov r21, r10
00009a 3352                      	cpi r21, 50
00009b f0e1                      	breq x_loop
00009c 3050                      	cpi r21, 0
00009d f0f1                      	breq looser_screen_loop
00009e 940e 0132                 	call load_tocke
0000a0 940e 02a3                 	call end_screen
0000a2 940c 0099                 	jmp end_screen_loop
                                 
                                 krt1_ven_loop:
0000a4 940e 0132                 	call load_tocke
0000a6 940e 0368                 	call krt1_ven
0000a8 9508                      	ret 
                                 krt2_ven_loop:
0000a9 940e 0132                 	call load_tocke
0000ab 940e 03ba                 	call krt2_ven
0000ad 9508                      	ret
                                 krt3_ven_loop:
0000ae 940e 0132                 	call load_tocke
0000b0 940e 040c                 	call krt3_ven
0000b2 9508                      	ret
                                 krt4_ven_loop:
0000b3 940e 0132                 	call load_tocke
0000b5 940e 045e                 	call krt4_ven
0000b7 9508                      	ret
                                 
                                 x_loop:
0000b8 940e 01db                 	call x_screen
0000ba 940c 00b8                 	jmp x_loop
                                 
                                 looser_screen_loop:
0000bc 940e 023f                 	call looser_screen
0000be 940c 00bc                 	jmp looser_screen_loop
                                 
                                 //////////////////////////////////////////////////////////////////////////////////////////////////////
                                 //////////////////////////////////////////////////////////////////////////////////////////////////////
                                 krt1_ven_narobe_loop:
0000c0 940e 0145                 	call lcd_off
0000c2 940e 0132                 	call load_tocke
0000c4 940e 04b0                 	call krt1_ven_narobe
0000c6 940e 0710                 	call delay_ms
0000c8 940c 006b                 	jmp program
0000ca 9508                      	ret
                                 krt2_ven_narobe_loop:
0000cb 940e 0145                 	call lcd_off
0000cd 940e 0132                 	call load_tocke
0000cf 940e 04e7                 	call krt2_ven_narobe
0000d1 940e 0710                 	call delay_ms
0000d3 940c 006b                 	jmp program
0000d5 9508                      	ret
                                 krt3_ven_narobe_loop:
0000d6 940e 0145                 	call lcd_off
0000d8 940e 0132                 	call load_tocke
0000da 940e 0527                 	call krt3_ven_narobe
0000dc 940e 0710                 	call delay_ms
0000de 940c 006b                 	jmp program
0000e0 9508                      	ret
                                 krt4_ven_narobe_loop:
0000e1 940e 0145                 	call lcd_off
0000e3 940e 0132                 	call load_tocke
0000e5 940e 0570                 	call krt4_ven_narobe
0000e7 940e 0710                 	call delay_ms
0000e9 940c 006b                 	jmp program
0000eb 9508                      	ret
                                 
                                 gumb_pritisk:
0000ec 2f73                      	mov r23, r19
0000ed 1778                      	cp r23, r24
0000ee f011                      	breq dodaj_tocke
0000ef 940c 00fd                 	jmp krt_narobe
                                 dodaj_tocke:
0000f1 94a3                      	inc r10
0000f2 940c 00f4                 	jmp krt_pravilno
                                 krt_pravilno:
0000f4 3081                      	cpi gumb_stanje, 0x01
0000f5 f081                      	breq krt1_ven_pravilno_loop
0000f6 3082                      	cpi gumb_stanje, 0x02
0000f7 f0c9                      	breq krt2_ven_pravilno_loop
0000f8 3083                      	cpi gumb_stanje, 0x03
0000f9 f111                      	breq krt3_ven_pravilno_loop
0000fa 3084                      	cpi gumb_stanje, 0x04
0000fb f159                      	breq krt4_ven_pravilno_loop	
0000fc 9508                      	ret
                                 krt_narobe:
0000fd 3081                      	cpi gumb_stanje, 0x01
0000fe f209                      	breq krt1_ven_narobe_loop
0000ff 3082                      	cpi gumb_stanje, 0x02
000100 f251                      	breq krt2_ven_narobe_loop
000101 3083                      	cpi gumb_stanje, 0x03
000102 f299                      	breq krt3_ven_narobe_loop
000103 3084                      	cpi gumb_stanje, 0x04
000104 f2e1                      	breq krt4_ven_narobe_loop	
000105 9508                      	ret
                                 
                                 krt1_ven_pravilno_loop:
000106 940e 0145                 	call lcd_off
000108 940e 0132                 	call load_tocke
00010a 940e 05c2                 	call krt1_ven_pravilno
00010c 940e 0710                 	call delay_ms
00010e 940c 006b                 	jmp program
000110 9508                      	ret
                                 krt2_ven_pravilno_loop:
000111 940e 0145                 	call lcd_off
000113 940e 0132                 	call load_tocke
000115 940e 05f9                 	call krt2_ven_pravilno
000117 940e 0710                 	call delay_ms
000119 940c 006b                 	jmp program
00011b 9508                      	ret
                                 krt3_ven_pravilno_loop:
00011c 940e 0145                 	call lcd_off
00011e 940e 0132                 	call load_tocke
000120 940e 0639                 	call krt3_ven_pravilno
000122 940e 0710                 	call delay_ms
000124 940c 006b                 	jmp program
000126 9508                      	ret
                                 krt4_ven_pravilno_loop:
000127 940e 0145                 	call lcd_off
000129 940e 0132                 	call load_tocke
00012b 940e 0682                 	call krt4_ven_pravilno
00012d 940e 0710                 	call delay_ms
00012f 940c 006b                 	jmp program
000131 9508                      	ret
                                 ////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 //////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 
                                 load_tocke:
000132 940e 0137                 	call deljenje_tock
000134 940e 0141                 	call ascii_converter
000136 9508                      	ret
                                 	deljenje_tock:
000137 2499                      		clr tocke_to_ascii_desetice
000138 2c8a                      		mov tocke_to_ascii_enice, r10
000139 e0aa                      		ldi temp_reg, 10
                                 	deljenje:
00013a 1a8a                      		sub tocke_to_ascii_enice, temp_reg
00013b f018                      		brcs rezultat
00013c 9493                      		inc tocke_to_ascii_desetice
00013d 940c 013a                 		jmp deljenje
                                 	rezultat:
00013f 0e8a                      		add tocke_to_ascii_enice, temp_reg
000140 9508                      		ret
                                 	ascii_converter:
000141 e3a0                      		ldi temp_reg, '0'
000142 0e8a                      		add tocke_to_ascii_enice, temp_reg	
000143 0e9a                      		add tocke_to_ascii_desetice, temp_reg
000144 9508                      		ret
                                 
                                 /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 /////////////////////////////////////// TUKAJ SO SLIKE KRTOV IN NJIHOVE FUNKCIJE ////////////////////////////////////////////////
                                 lcd_off:
000145 e001                      	ldi   R16, 0x01         ;zbriemo LCD
000146 d59e                          rcall komanda           ;polemo komando
000147 d5c8                          rcall delay_ms
000148 9508                      	ret
                                 
                                 loading_redy:
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000149 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
00014a d59a                          RCALL komanda
00014b d5c4                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
00014c e200                      	LDI   R16, ' '
00014d d5a8                      	RCALL podatki          
00014e d5c1                          RCALL delay_ms
00014f e200                      	LDI   R16, ' '
000150 d5a5                      	RCALL podatki          
000151 d5be                          RCALL delay_ms
000152 e607                      	LDI   R16, 'g'
000153 d5a2                      	RCALL podatki          
000154 d5bb                          RCALL delay_ms
000155 e605                      	LDI   R16, 'e'
000156 d59f                      	RCALL podatki          
000157 d5b8                          RCALL delay_ms
000158 e704                      	LDI   R16, 't'
000159 d59c                      	RCALL podatki          
00015a d5b5                          RCALL delay_ms
00015b e200                      	LDI   R16, ' '
00015c d599                      	RCALL podatki          
00015d d5b2                          RCALL delay_ms
00015e e702                      	LDI   R16, 'r'
00015f d596                      	RCALL podatki          
000160 d5af                          RCALL delay_ms
000161 e605                      	LDI   R16, 'e'
000162 d593                      	RCALL podatki          
000163 d5ac                          RCALL delay_ms
000164 e601                      	LDI   R16, 'a'
000165 d590                      	RCALL podatki          
000166 d5a9                          RCALL delay_ms
000167 e604                      	LDI   R16, 'd'
000168 d58d                      	RCALL podatki          
000169 d5a6                          RCALL delay_ms
00016a e709                      	LDI   R16, 'y'
00016b d58a                      	RCALL podatki          
00016c d5a3                          RCALL delay_ms
00016d e20e                      	LDI   R16, '.'
00016e d587                      	RCALL podatki          
00016f d5a0                          RCALL delay_ms
000170 e20e                      	LDI   R16, '.'
000171 d584                      	RCALL podatki          
000172 d59d                          RCALL delay_ms
000173 e20e                      	LDI   R16, '.'
000174 d581                      	RCALL podatki          
000175 d59a                          RCALL delay_ms
000176 9508                      	ret
                                 
                                 
                                 loading_screen_1:
000177 ef0c                      	LDI   R16, 0b11111100
000178 d57d                      	RCALL podatki          
000179 d596                          RCALL delay_ms
00017a e200                      	LDI   R16, ' '
00017b d57a                      	RCALL podatki          
00017c d593                          RCALL delay_ms
00017d e200                      	LDI   R16, ' '
00017e d577                      	RCALL podatki          
00017f d590                          RCALL delay_ms
000180 e200                      	LDI   R16, ' '
000181 d574                      	RCALL podatki          
000182 d58d                          RCALL delay_ms
000183 e200                      	LDI   R16, ' '
000184 d571                      	RCALL podatki          
000185 d58a                          RCALL delay_ms
000186 e200                      	LDI   R16, ' '
000187 d56e                      	RCALL podatki          
000188 d587                          RCALL delay_ms
000189 e407                      	LDI   R16, 'G'
00018a d56b                      	RCALL podatki          
00018b d584                          RCALL delay_ms
00018c e401                      	LDI   R16, 'A'
00018d d568                      	RCALL podatki          
00018e d581                          RCALL delay_ms
00018f e40d                      	LDI   R16, 'M'
000190 d565                      	RCALL podatki          
000191 d57e                          RCALL delay_ms
000192 e405                      	LDI   R16, 'E'
000193 d562                      	RCALL podatki          
000194 d57b                          RCALL delay_ms
000195 e200                      	LDI   R16, ' '
000196 d55f                      	RCALL podatki          
000197 d578                          RCALL delay_ms
000198 e200                      	LDI   R16, ' '
000199 d55c                      	RCALL podatki          
00019a d575                          RCALL delay_ms
00019b e200                      	LDI   R16, ' '
00019c d559                      	RCALL podatki          
00019d d572                          RCALL delay_ms
00019e e200                      	LDI   R16, ' '
00019f d556                      	RCALL podatki          
0001a0 d56f                          RCALL delay_ms
0001a1 e200                      	LDI   R16, ' '
0001a2 d553                      	RCALL podatki          
0001a3 d56c                          RCALL delay_ms
0001a4 ef0c                      	LDI   R16, 0b11111100
0001a5 d550                      	RCALL podatki          
0001a6 d569                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
0001a7 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0001a8 d53c                          RCALL komanda
0001a9 d566                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
0001aa e505                      	LDI   R16, 'U'
0001ab d54a                      	RCALL podatki          
0001ac d563                          RCALL delay_ms
0001ad e200                      	LDI   R16, ' '
0001ae d547                      	RCALL podatki          
0001af d560                          RCALL delay_ms
0001b0 e707                      	LDI   R16, 'w'
0001b1 d544                      	RCALL podatki          
0001b2 d55d                          RCALL delay_ms
0001b3 e608                      	LDI   R16, 'h'
0001b4 d541                      	RCALL podatki          
0001b5 d55a                          RCALL delay_ms
0001b6 e601                      	LDI   R16, 'a'
0001b7 d53e                      	RCALL podatki          
0001b8 d557                          RCALL delay_ms
0001b9 e603                      	LDI   R16, 'c'
0001ba d53b                      	RCALL podatki          
0001bb d554                          RCALL delay_ms
0001bc e60b                      	LDI   R16, 'k'
0001bd d538                      	RCALL podatki          
0001be d551                          RCALL delay_ms
0001bf e200                      	LDI   R16, ' '
0001c0 d535                      	RCALL podatki          
0001c1 d54e                          RCALL delay_ms
0001c2 e601                      	LDI   R16, 'a'
0001c3 d532                      	RCALL podatki          
0001c4 d54b                          RCALL delay_ms
0001c5 e200                      	LDI   R16, ' '
0001c6 d52f                      	RCALL podatki          
0001c7 d548                          RCALL delay_ms
0001c8 e60d                      	LDI   R16, 'm'
0001c9 d52c                      	RCALL podatki          
0001ca d545                          RCALL delay_ms
0001cb e60f                      	LDI   R16, 'o'
0001cc d529                      	RCALL podatki          
0001cd d542                          RCALL delay_ms
0001ce e60c                      	LDI   R16, 'l'
0001cf d526                      	RCALL podatki          
0001d0 d53f                          RCALL delay_ms
0001d1 e605                      	LDI   R16, 'e'
0001d2 d523                      	RCALL podatki          
0001d3 d53c                          RCALL delay_ms
0001d4 e200                      	LDI   R16, ' '
0001d5 d520                      	RCALL podatki          
0001d6 d539                          RCALL delay_ms
0001d7 e505                      	LDI   R16, 'U'
0001d8 d51d                      	RCALL podatki          
0001d9 d536                          RCALL delay_ms
0001da 9508                      	ret
                                 
                                 x_screen:
0001db e500                      	LDI   R16, 'P'
0001dc d519                      	RCALL podatki          
0001dd d532                          RCALL delay_ms
0001de e605                      	LDI   R16, 'e'
0001df d516                      	RCALL podatki          
0001e0 d52f                          RCALL delay_ms
0001e1 e60f                      	LDI   R16, 'o'
0001e2 d513                      	RCALL podatki          
0001e3 d52c                          RCALL delay_ms
0001e4 e700                      	LDI   R16, 'p'
0001e5 d510                      	RCALL podatki          
0001e6 d529                          RCALL delay_ms
0001e7 e60c                      	LDI   R16, 'l'
0001e8 d50d                      	RCALL podatki          
0001e9 d526                          RCALL delay_ms
0001ea e605                      	LDI   R16, 'e'
0001eb d50a                      	RCALL podatki          
0001ec d523                          RCALL delay_ms
0001ed e200                      	LDI   R16, ' '
0001ee d507                      	RCALL podatki          
0001ef d520                          RCALL delay_ms
0001f0 e703                      	LDI   R16, 's'
0001f1 d504                      	RCALL podatki          
0001f2 d51d                          RCALL delay_ms
0001f3 e605                      	LDI   R16, 'e'
0001f4 d501                      	RCALL podatki          
0001f5 d51a                          RCALL delay_ms
0001f6 e605                      	LDI   R16, 'e'
0001f7 d4fe                      	RCALL podatki          
0001f8 d517                          RCALL delay_ms
0001f9 e200                      	LDI   R16, ' '
0001fa d4fb                      	RCALL podatki          
0001fb d514                          RCALL delay_ms
0001fc e707                      	LDI   R16, 'w'
0001fd d4f8                      	RCALL podatki          
0001fe d511                          RCALL delay_ms
0001ff e608                      	LDI   R16, 'h'
000200 d4f5                      	RCALL podatki          
000201 d50e                          RCALL delay_ms
000202 e601                      	LDI   R16, 'a'
000203 d4f2                      	RCALL podatki          
000204 d50b                          RCALL delay_ms
000205 e704                      	LDI   R16, 't'
000206 d4ef                      	RCALL podatki          
000207 d508                          RCALL delay_ms
000208 e200                      	LDI   R16, ' '
000209 d4ec                      	RCALL podatki          
00020a d505                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
00020b ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
00020c d4d8                          RCALL komanda
00020d d502                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
00020e e704                      	LDI   R16, 't'
00020f d4e6                      	RCALL podatki          
000210 d4ff                          RCALL delay_ms
000211 e608                      	LDI   R16, 'h'
000212 d4e3                      	RCALL podatki          
000213 d4fc                          RCALL delay_ms
000214 e605                      	LDI   R16, 'e'
000215 d4e0                      	RCALL podatki          
000216 d4f9                          RCALL delay_ms
000217 e709                      	LDI   R16, 'y'
000218 d4dd                      	RCALL podatki          
000219 d4f6                          RCALL delay_ms
00021a e200                      	LDI   R16, ' '
00021b d4da                      	RCALL podatki          
00021c d4f3                          RCALL delay_ms
00021d e707                      	LDI   R16, 'w'
00021e d4d7                      	RCALL podatki          
00021f d4f0                          RCALL delay_ms
000220 e601                      	LDI   R16, 'a'
000221 d4d4                      	RCALL podatki          
000222 d4ed                          RCALL delay_ms
000223 e60e                      	LDI   R16, 'n'
000224 d4d1                      	RCALL podatki          
000225 d4ea                          RCALL delay_ms
000226 e704                      	LDI   R16, 't'
000227 d4ce                      	RCALL podatki          
000228 d4e7                          RCALL delay_ms
000229 e200                      	LDI   R16, ' '
00022a d4cb                      	RCALL podatki          
00022b d4e4                          RCALL delay_ms
00022c e704                      	LDI   R16, 't'
00022d d4c8                      	RCALL podatki          
00022e d4e1                          RCALL delay_ms
00022f e60f                      	LDI   R16, 'o'
000230 d4c5                      	RCALL podatki          
000231 d4de                          RCALL delay_ms
000232 e200                      	LDI   R16, ' '
000233 d4c2                      	RCALL podatki          
000234 d4db                          RCALL delay_ms
000235 e703                      	LDI   R16, 's'
000236 d4bf                      	RCALL podatki          
000237 d4d8                          RCALL delay_ms
000238 e605                      	LDI   R16, 'e'
000239 d4bc                      	RCALL podatki
00023a d4d5                      	RCALL delay_ms
00023b e605                      	LDI   R16, 'e'
00023c d4b9                      	RCALL podatki
00023d d4d2                      	RCALL delay_ms
00023e 9508                      	ret
                                 
                                 looser_screen:
00023f ef0c                      	LDI   R16, 0b11111100
000240 d4b5                      	RCALL podatki          
000241 d4ce                          RCALL delay_ms
000242 e200                      	LDI   R16, ' '
000243 d4b2                      	RCALL podatki          
000244 d4cb                          RCALL delay_ms
000245 e200                      	LDI   R16, ' '
000246 d4af                      	RCALL podatki          
000247 d4c8                          RCALL delay_ms
000248 e200                      	LDI   R16, ' '
000249 d4ac                      	RCALL podatki          
00024a d4c5                          RCALL delay_ms
00024b e509                      	LDI   R16, 'Y'
00024c d4a9                      	RCALL podatki          
00024d d4c2                          RCALL delay_ms
00024e e40f                      	LDI   R16, 'O'
00024f d4a6                      	RCALL podatki          
000250 d4bf                          RCALL delay_ms
000251 e505                      	LDI   R16, 'U'
000252 d4a3                      	RCALL podatki          
000253 d4bc                          RCALL delay_ms
000254 e200                      	LDI   R16, ' '
000255 d4a0                      	RCALL podatki          
000256 d4b9                          RCALL delay_ms
000257 e40c                      	LDI   R16, 'L'
000258 d49d                      	RCALL podatki          
000259 d4b6                          RCALL delay_ms
00025a e40f                      	LDI   R16, 'O'
00025b d49a                      	RCALL podatki          
00025c d4b3                          RCALL delay_ms
00025d e503                      	LDI   R16, 'S'
00025e d497                      	RCALL podatki          
00025f d4b0                          RCALL delay_ms
000260 e504                      	LDI   R16, 'T'
000261 d494                      	RCALL podatki          
000262 d4ad                          RCALL delay_ms
000263 e200                      	LDI   R16, ' '
000264 d491                      	RCALL podatki          
000265 d4aa                          RCALL delay_ms
000266 e200                      	LDI   R16, ' '
000267 d48e                      	RCALL podatki          
000268 d4a7                          RCALL delay_ms
000269 e200                      	LDI   R16, ' '
00026a d48b                      	RCALL podatki          
00026b d4a4                          RCALL delay_ms
00026c ef0c                      	LDI   R16, 0b11111100
00026d d488                      	RCALL podatki          
00026e d4a1                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
00026f ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000270 d474                          RCALL komanda
000271 d49e                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000272 e505                      	LDI   R16, 'U'
000273 d482                      	RCALL podatki          
000274 d49b                          RCALL delay_ms
000275 e200                      	LDI   R16, ' '
000276 d47f                      	RCALL podatki          
000277 d498                          RCALL delay_ms
000278 e200                      	LDI   R16, ' '
000279 d47c                      	RCALL podatki          
00027a d495                          RCALL delay_ms
00027b e200                      	LDI   R16, ' '
00027c d479                      	RCALL podatki          
00027d d492                          RCALL delay_ms
00027e e200                      	LDI   R16, ' '
00027f d476                      	RCALL podatki          
000280 d48f                          RCALL delay_ms
000281 e40c                      	LDI   R16, 'L'
000282 d473                      	RCALL podatki          
000283 d48c                          RCALL delay_ms
000284 e40f                      	LDI   R16, 'O'
000285 d470                      	RCALL podatki          
000286 d489                          RCALL delay_ms
000287 e40f                      	LDI   R16, 'O'
000288 d46d                      	RCALL podatki          
000289 d486                          RCALL delay_ms
00028a e503                      	LDI   R16, 'S'
00028b d46a                      	RCALL podatki          
00028c d483                          RCALL delay_ms
00028d e405                      	LDI   R16, 'E'
00028e d467                      	RCALL podatki          
00028f d480                          RCALL delay_ms
000290 e502                      	LDI   R16, 'R'
000291 d464                      	RCALL podatki          
000292 d47d                          RCALL delay_ms
000293 e200                      	LDI   R16, ' '
000294 d461                      	RCALL podatki          
000295 d47a                          RCALL delay_ms
000296 e200                      	LDI   R16, ' '
000297 d45e                      	RCALL podatki          
000298 d477                          RCALL delay_ms
000299 e200                      	LDI   R16, ' '
00029a d45b                      	RCALL podatki          
00029b d474                          RCALL delay_ms
00029c e200                      	LDI   R16, ' '
00029d d458                      	RCALL podatki
00029e d471                      	RCALL delay_ms
00029f e505                      	LDI   R16, 'U'
0002a0 d455                      	RCALL podatki
0002a1 d46e                      	RCALL delay_ms
0002a2 9508                      	ret
                                 
                                 end_screen:
0002a3 e200                      	LDI   R16, ' '
0002a4 d451                      	RCALL podatki          
0002a5 d46a                          RCALL delay_ms
0002a6 e200                      	LDI   R16, ' '
0002a7 d44e                      	RCALL podatki          
0002a8 d467                          RCALL delay_ms
0002a9 e200                      	LDI   R16, ' '
0002aa d44b                      	RCALL podatki          
0002ab d464                          RCALL delay_ms
0002ac e407                      	LDI   R16, 'G'
0002ad d448                      	RCALL podatki          
0002ae d461                          RCALL delay_ms
0002af e401                      	LDI   R16, 'A'
0002b0 d445                      	RCALL podatki          
0002b1 d45e                          RCALL delay_ms
0002b2 e40d                      	LDI   R16, 'M'
0002b3 d442                      	RCALL podatki          
0002b4 d45b                          RCALL delay_ms
0002b5 e405                      	LDI   R16, 'E'
0002b6 d43f                      	RCALL podatki          
0002b7 d458                          RCALL delay_ms
0002b8 e200                      	LDI   R16, ' '
0002b9 d43c                      	RCALL podatki          
0002ba d455                          RCALL delay_ms
0002bb e405                      	LDI   R16, 'E'
0002bc d439                      	RCALL podatki          
0002bd d452                          RCALL delay_ms
0002be e40e                      	LDI   R16, 'N'
0002bf d436                      	RCALL podatki          
0002c0 d44f                          RCALL delay_ms
0002c1 e404                      	LDI   R16, 'D'
0002c2 d433                      	RCALL podatki          
0002c3 d44c                          RCALL delay_ms
0002c4 e405                      	LDI   R16, 'E'
0002c5 d430                      	RCALL podatki          
0002c6 d449                          RCALL delay_ms
0002c7 e404                      	LDI   R16, 'D'
0002c8 d42d                      	RCALL podatki          
0002c9 d446                          RCALL delay_ms
0002ca e200                      	LDI   R16, ' '
0002cb d42a                      	RCALL podatki          
0002cc d443                          RCALL delay_ms
0002cd e200                      	LDI   R16, ' '
0002ce d427                      	RCALL podatki          
0002cf d440                          RCALL delay_ms
0002d0 e200                      	LDI   R16, ' '
0002d1 d424                      	RCALL podatki          
0002d2 d43d                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
0002d3 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0002d4 d410                          RCALL komanda
0002d5 d43a                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
0002d6 e200                      	LDI   R16, ' '
0002d7 d41e                      	RCALL podatki          
0002d8 d437                          RCALL delay_ms
0002d9 e709                      	LDI   R16, 'y'
0002da d41b                      	RCALL podatki          
0002db d434                          RCALL delay_ms
0002dc e60f                      	LDI   R16, 'o'
0002dd d418                      	RCALL podatki          
0002de d431                          RCALL delay_ms
0002df e705                      	LDI   R16, 'u'
0002e0 d415                      	RCALL podatki          
0002e1 d42e                          RCALL delay_ms
0002e2 e702                      	LDI   R16, 'r'
0002e3 d412                      	RCALL podatki          
0002e4 d42b                          RCALL delay_ms
0002e5 e200                      	LDI   R16, ' '
0002e6 d40f                      	RCALL podatki          
0002e7 d428                          RCALL delay_ms
0002e8 e703                      	LDI   R16, 's'
0002e9 d40c                      	RCALL podatki          
0002ea d425                          RCALL delay_ms
0002eb e603                      	LDI   R16, 'c'
0002ec d409                      	RCALL podatki          
0002ed d422                          RCALL delay_ms
0002ee e60f                      	LDI   R16, 'o'
0002ef d406                      	RCALL podatki          
0002f0 d41f                          RCALL delay_ms
0002f1 e702                      	LDI   R16, 'r'
0002f2 d403                      	RCALL podatki          
0002f3 d41c                          RCALL delay_ms
0002f4 e605                      	LDI   R16, 'e'
0002f5 d400                      	RCALL podatki          
0002f6 d419                          RCALL delay_ms
0002f7 e30a                      	LDI   R16, ':'
0002f8 d3fd                      	RCALL podatki          
0002f9 d416                          RCALL delay_ms
0002fa e200                      	LDI   R16, ' '
0002fb d3fa                      	RCALL podatki          
0002fc d413                          RCALL delay_ms
0002fd 2d09                      	mov   R16, tocke_to_ascii_desetice
0002fe d3f7                      	RCALL podatki          
0002ff d410                          RCALL delay_ms
000300 2d08                      	mov   R16, tocke_to_ascii_enice 
000301 d3f4                      	RCALL podatki          
000302 d40d                          RCALL delay_ms
000303 9508                      	ret
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 screen:
000304 e200                      	LDI   R16, ' '
000305 d3f0                      	RCALL podatki          
000306 d409                          RCALL delay_ms
000307 e200                      	LDI   R16, ' '
000308 d3ed                      	RCALL podatki          
000309 d406                          RCALL delay_ms
00030a e200                      	LDI   R16, ' '
00030b d3ea                      	RCALL podatki          
00030c d403                          RCALL delay_ms
00030d e200                      	LDI   R16, ' '
00030e d3e7                      	RCALL podatki          
00030f d400                          RCALL delay_ms
000310 e200                      	LDI   R16, ' '
000311 d3e4                      	RCALL podatki          
000312 d3fd                          RCALL delay_ms
000313 e200                      	LDI   R16, ' '
000314 d3e1                      	RCALL podatki          
000315 d3fa                          RCALL delay_ms
000316 e200                      	LDI   R16, ' '
000317 d3de                      	RCALL podatki          
000318 d3f7                          RCALL delay_ms
000319 e200                      	LDI   R16, ' '
00031a d3db                      	RCALL podatki          
00031b d3f4                          RCALL delay_ms
00031c e200                      	LDI   R16, ' '
00031d d3d8                      	RCALL podatki          
00031e d3f1                          RCALL delay_ms
00031f e200                      	LDI   R16, ' '
000320 d3d5                      	RCALL podatki          
000321 d3ee                          RCALL delay_ms
000322 e200                      	LDI   R16, ' '
000323 d3d2                      	RCALL podatki          
000324 d3eb                          RCALL delay_ms
000325 e200                      	LDI   R16, ' '
000326 d3cf                      	RCALL podatki          
000327 d3e8                          RCALL delay_ms
000328 e200                      	LDI   R16, ' '
000329 d3cc                      	RCALL podatki          
00032a d3e5                          RCALL delay_ms
00032b e200                      	LDI   R16, ' '
00032c d3c9                      	RCALL podatki          
00032d d3e2                          RCALL delay_ms
00032e e200                      	LDI   R16, ' '
00032f d3c6                      	RCALL podatki          
000330 d3df                          RCALL delay_ms
000331 e200                      	LDI   R16, ' '
000332 d3c3                      	RCALL podatki          
000333 d3dc                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000334 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000335 d3af                          RCALL komanda
000336 d3d9                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000337 e505                      	LDI   R16, 'U'
000338 d3bd                      	RCALL podatki          
000339 d3d6                          RCALL delay_ms
00033a e200                      	LDI   R16, ' '
00033b d3ba                      	RCALL podatki          
00033c d3d3                          RCALL delay_ms
00033d e200                      	LDI   R16, ' '
00033e d3b7                      	RCALL podatki          
00033f d3d0                          RCALL delay_ms
000340 e505                      	LDI   R16, 'U'
000341 d3b4                      	RCALL podatki          
000342 d3cd                          RCALL delay_ms
000343 e200                      	LDI   R16, ' '
000344 d3b1                      	RCALL podatki          
000345 d3ca                          RCALL delay_ms
000346 e200                      	LDI   R16, ' '
000347 d3ae                      	RCALL podatki          
000348 d3c7                          RCALL delay_ms
000349 e505                      	LDI   R16, 'U'
00034a d3ab                      	RCALL podatki          
00034b d3c4                          RCALL delay_ms
00034c e200                      	LDI   R16, ' '
00034d d3a8                      	RCALL podatki          
00034e d3c1                          RCALL delay_ms
00034f e200                      	LDI   R16, ' '
000350 d3a5                      	RCALL podatki          
000351 d3be                          RCALL delay_ms
000352 e505                      	LDI   R16, 'U'
000353 d3a2                      	RCALL podatki          
000354 d3bb                          RCALL delay_ms
000355 e200                      	LDI   R16, ' '
000356 d39f                      	RCALL podatki          
000357 d3b8                          RCALL delay_ms
000358 e200                      	LDI   R16, ' '
000359 d39c                      	RCALL podatki          
00035a d3b5                          RCALL delay_ms
00035b e200                      	LDI   R16, ' '
00035c d399                      	RCALL podatki          
00035d d3b2                          RCALL delay_ms
00035e e200                      	LDI   R16, ' '
00035f d396                      	RCALL podatki          
000360 d3af                          RCALL delay_ms
000361 2d09                      	mov   R16, tocke_to_ascii_desetice
000362 d393                      	RCALL podatki          
000363 d3ac                          RCALL delay_ms
000364 2d08                      	mov   R16, tocke_to_ascii_enice 
000365 d390                      	RCALL podatki          
000366 d3a9                          RCALL delay_ms
000367 9508                      	ret
                                 
                                 krt1_ven:
000368 ef0c                      	LDI   R16, 0b11111100
000369 d38c                      	RCALL podatki          
00036a d3a5                          RCALL delay_ms
00036b e200                      	LDI   R16, ' '
00036c d389                      	RCALL podatki          
00036d d3a2                          RCALL delay_ms
00036e e200                      	LDI   R16, ' '
00036f d386                      	RCALL podatki          
000370 d39f                          RCALL delay_ms
000371 e200                      	LDI   R16, ' '
000372 d383                      	RCALL podatki          
000373 d39c                          RCALL delay_ms
000374 e200                      	LDI   R16, ' '
000375 d380                      	RCALL podatki          
000376 d399                          RCALL delay_ms
000377 e200                      	LDI   R16, ' '
000378 d37d                      	RCALL podatki          
000379 d396                          RCALL delay_ms
00037a e200                      	LDI   R16, ' '
00037b d37a                      	RCALL podatki          
00037c d393                          RCALL delay_ms
00037d e200                      	LDI   R16, ' '
00037e d377                      	RCALL podatki          
00037f d390                          RCALL delay_ms
000380 e200                      	LDI   R16, ' '
000381 d374                      	RCALL podatki          
000382 d38d                          RCALL delay_ms
000383 e200                      	LDI   R16, ' '
000384 d371                      	RCALL podatki          
000385 d38a                          RCALL delay_ms
                                 	////////////////////////////////////
000386 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000387 d35d                          RCALL komanda
000388 d387                          RCALL delay_ms
                                 	///////////////////////////////////
000389 e505                      	LDI   R16, 'U'
00038a d36b                      	RCALL podatki          
00038b d384                          RCALL delay_ms
00038c e200                      	LDI   R16, ' '
00038d d368                      	RCALL podatki          
00038e d381                          RCALL delay_ms
00038f e200                      	LDI   R16, ' '
000390 d365                      	RCALL podatki          
000391 d37e                          RCALL delay_ms
000392 e505                      	LDI   R16, 'U'
000393 d362                      	RCALL podatki          
000394 d37b                          RCALL delay_ms
000395 e200                      	LDI   R16, ' '
000396 d35f                      	RCALL podatki          
000397 d378                          RCALL delay_ms
000398 e200                      	LDI   R16, ' '
000399 d35c                      	RCALL podatki          
00039a d375                          RCALL delay_ms
00039b e505                      	LDI   R16, 'U'
00039c d359                      	RCALL podatki          
00039d d372                          RCALL delay_ms
00039e e200                      	LDI   R16, ' '
00039f d356                      	RCALL podatki          
0003a0 d36f                          RCALL delay_ms
0003a1 e200                      	LDI   R16, ' '
0003a2 d353                      	RCALL podatki          
0003a3 d36c                          RCALL delay_ms
0003a4 e505                      	LDI   R16, 'U'
0003a5 d350                      	RCALL podatki          
0003a6 d369                          RCALL delay_ms
0003a7 e200                      	LDI   R16, ' '
0003a8 d34d                      	RCALL podatki          
0003a9 d366                          RCALL delay_ms
0003aa e200                      	LDI   R16, ' '
0003ab d34a                      	RCALL podatki          
0003ac d363                          RCALL delay_ms
0003ad e200                      	LDI   R16, ' '
0003ae d347                      	RCALL podatki          
0003af d360                          RCALL delay_ms
0003b0 e200                      	LDI   R16, ' '
0003b1 d344                      	RCALL podatki          
0003b2 d35d                          RCALL delay_ms
0003b3 2d09                      	mov   R16, tocke_to_ascii_desetice
0003b4 d341                      	RCALL podatki          
0003b5 d35a                          RCALL delay_ms
0003b6 2d08                      	mov   R16, tocke_to_ascii_enice 
0003b7 d33e                      	RCALL podatki          
0003b8 d357                          RCALL delay_ms
0003b9 9508                      	ret
                                 
                                 krt2_ven:
0003ba e200                      	LDI   R16, ' '
0003bb d33a                      	RCALL podatki          
0003bc d353                          RCALL delay_ms
0003bd e200                      	LDI   R16, ' '
0003be d337                      	RCALL podatki          
0003bf d350                          RCALL delay_ms
0003c0 e200                      	LDI   R16, ' '
0003c1 d334                      	RCALL podatki          
0003c2 d34d                          RCALL delay_ms
0003c3 ef0c                      	LDI   R16, 0b11111100
0003c4 d331                      	RCALL podatki          
0003c5 d34a                          RCALL delay_ms
0003c6 e200                      	LDI   R16, ' '
0003c7 d32e                      	RCALL podatki          
0003c8 d347                          RCALL delay_ms
0003c9 e200                      	LDI   R16, ' '
0003ca d32b                      	RCALL podatki          
0003cb d344                          RCALL delay_ms
0003cc e200                      	LDI   R16, ' '
0003cd d328                      	RCALL podatki          
0003ce d341                          RCALL delay_ms
0003cf e200                      	LDI   R16, ' '
0003d0 d325                      	RCALL podatki          
0003d1 d33e                          RCALL delay_ms
0003d2 e200                      	LDI   R16, ' '
0003d3 d322                      	RCALL podatki          
0003d4 d33b                          RCALL delay_ms
0003d5 e200                      	LDI   R16, ' '
0003d6 d31f                      	RCALL podatki          
0003d7 d338                          RCALL delay_ms
                                 	////////////////////////////////////
0003d8 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0003d9 d30b                          RCALL komanda
0003da d335                          RCALL delay_ms
                                 	///////////////////////////////////
0003db e505                      	LDI   R16, 'U'
0003dc d319                      	RCALL podatki          
0003dd d332                          RCALL delay_ms
0003de e200                      	LDI   R16, ' '
0003df d316                      	RCALL podatki          
0003e0 d32f                          RCALL delay_ms
0003e1 e200                      	LDI   R16, ' '
0003e2 d313                      	RCALL podatki          
0003e3 d32c                          RCALL delay_ms
0003e4 e505                      	LDI   R16, 'U'
0003e5 d310                      	RCALL podatki          
0003e6 d329                          RCALL delay_ms
0003e7 e200                      	LDI   R16, ' '
0003e8 d30d                      	RCALL podatki          
0003e9 d326                          RCALL delay_ms
0003ea e200                      	LDI   R16, ' '
0003eb d30a                      	RCALL podatki          
0003ec d323                          RCALL delay_ms
0003ed e505                      	LDI   R16, 'U'
0003ee d307                      	RCALL podatki          
0003ef d320                          RCALL delay_ms
0003f0 e200                      	LDI   R16, ' '
0003f1 d304                      	RCALL podatki          
0003f2 d31d                          RCALL delay_ms
0003f3 e200                      	LDI   R16, ' '
0003f4 d301                      	RCALL podatki          
0003f5 d31a                          RCALL delay_ms
0003f6 e505                      	LDI   R16, 'U'
0003f7 d2fe                      	RCALL podatki          
0003f8 d317                          RCALL delay_ms
0003f9 e200                      	LDI   R16, ' '
0003fa d2fb                      	RCALL podatki          
0003fb d314                          RCALL delay_ms
0003fc e200                      	LDI   R16, ' '
0003fd d2f8                      	RCALL podatki          
0003fe d311                          RCALL delay_ms
0003ff e200                      	LDI   R16, ' '
000400 d2f5                      	RCALL podatki          
000401 d30e                          RCALL delay_ms
000402 e200                      	LDI   R16, ' '
000403 d2f2                      	RCALL podatki          
000404 d30b                          RCALL delay_ms
000405 2d09                      	mov   R16, tocke_to_ascii_desetice
000406 d2ef                      	RCALL podatki          
000407 d308                          RCALL delay_ms
000408 2d08                      	mov   R16, tocke_to_ascii_enice
000409 d2ec                      	RCALL podatki          
00040a d305                          RCALL delay_ms
00040b 9508                      	ret
                                 
                                 krt3_ven:
00040c e200                      	LDI   R16, ' '
00040d d2e8                      	RCALL podatki          
00040e d301                          RCALL delay_ms
00040f e200                      	LDI   R16, ' '
000410 d2e5                      	RCALL podatki          
000411 d2fe                          RCALL delay_ms
000412 e200                      	LDI   R16, ' '
000413 d2e2                      	RCALL podatki          
000414 d2fb                          RCALL delay_ms
000415 e200                      	LDI   R16, ' '
000416 d2df                      	RCALL podatki          
000417 d2f8                          RCALL delay_ms
000418 e200                      	LDI   R16, ' '
000419 d2dc                      	RCALL podatki          
00041a d2f5                          RCALL delay_ms
00041b e200                      	LDI   R16, ' '
00041c d2d9                      	RCALL podatki          
00041d d2f2                          RCALL delay_ms
00041e ef0c                      	LDI   R16, 0b11111100
00041f d2d6                      	RCALL podatki          
000420 d2ef                          RCALL delay_ms
000421 e200                      	LDI   R16, ' '
000422 d2d3                      	RCALL podatki          
000423 d2ec                          RCALL delay_ms
000424 e200                      	LDI   R16, ' '
000425 d2d0                      	RCALL podatki          
000426 d2e9                          RCALL delay_ms
000427 e200                      	LDI   R16, ' '
000428 d2cd                      	RCALL podatki          
000429 d2e6                          RCALL delay_ms
                                 	////////////////////////////////////
00042a ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
00042b d2b9                          RCALL komanda
00042c d2e3                          RCALL delay_ms
                                 	///////////////////////////////////
00042d e505                      	LDI   R16, 'U'
00042e d2c7                      	RCALL podatki          
00042f d2e0                          RCALL delay_ms
000430 e200                      	LDI   R16, ' '
000431 d2c4                      	RCALL podatki          
000432 d2dd                          RCALL delay_ms
000433 e200                      	LDI   R16, ' '
000434 d2c1                      	RCALL podatki          
000435 d2da                          RCALL delay_ms
000436 e505                      	LDI   R16, 'U'
000437 d2be                      	RCALL podatki          
000438 d2d7                          RCALL delay_ms
000439 e200                      	LDI   R16, ' '
00043a d2bb                      	RCALL podatki          
00043b d2d4                          RCALL delay_ms
00043c e200                      	LDI   R16, ' '
00043d d2b8                      	RCALL podatki          
00043e d2d1                          RCALL delay_ms
00043f e505                      	LDI   R16, 'U'
000440 d2b5                      	RCALL podatki          
000441 d2ce                          RCALL delay_ms
000442 e200                      	LDI   R16, ' '
000443 d2b2                      	RCALL podatki          
000444 d2cb                          RCALL delay_ms
000445 e200                      	LDI   R16, ' '
000446 d2af                      	RCALL podatki          
000447 d2c8                          RCALL delay_ms
000448 e505                      	LDI   R16, 'U'
000449 d2ac                      	RCALL podatki          
00044a d2c5                          RCALL delay_ms
00044b e200                      	LDI   R16, ' '
00044c d2a9                      	RCALL podatki          
00044d d2c2                          RCALL delay_ms
00044e e200                      	LDI   R16, ' '
00044f d2a6                      	RCALL podatki          
000450 d2bf                          RCALL delay_ms
000451 e200                      	LDI   R16, ' '
000452 d2a3                      	RCALL podatki          
000453 d2bc                          RCALL delay_ms
000454 e200                      	LDI   R16, ' '
000455 d2a0                      	RCALL podatki          
000456 d2b9                          RCALL delay_ms
000457 2d09                      	mov   R16, r9
000458 d29d                      	RCALL podatki          
000459 d2b6                          RCALL delay_ms
00045a 2d08                      	mov   R16, r8 
00045b d29a                      	RCALL podatki          
00045c d2b3                          RCALL delay_ms
00045d 9508                      	ret
                                 
                                 krt4_ven:
00045e e200                      	LDI   R16, ' '
00045f d296                      	RCALL podatki          
000460 d2af                          RCALL delay_ms
000461 e200                      	LDI   R16, ' '
000462 d293                      	RCALL podatki          
000463 d2ac                          RCALL delay_ms
000464 e200                      	LDI   R16, ' '
000465 d290                      	RCALL podatki          
000466 d2a9                          RCALL delay_ms
000467 e200                      	LDI   R16, ' '
000468 d28d                      	RCALL podatki          
000469 d2a6                          RCALL delay_ms
00046a e200                      	LDI   R16, ' '
00046b d28a                      	RCALL podatki          
00046c d2a3                          RCALL delay_ms
00046d e200                      	LDI   R16, ' '
00046e d287                      	RCALL podatki          
00046f d2a0                          RCALL delay_ms
000470 e200                      	LDI   R16, ' '
000471 d284                      	RCALL podatki          
000472 d29d                          RCALL delay_ms
000473 e200                      	LDI   R16, ' '
000474 d281                      	RCALL podatki          
000475 d29a                          RCALL delay_ms
000476 e200                      	LDI   R16, ' '
000477 d27e                      	RCALL podatki          
000478 d297                          RCALL delay_ms
000479 ef0c                      	LDI   R16, 0b11111100
00047a d27b                      	RCALL podatki          
00047b d294                          RCALL delay_ms
                                 	////////////////////////////////////
00047c ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
00047d d267                          RCALL komanda
00047e d291                          RCALL delay_ms
                                 	///////////////////////////////////
00047f e505                      	LDI   R16, 'U'
000480 d275                      	RCALL podatki          
000481 d28e                          RCALL delay_ms
000482 e200                      	LDI   R16, ' '
000483 d272                      	RCALL podatki          
000484 d28b                          RCALL delay_ms
000485 e200                      	LDI   R16, ' '
000486 d26f                      	RCALL podatki          
000487 d288                          RCALL delay_ms
000488 e505                      	LDI   R16, 'U'
000489 d26c                      	RCALL podatki          
00048a d285                          RCALL delay_ms
00048b e200                      	LDI   R16, ' '
00048c d269                      	RCALL podatki          
00048d d282                          RCALL delay_ms
00048e e200                      	LDI   R16, ' '
00048f d266                      	RCALL podatki          
000490 d27f                          RCALL delay_ms
000491 e505                      	LDI   R16, 'U'
000492 d263                      	RCALL podatki          
000493 d27c                          RCALL delay_ms
000494 e200                      	LDI   R16, ' '
000495 d260                      	RCALL podatki          
000496 d279                          RCALL delay_ms
000497 e200                      	LDI   R16, ' '
000498 d25d                      	RCALL podatki          
000499 d276                          RCALL delay_ms
00049a e505                      	LDI   R16, 'U'
00049b d25a                      	RCALL podatki          
00049c d273                          RCALL delay_ms
00049d e200                      	LDI   R16, ' '
00049e d257                      	RCALL podatki          
00049f d270                          RCALL delay_ms
0004a0 e200                      	LDI   R16, ' '
0004a1 d254                      	RCALL podatki          
0004a2 d26d                          RCALL delay_ms
0004a3 e200                      	LDI   R16, ' '
0004a4 d251                      	RCALL podatki          
0004a5 d26a                          RCALL delay_ms
0004a6 e200                      	LDI   R16, ' '
0004a7 d24e                      	RCALL podatki          
0004a8 d267                          RCALL delay_ms
0004a9 2d09                      	mov   R16, tocke_to_ascii_desetice
0004aa d24b                      	RCALL podatki          
0004ab d264                          RCALL delay_ms
0004ac 2d08                      	mov   R16, tocke_to_ascii_enice
0004ad d248                      	RCALL podatki          
0004ae d261                          RCALL delay_ms
0004af 9508                      	ret
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 
                                 	krt1_ven_narobe:
0004b0 e508                      	LDI   R16, 'X'
0004b1 d244                      	RCALL podatki          
0004b2 d25d                          RCALL delay_ms
                                 	////////////////////////////////////
0004b3 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0004b4 d230                          RCALL komanda
0004b5 d25a                          RCALL delay_ms
                                 	///////////////////////////////////
0004b6 e505                      	LDI   R16, 'U'
0004b7 d23e                      	RCALL podatki          
0004b8 d257                          RCALL delay_ms
0004b9 e200                      	LDI   R16, ' '
0004ba d23b                      	RCALL podatki          
0004bb d254                          RCALL delay_ms
0004bc e200                      	LDI   R16, ' '
0004bd d238                      	RCALL podatki          
0004be d251                          RCALL delay_ms
0004bf e505                      	LDI   R16, 'U'
0004c0 d235                      	RCALL podatki          
0004c1 d24e                          RCALL delay_ms
0004c2 e200                      	LDI   R16, ' '
0004c3 d232                      	RCALL podatki          
0004c4 d24b                          RCALL delay_ms
0004c5 e200                      	LDI   R16, ' '
0004c6 d22f                      	RCALL podatki          
0004c7 d248                          RCALL delay_ms
0004c8 e505                      	LDI   R16, 'U'
0004c9 d22c                      	RCALL podatki          
0004ca d245                          RCALL delay_ms
0004cb e200                      	LDI   R16, ' '
0004cc d229                      	RCALL podatki          
0004cd d242                          RCALL delay_ms
0004ce e200                      	LDI   R16, ' '
0004cf d226                      	RCALL podatki          
0004d0 d23f                          RCALL delay_ms
0004d1 e505                      	LDI   R16, 'U'
0004d2 d223                      	RCALL podatki          
0004d3 d23c                          RCALL delay_ms
0004d4 e200                      	LDI   R16, ' '
0004d5 d220                      	RCALL podatki          
0004d6 d239                          RCALL delay_ms
0004d7 e200                      	LDI   R16, ' '
0004d8 d21d                      	RCALL podatki          
0004d9 d236                          RCALL delay_ms
0004da e200                      	LDI   R16, ' '
0004db d21a                      	RCALL podatki          
0004dc d233                          RCALL delay_ms
0004dd e200                      	LDI   R16, ' '
0004de d217                      	RCALL podatki          
0004df d230                          RCALL delay_ms
0004e0 2d09                      	mov   R16, tocke_to_ascii_desetice
0004e1 d214                      	RCALL podatki          
0004e2 d22d                          RCALL delay_ms
0004e3 2d08                      	mov   R16, tocke_to_ascii_enice 
0004e4 d211                      	RCALL podatki          
0004e5 d22a                          RCALL delay_ms
0004e6 9508                      	ret
                                 
                                 krt2_ven_narobe:
0004e7 e200                      	LDI   R16, ' '
0004e8 d20d                      	RCALL podatki          
0004e9 d226                          RCALL delay_ms
0004ea e200                      	LDI   R16, ' '
0004eb d20a                      	RCALL podatki          
0004ec d223                          RCALL delay_ms
0004ed e200                      	LDI   R16, ' '
0004ee d207                      	RCALL podatki          
0004ef d220                          RCALL delay_ms
0004f0 e508                      	LDI   R16, 'X'
0004f1 d204                      	RCALL podatki          
0004f2 d21d                          RCALL delay_ms
                                 	////////////////////////////////////
0004f3 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0004f4 d1f0                          RCALL komanda
0004f5 d21a                          RCALL delay_ms
                                 	///////////////////////////////////
0004f6 e505                      	LDI   R16, 'U'
0004f7 d1fe                      	RCALL podatki          
0004f8 d217                          RCALL delay_ms
0004f9 e200                      	LDI   R16, ' '
0004fa d1fb                      	RCALL podatki          
0004fb d214                          RCALL delay_ms
0004fc e200                      	LDI   R16, ' '
0004fd d1f8                      	RCALL podatki          
0004fe d211                          RCALL delay_ms
0004ff e505                      	LDI   R16, 'U'
000500 d1f5                      	RCALL podatki          
000501 d20e                          RCALL delay_ms
000502 e200                      	LDI   R16, ' '
000503 d1f2                      	RCALL podatki          
000504 d20b                          RCALL delay_ms
000505 e200                      	LDI   R16, ' '
000506 d1ef                      	RCALL podatki          
000507 d208                          RCALL delay_ms
000508 e505                      	LDI   R16, 'U'
000509 d1ec                      	RCALL podatki          
00050a d205                          RCALL delay_ms
00050b e200                      	LDI   R16, ' '
00050c d1e9                      	RCALL podatki          
00050d d202                          RCALL delay_ms
00050e e200                      	LDI   R16, ' '
00050f d1e6                      	RCALL podatki          
000510 d1ff                          RCALL delay_ms
000511 e505                      	LDI   R16, 'U'
000512 d1e3                      	RCALL podatki          
000513 d1fc                          RCALL delay_ms
000514 e200                      	LDI   R16, ' '
000515 d1e0                      	RCALL podatki          
000516 d1f9                          RCALL delay_ms
000517 e200                      	LDI   R16, ' '
000518 d1dd                      	RCALL podatki          
000519 d1f6                          RCALL delay_ms
00051a e200                      	LDI   R16, ' '
00051b d1da                      	RCALL podatki          
00051c d1f3                          RCALL delay_ms
00051d e200                      	LDI   R16, ' '
00051e d1d7                      	RCALL podatki          
00051f d1f0                          RCALL delay_ms
000520 2d09                      	mov   R16, tocke_to_ascii_desetice
000521 d1d4                      	RCALL podatki          
000522 d1ed                          RCALL delay_ms
000523 2d08                      	mov   R16, tocke_to_ascii_enice 
000524 d1d1                      	RCALL podatki          
000525 d1ea                          RCALL delay_ms
000526 9508                      	ret
                                 
                                 krt3_ven_narobe:
000527 e200                      	LDI   R16, ' '
000528 d1cd                      	RCALL podatki          
000529 d1e6                          RCALL delay_ms
00052a e200                      	LDI   R16, ' '
00052b d1ca                      	RCALL podatki          
00052c d1e3                          RCALL delay_ms
00052d e200                      	LDI   R16, ' '
00052e d1c7                      	RCALL podatki          
00052f d1e0                          RCALL delay_ms
000530 e200                      	LDI   R16, ' '
000531 d1c4                      	RCALL podatki          
000532 d1dd                          RCALL delay_ms
000533 e200                      	LDI   R16, ' '
000534 d1c1                      	RCALL podatki          
000535 d1da                          RCALL delay_ms
000536 e200                      	LDI   R16, ' '
000537 d1be                      	RCALL podatki          
000538 d1d7                          RCALL delay_ms
000539 e508                      	LDI   R16, 'X'
00053a d1bb                      	RCALL podatki          
00053b d1d4                          RCALL delay_ms
                                 	////////////////////////////////////
00053c ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
00053d d1a7                          RCALL komanda
00053e d1d1                          RCALL delay_ms
                                 	///////////////////////////////////
00053f e505                      	LDI   R16, 'U'
000540 d1b5                      	RCALL podatki          
000541 d1ce                          RCALL delay_ms
000542 e200                      	LDI   R16, ' '
000543 d1b2                      	RCALL podatki          
000544 d1cb                          RCALL delay_ms
000545 e200                      	LDI   R16, ' '
000546 d1af                      	RCALL podatki          
000547 d1c8                          RCALL delay_ms
000548 e505                      	LDI   R16, 'U'
000549 d1ac                      	RCALL podatki          
00054a d1c5                          RCALL delay_ms
00054b e200                      	LDI   R16, ' '
00054c d1a9                      	RCALL podatki          
00054d d1c2                          RCALL delay_ms
00054e e200                      	LDI   R16, ' '
00054f d1a6                      	RCALL podatki          
000550 d1bf                          RCALL delay_ms
000551 e505                      	LDI   R16, 'U'
000552 d1a3                      	RCALL podatki          
000553 d1bc                          RCALL delay_ms
000554 e200                      	LDI   R16, ' '
000555 d1a0                      	RCALL podatki          
000556 d1b9                          RCALL delay_ms
000557 e200                      	LDI   R16, ' '
000558 d19d                      	RCALL podatki          
000559 d1b6                          RCALL delay_ms
00055a e505                      	LDI   R16, 'U'
00055b d19a                      	RCALL podatki          
00055c d1b3                          RCALL delay_ms
00055d e200                      	LDI   R16, ' '
00055e d197                      	RCALL podatki          
00055f d1b0                          RCALL delay_ms
000560 e200                      	LDI   R16, ' '
000561 d194                      	RCALL podatki          
000562 d1ad                          RCALL delay_ms
000563 e200                      	LDI   R16, ' '
000564 d191                      	RCALL podatki          
000565 d1aa                          RCALL delay_ms
000566 e200                      	LDI   R16, ' '
000567 d18e                      	RCALL podatki          
000568 d1a7                          RCALL delay_ms
000569 2d09                      	mov   R16, tocke_to_ascii_desetice
00056a d18b                      	RCALL podatki          
00056b d1a4                          RCALL delay_ms
00056c 2d08                      	mov   R16, tocke_to_ascii_enice 
00056d d188                      	RCALL podatki          
00056e d1a1                          RCALL delay_ms
00056f 9508                      	ret
                                 
                                 krt4_ven_narobe:
000570 e200                      	LDI   R16, ' '
000571 d184                      	RCALL podatki          
000572 d19d                          RCALL delay_ms
000573 e200                      	LDI   R16, ' '
000574 d181                      	RCALL podatki          
000575 d19a                          RCALL delay_ms
000576 e200                      	LDI   R16, ' '
000577 d17e                      	RCALL podatki          
000578 d197                          RCALL delay_ms
000579 e200                      	LDI   R16, ' '
00057a d17b                      	RCALL podatki          
00057b d194                          RCALL delay_ms
00057c e200                      	LDI   R16, ' '
00057d d178                      	RCALL podatki          
00057e d191                          RCALL delay_ms
00057f e200                      	LDI   R16, ' '
000580 d175                      	RCALL podatki          
000581 d18e                          RCALL delay_ms
000582 e200                      	LDI   R16, ' '
000583 d172                      	RCALL podatki          
000584 d18b                          RCALL delay_ms
000585 e200                      	LDI   R16, ' '
000586 d16f                      	RCALL podatki          
000587 d188                          RCALL delay_ms
000588 e200                      	LDI   R16, ' '
000589 d16c                      	RCALL podatki          
00058a d185                          RCALL delay_ms
00058b e508                      	LDI   R16, 'X'
00058c d169                      	RCALL podatki          
00058d d182                          RCALL delay_ms
                                 	////////////////////////////////////
00058e ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
00058f d155                          RCALL komanda
000590 d17f                          RCALL delay_ms
                                 	///////////////////////////////////
000591 e505                      	LDI   R16, 'U'
000592 d163                      	RCALL podatki          
000593 d17c                          RCALL delay_ms
000594 e200                      	LDI   R16, ' '
000595 d160                      	RCALL podatki          
000596 d179                          RCALL delay_ms
000597 e200                      	LDI   R16, ' '
000598 d15d                      	RCALL podatki          
000599 d176                          RCALL delay_ms
00059a e505                      	LDI   R16, 'U'
00059b d15a                      	RCALL podatki          
00059c d173                          RCALL delay_ms
00059d e200                      	LDI   R16, ' '
00059e d157                      	RCALL podatki          
00059f d170                          RCALL delay_ms
0005a0 e200                      	LDI   R16, ' '
0005a1 d154                      	RCALL podatki          
0005a2 d16d                          RCALL delay_ms
0005a3 e505                      	LDI   R16, 'U'
0005a4 d151                      	RCALL podatki          
0005a5 d16a                          RCALL delay_ms
0005a6 e200                      	LDI   R16, ' '
0005a7 d14e                      	RCALL podatki          
0005a8 d167                          RCALL delay_ms
0005a9 e200                      	LDI   R16, ' '
0005aa d14b                      	RCALL podatki          
0005ab d164                          RCALL delay_ms
0005ac e505                      	LDI   R16, 'U'
0005ad d148                      	RCALL podatki          
0005ae d161                          RCALL delay_ms
0005af e200                      	LDI   R16, ' '
0005b0 d145                      	RCALL podatki          
0005b1 d15e                          RCALL delay_ms
0005b2 e200                      	LDI   R16, ' '
0005b3 d142                      	RCALL podatki          
0005b4 d15b                          RCALL delay_ms
0005b5 e200                      	LDI   R16, ' '
0005b6 d13f                      	RCALL podatki          
0005b7 d158                          RCALL delay_ms
0005b8 e200                      	LDI   R16, ' '
0005b9 d13c                      	RCALL podatki          
0005ba d155                          RCALL delay_ms
0005bb 2d09                      	mov   R16, tocke_to_ascii_desetice
0005bc d139                      	RCALL podatki          
0005bd d152                          RCALL delay_ms
0005be 2d08                      	mov   R16, tocke_to_ascii_enice 
0005bf d136                      	RCALL podatki          
0005c0 d14f                          RCALL delay_ms
0005c1 9508                      	ret
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 
                                 krt1_ven_pravilno:
0005c2 ef0f                      	LDI   R16, 0b1111_1111
0005c3 d132                      	RCALL podatki          
0005c4 d14b                          RCALL delay_ms
                                 	////////////////////////////////////
0005c5 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0005c6 d11e                          RCALL komanda
0005c7 d148                          RCALL delay_ms
                                 	///////////////////////////////////
0005c8 e505                      	LDI   R16, 'U'
0005c9 d12c                      	RCALL podatki          
0005ca d145                          RCALL delay_ms
0005cb e200                      	LDI   R16, ' '
0005cc d129                      	RCALL podatki          
0005cd d142                          RCALL delay_ms
0005ce e200                      	LDI   R16, ' '
0005cf d126                      	RCALL podatki          
0005d0 d13f                          RCALL delay_ms
0005d1 e505                      	LDI   R16, 'U'
0005d2 d123                      	RCALL podatki          
0005d3 d13c                          RCALL delay_ms
0005d4 e200                      	LDI   R16, ' '
0005d5 d120                      	RCALL podatki          
0005d6 d139                          RCALL delay_ms
0005d7 e200                      	LDI   R16, ' '
0005d8 d11d                      	RCALL podatki          
0005d9 d136                          RCALL delay_ms
0005da e505                      	LDI   R16, 'U'
0005db d11a                      	RCALL podatki          
0005dc d133                          RCALL delay_ms
0005dd e200                      	LDI   R16, ' '
0005de d117                      	RCALL podatki          
0005df d130                          RCALL delay_ms
0005e0 e200                      	LDI   R16, ' '
0005e1 d114                      	RCALL podatki          
0005e2 d12d                          RCALL delay_ms
0005e3 e505                      	LDI   R16, 'U'
0005e4 d111                      	RCALL podatki          
0005e5 d12a                          RCALL delay_ms
0005e6 e200                      	LDI   R16, ' '
0005e7 d10e                      	RCALL podatki          
0005e8 d127                          RCALL delay_ms
0005e9 e200                      	LDI   R16, ' '
0005ea d10b                      	RCALL podatki          
0005eb d124                          RCALL delay_ms
0005ec e200                      	LDI   R16, ' '
0005ed d108                      	RCALL podatki          
0005ee d121                          RCALL delay_ms
0005ef e200                      	LDI   R16, ' '
0005f0 d105                      	RCALL podatki          
0005f1 d11e                          RCALL delay_ms
0005f2 2d09                      	mov   R16, tocke_to_ascii_desetice
0005f3 d102                      	RCALL podatki          
0005f4 d11b                          RCALL delay_ms
0005f5 2d08                      	mov   R16, tocke_to_ascii_enice 
0005f6 d0ff                      	RCALL podatki          
0005f7 d118                          RCALL delay_ms
0005f8 9508                      	ret
                                 
                                 krt2_ven_pravilno:
0005f9 e200                      	LDI   R16, ' '
0005fa d0fb                      	RCALL podatki          
0005fb d114                          RCALL delay_ms
0005fc e200                      	LDI   R16, ' '
0005fd d0f8                      	RCALL podatki          
0005fe d111                          RCALL delay_ms
0005ff e200                      	LDI   R16, ' '
000600 d0f5                      	RCALL podatki          
000601 d10e                          RCALL delay_ms
000602 ef0f                      	LDI   R16, 0b1111_1111
000603 d0f2                      	RCALL podatki          
000604 d10b                          RCALL delay_ms
                                 	////////////////////////////////////
000605 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000606 d0de                          RCALL komanda
000607 d108                          RCALL delay_ms
                                 	///////////////////////////////////
000608 e505                      	LDI   R16, 'U'
000609 d0ec                      	RCALL podatki          
00060a d105                          RCALL delay_ms
00060b e200                      	LDI   R16, ' '
00060c d0e9                      	RCALL podatki          
00060d d102                          RCALL delay_ms
00060e e200                      	LDI   R16, ' '
00060f d0e6                      	RCALL podatki          
000610 d0ff                          RCALL delay_ms
000611 e505                      	LDI   R16, 'U'
000612 d0e3                      	RCALL podatki          
000613 d0fc                          RCALL delay_ms
000614 e200                      	LDI   R16, ' '
000615 d0e0                      	RCALL podatki          
000616 d0f9                          RCALL delay_ms
000617 e200                      	LDI   R16, ' '
000618 d0dd                      	RCALL podatki          
000619 d0f6                          RCALL delay_ms
00061a e505                      	LDI   R16, 'U'
00061b d0da                      	RCALL podatki          
00061c d0f3                          RCALL delay_ms
00061d e200                      	LDI   R16, ' '
00061e d0d7                      	RCALL podatki          
00061f d0f0                          RCALL delay_ms
000620 e200                      	LDI   R16, ' '
000621 d0d4                      	RCALL podatki          
000622 d0ed                          RCALL delay_ms
000623 e505                      	LDI   R16, 'U'
000624 d0d1                      	RCALL podatki          
000625 d0ea                          RCALL delay_ms
000626 e200                      	LDI   R16, ' '
000627 d0ce                      	RCALL podatki          
000628 d0e7                          RCALL delay_ms
000629 e200                      	LDI   R16, ' '
00062a d0cb                      	RCALL podatki          
00062b d0e4                          RCALL delay_ms
00062c e200                      	LDI   R16, ' '
00062d d0c8                      	RCALL podatki          
00062e d0e1                          RCALL delay_ms
00062f e200                      	LDI   R16, ' '
000630 d0c5                      	RCALL podatki          
000631 d0de                          RCALL delay_ms
000632 2d09                      	mov   R16, tocke_to_ascii_desetice
000633 d0c2                      	RCALL podatki          
000634 d0db                          RCALL delay_ms
000635 2d08                      	mov   R16, tocke_to_ascii_enice 
000636 d0bf                      	RCALL podatki          
000637 d0d8                          RCALL delay_ms
000638 9508                      	ret
                                 
                                 krt3_ven_pravilno:
000639 e200                      	LDI   R16, ' '
00063a d0bb                      	RCALL podatki          
00063b d0d4                          RCALL delay_ms
00063c e200                      	LDI   R16, ' '
00063d d0b8                      	RCALL podatki          
00063e d0d1                          RCALL delay_ms
00063f e200                      	LDI   R16, ' '
000640 d0b5                      	RCALL podatki          
000641 d0ce                          RCALL delay_ms
000642 e200                      	LDI   R16, ' '
000643 d0b2                      	RCALL podatki          
000644 d0cb                          RCALL delay_ms
000645 e200                      	LDI   R16, ' '
000646 d0af                      	RCALL podatki          
000647 d0c8                          RCALL delay_ms
000648 e200                      	LDI   R16, ' '
000649 d0ac                      	RCALL podatki          
00064a d0c5                          RCALL delay_ms
00064b ef0f                      	LDI   R16, 0b1111_1111
00064c d0a9                      	RCALL podatki          
00064d d0c2                          RCALL delay_ms
                                 	////////////////////////////////////
00064e ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
00064f d095                          RCALL komanda
000650 d0bf                          RCALL delay_ms
                                 	///////////////////////////////////
000651 e505                      	LDI   R16, 'U'
000652 d0a3                      	RCALL podatki          
000653 d0bc                          RCALL delay_ms
000654 e200                      	LDI   R16, ' '
000655 d0a0                      	RCALL podatki          
000656 d0b9                          RCALL delay_ms
000657 e200                      	LDI   R16, ' '
000658 d09d                      	RCALL podatki          
000659 d0b6                          RCALL delay_ms
00065a e505                      	LDI   R16, 'U'
00065b d09a                      	RCALL podatki          
00065c d0b3                          RCALL delay_ms
00065d e200                      	LDI   R16, ' '
00065e d097                      	RCALL podatki          
00065f d0b0                          RCALL delay_ms
000660 e200                      	LDI   R16, ' '
000661 d094                      	RCALL podatki          
000662 d0ad                          RCALL delay_ms
000663 e505                      	LDI   R16, 'U'
000664 d091                      	RCALL podatki          
000665 d0aa                          RCALL delay_ms
000666 e200                      	LDI   R16, ' '
000667 d08e                      	RCALL podatki          
000668 d0a7                          RCALL delay_ms
000669 e200                      	LDI   R16, ' '
00066a d08b                      	RCALL podatki          
00066b d0a4                          RCALL delay_ms
00066c e505                      	LDI   R16, 'U'
00066d d088                      	RCALL podatki          
00066e d0a1                          RCALL delay_ms
00066f e200                      	LDI   R16, ' '
000670 d085                      	RCALL podatki          
000671 d09e                          RCALL delay_ms
000672 e200                      	LDI   R16, ' '
000673 d082                      	RCALL podatki          
000674 d09b                          RCALL delay_ms
000675 e200                      	LDI   R16, ' '
000676 d07f                      	RCALL podatki          
000677 d098                          RCALL delay_ms
000678 e200                      	LDI   R16, ' '
000679 d07c                      	RCALL podatki          
00067a d095                          RCALL delay_ms
00067b 2d09                      	mov   R16, tocke_to_ascii_desetice
00067c d079                      	RCALL podatki          
00067d d092                          RCALL delay_ms
00067e 2d08                      	mov   R16, tocke_to_ascii_enice
00067f d076                      	RCALL podatki          
000680 d08f                          RCALL delay_ms
000681 9508                      	ret
                                 
                                 krt4_ven_pravilno:
000682 e200                      	LDI   R16, ' '
000683 d072                      	RCALL podatki          
000684 d08b                          RCALL delay_ms
000685 e200                      	LDI   R16, ' '
000686 d06f                      	RCALL podatki          
000687 d088                          RCALL delay_ms
000688 e200                      	LDI   R16, ' '
000689 d06c                      	RCALL podatki          
00068a d085                          RCALL delay_ms
00068b e200                      	LDI   R16, ' '
00068c d069                      	RCALL podatki          
00068d d082                          RCALL delay_ms
00068e e200                      	LDI   R16, ' '
00068f d066                      	RCALL podatki          
000690 d07f                          RCALL delay_ms
000691 e200                      	LDI   R16, ' '
000692 d063                      	RCALL podatki          
000693 d07c                          RCALL delay_ms
000694 e200                      	LDI   R16, ' '
000695 d060                      	RCALL podatki          
000696 d079                          RCALL delay_ms
000697 e200                      	LDI   R16, ' '
000698 d05d                      	RCALL podatki          
000699 d076                          RCALL delay_ms
00069a e200                      	LDI   R16, ' '
00069b d05a                      	RCALL podatki          
00069c d073                          RCALL delay_ms
00069d ef0f                      	LDI   R16, 0b1111_1111
00069e d057                      	RCALL podatki          
00069f d070                          RCALL delay_ms
                                 	////////////////////////////////////
0006a0 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0006a1 d043                          RCALL komanda
0006a2 d06d                          RCALL delay_ms
                                 	///////////////////////////////////
0006a3 e505                      	LDI   R16, 'U'
0006a4 d051                      	RCALL podatki          
0006a5 d06a                          RCALL delay_ms
0006a6 e200                      	LDI   R16, ' '
0006a7 d04e                      	RCALL podatki          
0006a8 d067                          RCALL delay_ms
0006a9 e200                      	LDI   R16, ' '
0006aa d04b                      	RCALL podatki          
0006ab d064                          RCALL delay_ms
0006ac e505                      	LDI   R16, 'U'
0006ad d048                      	RCALL podatki          
0006ae d061                          RCALL delay_ms
0006af e200                      	LDI   R16, ' '
0006b0 d045                      	RCALL podatki          
0006b1 d05e                          RCALL delay_ms
0006b2 e200                      	LDI   R16, ' '
0006b3 d042                      	RCALL podatki          
0006b4 d05b                          RCALL delay_ms
0006b5 e505                      	LDI   R16, 'U'
0006b6 d03f                      	RCALL podatki          
0006b7 d058                          RCALL delay_ms
0006b8 e200                      	LDI   R16, ' '
0006b9 d03c                      	RCALL podatki          
0006ba d055                          RCALL delay_ms
0006bb e200                      	LDI   R16, ' '
0006bc d039                      	RCALL podatki          
0006bd d052                          RCALL delay_ms
0006be e505                      	LDI   R16, 'U'
0006bf d036                      	RCALL podatki          
0006c0 d04f                          RCALL delay_ms
0006c1 e200                      	LDI   R16, ' '
0006c2 d033                      	RCALL podatki          
0006c3 d04c                          RCALL delay_ms
0006c4 e200                      	LDI   R16, ' '
0006c5 d030                      	RCALL podatki          
0006c6 d049                          RCALL delay_ms
0006c7 e200                      	LDI   R16, ' '
0006c8 d02d                      	RCALL podatki          
0006c9 d046                          RCALL delay_ms
0006ca e200                      	LDI   R16, ' '
0006cb d02a                      	RCALL podatki          
0006cc d043                          RCALL delay_ms
0006cd 2d09                      	mov   R16, tocke_to_ascii_desetice
0006ce d027                      	RCALL podatki          
0006cf d040                          RCALL delay_ms
0006d0 2d08                      	mov   R16, tocke_to_ascii_enice 
0006d1 d024                      	RCALL podatki          
0006d2 d03d                          RCALL delay_ms
0006d3 9508                      	ret
                                 /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 /////////////////////////////////////////////// FUNKCIJE PODATEK, INICIALIZACIJA IN KOMANDA /////////////////////////////////////////////////////////////
                                 /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 inicializacija:
0006d4 e303                      	LDI   R16, 0x33         ;inicializiramo lcd za 4bitno poiljanje podatkov
0006d5 d00f                          RCALL komanda       ;poljemo v komandni register
0006d6 d039                          RCALL delay_ms
0006d7 e302                          LDI   R16, 0x32         ;inicializiramo lcd za 4bitno poiljanje podatkov
0006d8 d00c                          RCALL komanda
0006d9 d036                          RCALL delay_ms
0006da e208                          LDI   R16, 0x28         ;povemo, da ima zaslon 2 liniji, 5x7 matrix
0006db d009                          RCALL komanda
0006dc d033                          RCALL delay_ms
0006dd e00c                          LDI   R16, 0x0C         ;disp ON, cursor OFF
0006de d006                          RCALL komanda
0006df e001                          LDI   R16, 0x01         ;zbriemo lcd
0006e0 d004                          RCALL komanda
0006e1 d02e                          RCALL delay_ms
0006e2 e006                          LDI   R16, 0x06         ;premaknemo kursor desno
0006e3 d001                          RCALL komanda
0006e4 9508                          RET  
                                 
                                 komanda:
0006e5 2fb0                      	MOV   R27, R16
0006e6 7fb0                          ANDI  R27, 0xF0         ;zbriemo spodnje 4 bite
0006e7 b9bb                          OUT   PORTD, R27        ;poljemo zgornje 4bite zaslonu
0006e8 9829                          CBI   PORTB, 1          ;pin rs=0 za komando
0006e9 9a28                          SBI   PORTB, 0          ;en = 1
0006ea d01d                          RCALL delay_short       ;podaljamo pulz
0006eb 9828                          CBI   PORTB, 0          
0006ec d01e                          RCALL delay_us          ;delajamo
                                     ;----------------------------------------------------
0006ed 2fb0                          MOV   R27, R16
0006ee 95b2                          SWAP  R27               ;zamenjamo zgornje 4 bite za spodnje
0006ef 7fb0                          ANDI  R27, 0xF0         ;ponovimo masko
0006f0 b9bb                          OUT   PORTD, R27        ;ponovno poljemo 4 bitne podatke
0006f1 9a28                          SBI   PORTB, 0          ;EN = 1
0006f2 d015                          RCALL delay_short       
0006f3 9828                          CBI   PORTB, 0          
0006f4 d016                          RCALL delay_us          
0006f5 9508                          RET
                                 
                                 podatki:  
0006f6 9828                      	cbi portb, 0            //isto kot komanda
0006f7 2fb0                          MOV   R27, R16
0006f8 7fb0                          ANDI  R27, 0xF0         
0006f9 b9bb                          OUT   PORTD, R27        
0006fa 9a29                          SBI   PORTB, 1         
0006fb 9a28                          SBI   PORTB, 0          
0006fc d00b                          RCALL delay_short      
0006fd 9828                          CBI   PORTB, 0          
0006fe d00c                          RCALL delay_us          
                                     ;----------------------------------------------------
0006ff 2fb0                          MOV   R27, R16
000700 95b2                          SWAP  R27              
000701 7fb0                          ANDI  R27, 0xF0        
000702 b9bb                          OUT   PORTD, R27       
000703 9a28                          SBI   PORTB, 0         
000704 d003                          RCALL delay_short       
000705 9828                          CBI   PORTB, 0          
000706 d004                          RCALL delay_us          
000707 9508                          RET
                                 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 //////////////////////////////////////////////////////// DELAJI ///////////////////////////////////////////////////////////////////
                                 
                                 delay_short:
000708 0000                            NOP
000709 0000                            NOP
00070a 9508                            RET
                                 
                                 delay_us:
00070b e510                            LDI   R17, 80
00070c dffb                      l3:   RCALL delay_short
00070d 951a                            DEC   R17
00070e f7e9                            BRNE  l3
00070f 9508                            RET
                                 
                                 delay_ms:
000710 e2c8                            LDI   R28, 40
000711 dff9                      l4:   RCALL delay_us 
000712 95ca                            DEC   R28
000713 f7e9                            BRNE  l4
000714 9508                            RET
                                 
                                 delay_seconds:    
000715 3090                      	cpi r25, 0
000716 f111                      	breq delay_shortener
000717 959a                      	dec r25
000718 2dc2                      	mov r28, r2
000719 efdf                      l5: LDI   R29, 255     
00071a e124                      l6: LDI   R18, 20     ;inner loop counter to give 0.25s delay
00071b 991a                      l7: sbic pinb, 2
00071c e081                      	ldi  r24, 1
00071d 991a                      	sbic pinb, 2
00071e 940c 0736                 	jmp gumb_pritisk_loop
000720 991b                      	sbic pinb, 3
000721 e082                      	ldi r24, 2
000722 991b                      	sbic pinb, 3
000723 940c 0736                 	jmp gumb_pritisk_loop
000725 991c                      	sbic pinb, 4
000726 e083                      	ldi r24, 3
000727 991c                      	sbic pinb, 4
000728 940c 0736                 	jmp   gumb_pritisk_loop
00072a 991d                      	sbic pinb, 5
00072b e084                      	ldi r24, 4
00072c 991d                      	sbic pinb, 5
00072d 940c 0736                 	jmp gumb_pritisk_loop
00072f 952a                      	DEC   R18   
000730 f751                          BRNE  l7          ;loop if not zero
000731 95da                          DEC   R29         ;decrement mid loop
000732 f739                          BRNE  l6          ;loop if not zero
000733 95ca                          DEC   R28         ;decrement outer loop
000734 f721                          BRNE  l5          ;loop if not zero
000735 9508                          RET               ;return to calle
                                 
                                 gumb_pritisk_loop:
000736 940e 00ec                 	call gumb_pritisk
000738 9508                      	ret
                                 
                                 delay_shortener:
000739 e194                      	ldi r25, 20
00073a 9426                      	lsr r2
00073b 940c 0715                 	jmp delay_seconds
                                 
                                 delay_loading:
00073d efcf                      	LDI   R28, 255    ;outer loop counter 
00073e efdf                      la: LDI   R29, 255    ;mid loop counter
00073f ea20                      lb: LDI   R18, 160     ;inner loop counter to give 0.25s delay
000740 952a                      lc: DEC   R18  
000741 f6c9                          BRNE  l7          ;loop if not zero
000742 95da                          DEC   R29         ;decrement mid loop
000743 f6b1                          BRNE  l6          ;loop if not zero
000744 95ca                          DEC   R28         ;decrement outer loop
000745 f699                          BRNE  l5          ;loop if not zero


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   1 r0 :   0 r1 :   0 r2 :   3 r3 :   1 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :  19 r9 :  18 r10:   4 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 483 r17:   2 r18:   4 r19:   7 r20:   0 
r21:   4 r22:   1 r23:   2 r24:  13 r25:   5 r26:   7 r27:  14 r28:   6 
r29:   4 r30:   1 r31:   1 
Registers used: 21 out of 35 (60.0%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   3 adiw  :   0 and   :   0 
andi  :   4 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   1 break :   0 breq  :  16 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   9 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  62 cbi   :  11 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   5 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   1 cpc   :   0 
cpi   :  16 cpse  :   0 dec   :   9 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   2 jmp   :  21 
ld    :   0 ldd   :   0 ldi   : 467 lds   :   0 lpm   :   1 lsl   :   0 
lsr   :   1 mov   :  38 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   2 or    :   0 ori   :   0 out   :   6 pop   :   0 
push  :   0 rcall : 957 ret   :  48 reti  :   0 rjmp  :   0 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   5 sbic  :   8 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   0 
sub   :   1 subi  :   0 swap  :   2 tst   :   0 wdr   :   0 
Instructions used: 25 out of 113 (22.1%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000e8e   3558     54   3612   32768  11.0%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 1 warnings
