{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700466831868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700466831869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 14:53:51 2023 " "Processing started: Mon Nov 20 14:53:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700466831869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700466831869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map risc-v -c risc-v --generate_functional_sim_netlist " "Command: quartus_map risc-v -c risc-v --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700466831869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1700466832083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/uit/hdl/project/verilog/add_sub/add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/uit/hdl/project/verilog/add_sub/add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../verilog/add_sub/add_sub.v" "" { Text "D:/Study/UIT/HDL/project/verilog/add_sub/add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/uit/hdl/project/verilog/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/uit/hdl/project/verilog/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../verilog/ALU/alu.v" "" { Text "D:/Study/UIT/HDL/project/verilog/ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_tb " "Found entity 1: register_file_tb" {  } { { "register_file_tb.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "D:/Study/UIT/HDL/project/quartus/program_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.v" "" { Text "D:/Study/UIT/HDL/project/quartus/instruction_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem_tb " "Found entity 1: instruction_mem_tb" {  } { { "instruction_mem_tb.v" "" { Text "D:/Study/UIT/HDL/project/quartus/instruction_mem_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_tb " "Found entity 1: data_memory_tb" {  } { { "data_memory_tb.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32bit " "Found entity 1: mux2to1_32bit" {  } { { "mux2to1_32bit.v" "" { Text "D:/Study/UIT/HDL/project/quartus/mux2to1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_32bit " "Found entity 1: mux4to1_32bit" {  } { { "mux4to1_32bit.v" "" { Text "D:/Study/UIT/HDL/project/quartus/mux4to1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_logic " "Found entity 1: shift_left_logic" {  } { { "shift_left_logic.v" "" { Text "D:/Study/UIT/HDL/project/quartus/shift_left_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "D:/Study/UIT/HDL/project/quartus/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_tb " "Found entity 1: sign_extend_tb" {  } { { "sign_extend_tb.v" "" { Text "D:/Study/UIT/HDL/project/quartus/sign_extend_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu_ver1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu_ver1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu_ver1_tb " "Found entity 1: riscv_cpu_ver1_tb" {  } { { "riscv_cpu_ver1_tb.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver1_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_ins_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_ins_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_ins_mem " "Found entity 1: pc_ins_mem" {  } { { "pc_ins_mem.v" "" { Text "D:/Study/UIT/HDL/project/quartus/pc_ins_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_ins_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_ins_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_ins_mem_tb " "Found entity 1: pc_ins_mem_tb" {  } { { "pc_ins_mem_tb.v" "" { Text "D:/Study/UIT/HDL/project/quartus/pc_ins_mem_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplepipeline.v 2 2 " "Found 2 design units, including 2 entities, in source file simplepipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 simplePipeline " "Found entity 1: simplePipeline" {  } { { "simplePipeline.v" "" { Text "D:/Study/UIT/HDL/project/quartus/simplePipeline.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832138 ""} { "Info" "ISGN_ENTITY_NAME" "2 stage1 " "Found entity 2: stage1" {  } { { "simplePipeline.v" "" { Text "D:/Study/UIT/HDL/project/quartus/simplePipeline.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplepipeline_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simplepipeline_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 simplePipeline_tb " "Found entity 1: simplePipeline_tb" {  } { { "simplePipeline_tb.v" "" { Text "D:/Study/UIT/HDL/project/quartus/simplePipeline_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_ver1.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_ver1.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_ver1 " "Found entity 1: control_unit_ver1" {  } { { "control_unit_ver1.v" "" { Text "D:/Study/UIT/HDL/project/quartus/control_unit_ver1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_ver1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_ver1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_ver1_tb " "Found entity 1: control_unit_ver1_tb" {  } { { "control_unit_ver1_tb.v" "" { Text "D:/Study/UIT/HDL/project/quartus/control_unit_ver1_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "D:/Study/UIT/HDL/project/quartus/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu_ver1.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu_ver1.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu_ver1 " "Found entity 1: riscv_cpu_ver1" {  } { { "riscv_cpu_ver1.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_cache.v 2 2 " "Found 2 design units, including 2 entities, in source file if_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_cache " "Found entity 1: if_cache" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832148 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipeline1 " "Found entity 2: pipeline1" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700466832148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700466832148 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "if_cache " "Elaborating entity \"if_cache\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700466832166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline1 pipeline1:pipeline1 " "Elaborating entity \"pipeline1\" for hierarchy \"pipeline1:pipeline1\"" {  } { { "if_cache.v" "pipeline1" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700466832175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700466832241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 14:53:52 2023 " "Processing ended: Mon Nov 20 14:53:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700466832241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700466832241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700466832241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700466832241 ""}
