cellMap,*ioh_iscrd2_4x100,*ioh_iscrd2_4x100,*HV_CELLS,*schematic
netMap,*ioh_iscrd2_4x100,*gnd!,*0
instMap,*ioh_iscrd2_4x100,*D1,*D1
instMaster,*ioh_iscrd2_4x100,*D1,*PRIMLIB_dnpdd_scr_spectre,*dnpdd_scr
instMap,*ioh_iscrd2_4x100,*D2,*D2
instMaster,*ioh_iscrd2_4x100,*D2,*PRIMLIB_dpdd_scr_spectre,*dpdd_scr
instMap,*ioh_iscrd2_4x100,*D0,*D0
instMaster,*ioh_iscrd2_4x100,*D0,*PRIMLIB_dpdnw_spectre,*dpdnw
instMap,*ioh_iscrd2_4x100,*D_Guard,*D_Guard
instMaster,*ioh_iscrd2_4x100,*D_Guard,*PRIMLIB_ddnw_spectre,*ddnw
portMap,*ioh_iscrd2_4x100,*A,*A
portMap,*ioh_iscrd2_4x100,*Gn,*Gn
portMap,*ioh_iscrd2_4x100,*Gp,*Gp
portMap,*ioh_iscrd2_4x100,*K,*K
portMap,*ioh_iscrd2_4x100,*Sub,*Sub
