Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Thu Feb 20 06:55:20 2025
| Host         : Dell-G15-5515 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.405ns  (logic 4.980ns (21.277%)  route 18.425ns (78.723%))
  Logic Levels:           26  (LUT2=4 LUT3=6 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 23.317 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.701    -0.991    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X65Y78         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDCE (Prop_fdce_C_Q)         0.456    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.723     0.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X66Y80         LUT2 (Prop_lut2_I0_O)        0.124     0.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_3/O
                         net (fo=54, routed)          0.964     1.275    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     1.399 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_28/O
                         net (fo=2, routed)           0.724     2.123    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]_1
    SLICE_X65Y78         LUT5 (Prop_lut5_I1_O)        0.124     2.247 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.906     3.153    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X66Y82         LUT3 (Prop_lut3_I0_O)        0.116     3.269 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.654     3.923    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X66Y81         LUT2 (Prop_lut2_I0_O)        0.321     4.244 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.295     4.539    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X67Y81         LUT5 (Prop_lut5_I4_O)        0.348     4.887 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_67/O
                         net (fo=1, routed)           0.433     5.320    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_305
    SLICE_X67Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.444 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_15/O
                         net (fo=3, routed)           0.423     5.867    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X66Y80         LUT6 (Prop_lut6_I5_O)        0.124     5.991 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.782     6.773    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X65Y77         LUT3 (Prop_lut3_I1_O)        0.118     6.891 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.711     7.603    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X65Y72         LUT2 (Prop_lut2_I0_O)        0.326     7.929 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.693     8.622    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X65Y72         LUT4 (Prop_lut4_I1_O)        0.124     8.746 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.605     9.351    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X67Y75         LUT4 (Prop_lut4_I0_O)        0.119     9.470 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___95_i_1__0/O
                         net (fo=3, routed)           0.645    10.115    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_13
    SLICE_X67Y75         LUT3 (Prop_lut3_I2_O)        0.358    10.473 f  i_ariane/i_cva6/csr_regfile_i/i___95/O
                         net (fo=3, routed)           0.451    10.924    i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q_reg[11]
    SLICE_X67Y75         LUT4 (Prop_lut4_I1_O)        0.326    11.250 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_16/O
                         net (fo=7, routed)           0.942    12.192    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X53Y80         LUT6 (Prop_lut6_I3_O)        0.124    12.316 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_336/O
                         net (fo=44, routed)          0.645    12.961    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[2][sbe][result][15]_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I3_O)        0.124    13.085 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[2][sbe][result][31]_i_4/O
                         net (fo=37, routed)          0.497    13.582    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_32_1
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.124    13.706 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_13/O
                         net (fo=1, routed)           0.579    14.285    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_292
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    14.409 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_62/O
                         net (fo=2, routed)           0.573    14.983    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_296
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124    15.107 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_412/O
                         net (fo=1, routed)           0.149    15.255    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_341
    SLICE_X41Y78         LUT6 (Prop_lut6_I5_O)        0.124    15.379 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_413/O
                         net (fo=1, routed)           0.651    16.030    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_344
    SLICE_X33Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.154 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_108/O
                         net (fo=34, routed)          0.582    16.736    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_346
    SLICE_X34Y75         LUT6 (Prop_lut6_I3_O)        0.124    16.860 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_489/O
                         net (fo=2, routed)           1.161    18.021    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_502
    SLICE_X53Y78         LUT3 (Prop_lut3_I2_O)        0.150    18.171 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_4/O
                         net (fo=7, routed)           0.451    18.622    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.326    18.948 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_116/O
                         net (fo=7, routed)           0.614    19.562    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124    19.686 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_417/O
                         net (fo=54, routed)          1.395    21.081    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_454
    SLICE_X46Y81         LUT2 (Prop_lut2_I1_O)        0.156    21.237 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_33/O
                         net (fo=64, routed)          1.177    22.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1_n_0
    SLICE_X33Y74         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.462    23.317    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X33Y74         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][10]/C
                         clock pessimism              0.467    23.783    
                         clock uncertainty           -0.082    23.701    
    SLICE_X33Y74         FDCE (Setup_fdce_C_CE)      -0.436    23.265    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][10]
  -------------------------------------------------------------------
                         required time                         23.265    
                         arrival time                         -22.414    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.541ns  (logic 4.015ns (72.468%)  route 1.526ns (27.532%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.061     7.321    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.459     7.780 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.526     9.306    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    12.862 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    12.862    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             21.320ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.642ns (21.029%)  route 2.411ns (78.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 23.481 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.881    -0.811    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X108Y3         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y3         FDRE (Prop_fdre_C_Q)         0.518    -0.293 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.871     0.578    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X108Y3         LUT3 (Prop_lut3_I0_O)        0.124     0.702 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.540     2.242    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X101Y2         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.626    23.481    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X101Y2         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.567    24.049    
                         clock uncertainty           -0.082    23.967    
    SLICE_X101Y2         FDCE (Recov_fdce_C_CLR)     -0.405    23.562    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         23.562    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 21.320    




