digraph "CFG for '_Z9resultantPhS_S_' function" {
	label="CFG for '_Z9resultantPhS_S_' function";

	Node0x61f2860 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = sext i32 %12 to i64\l  %14 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %13\l  %15 = load i8, i8 addrspace(1)* %14, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %16 = uitofp i8 %15 to float\l  %17 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %13\l  %18 = load i8, i8 addrspace(1)* %17, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %19 = uitofp i8 %18 to float\l  %20 = fadd contract float %16, %19\l  %21 = fmul contract float %20, %20\l  %22 = fmul contract float %16, 2.000000e+00\l  %23 = fmul contract float %22, %19\l  %24 = fsub contract float %21, %23\l  %25 = fcmp olt float %24, 0x39F0000000000000\l  %26 = select i1 %25, float 0x41F0000000000000, float 1.000000e+00\l  %27 = fmul float %24, %26\l  %28 = tail call float @llvm.sqrt.f32(float %27)\l  %29 = bitcast float %28 to i32\l  %30 = add nsw i32 %29, -1\l  %31 = bitcast i32 %30 to float\l  %32 = add nsw i32 %29, 1\l  %33 = bitcast i32 %32 to float\l  %34 = tail call i1 @llvm.amdgcn.class.f32(float %27, i32 608)\l  %35 = select i1 %25, float 0x3EF0000000000000, float 1.000000e+00\l  %36 = fneg float %33\l  %37 = tail call float @llvm.fma.f32(float %36, float %28, float %27)\l  %38 = fcmp ogt float %37, 0.000000e+00\l  %39 = fneg float %31\l  %40 = tail call float @llvm.fma.f32(float %39, float %28, float %27)\l  %41 = fcmp ole float %40, 0.000000e+00\l  %42 = select i1 %41, float %31, float %28\l  %43 = select i1 %38, float %33, float %42\l  %44 = fmul float %35, %43\l  %45 = select i1 %34, float %27, float %44\l  %46 = fptoui float %45 to i8\l  %47 = icmp ugt i8 %46, 15\l  br i1 %47, label %48, label %54\l|{<s0>T|<s1>F}}"];
	Node0x61f2860:s0 -> Node0x61f7bb0;
	Node0x61f2860:s1 -> Node0x61f7c40;
	Node0x61f7bb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%48:\l48:                                               \l  %49 = add nsw i32 %12, -1\l  %50 = sext i32 %49 to i64\l  %51 = getelementptr inbounds i8, i8 addrspace(1)* %2, i64 %50\l  %52 = load i8, i8 addrspace(1)* %51, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %53 = icmp eq i8 %52, -108\l  br i1 %53, label %54, label %55\l|{<s0>T|<s1>F}}"];
	Node0x61f7bb0:s0 -> Node0x61f7c40;
	Node0x61f7bb0:s1 -> Node0x61f8090;
	Node0x61f7c40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#d8564670",label="{%54:\l54:                                               \l  br label %55\l}"];
	Node0x61f7c40 -> Node0x61f8090;
	Node0x61f8090 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%55:\l55:                                               \l  %56 = phi i8 [ 0, %54 ], [ -108, %48 ]\l  %57 = getelementptr inbounds i8, i8 addrspace(1)* %2, i64 %13\l  store i8 %56, i8 addrspace(1)* %57, align 1, !tbaa !7\l  ret void\l}"];
}
