
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1

# Written on Wed Nov 27 11:06:33 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "/home/anonymous/lscc/radiant/2024.1/scripts/tcl/flow/radiant_synplify_vars.tcl"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start              Requested     Requested     Clock        Clock          Clock
Level     Clock              Frequency     Period        Type         Group          Load 
------------------------------------------------------------------------------------------
0 -       cva6_avant|tck     200.0 MHz     5.000         inferred     (multiple)     168  
==========================================================================================


Clock Load Summary
******************

                   Clock     Source        Clock Pin                     Non-clock Pin     Non-clock Pin                                                        
Clock              Load      Pin           Seq Example                   Seq Example       Comb Example                                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------
cva6_avant|tck     168       tck(port)     i_dmi_jtag.data_q[31:0].C     -                 i_dmi_jtag.i_dmi_jtag_tap.i_tck_inv.i_tc_clk_inverter.clk_o.I[0](inv)
================================================================================================================================================================
