var g_data = {"name":"./src/dram_top.sv","src":"`timescale 1ps/1ps\n`include \"dram_top_if.vh\"\n`include \"control_unit_if.vh\"\n`include \"signal_gen_if.vh\"\n\nmodule dram_top (\n    input logic CLK,\n    input logic nRST,\n    control_unit_if.arb myctrl,\n    control_unit_if.dram_sig myctrl_sig,\n    signal_gen_if.dut mysig\n);\n\n    assign mysig.ref_re = myctrl_sig.rf_req;\n    assign mysig.state =  myctrl_sig.state;\n    assign mysig.nstate = myctrl_sig.nstate;\n    assign mysig.RA0 =     myctrl_sig.rank;\n    assign mysig.BG0 =     myctrl_sig.BG;\n    assign mysig.BA0=      myctrl_sig.bank;\n    assign mysig.R0=      myctrl_sig.row;\n    assign mysig.C0=      myctrl_sig.col;\n\n    control_unit ctrl (.CLK(CLK), .nRST(nRST), .mytop(myctrl), .mysig(myctrl_sig));\n    signal_gen sig_gen (.CLK(CLK), .nRST(nRST), .mysig(mysig));\n\n\nendmodule\n","lang":"verilog"};
processSrcData(g_data);