
---------- Begin Simulation Statistics ----------
final_tick                                86781114000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177399                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661256                       # Number of bytes of host memory used
host_op_rate                                   177747                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   563.70                       # Real time elapsed on the host
host_tick_rate                              153948811                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086781                       # Number of seconds simulated
sim_ticks                                 86781114000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.735622                       # CPI: cycles per instruction
system.cpu.discardedOps                        189641                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        40407247                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.576162                       # IPC: instructions per cycle
system.cpu.numCycles                        173562228                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133154981                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       174161                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        381554                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1295                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       987070                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          595                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1975155                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            595                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485873                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735517                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81006                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103877                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101879                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905032                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65389                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             699                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              410                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51019606                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51019606                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51020029                       # number of overall hits
system.cpu.dcache.overall_hits::total        51020029                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1047431                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1047431                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1055425                       # number of overall misses
system.cpu.dcache.overall_misses::total       1055425                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29320054994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29320054994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29320054994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29320054994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52067037                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52067037                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52075454                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52075454                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020117                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020117                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020267                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020267                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 27992.349848                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27992.349848                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 27780.330193                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27780.330193                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       235461                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4167                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.506120                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       893911                       # number of writebacks
system.cpu.dcache.writebacks::total            893911                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        68073                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        68073                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        68073                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        68073                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       979358                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       979358                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       987348                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       987348                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26665206497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26665206497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27352567996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27352567996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018810                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018810                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018960                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018960                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27227.230999                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27227.230999                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27703.067202                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27703.067202                       # average overall mshr miss latency
system.cpu.dcache.replacements                 986836                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40519302                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40519302                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       598653                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        598653                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12163994497                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12163994497                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41117955                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41117955                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20318.940182                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20318.940182                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3360                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3360                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       595293                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       595293                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11489906498                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11489906498                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014478                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014478                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19301.262568                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19301.262568                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10500304                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10500304                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       448778                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       448778                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17156060497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17156060497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38228.390200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38228.390200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        64713                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        64713                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       384065                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       384065                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15175299999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15175299999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035077                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035077                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 39512.322130                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39512.322130                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          423                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           423                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7994                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7994                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.949745                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.949745                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7990                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7990                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    687361499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    687361499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949269                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949269                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 86027.722028                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86027.722028                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  86781114000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.410904                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52007453                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            987348                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.673883                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.410904                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987131                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987131                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53062878                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53062878                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  86781114000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86781114000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86781114000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686379                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475486                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025096                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278628                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278628                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278628                       # number of overall hits
system.cpu.icache.overall_hits::total        10278628                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          738                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            738                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          738                       # number of overall misses
system.cpu.icache.overall_misses::total           738                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54334500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54334500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54334500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54334500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10279366                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10279366                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10279366                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10279366                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73623.983740                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73623.983740                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73623.983740                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73623.983740                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          233                       # number of writebacks
system.cpu.icache.writebacks::total               233                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          738                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          738                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53596500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53596500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53596500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53596500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72623.983740                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72623.983740                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72623.983740                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72623.983740                       # average overall mshr miss latency
system.cpu.icache.replacements                    233                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278628                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278628                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          738                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           738                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54334500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54334500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10279366                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10279366                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73623.983740                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73623.983740                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53596500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53596500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72623.983740                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72623.983740                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  86781114000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           408.103445                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10279366                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               738                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13928.680217                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   408.103445                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.398539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.398539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.493164                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10280104                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10280104                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  86781114000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86781114000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86781114000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  86781114000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   72                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               780610                       # number of demand (read+write) hits
system.l2.demand_hits::total                   780682                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  72                       # number of overall hits
system.l2.overall_hits::.cpu.data              780610                       # number of overall hits
system.l2.overall_hits::total                  780682                       # number of overall hits
system.l2.demand_misses::.cpu.inst                666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             206738                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207404                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               666                       # number of overall misses
system.l2.overall_misses::.cpu.data            206738                       # number of overall misses
system.l2.overall_misses::total                207404                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51712000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17403858500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17455570500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51712000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17403858500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17455570500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           987348                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               988086                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          987348                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              988086                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.902439                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.209387                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.209905                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.902439                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.209387                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.209905                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77645.645646                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84183.161780                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84162.169003                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77645.645646                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84183.161780                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84162.169003                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              113629                       # number of writebacks
system.l2.writebacks::total                    113629                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        206732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207398                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       206732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207398                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45052000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15336161500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15381213500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45052000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15336161500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15381213500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.902439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.209381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.209899                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.902439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.209381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.209899                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67645.645646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74183.781417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74162.786044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67645.645646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74183.781417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74162.786044                       # average overall mshr miss latency
system.l2.replacements                         174744                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       893911                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           893911                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       893911                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       893911                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          223                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              223                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          223                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          223                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            246817                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                246817                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          137421                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              137421                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11905470000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11905470000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        384238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            384238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.357646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.357646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86635.012116                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86635.012116                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       137421                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         137421                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10531260000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10531260000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.357646                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.357646                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76635.012116                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76635.012116                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51712000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51712000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.902439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.902439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77645.645646                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77645.645646                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45052000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45052000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.902439                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.902439                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67645.645646                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67645.645646                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        533793                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            533793                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        69317                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           69317                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5498388500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5498388500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       603110                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        603110                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.114933                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.114933                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79322.366808                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79322.366808                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        69311                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        69311                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4804901500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4804901500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.114923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.114923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69323.794203                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69323.794203                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  86781114000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31928.162491                       # Cycle average of tags in use
system.l2.tags.total_refs                     1973847                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    207512                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.511966                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.110247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        82.811910                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31817.240335                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000858                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974370                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1264                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14063                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        17299                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4155232                       # Number of tag accesses
system.l2.tags.data_accesses                  4155232                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  86781114000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    113627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    206644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006852542500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6776                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6776                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              539982                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106988                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      207398                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113629                       # Number of write requests accepted
system.mem_ctrls.readBursts                    207398                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113629                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     88                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                207398                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113629                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  146021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6776                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.592090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.857253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     87.512208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6640     97.99%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          125      1.84%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            4      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6776                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.764758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.734660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.017705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4269     63.00%     63.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               43      0.63%     63.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2264     33.41%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              191      2.82%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6776                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    5632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13273472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7272256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    152.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   86773117500                       # Total gap between requests
system.mem_ctrls.avgGap                     270298.50                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13225216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7270272                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 491166.776218152663                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 152397398.355591505766                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 83777122.289534091949                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          666                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       206732                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       113629                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17766500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6815251750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2062556238500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26676.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32966.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18151671.13                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13230848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13273472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7272256                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7272256                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          666                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       206732                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         207398                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       113629                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        113629                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       491167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    152462297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        152953464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       491167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       491167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     83799984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        83799984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     83799984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       491167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    152462297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       236753448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               207310                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              113598                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12787                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13031                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13038                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12895                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7089                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7095                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7053                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6640                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         7101                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6997                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7116                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2945955750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1036550000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6833018250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14210.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32960.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              141321                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              71979                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.17                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.36                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       107608                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   190.860456                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   110.818597                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   258.823934                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        71543     66.48%     66.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14549     13.52%     80.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2680      2.49%     82.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1211      1.13%     83.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10031      9.32%     92.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          416      0.39%     93.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          484      0.45%     93.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          498      0.46%     94.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6196      5.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       107608                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13267840                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7270272                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              152.888565                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               83.777122                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.85                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  86781114000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       387951900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       206201325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      744016560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     300337920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6850162800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  23315619720                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13689742080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   45494032305                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   524.238860                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35349956250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2897700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  48533457750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       380369220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       202171035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      736176840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     292643640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6850162800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  22679680980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14225269440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   45366473955                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   522.768974                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36745327500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2897700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  47138086500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  86781114000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              69977                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       113629                       # Transaction distribution
system.membus.trans_dist::CleanEvict            60527                       # Transaction distribution
system.membus.trans_dist::ReadExReq            137421                       # Transaction distribution
system.membus.trans_dist::ReadExResp           137421                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         69977                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       588952                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 588952                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20545728                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20545728                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207398                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207398    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207398                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  86781114000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           875527000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1117102250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            603848                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1007540                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          154040                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384238                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384238                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           738                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       603110                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1709                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2961532                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2963241                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        62144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    120400576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              120462720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          174744                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7272256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1162830                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001626                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040293                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1160939     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1891      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1162830                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  86781114000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1881721500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1107000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1481024994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
