module FUNC2(out,ctl,clk,reset);
  
  output [7:0] out;
  input ctl, clk, reset;
  reg [7:0] out;
  
  always @(posedge clk)
    
    if (reset) begin
      out <= 8'b00000000;
    end
    else if (ctl) begin
      out <= out + 1;
    end
    else begin
      out <= out - 1;
    end
    
endmodule