m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/PLL_Reconfig_sim/mentor
Epll_reconfig
Z1 w1719621116
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/PLL_Reconfig_sim/PLL_Reconfig.vhd
Z6 FC:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/PLL_Reconfig_sim/PLL_Reconfig.vhd
l0
L9
VYKd^@:l:bOI]MJXzOzGj:1
!s100 gk:PDG^<[IkBOFo^gM1e[0
Z7 OV;C;10.5b;63
32
Z8 !s110 1719636745
!i10b 1
Z9 !s108 1719636745.000000
Z10 !s90 -reportprogress|300|C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/PLL_Reconfig_sim/PLL_Reconfig.vhd|
Z11 !s107 C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/PLL_Reconfig_sim/PLL_Reconfig.vhd|
!i113 1
Z12 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
Z13 DEx4 work 12 pll_reconfig 0 22 YKd^@:l:bOI]MJXzOzGj:1
l52
L24
Z14 VDFCandgmC[BH`GYgU5]Hm1
Z15 !s100 l?Xz_U;KGU4FEnLT8jc@B1
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
