#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Sep 24 20:22:34 2025
# Process ID: 289412
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W6_N8
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W6_N8/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W6_N8/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W6_N8/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 3699.794 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W6_N8/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W6_N8/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W6_N8/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-i
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 289472
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.164 ; gain = 241.801 ; free physical = 38293 ; free virtual = 212015
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.681; parent = 2372.416; children = 254.265
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.234; parent = 3039.168; children = 973.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W6_N8/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W6_N8/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3109.133 ; gain = 311.770 ; free physical = 38208 ; free virtual = 211931
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.681; parent = 2372.416; children = 254.265
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4082.203; parent = 3109.137; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3126.945 ; gain = 329.582 ; free physical = 38212 ; free virtual = 211935
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.681; parent = 2372.416; children = 254.265
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4100.016; parent = 3126.949; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3126.945 ; gain = 329.582 ; free physical = 38211 ; free virtual = 211935
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.681; parent = 2372.416; children = 254.265
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4100.016; parent = 3126.949; children = 973.066
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.945 ; gain = 0.000 ; free physical = 38205 ; free virtual = 211928
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W6_N8/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W6_N8/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3292.664 ; gain = 0.000 ; free physical = 38167 ; free virtual = 211890
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3292.664 ; gain = 0.000 ; free physical = 38175 ; free virtual = 211898
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3292.664 ; gain = 495.301 ; free physical = 38223 ; free virtual = 211946
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.681; parent = 2372.416; children = 254.265
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.719; parent = 3260.652; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3292.664 ; gain = 495.301 ; free physical = 38223 ; free virtual = 211946
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.681; parent = 2372.416; children = 254.265
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.719; parent = 3260.652; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3292.664 ; gain = 495.301 ; free physical = 38224 ; free virtual = 211948
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.681; parent = 2372.416; children = 254.265
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.719; parent = 3260.652; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3292.664 ; gain = 495.301 ; free physical = 38227 ; free virtual = 211951
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.681; parent = 2372.416; children = 254.265
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.719; parent = 3260.652; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 31    
+---Registers : 
	               20 Bit    Registers := 31    
	               15 Bit    Registers := 32    
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3292.664 ; gain = 495.301 ; free physical = 38477 ; free virtual = 212206
Synthesis current peak Physical Memory [PSS] (MB): peak = 2644.616; parent = 2390.383; children = 254.265
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.719; parent = 3260.652; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 3689.008 ; gain = 891.645 ; free physical = 37949 ; free virtual = 211678
Synthesis current peak Physical Memory [PSS] (MB): peak = 3226.597; parent = 2972.363; children = 254.265
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4662.078; parent = 3689.012; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 3696.008 ; gain = 898.645 ; free physical = 37937 ; free virtual = 211666
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.194; parent = 2978.961; children = 254.265
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4669.078; parent = 3696.012; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 3787.055 ; gain = 989.691 ; free physical = 37791 ; free virtual = 211521
Synthesis current peak Physical Memory [PSS] (MB): peak = 3247.186; parent = 2992.956; children = 254.265
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4760.125; parent = 3787.059; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3800.930 ; gain = 1003.566 ; free physical = 37791 ; free virtual = 211534
Synthesis current peak Physical Memory [PSS] (MB): peak = 3247.275; parent = 2993.042; children = 254.265
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4774.000; parent = 3800.934; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3800.930 ; gain = 1003.566 ; free physical = 37791 ; free virtual = 211534
Synthesis current peak Physical Memory [PSS] (MB): peak = 3247.275; parent = 2993.042; children = 254.265
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4774.000; parent = 3800.934; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3800.930 ; gain = 1003.566 ; free physical = 37791 ; free virtual = 211534
Synthesis current peak Physical Memory [PSS] (MB): peak = 3247.311; parent = 2993.077; children = 254.265
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4774.000; parent = 3800.934; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3800.930 ; gain = 1003.566 ; free physical = 37792 ; free virtual = 211534
Synthesis current peak Physical Memory [PSS] (MB): peak = 3247.389; parent = 2993.155; children = 254.265
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4774.000; parent = 3800.934; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3800.930 ; gain = 1003.566 ; free physical = 37792 ; free virtual = 211534
Synthesis current peak Physical Memory [PSS] (MB): peak = 3247.389; parent = 2993.155; children = 254.265
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4774.000; parent = 3800.934; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3800.930 ; gain = 1003.566 ; free physical = 37792 ; free virtual = 211534
Synthesis current peak Physical Memory [PSS] (MB): peak = 3247.404; parent = 2993.171; children = 254.265
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4774.000; parent = 3800.934; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   397|
|3     |LUT2   |  1835|
|4     |LUT3   |   128|
|5     |LUT4   |   704|
|6     |LUT5   |   832|
|7     |LUT6   |  1408|
|8     |FDRE   |  1008|
|9     |IBUF   |   899|
|10    |OBUF   |    21|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3800.930 ; gain = 1003.566 ; free physical = 37792 ; free virtual = 211534
Synthesis current peak Physical Memory [PSS] (MB): peak = 3247.420; parent = 2993.187; children = 254.265
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4774.000; parent = 3800.934; children = 973.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 3800.930 ; gain = 837.848 ; free physical = 37786 ; free virtual = 211529
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3800.938 ; gain = 1003.566 ; free physical = 37786 ; free virtual = 211528
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3811.898 ; gain = 0.000 ; free physical = 37941 ; free virtual = 211671
INFO: [Netlist 29-17] Analyzing 1297 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W6_N8/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W6_N8/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3845.816 ; gain = 0.000 ; free physical = 37921 ; free virtual = 211650
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 900 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 899 instances

Synth Design complete, checksum: f09e0a4a
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 3845.816 ; gain = 2141.273 ; free physical = 38136 ; free virtual = 211866
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W6_N8/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W6_N8/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4583.820 ; gain = 738.004 ; free physical = 37597 ; free virtual = 211327
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 24 20:23:48 2025...
