{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744120299408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744120299408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  8 20:51:39 2025 " "Processing started: Tue Apr  8 20:51:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744120299408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120299408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off check_conv -c check_conv " "Command: quartus_map --read_settings_files=on --write_settings_files=off check_conv -c check_conv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120299408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744120299714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744120299714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coding/lenet5-verilog-master/src/tb/t_lenet5.v 1 1 " "Found 1 design units, including 1 entities, in source file /coding/lenet5-verilog-master/src/tb/t_lenet5.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_lenet5 " "Found entity 1: t_lenet5" {  } { { "../src/tb/t_lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/tb/t_lenet5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744120303929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120303929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coding/lenet5-verilog-master/src/tb/image_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file /coding/lenet5-verilog-master/src/tb/image_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_reader " "Found entity 1: image_reader" {  } { { "../src/tb/image_reader.v" "" { Text "D:/Coding/lenet5-verilog-master/src/tb/image_reader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744120303930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120303930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coding/lenet5-verilog-master/src/rowbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /coding/lenet5-verilog-master/src/rowbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rowbuffer " "Found entity 1: rowbuffer" {  } { { "../src/rowbuffer.v" "" { Text "D:/Coding/lenet5-verilog-master/src/rowbuffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744120303936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120303936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coding/lenet5-verilog-master/src/row4buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /coding/lenet5-verilog-master/src/row4buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 row4buffer " "Found entity 1: row4buffer" {  } { { "../src/row4buffer.v" "" { Text "D:/Coding/lenet5-verilog-master/src/row4buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744120303943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120303943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coding/lenet5-verilog-master/src/rom_params.v 1 1 " "Found 1 design units, including 1 entities, in source file /coding/lenet5-verilog-master/src/rom_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_params " "Found entity 1: rom_params" {  } { { "../src/rom_params.v" "" { Text "D:/Coding/lenet5-verilog-master/src/rom_params.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744120303949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120303949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coding/lenet5-verilog-master/src/relu.v 1 1 " "Found 1 design units, including 1 entities, in source file /coding/lenet5-verilog-master/src/relu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReLU " "Found entity 1: ReLU" {  } { { "../src/relu.v" "" { Text "D:/Coding/lenet5-verilog-master/src/relu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744120303955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120303955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coding/lenet5-verilog-master/src/maxpool22.v 1 1 " "Found 1 design units, including 1 entities, in source file /coding/lenet5-verilog-master/src/maxpool22.v" { { "Info" "ISGN_ENTITY_NAME" "1 maxpool22 " "Found entity 1: maxpool22" {  } { { "../src/maxpool22.v" "" { Text "D:/Coding/lenet5-verilog-master/src/maxpool22.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744120303961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120303961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coding/lenet5-verilog-master/src/max_index_10.v 1 1 " "Found 1 design units, including 1 entities, in source file /coding/lenet5-verilog-master/src/max_index_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 max_index_10 " "Found entity 1: max_index_10" {  } { { "../src/max_index_10.v" "" { Text "D:/Coding/lenet5-verilog-master/src/max_index_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744120303968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120303968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coding/lenet5-verilog-master/src/max.v 1 1 " "Found 1 design units, including 1 entities, in source file /coding/lenet5-verilog-master/src/max.v" { { "Info" "ISGN_ENTITY_NAME" "1 max " "Found entity 1: max" {  } { { "../src/max.v" "" { Text "D:/Coding/lenet5-verilog-master/src/max.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744120303974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120303974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rom_c1 ROM_C1 lenet5.v(50) " "Verilog HDL Declaration information at lenet5.v(50): object \"rom_c1\" differs only in case from object \"ROM_C1\" in the same scope" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744120303981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rom_c3_x3 ROM_C3_X3 lenet5.v(135) " "Verilog HDL Declaration information at lenet5.v(135): object \"rom_c3_x3\" differs only in case from object \"ROM_C3_X3\" in the same scope" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 135 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744120303981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rom_c3_x4 ROM_C3_X4 lenet5.v(136) " "Verilog HDL Declaration information at lenet5.v(136): object \"rom_c3_x4\" differs only in case from object \"ROM_C3_X4\" in the same scope" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 136 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744120303981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rom_c3_x6 ROM_C3_X6 lenet5.v(137) " "Verilog HDL Declaration information at lenet5.v(137): object \"rom_c3_x6\" differs only in case from object \"ROM_C3_X6\" in the same scope" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 137 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744120303981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rom_c5_0 ROM_C5_0 lenet5.v(343) " "Verilog HDL Declaration information at lenet5.v(343): object \"rom_c5_0\" differs only in case from object \"ROM_C5_0\" in the same scope" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 343 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744120303981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rom_c5_1 ROM_C5_1 lenet5.v(344) " "Verilog HDL Declaration information at lenet5.v(344): object \"rom_c5_1\" differs only in case from object \"ROM_C5_1\" in the same scope" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 344 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744120303981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rom_f6 ROM_F6 lenet5.v(423) " "Verilog HDL Declaration information at lenet5.v(423): object \"rom_f6\" differs only in case from object \"ROM_F6\" in the same scope" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 423 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744120303981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rom_out7 ROM_OUT7 lenet5.v(478) " "Verilog HDL Declaration information at lenet5.v(478): object \"rom_out7\" differs only in case from object \"ROM_OUT7\" in the same scope" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 478 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744120303981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coding/lenet5-verilog-master/src/lenet5.v 1 1 " "Found 1 design units, including 1 entities, in source file /coding/lenet5-verilog-master/src/lenet5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lenet5 " "Found entity 1: lenet5" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744120303981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120303981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coding/lenet5-verilog-master/src/larger_index.v 1 1 " "Found 1 design units, including 1 entities, in source file /coding/lenet5-verilog-master/src/larger_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 larger_index " "Found entity 1: larger_index" {  } { { "../src/larger_index.v" "" { Text "D:/Coding/lenet5-verilog-master/src/larger_index.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744120303988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120303988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coding/lenet5-verilog-master/src/fc_120.v 1 1 " "Found 1 design units, including 1 entities, in source file /coding/lenet5-verilog-master/src/fc_120.v" { { "Info" "ISGN_ENTITY_NAME" "1 fc_120 " "Found entity 1: fc_120" {  } { { "../src/fc_120.v" "" { Text "D:/Coding/lenet5-verilog-master/src/fc_120.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744120303995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120303995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coding/lenet5-verilog-master/src/fc_84.v 1 1 " "Found 1 design units, including 1 entities, in source file /coding/lenet5-verilog-master/src/fc_84.v" { { "Info" "ISGN_ENTITY_NAME" "1 fc_84 " "Found entity 1: fc_84" {  } { { "../src/fc_84.v" "" { Text "D:/Coding/lenet5-verilog-master/src/fc_84.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744120304001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120304001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "conv0 CONV0 conv556.v(15) " "Verilog HDL Declaration information at conv556.v(15): object \"conv0\" differs only in case from object \"CONV0\" in the same scope" {  } { { "../src/conv556.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv556.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744120304008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "conv1 CONV1 conv556.v(15) " "Verilog HDL Declaration information at conv556.v(15): object \"conv1\" differs only in case from object \"CONV1\" in the same scope" {  } { { "../src/conv556.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv556.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744120304008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "conv2 CONV2 conv556.v(15) " "Verilog HDL Declaration information at conv556.v(15): object \"conv2\" differs only in case from object \"CONV2\" in the same scope" {  } { { "../src/conv556.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv556.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744120304009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "conv3 CONV3 conv556.v(15) " "Verilog HDL Declaration information at conv556.v(15): object \"conv3\" differs only in case from object \"CONV3\" in the same scope" {  } { { "../src/conv556.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv556.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744120304009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "conv4 CONV4 conv556.v(15) " "Verilog HDL Declaration information at conv556.v(15): object \"conv4\" differs only in case from object \"CONV4\" in the same scope" {  } { { "../src/conv556.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv556.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744120304009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "conv5 CONV5 conv556.v(15) " "Verilog HDL Declaration information at conv556.v(15): object \"conv5\" differs only in case from object \"CONV5\" in the same scope" {  } { { "../src/conv556.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv556.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744120304009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coding/lenet5-verilog-master/src/conv556.v 1 1 " "Found 1 design units, including 1 entities, in source file /coding/lenet5-verilog-master/src/conv556.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv556 " "Found entity 1: conv556" {  } { { "../src/conv556.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv556.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744120304009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120304009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "conv0 CONV0 conv554.v(13) " "Verilog HDL Declaration information at conv554.v(13): object \"conv0\" differs only in case from object \"CONV0\" in the same scope" {  } { { "../src/conv554.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv554.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744120304017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "conv1 CONV1 conv554.v(13) " "Verilog HDL Declaration information at conv554.v(13): object \"conv1\" differs only in case from object \"CONV1\" in the same scope" {  } { { "../src/conv554.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv554.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744120304017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "conv2 CONV2 conv554.v(13) " "Verilog HDL Declaration information at conv554.v(13): object \"conv2\" differs only in case from object \"CONV2\" in the same scope" {  } { { "../src/conv554.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv554.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744120304017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "conv3 CONV3 conv554.v(13) " "Verilog HDL Declaration information at conv554.v(13): object \"conv3\" differs only in case from object \"CONV3\" in the same scope" {  } { { "../src/conv554.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv554.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744120304017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coding/lenet5-verilog-master/src/conv554.v 1 1 " "Found 1 design units, including 1 entities, in source file /coding/lenet5-verilog-master/src/conv554.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv554 " "Found entity 1: conv554" {  } { { "../src/conv554.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv554.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744120304017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120304017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "conv0 CONV0 conv553.v(12) " "Verilog HDL Declaration information at conv553.v(12): object \"conv0\" differs only in case from object \"CONV0\" in the same scope" {  } { { "../src/conv553.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv553.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744120304026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "conv1 CONV1 conv553.v(12) " "Verilog HDL Declaration information at conv553.v(12): object \"conv1\" differs only in case from object \"CONV1\" in the same scope" {  } { { "../src/conv553.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv553.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744120304026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "conv2 CONV2 conv553.v(12) " "Verilog HDL Declaration information at conv553.v(12): object \"conv2\" differs only in case from object \"CONV2\" in the same scope" {  } { { "../src/conv553.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv553.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744120304026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coding/lenet5-verilog-master/src/conv553.v 1 1 " "Found 1 design units, including 1 entities, in source file /coding/lenet5-verilog-master/src/conv553.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv553 " "Found entity 1: conv553" {  } { { "../src/conv553.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv553.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744120304026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120304026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coding/lenet5-verilog-master/src/conv55_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /coding/lenet5-verilog-master/src/conv55_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv55_16 " "Found entity 1: conv55_16" {  } { { "../src/conv55_16.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv55_16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744120304027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120304027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coding/lenet5-verilog-master/src/conv55.v 1 1 " "Found 1 design units, including 1 entities, in source file /coding/lenet5-verilog-master/src/conv55.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv55 " "Found entity 1: conv55" {  } { { "../src/conv55.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv55.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744120304035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120304035 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.v(38) " "Verilog HDL information at control.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "../src/control.v" "" { Text "D:/Coding/lenet5-verilog-master/src/control.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744120304036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coding/lenet5-verilog-master/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /coding/lenet5-verilog-master/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../src/control.v" "" { Text "D:/Coding/lenet5-verilog-master/src/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744120304036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120304036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lenet5 lenet5.v(7) " "Verilog HDL Parameter Declaration warning at lenet5.v(7): Parameter Declaration in module \"lenet5\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 7 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lenet5 lenet5.v(9) " "Verilog HDL Parameter Declaration warning at lenet5.v(9): Parameter Declaration in module \"lenet5\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lenet5 lenet5.v(10) " "Verilog HDL Parameter Declaration warning at lenet5.v(10): Parameter Declaration in module \"lenet5\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lenet5 lenet5.v(11) " "Verilog HDL Parameter Declaration warning at lenet5.v(11): Parameter Declaration in module \"lenet5\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lenet5 lenet5.v(12) " "Verilog HDL Parameter Declaration warning at lenet5.v(12): Parameter Declaration in module \"lenet5\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lenet5 lenet5.v(13) " "Verilog HDL Parameter Declaration warning at lenet5.v(13): Parameter Declaration in module \"lenet5\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lenet5 lenet5.v(14) " "Verilog HDL Parameter Declaration warning at lenet5.v(14): Parameter Declaration in module \"lenet5\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lenet5 lenet5.v(16) " "Verilog HDL Parameter Declaration warning at lenet5.v(16): Parameter Declaration in module \"lenet5\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lenet5 lenet5.v(17) " "Verilog HDL Parameter Declaration warning at lenet5.v(17): Parameter Declaration in module \"lenet5\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lenet5 lenet5.v(18) " "Verilog HDL Parameter Declaration warning at lenet5.v(18): Parameter Declaration in module \"lenet5\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lenet5 lenet5.v(20) " "Verilog HDL Parameter Declaration warning at lenet5.v(20): Parameter Declaration in module \"lenet5\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lenet5 lenet5.v(21) " "Verilog HDL Parameter Declaration warning at lenet5.v(21): Parameter Declaration in module \"lenet5\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lenet5 lenet5.v(22) " "Verilog HDL Parameter Declaration warning at lenet5.v(22): Parameter Declaration in module \"lenet5\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304037 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lenet5 lenet5.v(23) " "Verilog HDL Parameter Declaration warning at lenet5.v(23): Parameter Declaration in module \"lenet5\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304037 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lenet5 lenet5.v(24) " "Verilog HDL Parameter Declaration warning at lenet5.v(24): Parameter Declaration in module \"lenet5\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304037 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "control control.v(7) " "Verilog HDL Parameter Declaration warning at control.v(7): Parameter Declaration in module \"control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/control.v" "" { Text "D:/Coding/lenet5-verilog-master/src/control.v" 7 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304037 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "control control.v(8) " "Verilog HDL Parameter Declaration warning at control.v(8): Parameter Declaration in module \"control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/control.v" "" { Text "D:/Coding/lenet5-verilog-master/src/control.v" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304037 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "control control.v(9) " "Verilog HDL Parameter Declaration warning at control.v(9): Parameter Declaration in module \"control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/control.v" "" { Text "D:/Coding/lenet5-verilog-master/src/control.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304037 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "control control.v(10) " "Verilog HDL Parameter Declaration warning at control.v(10): Parameter Declaration in module \"control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/control.v" "" { Text "D:/Coding/lenet5-verilog-master/src/control.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304037 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "maxpool22 maxpool22.v(8) " "Verilog HDL Parameter Declaration warning at maxpool22.v(8): Parameter Declaration in module \"maxpool22\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/maxpool22.v" "" { Text "D:/Coding/lenet5-verilog-master/src/maxpool22.v" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304037 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "conv553 conv553.v(14) " "Verilog HDL Parameter Declaration warning at conv553.v(14): Parameter Declaration in module \"conv553\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/conv553.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv553.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304038 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "conv554 conv554.v(15) " "Verilog HDL Parameter Declaration warning at conv554.v(15): Parameter Declaration in module \"conv554\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/conv554.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv554.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304038 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "conv556 conv556.v(17) " "Verilog HDL Parameter Declaration warning at conv556.v(17): Parameter Declaration in module \"conv556\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/conv556.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv556.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304038 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lenet5 lenet5.v(339) " "Verilog HDL Parameter Declaration warning at lenet5.v(339): Parameter Declaration in module \"lenet5\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/lenet5.v" 339 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304039 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "conv55_16 conv55_16.v(26) " "Verilog HDL Parameter Declaration warning at conv55_16.v(26): Parameter Declaration in module \"conv55_16\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/conv55_16.v" "" { Text "D:/Coding/lenet5-verilog-master/src/conv55_16.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744120304039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t_lenet5 " "Elaborating entity \"t_lenet5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744120304100 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk t_lenet5.v(8) " "Verilog HDL warning at t_lenet5.v(8): assignments to clk create a combinational loop" {  } { { "../src/tb/t_lenet5.v" "" { Text "D:/Coding/lenet5-verilog-master/src/tb/t_lenet5.v" 8 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1744120304102 "|t_lenet5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_reader image_reader:R1 " "Elaborating entity \"image_reader\" for hierarchy \"image_reader:R1\"" {  } { { "../src/tb/t_lenet5.v" "R1" { Text "D:/Coding/lenet5-verilog-master/src/tb/t_lenet5.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744120304114 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "image32x32.list image_reader.v(10) " "Verilog HDL File I/O error at image_reader.v(10): can't open Verilog Design File \"image32x32.list\"" {  } { { "../src/tb/image_reader.v" "" { Text "D:/Coding/lenet5-verilog-master/src/tb/image_reader.v" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744120304116 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "image_reader:R1 " "Can't elaborate user hierarchy \"image_reader:R1\"" {  } { { "../src/tb/t_lenet5.v" "R1" { Text "D:/Coding/lenet5-verilog-master/src/tb/t_lenet5.v" 14 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744120304117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Coding/lenet5-verilog-master/quartus/output_files/check_conv.map.smsg " "Generated suppressed messages file D:/Coding/lenet5-verilog-master/quartus/output_files/check_conv.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120304139 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 27 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744120304206 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr  8 20:51:44 2025 " "Processing ended: Tue Apr  8 20:51:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744120304206 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744120304206 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744120304206 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120304206 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 27 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 27 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744120304808 ""}
