{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639293568921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639293568922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 12 01:19:28 2021 " "Processing started: Sun Dec 12 01:19:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639293568922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639293568922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PuenteElevadizo -c PuenteElevadizo " "Command: quartus_map --read_settings_files=on --write_settings_files=off PuenteElevadizo -c PuenteElevadizo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639293568922 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639293569543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639293569543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor-Behavioral " "Found design unit 1: Divisor-Behavioral" {  } { { "Divisor.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Divisor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639293582136 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "Divisor.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639293582136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639293582136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-Behavioral " "Found design unit 1: PWM-Behavioral" {  } { { "PWM.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PWM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639293582141 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PWM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639293582141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639293582141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonicos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sonicos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonicos-behavioral " "Found design unit 1: sonicos-behavioral" {  } { { "sonicos.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/sonicos.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639293582145 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonicos " "Found entity 1: sonicos" {  } { { "sonicos.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/sonicos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639293582145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639293582145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "puenteelevadizo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file puenteelevadizo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PuenteElevadizo-behavioral " "Found design unit 1: PuenteElevadizo-behavioral" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639293582149 ""} { "Info" "ISGN_ENTITY_NAME" "1 PuenteElevadizo " "Found entity 1: PuenteElevadizo" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639293582149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639293582149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB-Behavioral " "Found design unit 1: RGB-Behavioral" {  } { { "RGB.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/RGB.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639293582153 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "RGB.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/RGB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639293582153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639293582153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buzzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buzzer-Behavioral " "Found design unit 1: Buzzer-Behavioral" {  } { { "Buzzer.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Buzzer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639293582156 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buzzer " "Found entity 1: Buzzer" {  } { { "Buzzer.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Buzzer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639293582156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639293582156 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PuenteElevadizo " "Elaborating entity \"PuenteElevadizo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639293582222 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distanciaSalida PuenteElevadizo.vhd(62) " "Verilog HDL or VHDL warning at PuenteElevadizo.vhd(62): object \"distanciaSalida\" assigned a value but never read" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639293582225 "|PuenteElevadizo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "inicio PuenteElevadizo.vhd(63) " "VHDL Signal Declaration warning at PuenteElevadizo.vhd(63): used explicit default value for signal \"inicio\" because signal was never assigned a value" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1639293582226 "|PuenteElevadizo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer Buzzer:B1 " "Elaborating entity \"Buzzer\" for hierarchy \"Buzzer:B1\"" {  } { { "PuenteElevadizo.vhd" "B1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639293582238 ""}
{ "Error" "EVRFX_VHDL_VAR_UNCONSTRAINED" "Buzzer.vhd(20) " "VHDL error at Buzzer.vhd(20): variable must be constrained" {  } { { "Buzzer.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Buzzer.vhd" 20 0 0 } }  } 0 10529 "VHDL error at %1!s!: variable must be constrained" 0 0 "Analysis & Synthesis" 0 -1 1639293582239 ""}
{ "Error" "EVRFX_VHDL_VAR_UNCONSTRAINED" "Buzzer.vhd(22) " "VHDL error at Buzzer.vhd(22): variable must be constrained" {  } { { "Buzzer.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Buzzer.vhd" 22 0 0 } }  } 0 10529 "VHDL error at %1!s!: variable must be constrained" 0 0 "Analysis & Synthesis" 0 -1 1639293582239 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Buzzer:B1 " "Can't elaborate user hierarchy \"Buzzer:B1\"" {  } { { "PuenteElevadizo.vhd" "B1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 71 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639293582239 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639293582407 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 12 01:19:42 2021 " "Processing ended: Sun Dec 12 01:19:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639293582407 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639293582407 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639293582407 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639293582407 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639293583033 ""}
