\hypertarget{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status}{}\doxysection{A\+P\+B1 Peripheral Clock Enable Disable Status}
\label{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status}\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}


Get the enable or disable status of the A\+P\+B1 peripheral clock.  


Collaboration diagram for A\+P\+B1 Peripheral Clock Enable Disable Status\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_ga76f0a16fed0812fbab8bf15621939c8b}\label{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_ga76f0a16fed0812fbab8bf15621939c8b}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M5\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M5\+EN)) != R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_ga9b26aff2638d1e0613b0ce0530f0cd48}\label{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_ga9b26aff2638d1e0613b0ce0530f0cd48}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+W\+W\+D\+G\+EN)) != R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_ga282522dda9557cf715be3ee13c031a5b}\label{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_ga282522dda9557cf715be3ee13c031a5b}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I2\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+S\+P\+I2\+EN)) != R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_gad3bbe0639658ed2cc56f8328b26373ea}\label{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_gad3bbe0639658ed2cc56f8328b26373ea}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T2\+EN)) != R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_ga7570e5654fd61b44dabe0546e524c906}\label{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_ga7570e5654fd61b44dabe0546e524c906}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+I2\+C1\+EN)) != R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_ga2ae540056d72f4230da38c082b6c34c1}\label{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_ga2ae540056d72f4230da38c082b6c34c1}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C2\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+I2\+C2\+EN)) != R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_ga850f4fd113303ed7322577ad023cf748}\label{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_ga850f4fd113303ed7322577ad023cf748}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+P\+W\+R\+EN)) != R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_gacbe7ae446991adf3d9d6102549a3faac}\label{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_gacbe7ae446991adf3d9d6102549a3faac}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M5\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M5\+EN)) == R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_ga21d4e081c859ddccd4492343743bb245}\label{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_ga21d4e081c859ddccd4492343743bb245}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+W\+W\+D\+G\+EN)) == R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_gaab213cf8807d6e7e8b3867ffb404d763}\label{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_gaab213cf8807d6e7e8b3867ffb404d763}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I2\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+S\+P\+I2\+EN)) == R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_ga61e4b1f3e82831cdc7508d4c38312eab}\label{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_ga61e4b1f3e82831cdc7508d4c38312eab}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T2\+EN)) == R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_ga8868ab331b4bb14a1d5cc55c9133e4de}\label{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_ga8868ab331b4bb14a1d5cc55c9133e4de}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+I2\+C1\+EN)) == R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_gae051ecb26de5c5b44f1827923c9837a5}\label{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_gae051ecb26de5c5b44f1827923c9837a5}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C2\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+I2\+C2\+EN)) == R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_ga1019fdeb30eb4bcb23a0bea2278a94a2}\label{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status_ga1019fdeb30eb4bcb23a0bea2278a94a2}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+P\+W\+R\+EN)) == R\+E\+S\+ET)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Get the enable or disable status of the A\+P\+B1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
