// Seed: 2955670927
`timescale 1 ps / 1ps
`define pp_22 0
`resetall
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    output id_3,
    input id_4,
    output id_5
    , id_22,
    input id_6,
    input logic id_7,
    input id_8,
    input id_9,
    input id_10,
    input logic id_11,
    input id_12
    , id_23,
    output id_13,
    input logic id_14,
    input logic id_15,
    output id_16,
    input id_17,
    output id_18,
    input id_19,
    input logic id_20,
    output id_21
);
  logic id_24;
  assign id_5[1] = id_12;
  always @(posedge 1 or negedge 1'b0) begin
    id_2 <= 1'h0;
    id_18 = 1;
  end
  type_32(
      1, 1
  );
endmodule
