Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 11 22:09:09 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper_csn
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                      Path #1                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     0.677 |                                                                                                                                            6.388 |                     0.706 |
| Logic Delay               | 0.098(15%)                | 2.388(38%)                                                                                                                                       | 0.097(14%)                |
| Net Delay                 | 0.579(85%)                | 4.000(62%)                                                                                                                                       | 0.609(86%)                |
| Clock Skew                |                    -0.084 |                                                                                                                                           -0.124 |                    -0.919 |
| Slack                     |                       inf |                                                                                                                                           -2.948 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 2% x 1%                                                                                                                                          | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         4 |                                                                                                                                              267 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         4 |                                                                                                                                               36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[134]/C    | sr_p.sr_1_133_rep1/C                                                                                                                             | sr_p.sr_1[214]/C          |
| End Point Pin             | sr_p.sr_1_133_rep1/D      | sr_p.sr_1[214]/D                                                                                                                                 | delay_block[0][214]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                      Path #2                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     0.677 |                                                                                                                                            6.387 |                     0.611 |
| Logic Delay               | 0.098(15%)                | 2.388(38%)                                                                                                                                       | 0.096(16%)                |
| Net Delay                 | 0.579(85%)                | 3.999(62%)                                                                                                                                       | 0.515(84%)                |
| Clock Skew                |                    -0.084 |                                                                                                                                           -0.124 |                    -0.919 |
| Slack                     |                       inf |                                                                                                                                           -2.947 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 2% x 1%                                                                                                                                          | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         4 |                                                                                                                                              267 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         4 |                                                                                                                                               36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[134]/C    | sr_p.sr_1_133_rep1/C                                                                                                                             | sr_p.sr_1[213]/C          |
| End Point Pin             | sr_p.sr_1_133_rep1/D      | sr_p.sr_1[213]/D                                                                                                                                 | delay_block[0][213]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                      Path #3                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     0.677 |                                                                                                                                            6.441 |                     0.401 |
| Logic Delay               | 0.098(15%)                | 2.364(37%)                                                                                                                                       | 0.096(24%)                |
| Net Delay                 | 0.579(85%)                | 4.077(63%)                                                                                                                                       | 0.305(76%)                |
| Clock Skew                |                    -0.084 |                                                                                                                                           -0.068 |                    -0.999 |
| Slack                     |                       inf |                                                                                                                                           -2.946 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 2% x 1%                                                                                                                                          | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         4 |                                                                                                                                              267 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         4 |                                                                                                                                               36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[134]/C    | sr_p.sr_1_133_rep1/C                                                                                                                             | sr_p.sr_1[229]/C          |
| End Point Pin             | sr_p.sr_1_133_rep1/D      | sr_p.sr_1[229]/D                                                                                                                                 | delay_block[0][229]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                      Path #4                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     0.677 |                                                                                                                                            6.440 |                     0.457 |
| Logic Delay               | 0.098(15%)                | 2.363(37%)                                                                                                                                       | 0.097(22%)                |
| Net Delay                 | 0.579(85%)                | 4.077(63%)                                                                                                                                       | 0.360(78%)                |
| Clock Skew                |                    -0.084 |                                                                                                                                           -0.068 |                    -0.999 |
| Slack                     |                       inf |                                                                                                                                           -2.945 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 2% x 1%                                                                                                                                          | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         4 |                                                                                                                                              267 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         4 |                                                                                                                                               36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[134]/C    | sr_p.sr_1_133_rep1/C                                                                                                                             | sr_p.sr_1[230]/C          |
| End Point Pin             | sr_p.sr_1_133_rep1/D      | sr_p.sr_1[230]/D                                                                                                                                 | delay_block[0][230]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                      Path #5                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     0.677 |                                                                                                                                            6.385 |                     0.627 |
| Logic Delay               | 0.098(15%)                | 2.389(38%)                                                                                                                                       | 0.096(16%)                |
| Net Delay                 | 0.579(85%)                | 3.996(62%)                                                                                                                                       | 0.531(84%)                |
| Clock Skew                |                    -0.084 |                                                                                                                                           -0.120 |                    -0.932 |
| Slack                     |                       inf |                                                                                                                                           -2.941 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 2% x 1%                                                                                                                                          | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         4 |                                                                                                                                              267 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         4 |                                                                                                                                               36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[134]/C    | sr_p.sr_1_133_rep1/C                                                                                                                             | sr_p.sr_1[226]/C          |
| End Point Pin             | sr_p.sr_1_133_rep1/D      | sr_p.sr_1[226]/D                                                                                                                                 | delay_block[0][226]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                      Path #6                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     0.677 |                                                                                                                                            6.387 |                     0.514 |
| Logic Delay               | 0.098(15%)                | 2.389(38%)                                                                                                                                       | 0.096(19%)                |
| Net Delay                 | 0.579(85%)                | 3.998(62%)                                                                                                                                       | 0.418(81%)                |
| Clock Skew                |                    -0.084 |                                                                                                                                           -0.116 |                    -0.941 |
| Slack                     |                       inf |                                                                                                                                           -2.939 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 2% x 1%                                                                                                                                          | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         4 |                                                                                                                                              267 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         4 |                                                                                                                                               36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[134]/C    | sr_p.sr_1_133_rep1/C                                                                                                                             | sr_p.sr_1[227]/C          |
| End Point Pin             | sr_p.sr_1_133_rep1/D      | sr_p.sr_1[227]/D                                                                                                                                 | delay_block[0][227]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                      Path #7                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     0.677 |                                                                                                                                            6.392 |                     0.468 |
| Logic Delay               | 0.098(15%)                | 2.363(37%)                                                                                                                                       | 0.096(21%)                |
| Net Delay                 | 0.579(85%)                | 4.029(63%)                                                                                                                                       | 0.372(79%)                |
| Clock Skew                |                    -0.084 |                                                                                                                                           -0.106 |                    -0.950 |
| Slack                     |                       inf |                                                                                                                                           -2.934 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 2% x 1%                                                                                                                                          | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         4 |                                                                                                                                              267 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         4 |                                                                                                                                               36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[134]/C    | sr_p.sr_1_133_rep1/C                                                                                                                             | sr_p.sr_1[220]/C          |
| End Point Pin             | sr_p.sr_1_133_rep1/D      | sr_p.sr_1[220]/D                                                                                                                                 | delay_block[0][220]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                      Path #8                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     0.677 |                                                                                                                                            6.389 |                     0.388 |
| Logic Delay               | 0.098(15%)                | 2.388(38%)                                                                                                                                       | 0.095(25%)                |
| Net Delay                 | 0.579(85%)                | 4.001(62%)                                                                                                                                       | 0.293(75%)                |
| Clock Skew                |                    -0.084 |                                                                                                                                           -0.106 |                    -0.950 |
| Slack                     |                       inf |                                                                                                                                           -2.931 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 2% x 1%                                                                                                                                          | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         4 |                                                                                                                                              267 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         4 |                                                                                                                                               36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[134]/C    | sr_p.sr_1_133_rep1/C                                                                                                                             | sr_p.sr_1[223]/C          |
| End Point Pin             | sr_p.sr_1_133_rep1/D      | sr_p.sr_1[223]/D                                                                                                                                 | delay_block[0][223]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                      Path #9                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     0.677 |                                                                                                                                            6.380 |                     0.563 |
| Logic Delay               | 0.098(15%)                | 2.438(39%)                                                                                                                                       | 0.097(18%)                |
| Net Delay                 | 0.579(85%)                | 3.942(61%)                                                                                                                                       | 0.466(82%)                |
| Clock Skew                |                    -0.084 |                                                                                                                                           -0.115 |                    -0.938 |
| Slack                     |                       inf |                                                                                                                                           -2.931 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 2% x 1%                                                                                                                                          | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         4 |                                                                                                                                              267 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         4 |                                                                                                                                               36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[134]/C    | sr_p.sr_1_133_rep1/C                                                                                                                             | sr_p.sr_1[219]/C          |
| End Point Pin             | sr_p.sr_1_133_rep1/D      | sr_p.sr_1[219]/D                                                                                                                                 | delay_block[0][219]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                     Path #10                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     0.677 |                                                                                                                                            6.387 |                     0.490 |
| Logic Delay               | 0.098(15%)                | 2.363(37%)                                                                                                                                       | 0.095(20%)                |
| Net Delay                 | 0.579(85%)                | 4.024(63%)                                                                                                                                       | 0.395(80%)                |
| Clock Skew                |                    -0.084 |                                                                                                                                           -0.106 |                    -0.955 |
| Slack                     |                       inf |                                                                                                                                           -2.929 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 2% x 1%                                                                                                                                          | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         4 |                                                                                                                                              267 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         4 |                                                                                                                                               36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[134]/C    | sr_p.sr_1_133_rep1/C                                                                                                                             | sr_p.sr_1[233]/C          |
| End Point Pin             | sr_p.sr_1_133_rep1/D      | sr_p.sr_1[233]/D                                                                                                                                 | delay_block[0][233]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 3 | 4 | 5 | 6 | 9 | 10 | 11 | 12 | 13 | 14 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 |
+-----------------+-------------+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 3.572ns     | 2 | 2 | 2 | 2 | 1 |  1 | 18 |  5 |  8 |  4 |  9 | 10 | 10 | 11 | 18 | 30 | 46 |  6 | 13 | 58 |  6 | 22 |  2 |
+-----------------+-------------+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 286 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+-----------+------------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+------------+------------+-----+------+------+------+
|  Instance |                              Module                              | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |    LUT4    |     LUT5    |    LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+-----------+------------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+------------+------------+-----+------+------+------+
| (top)     |                                                      wrapper_csn | 0.75 |           3.74 |            4272 | 0(0.0%) | 21(0.7%) | 110(3.7%) | 602(20.1%) | 1605(53.7%) | 650(21.8%) |          0 |   0 |    0 |    0 |    0 |
|  dut_inst | muon_sorter_I022_O022_D000_CSN_VHDL-freq280x400retfan10000_rev_1 | 0.74 |           4.55 |            2890 | 0(0.0%) | 17(0.6%) | 110(3.8%) | 508(17.6%) | 1605(55.5%) | 650(22.5%) |          0 |   0 |    0 |    0 |    0 |
+-----------+------------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |     Cell Names    | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                1 |       114% | (CLEL_R_X58Y500,CLEM_X59Y501)   | wrapper_csn(100%) |            0% |       4.90625 | 100%         | 0%         |  21% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |       101% | (CLEM_X60Y499,CLEL_R_X60Y500)   | wrapper_csn(100%) |            0% |         4.875 | 100%         | 0%         |  18% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        99% | (CLEL_R_X57Y497,CLEL_R_X57Y497) | wrapper_csn(100%) |            0% |             5 | 100%         | NA         |  75% |   0% | NA   | NA   | NA  |    0% |  NA |
| West      |                0 |        95% | (CLEM_X59Y498,CLEM_X59Y498)     | wrapper_csn(100%) |            0% |         5.125 | 100%         | 0%         |  50% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-----------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |      Congestion Window      |     Cell Names    | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-----------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| South     | Global |                1 |           0.011% | (CLEM_X57Y496,CLEM_X58Y499) | wrapper_csn(100%) |            0% |       4.83333 | 97%          | 0%         |  20% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                3 |           0.036% | (CLEM_X58Y492,CLEM_X61Y501) | wrapper_csn(100%) |            0% |       4.78125 | 98%          | 0%         |  13% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Long   |                1 |           0.002% | (CLEM_X60Y493,CLEM_X60Y494) | wrapper_csn(100%) |            0% |          4.75 | 100%         | 0%         |   9% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                2 |           0.028% | (CLEM_X57Y492,CLEM_X61Y501) | wrapper_csn(100%) |            0% |       4.67812 | 96%          | 0%         |  14% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     | Short  |                2 |           0.015% | (CLEM_X57Y494,CLEM_X58Y500) | wrapper_csn(100%) |            0% |       4.79167 | 98%          | 0%         |  16% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Short  |                2 |           0.083% | (CLEM_X56Y496,CLEM_X59Y499) | wrapper_csn(100%) |            0% |       3.99479 | 81%          | 0%         |  19% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Short  |                4 |           0.079% | (CLEM_X56Y492,CLEM_X63Y507) | wrapper_csn(100%) |            0% |       4.37429 | 88%          | 0%         |   8% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                2 |           0.021% | (CLEM_X63Y494,CLEM_X66Y496) | wrapper_csn(100%) |            0% |       4.72222 | 94%          | 0%         |  14% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-----------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |     Cell Names    | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
| CLEL_R_X65Y505 | 386             | 409          | 35%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X65Y504 | 386             | 410          | 32%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X65Y506 | 386             | 408          | 31%                  | wrapper_csn(100%) | Y                   |
| CLEM_X65Y506   | 384             | 408          | 31%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y505 | 379             | 409          | 31%                  | wrapper_csn(100%) | Y                   |
| CLEM_X65Y505   | 384             | 409          | 30%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X57Y497 | 352             | 417          | 30%                  | wrapper_csn(100%) | N                   |
| CLEL_R_X63Y504 | 379             | 410          | 30%                  | wrapper_csn(100%) | Y                   |
| CLEM_X65Y504   | 384             | 410          | 29%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X65Y507 | 386             | 407          | 29%                  | wrapper_csn(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |     Cell Names    | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
| CLEM_X60Y498   | 363             | 416          | 31%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X60Y499 | 365             | 415          | 31%                  | wrapper_csn(100%) | Y                   |
| CLEM_X60Y497   | 363             | 417          | 31%                  | wrapper_csn(100%) | Y                   |
| CLEM_X59Y498   | 359             | 416          | 30%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X60Y497 | 365             | 417          | 30%                  | wrapper_csn(100%) | Y                   |
| CLEM_X60Y499   | 363             | 415          | 30%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X60Y500 | 365             | 414          | 29%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X60Y498 | 365             | 416          | 29%                  | wrapper_csn(100%) | Y                   |
| CLEM_X60Y500   | 363             | 414          | 29%                  | wrapper_csn(100%) | Y                   |
| CLEM_X59Y497   | 359             | 417          | 29%                  | wrapper_csn(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+


