14:07:31.291 > [37m[37m
14:07:31.291 > 
14:07:31.291 > 
14:07:31.291 > >>> SERIAL PORT ACTIVE <<<
14:07:31.291 > >>> STARTING SX1262 TEST <<<
14:07:31.796 > [37m[37m
14:07:31.796 > ################################################################################
14:07:31.796 > #                                                                              #
14:07:31.796 > #           SX1262 LoRa Module SPI Configuration Test                         #
14:07:31.796 > #           Seeed Studio XIAO ESP32-S3 + Wio-SX1262                           #
14:07:31.796 > #                                                                              #
14:07:31.796 > ################################################################################
14:07:31.796 > 
14:07:31.796 > [0000001 ms] [INFO ] Test sequence started
14:07:31.860 > [37m[0000002 ms] [INFO ] Board: XIAO ESP32-S3
14:07:31.860 > [0000003 ms] [INFO ] Module: Wio-SX1262 (Semtech SX1262)
14:07:31.860 > 
14:07:31.860 > ============================================================================
14:07:31.860 >   PIN CONFIGURATION VERIFICATION
14:07:31.860 > ============================================================================
14:07:31.860 >   NSS (Chip Select): GPIO 7 (expected: 7)
14:07:31.860 >   MOSI:              GPIO 10 (expected: 10)
14:07:31.860 >   MISO:              GPIO 9 (expected: 9)
14:07:31.860 >   SCK:               GPIO 8 (expected: 8)
14:07:31.860 >   RST:               GPIO 3 (expected: 3)
14:07:31.860 >   BUSY:              GPIO 4 (expected: 4)
14:07:31.860 >   DIO1:              GPIO 2 (expected: 2)
14:07:31.860 > [0000005 ms] [PASS ] Pin definitions verified - all correct!
14:07:31.860 > 
14:07:31.860 > 
14:07:31.860 > ============================================================================
14:07:31.860 >   GPIO INITIALIZATION
14:07:31.860 > ============================================================================
14:07:31.860 > [0000007 ms] [INFO ] NSS pin configured (GPIO 41)
14:07:31.860 > [0000008 ms] [INFO ] RESET pin configured (GPIO 3)
14:07:31.860 > [0000009 ms] [INFO ] BUSY pin configured (GPIO 2)
14:07:31.860 > [0000010 ms] [INFO ] DIO1 pin configured (GPIO 1)
14:07:31.860 > [0000011 ms] [PASS ] All GPIO pins initialized successfully
14:07:31.908 > [37m[37m
14:07:31.908 > ============================================================================
14:07:31.908 >   SPI BUS INITIALIZATION
14:07:31.908 > ============================================================================
14:07:31.908 > [0000113 ms] [INFO ] SPI bus initialized:
14:07:31.908 >   SCK:  GPIO 8
14:07:31.908 >   MISO: GPIO 9
14:07:31.908 >   MOSI: GPIO 10
14:07:31.908 >   NSS:  GPIO 7
14:07:31.908 > [0000113 ms] [PASS ] SPI initialization completed
14:07:32.012 > [37m[37m
14:07:32.012 > ============================================================================
14:07:32.012 >   HARDWARE RESET
14:07:32.012 > ============================================================================
14:07:32.012 > [37m[0000215 ms] [INFO ] Performing hardware reset...
14:07:32.012 > [37m[[37m0000226 ms] [PASS ] Hardware reset completed successfully
14:07:32.115 > [37m[37m
14:07:32.115 > ============================================================================
14:07:32.115 >   TEST 1: SPI COMMUNICATION
14:07:32.115 > ============================================================================
14:07:32.115 > [0000328 ms] [INFO ] Reading firmware version register...
14:07:32.115 > [37m  Firmware Version: 0x00
14:07:32.115 > [0000328 ms] [FAIL ] Invalid version read - SPI communication may be faulty
14:07:32.115 > [37m  Possible causes:
14:07:32.115 >     - Incorrect wiring
14:07:32.115 >     - Module not powered
14:07:32.115 >     - SPI clock/mode mismatch
14:07:32.171 > [37m[37m
14:07:32.171 > ============================================================================
14:07:32.171 >   TEST 2: REGISTER READ/WRITE
14:07:32.171 > ============================================================================
14:07:32.171 > [37m[0000380 ms] [INFO ] Testing register write and read-back...
14:07:32.171 > [37m  Original value at 0x0911: 0x00
14:07:32.171 > [37m [37m Wrote 0x55, read back 0x00
14:07:32.171 > [0000381 ms] [FAIL ] Register read/write test failed
14:07:32.230 > [37m[37m
14:07:32.231 > ============================================================================
14:07:32.231 >   TEST 3: STANDBY MODE CONFIGURATION
14:07:32.231 > ============================================================================
14:07:32.231 > [37m[0000433 ms] [INFO ] Setting module to STDBY_RC mode...
14:07:32.241 > [37m [37m Status Byte: 0x00
14:07:32.241 >     Chip Mode:     UNUSED
14:07:32.241 >     Command Status: UNUSED
14:07:32.241 > [0000444 ms] [FAIL ] Failed to enter STDBY_RC mode
14:07:32.293 > [37m[37m
14:07:32.294 > ============================================================================
14:07:32.294 >   TEST 4: TCXO CONFIGURATION
14:07:32.294 > ============================================================================
14:07:32.294 > [37m[0000496 ms] [INFO ] Configuring TCXO via DIO3...
14:07:32.294 > [37m [37m TCXO Configuration:
14:07:32.294 >     Voltage: 3.3V (via DIO3)
14:07:32.294 >     Timeout: ~1ms
14:07:32.296 > [37m[[37m0000502 ms] [PASS ] TCXO configuration completed
14:07:32.345 > [37m[37m
14:07:32.345 > ============================================================================
14:07:32.345 >   TEST 5: MODULE CALIBRATION
14:07:32.345 > ============================================================================
14:07:32.345 > [37m[[37m0000554 ms] [INFO ] Calibrating all module subsystems...
14:07:32.345 > [37m [37m Calibrating:
14:07:32.345 >     - 64kHz RC oscillator
14:07:32.345 >     - 13MHz RC oscillator
14:07:32.345 >     - PLL
14:07:32.345 >     - ADC pulse
14:07:32.345 >     - ADC bulk N[37m
14:07:32.345 >     - ADC bulk P
14:07:32.345 >     - Image rejection
14:07:32.448 > [37m[[37m0000655 ms] [PASS ] Module calibration completed successfully
14:07:32.505 > [37m[37m
14:07:32.505 > ============================================================================
14:07:32.505 >   TEST 6: KEY REGISTER VALUES
14:07:32.505 > ============================================================================
14:07:32.505 > [37m[[37m0000707 ms] [INFO ] Reading important configuration registers...
14:07:32.505 > [37m[37m
14:07:32.505 >   Firmware Version          [0x[37m0320] = 0x00 (0b0)
14:07:32.505 >   LNA Regime                [0x08E2] = 0x00 (0b0)
14:07:32.505 > [37m  RX Gain                   [0x08AC] = 0x00 (0b0)
14:07:32.505 >   XTA Trim                  [0x0911] = 0x00 (0b0)
14:07:32.505 >   XTB Trim                  [0x0912] = 0x00 (0b0)
14:07:32.505 > [37m  OCP Config                [0x08E7] = 0x00 (0b0)
14:07:32.505 > [0000709 ms] [PASS ] Register read completed
14:07:32.558 > [37m[37m
14:07:32.558 > ============================================================================
14:07:32.558 >   TEST 7: DEVICE ERROR CHECK
14:07:32.558 > ============================================================================
14:07:32.558 > [37m[0000761 ms[37m] [INFO ] Checking for device errors...
14:07:32.558 > [37m [37m Error Register: 0x0000
14:07:32.558 > [0000762 ms] [PASS ] No device errors detected
14:07:32.609 > [37m[37m
14:07:32.609 > ============================================================================
14:07:32.609 >   TEST 8: CLOCK CONFIGURATION
14:07:32.609 > ============================================================================
14:07:32.609 > [0000814 ms] [INFO ] Configuring module clock settings...
14:07:32.609 > [37m [37m Clock Configuration:
14:07:32.614 >     XTA Trim: 0x12
14:07:32.614 >     XTB Trim: 0x12
14:07:32.614 >     Crystal: 32 MHz (external TCXO)
14:07:32.614 > [0000815 ms] [FAIL ] Clock configuration verification f[37mailed
14:07:32.664 > [37m[37m
14:07:32.664 > ============================================================================
14:07:32.664 >   TEST SUMMARY
14:07:32.664 > ============================================================================
14:07:32.664 > [37m
14:07:32.664 > [37m  Test 1 - SPI Communication:      FAIL
14:07:32.664 >   Test 2 - Register Access:        [37mFAIL
14:07:32.664 >   Test 3 - Standby Mode:           FAIL
14:07:32.664 >   Test 4 - TCXO Configuration:     PASS
14:07:32.664 >   Test 5 - Module Calibration:     PASS
14:07:32.664 >   Test 6 - Key Registers:          PASS
14:07:32.664 >   Test 7 - Device Errors:          PASS
14:07:32.664 >   Test 8 - Clock Configuration:    FAIL
14:07:32.664 > [37m
14:07:32.664 > [37m  â•”â•[37m[37mâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
14:07:32.664 >   â•‘  SOME TESTS FAILED - CHECK ERRORS ABOVE    â•‘
14:07:32.664 >   â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•[37mâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
14:07:32.664 > 
14:07:32.664 > Total test duration: 869 ms
14:07:32.664 > 
14:07:32.664 > ################################################################################
14:07:32.664 > 
14:07:32.664 > [0000869 ms] [INFO ] Test sequence completed
14:07:32.664 > [37m[[37m0000870 ms] [INFO ] To save this output to a file, run: pio device monitor | tee logs/test_output.log
