```verilog
module top_module(
    input clk,
    input reset,    // Active-high synchronous reset to 32'h1
    output reg [31:0] q
); 

    always @(posedge clk) begin
        if (reset) begin
            q <= 32'h1; // Active-high synchronous reset
        end else begin
            // Galois LFSR implementation with taps at positions 32, 22, 2, and 1
            q <= {q[30:0], q[31] ^ q[21] ^ q[1] ^ q[0]}; 
        end
    end

endmodule
```