<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4861" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4861{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4861{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4861{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4861{left:82px;bottom:979px;letter-spacing:-0.16px;}
#t5_4861{left:139px;bottom:979px;letter-spacing:-0.16px;}
#t6_4861{left:190px;bottom:979px;letter-spacing:-0.14px;}
#t7_4861{left:436px;bottom:979px;letter-spacing:-0.13px;}
#t8_4861{left:530px;bottom:979px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t9_4861{left:712px;bottom:979px;}
#ta_4861{left:715px;bottom:979px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_4861{left:529px;bottom:962px;letter-spacing:-0.12px;}
#tc_4861{left:687px;bottom:962px;}
#td_4861{left:690px;bottom:962px;letter-spacing:-0.12px;}
#te_4861{left:529px;bottom:941px;letter-spacing:-0.12px;word-spacing:-0.18px;}
#tf_4861{left:529px;bottom:924px;letter-spacing:-0.12px;}
#tg_4861{left:82px;bottom:955px;letter-spacing:-0.16px;}
#th_4861{left:139px;bottom:955px;letter-spacing:-0.16px;}
#ti_4861{left:190px;bottom:955px;letter-spacing:-0.15px;}
#tj_4861{left:436px;bottom:955px;letter-spacing:-0.12px;}
#tk_4861{left:82px;bottom:930px;letter-spacing:-0.16px;}
#tl_4861{left:139px;bottom:930px;letter-spacing:-0.16px;}
#tm_4861{left:190px;bottom:930px;letter-spacing:-0.15px;}
#tn_4861{left:436px;bottom:930px;letter-spacing:-0.13px;}
#to_4861{left:82px;bottom:906px;letter-spacing:-0.16px;}
#tp_4861{left:139px;bottom:906px;letter-spacing:-0.16px;}
#tq_4861{left:190px;bottom:906px;letter-spacing:-0.14px;}
#tr_4861{left:436px;bottom:906px;letter-spacing:-0.12px;}
#ts_4861{left:82px;bottom:878px;letter-spacing:-0.16px;}
#tt_4861{left:139px;bottom:878px;letter-spacing:-0.16px;}
#tu_4861{left:190px;bottom:878px;letter-spacing:-0.14px;}
#tv_4861{left:436px;bottom:878px;letter-spacing:-0.13px;}
#tw_4861{left:530px;bottom:878px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tx_4861{left:712px;bottom:878px;}
#ty_4861{left:715px;bottom:878px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_4861{left:529px;bottom:862px;letter-spacing:-0.12px;}
#t10_4861{left:687px;bottom:862px;}
#t11_4861{left:690px;bottom:862px;letter-spacing:-0.12px;}
#t12_4861{left:529px;bottom:840px;letter-spacing:-0.12px;word-spacing:-0.18px;}
#t13_4861{left:529px;bottom:823px;letter-spacing:-0.12px;}
#t14_4861{left:82px;bottom:854px;letter-spacing:-0.16px;}
#t15_4861{left:139px;bottom:854px;letter-spacing:-0.16px;}
#t16_4861{left:190px;bottom:854px;letter-spacing:-0.15px;}
#t17_4861{left:436px;bottom:854px;letter-spacing:-0.12px;}
#t18_4861{left:82px;bottom:830px;letter-spacing:-0.16px;}
#t19_4861{left:139px;bottom:830px;letter-spacing:-0.16px;}
#t1a_4861{left:190px;bottom:830px;letter-spacing:-0.15px;}
#t1b_4861{left:436px;bottom:830px;letter-spacing:-0.13px;}
#t1c_4861{left:82px;bottom:805px;letter-spacing:-0.16px;}
#t1d_4861{left:139px;bottom:805px;letter-spacing:-0.16px;}
#t1e_4861{left:190px;bottom:805px;letter-spacing:-0.14px;}
#t1f_4861{left:436px;bottom:805px;letter-spacing:-0.12px;}
#t1g_4861{left:82px;bottom:781px;letter-spacing:-0.16px;}
#t1h_4861{left:139px;bottom:781px;letter-spacing:-0.16px;}
#t1i_4861{left:190px;bottom:781px;letter-spacing:-0.14px;}
#t1j_4861{left:436px;bottom:781px;letter-spacing:-0.13px;}
#t1k_4861{left:530px;bottom:781px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1l_4861{left:712px;bottom:781px;}
#t1m_4861{left:715px;bottom:781px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_4861{left:529px;bottom:764px;letter-spacing:-0.12px;}
#t1o_4861{left:687px;bottom:764px;}
#t1p_4861{left:690px;bottom:764px;letter-spacing:-0.12px;}
#t1q_4861{left:529px;bottom:742px;letter-spacing:-0.12px;word-spacing:-0.18px;}
#t1r_4861{left:529px;bottom:726px;letter-spacing:-0.12px;}
#t1s_4861{left:82px;bottom:756px;letter-spacing:-0.16px;}
#t1t_4861{left:139px;bottom:756px;letter-spacing:-0.16px;}
#t1u_4861{left:190px;bottom:756px;letter-spacing:-0.15px;}
#t1v_4861{left:436px;bottom:756px;letter-spacing:-0.12px;}
#t1w_4861{left:82px;bottom:732px;letter-spacing:-0.14px;}
#t1x_4861{left:139px;bottom:732px;letter-spacing:-0.16px;}
#t1y_4861{left:190px;bottom:732px;letter-spacing:-0.15px;}
#t1z_4861{left:436px;bottom:732px;letter-spacing:-0.13px;}
#t20_4861{left:82px;bottom:707px;letter-spacing:-0.16px;}
#t21_4861{left:139px;bottom:707px;letter-spacing:-0.16px;}
#t22_4861{left:190px;bottom:707px;letter-spacing:-0.14px;}
#t23_4861{left:436px;bottom:707px;letter-spacing:-0.12px;}
#t24_4861{left:83px;bottom:683px;letter-spacing:-0.16px;}
#t25_4861{left:139px;bottom:683px;letter-spacing:-0.16px;}
#t26_4861{left:190px;bottom:683px;letter-spacing:-0.14px;}
#t27_4861{left:436px;bottom:683px;letter-spacing:-0.13px;}
#t28_4861{left:530px;bottom:683px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t29_4861{left:712px;bottom:683px;}
#t2a_4861{left:715px;bottom:683px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2b_4861{left:529px;bottom:666px;letter-spacing:-0.12px;}
#t2c_4861{left:687px;bottom:666px;}
#t2d_4861{left:690px;bottom:666px;letter-spacing:-0.12px;}
#t2e_4861{left:529px;bottom:645px;letter-spacing:-0.12px;}
#t2f_4861{left:529px;bottom:628px;letter-spacing:-0.12px;}
#t2g_4861{left:82px;bottom:658px;letter-spacing:-0.17px;}
#t2h_4861{left:139px;bottom:658px;letter-spacing:-0.16px;}
#t2i_4861{left:190px;bottom:658px;letter-spacing:-0.15px;}
#t2j_4861{left:436px;bottom:658px;letter-spacing:-0.13px;}
#t2k_4861{left:83px;bottom:634px;letter-spacing:-0.16px;}
#t2l_4861{left:139px;bottom:634px;letter-spacing:-0.16px;}
#t2m_4861{left:190px;bottom:634px;letter-spacing:-0.15px;}
#t2n_4861{left:436px;bottom:634px;letter-spacing:-0.13px;}
#t2o_4861{left:83px;bottom:609px;letter-spacing:-0.16px;}
#t2p_4861{left:139px;bottom:609px;letter-spacing:-0.16px;}
#t2q_4861{left:190px;bottom:609px;letter-spacing:-0.14px;}
#t2r_4861{left:436px;bottom:609px;letter-spacing:-0.12px;}
#t2s_4861{left:82px;bottom:585px;letter-spacing:-0.17px;}
#t2t_4861{left:139px;bottom:585px;letter-spacing:-0.17px;}
#t2u_4861{left:190px;bottom:585px;letter-spacing:-0.15px;}
#t2v_4861{left:436px;bottom:585px;letter-spacing:-0.14px;}
#t2w_4861{left:530px;bottom:585px;letter-spacing:-0.11px;}
#t2x_4861{left:190px;bottom:561px;letter-spacing:-0.1px;}
#t2y_4861{left:436px;bottom:561px;letter-spacing:-0.14px;}
#t2z_4861{left:529px;bottom:561px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t30_4861{left:529px;bottom:539px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t31_4861{left:190px;bottom:515px;letter-spacing:-0.1px;}
#t32_4861{left:436px;bottom:515px;letter-spacing:-0.14px;}
#t33_4861{left:529px;bottom:515px;letter-spacing:-0.14px;}
#t34_4861{left:190px;bottom:490px;letter-spacing:-0.13px;}
#t35_4861{left:436px;bottom:490px;letter-spacing:-0.14px;}
#t36_4861{left:529px;bottom:490px;letter-spacing:-0.12px;}
#t37_4861{left:529px;bottom:469px;letter-spacing:-0.11px;}
#t38_4861{left:529px;bottom:452px;letter-spacing:-0.11px;}
#t39_4861{left:529px;bottom:435px;letter-spacing:-0.11px;}
#t3a_4861{left:529px;bottom:419px;letter-spacing:-0.09px;}
#t3b_4861{left:190px;bottom:394px;letter-spacing:-0.14px;}
#t3c_4861{left:436px;bottom:394px;letter-spacing:-0.13px;}
#t3d_4861{left:529px;bottom:394px;letter-spacing:-0.14px;}
#t3e_4861{left:190px;bottom:370px;letter-spacing:-0.14px;}
#t3f_4861{left:436px;bottom:370px;letter-spacing:-0.13px;}
#t3g_4861{left:529px;bottom:370px;letter-spacing:-0.12px;}
#t3h_4861{left:529px;bottom:348px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3i_4861{left:190px;bottom:324px;letter-spacing:-0.14px;}
#t3j_4861{left:529px;bottom:324px;letter-spacing:-0.14px;}
#t3k_4861{left:82px;bottom:299px;letter-spacing:-0.17px;}
#t3l_4861{left:139px;bottom:299px;letter-spacing:-0.17px;}
#t3m_4861{left:190px;bottom:299px;letter-spacing:-0.15px;}
#t3n_4861{left:436px;bottom:299px;letter-spacing:-0.14px;}
#t3o_4861{left:529px;bottom:299px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3p_4861{left:529px;bottom:278px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t3q_4861{left:82px;bottom:254px;letter-spacing:-0.17px;}
#t3r_4861{left:139px;bottom:254px;letter-spacing:-0.17px;}
#t3s_4861{left:190px;bottom:254px;letter-spacing:-0.15px;}
#t3t_4861{left:436px;bottom:254px;letter-spacing:-0.16px;}
#t3u_4861{left:529px;bottom:254px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3v_4861{left:529px;bottom:232px;letter-spacing:-0.13px;}
#t3w_4861{left:190px;bottom:208px;letter-spacing:-0.14px;}
#t3x_4861{left:529px;bottom:208px;letter-spacing:-0.11px;}
#t3y_4861{left:529px;bottom:191px;letter-spacing:-0.12px;}
#t3z_4861{left:529px;bottom:174px;letter-spacing:-0.12px;}
#t40_4861{left:190px;bottom:150px;letter-spacing:-0.14px;}
#t41_4861{left:529px;bottom:150px;letter-spacing:-0.14px;}
#t42_4861{left:123px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t43_4861{left:209px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t44_4861{left:273px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t45_4861{left:596px;bottom:1068px;letter-spacing:0.11px;}
#t46_4861{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t47_4861{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t48_4861{left:226px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t49_4861{left:245px;bottom:1011px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4a_4861{left:458px;bottom:1028px;letter-spacing:-0.16px;}
#t4b_4861{left:642px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t4c_4861{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t4d_4861{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4861{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4861{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4861{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4861{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4861{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4861{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4861" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4861Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4861" style="-webkit-user-select: none;"><object width="935" height="1210" data="4861/4861.svg" type="image/svg+xml" id="pdf4861" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4861" class="t s1_4861">Vol. 4 </span><span id="t2_4861" class="t s1_4861">2-339 </span>
<span id="t3_4861" class="t s2_4861">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4861" class="t s3_4861">440H </span><span id="t5_4861" class="t s3_4861">1088 </span><span id="t6_4861" class="t s3_4861">IA32_MC16_CTL </span><span id="t7_4861" class="t s3_4861">Package </span><span id="t8_4861" class="t s3_4861">See Section 16.3.2.1, “IA32_MC</span><span id="t9_4861" class="t s4_4861">i</span><span id="ta_4861" class="t s3_4861">_CTL MSRs,” through </span>
<span id="tb_4861" class="t s3_4861">Section 16.3.2.4, “IA32_MC</span><span id="tc_4861" class="t s4_4861">i</span><span id="td_4861" class="t s3_4861">_MISC MSRs.” </span>
<span id="te_4861" class="t s3_4861">Banks MC13 through MC 18 report MC errors from the </span>
<span id="tf_4861" class="t s3_4861">integrated memory controllers </span>
<span id="tg_4861" class="t s3_4861">441H </span><span id="th_4861" class="t s3_4861">1089 </span><span id="ti_4861" class="t s3_4861">IA32_MC16_STATUS </span><span id="tj_4861" class="t s3_4861">Package </span>
<span id="tk_4861" class="t s3_4861">442H </span><span id="tl_4861" class="t s3_4861">1090 </span><span id="tm_4861" class="t s3_4861">IA32_MC16_ADDR </span><span id="tn_4861" class="t s3_4861">Package </span>
<span id="to_4861" class="t s3_4861">443H </span><span id="tp_4861" class="t s3_4861">1091 </span><span id="tq_4861" class="t s3_4861">IA32_MC16_MISC </span><span id="tr_4861" class="t s3_4861">Package </span>
<span id="ts_4861" class="t s3_4861">444H </span><span id="tt_4861" class="t s3_4861">1092 </span><span id="tu_4861" class="t s3_4861">IA32_MC17_CTL </span><span id="tv_4861" class="t s3_4861">Package </span><span id="tw_4861" class="t s3_4861">See Section 16.3.2.1, “IA32_MC</span><span id="tx_4861" class="t s4_4861">i</span><span id="ty_4861" class="t s3_4861">_CTL MSRs,” through </span>
<span id="tz_4861" class="t s3_4861">Section 16.3.2.4, “IA32_MC</span><span id="t10_4861" class="t s4_4861">i</span><span id="t11_4861" class="t s3_4861">_MISC MSRs.” </span>
<span id="t12_4861" class="t s3_4861">Banks MC13 through MC 18 report MC errors from the </span>
<span id="t13_4861" class="t s3_4861">integrated memory controllers. </span>
<span id="t14_4861" class="t s3_4861">445H </span><span id="t15_4861" class="t s3_4861">1093 </span><span id="t16_4861" class="t s3_4861">IA32_MC17_STATUS </span><span id="t17_4861" class="t s3_4861">Package </span>
<span id="t18_4861" class="t s3_4861">446H </span><span id="t19_4861" class="t s3_4861">1094 </span><span id="t1a_4861" class="t s3_4861">IA32_MC17_ADDR </span><span id="t1b_4861" class="t s3_4861">Package </span>
<span id="t1c_4861" class="t s3_4861">447H </span><span id="t1d_4861" class="t s3_4861">1095 </span><span id="t1e_4861" class="t s3_4861">IA32_MC17_MISC </span><span id="t1f_4861" class="t s3_4861">Package </span>
<span id="t1g_4861" class="t s3_4861">448H </span><span id="t1h_4861" class="t s3_4861">1096 </span><span id="t1i_4861" class="t s3_4861">IA32_MC18_CTL </span><span id="t1j_4861" class="t s3_4861">Package </span><span id="t1k_4861" class="t s3_4861">See Section 16.3.2.1, “IA32_MC</span><span id="t1l_4861" class="t s4_4861">i</span><span id="t1m_4861" class="t s3_4861">_CTL MSRs,” through </span>
<span id="t1n_4861" class="t s3_4861">Section 16.3.2.4, “IA32_MC</span><span id="t1o_4861" class="t s4_4861">i</span><span id="t1p_4861" class="t s3_4861">_MISC MSRs.” </span>
<span id="t1q_4861" class="t s3_4861">Banks MC13 through MC 18 report MC errors from the </span>
<span id="t1r_4861" class="t s3_4861">integrated memory controllers. </span>
<span id="t1s_4861" class="t s3_4861">449H </span><span id="t1t_4861" class="t s3_4861">1097 </span><span id="t1u_4861" class="t s3_4861">IA32_MC18_STATUS </span><span id="t1v_4861" class="t s3_4861">Package </span>
<span id="t1w_4861" class="t s3_4861">44AH </span><span id="t1x_4861" class="t s3_4861">1098 </span><span id="t1y_4861" class="t s3_4861">IA32_MC18_ADDR </span><span id="t1z_4861" class="t s3_4861">Package </span>
<span id="t20_4861" class="t s3_4861">44BH </span><span id="t21_4861" class="t s3_4861">1099 </span><span id="t22_4861" class="t s3_4861">IA32_MC18_MISC </span><span id="t23_4861" class="t s3_4861">Package </span>
<span id="t24_4861" class="t s3_4861">44CH </span><span id="t25_4861" class="t s3_4861">1100 </span><span id="t26_4861" class="t s3_4861">IA32_MC19_CTL </span><span id="t27_4861" class="t s3_4861">Package </span><span id="t28_4861" class="t s3_4861">See Section 16.3.2.1, “IA32_MC</span><span id="t29_4861" class="t s4_4861">i</span><span id="t2a_4861" class="t s3_4861">_CTL MSRs,” through </span>
<span id="t2b_4861" class="t s3_4861">Section 16.3.2.4, “IA32_MC</span><span id="t2c_4861" class="t s4_4861">i</span><span id="t2d_4861" class="t s3_4861">_MISC MSRs.” </span>
<span id="t2e_4861" class="t s3_4861">Bank MC19 reports MC errors from a link interconnect </span>
<span id="t2f_4861" class="t s3_4861">module. </span>
<span id="t2g_4861" class="t s3_4861">44DH </span><span id="t2h_4861" class="t s3_4861">1101 </span><span id="t2i_4861" class="t s3_4861">IA32_MC19_STATUS </span><span id="t2j_4861" class="t s3_4861">Package </span>
<span id="t2k_4861" class="t s3_4861">44EH </span><span id="t2l_4861" class="t s3_4861">1102 </span><span id="t2m_4861" class="t s3_4861">IA32_MC19_ADDR </span><span id="t2n_4861" class="t s3_4861">Package </span>
<span id="t2o_4861" class="t s3_4861">44FH </span><span id="t2p_4861" class="t s3_4861">1103 </span><span id="t2q_4861" class="t s3_4861">IA32_MC19_MISC </span><span id="t2r_4861" class="t s3_4861">Package </span>
<span id="t2s_4861" class="t s3_4861">606H </span><span id="t2t_4861" class="t s3_4861">1542 </span><span id="t2u_4861" class="t s3_4861">MSR_RAPL_POWER_UNIT </span><span id="t2v_4861" class="t s3_4861">Package </span><span id="t2w_4861" class="t s3_4861">Unit Multipliers Used in RAPL Interfaces (R/O) </span>
<span id="t2x_4861" class="t s3_4861">3:0 </span><span id="t2y_4861" class="t s3_4861">Package </span><span id="t2z_4861" class="t s3_4861">Power Units </span>
<span id="t30_4861" class="t s3_4861">See Section 15.10.1, “RAPL Interfaces.” </span>
<span id="t31_4861" class="t s3_4861">7:4 </span><span id="t32_4861" class="t s3_4861">Package </span><span id="t33_4861" class="t s3_4861">Reserved </span>
<span id="t34_4861" class="t s3_4861">12:8 </span><span id="t35_4861" class="t s3_4861">Package </span><span id="t36_4861" class="t s3_4861">Energy Status Units </span>
<span id="t37_4861" class="t s3_4861">Energy related information (in Joules) is based on the </span>
<span id="t38_4861" class="t s3_4861">multiplier, 1/2^ESU; where ESU is an unsigned integer </span>
<span id="t39_4861" class="t s3_4861">represented by bits 12:8. Default value is 0EH (or 61 </span>
<span id="t3a_4861" class="t s3_4861">micro-joules). </span>
<span id="t3b_4861" class="t s3_4861">15:13 </span><span id="t3c_4861" class="t s3_4861">Package </span><span id="t3d_4861" class="t s3_4861">Reserved </span>
<span id="t3e_4861" class="t s3_4861">19:16 </span><span id="t3f_4861" class="t s3_4861">Package </span><span id="t3g_4861" class="t s3_4861">Time Units </span>
<span id="t3h_4861" class="t s3_4861">See Section 15.10.1, “RAPL Interfaces.” </span>
<span id="t3i_4861" class="t s3_4861">63:20 </span><span id="t3j_4861" class="t s3_4861">Reserved </span>
<span id="t3k_4861" class="t s3_4861">618H </span><span id="t3l_4861" class="t s3_4861">1560 </span><span id="t3m_4861" class="t s3_4861">MSR_DRAM_POWER_LIMIT </span><span id="t3n_4861" class="t s3_4861">Package </span><span id="t3o_4861" class="t s3_4861">DRAM RAPL Power Limit Control (R/W) </span>
<span id="t3p_4861" class="t s3_4861">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t3q_4861" class="t s3_4861">619H </span><span id="t3r_4861" class="t s3_4861">1561 </span><span id="t3s_4861" class="t s3_4861">MSR_DRAM_ENERGY_STATUS </span><span id="t3t_4861" class="t s3_4861">Package </span><span id="t3u_4861" class="t s3_4861">DRAM Energy Status (R/O) </span>
<span id="t3v_4861" class="t s3_4861">Energy consumed by DRAM devices. </span>
<span id="t3w_4861" class="t s3_4861">31:0 </span><span id="t3x_4861" class="t s3_4861">Energy in 15.3 micro-joules. Requires BIOS </span>
<span id="t3y_4861" class="t s3_4861">configuration to enable DRAM RAPL mode 0 (Direct </span>
<span id="t3z_4861" class="t s3_4861">VR). </span>
<span id="t40_4861" class="t s3_4861">63:32 </span><span id="t41_4861" class="t s3_4861">Reserved </span>
<span id="t42_4861" class="t s5_4861">Table 2-50. </span><span id="t43_4861" class="t s5_4861">MSRs Supported by the Intel® Xeon® Scalable Processor Family with a CPUID Signature </span>
<span id="t44_4861" class="t s5_4861">DisplayFamily_DisplayModel Value of 06_55H </span><span id="t45_4861" class="t s5_4861">(Contd.) </span>
<span id="t46_4861" class="t s6_4861">Register </span>
<span id="t47_4861" class="t s6_4861">Address </span><span id="t48_4861" class="t s6_4861">Register Name / Bit Fields </span>
<span id="t49_4861" class="t s6_4861">(Former MSR Name) </span>
<span id="t4a_4861" class="t s6_4861">Scope </span><span id="t4b_4861" class="t s6_4861">Bit Description </span>
<span id="t4c_4861" class="t s6_4861">Hex </span><span id="t4d_4861" class="t s6_4861">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
