Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 24 02:42:13 2023
| Host         : Chan running 64-bit major release  (build 9200)
| Command      : report_drc -file laser_receiver_block_wrapper_drc_routed.rpt -pb laser_receiver_block_wrapper_drc_routed.pb -rpx laser_receiver_block_wrapper_drc_routed.rpx
| Design       : laser_receiver_block_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 52
+--------+----------+---------------------------------+------------+
| Rule   | Severity | Description                     | Violations |
+--------+----------+---------------------------------+------------+
| DPIP-1 | Warning  | Input pipelining                | 12         |
| DPOP-1 | Warning  | PREG Output pipelining          | 12         |
| DPOP-2 | Warning  | MREG Output pipelining          | 12         |
| RPBF-3 | Warning  | IO port buffering is incomplete | 16         |
+--------+----------+---------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP laser_receiver_block_i/low_pass_filter_0/inst/y_delay1 input laser_receiver_block_i/low_pass_filter_0/inst/y_delay1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0 input laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__1 input laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP laser_receiver_block_i/low_pass_filter_1/inst/y_delay1 input laser_receiver_block_i/low_pass_filter_1/inst/y_delay1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0 input laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1 input laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP laser_receiver_block_i/low_pass_filter_2/inst/y_delay1 input laser_receiver_block_i/low_pass_filter_2/inst/y_delay1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__0 input laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__1 input laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP laser_receiver_block_i/low_pass_filter_3/inst/y_delay1 input laser_receiver_block_i/low_pass_filter_3/inst/y_delay1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0 input laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1 input laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_0/inst/y_delay1 output laser_receiver_block_i/low_pass_filter_0/inst/y_delay1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0 output laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__1 output laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_1/inst/y_delay1 output laser_receiver_block_i/low_pass_filter_1/inst/y_delay1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0 output laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1 output laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_2/inst/y_delay1 output laser_receiver_block_i/low_pass_filter_2/inst/y_delay1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__0 output laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__1 output laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_3/inst/y_delay1 output laser_receiver_block_i/low_pass_filter_3/inst/y_delay1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0 output laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1 output laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_0/inst/y_delay1 multiplier stage laser_receiver_block_i/low_pass_filter_0/inst/y_delay1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0 multiplier stage laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__1 multiplier stage laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_1/inst/y_delay1 multiplier stage laser_receiver_block_i/low_pass_filter_1/inst/y_delay1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0 multiplier stage laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1 multiplier stage laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_2/inst/y_delay1 multiplier stage laser_receiver_block_i/low_pass_filter_2/inst/y_delay1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__0 multiplier stage laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__1 multiplier stage laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_3/inst/y_delay1 multiplier stage laser_receiver_block_i/low_pass_filter_3/inst/y_delay1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0 multiplier stage laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1 multiplier stage laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

RPBF-3#1 Warning
IO port buffering is incomplete  
Device port adc_db[0] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#2 Warning
IO port buffering is incomplete  
Device port adc_db[10] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#3 Warning
IO port buffering is incomplete  
Device port adc_db[11] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#4 Warning
IO port buffering is incomplete  
Device port adc_db[12] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#5 Warning
IO port buffering is incomplete  
Device port adc_db[13] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#6 Warning
IO port buffering is incomplete  
Device port adc_db[14] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#7 Warning
IO port buffering is incomplete  
Device port adc_db[15] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#8 Warning
IO port buffering is incomplete  
Device port adc_db[1] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#9 Warning
IO port buffering is incomplete  
Device port adc_db[2] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#10 Warning
IO port buffering is incomplete  
Device port adc_db[3] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#11 Warning
IO port buffering is incomplete  
Device port adc_db[4] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#12 Warning
IO port buffering is incomplete  
Device port adc_db[5] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#13 Warning
IO port buffering is incomplete  
Device port adc_db[6] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#14 Warning
IO port buffering is incomplete  
Device port adc_db[7] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#15 Warning
IO port buffering is incomplete  
Device port adc_db[8] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#16 Warning
IO port buffering is incomplete  
Device port adc_db[9] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>


