<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab7-BranchProj.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_Module.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU_Module.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CPU_Module.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CPU_Tester.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CPU_Tester.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_Tester.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CPU_Tester.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CPU_Tester.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_Tester_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_Tester_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab6_Tester_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1492972444" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1492972444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492972444" xil_pn:in_ck="2302891833874742397" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1492972444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALUControl.v"/>
      <outfile xil_pn:name="ANDGate.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="Adder2.v"/>
      <outfile xil_pn:name="BranchMultiplexer.v"/>
      <outfile xil_pn:name="CPU_Module.v"/>
      <outfile xil_pn:name="CPU_Tester.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="Instruction_Decoder.v"/>
      <outfile xil_pn:name="Instruction_Memory.v"/>
      <outfile xil_pn:name="LEGv8.v"/>
      <outfile xil_pn:name="Lab6_Tester.v"/>
      <outfile xil_pn:name="NewMux.v"/>
      <outfile xil_pn:name="PCAdder.v"/>
      <outfile xil_pn:name="PCIM.v"/>
      <outfile xil_pn:name="PCIMID.v"/>
      <outfile xil_pn:name="PCIMID_Tester.v"/>
      <outfile xil_pn:name="ProgramCounter.v"/>
      <outfile xil_pn:name="RFALUDM_Lab4c.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="SignExtendor.v"/>
      <outfile xil_pn:name="mux.v"/>
    </transform>
    <transform xil_pn:end_ts="1492972589" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3220579025836991317" xil_pn:start_ts="1492972589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492972589" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4789667722762949875" xil_pn:start_ts="1492972589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492972444" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5033517709940973883" xil_pn:start_ts="1492972444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492972444" xil_pn:in_ck="2302891833874742397" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1492972444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALUControl.v"/>
      <outfile xil_pn:name="ANDGate.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="Adder2.v"/>
      <outfile xil_pn:name="BranchMultiplexer.v"/>
      <outfile xil_pn:name="CPU_Module.v"/>
      <outfile xil_pn:name="CPU_Tester.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="Instruction_Decoder.v"/>
      <outfile xil_pn:name="Instruction_Memory.v"/>
      <outfile xil_pn:name="LEGv8.v"/>
      <outfile xil_pn:name="Lab6_Tester.v"/>
      <outfile xil_pn:name="NewMux.v"/>
      <outfile xil_pn:name="PCAdder.v"/>
      <outfile xil_pn:name="PCIM.v"/>
      <outfile xil_pn:name="PCIMID.v"/>
      <outfile xil_pn:name="PCIMID_Tester.v"/>
      <outfile xil_pn:name="ProgramCounter.v"/>
      <outfile xil_pn:name="RFALUDM_Lab4c.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="SignExtendor.v"/>
      <outfile xil_pn:name="mux.v"/>
    </transform>
    <transform xil_pn:end_ts="1492972591" xil_pn:in_ck="2302891833874742397" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2579625608917509945" xil_pn:start_ts="1492972589">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1492971898" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1492971898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492971898" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2795943871488850765" xil_pn:start_ts="1492971898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492971898" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5033517709940973883" xil_pn:start_ts="1492971898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492971898" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1492971898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492971898" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3220579025836991317" xil_pn:start_ts="1492971898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492971898" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1492971898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492971898" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6976735825017798213" xil_pn:start_ts="1492971898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492972400" xil_pn:in_ck="2302891833874742397" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="1922738009287223000" xil_pn:start_ts="1492972393">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="CPU_Tester.lso"/>
      <outfile xil_pn:name="CPU_Tester.prj"/>
      <outfile xil_pn:name="CPU_Tester.syr"/>
      <outfile xil_pn:name="CPU_Tester.xst"/>
      <outfile xil_pn:name="CPU_Tester_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1492958447" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8765671343574143616" xil_pn:start_ts="1492958447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
