
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.42

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: y[6]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ y[6]$_SDFFE_PP0P_/CK (DFF_X1)
     2    1.55    0.01    0.08    0.08 v y[6]$_SDFFE_PP0P_/Q (DFF_X1)
                                         y[6] (net)
                  0.01    0.00    0.08 v _227_/A (INV_X1)
     1    1.62    0.01    0.01    0.09 ^ _227_/ZN (INV_X1)
                                         _035_ (net)
                  0.01    0.00    0.09 ^ _238_/A2 (OAI33_X1)
     1    1.06    0.01    0.01    0.10 v _238_/ZN (OAI33_X1)
                                         _005_ (net)
                  0.01    0.00    0.10 v y[6]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ y[6]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: x[3] (input port clocked by core_clock)
Endpoint: y[9]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.88    0.00    0.00    0.20 v x[3] (in)
                                         x[3] (net)
                  0.00    0.00    0.20 v _148_/A (BUF_X1)
     8   12.92    0.02    0.04    0.24 v _148_/Z (BUF_X1)
                                         _078_ (net)
                  0.02    0.00    0.24 v _150_/A2 (NOR3_X2)
     4    5.69    0.04    0.06    0.30 ^ _150_/ZN (NOR3_X2)
                                         _080_ (net)
                  0.04    0.00    0.30 ^ _157_/A1 (AND3_X1)
     3    4.99    0.02    0.06    0.36 ^ _157_/ZN (AND3_X1)
                                         _087_ (net)
                  0.02    0.00    0.36 ^ _207_/A2 (NAND2_X1)
     2    4.40    0.01    0.02    0.38 v _207_/ZN (NAND2_X1)
                                         _016_ (net)
                  0.01    0.00    0.38 v _216_/A (AOI21_X2)
     4    7.99    0.03    0.05    0.43 ^ _216_/ZN (AOI21_X2)
                                         _025_ (net)
                  0.03    0.00    0.43 ^ _236_/A (AOI211_X2)
     3    4.49    0.01    0.02    0.45 v _236_/ZN (AOI211_X2)
                                         _044_ (net)
                  0.01    0.00    0.45 v _262_/B1 (AOI221_X1)
     1    1.66    0.04    0.07    0.52 ^ _262_/ZN (AOI221_X1)
                                         _067_ (net)
                  0.04    0.00    0.52 ^ _263_/B1 (OAI21_X1)
     1    1.06    0.01    0.02    0.54 v _263_/ZN (OAI21_X1)
                                         _008_ (net)
                  0.01    0.00    0.54 v y[9]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.54   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ y[9]$_SDFFE_PP0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: x[3] (input port clocked by core_clock)
Endpoint: y[9]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.88    0.00    0.00    0.20 v x[3] (in)
                                         x[3] (net)
                  0.00    0.00    0.20 v _148_/A (BUF_X1)
     8   12.92    0.02    0.04    0.24 v _148_/Z (BUF_X1)
                                         _078_ (net)
                  0.02    0.00    0.24 v _150_/A2 (NOR3_X2)
     4    5.69    0.04    0.06    0.30 ^ _150_/ZN (NOR3_X2)
                                         _080_ (net)
                  0.04    0.00    0.30 ^ _157_/A1 (AND3_X1)
     3    4.99    0.02    0.06    0.36 ^ _157_/ZN (AND3_X1)
                                         _087_ (net)
                  0.02    0.00    0.36 ^ _207_/A2 (NAND2_X1)
     2    4.40    0.01    0.02    0.38 v _207_/ZN (NAND2_X1)
                                         _016_ (net)
                  0.01    0.00    0.38 v _216_/A (AOI21_X2)
     4    7.99    0.03    0.05    0.43 ^ _216_/ZN (AOI21_X2)
                                         _025_ (net)
                  0.03    0.00    0.43 ^ _236_/A (AOI211_X2)
     3    4.49    0.01    0.02    0.45 v _236_/ZN (AOI211_X2)
                                         _044_ (net)
                  0.01    0.00    0.45 v _262_/B1 (AOI221_X1)
     1    1.66    0.04    0.07    0.52 ^ _262_/ZN (AOI221_X1)
                                         _067_ (net)
                  0.04    0.00    0.52 ^ _263_/B1 (OAI21_X1)
     1    1.06    0.01    0.02    0.54 v _263_/ZN (OAI21_X1)
                                         _008_ (net)
                  0.01    0.00    0.54 v y[9]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.54   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ y[9]$_SDFFE_PP0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.93e-05   4.37e-07   6.93e-07   6.04e-05  56.6%
Combinational          1.87e-05   2.40e-05   3.71e-06   4.64e-05  43.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.80e-05   2.45e-05   4.41e-06   1.07e-04 100.0%
                          73.0%      22.9%       4.1%
