strict digraph  {
"0 /nncf_model_input_0" [id=0, label="nncf_model_input_#0", style=filled, type=nncf_model_input];
"1 SymmetricQuantizer/symmetric_quantize_0" [color=red, id=1, label="AFQ_[B:4 M:S SGN:S PC:N]_#1_G0", style=filled, type=symmetric_quantize];
"2 SSD_VGG/__getitem___0" [id=2, label="__getitem___#2", style=filled, type=__getitem__];
"3 SSD_VGG/clone_0" [id=3, label="clone_#3", style=filled, type=clone];
"4 SSD_VGG/unsqueeze_0" [id=4, label="unsqueeze_#4", style=filled, type=unsqueeze];
"5 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=5, label="WFQ_[B:4 M:S SGN:S PC:Y]_#5_G0", style=filled, type=symmetric_quantize];
"6 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=6, label="conv2d_k3x3_PAD_#6", style=filled, type=conv2d];
"7 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/relu__0" [id=7, label="relu__#7", style=filled, type=relu_];
"8 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=8, label="AFQ_[B:4 M:S SGN:U PC:N]_#8_G1", style=filled, type=symmetric_quantize];
"9 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=9, label="WFQ_[B:4 M:S SGN:S PC:Y]_#9_G1", style=filled, type=symmetric_quantize];
"10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0" [color=lightblue, id=10, label="pad_k3x3_PAD_#10", style=filled, type=pad];
"11 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=11, label="conv2d_k3x3_PAD_#11", style=filled, type=conv2d];
"12 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/relu__0" [id=12, label="relu__#12", style=filled, type=relu_];
"13 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=13, label="AFQ_[B:4 M:S SGN:U PC:N]_#13_G2", style=filled, type=symmetric_quantize];
"14 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]/max_pool2d_0" [id=14, label="max_pool2d_#14", style=filled, type=max_pool2d];
"15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=15, label="WFQ_[B:4 M:S SGN:S PC:Y]_#15_G2", style=filled, type=symmetric_quantize];
"16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/pad_0" [color=lightblue, id=16, label="pad_k3x3_PAD_#16", style=filled, type=pad];
"17 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0" [color=lightblue, id=17, label="conv2d_k3x3_PAD_#17", style=filled, type=conv2d];
"18 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/relu__0" [id=18, label="relu__#18", style=filled, type=relu_];
"19 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=19, label="AFQ_[B:4 M:S SGN:U PC:N]_#19_G3", style=filled, type=symmetric_quantize];
"20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=20, label="WFQ_[B:4 M:S SGN:S PC:Y]_#20_G3", style=filled, type=symmetric_quantize];
"21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0" [color=lightblue, id=21, label="pad_k3x3_PAD_#21", style=filled, type=pad];
"22 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0" [color=lightblue, id=22, label="conv2d_k3x3_PAD_#22", style=filled, type=conv2d];
"23 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/relu__0" [id=23, label="relu__#23", style=filled, type=relu_];
"24 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=24, label="AFQ_[B:4 M:S SGN:U PC:N]_#24_G4", style=filled, type=symmetric_quantize];
"25 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]/max_pool2d_0" [id=25, label="max_pool2d_#25", style=filled, type=max_pool2d];
"26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=26, label="WFQ_[B:4 M:S SGN:S PC:Y]_#26_G4", style=filled, type=symmetric_quantize];
"27 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0" [color=lightblue, id=27, label="pad_k3x3_PAD_#27", style=filled, type=pad];
"28 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0" [color=lightblue, id=28, label="conv2d_k3x3_PAD_#28", style=filled, type=conv2d];
"29 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/relu__0" [id=29, label="relu__#29", style=filled, type=relu_];
"30 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=30, label="AFQ_[B:4 M:S SGN:U PC:N]_#30_G5", style=filled, type=symmetric_quantize];
"31 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=31, label="WFQ_[B:4 M:S SGN:S PC:Y]_#31_G5", style=filled, type=symmetric_quantize];
"32 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/pad_0" [color=lightblue, id=32, label="pad_k3x3_PAD_#32", style=filled, type=pad];
"33 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0" [color=lightblue, id=33, label="conv2d_k3x3_PAD_#33", style=filled, type=conv2d];
"34 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/relu__0" [id=34, label="relu__#34", style=filled, type=relu_];
"35 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=35, label="AFQ_[B:4 M:S SGN:U PC:N]_#35_G6", style=filled, type=symmetric_quantize];
"36 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=36, label="WFQ_[B:4 M:S SGN:S PC:Y]_#36_G6", style=filled, type=symmetric_quantize];
"37 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0" [color=lightblue, id=37, label="pad_k3x3_PAD_#37", style=filled, type=pad];
"38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0" [color=lightblue, id=38, label="conv2d_k3x3_PAD_#38", style=filled, type=conv2d];
"39 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/relu__0" [id=39, label="relu__#39", style=filled, type=relu_];
"40 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=40, label="AFQ_[B:4 M:S SGN:U PC:N]_#40_G7", style=filled, type=symmetric_quantize];
"41 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]/max_pool2d_0" [id=41, label="max_pool2d_#41", style=filled, type=max_pool2d];
"42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=42, label="WFQ_[B:4 M:S SGN:S PC:Y]_#42_G7", style=filled, type=symmetric_quantize];
"43 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0" [color=lightblue, id=43, label="pad_k3x3_PAD_#43", style=filled, type=pad];
"44 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0" [color=lightblue, id=44, label="conv2d_k3x3_PAD_#44", style=filled, type=conv2d];
"45 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/relu__0" [id=45, label="relu__#45", style=filled, type=relu_];
"46 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=46, label="AFQ_[B:4 M:S SGN:U PC:N]_#46_G8", style=filled, type=symmetric_quantize];
"47 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=47, label="WFQ_[B:4 M:S SGN:S PC:Y]_#47_G8", style=filled, type=symmetric_quantize];
"48 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0" [color=lightblue, id=48, label="pad_k3x3_PAD_#48", style=filled, type=pad];
"49 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0" [color=lightblue, id=49, label="conv2d_k3x3_PAD_#49", style=filled, type=conv2d];
"50 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/relu__0" [id=50, label="relu__#50", style=filled, type=relu_];
"51 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=51, label="AFQ_[B:4 M:S SGN:U PC:N]_#51_G9", style=filled, type=symmetric_quantize];
"52 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=52, label="WFQ_[B:4 M:S SGN:S PC:Y]_#52_G9", style=filled, type=symmetric_quantize];
"53 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0" [color=lightblue, id=53, label="pad_k3x3_PAD_#53", style=filled, type=pad];
"54 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0" [color=lightblue, id=54, label="conv2d_k3x3_PAD_#54", style=filled, type=conv2d];
"55 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/relu__0" [id=55, label="relu__#55", style=filled, type=relu_];
"56 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=56, label="AFQ_[B:8 M:A SGN:S PC:N]_#56_G29", style=filled, type=asymmetric_quantize];
"57 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0" [id=57, label="max_pool2d_#57", style=filled, type=max_pool2d];
"58 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=58, label="WFQ_[B:8 M:S SGN:S PC:Y]_#58_G29", style=filled, type=symmetric_quantize];
"59 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0" [color=lightblue, id=59, label="conv2d_k3x3_PAD_#59", style=filled, type=conv2d];
"60 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/relu__0" [id=60, label="relu__#60", style=filled, type=relu_];
"61 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=61, label="AFQ_[B:4 M:S SGN:U PC:N]_#61_G10", style=filled, type=symmetric_quantize];
"62 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=62, label="WFQ_[B:4 M:S SGN:S PC:Y]_#62_G10", style=filled, type=symmetric_quantize];
"63 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0" [color=lightblue, id=63, label="pad_k3x3_PAD_#63", style=filled, type=pad];
"64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0" [color=lightblue, id=64, label="conv2d_k3x3_PAD_#64", style=filled, type=conv2d];
"65 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/relu__0" [id=65, label="relu__#65", style=filled, type=relu_];
"66 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=66, label="AFQ_[B:4 M:S SGN:U PC:N]_#66_G11", style=filled, type=symmetric_quantize];
"67 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=67, label="WFQ_[B:4 M:S SGN:S PC:Y]_#67_G11", style=filled, type=symmetric_quantize];
"68 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0" [color=lightblue, id=68, label="pad_k3x3_PAD_#68", style=filled, type=pad];
"69 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0" [color=lightblue, id=69, label="conv2d_k3x3_PAD_#69", style=filled, type=conv2d];
"70 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/relu__0" [id=70, label="relu__#70", style=filled, type=relu_];
"71 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=71, label="AFQ_[B:4 M:S SGN:U PC:N]_#71_G12", style=filled, type=symmetric_quantize];
"72 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]/max_pool2d_0" [id=72, label="max_pool2d_#72", style=filled, type=max_pool2d];
"73 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=73, label="WFQ_[B:4 M:S SGN:S PC:Y]_#73_G12", style=filled, type=symmetric_quantize];
"74 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/pad_0" [color=lightblue, id=74, label="pad_k3x3_PAD_#74", style=filled, type=pad];
"75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0" [color=lightblue, id=75, label="conv2d_k3x3_PAD_#75", style=filled, type=conv2d];
"76 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0" [id=76, label="relu__#76", style=filled, type=relu_];
"77 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=77, label="AFQ_[B:4 M:S SGN:U PC:N]_#77_G13", style=filled, type=symmetric_quantize];
"78 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=78, label="WFQ_[B:4 M:S SGN:S PC:Y]_#78_G13", style=filled, type=symmetric_quantize];
"79 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/pad_0" [color=lightblue, id=79, label="pad_k1x1_PAD_#79", style=filled, type=pad];
"80 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0" [color=lightblue, id=80, label="conv2d_k1x1_PAD_#80", style=filled, type=conv2d];
"81 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/relu__0" [id=81, label="relu__#81", style=filled, type=relu_];
"82 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=82, label="AFQ_[B:4 M:S SGN:U PC:N]_#82_G22", style=filled, type=symmetric_quantize];
"83 SSD_VGG/NNCFUserL2Norm[L2Norm]/pow_0" [id=83, label="pow_#83", style=filled, type=pow];
"84 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=84, label="AFQ_[B:8 M:A SGN:S PC:N]_#84_G14", style=filled, type=asymmetric_quantize];
"85 SSD_VGG/NNCFUserL2Norm[L2Norm]/sum_0" [id=85, label="sum_#85", style=filled, type=sum];
"86 SSD_VGG/NNCFUserL2Norm[L2Norm]/sqrt_0" [id=86, label="sqrt_#86", style=filled, type=sqrt];
"87 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=87, label="AFQ_[B:4 M:S SGN:U PC:N]_#87_G15", style=filled, type=symmetric_quantize];
"88 SSD_VGG/NNCFUserL2Norm[L2Norm]/__add___0" [id=88, label="__add___#88", style=filled, type=__add__];
"89 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_1" [color=green, id=89, label="AFQ_[B:8 M:A SGN:S PC:N]_#89_G29", style=filled, type=asymmetric_quantize];
"90 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0" [id=90, label="div_#90", style=filled, type=div];
"91 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_1" [color=red, id=91, label="AFQ_[B:4 M:S SGN:U PC:N]_#91_G21", style=filled, type=symmetric_quantize];
"92 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul___0" [id=92, label="__rmul___#92", style=filled, type=__rmul__];
"93 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_2" [color=red, id=93, label="AFQ_[B:4 M:S SGN:U PC:N]_#93_G28", style=filled, type=symmetric_quantize];
"94 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=94, label="WFQ_[B:4 M:S SGN:S PC:Y]_#94_G22", style=filled, type=symmetric_quantize];
"95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=95, label="conv2d_k1x1_#95", style=filled, type=conv2d];
"96 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/relu__0" [id=96, label="relu__#96", style=filled, type=relu_];
"97 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=97, label="AFQ_[B:4 M:S SGN:U PC:N]_#97_G16", style=filled, type=symmetric_quantize];
"98 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=98, label="WFQ_[B:4 M:S SGN:S PC:Y]_#98_G16", style=filled, type=symmetric_quantize];
"99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/pad_0" [color=lightblue, id=99, label="pad_k1x1_PAD_#99", style=filled, type=pad];
"100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=100, label="conv2d_k1x1_PAD_#100", style=filled, type=conv2d];
"101 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/relu__0" [id=101, label="relu__#101", style=filled, type=relu_];
"102 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=102, label="AFQ_[B:4 M:S SGN:U PC:N]_#102_G23", style=filled, type=symmetric_quantize];
"103 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=103, label="WFQ_[B:4 M:S SGN:S PC:Y]_#103_G23", style=filled, type=symmetric_quantize];
"104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d_0" [color=lightblue, id=104, label="conv2d_k1x1_#104", style=filled, type=conv2d];
"105 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0" [id=105, label="relu__#105", style=filled, type=relu_];
"106 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=106, label="AFQ_[B:4 M:S SGN:U PC:N]_#106_G17", style=filled, type=symmetric_quantize];
"107 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=107, label="WFQ_[B:4 M:S SGN:S PC:Y]_#107_G17", style=filled, type=symmetric_quantize];
"108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0" [color=lightblue, id=108, label="pad_k1x1_PAD_#108", style=filled, type=pad];
"109 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0" [color=lightblue, id=109, label="conv2d_k1x1_PAD_#109", style=filled, type=conv2d];
"110 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/relu__0" [id=110, label="relu__#110", style=filled, type=relu_];
"111 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=111, label="AFQ_[B:4 M:S SGN:U PC:N]_#111_G24", style=filled, type=symmetric_quantize];
"112 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=112, label="WFQ_[B:4 M:S SGN:S PC:Y]_#112_G24", style=filled, type=symmetric_quantize];
"113 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d_0" [color=lightblue, id=113, label="conv2d_k1x1_#113", style=filled, type=conv2d];
"114 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/relu__0" [id=114, label="relu__#114", style=filled, type=relu_];
"115 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=115, label="AFQ_[B:4 M:S SGN:U PC:N]_#115_G18", style=filled, type=symmetric_quantize];
"116 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=116, label="WFQ_[B:4 M:S SGN:S PC:Y]_#116_G18", style=filled, type=symmetric_quantize];
"117 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0" [color=lightblue, id=117, label="pad_k1x1_PAD_#117", style=filled, type=pad];
"118 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0" [color=lightblue, id=118, label="conv2d_k1x1_PAD_#118", style=filled, type=conv2d];
"119 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0" [id=119, label="relu__#119", style=filled, type=relu_];
"120 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=120, label="AFQ_[B:4 M:S SGN:U PC:N]_#120_G25", style=filled, type=symmetric_quantize];
"121 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=121, label="WFQ_[B:4 M:S SGN:S PC:Y]_#121_G25", style=filled, type=symmetric_quantize];
"122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0" [color=lightblue, id=122, label="conv2d_k1x1_#122", style=filled, type=conv2d];
"123 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/relu__0" [id=123, label="relu__#123", style=filled, type=relu_];
"124 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=124, label="AFQ_[B:4 M:S SGN:U PC:N]_#124_G19", style=filled, type=symmetric_quantize];
"125 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=125, label="WFQ_[B:4 M:S SGN:S PC:Y]_#125_G19", style=filled, type=symmetric_quantize];
"126 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/pad_0" [color=lightblue, id=126, label="pad_k1x1_PAD_#126", style=filled, type=pad];
"127 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0" [color=lightblue, id=127, label="conv2d_k1x1_PAD_#127", style=filled, type=conv2d];
"128 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/relu__0" [id=128, label="relu__#128", style=filled, type=relu_];
"129 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=129, label="AFQ_[B:4 M:S SGN:U PC:N]_#129_G26", style=filled, type=symmetric_quantize];
"130 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=130, label="WFQ_[B:4 M:S SGN:S PC:Y]_#130_G26", style=filled, type=symmetric_quantize];
"131 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d_0" [color=lightblue, id=131, label="conv2d_k1x1_#131", style=filled, type=conv2d];
"132 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0" [id=132, label="relu__#132", style=filled, type=relu_];
"133 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=133, label="AFQ_[B:4 M:S SGN:U PC:N]_#133_G20", style=filled, type=symmetric_quantize];
"134 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=134, label="WFQ_[B:4 M:S SGN:S PC:Y]_#134_G20", style=filled, type=symmetric_quantize];
"135 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0" [color=lightblue, id=135, label="pad_k4x4_PAD_#135", style=filled, type=pad];
"136 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0" [color=lightblue, id=136, label="conv2d_k4x4_PAD_#136", style=filled, type=conv2d];
"137 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/relu__0" [id=137, label="relu__#137", style=filled, type=relu_];
"138 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=138, label="AFQ_[B:4 M:S SGN:U PC:N]_#138_G27", style=filled, type=symmetric_quantize];
"139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=139, label="WFQ_[B:4 M:S SGN:S PC:Y]_#139_G28", style=filled, type=symmetric_quantize];
"140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=140, label="pad_k3x3_PAD_#140", style=filled, type=pad];
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=141, label="conv2d_k3x3_PAD_#141", style=filled, type=conv2d];
"142 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=142, label="WFQ_[B:4 M:S SGN:S PC:Y]_#142_G28", style=filled, type=symmetric_quantize];
"143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=143, label="pad_k3x3_PAD_#143", style=filled, type=pad];
"144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=144, label="conv2d_k3x3_PAD_#144", style=filled, type=conv2d];
"145 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0" [id=145, label="permute_#145", style=filled, type=permute];
"146 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_0" [id=146, label="contiguous_#146", style=filled, type=contiguous];
"147 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1" [id=147, label="permute_#147", style=filled, type=permute];
"148 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_1" [id=148, label="contiguous_#148", style=filled, type=contiguous];
"149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=149, label="WFQ_[B:4 M:S SGN:S PC:Y]_#149_G22", style=filled, type=symmetric_quantize];
"150 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=150, label="pad_k3x3_PAD_#150", style=filled, type=pad];
"151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=151, label="conv2d_k3x3_PAD_#151", style=filled, type=conv2d];
"152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=152, label="WFQ_[B:4 M:S SGN:S PC:Y]_#152_G22", style=filled, type=symmetric_quantize];
"153 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=153, label="pad_k3x3_PAD_#153", style=filled, type=pad];
"154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=154, label="conv2d_k3x3_PAD_#154", style=filled, type=conv2d];
"155 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0" [id=155, label="permute_#155", style=filled, type=permute];
"156 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_0" [id=156, label="contiguous_#156", style=filled, type=contiguous];
"157 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1" [id=157, label="permute_#157", style=filled, type=permute];
"158 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_1" [id=158, label="contiguous_#158", style=filled, type=contiguous];
"159 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=159, label="WFQ_[B:4 M:S SGN:S PC:Y]_#159_G23", style=filled, type=symmetric_quantize];
"160 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=160, label="pad_k3x3_PAD_#160", style=filled, type=pad];
"161 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=161, label="conv2d_k3x3_PAD_#161", style=filled, type=conv2d];
"162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=162, label="WFQ_[B:4 M:S SGN:S PC:Y]_#162_G23", style=filled, type=symmetric_quantize];
"163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=163, label="pad_k3x3_PAD_#163", style=filled, type=pad];
"164 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=164, label="conv2d_k3x3_PAD_#164", style=filled, type=conv2d];
"165 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0" [id=165, label="permute_#165", style=filled, type=permute];
"166 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_0" [id=166, label="contiguous_#166", style=filled, type=contiguous];
"167 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1" [id=167, label="permute_#167", style=filled, type=permute];
"168 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_1" [id=168, label="contiguous_#168", style=filled, type=contiguous];
"169 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=169, label="WFQ_[B:4 M:S SGN:S PC:Y]_#169_G24", style=filled, type=symmetric_quantize];
"170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=170, label="pad_k3x3_PAD_#170", style=filled, type=pad];
"171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=171, label="conv2d_k3x3_PAD_#171", style=filled, type=conv2d];
"172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=172, label="WFQ_[B:4 M:S SGN:S PC:Y]_#172_G24", style=filled, type=symmetric_quantize];
"173 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=173, label="pad_k3x3_PAD_#173", style=filled, type=pad];
"174 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=174, label="conv2d_k3x3_PAD_#174", style=filled, type=conv2d];
"175 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0" [id=175, label="permute_#175", style=filled, type=permute];
"176 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_0" [id=176, label="contiguous_#176", style=filled, type=contiguous];
"177 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1" [id=177, label="permute_#177", style=filled, type=permute];
"178 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_1" [id=178, label="contiguous_#178", style=filled, type=contiguous];
"179 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=179, label="WFQ_[B:4 M:S SGN:S PC:Y]_#179_G25", style=filled, type=symmetric_quantize];
"180 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=180, label="pad_k3x3_PAD_#180", style=filled, type=pad];
"181 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=181, label="conv2d_k3x3_PAD_#181", style=filled, type=conv2d];
"182 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=182, label="WFQ_[B:4 M:S SGN:S PC:Y]_#182_G25", style=filled, type=symmetric_quantize];
"183 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=183, label="pad_k3x3_PAD_#183", style=filled, type=pad];
"184 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=184, label="conv2d_k3x3_PAD_#184", style=filled, type=conv2d];
"185 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0" [id=185, label="permute_#185", style=filled, type=permute];
"186 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_0" [id=186, label="contiguous_#186", style=filled, type=contiguous];
"187 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1" [id=187, label="permute_#187", style=filled, type=permute];
"188 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_1" [id=188, label="contiguous_#188", style=filled, type=contiguous];
"189 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=189, label="WFQ_[B:4 M:S SGN:S PC:Y]_#189_G26", style=filled, type=symmetric_quantize];
"190 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=190, label="pad_k3x3_PAD_#190", style=filled, type=pad];
"191 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=191, label="conv2d_k3x3_PAD_#191", style=filled, type=conv2d];
"192 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=192, label="WFQ_[B:4 M:S SGN:S PC:Y]_#192_G26", style=filled, type=symmetric_quantize];
"193 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=193, label="pad_k3x3_PAD_#193", style=filled, type=pad];
"194 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=194, label="conv2d_k3x3_PAD_#194", style=filled, type=conv2d];
"195 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0" [id=195, label="permute_#195", style=filled, type=permute];
"196 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_0" [id=196, label="contiguous_#196", style=filled, type=contiguous];
"197 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1" [id=197, label="permute_#197", style=filled, type=permute];
"198 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_1" [id=198, label="contiguous_#198", style=filled, type=contiguous];
"199 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=199, label="WFQ_[B:4 M:S SGN:S PC:Y]_#199_G27", style=filled, type=symmetric_quantize];
"200 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=200, label="pad_k3x3_PAD_#200", style=filled, type=pad];
"201 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=201, label="conv2d_k3x3_PAD_#201", style=filled, type=conv2d];
"202 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=202, label="WFQ_[B:4 M:S SGN:S PC:Y]_#202_G27", style=filled, type=symmetric_quantize];
"203 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=203, label="pad_k3x3_PAD_#203", style=filled, type=pad];
"204 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=204, label="conv2d_k3x3_PAD_#204", style=filled, type=conv2d];
"205 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_0" [id=205, label="permute_#205", style=filled, type=permute];
"206 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/contiguous_0" [id=206, label="contiguous_#206", style=filled, type=contiguous];
"207 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_1" [id=207, label="permute_#207", style=filled, type=permute];
"208 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/contiguous_1" [id=208, label="contiguous_#208", style=filled, type=contiguous];
"209 SSD_VGG/SSDDetectionOutput[detection_head]/view_0" [id=209, label="view_#209", style=filled, type=view];
"210 SSD_VGG/SSDDetectionOutput[detection_head]/view_1" [id=210, label="view_#210", style=filled, type=view];
"211 SSD_VGG/SSDDetectionOutput[detection_head]/view_2" [id=211, label="view_#211", style=filled, type=view];
"212 SSD_VGG/SSDDetectionOutput[detection_head]/view_3" [id=212, label="view_#212", style=filled, type=view];
"213 SSD_VGG/SSDDetectionOutput[detection_head]/view_4" [id=213, label="view_#213", style=filled, type=view];
"214 SSD_VGG/SSDDetectionOutput[detection_head]/view_5" [id=214, label="view_#214", style=filled, type=view];
"215 SSD_VGG/SSDDetectionOutput[detection_head]/view_6" [id=215, label="view_#215", style=filled, type=view];
"216 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0" [id=216, label="cat_#216", style=filled, type=cat];
"217 SSD_VGG/SSDDetectionOutput[detection_head]/view_7" [id=217, label="view_#217", style=filled, type=view];
"218 SSD_VGG/SSDDetectionOutput[detection_head]/view_8" [id=218, label="view_#218", style=filled, type=view];
"219 SSD_VGG/SSDDetectionOutput[detection_head]/view_9" [id=219, label="view_#219", style=filled, type=view];
"220 SSD_VGG/SSDDetectionOutput[detection_head]/view_10" [id=220, label="view_#220", style=filled, type=view];
"221 SSD_VGG/SSDDetectionOutput[detection_head]/view_11" [id=221, label="view_#221", style=filled, type=view];
"222 SSD_VGG/SSDDetectionOutput[detection_head]/view_12" [id=222, label="view_#222", style=filled, type=view];
"223 SSD_VGG/SSDDetectionOutput[detection_head]/view_13" [id=223, label="view_#223", style=filled, type=view];
"224 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" [id=224, label="cat_#224", style=filled, type=cat];
"225 SSD_VGG/SSDDetectionOutput[detection_head]/view_14" [id=225, label="view_#225", style=filled, type=view];
"226 SSD_VGG/SSDDetectionOutput[detection_head]/softmax_0" [id=226, label="softmax_#226", style=filled, type=softmax];
"227 SSD_VGG/SSDDetectionOutput[detection_head]/view_15" [id=227, label="view_#227", style=filled, type=view];
"228 SSD_VGG/SSDDetectionOutput[detection_head]/view_16" [id=228, label="view_#228", style=filled, type=view];
"229 /nncf_model_output_0" [id=229, label="nncf_model_output_#229", style=filled, type=nncf_model_output];
"230 /nncf_model_output_1" [id=230, label="nncf_model_output_#230", style=filled, type=nncf_model_output];
"10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"11 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"17 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"22 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"27 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"28 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"32 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"33 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"37 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"43 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"44 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"48 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"49 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"53 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"54 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"63 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"68 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"69 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"74 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"79 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"80 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"109 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"117 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"118 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"126 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"127 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"135 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"136 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"150 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"153 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"160 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"161 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"164 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"173 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"174 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"180 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"181 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"183 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"184 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"190 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"191 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"193 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"194 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"200 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"201 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"203 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"204 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"0 /nncf_model_input_0" -> "1 SymmetricQuantizer/symmetric_quantize_0";
"1 SymmetricQuantizer/symmetric_quantize_0" -> "2 SSD_VGG/__getitem___0";
"1 SymmetricQuantizer/symmetric_quantize_0" -> "6 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0";
"2 SSD_VGG/__getitem___0" -> "3 SSD_VGG/clone_0";
"3 SSD_VGG/clone_0" -> "4 SSD_VGG/unsqueeze_0";
"5 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "6 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0";
"6 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0" -> "7 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/relu__0";
"7 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/relu__0" -> "8 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/SymmetricQuantizer/symmetric_quantize_0";
"8 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/SymmetricQuantizer/symmetric_quantize_0" -> "10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0";
"9 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "11 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0";
"10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0" -> "11 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0";
"11 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0" -> "12 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/relu__0";
"12 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/relu__0" -> "13 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0";
"13 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" -> "14 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]/max_pool2d_0";
"14 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]/max_pool2d_0" -> "16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/pad_0";
"15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "17 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0";
"16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/pad_0" -> "17 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0";
"17 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0" -> "18 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/relu__0";
"18 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/relu__0" -> "19 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/SymmetricQuantizer/symmetric_quantize_0";
"19 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/SymmetricQuantizer/symmetric_quantize_0" -> "21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0";
"20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "22 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0";
"21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0" -> "22 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0";
"22 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0" -> "23 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/relu__0";
"23 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/relu__0" -> "24 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer/symmetric_quantize_0";
"24 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer/symmetric_quantize_0" -> "25 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]/max_pool2d_0";
"25 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]/max_pool2d_0" -> "27 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0";
"26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "28 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0";
"27 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0" -> "28 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0";
"28 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0" -> "29 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/relu__0";
"29 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/relu__0" -> "30 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0";
"30 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" -> "32 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/pad_0";
"31 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "33 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0";
"32 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/pad_0" -> "33 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0";
"33 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0" -> "34 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/relu__0";
"34 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/relu__0" -> "35 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/SymmetricQuantizer/symmetric_quantize_0";
"35 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/SymmetricQuantizer/symmetric_quantize_0" -> "37 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0";
"36 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0";
"37 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0" -> "38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0";
"38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0" -> "39 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/relu__0";
"39 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/relu__0" -> "40 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0";
"40 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" -> "41 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]/max_pool2d_0";
"41 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]/max_pool2d_0" -> "43 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0";
"42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "44 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0";
"43 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0" -> "44 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0";
"44 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0" -> "45 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/relu__0";
"45 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/relu__0" -> "46 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/SymmetricQuantizer/symmetric_quantize_0";
"46 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/SymmetricQuantizer/symmetric_quantize_0" -> "48 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0";
"47 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "49 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0";
"48 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0" -> "49 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0";
"49 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0" -> "50 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/relu__0";
"50 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/relu__0" -> "51 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/SymmetricQuantizer/symmetric_quantize_0";
"51 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/SymmetricQuantizer/symmetric_quantize_0" -> "53 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0";
"52 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "54 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0";
"53 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0" -> "54 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0";
"54 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0" -> "55 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/relu__0";
"55 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/relu__0" -> "56 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0";
"56 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0" -> "57 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0";
"56 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0" -> "83 SSD_VGG/NNCFUserL2Norm[L2Norm]/pow_0";
"56 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0" -> "90 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0";
"57 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0" -> "59 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0";
"58 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "59 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0";
"59 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0" -> "60 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/relu__0";
"60 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/relu__0" -> "61 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/SymmetricQuantizer/symmetric_quantize_0";
"61 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/SymmetricQuantizer/symmetric_quantize_0" -> "63 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0";
"62 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0";
"63 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0" -> "64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0";
"64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0" -> "65 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/relu__0";
"65 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/relu__0" -> "66 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer/symmetric_quantize_0";
"66 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer/symmetric_quantize_0" -> "68 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0";
"67 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "69 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0";
"68 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0" -> "69 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0";
"69 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0" -> "70 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/relu__0";
"70 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/relu__0" -> "71 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/SymmetricQuantizer/symmetric_quantize_0";
"71 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/SymmetricQuantizer/symmetric_quantize_0" -> "72 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]/max_pool2d_0";
"72 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]/max_pool2d_0" -> "74 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/pad_0";
"73 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0";
"74 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/pad_0" -> "75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0";
"75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0" -> "76 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0";
"76 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0" -> "77 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/SymmetricQuantizer/symmetric_quantize_0";
"77 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/SymmetricQuantizer/symmetric_quantize_0" -> "79 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/pad_0";
"78 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "80 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0";
"79 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/pad_0" -> "80 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0";
"80 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0" -> "81 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/relu__0";
"81 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/relu__0" -> "82 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0";
"82 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0" -> "95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0";
"82 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0" -> "150 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0";
"82 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0" -> "153 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0";
"83 SSD_VGG/NNCFUserL2Norm[L2Norm]/pow_0" -> "84 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_0";
"84 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_0" -> "85 SSD_VGG/NNCFUserL2Norm[L2Norm]/sum_0";
"85 SSD_VGG/NNCFUserL2Norm[L2Norm]/sum_0" -> "86 SSD_VGG/NNCFUserL2Norm[L2Norm]/sqrt_0";
"86 SSD_VGG/NNCFUserL2Norm[L2Norm]/sqrt_0" -> "87 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_0";
"87 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_0" -> "88 SSD_VGG/NNCFUserL2Norm[L2Norm]/__add___0";
"88 SSD_VGG/NNCFUserL2Norm[L2Norm]/__add___0" -> "89 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_1";
"89 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_1" -> "90 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0";
"90 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0" -> "91 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_1";
"91 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_1" -> "92 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul___0";
"92 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul___0" -> "93 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_2";
"93 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_2" -> "140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/pad_0";
"93 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_2" -> "143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/pad_0";
"94 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0";
"95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0" -> "96 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/relu__0";
"96 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/relu__0" -> "97 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/SymmetricQuantizer/symmetric_quantize_0";
"97 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/SymmetricQuantizer/symmetric_quantize_0" -> "99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/pad_0";
"98 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0";
"99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/pad_0" -> "100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0";
"100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0" -> "101 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/relu__0";
"101 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/relu__0" -> "102 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0";
"102 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" -> "104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d_0";
"102 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" -> "160 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0";
"102 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" -> "163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0";
"103 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d_0";
"104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d_0" -> "105 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0";
"105 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0" -> "106 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer/symmetric_quantize_0";
"106 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer/symmetric_quantize_0" -> "108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0";
"107 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "109 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0";
"108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0" -> "109 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0";
"109 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0" -> "110 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/relu__0";
"110 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/relu__0" -> "111 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0";
"111 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0" -> "113 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d_0";
"111 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0" -> "170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0";
"111 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0" -> "173 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/pad_0";
"112 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "113 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d_0";
"113 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d_0" -> "114 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/relu__0";
"114 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/relu__0" -> "115 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/SymmetricQuantizer/symmetric_quantize_0";
"115 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/SymmetricQuantizer/symmetric_quantize_0" -> "117 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0";
"116 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "118 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0";
"117 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0" -> "118 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0";
"118 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0" -> "119 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0";
"119 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0" -> "120 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0";
"120 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" -> "122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0";
"120 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" -> "180 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/pad_0";
"120 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" -> "183 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0";
"121 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0";
"122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0" -> "123 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/relu__0";
"123 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/relu__0" -> "124 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/SymmetricQuantizer/symmetric_quantize_0";
"124 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/SymmetricQuantizer/symmetric_quantize_0" -> "126 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/pad_0";
"125 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "127 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0";
"126 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/pad_0" -> "127 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0";
"127 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0" -> "128 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/relu__0";
"128 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/relu__0" -> "129 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0";
"129 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" -> "131 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d_0";
"129 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" -> "190 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0";
"129 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" -> "193 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/pad_0";
"130 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "131 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d_0";
"131 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d_0" -> "132 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0";
"132 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0" -> "133 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/SymmetricQuantizer/symmetric_quantize_0";
"133 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/SymmetricQuantizer/symmetric_quantize_0" -> "135 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0";
"134 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "136 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0";
"135 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0" -> "136 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0";
"136 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0" -> "137 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/relu__0";
"137 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/relu__0" -> "138 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize_0";
"138 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize_0" -> "200 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/pad_0";
"138 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize_0" -> "203 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0";
"139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0";
"140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/pad_0" -> "141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0";
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0" -> "145 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0";
"142 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0";
"143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/pad_0" -> "144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0";
"144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0" -> "147 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1";
"145 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0" -> "146 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_0";
"146 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_0" -> "209 SSD_VGG/SSDDetectionOutput[detection_head]/view_0";
"147 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1" -> "148 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_1";
"148 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_1" -> "217 SSD_VGG/SSDDetectionOutput[detection_head]/view_7";
"149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0";
"150 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0" -> "151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0";
"151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0" -> "155 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0";
"152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0";
"153 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0" -> "154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0";
"154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0" -> "157 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1";
"155 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0" -> "156 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_0";
"156 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_0" -> "210 SSD_VGG/SSDDetectionOutput[detection_head]/view_1";
"157 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1" -> "158 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_1";
"158 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_1" -> "218 SSD_VGG/SSDDetectionOutput[detection_head]/view_8";
"159 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "161 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0";
"160 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0" -> "161 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0";
"161 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0" -> "165 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0";
"162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "164 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0";
"163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0" -> "164 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0";
"164 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0" -> "167 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1";
"165 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0" -> "166 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_0";
"166 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_0" -> "211 SSD_VGG/SSDDetectionOutput[detection_head]/view_2";
"167 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1" -> "168 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_1";
"168 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_1" -> "219 SSD_VGG/SSDDetectionOutput[detection_head]/view_9";
"169 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0";
"170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0" -> "171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0";
"171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0" -> "175 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0";
"172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "174 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0";
"173 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/pad_0" -> "174 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0";
"174 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0" -> "177 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1";
"175 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0" -> "176 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_0";
"176 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_0" -> "212 SSD_VGG/SSDDetectionOutput[detection_head]/view_3";
"177 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1" -> "178 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_1";
"178 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_1" -> "220 SSD_VGG/SSDDetectionOutput[detection_head]/view_10";
"179 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "181 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0";
"180 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/pad_0" -> "181 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0";
"181 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0" -> "185 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0";
"182 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "184 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0";
"183 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0" -> "184 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0";
"184 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0" -> "187 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1";
"185 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0" -> "186 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_0";
"186 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_0" -> "213 SSD_VGG/SSDDetectionOutput[detection_head]/view_4";
"187 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1" -> "188 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_1";
"188 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_1" -> "221 SSD_VGG/SSDDetectionOutput[detection_head]/view_11";
"189 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "191 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0";
"190 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0" -> "191 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0";
"191 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0" -> "195 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0";
"192 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "194 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0";
"193 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/pad_0" -> "194 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0";
"194 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0" -> "197 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1";
"195 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0" -> "196 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_0";
"196 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_0" -> "214 SSD_VGG/SSDDetectionOutput[detection_head]/view_5";
"197 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1" -> "198 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_1";
"198 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_1" -> "222 SSD_VGG/SSDDetectionOutput[detection_head]/view_12";
"199 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "201 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0";
"200 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/pad_0" -> "201 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0";
"201 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0" -> "205 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_0";
"202 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "204 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0";
"203 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0" -> "204 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0";
"204 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0" -> "207 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_1";
"205 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_0" -> "206 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/contiguous_0";
"206 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/contiguous_0" -> "215 SSD_VGG/SSDDetectionOutput[detection_head]/view_6";
"207 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_1" -> "208 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/contiguous_1";
"208 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/contiguous_1" -> "223 SSD_VGG/SSDDetectionOutput[detection_head]/view_13";
"209 SSD_VGG/SSDDetectionOutput[detection_head]/view_0" -> "216 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"210 SSD_VGG/SSDDetectionOutput[detection_head]/view_1" -> "216 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"211 SSD_VGG/SSDDetectionOutput[detection_head]/view_2" -> "216 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"212 SSD_VGG/SSDDetectionOutput[detection_head]/view_3" -> "216 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"213 SSD_VGG/SSDDetectionOutput[detection_head]/view_4" -> "216 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"214 SSD_VGG/SSDDetectionOutput[detection_head]/view_5" -> "216 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"215 SSD_VGG/SSDDetectionOutput[detection_head]/view_6" -> "216 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"216 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0" -> "227 SSD_VGG/SSDDetectionOutput[detection_head]/view_15";
"217 SSD_VGG/SSDDetectionOutput[detection_head]/view_7" -> "224 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"218 SSD_VGG/SSDDetectionOutput[detection_head]/view_8" -> "224 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"219 SSD_VGG/SSDDetectionOutput[detection_head]/view_9" -> "224 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"220 SSD_VGG/SSDDetectionOutput[detection_head]/view_10" -> "224 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"221 SSD_VGG/SSDDetectionOutput[detection_head]/view_11" -> "224 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"222 SSD_VGG/SSDDetectionOutput[detection_head]/view_12" -> "224 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"223 SSD_VGG/SSDDetectionOutput[detection_head]/view_13" -> "224 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"224 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" -> "225 SSD_VGG/SSDDetectionOutput[detection_head]/view_14";
"224 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" -> "228 SSD_VGG/SSDDetectionOutput[detection_head]/view_16";
"225 SSD_VGG/SSDDetectionOutput[detection_head]/view_14" -> "226 SSD_VGG/SSDDetectionOutput[detection_head]/softmax_0";
"227 SSD_VGG/SSDDetectionOutput[detection_head]/view_15" -> "229 /nncf_model_output_0";
"228 SSD_VGG/SSDDetectionOutput[detection_head]/view_16" -> "230 /nncf_model_output_1";
"10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0_apad" -> "10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0";
"11 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0_apad" -> "11 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0";
"16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/pad_0_apad" -> "16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/pad_0";
"17 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0_apad" -> "17 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0";
"21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0_apad" -> "21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0";
"22 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0_apad" -> "22 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0";
"27 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0_apad" -> "27 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0";
"28 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0_apad" -> "28 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0";
"32 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/pad_0_apad" -> "32 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/pad_0";
"33 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0_apad" -> "33 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0";
"37 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0_apad" -> "37 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0";
"38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0_apad" -> "38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0";
"43 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0_apad" -> "43 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0";
"44 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0_apad" -> "44 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0";
"48 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0_apad" -> "48 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0";
"49 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0_apad" -> "49 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0";
"53 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0_apad" -> "53 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0";
"54 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0_apad" -> "54 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0";
"63 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0_apad" -> "63 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0";
"64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0_apad" -> "64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0";
"68 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0_apad" -> "68 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0";
"69 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0_apad" -> "69 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0";
"74 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/pad_0_apad" -> "74 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/pad_0";
"75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0_apad" -> "75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0";
"79 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/pad_0_apad" -> "79 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/pad_0";
"80 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0_apad" -> "80 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0";
"99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/pad_0_apad" -> "99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/pad_0";
"100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0_apad" -> "100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0";
"108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0_apad" -> "108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0";
"109 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0_apad" -> "109 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0";
"117 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0_apad" -> "117 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0";
"118 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0_apad" -> "118 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0";
"126 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/pad_0_apad" -> "126 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/pad_0";
"127 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0_apad" -> "127 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0";
"135 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0_apad" -> "135 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0";
"136 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0_apad" -> "136 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0";
"140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/pad_0_apad" -> "140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/pad_0";
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0_apad" -> "141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0";
"143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/pad_0_apad" -> "143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/pad_0";
"144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0_apad" -> "144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0";
"150 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0_apad" -> "150 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0";
"151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0_apad" -> "151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0";
"153 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0_apad" -> "153 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0";
"154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0_apad" -> "154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0";
"160 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0_apad" -> "160 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0";
"161 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0_apad" -> "161 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0";
"163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0_apad" -> "163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0";
"164 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0_apad" -> "164 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0";
"170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0_apad" -> "170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0";
"171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0_apad" -> "171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0";
"173 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/pad_0_apad" -> "173 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/pad_0";
"174 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0_apad" -> "174 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0";
"180 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/pad_0_apad" -> "180 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/pad_0";
"181 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0_apad" -> "181 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0";
"183 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0_apad" -> "183 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0";
"184 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0_apad" -> "184 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0";
"190 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0_apad" -> "190 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0";
"191 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0_apad" -> "191 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0";
"193 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/pad_0_apad" -> "193 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/pad_0";
"194 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0_apad" -> "194 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0";
"200 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/pad_0_apad" -> "200 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/pad_0";
"201 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0_apad" -> "201 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0";
"203 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0_apad" -> "203 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0";
"204 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0_apad" -> "204 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0";
}
