$date
	Mon Aug 25 16:18:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_bcd_adder $end
$var wire 1 ! Cout $end
$var wire 4 " SUM [3:0] $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % Cin $end
$scope module dut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 ( Cin $end
$var wire 1 ! Cout $end
$var wire 4 ) SUM [3:0] $end
$var wire 5 * corrected [4:0] $end
$var wire 5 + temp [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 +
b1000 *
b1000 )
0(
b101 '
b11 &
0%
b101 $
b11 #
b1000 "
0!
$end
#10000
b11 "
b11 )
1!
b10011 *
b111 $
b111 '
b110 #
b110 &
b1101 +
#20000
b1000 "
b1000 )
b11000 *
b1001 $
b1001 '
b1001 #
b1001 &
b10010 +
#30000
b100 "
b100 )
b10100 *
1%
1(
b100 #
b100 &
b1110 +
#40000
b0 "
b0 )
0!
b0 *
0%
0(
b0 $
b0 '
b0 #
b0 &
b0 +
#50000
