#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jul 16 15:51:25 2020
# Process ID: 3232
# Current directory: E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.runs/impl_1
# Command line: vivado.exe -log fifo_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fifo_test.tcl -notrace
# Log file: E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.runs/impl_1/fifo_test.vdi
# Journal file: E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source fifo_test.tcl -notrace
Command: link_design -top fifo_test -part xazu5ev-sfvc784-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xazu5ev-sfvc784-1-i
INFO: [Project 1-454] Reading design checkpoint 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/sources_1/ip/fifo_ip/fifo_ip.dcp' for cell 'fifo_ip_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'fifo_pll'
INFO: [Project 1-454] Reading design checkpoint 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/sources_1/ip/ila_m0/ila_m0.dcp' for cell 'ila_rfifo'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1341.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 173 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_rfifo UUID: 9e5b830a-17ea-5718-9875-340086521570 
INFO: [Chipscope 16-324] Core: ila_wfifo UUID: dc944ede-918d-5374-8186-c639b92514a0 
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'fifo_pll/inst'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'fifo_pll/inst'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'fifo_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'fifo_pll/inst'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/sources_1/ip/fifo_ip/fifo_ip.xdc] for cell 'fifo_ip_inst/U0'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/sources_1/ip/fifo_ip/fifo_ip.xdc] for cell 'fifo_ip_inst/U0'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/sources_1/ip/ila_m0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_rfifo/inst'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/sources_1/ip/ila_m0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_rfifo/inst'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/sources_1/ip/ila_m0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_wfifo/inst'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/sources_1/ip/ila_m0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_wfifo/inst'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/sources_1/ip/ila_m0/ila_v6_2/constraints/ila.xdc] for cell 'ila_rfifo/inst'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/sources_1/ip/ila_m0/ila_v6_2/constraints/ila.xdc] for cell 'ila_rfifo/inst'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/sources_1/ip/ila_m0/ila_v6_2/constraints/ila.xdc] for cell 'ila_wfifo/inst'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/sources_1/ip/ila_m0/ila_v6_2/constraints/ila.xdc] for cell 'ila_wfifo/inst'
Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/constrs_1/new/fifo_test.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk_p' already exists, overwriting the previous clock with the same name. [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/constrs_1/new/fifo_test.xdc:7]
Finished Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/constrs_1/new/fifo_test.xdc]
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/sources_1/ip/fifo_ip/fifo_ip_clocks.xdc] for cell 'fifo_ip_inst/U0'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.srcs/sources_1/ip/fifo_ip/fifo_ip_clocks.xdc] for cell 'fifo_ip_inst/U0'
Sourcing Tcl File [E:/XilinxVitis/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/XilinxVitis/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/XilinxVitis/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/XilinxVitis/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [E:/XilinxVitis/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/XilinxVitis/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/XilinxVitis/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/XilinxVitis/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/XilinxVitis/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/XilinxVitis/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/XilinxVitis/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/XilinxVitis/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1815.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 106 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 104 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1815.121 ; gain = 739.168
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xazu5ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xazu5ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1815.121 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b18e1555

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.458 . Memory (MB): peak = 1815.121 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2015.832 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 25e42a852

Time (s): cpu = 00:00:02 ; elapsed = 00:01:22 . Memory (MB): peak = 2015.832 ; gain = 33.012

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 74 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_wfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_wfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_wfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_wfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_wfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_wfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_wfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 16e3e2084

Time (s): cpu = 00:00:02 ; elapsed = 00:01:23 . Memory (MB): peak = 2015.832 ; gain = 33.012
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 33 cells
INFO: [Opt 31-1021] In phase Retarget, 89 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 2204e6331

Time (s): cpu = 00:00:02 ; elapsed = 00:01:23 . Memory (MB): peak = 2015.832 ; gain = 33.012
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Constant propagation, 56 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1a2d7ceda

Time (s): cpu = 00:00:03 ; elapsed = 00:01:23 . Memory (MB): peak = 2015.832 ; gain = 33.012
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 81 cells
INFO: [Opt 31-1021] In phase Sweep, 1296 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 1a2d7ceda

Time (s): cpu = 00:00:03 ; elapsed = 00:01:23 . Memory (MB): peak = 2015.832 ; gain = 33.012
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1a2d7ceda

Time (s): cpu = 00:00:03 ; elapsed = 00:01:23 . Memory (MB): peak = 2015.832 ; gain = 33.012
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1a2d7ceda

Time (s): cpu = 00:00:03 ; elapsed = 00:01:23 . Memory (MB): peak = 2015.832 ; gain = 33.012
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              33  |                                             89  |
|  Constant propagation         |               0  |              32  |                                             56  |
|  Sweep                        |               0  |              81  |                                           1296  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             66  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2015.832 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 146d5254c

Time (s): cpu = 00:00:03 ; elapsed = 00:01:23 . Memory (MB): peak = 2015.832 ; gain = 33.012

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 26 newly gated: 0 Total Ports: 30
Ending PowerOpt Patch Enables Task | Checksum: 20e16bc0a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 2527.605 ; gain = 0.000
Ending Power Optimization Task | Checksum: 20e16bc0a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2527.605 ; gain = 511.773

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 16a613280

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.712 . Memory (MB): peak = 2527.605 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 16a613280

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2527.605 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2527.605 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 16a613280

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2527.605 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:01:38 . Memory (MB): peak = 2527.605 ; gain = 712.484
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2527.605 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.runs/impl_1/fifo_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fifo_test_drc_opted.rpt -pb fifo_test_drc_opted.pb -rpx fifo_test_drc_opted.rpx
Command: report_drc -file fifo_test_drc_opted.rpt -pb fifo_test_drc_opted.pb -rpx fifo_test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.runs/impl_1/fifo_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xazu5ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xazu5ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2527.605 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11bf0c51b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2527.605 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2527.605 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e4e5adfa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3423.508 ; gain = 895.902

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 24b9e8e91

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3423.508 ; gain = 895.902

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 24b9e8e91

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3423.508 ; gain = 895.902
Phase 1 Placer Initialization | Checksum: 24b9e8e91

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3423.508 ; gain = 895.902

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 2b7ecaaa2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 3423.508 ; gain = 895.902

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 19f5231bd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3423.508 ; gain = 895.902

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 19f5231bd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3423.508 ; gain = 895.902

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2251bbe9f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3423.508 ; gain = 895.902

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2251bbe9f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3423.508 ; gain = 895.902
Phase 2.1.1 Partition Driven Placement | Checksum: 2251bbe9f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3423.508 ; gain = 895.902
Phase 2.1 Floorplanning | Checksum: 1d89962bc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3423.508 ; gain = 895.902

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 185 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 72 nets or cells. Created 0 new cell, deleted 72 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3423.508 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             72  |                    72  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             72  |                    72  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 26a701b8c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 3423.508 ; gain = 895.902
Phase 2.2 Global Placement Core | Checksum: 1a67b76ff

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 3423.508 ; gain = 895.902
Phase 2 Global Placement | Checksum: 1a67b76ff

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 3423.508 ; gain = 895.902

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13290a269

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 3423.508 ; gain = 895.902

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 199d968e7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 3423.508 ; gain = 895.902

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17c9c3543

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 3423.508 ; gain = 895.902

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 1f9708d33

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 3423.508 ; gain = 895.902

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 2173d88e1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 3423.508 ; gain = 895.902

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 1be587671

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 3423.508 ; gain = 895.902
Phase 3.4 Small Shape DP | Checksum: 1f0b8eb06

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 3423.508 ; gain = 895.902

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 191432052

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 3423.508 ; gain = 895.902

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 186081236

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 3423.508 ; gain = 895.902
Phase 3 Detail Placement | Checksum: 186081236

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 3423.508 ; gain = 895.902

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 150741b8e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.214 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18be842af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 3423.508 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12583cb46

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.282 . Memory (MB): peak = 3423.508 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 150741b8e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 3423.508 ; gain = 895.902
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.214. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1677486eb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 3423.508 ; gain = 895.902
Phase 4.1 Post Commit Optimization | Checksum: 1677486eb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 3423.508 ; gain = 895.902

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1677486eb

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 3423.508 ; gain = 895.902
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3423.508 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c276a86a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 3423.508 ; gain = 895.902

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3423.508 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 11cfe0b9b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 3423.508 ; gain = 895.902
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11cfe0b9b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 3423.508 ; gain = 895.902
Ending Placer Task | Checksum: 8c9ce291

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 3423.508 ; gain = 895.902
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 3423.508 ; gain = 895.902
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.343 . Memory (MB): peak = 3423.508 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.runs/impl_1/fifo_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fifo_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 3423.508 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fifo_test_utilization_placed.rpt -pb fifo_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fifo_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3423.508 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xazu5ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xazu5ev'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.332 . Memory (MB): peak = 3423.508 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.runs/impl_1/fifo_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xazu5ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xazu5ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 12fc4644 ConstDB: 0 ShapeSum: 1e9e7ace RouteDB: 5b02217f

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.972 . Memory (MB): peak = 3423.508 ; gain = 0.000
Phase 1 Build RT Design | Checksum: 119486ec2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3423.508 ; gain = 0.000
Post Restoration Checksum: NetGraph: 36e4a1cb NumContArr: d321d5a7 Constraints: 3d312ddc Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14737a54e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3423.508 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14737a54e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3423.508 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14737a54e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3423.508 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 147fd4ffd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3423.508 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 27ef2161e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3423.508 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.310  | TNS=0.000  | WHS=-0.456 | THS=-2.484 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1ac075cd2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3423.508 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.310  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 28489ffe8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3423.508 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 193a4618b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3423.508 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000274382 %
  Global Horizontal Routing Utilization  = 0.00084957 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4902
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4271
  Number of Partially Routed Nets     = 631
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14c6a31aa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3423.508 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 736
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.647  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1cbe085da

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3423.508 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1ff724b52

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3423.508 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1ff724b52

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3423.508 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2189bec01

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3423.508 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2189bec01

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3423.508 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 2189bec01

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3423.508 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c57dbd55

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3423.508 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.647  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 218a2f116

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3423.508 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 218a2f116

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3423.508 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.297178 %
  Global Horizontal Routing Utilization  = 0.442484 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 130b0c424

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3423.508 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 130b0c424

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3423.508 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 130b0c424

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3423.508 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.647  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 130b0c424

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3423.508 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3423.508 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3423.508 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.456 . Memory (MB): peak = 3423.508 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.runs/impl_1/fifo_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fifo_test_drc_routed.rpt -pb fifo_test_drc_routed.pb -rpx fifo_test_drc_routed.rpx
Command: report_drc -file fifo_test_drc_routed.rpt -pb fifo_test_drc_routed.pb -rpx fifo_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.runs/impl_1/fifo_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fifo_test_methodology_drc_routed.rpt -pb fifo_test_methodology_drc_routed.pb -rpx fifo_test_methodology_drc_routed.rpx
Command: report_methodology -file fifo_test_methodology_drc_routed.rpt -pb fifo_test_methodology_drc_routed.pb -rpx fifo_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.runs/impl_1/fifo_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fifo_test_power_routed.rpt -pb fifo_test_power_summary_routed.pb -rpx fifo_test_power_routed.rpx
Command: report_power -file fifo_test_power_routed.rpt -pb fifo_test_power_summary_routed.pb -rpx fifo_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
125 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3423.508 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file fifo_test_route_status.rpt -pb fifo_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fifo_test_timing_summary_routed.rpt -pb fifo_test_timing_summary_routed.pb -rpx fifo_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file fifo_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fifo_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fifo_test_bus_skew_routed.rpt -pb fifo_test_bus_skew_routed.pb -rpx fifo_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force fifo_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xazu5ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xazu5ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 37 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, ila_rfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13]... and (the first 15 of 31 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 44107744 bits.
Writing bitstream ./fifo_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/05_fifo_test/fifo_test.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jul 16 15:55:25 2020. For additional details about this file, please refer to the WebTalk help file at E:/XilinxVitis/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
145 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3423.508 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jul 16 15:55:25 2020...
