use layout21::raw::{AbstractPort, BoundBoxTrait, Cell, Dir, Instance, Point, Rect};
use layout21::utils::Ptr;
use pdkprims::PdkLib;

use crate::config::inv_chain::{InvChainGridParams, InvChainParams};
use crate::config::sram::ControlMode;
use crate::layout::common::{sc_outline, MergeArgs};
use crate::layout::inv_chain::{draw_inv_chain, draw_inv_chain_grid};
use crate::layout::power::{PowerSource, PowerStrapGen, PowerStrapOpts};
use crate::layout::route::Router;
use crate::layout::rows::AlignedRows;
use crate::layout::sram::GateList;
use crate::tech::{
    sc_and2_gds, sc_buf_gds, sc_bufbuf_16_gds, sc_inv_gds, sc_nor2_gds, sc_or2_gds, sc_tap_gds,
};
use crate::Result;

pub fn draw_control_logic(
    lib: &mut PdkLib,
    mode: ControlMode,
    include_addr_bufs: bool,
) -> Result<Ptr<Cell>> {
    match mode {
        ControlMode::Simple => draw_control_logic_simple(lib),
        ControlMode::ReplicaV1 => draw_control_logic_replica_v1(lib, include_addr_bufs),
    }
}

pub fn draw_control_logic_simple(lib: &mut PdkLib) -> Result<Ptr<Cell>> {
    let mut cell = Cell::empty("sram22_control_logic");

    let and = sc_and2_gds(lib)?;
    let inv = sc_inv_gds(lib)?;
    let buf = sc_buf_gds(lib)?;
    let tap = sc_tap_gds(lib)?;
    let delay_chain = draw_inv_chain_grid(
        lib,
        &InvChainGridParams {
            name: "sram22_control_logic_delay_chain".to_string(),
            rows: 5,
            cols: 9,
        },
    )?;

    let tap0 = Instance::new("tap0", tap.clone());
    let mut tap1 = Instance::new("tap1", tap);
    let mut inv = Instance::new("inv0", inv);
    let mut buf = Instance::new("buf0", buf);
    let mut and = Instance::new("and0", and);
    let mut delay_chain = Instance::new("delay_chain", delay_chain);
    let inv_outline = sc_outline(&lib.pdk, &inv);
    let and_outline = sc_outline(&lib.pdk, &and);
    let tap_outline = sc_outline(&lib.pdk, &tap0);
    let buf_outline = sc_outline(&lib.pdk, &buf);

    inv.loc.x = tap_outline.width();
    buf.loc.x = inv.loc.x + inv_outline.width();
    and.loc.x = buf.loc.x + buf_outline.width();
    tap1.loc.x = and.loc.x + and_outline.width();
    delay_chain.loc.y = 5 * inv_outline.height();
    delay_chain.reflect_vert_anchored();
    buf.reflect_horiz_anchored();

    let mut router = Router::new("sram22_control_logic_route", lib.pdk.clone());
    let cfg = router.cfg();
    let m0 = cfg.layerkey(0);
    let m1 = cfg.layerkey(1);
    let m2 = cfg.layerkey(2);

    // pc_b to buffer
    let src = inv.port("y").largest_rect(m0).unwrap();
    let dst = buf.port("a").largest_rect(m0).unwrap();
    let mut trace = router.trace(src, 0);
    trace
        .place_cursor_centered()
        .vert_to(dst.center().y - 170 / 2)
        .up()
        .horiz_to_rect(dst)
        .contact_down(dst);
    cell.add_pin("pc_b", m1, trace.rect());

    // buffer to and gate
    let src = buf.port("x").largest_rect(m0).unwrap();
    let dst = and.port("a").largest_rect(m0).unwrap();
    let mut trace = router.trace(src, 0);
    trace
        .place_cursor_centered()
        .up()
        .horiz_to_rect(dst)
        .contact_down(dst);
    cell.add_pin("wl_en", m1, trace.rect());
    cell.add_pin_from_port(and.port("b").named("we"), m0);
    cell.add_pin_from_port(and.port("x").named("write_driver_en"), m0);

    // connect clocks
    let src = inv.port("a").largest_rect(m0).unwrap();
    let dst = delay_chain.port("din").largest_rect(m0).unwrap();
    let mut trace = router.trace(src, 0);
    trace
        .place_cursor_centered()
        .up()
        .up()
        .vert_to_rect(dst)
        .contact_down(dst)
        .decrement_layer()
        .contact_down(dst);
    cell.add_pin("clk", m2, trace.rect());
    cell.add_pin_from_port(delay_chain.port("dout").named("sense_en"), m0);

    for port in delay_chain.ports_starting_with("vdd") {
        let name = format!("{}_chain", &port.net);
        cell.add_pin_from_port(port.named(name), m1);
    }
    for port in delay_chain.ports_starting_with("vss") {
        let name = format!("{}_chain", &port.net);
        cell.add_pin_from_port(port.named(name), m1);
    }

    cell.layout_mut().add_inst(tap0);
    cell.layout_mut().add_inst(tap1);

    let port = MergeArgs::builder()
        .layer(m1)
        .insts(GateList::Cells(&cell.layout().insts))
        .port_name("vgnd")
        .build()?
        .port()
        .named("vss1");
    cell.add_pin_from_port(port, m1);

    cell.abs_mut().add_port(delay_chain.port("m2_block"));

    cell.layout_mut().add_inst(inv);
    cell.layout_mut().add_inst(buf);
    cell.layout_mut().add_inst(and);
    cell.layout_mut().add_inst(delay_chain);
    cell.layout_mut().add_inst(router.finish());

    let ptr = Ptr::new(cell);
    lib.lib.cells.push(ptr.clone());

    Ok(ptr)
}

pub fn draw_control_logic_replica_v1(
    lib: &mut PdkLib,
    include_addr_bufs: bool,
) -> Result<Ptr<Cell>> {
    let mut cell = Cell::empty("sramgen_control_replica_v1");

    let and = sc_and2_gds(lib)?;
    let or = sc_or2_gds(lib)?;
    let inv = sc_inv_gds(lib)?;
    let buf = sc_bufbuf_16_gds(lib)?;
    let tap = sc_tap_gds(lib)?;
    let nor2 = sc_nor2_gds(lib)?;

    // edge detector delay chain
    let delay_chain_7 = draw_inv_chain(
        lib,
        &InvChainParams {
            name: "sram22_control_logic_edge_detector_delay_chain".to_string(),
            num: 7,
        },
    )?;
    // SAE set delay chain
    let delay_chain_4 = draw_inv_chain(
        lib,
        &InvChainParams {
            name: "sram22_control_logic_delay_chain_4".to_string(),
            num: 4,
        },
    )?;
    let delay_chain_8 = draw_inv_chain(
        lib,
        &InvChainParams {
            name: "sram22_control_logic_delay_chain_8".to_string(),
            num: 8,
        },
    )?;
    // precharge delay chain
    let delay_chain_16 = draw_inv_chain(
        lib,
        &InvChainParams {
            name: "sram22_control_logic_delay_chain_16".to_string(),
            num: 16,
        },
    )?;

    let mut rows = AlignedRows::new();
    // Place standard cells

    if include_addr_bufs {
        rows.add_row(vec![
            Instance {
                inst_name: "tap".to_string(),
                cell: tap.clone(),
                loc: Point::new(0, 0),
                reflect_vert: false,
                angle: None,
            },
            Instance {
                inst_name: "buf_addr_0".to_string(),
                cell: buf.clone(),
                loc: Point::new(0, 0),
                reflect_vert: false,
                angle: None,
            },
            Instance {
                inst_name: "tap".to_string(),
                cell: tap.clone(),
                loc: Point::new(0, 0),
                reflect_vert: false,
                angle: None,
            },
        ]);

        rows.add_row(vec![
            Instance {
                inst_name: "tap".to_string(),
                cell: tap.clone(),
                loc: Point::new(0, 0),
                reflect_vert: true,
                angle: None,
            },
            Instance {
                inst_name: "buf_addr_1".to_string(),
                cell: buf.clone(),
                loc: Point::new(0, 0),
                reflect_vert: true,
                angle: None,
            },
            Instance {
                inst_name: "tap".to_string(),
                cell: tap.clone(),
                loc: Point::new(0, 0),
                reflect_vert: true,
                angle: None,
            },
        ]);
    }

    rows.add_row(vec![
        Instance {
            inst_name: "delay_chain".to_string(),
            cell: delay_chain_7.clone(),
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
        Instance {
            inst_name: "edge_detector_and".to_string(),
            cell: and.clone(),
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
        Instance {
            inst_name: "clkp_delay_chain".to_string(),
            cell: delay_chain_8,
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
        Instance {
            inst_name: "tap0".to_string(),
            cell: tap.clone(),
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
    ]);

    rows.add_row(vec![
        Instance {
            inst_name: "tap1".to_string(),
            cell: tap.clone(),
            loc: Point::new(0, 0),
            reflect_vert: true,
            angle: None,
        },
        Instance {
            inst_name: "inv_rbl".to_string(),
            cell: inv.clone(),
            loc: Point::new(0, 0),
            reflect_vert: true,
            angle: None,
        },
        Instance {
            inst_name: "wl_ctl_nor1".to_string(),
            cell: nor2.clone(),
            loc: Point::new(0, 0),
            reflect_vert: true,
            angle: None,
        },
        Instance {
            inst_name: "wl_ctl_nor2".to_string(),
            cell: nor2.clone(),
            loc: Point::new(0, 0),
            reflect_vert: true,
            angle: None,
        },
        Instance {
            inst_name: "wl_en_buf".to_string(),
            cell: buf.clone(),
            loc: Point::new(0, 0),
            reflect_vert: true,
            angle: None,
        },
        Instance {
            inst_name: "tap2".to_string(),
            cell: tap.clone(),
            loc: Point::new(0, 0),
            reflect_vert: true,
            angle: None,
        },
    ]);

    rows.add_row(vec![
        Instance {
            inst_name: "tap".to_string(),
            cell: tap.clone(),
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
        Instance {
            inst_name: "inv_we".to_string(),
            cell: inv,
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
        Instance {
            inst_name: "cond1".to_string(),
            cell: and.clone(),
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
        Instance {
            inst_name: "wr_en_detector_delay_chain".to_string(),
            cell: delay_chain_7,
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
        Instance {
            inst_name: "wr_en_detector_and".to_string(),
            cell: and.clone(),
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
        Instance {
            inst_name: "cond2".to_string(),
            cell: and.clone(),
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
        Instance {
            inst_name: "wl_en_set_driver".to_string(),
            cell: or,
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
        Instance {
            inst_name: "tap".to_string(),
            cell: tap.clone(),
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
    ]);

    rows.add_row(vec![Instance {
        inst_name: "wr_drv_delay_chain".to_string(),
        cell: delay_chain_16.clone(),
        loc: Point::new(0, 0),
        reflect_vert: true,
        angle: None,
    }]);

    rows.add_row(vec![
        Instance {
            inst_name: "sae_delay_chain".to_string(),
            cell: delay_chain_4.clone(),
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
        Instance {
            inst_name: "sae_ctl_nor1".to_string(),
            cell: nor2.clone(),
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
        Instance {
            inst_name: "sae_ctl_nor2".to_string(),
            cell: nor2.clone(),
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
        Instance {
            inst_name: "sae_buf".to_string(),
            cell: buf.clone(),
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
        Instance {
            inst_name: "tap3".to_string(),
            cell: tap.clone(),
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
    ]);
    rows.add_row(vec![Instance {
        inst_name: "pc_delay_chain".to_string(),
        cell: delay_chain_16,
        loc: Point::new(0, 0),
        reflect_vert: true,
        angle: None,
    }]);

    rows.add_row(vec![
        Instance {
            inst_name: "tap4".to_string(),
            cell: tap.clone(),
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
        Instance {
            inst_name: "pc_ctl_nor1".to_string(),
            cell: nor2.clone(),
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
        Instance {
            inst_name: "pc_ctl_nor2".to_string(),
            cell: nor2.clone(),
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
        Instance {
            inst_name: "pc_b_buf".to_string(),
            cell: buf.clone(),
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
        Instance {
            inst_name: "tap5".to_string(),
            cell: tap.clone(),
            loc: Point::new(0, 0),
            reflect_vert: false,
            angle: None,
        },
    ]);

    rows.add_row(vec![
        Instance {
            inst_name: "tap6".to_string(),
            cell: tap.clone(),
            loc: Point::new(0, 0),
            reflect_vert: true,
            angle: None,
        },
        Instance {
            inst_name: "and_wr_en_set".to_string(),
            cell: and,
            loc: Point::new(0, 0),
            reflect_vert: true,
            angle: None,
        },
        Instance {
            inst_name: "wr_drv_set_delay_chain".to_string(),
            cell: delay_chain_4,
            loc: Point::new(0, 0),
            reflect_vert: true,
            angle: None,
        },
        Instance {
            inst_name: "wr_drv_ctl_nor1".to_string(),
            cell: nor2.clone(),
            loc: Point::new(0, 0),
            reflect_vert: true,
            angle: None,
        },
        Instance {
            inst_name: "wr_drv_ctl_nor2".to_string(),
            cell: nor2,
            loc: Point::new(0, 0),
            reflect_vert: true,
            angle: None,
        },
        Instance {
            inst_name: "wr_drv_buf".to_string(),
            cell: buf,
            loc: Point::new(0, 0),
            reflect_vert: true,
            angle: None,
        },
        Instance {
            inst_name: "tap7".to_string(),
            cell: tap,
            loc: Point::new(0, 0),
            reflect_vert: true,
            angle: None,
        },
    ]);

    rows.place(&lib.pdk);

    let ofs = if include_addr_bufs { 2 } else { 0 };

    let eddc = rows.get(ofs, 0);
    let ed_and = rows.get(ofs, 1);
    let clkp_delay_chain = rows.get(ofs, 2);

    let inv_rbl = rows.get(ofs + 1, 1);
    let wl_ctl_nor1 = rows.get(ofs + 1, 2);
    let wl_ctl_nor2 = rows.get(ofs + 1, 3);
    let wl_en_buf = rows.get(ofs + 1, 4);

    let inv_we = rows.get(ofs + 2, 1);
    let cond1 = rows.get(ofs + 2, 2);
    let wdeddc = rows.get(ofs + 2, 3);
    let wded_and = rows.get(ofs + 2, 4);
    let cond2 = rows.get(ofs + 2, 5);
    let wl_en_set_driver = rows.get(ofs + 2, 6);

    let wr_drv_delay_chain = rows.get(ofs + 3, 0);

    let ssdc_inst = rows.get(ofs + 4, 0);
    let sae_ctl_nor1 = rows.get(ofs + 4, 1);
    let sae_ctl_nor2 = rows.get(ofs + 4, 2);
    let sae_buf = rows.get(ofs + 4, 3);

    let pcdc = rows.get(ofs + 5, 0);

    let pc_ctl_nor1 = rows.get(ofs + 6, 1);
    let pc_ctl_nor2 = rows.get(ofs + 6, 2);
    let pc_b_buf = rows.get(ofs + 6, 3);

    let and_wr_en_set = rows.get(ofs + 7, 1);
    let wr_drv_dc = rows.get(ofs + 7, 2);
    let wr_drv_ctl_nor1 = rows.get(ofs + 7, 3);
    let wr_drv_ctl_nor2 = rows.get(ofs + 7, 4);
    let wr_drv_buf = rows.get(ofs + 7, 5);

    // Routing
    let mut router = Router::new("sram22_control_logic_route", lib.pdk.clone());
    let cfg = router.cfg();
    let m0 = cfg.layerkey(0);
    let m1 = cfg.layerkey(1);
    let m2 = cfg.layerkey(2);

    if include_addr_bufs {
        let addr_buf = rows.get(0, 1);
        let addr_b_buf = rows.get(1, 1);

        cell.add_pin_from_port(addr_buf.port("a").named("addr_0"), m0);
        cell.add_pin_from_port(addr_b_buf.port("a").named("addr_b_0"), m0);
        cell.add_pin_from_port(addr_buf.port("x").named("addr_0_buf"), m1);
        cell.add_pin_from_port(addr_b_buf.port("x").named("addr_b_0_buf"), m1);
    }

    // Edge detector
    let clk_in = eddc.port("din").largest_rect(m0).unwrap();
    let clk_out = eddc.port("dout").largest_rect(m0).unwrap();
    let and_a = ed_and.port("a").largest_rect(m0).unwrap();
    let and_b = ed_and.port("b").largest_rect(m0).unwrap();

    let mut trace = router.trace(and_a, 0);
    trace
        .place_cursor_centered()
        .up()
        .horiz_to_rect(clk_in)
        .contact_down(clk_in);

    cell.add_pin("clk", m1, trace.rect());
    let mut trace = router.trace(and_b, 0);
    trace
        .place_cursor_centered()
        .up()
        .down_by(3 * cfg.line(0))
        .horiz_to_rect(clk_out)
        .contact_down(clk_out);

    // Wordline control latch (wl_ctl)
    let (_, wl_en0) = route_latch(wl_ctl_nor1, wl_ctl_nor2, &mut router, true);

    let buf_a = wl_en_buf.port("a").largest_rect(m0).unwrap();
    router
        .trace(wl_en0, 1)
        .set_width(cfg.line(0))
        .place_cursor(Dir::Horiz, true)
        .horiz_to(buf_a.right() - 140)
        .set_width(230)
        .vert_to_rect(buf_a)
        .contact_down(buf_a);

    cell.add_pin_from_port(inv_rbl.port("a").named("rbl"), m0);
    let rst = wl_ctl_nor1.port("a").largest_rect(m0).unwrap();
    let rbl_b = inv_rbl.port("y").largest_rect(m0).unwrap();
    router
        .trace(rst, 0)
        .place_cursor_centered()
        .up()
        .horiz_to_rect(rbl_b)
        .contact_down(rbl_b);

    cell.add_pin_from_port(wl_en_buf.port("x").named("wl_en"), m1);

    // TODO clkp -> wl latch set

    let ssdc_din = ssdc_inst.port("din").largest_rect(m0).unwrap();
    router
        .trace(rbl_b, 0)
        .place_cursor_centered()
        .up()
        .up()
        .vert_to(ssdc_din.top() - 200)
        .down()
        .horiz_to_rect(ssdc_din)
        .contact_down(ssdc_din);

    let (sense_en0, _) = route_latch(sae_ctl_nor1, sae_ctl_nor2, &mut router, true);
    let sense_en_set = sae_ctl_nor1.port("a").largest_rect(m0).unwrap();
    let ssdc_set = ssdc_inst.port("dout").largest_rect(m0).unwrap();
    let mut trace = router.trace(sense_en_set, 0);
    trace
        .place_cursor_centered()
        .up()
        .horiz_to_rect(ssdc_set)
        .contact_down(ssdc_set);
    let sense_en_set = trace.rect();

    let buf_a = sae_buf.port("a").largest_rect(m0).unwrap();
    router
        .trace(sense_en0, 1)
        .set_width(cfg.line(0))
        .place_cursor(Dir::Horiz, true)
        .horiz_to(buf_a.right() - 140)
        .set_width(230)
        .vert_to_rect(buf_a)
        .contact_down(buf_a);

    cell.add_pin_from_port(sae_buf.port("x").named("sense_en"), m1);

    // Generate precharge bar
    let pcdc_din = pcdc.port("din").largest_rect(m0).unwrap();
    router
        .trace(sense_en_set, 1)
        .place_cursor_centered()
        .up()
        .vert_to(pcdc_din.top() - 200)
        .down()
        .horiz_to_rect(pcdc_din)
        .contact_down(pcdc_din);
    let pcdc_dout = pcdc.port("dout").largest_rect(m0).unwrap();
    let pc_set = pc_ctl_nor2.port("a").largest_rect(m0).unwrap();
    router
        .trace(pcdc_dout, 0)
        .place_cursor_centered()
        .up()
        .left_by(3 * cfg.space(0))
        .up_by(4 * cfg.space(0))
        .horiz_to_rect(pc_set)
        .up()
        .vert_to_rect(pc_set)
        .down()
        .down();
    // pc_set -> pc_ctl_nor1

    let (pc_b0, _) = route_latch(pc_ctl_nor1, pc_ctl_nor2, &mut router, true);
    let buf_a = pc_b_buf.port("a").largest_rect(m0).unwrap();
    router
        .trace(pc_b0, 1)
        .set_width(cfg.line(0))
        .place_cursor(Dir::Horiz, true)
        .horiz_to(buf_a.right() - 140)
        .set_width(230)
        .vert_to_rect(buf_a)
        .contact_down(buf_a);

    cell.add_pin_from_port(pc_b_buf.port("x").named("pc_b"), m1);

    // Write enable
    let we_cond2 = cond2.port("b").largest_rect(m0).unwrap();
    let we_inv = inv_we.port("a").largest_rect(m0).unwrap();
    let we_wren = and_wr_en_set.port("b").largest_rect(m0).unwrap();

    let mut we_trace = router.trace(we_cond2, 0);
    we_trace
        .place_cursor_centered()
        .up()
        .down_by(850)
        .horiz_to_rect(we_inv);

    router
        .trace(we_inv, 0)
        .place_cursor_centered()
        .up()
        .vert_to_trace(&we_trace);

    we_trace.up_by(75).up().vert_to(we_wren.top() - 160);
    cell.add_pin("we", m2, we_trace.rect());
    we_trace.down().right_by(100).down();

    // wl_en_set
    let wes_out = wl_en_set_driver.port("x").largest_rect(m0).unwrap();
    let wes_in = wl_ctl_nor2.port("a").largest_rect(m0).unwrap();
    router
        .trace(wes_out, 0)
        .place_cursor_centered()
        .up()
        .up()
        .vert_to_rect(wes_in)
        .down()
        .horiz_to_rect(wes_in)
        .contact_down(wes_in);

    // Write driver control
    let wr_drv_dc_in = wr_drv_dc.port("din").largest_rect(m0).unwrap();
    let wr_drv_set0 = and_wr_en_set.port("x").largest_rect(m0).unwrap();
    router
        .trace(wr_drv_set0, 0)
        .place_cursor_centered()
        .up()
        .horiz_to(wr_drv_dc_in.right() - 140)
        .vert_to_rect(wr_drv_dc_in)
        .contact_down(wr_drv_dc_in);

    // TODO sense_en0 -> wr_drv_ctl_nor2
    let wr_drv_reset = wr_drv_ctl_nor2.port("a").largest_rect(m0).unwrap();
    router
        .trace(sense_en0, 1)
        .set_width(cfg.line(0))
        .place_cursor(Dir::Horiz, true)
        .horiz_to_rect(wr_drv_reset)
        .up()
        .vert_to_rect(wr_drv_reset)
        .down()
        .down();

    let wr_drv_dc_dout = wr_drv_dc.port("dout").largest_rect(m0).unwrap();
    let wr_en_set = wr_drv_ctl_nor1.port("a").largest_rect(m0).unwrap();
    router
        .trace(wr_en_set, 0)
        .place_cursor_centered()
        .up()
        .horiz_to_rect(wr_drv_dc_dout)
        .contact_down(wr_drv_dc_dout);

    let (write_driver_en0, _) = route_latch(wr_drv_ctl_nor1, wr_drv_ctl_nor2, &mut router, false);
    let buf_a = wr_drv_buf.port("a").largest_rect(m0).unwrap();
    router
        .trace(write_driver_en0, 1)
        .set_width(cfg.line(0))
        .place_cursor(Dir::Horiz, true)
        .horiz_to(buf_a.right() - 140)
        .set_width(230)
        .vert_to_rect(buf_a)
        .contact_down(buf_a);

    cell.add_pin_from_port(wr_drv_buf.port("x").named("write_driver_en"), m1);

    // we_b -> cond1
    let we_b_out = inv_we.port("y").largest_rect(m0).unwrap();
    let we_b_cond1 = cond1.port("a").largest_rect(m0).unwrap();

    router
        .trace(we_b_cond1, 0)
        .place_cursor_centered()
        .horiz_to_rect(we_b_out);

    let wr_en_det_din = wdeddc.port("din").largest_rect(m0).unwrap();
    let wr_en_det_dout = wdeddc.port("dout").largest_rect(m0).unwrap();
    let wr_en_det_and_a = wded_and.port("a").largest_rect(m0).unwrap();
    let wr_en_det_and_b = wded_and.port("b").largest_rect(m0).unwrap();
    let mut trace = router.trace(wr_en_det_din, 0);
    trace
        .place_cursor_centered()
        .up()
        .horiz_to_rect(wr_en_det_and_a)
        .contact_down(wr_en_det_and_a);
    let wr_drv_delayed_din = trace.rect();
    router
        .trace(wr_en_det_and_b, 0)
        .place_cursor_centered()
        .up()
        .down_by(3 * cfg.line(0))
        .horiz_to_rect(wr_en_det_dout)
        .contact_down(wr_en_det_dout);

    let write_wl_en_out = wded_and.port("x").largest_rect(m0).unwrap();
    let write_wl_en_in = cond2.port("a").largest_rect(m0).unwrap();

    router
        .trace(write_wl_en_in, 0)
        .place_cursor_centered()
        .up()
        .horiz_to_rect(write_wl_en_out)
        .vert_to_rect(write_wl_en_out)
        .contact_down(write_wl_en_out);

    let cond1_out = cond1.port("x").largest_rect(m0).unwrap();
    let cond2_out = cond2.port("x").largest_rect(m0).unwrap();
    let cond1_in = wl_en_set_driver.port("a").largest_rect(m0).unwrap();
    let cond2_in = wl_en_set_driver.port("b").largest_rect(m0).unwrap();

    router
        .trace(cond2_in, 0)
        .place_cursor_centered()
        .up()
        .horiz_to_rect(cond2_out)
        .vert_to_rect(cond2_out)
        .contact_down(cond2_out);

    router
        .trace(cond1_in, 0)
        .place_cursor_centered()
        .up()
        .up_by(370)
        .horiz_to_rect(cond1_out)
        .vert_to_rect(cond1_out)
        .contact_down(cond1_out);

    let clkp_out = ed_and.port("x").largest_rect(m0).unwrap();
    let clkp_delay_in = clkp_delay_chain.port("din").largest_rect(m0).unwrap();
    let clkp_delay_dout = clkp_delay_chain.port("dout").largest_rect(m0).unwrap();
    let clkp_delay_cond1 = cond1.port("b").largest_rect(m0).unwrap();
    let clkp_delay_wr_en = and_wr_en_set.port("b").largest_rect(m0).unwrap();

    let sae_ctl_clkp = sae_ctl_nor2.port("a").largest_rect(m0).unwrap();
    let pc_ctl_clkp = pc_ctl_nor1.port("a").largest_rect(m0).unwrap();

    // clkp delayed
    router
        .trace(clkp_delay_dout, 0)
        .place_cursor_centered()
        .up()
        .left_by(1_000)
        .up_by(800)
        .horiz_to(clkp_delay_cond1.left() + 120)
        .up()
        .vert_to_rect(clkp_delay_cond1)
        .contact_down(clkp_delay_cond1)
        .decrement_layer()
        .contact_down(clkp_delay_cond1)
        .left_by(1_000)
        .up()
        .vert_to(clkp_delay_wr_en.top() - 120)
        .down()
        .set_width(240)
        .horiz_to_rect(clkp_delay_wr_en)
        .contact_down(clkp_delay_wr_en);

    // clkp
    router
        .trace(clkp_out, 0)
        .increment_layer()
        .place_cursor_centered()
        .horiz_to(clkp_delay_in.right() - 100)
        .vert_to_rect(clkp_delay_in)
        .contact_down(clkp_delay_in);
    let mut clkp_trace = router.trace(clkp_out, 0);
    clkp_trace
        .place_cursor_centered()
        .up()
        .horiz_to_rect(sae_ctl_clkp)
        .down_by(40)
        .up()
        .vert_to_rect(sae_ctl_clkp)
        .down()
        .down()
        .increment_layer()
        .increment_layer();

    clkp_trace
        .vert_to(pc_ctl_clkp.top() - 1_120)
        .down()
        .horiz_to_rect(pc_ctl_clkp)
        .up()
        .vert_to(pc_ctl_clkp.top())
        .down()
        .down();

    // write driver en
    let wr_drv_en = wr_drv_buf.port("x").largest_rect(m1).unwrap();
    let wr_drv_dc_in = wr_drv_delay_chain.port("din").largest_rect(m0).unwrap();
    let wr_drv_delayed_dout = wr_drv_delay_chain.port("dout").largest_rect(m0).unwrap();
    // wr_drv_delayed_din

    router
        .trace(wr_drv_en, 1)
        .place_cursor(Dir::Horiz, false)
        .left_by(2_000)
        .up()
        .vert_to(wr_drv_dc_in.bottom() + 140)
        .down()
        .horiz_to_rect(wr_drv_dc_in)
        .contact_down(wr_drv_dc_in);

    router
        .trace(wr_drv_delayed_dout, 0)
        .place_cursor_centered()
        .up()
        .left_by(600)
        .down_by(600)
        .horiz_to(wr_drv_delayed_din.center().x)
        .up()
        .vert_to_rect(wr_drv_delayed_din)
        .contact_down(wr_drv_delayed_din);

    let mut vss_rects = vec![];
    for idx in [0, 2, 4, 5, 7] {
        let rect = MergeArgs::builder()
            .layer(m1)
            .insts(GateList::Cells(rows.get_row(idx)))
            .port_name("vgnd")
            .build()?
            .rect();
        vss_rects.push(rect);
        cell.add_pin("vss", m1, rect);
    }
    let mut vdd_rects = vec![];
    for idx in [0, 2, 4, 7] {
        let rect = MergeArgs::builder()
            .layer(m1)
            .insts(GateList::Cells(rows.get_row(idx)))
            .port_name("vpwr")
            .build()?
            .rect();
        vdd_rects.push(rect);
        cell.add_pin("vdd", m1, rect);
    }

    cell.layout_mut().insts = rows.into_instances();

    let mut power_grid = PowerStrapGen::new(
        &PowerStrapOpts::builder()
            .h_metal(2)
            .h_line(10)
            .h_space(10)
            .v_metal(2)
            .v_line(640)
            .v_space(3 * cfg.space(2))
            .pdk(lib.pdk.clone())
            .name("sramgen_control_replica_v1_power_straps")
            .enclosure(
                cell.layout()
                    .bbox()
                    .into_rect()
                    .expand_dir(Dir::Horiz, -4 * 640),
            )
            .omit_dir(Dir::Horiz)
            .build()?,
    );
    for rect in vss_rects {
        power_grid.add_gnd_target(1, rect);
    }
    for rect in vdd_rects {
        power_grid.add_vdd_target(1, rect);
    }

    let mut port = AbstractPort::new("m2_block");
    let route = router.finish();
    {
        let route = route.cell.read().unwrap();
        for elem in route.layout().elems.iter() {
            if elem.layer == m2 {
                let rect = elem.inner.bbox().into_rect().expand(90);
                power_grid.add_padded_blockage(2, rect);
                port.add_shape(m2, layout21::raw::Shape::Rect(rect));
            }
        }
    }
    cell.abs_mut().add_port(port);

    cell.layout_mut().add_inst(route);

    if false {
        let straps = power_grid.generate()?;
        for (src, rect) in straps.v_traces {
            let net = match src {
                PowerSource::Vdd => "vdd",
                PowerSource::Gnd => "vss",
            };
            cell.add_pin(net, m2, rect);
        }
        cell.layout_mut().add_inst(straps.instance);
    }

    let ptr = Ptr::new(cell);
    lib.lib.cells.push(ptr.clone());

    Ok(ptr)
}

const LATCH_OFFSET: isize = 300;

fn route_latch(
    nor1: &Instance,
    nor2: &Instance,
    router: &mut Router,
    invert_routing: bool,
) -> (Rect, Rect) {
    let cfg = router.cfg();
    let m0 = cfg.layerkey(0);

    let b1 = nor1.port("b").largest_rect(m0).unwrap();
    let b2 = nor2.port("b").largest_rect(m0).unwrap();
    let q = nor1.port("y").largest_rect(m0).unwrap();
    let qb = nor2.port("y").largest_rect(m0).unwrap();

    let mut trace = router.trace(b1, 0);
    trace.place_cursor_centered().up();
    if invert_routing {
        trace.up_by(LATCH_OFFSET);
    } else {
        trace.down_by(LATCH_OFFSET);
    }
    trace.horiz_to_rect(qb).contact_down(qb);
    let qout = trace.rect();
    let mut trace = router.trace(b2, 0);
    trace.place_cursor_centered().up();
    if invert_routing {
        trace.down_by(LATCH_OFFSET);
    } else {
        trace.up_by(LATCH_OFFSET);
    }
    trace.horiz_to_rect(q).contact_down(q);
    let qbout = trace.rect();

    (qout, qbout)
}
