{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1583723694934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583723694935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 20:14:54 2020 " "Processing started: Sun Mar 08 20:14:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583723694935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1583723694935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1583723694935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1583723695827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583723709115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583723709115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file s_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583723709118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583723709118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE s_initializer.sv(60) " "Verilog HDL Declaration information at s_initializer.sv(60): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "s_initializer.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_initializer.sv" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1583723709121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_initializer.sv 1 1 " "Found 1 design units, including 1 entities, in source file s_initializer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 s_initializer " "Found entity 1: s_initializer" {  } { { "s_initializer.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_initializer.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583723709121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583723709121 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top_controller.sv(96) " "Verilog HDL information at top_controller.sv(96): always construct contains both blocking and non-blocking assignments" {  } { { "top_controller.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/top_controller.sv" 96 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1583723709123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE top_controller.sv(17) " "Verilog HDL Declaration information at top_controller.sv(17): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "top_controller.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/top_controller.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1583723709124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_controller " "Found entity 1: top_controller" {  } { { "top_controller.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/top_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583723709124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583723709124 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "s_swapper.sv(41) " "Verilog HDL information at s_swapper.sv(41): always construct contains both blocking and non-blocking assignments" {  } { { "s_swapper.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_swapper.sv" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1583723709126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE s_swapper.sv(11) " "Verilog HDL Declaration information at s_swapper.sv(11): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "s_swapper.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_swapper.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1583723709126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_swapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file s_swapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 s_swapper " "Found entity 1: s_swapper" {  } { { "s_swapper.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_swapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583723709127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583723709127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file d_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_memory " "Found entity 1: D_memory" {  } { { "D_memory.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/D_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583723709129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583723709129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file e_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_rom " "Found entity 1: e_rom" {  } { { "e_rom.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/e_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583723709132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583723709132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ssOut ksa.sv(14) " "Verilog HDL Implicit Net warning at ksa.sv(14): created implicit net for \"ssOut\"" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583723709132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nIn ksa.sv(14) " "Verilog HDL Implicit Net warning at ksa.sv(14): created implicit net for \"nIn\"" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583723709132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e_decr_data top_controller.sv(68) " "Verilog HDL Implicit Net warning at top_controller.sv(68): created implicit net for \"e_decr_data\"" {  } { { "top_controller.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/top_controller.sv" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583723709132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ksa " "Elaborating entity \"ksa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1583723709188 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_n ksa.sv(8) " "Verilog HDL or VHDL warning at ksa.sv(8): object \"reset_n\" assigned a value but never read" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1583723709189 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SW ksa.sv(5) " "Output port \"SW\" at ksa.sv(5) has no driver" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1583723709190 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR ksa.sv(5) " "Output port \"LEDR\" at ksa.sv(5) has no driver" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1583723709191 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 ksa.sv(6) " "Output port \"HEX0\" at ksa.sv(6) has no driver" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1583723709191 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 ksa.sv(6) " "Output port \"HEX1\" at ksa.sv(6) has no driver" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1583723709191 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 ksa.sv(6) " "Output port \"HEX2\" at ksa.sv(6) has no driver" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1583723709191 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 ksa.sv(6) " "Output port \"HEX3\" at ksa.sv(6) has no driver" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1583723709191 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 ksa.sv(6) " "Output port \"HEX4\" at ksa.sv(6) has no driver" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1583723709191 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 ksa.sv(6) " "Output port \"HEX5\" at ksa.sv(6) has no driver" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1583723709191 "|ksa"}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegmentdisplaydecoder.v 1 1 " "Using design file sevensegmentdisplaydecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "sevensegmentdisplaydecoder.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/sevensegmentdisplaydecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583723709220 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1583723709220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:sevenSeg " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:sevenSeg\"" {  } { { "ksa.sv" "sevenSeg" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723709222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_memory s_memory:s_mem " "Elaborating entity \"s_memory\" for hierarchy \"s_memory:s_mem\"" {  } { { "ksa.sv" "s_mem" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723709235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram s_memory:s_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"s_memory:s_mem\|altsyncram:altsyncram_component\"" {  } { { "s_memory.v" "altsyncram_component" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723709319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "s_memory:s_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"s_memory:s_mem\|altsyncram:altsyncram_component\"" {  } { { "s_memory.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583723709355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "s_memory:s_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"s_memory:s_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723709360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723709360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723709360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723709360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723709360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723709360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723709360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723709360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723709360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723709360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723709360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723709360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723709360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723709360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723709360 ""}  } { { "s_memory.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583723709360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2d32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2d32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2d32 " "Found entity 1: altsyncram_2d32" {  } { { "db/altsyncram_2d32.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_2d32.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583723709409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583723709409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2d32 s_memory:s_mem\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated " "Elaborating entity \"altsyncram_2d32\" for hierarchy \"s_memory:s_mem\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723709409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dsp2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dsp2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dsp2 " "Found entity 1: altsyncram_dsp2" {  } { { "db/altsyncram_dsp2.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_dsp2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583723709475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583723709475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dsp2 s_memory:s_mem\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|altsyncram_dsp2:altsyncram1 " "Elaborating entity \"altsyncram_dsp2\" for hierarchy \"s_memory:s_mem\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|altsyncram_dsp2:altsyncram1\"" {  } { { "db/altsyncram_2d32.tdf" "altsyncram1" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_2d32.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723709476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom s_memory:s_mem\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"s_memory:s_mem\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_2d32.tdf" "mgl_prim2" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_2d32.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "s_memory:s_mem\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"s_memory:s_mem\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_2d32.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_2d32.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583723710081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "s_memory:s_mem\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"s_memory:s_mem\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1392508928 " "Parameter \"NODE_NAME\" = \"1392508928\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710083 ""}  } { { "db/altsyncram_2d32.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_2d32.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583723710083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter s_memory:s_mem\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"s_memory:s_mem\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr s_memory:s_mem\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"s_memory:s_mem\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_memory D_memory:d_mem " "Elaborating entity \"D_memory\" for hierarchy \"D_memory:d_mem\"" {  } { { "ksa.sv" "d_mem" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram D_memory:d_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"D_memory:d_mem\|altsyncram:altsyncram_component\"" {  } { { "D_memory.v" "altsyncram_component" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/D_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "D_memory:d_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"D_memory:d_mem\|altsyncram:altsyncram_component\"" {  } { { "D_memory.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/D_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583723710246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "D_memory:d_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"D_memory:d_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710249 ""}  } { { "D_memory.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/D_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583723710249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jc32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jc32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jc32 " "Found entity 1: altsyncram_jc32" {  } { { "db/altsyncram_jc32.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_jc32.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583723710297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583723710297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jc32 D_memory:d_mem\|altsyncram:altsyncram_component\|altsyncram_jc32:auto_generated " "Elaborating entity \"altsyncram_jc32\" for hierarchy \"D_memory:d_mem\|altsyncram:altsyncram_component\|altsyncram_jc32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom D_memory:d_mem\|altsyncram:altsyncram_component\|altsyncram_jc32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"D_memory:d_mem\|altsyncram:altsyncram_component\|altsyncram_jc32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_jc32.tdf" "mgl_prim2" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_jc32.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "D_memory:d_mem\|altsyncram:altsyncram_component\|altsyncram_jc32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"D_memory:d_mem\|altsyncram:altsyncram_component\|altsyncram_jc32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_jc32.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_jc32.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583723710338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "D_memory:d_mem\|altsyncram:altsyncram_component\|altsyncram_jc32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"D_memory:d_mem\|altsyncram:altsyncram_component\|altsyncram_jc32:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1140850688 " "Parameter \"NODE_NAME\" = \"1140850688\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710339 ""}  } { { "db/altsyncram_jc32.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_jc32.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583723710339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_rom e_rom:rom " "Elaborating entity \"e_rom\" for hierarchy \"e_rom:rom\"" {  } { { "ksa.sv" "rom" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram e_rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"e_rom:rom\|altsyncram:altsyncram_component\"" {  } { { "e_rom.v" "altsyncram_component" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/e_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "e_rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"e_rom:rom\|altsyncram:altsyncram_component\"" {  } { { "e_rom.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/e_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583723710377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "e_rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"e_rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file message.mif " "Parameter \"init_file\" = \"message.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710379 ""}  } { { "e_rom.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/e_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583723710379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oir1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oir1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oir1 " "Found entity 1: altsyncram_oir1" {  } { { "db/altsyncram_oir1.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_oir1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583723710428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583723710428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oir1 e_rom:rom\|altsyncram:altsyncram_component\|altsyncram_oir1:auto_generated " "Elaborating entity \"altsyncram_oir1\" for hierarchy \"e_rom:rom\|altsyncram:altsyncram_component\|altsyncram_oir1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710428 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 32 C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/message.mif " "Memory depth (256) in the design file differs from memory depth (32) in the Memory Initialization File \"C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/message.mif\" -- setting initial value for remaining addresses to 0" {  } { { "e_rom.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/e_rom.v" 82 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1583723710431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_controller top_controller:top_c " "Elaborating entity \"top_controller\" for hierarchy \"top_controller:top_c\"" {  } { { "ksa.sv" "top_c" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_initializer top_controller:top_c\|s_initializer:init " "Elaborating entity \"s_initializer\" for hierarchy \"top_controller:top_c\|s_initializer:init\"" {  } { { "top_controller.sv" "init" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/top_controller.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_swapper top_controller:top_c\|s_swapper:swap " "Elaborating entity \"s_swapper\" for hierarchy \"top_controller:top_c\|s_swapper:swap\"" {  } { { "top_controller.sv" "swap" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/top_controller.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710527 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count s_swapper.sv(31) " "Verilog HDL or VHDL warning at s_swapper.sv(31): object \"count\" assigned a value but never read" {  } { { "s_swapper.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_swapper.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1583723710528 "|ksa|top_controller:top_c|s_swapper:swap"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decrypter.sv(62) " "Verilog HDL information at decrypter.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "decrypter.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/decrypter.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1583723710589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE decrypter.sv(18) " "Verilog HDL Declaration information at decrypter.sv(18): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "decrypter.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/decrypter.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1583723710589 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decrypter.sv 1 1 " "Using design file decrypter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decrypter " "Found entity 1: decrypter" {  } { { "decrypter.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/decrypter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583723710590 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1583723710590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrypter top_controller:top_c\|decrypter:decr " "Elaborating entity \"decrypter\" for hierarchy \"top_controller:top_c\|decrypter:decr\"" {  } { { "top_controller.sv" "decr" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/top_controller.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583723710591 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count decrypter.sv(48) " "Verilog HDL or VHDL warning at decrypter.sv(48): object \"count\" assigned a value but never read" {  } { { "decrypter.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/decrypter.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1583723710591 "|ksa|top_controller:top_c|decrypter:decr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ek_data decrypter.sv(60) " "Verilog HDL or VHDL warning at decrypter.sv(60): object \"ek_data\" assigned a value but never read" {  } { { "decrypter.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/decrypter.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1583723710591 "|ksa|top_controller:top_c|decrypter:decr"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decrypter.sv(105) " "Verilog HDL Case Statement warning at decrypter.sv(105): case item expression covers a value already covered by a previous case item" {  } { { "decrypter.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/decrypter.sv" 105 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1583723710592 "|ksa|top_controller:top_c|decrypter:decr"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_e decrypter.sv(13) " "Output port \"data_e\" at decrypter.sv(13) has no driver" {  } { { "decrypter.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/decrypter.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1583723710595 "|ksa|top_controller:top_c|decrypter:decr"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1583723710821 ""}
