/**HEADER********************************************************************
* 
* Copyright (c) 2011 Freescale Semiconductor;
* All Rights Reserved
*
*************************************************************************** 
*
* THIS SOFTWARE IS PROVIDED BY FREESCALE "AS IS" AND ANY EXPRESSED OR 
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES 
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  
* IN NO EVENT SHALL FREESCALE OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
* INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR 
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, 
* STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING 
* IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF 
* THE POSSIBILITY OF SUCH DAMAGE.
*
**************************************************************************
*
* $FileName: flash_c90_prv.h$
* $Version : 3.8.2.0$
* $Date    : Oct-7-2011$
*
* Comments:
*
*   The file contains function prototypes and defines for the internal 
*   flash driver.
*
*END************************************************************************/
#ifndef __flash_c90_prv_h__
#define __flash_c90_prv_h__


#include "flashx.h"
#include "flashxprv.h"


/*----------------------------------------------------------------------*/
/*
**                          CONSTANT DEFINITIONS
*/


/* module control register */
#define C90_MCR_EHV  0x01
#define C90_MCR_ESUS 0x02
#define C90_MCR_ERS  0x04
#define C90_MCR_PSUS 0x08
#define C90_MCR_PGM  0x10
#define C90_MCR_PEG  0x0200
#define C90_MCR_DONE 0x0400
#define C90_MCR_PEAS 0x0800
#define C90_MCR_SBC  0x2000
#define C90_MCR_RWE  0x4000
#define C90_MCR_ERR  0x8000
#define C90_MCR_MAS  0x10000

#define C90_MCR_LAS_MASK   0x700000
#define C90_MCR_LAS_SHIFT  20
#define C90_MCR_LAS(x)     (((x) << C90_MCR_LAS_SHIFT) & C90_MCR_LAS_MASK)

#define C90_MCR_SIZE_MASK  0x07000000
#define C90_MCR_SIZE_SHIFT 24
#define C90_MCR_SIZE(x)    (((x) << C90_MCR_SIZE_SHIFT) & C90_MCR_SIZE_MASK)


/* LAS/MAS block locking register */
#define C90_LML_LME 0x80000000
#define C90_LML_SLOCK 0x100000

#define C90_LML_MLOCK_MASK  0x30000
#define C90_LML_MLOCK_SHIFT 16
#define C90_LML_MLOCK(x)    (((x) << C90_LML_MLOCK_SHIFT) & C90_LML_MLOCK_MASK)

#define C90_LML_LLOCK_MASK  0x3ff
#define C90_LML_LLOCK_SHIFT 0
#define C90_LML_LLOCK(x)    (((x) << C90_LML_LLOCK_SHIFT) & C90_LML_LLOCK_MASK)

#define C90_LML_PASSWORD    0xA1A11111


/* HAS block locking register */
#define C90_HBL_HBE 0x80000000

#define C90_HBL_HLOCK_MASK  0x3f
#define C90_HBL_HLOCK_SHIFT 0
#define C90_HBL_HLOCK(x)    (((x) << C90_HBL_HLOCK_SHIFT) & C90_HBL_HLOCK_MASK)

#define C90_HBL_PASSWORD    0xB2B22222


/* secondary LAS/MAS block locking register */
#define C90_SLL_SLE 0x80000000
#define C90_SLL_SSLOC 0x100000

#define C90_SLL_SMLOCK_MASK  0x30000
#define C90_SLL_SMLOCK_SHIFT 16
#define C90_SLL_SMLOCK(x)    (((x) << C90_SLL_SMLOCK_SHIFT) & C90_SLL_SMLOCK_MASK)

#define C90_SLL_SLLOCK_MASK  0x3ff
#define C90_SLL_SLLOCK_SHIFT 0
#define C90_SLL_SLLOCK(x)    (((x) << C90_SLL_SLLOCK_SHIFT) & C90_SLL_SLLOCK_MASK)

#define C90_SLL_PASSWORD    0xC3C33333


/* LAS/MAS block select register */
#define C90_LMS_MSEL_MASK  0x30000
#define C90_LMS_MSEL_SHIFT 16
#define C90_LMS_MSEL(x)    (((x) << C90_LMS_MSEL_SHIFT) & C90_LMS_MSEL_MASK)

#define C90_LMS_LSEL_MASK  0x3ff
#define C90_LMS_LSEL_SHIFT 0
#define C90_LMS_LSEL(x)    (((x) << C90_LMS_LSEL_SHIFT) & C90_LMS_LSEL_MASK)


/* HAS block select register */
#define C90_HBS_HSEL_MASK  0x3f
#define C90_HBS_HSEL_SHIFT 0
#define C90_HBS_HSEL(x)    (((x) << C90_HBS_HSEL_SHIFT) & C90_HBS_HSEL_MASK)


#define C90_ASPACE_LAS 0
#define C90_ASPACE_MAS 1
#define C90_ASPACE_HAS 2
#define C90_ASPACE_SHADOW 3
#define C90_ASPACE_COUNT 4

/*----------------------------------------------------------------------*/
/*
**                    Structure Definitions
*/

/* Peripheral register access */
typedef struct c90_reg_struct {
    uint_32 MCR;
    uint_32 LML;
    uint_32 HBL;
    uint_32 SLL;
    uint_32 LMS;
    uint_32 HBS;
    uint_32 ADR;
    uint_32 PFCR0;
    uint_32 padding_20;
    uint_32 PFAPR;
    uint_32 padding_28;    
    uint_32 BIU4;
    uint_32 padding_30[3];    
    uint_32 UT0;
    uint_32 UT1;
    uint_32 UT2;
    uint_32 UM0;
    uint_32 UM1;
    uint_32 UM2;
    uint_32 UM3;
    uint_32 UM4;
} C90_REG_STRUCT, _PTR_ C90_REG_STRUCT_PTR;

typedef volatile struct c90_reg_struct * VC90_REG_STRUCT_PTR;


typedef struct c90_flash_internal_struct 
{
   VC90_REG_STRUCT_PTR reg_ptr;
   void (_CODE_PTR_ flash_exec)(VC90_REG_STRUCT_PTR);
   uint_32 aspace_sectors[C90_ASPACE_COUNT];
} C90_FLASH_INTERNAL_STRUCT, _PTR_ C90_FLASH_INTERNAL_STRUCT_PTR;


/*----------------------------------------------------------------------*/
/*
**                    FUNCTION PROTOTYPES
*/

boolean c90_flash_init (IO_FLASHX_STRUCT_PTR);
void    c90_flash_deinit (IO_FLASHX_STRUCT_PTR);
boolean c90_flash_sector_erase (IO_FLASHX_STRUCT_PTR, char_ptr, _mem_size);
boolean c90_flash_sector_program (IO_FLASHX_STRUCT_PTR, char_ptr, char_ptr, _mem_size);
boolean c90_flash_chip_erase (IO_FLASHX_STRUCT_PTR);
boolean c90_flash_write_protect(IO_FLASHX_STRUCT_PTR, _mqx_uint);

#endif
