# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.13

# Default target executed when no arguments are given to make.
default_target: all

.PHONY : default_target

# Allow only one "make -f Makefile2" at a time, but pass parallelism.
.NOTPARALLEL:


#=============================================================================
# Special targets provided by cmake.

# Disable implicit rules so canonical targets will work.
.SUFFIXES:


# Remove some rules from gmake that .SUFFIXES does not remove.
SUFFIXES =

.SUFFIXES: .hpux_make_needs_suffix_list


# Suppress display of executed commands.
$(VERBOSE).SILENT:


# A target that is always out of date.
cmake_force:

.PHONY : cmake_force

#=============================================================================
# Set environment variables for the build.

# The shell in which to execute make rules.
SHELL = /bin/sh

# The CMake executable.
CMAKE_COMMAND = /home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/cmake

# The command to remove a file.
RM = /home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/cmake -E remove -f

# Escaping for special characters.
EQUALS = =

# The top-level source directory on which CMake was run.
CMAKE_SOURCE_DIR = /home/neshragh/pluscolon/assign/vtr-verilog-to-routing

# The top-level build directory on which CMake was run.
CMAKE_BINARY_DIR = /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug

#=============================================================================
# Targets provided globally by CMake.

# Special rule for the target install/strip
install/strip: preinstall
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing the project stripped..."
	/home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/cmake -DCMAKE_INSTALL_DO_STRIP=1 -P cmake_install.cmake
.PHONY : install/strip

# Special rule for the target install/strip
install/strip/fast: preinstall/fast
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing the project stripped..."
	/home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/cmake -DCMAKE_INSTALL_DO_STRIP=1 -P cmake_install.cmake
.PHONY : install/strip/fast

# Special rule for the target install
install: preinstall
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Install the project..."
	/home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/cmake -P cmake_install.cmake
.PHONY : install

# Special rule for the target install
install/fast: preinstall/fast
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Install the project..."
	/home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/cmake -P cmake_install.cmake
.PHONY : install/fast

# Special rule for the target install/local
install/local: preinstall
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing only the local directory..."
	/home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/cmake -DCMAKE_INSTALL_LOCAL_ONLY=1 -P cmake_install.cmake
.PHONY : install/local

# Special rule for the target install/local
install/local/fast: preinstall/fast
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing only the local directory..."
	/home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/cmake -DCMAKE_INSTALL_LOCAL_ONLY=1 -P cmake_install.cmake
.PHONY : install/local/fast

# Special rule for the target test
test:
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Running tests..."
	/home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/ctest --force-new-ctest-process $(ARGS)
.PHONY : test

# Special rule for the target test
test/fast: test

.PHONY : test/fast

# Special rule for the target list_install_components
list_install_components:
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Available install components are: \"Unspecified\""
.PHONY : list_install_components

# Special rule for the target list_install_components
list_install_components/fast: list_install_components

.PHONY : list_install_components/fast

# Special rule for the target edit_cache
edit_cache:
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "No interactive CMake dialog available..."
	/home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/cmake -E echo No\ interactive\ CMake\ dialog\ available.
.PHONY : edit_cache

# Special rule for the target edit_cache
edit_cache/fast: edit_cache

.PHONY : edit_cache/fast

# Special rule for the target rebuild_cache
rebuild_cache:
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Running CMake to regenerate build system..."
	/home/neshragh/Downloads/CLion-2018.3.4/clion-2018.3.4/bin/cmake/linux/bin/cmake -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR)
.PHONY : rebuild_cache

# Special rule for the target rebuild_cache
rebuild_cache/fast: rebuild_cache

.PHONY : rebuild_cache/fast

# The main all target
all: cmake_check_build_system
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(CMAKE_COMMAND) -E cmake_progress_start /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/CMakeFiles /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/CMakeFiles/progress.marks
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f CMakeFiles/Makefile2 ODIN_II/all
	$(CMAKE_COMMAND) -E cmake_progress_start /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/CMakeFiles 0
.PHONY : all

# The main clean target
clean:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f CMakeFiles/Makefile2 ODIN_II/clean
.PHONY : clean

# The main clean target
clean/fast: clean

.PHONY : clean/fast

# Prepare targets for installation.
preinstall: all
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f CMakeFiles/Makefile2 ODIN_II/preinstall
.PHONY : preinstall

# Prepare targets for installation.
preinstall/fast:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f CMakeFiles/Makefile2 ODIN_II/preinstall
.PHONY : preinstall/fast

# clear depends
depend:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 1
.PHONY : depend

# Convenience name for target.
ODIN_II/CMakeFiles/odin_II.dir/rule:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f CMakeFiles/Makefile2 ODIN_II/CMakeFiles/odin_II.dir/rule
.PHONY : ODIN_II/CMakeFiles/odin_II.dir/rule

# Convenience name for target.
odin_II: ODIN_II/CMakeFiles/odin_II.dir/rule

.PHONY : odin_II

# fast build rule for target.
odin_II/fast:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/odin_II.dir/build.make ODIN_II/CMakeFiles/odin_II.dir/build
.PHONY : odin_II/fast

# Convenience name for target.
ODIN_II/CMakeFiles/libodin_ii.dir/rule:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f CMakeFiles/Makefile2 ODIN_II/CMakeFiles/libodin_ii.dir/rule
.PHONY : ODIN_II/CMakeFiles/libodin_ii.dir/rule

# Convenience name for target.
libodin_ii: ODIN_II/CMakeFiles/libodin_ii.dir/rule

.PHONY : libodin_ii

# fast build rule for target.
libodin_ii/fast:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/build
.PHONY : libodin_ii/fast

SRC/ace.o: SRC/ace.cpp.o

.PHONY : SRC/ace.o

# target to build an object file
SRC/ace.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/ace.cpp.o
.PHONY : SRC/ace.cpp.o

SRC/ace.i: SRC/ace.cpp.i

.PHONY : SRC/ace.i

# target to preprocess a source file
SRC/ace.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/ace.cpp.i
.PHONY : SRC/ace.cpp.i

SRC/ace.s: SRC/ace.cpp.s

.PHONY : SRC/ace.s

# target to generate assembly for a file
SRC/ace.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/ace.cpp.s
.PHONY : SRC/ace.cpp.s

SRC/adders.o: SRC/adders.cpp.o

.PHONY : SRC/adders.o

# target to build an object file
SRC/adders.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/adders.cpp.o
.PHONY : SRC/adders.cpp.o

SRC/adders.i: SRC/adders.cpp.i

.PHONY : SRC/adders.i

# target to preprocess a source file
SRC/adders.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/adders.cpp.i
.PHONY : SRC/adders.cpp.i

SRC/adders.s: SRC/adders.cpp.s

.PHONY : SRC/adders.s

# target to generate assembly for a file
SRC/adders.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/adders.cpp.s
.PHONY : SRC/adders.cpp.s

SRC/ast_elaborate.o: SRC/ast_elaborate.cpp.o

.PHONY : SRC/ast_elaborate.o

# target to build an object file
SRC/ast_elaborate.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/ast_elaborate.cpp.o
.PHONY : SRC/ast_elaborate.cpp.o

SRC/ast_elaborate.i: SRC/ast_elaborate.cpp.i

.PHONY : SRC/ast_elaborate.i

# target to preprocess a source file
SRC/ast_elaborate.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/ast_elaborate.cpp.i
.PHONY : SRC/ast_elaborate.cpp.i

SRC/ast_elaborate.s: SRC/ast_elaborate.cpp.s

.PHONY : SRC/ast_elaborate.s

# target to generate assembly for a file
SRC/ast_elaborate.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/ast_elaborate.cpp.s
.PHONY : SRC/ast_elaborate.cpp.s

SRC/ast_loop_unroll.o: SRC/ast_loop_unroll.cpp.o

.PHONY : SRC/ast_loop_unroll.o

# target to build an object file
SRC/ast_loop_unroll.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/ast_loop_unroll.cpp.o
.PHONY : SRC/ast_loop_unroll.cpp.o

SRC/ast_loop_unroll.i: SRC/ast_loop_unroll.cpp.i

.PHONY : SRC/ast_loop_unroll.i

# target to preprocess a source file
SRC/ast_loop_unroll.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/ast_loop_unroll.cpp.i
.PHONY : SRC/ast_loop_unroll.cpp.i

SRC/ast_loop_unroll.s: SRC/ast_loop_unroll.cpp.s

.PHONY : SRC/ast_loop_unroll.s

# target to generate assembly for a file
SRC/ast_loop_unroll.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/ast_loop_unroll.cpp.s
.PHONY : SRC/ast_loop_unroll.cpp.s

SRC/ast_util.o: SRC/ast_util.cpp.o

.PHONY : SRC/ast_util.o

# target to build an object file
SRC/ast_util.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/ast_util.cpp.o
.PHONY : SRC/ast_util.cpp.o

SRC/ast_util.i: SRC/ast_util.cpp.i

.PHONY : SRC/ast_util.i

# target to preprocess a source file
SRC/ast_util.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/ast_util.cpp.i
.PHONY : SRC/ast_util.cpp.i

SRC/ast_util.s: SRC/ast_util.cpp.s

.PHONY : SRC/ast_util.s

# target to generate assembly for a file
SRC/ast_util.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/ast_util.cpp.s
.PHONY : SRC/ast_util.cpp.s

SRC/hard_blocks.o: SRC/hard_blocks.cpp.o

.PHONY : SRC/hard_blocks.o

# target to build an object file
SRC/hard_blocks.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/hard_blocks.cpp.o
.PHONY : SRC/hard_blocks.cpp.o

SRC/hard_blocks.i: SRC/hard_blocks.cpp.i

.PHONY : SRC/hard_blocks.i

# target to preprocess a source file
SRC/hard_blocks.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/hard_blocks.cpp.i
.PHONY : SRC/hard_blocks.cpp.i

SRC/hard_blocks.s: SRC/hard_blocks.cpp.s

.PHONY : SRC/hard_blocks.s

# target to generate assembly for a file
SRC/hard_blocks.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/hard_blocks.cpp.s
.PHONY : SRC/hard_blocks.cpp.s

SRC/hashtable.o: SRC/hashtable.cpp.o

.PHONY : SRC/hashtable.o

# target to build an object file
SRC/hashtable.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/hashtable.cpp.o
.PHONY : SRC/hashtable.cpp.o

SRC/hashtable.i: SRC/hashtable.cpp.i

.PHONY : SRC/hashtable.i

# target to preprocess a source file
SRC/hashtable.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/hashtable.cpp.i
.PHONY : SRC/hashtable.cpp.i

SRC/hashtable.s: SRC/hashtable.cpp.s

.PHONY : SRC/hashtable.s

# target to generate assembly for a file
SRC/hashtable.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/hashtable.cpp.s
.PHONY : SRC/hashtable.cpp.s

SRC/implicit_memory.o: SRC/implicit_memory.cpp.o

.PHONY : SRC/implicit_memory.o

# target to build an object file
SRC/implicit_memory.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/implicit_memory.cpp.o
.PHONY : SRC/implicit_memory.cpp.o

SRC/implicit_memory.i: SRC/implicit_memory.cpp.i

.PHONY : SRC/implicit_memory.i

# target to preprocess a source file
SRC/implicit_memory.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/implicit_memory.cpp.i
.PHONY : SRC/implicit_memory.cpp.i

SRC/implicit_memory.s: SRC/implicit_memory.cpp.s

.PHONY : SRC/implicit_memory.s

# target to generate assembly for a file
SRC/implicit_memory.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/implicit_memory.cpp.s
.PHONY : SRC/implicit_memory.cpp.s

SRC/memories.o: SRC/memories.cpp.o

.PHONY : SRC/memories.o

# target to build an object file
SRC/memories.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/memories.cpp.o
.PHONY : SRC/memories.cpp.o

SRC/memories.i: SRC/memories.cpp.i

.PHONY : SRC/memories.i

# target to preprocess a source file
SRC/memories.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/memories.cpp.i
.PHONY : SRC/memories.cpp.i

SRC/memories.s: SRC/memories.cpp.s

.PHONY : SRC/memories.s

# target to generate assembly for a file
SRC/memories.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/memories.cpp.s
.PHONY : SRC/memories.cpp.s

SRC/multipliers.o: SRC/multipliers.cpp.o

.PHONY : SRC/multipliers.o

# target to build an object file
SRC/multipliers.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/multipliers.cpp.o
.PHONY : SRC/multipliers.cpp.o

SRC/multipliers.i: SRC/multipliers.cpp.i

.PHONY : SRC/multipliers.i

# target to preprocess a source file
SRC/multipliers.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/multipliers.cpp.i
.PHONY : SRC/multipliers.cpp.i

SRC/multipliers.s: SRC/multipliers.cpp.s

.PHONY : SRC/multipliers.s

# target to generate assembly for a file
SRC/multipliers.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/multipliers.cpp.s
.PHONY : SRC/multipliers.cpp.s

SRC/netlist_check.o: SRC/netlist_check.cpp.o

.PHONY : SRC/netlist_check.o

# target to build an object file
SRC/netlist_check.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_check.cpp.o
.PHONY : SRC/netlist_check.cpp.o

SRC/netlist_check.i: SRC/netlist_check.cpp.i

.PHONY : SRC/netlist_check.i

# target to preprocess a source file
SRC/netlist_check.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_check.cpp.i
.PHONY : SRC/netlist_check.cpp.i

SRC/netlist_check.s: SRC/netlist_check.cpp.s

.PHONY : SRC/netlist_check.s

# target to generate assembly for a file
SRC/netlist_check.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_check.cpp.s
.PHONY : SRC/netlist_check.cpp.s

SRC/netlist_cleanup.o: SRC/netlist_cleanup.cpp.o

.PHONY : SRC/netlist_cleanup.o

# target to build an object file
SRC/netlist_cleanup.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_cleanup.cpp.o
.PHONY : SRC/netlist_cleanup.cpp.o

SRC/netlist_cleanup.i: SRC/netlist_cleanup.cpp.i

.PHONY : SRC/netlist_cleanup.i

# target to preprocess a source file
SRC/netlist_cleanup.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_cleanup.cpp.i
.PHONY : SRC/netlist_cleanup.cpp.i

SRC/netlist_cleanup.s: SRC/netlist_cleanup.cpp.s

.PHONY : SRC/netlist_cleanup.s

# target to generate assembly for a file
SRC/netlist_cleanup.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_cleanup.cpp.s
.PHONY : SRC/netlist_cleanup.cpp.s

SRC/netlist_create_from_ast.o: SRC/netlist_create_from_ast.cpp.o

.PHONY : SRC/netlist_create_from_ast.o

# target to build an object file
SRC/netlist_create_from_ast.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_create_from_ast.cpp.o
.PHONY : SRC/netlist_create_from_ast.cpp.o

SRC/netlist_create_from_ast.i: SRC/netlist_create_from_ast.cpp.i

.PHONY : SRC/netlist_create_from_ast.i

# target to preprocess a source file
SRC/netlist_create_from_ast.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_create_from_ast.cpp.i
.PHONY : SRC/netlist_create_from_ast.cpp.i

SRC/netlist_create_from_ast.s: SRC/netlist_create_from_ast.cpp.s

.PHONY : SRC/netlist_create_from_ast.s

# target to generate assembly for a file
SRC/netlist_create_from_ast.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_create_from_ast.cpp.s
.PHONY : SRC/netlist_create_from_ast.cpp.s

SRC/netlist_utils.o: SRC/netlist_utils.cpp.o

.PHONY : SRC/netlist_utils.o

# target to build an object file
SRC/netlist_utils.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_utils.cpp.o
.PHONY : SRC/netlist_utils.cpp.o

SRC/netlist_utils.i: SRC/netlist_utils.cpp.i

.PHONY : SRC/netlist_utils.i

# target to preprocess a source file
SRC/netlist_utils.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_utils.cpp.i
.PHONY : SRC/netlist_utils.cpp.i

SRC/netlist_utils.s: SRC/netlist_utils.cpp.s

.PHONY : SRC/netlist_utils.s

# target to generate assembly for a file
SRC/netlist_utils.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_utils.cpp.s
.PHONY : SRC/netlist_utils.cpp.s

SRC/netlist_visualizer.o: SRC/netlist_visualizer.cpp.o

.PHONY : SRC/netlist_visualizer.o

# target to build an object file
SRC/netlist_visualizer.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_visualizer.cpp.o
.PHONY : SRC/netlist_visualizer.cpp.o

SRC/netlist_visualizer.i: SRC/netlist_visualizer.cpp.i

.PHONY : SRC/netlist_visualizer.i

# target to preprocess a source file
SRC/netlist_visualizer.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_visualizer.cpp.i
.PHONY : SRC/netlist_visualizer.cpp.i

SRC/netlist_visualizer.s: SRC/netlist_visualizer.cpp.s

.PHONY : SRC/netlist_visualizer.s

# target to generate assembly for a file
SRC/netlist_visualizer.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_visualizer.cpp.s
.PHONY : SRC/netlist_visualizer.cpp.s

SRC/node_creation_library.o: SRC/node_creation_library.cpp.o

.PHONY : SRC/node_creation_library.o

# target to build an object file
SRC/node_creation_library.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/node_creation_library.cpp.o
.PHONY : SRC/node_creation_library.cpp.o

SRC/node_creation_library.i: SRC/node_creation_library.cpp.i

.PHONY : SRC/node_creation_library.i

# target to preprocess a source file
SRC/node_creation_library.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/node_creation_library.cpp.i
.PHONY : SRC/node_creation_library.cpp.i

SRC/node_creation_library.s: SRC/node_creation_library.cpp.s

.PHONY : SRC/node_creation_library.s

# target to generate assembly for a file
SRC/node_creation_library.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/node_creation_library.cpp.s
.PHONY : SRC/node_creation_library.cpp.s

SRC/odin_ii.o: SRC/odin_ii.cpp.o

.PHONY : SRC/odin_ii.o

# target to build an object file
SRC/odin_ii.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/odin_ii.cpp.o
.PHONY : SRC/odin_ii.cpp.o

SRC/odin_ii.i: SRC/odin_ii.cpp.i

.PHONY : SRC/odin_ii.i

# target to preprocess a source file
SRC/odin_ii.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/odin_ii.cpp.i
.PHONY : SRC/odin_ii.cpp.i

SRC/odin_ii.s: SRC/odin_ii.cpp.s

.PHONY : SRC/odin_ii.s

# target to generate assembly for a file
SRC/odin_ii.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/odin_ii.cpp.s
.PHONY : SRC/odin_ii.cpp.s

SRC/odin_util.o: SRC/odin_util.cpp.o

.PHONY : SRC/odin_util.o

# target to build an object file
SRC/odin_util.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/odin_util.cpp.o
.PHONY : SRC/odin_util.cpp.o

SRC/odin_util.i: SRC/odin_util.cpp.i

.PHONY : SRC/odin_util.i

# target to preprocess a source file
SRC/odin_util.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/odin_util.cpp.i
.PHONY : SRC/odin_util.cpp.i

SRC/odin_util.s: SRC/odin_util.cpp.s

.PHONY : SRC/odin_util.s

# target to generate assembly for a file
SRC/odin_util.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/odin_util.cpp.s
.PHONY : SRC/odin_util.cpp.s

SRC/output_blif.o: SRC/output_blif.cpp.o

.PHONY : SRC/output_blif.o

# target to build an object file
SRC/output_blif.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/output_blif.cpp.o
.PHONY : SRC/output_blif.cpp.o

SRC/output_blif.i: SRC/output_blif.cpp.i

.PHONY : SRC/output_blif.i

# target to preprocess a source file
SRC/output_blif.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/output_blif.cpp.i
.PHONY : SRC/output_blif.cpp.i

SRC/output_blif.s: SRC/output_blif.cpp.s

.PHONY : SRC/output_blif.s

# target to generate assembly for a file
SRC/output_blif.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/output_blif.cpp.s
.PHONY : SRC/output_blif.cpp.s

SRC/parse_making_ast.o: SRC/parse_making_ast.cpp.o

.PHONY : SRC/parse_making_ast.o

# target to build an object file
SRC/parse_making_ast.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/parse_making_ast.cpp.o
.PHONY : SRC/parse_making_ast.cpp.o

SRC/parse_making_ast.i: SRC/parse_making_ast.cpp.i

.PHONY : SRC/parse_making_ast.i

# target to preprocess a source file
SRC/parse_making_ast.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/parse_making_ast.cpp.i
.PHONY : SRC/parse_making_ast.cpp.i

SRC/parse_making_ast.s: SRC/parse_making_ast.cpp.s

.PHONY : SRC/parse_making_ast.s

# target to generate assembly for a file
SRC/parse_making_ast.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/parse_making_ast.cpp.s
.PHONY : SRC/parse_making_ast.cpp.s

SRC/partial_map.o: SRC/partial_map.cpp.o

.PHONY : SRC/partial_map.o

# target to build an object file
SRC/partial_map.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/partial_map.cpp.o
.PHONY : SRC/partial_map.cpp.o

SRC/partial_map.i: SRC/partial_map.cpp.i

.PHONY : SRC/partial_map.i

# target to preprocess a source file
SRC/partial_map.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/partial_map.cpp.i
.PHONY : SRC/partial_map.cpp.i

SRC/partial_map.s: SRC/partial_map.cpp.s

.PHONY : SRC/partial_map.s

# target to generate assembly for a file
SRC/partial_map.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/partial_map.cpp.s
.PHONY : SRC/partial_map.cpp.s

SRC/read_blif.o: SRC/read_blif.cpp.o

.PHONY : SRC/read_blif.o

# target to build an object file
SRC/read_blif.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/read_blif.cpp.o
.PHONY : SRC/read_blif.cpp.o

SRC/read_blif.i: SRC/read_blif.cpp.i

.PHONY : SRC/read_blif.i

# target to preprocess a source file
SRC/read_blif.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/read_blif.cpp.i
.PHONY : SRC/read_blif.cpp.i

SRC/read_blif.s: SRC/read_blif.cpp.s

.PHONY : SRC/read_blif.s

# target to generate assembly for a file
SRC/read_blif.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/read_blif.cpp.s
.PHONY : SRC/read_blif.cpp.s

SRC/read_xml_config_file.o: SRC/read_xml_config_file.cpp.o

.PHONY : SRC/read_xml_config_file.o

# target to build an object file
SRC/read_xml_config_file.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/read_xml_config_file.cpp.o
.PHONY : SRC/read_xml_config_file.cpp.o

SRC/read_xml_config_file.i: SRC/read_xml_config_file.cpp.i

.PHONY : SRC/read_xml_config_file.i

# target to preprocess a source file
SRC/read_xml_config_file.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/read_xml_config_file.cpp.i
.PHONY : SRC/read_xml_config_file.cpp.i

SRC/read_xml_config_file.s: SRC/read_xml_config_file.cpp.s

.PHONY : SRC/read_xml_config_file.s

# target to generate assembly for a file
SRC/read_xml_config_file.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/read_xml_config_file.cpp.s
.PHONY : SRC/read_xml_config_file.cpp.s

SRC/simulate_blif.o: SRC/simulate_blif.cpp.o

.PHONY : SRC/simulate_blif.o

# target to build an object file
SRC/simulate_blif.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/simulate_blif.cpp.o
.PHONY : SRC/simulate_blif.cpp.o

SRC/simulate_blif.i: SRC/simulate_blif.cpp.i

.PHONY : SRC/simulate_blif.i

# target to preprocess a source file
SRC/simulate_blif.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/simulate_blif.cpp.i
.PHONY : SRC/simulate_blif.cpp.i

SRC/simulate_blif.s: SRC/simulate_blif.cpp.s

.PHONY : SRC/simulate_blif.s

# target to generate assembly for a file
SRC/simulate_blif.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/simulate_blif.cpp.s
.PHONY : SRC/simulate_blif.cpp.s

SRC/soft_logic_def_parser.o: SRC/soft_logic_def_parser.cpp.o

.PHONY : SRC/soft_logic_def_parser.o

# target to build an object file
SRC/soft_logic_def_parser.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/soft_logic_def_parser.cpp.o
.PHONY : SRC/soft_logic_def_parser.cpp.o

SRC/soft_logic_def_parser.i: SRC/soft_logic_def_parser.cpp.i

.PHONY : SRC/soft_logic_def_parser.i

# target to preprocess a source file
SRC/soft_logic_def_parser.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/soft_logic_def_parser.cpp.i
.PHONY : SRC/soft_logic_def_parser.cpp.i

SRC/soft_logic_def_parser.s: SRC/soft_logic_def_parser.cpp.s

.PHONY : SRC/soft_logic_def_parser.s

# target to generate assembly for a file
SRC/soft_logic_def_parser.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/soft_logic_def_parser.cpp.s
.PHONY : SRC/soft_logic_def_parser.cpp.s

SRC/string_cache.o: SRC/string_cache.cpp.o

.PHONY : SRC/string_cache.o

# target to build an object file
SRC/string_cache.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/string_cache.cpp.o
.PHONY : SRC/string_cache.cpp.o

SRC/string_cache.i: SRC/string_cache.cpp.i

.PHONY : SRC/string_cache.i

# target to preprocess a source file
SRC/string_cache.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/string_cache.cpp.i
.PHONY : SRC/string_cache.cpp.i

SRC/string_cache.s: SRC/string_cache.cpp.s

.PHONY : SRC/string_cache.s

# target to generate assembly for a file
SRC/string_cache.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/string_cache.cpp.s
.PHONY : SRC/string_cache.cpp.s

SRC/subtractions.o: SRC/subtractions.cpp.o

.PHONY : SRC/subtractions.o

# target to build an object file
SRC/subtractions.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/subtractions.cpp.o
.PHONY : SRC/subtractions.cpp.o

SRC/subtractions.i: SRC/subtractions.cpp.i

.PHONY : SRC/subtractions.i

# target to preprocess a source file
SRC/subtractions.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/subtractions.cpp.i
.PHONY : SRC/subtractions.cpp.i

SRC/subtractions.s: SRC/subtractions.cpp.s

.PHONY : SRC/subtractions.s

# target to generate assembly for a file
SRC/subtractions.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/subtractions.cpp.s
.PHONY : SRC/subtractions.cpp.s

SRC/verilog_preprocessor.o: SRC/verilog_preprocessor.cpp.o

.PHONY : SRC/verilog_preprocessor.o

# target to build an object file
SRC/verilog_preprocessor.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/verilog_preprocessor.cpp.o
.PHONY : SRC/verilog_preprocessor.cpp.o

SRC/verilog_preprocessor.i: SRC/verilog_preprocessor.cpp.i

.PHONY : SRC/verilog_preprocessor.i

# target to preprocess a source file
SRC/verilog_preprocessor.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/verilog_preprocessor.cpp.i
.PHONY : SRC/verilog_preprocessor.cpp.i

SRC/verilog_preprocessor.s: SRC/verilog_preprocessor.cpp.s

.PHONY : SRC/verilog_preprocessor.s

# target to generate assembly for a file
SRC/verilog_preprocessor.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/verilog_preprocessor.cpp.s
.PHONY : SRC/verilog_preprocessor.cpp.s

main.o: main.cpp.o

.PHONY : main.o

# target to build an object file
main.cpp.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/odin_II.dir/build.make ODIN_II/CMakeFiles/odin_II.dir/main.cpp.o
.PHONY : main.cpp.o

main.i: main.cpp.i

.PHONY : main.i

# target to preprocess a source file
main.cpp.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/odin_II.dir/build.make ODIN_II/CMakeFiles/odin_II.dir/main.cpp.i
.PHONY : main.cpp.i

main.s: main.cpp.s

.PHONY : main.s

# target to generate assembly for a file
main.cpp.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/odin_II.dir/build.make ODIN_II/CMakeFiles/odin_II.dir/main.cpp.s
.PHONY : main.cpp.s

verilog_bison.o: verilog_bison.c.o

.PHONY : verilog_bison.o

# target to build an object file
verilog_bison.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/verilog_bison.c.o
.PHONY : verilog_bison.c.o

verilog_bison.i: verilog_bison.c.i

.PHONY : verilog_bison.i

# target to preprocess a source file
verilog_bison.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/verilog_bison.c.i
.PHONY : verilog_bison.c.i

verilog_bison.s: verilog_bison.c.s

.PHONY : verilog_bison.s

# target to generate assembly for a file
verilog_bison.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/verilog_bison.c.s
.PHONY : verilog_bison.c.s

verilog_flex.o: verilog_flex.c.o

.PHONY : verilog_flex.o

# target to build an object file
verilog_flex.c.o:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/verilog_flex.c.o
.PHONY : verilog_flex.c.o

verilog_flex.i: verilog_flex.c.i

.PHONY : verilog_flex.i

# target to preprocess a source file
verilog_flex.c.i:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/verilog_flex.c.i
.PHONY : verilog_flex.c.i

verilog_flex.s: verilog_flex.c.s

.PHONY : verilog_flex.s

# target to generate assembly for a file
verilog_flex.c.s:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(MAKE) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/verilog_flex.c.s
.PHONY : verilog_flex.c.s

# Help Target
help:
	@echo "The following are some of the valid targets for this Makefile:"
	@echo "... all (the default if no target is provided)"
	@echo "... clean"
	@echo "... depend"
	@echo "... install/strip"
	@echo "... install"
	@echo "... odin_II"
	@echo "... libodin_ii"
	@echo "... install/local"
	@echo "... test"
	@echo "... list_install_components"
	@echo "... edit_cache"
	@echo "... rebuild_cache"
	@echo "... SRC/ace.o"
	@echo "... SRC/ace.i"
	@echo "... SRC/ace.s"
	@echo "... SRC/adders.o"
	@echo "... SRC/adders.i"
	@echo "... SRC/adders.s"
	@echo "... SRC/ast_elaborate.o"
	@echo "... SRC/ast_elaborate.i"
	@echo "... SRC/ast_elaborate.s"
	@echo "... SRC/ast_loop_unroll.o"
	@echo "... SRC/ast_loop_unroll.i"
	@echo "... SRC/ast_loop_unroll.s"
	@echo "... SRC/ast_util.o"
	@echo "... SRC/ast_util.i"
	@echo "... SRC/ast_util.s"
	@echo "... SRC/hard_blocks.o"
	@echo "... SRC/hard_blocks.i"
	@echo "... SRC/hard_blocks.s"
	@echo "... SRC/hashtable.o"
	@echo "... SRC/hashtable.i"
	@echo "... SRC/hashtable.s"
	@echo "... SRC/implicit_memory.o"
	@echo "... SRC/implicit_memory.i"
	@echo "... SRC/implicit_memory.s"
	@echo "... SRC/memories.o"
	@echo "... SRC/memories.i"
	@echo "... SRC/memories.s"
	@echo "... SRC/multipliers.o"
	@echo "... SRC/multipliers.i"
	@echo "... SRC/multipliers.s"
	@echo "... SRC/netlist_check.o"
	@echo "... SRC/netlist_check.i"
	@echo "... SRC/netlist_check.s"
	@echo "... SRC/netlist_cleanup.o"
	@echo "... SRC/netlist_cleanup.i"
	@echo "... SRC/netlist_cleanup.s"
	@echo "... SRC/netlist_create_from_ast.o"
	@echo "... SRC/netlist_create_from_ast.i"
	@echo "... SRC/netlist_create_from_ast.s"
	@echo "... SRC/netlist_utils.o"
	@echo "... SRC/netlist_utils.i"
	@echo "... SRC/netlist_utils.s"
	@echo "... SRC/netlist_visualizer.o"
	@echo "... SRC/netlist_visualizer.i"
	@echo "... SRC/netlist_visualizer.s"
	@echo "... SRC/node_creation_library.o"
	@echo "... SRC/node_creation_library.i"
	@echo "... SRC/node_creation_library.s"
	@echo "... SRC/odin_ii.o"
	@echo "... SRC/odin_ii.i"
	@echo "... SRC/odin_ii.s"
	@echo "... SRC/odin_util.o"
	@echo "... SRC/odin_util.i"
	@echo "... SRC/odin_util.s"
	@echo "... SRC/output_blif.o"
	@echo "... SRC/output_blif.i"
	@echo "... SRC/output_blif.s"
	@echo "... SRC/parse_making_ast.o"
	@echo "... SRC/parse_making_ast.i"
	@echo "... SRC/parse_making_ast.s"
	@echo "... SRC/partial_map.o"
	@echo "... SRC/partial_map.i"
	@echo "... SRC/partial_map.s"
	@echo "... SRC/read_blif.o"
	@echo "... SRC/read_blif.i"
	@echo "... SRC/read_blif.s"
	@echo "... SRC/read_xml_config_file.o"
	@echo "... SRC/read_xml_config_file.i"
	@echo "... SRC/read_xml_config_file.s"
	@echo "... SRC/simulate_blif.o"
	@echo "... SRC/simulate_blif.i"
	@echo "... SRC/simulate_blif.s"
	@echo "... SRC/soft_logic_def_parser.o"
	@echo "... SRC/soft_logic_def_parser.i"
	@echo "... SRC/soft_logic_def_parser.s"
	@echo "... SRC/string_cache.o"
	@echo "... SRC/string_cache.i"
	@echo "... SRC/string_cache.s"
	@echo "... SRC/subtractions.o"
	@echo "... SRC/subtractions.i"
	@echo "... SRC/subtractions.s"
	@echo "... SRC/verilog_preprocessor.o"
	@echo "... SRC/verilog_preprocessor.i"
	@echo "... SRC/verilog_preprocessor.s"
	@echo "... main.o"
	@echo "... main.i"
	@echo "... main.s"
	@echo "... verilog_bison.o"
	@echo "... verilog_bison.i"
	@echo "... verilog_bison.s"
	@echo "... verilog_flex.o"
	@echo "... verilog_flex.i"
	@echo "... verilog_flex.s"
.PHONY : help



#=============================================================================
# Special targets to cleanup operation of make.

# Special rule to run CMake to check the build system integrity.
# No rule that depends on this can have commands that come from listfiles
# because they might be regenerated.
cmake_check_build_system:
	cd /home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0
.PHONY : cmake_check_build_system

