Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap axi_dwidth_converter_v2_1_18 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_dwidth_converter_v2_1_18 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 13:06:32 on May 03,2019
vlog -64 "+incdir+/home/dmonk/.cxl.ip/incl" -work axi_dwidth_converter_v2_1_18 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_dwidth_converter_v2_1_18/.cxl.verilog.axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18.lin64.cmf 
-- Compiling module axi_dwidth_converter_v2_1_18_a_downsizer
-- Compiling module axi_dwidth_converter_v2_1_18_b_downsizer
-- Compiling module axi_dwidth_converter_v2_1_18_r_downsizer
-- Compiling module axi_dwidth_converter_v2_1_18_w_downsizer
-- Compiling module axi_dwidth_converter_v2_1_18_axi_downsizer
-- Compiling module axi_dwidth_converter_v2_1_18_axi4lite_downsizer
-- Compiling module axi_dwidth_converter_v2_1_18_axi4lite_upsizer
-- Compiling module axi_dwidth_converter_v2_1_18_a_upsizer
-- Compiling module axi_dwidth_converter_v2_1_18_r_upsizer
-- Compiling module axi_dwidth_converter_v2_1_18_w_upsizer
-- Compiling module axi_dwidth_converter_v2_1_18_w_upsizer_pktfifo
-- Compiling module axi_dwidth_converter_v2_1_18_r_upsizer_pktfifo
-- Compiling module axi_dwidth_converter_v2_1_18_axi_upsizer
-- Compiling module axi_dwidth_converter_v2_1_18_top

Top level modules:
	axi_dwidth_converter_v2_1_18_top
End time: 13:06:32 on May 03,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
