Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 27 15:19:00 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGA_OV7670_Test_timing_summary_routed.rpt -pb VGA_OV7670_Test_timing_summary_routed.pb -rpx VGA_OV7670_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_OV7670_Test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (20)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (20)
-------------------------------
 There are 20 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.146        0.000                      0                   30        0.122        0.000                      0                   30        3.000        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
  ov7670_clk_clk_wiz_0    {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0       {0.000 20.000}     40.000          25.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1    {0.000 5.000}      10.000          100.000         
  ov7670_clk_clk_wiz_0_1  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0_1     {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_clk_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0            36.146        0.000                      0                   30        0.228        0.000                      0                   30       19.500        0.000                       0                    22  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  
  ov7670_clk_clk_wiz_0_1                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0_1          36.148        0.000                      0                   30        0.228        0.000                      0                   30       19.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0_1  vga_clk_clk_wiz_0         36.146        0.000                      0                   30        0.122        0.000                      0                   30  
vga_clk_clk_wiz_0    vga_clk_clk_wiz_0_1       36.146        0.000                      0                   30        0.122        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    U_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_clk_clk_wiz_0
  To Clock:  ov7670_clk_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_wiz/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.146ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.704ns (20.011%)  route 2.814ns (79.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.942     2.633    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    38.513    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.106    38.984    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.205    38.779    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.779    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                 36.146    

Slack (MET) :             36.146ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.704ns (20.011%)  route 2.814ns (79.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.942     2.633    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    38.513    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.106    38.984    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.205    38.779    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.779    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                 36.146    

Slack (MET) :             36.146ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.704ns (20.011%)  route 2.814ns (79.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.942     2.633    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    38.513    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.106    38.984    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.205    38.779    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.779    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                 36.146    

Slack (MET) :             36.289ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.704ns (20.840%)  route 2.674ns (79.160%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.802     2.494    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism              0.580    39.093    
                         clock uncertainty           -0.106    38.987    
    SLICE_X1Y31          FDCE (Setup_fdce_C_CE)      -0.205    38.782    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                 36.289    

Slack (MET) :             36.289ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.704ns (20.840%)  route 2.674ns (79.160%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.802     2.494    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism              0.580    39.093    
                         clock uncertainty           -0.106    38.987    
    SLICE_X1Y31          FDCE (Setup_fdce_C_CE)      -0.205    38.782    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                 36.289    

Slack (MET) :             36.289ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.704ns (20.840%)  route 2.674ns (79.160%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.802     2.494    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism              0.580    39.093    
                         clock uncertainty           -0.106    38.987    
    SLICE_X1Y31          FDCE (Setup_fdce_C_CE)      -0.205    38.782    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                 36.289    

Slack (MET) :             36.393ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.828ns (23.446%)  route 2.704ns (76.554%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 r  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 f  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.831     2.523    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X0Y31          LUT3 (Prop_lut3_I0_O)        0.124     2.647 r  U_VGA_Controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.647    U_VGA_Controller/U_Pixel_Counter/h_counter_1[1]
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism              0.602    39.115    
                         clock uncertainty           -0.106    39.009    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)        0.031    39.040    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         39.040    
                         arrival time                          -2.647    
  -------------------------------------------------------------------
                         slack                                 36.393    

Slack (MET) :             36.447ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.704ns (21.636%)  route 2.550ns (78.364%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.678     2.369    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.578    39.091    
                         clock uncertainty           -0.106    38.985    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    38.816    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.816    
                         arrival time                          -2.369    
  -------------------------------------------------------------------
                         slack                                 36.447    

Slack (MET) :             36.447ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.704ns (21.636%)  route 2.550ns (78.364%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.678     2.369    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism              0.578    39.091    
                         clock uncertainty           -0.106    38.985    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    38.816    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.816    
                         arrival time                          -2.369    
  -------------------------------------------------------------------
                         slack                                 36.447    

Slack (MET) :             36.452ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.828ns (23.838%)  route 2.645ns (76.162%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 r  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 f  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.773     2.465    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.589 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.589    U_VGA_Controller/U_Pixel_Counter/h_counter_1[4]
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism              0.602    39.115    
                         clock uncertainty           -0.106    39.009    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)        0.032    39.041    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         39.041    
                         arrival time                          -2.589    
  -------------------------------------------------------------------
                         slack                                 36.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.593    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=3, routed)           0.134    -0.318    U_VGA_Controller/U_Pixel_Counter/v_counter[8]
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.045    -0.273 r  U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1_n_0
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.833    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X1Y31          FDCE (Hold_fdce_C_D)         0.092    -0.501    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.966%)  route 0.146ns (44.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.594    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=5, routed)           0.146    -0.307    U_VGA_Controller/U_Pixel_Counter/v_counter[4]
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.045    -0.262 r  U_VGA_Controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    U_VGA_Controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.856    -0.834    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.091    -0.503    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.593    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=5, routed)           0.186    -0.243    U_VGA_Controller/U_Pixel_Counter/v_counter[6]
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.043    -0.200 r  U_VGA_Controller/U_Pixel_Counter/v_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    U_VGA_Controller/U_Pixel_Counter/v_counter[7]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.833    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.131    -0.462    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.427%)  route 0.169ns (47.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.594    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.169    -0.285    U_VGA_Controller/U_Pixel_Counter/v_counter[0]
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.240 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.856    -0.834    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.092    -0.502    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.593    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/Q
                         net (fo=3, routed)           0.173    -0.279    U_VGA_Controller/U_Pixel_Counter/h_counter[4]
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    U_VGA_Controller/U_Pixel_Counter/h_counter_1[4]
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.833    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.092    -0.501    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.184ns (48.287%)  route 0.197ns (51.713%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.586    -0.595    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=7, routed)           0.197    -0.257    U_VGA_Controller/U_Pixel_Counter/h_counter[5]
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.043    -0.214 r  U_VGA_Controller/U_Pixel_Counter/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    U_VGA_Controller/U_Pixel_Counter/h_counter_1[7]
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.855    -0.835    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.107    -0.488    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.593    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=5, routed)           0.186    -0.243    U_VGA_Controller/U_Pixel_Counter/v_counter[6]
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.045    -0.198 r  U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.833    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.120    -0.473    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.921%)  route 0.200ns (49.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.594    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=6, routed)           0.200    -0.231    U_VGA_Controller/U_Pixel_Counter/v_counter[2]
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.043    -0.188 r  U_VGA_Controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    U_VGA_Controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.856    -0.834    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.131    -0.463    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.594    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=6, routed)           0.200    -0.231    U_VGA_Controller/U_Pixel_Counter/v_counter[2]
    SLICE_X2Y30          LUT4 (Prop_lut4_I1_O)        0.045    -0.186 r  U_VGA_Controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    U_VGA_Controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.856    -0.834    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.120    -0.474    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.652%)  route 0.196ns (51.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.586    -0.595    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=6, routed)           0.196    -0.258    U_VGA_Controller/U_Pixel_Counter/h_counter[9]
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.045    -0.213 r  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    U_VGA_Controller/U_Pixel_Counter/h_counter_1[9]
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.855    -0.835    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.092    -0.503    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    U_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y29      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y29      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y29      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    U_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_clk_clk_wiz_0_1
  To Clock:  ov7670_clk_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_wiz/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.148ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.704ns (20.011%)  route 2.814ns (79.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.942     2.633    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    38.513    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.104    38.987    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.205    38.782    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                 36.148    

Slack (MET) :             36.148ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.704ns (20.011%)  route 2.814ns (79.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.942     2.633    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    38.513    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.104    38.987    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.205    38.782    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                 36.148    

Slack (MET) :             36.148ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.704ns (20.011%)  route 2.814ns (79.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.942     2.633    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    38.513    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.104    38.987    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.205    38.782    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                 36.148    

Slack (MET) :             36.291ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.704ns (20.840%)  route 2.674ns (79.160%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.802     2.494    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism              0.580    39.093    
                         clock uncertainty           -0.104    38.990    
    SLICE_X1Y31          FDCE (Setup_fdce_C_CE)      -0.205    38.785    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                 36.291    

Slack (MET) :             36.291ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.704ns (20.840%)  route 2.674ns (79.160%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.802     2.494    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism              0.580    39.093    
                         clock uncertainty           -0.104    38.990    
    SLICE_X1Y31          FDCE (Setup_fdce_C_CE)      -0.205    38.785    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                 36.291    

Slack (MET) :             36.291ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.704ns (20.840%)  route 2.674ns (79.160%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.802     2.494    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism              0.580    39.093    
                         clock uncertainty           -0.104    38.990    
    SLICE_X1Y31          FDCE (Setup_fdce_C_CE)      -0.205    38.785    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                 36.291    

Slack (MET) :             36.396ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.828ns (23.446%)  route 2.704ns (76.554%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 r  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 f  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.831     2.523    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X0Y31          LUT3 (Prop_lut3_I0_O)        0.124     2.647 r  U_VGA_Controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.647    U_VGA_Controller/U_Pixel_Counter/h_counter_1[1]
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism              0.602    39.115    
                         clock uncertainty           -0.104    39.012    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)        0.031    39.043    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         39.043    
                         arrival time                          -2.647    
  -------------------------------------------------------------------
                         slack                                 36.396    

Slack (MET) :             36.449ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.704ns (21.636%)  route 2.550ns (78.364%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.678     2.369    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.578    39.091    
                         clock uncertainty           -0.104    38.988    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    38.819    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.819    
                         arrival time                          -2.369    
  -------------------------------------------------------------------
                         slack                                 36.449    

Slack (MET) :             36.449ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.704ns (21.636%)  route 2.550ns (78.364%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.678     2.369    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism              0.578    39.091    
                         clock uncertainty           -0.104    38.988    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    38.819    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.819    
                         arrival time                          -2.369    
  -------------------------------------------------------------------
                         slack                                 36.449    

Slack (MET) :             36.455ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.828ns (23.838%)  route 2.645ns (76.162%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 r  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 f  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.773     2.465    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.589 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.589    U_VGA_Controller/U_Pixel_Counter/h_counter_1[4]
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism              0.602    39.115    
                         clock uncertainty           -0.104    39.012    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)        0.032    39.044    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         39.044    
                         arrival time                          -2.589    
  -------------------------------------------------------------------
                         slack                                 36.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.593    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=3, routed)           0.134    -0.318    U_VGA_Controller/U_Pixel_Counter/v_counter[8]
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.045    -0.273 r  U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1_n_0
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.833    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X1Y31          FDCE (Hold_fdce_C_D)         0.092    -0.501    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.966%)  route 0.146ns (44.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.594    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=5, routed)           0.146    -0.307    U_VGA_Controller/U_Pixel_Counter/v_counter[4]
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.045    -0.262 r  U_VGA_Controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    U_VGA_Controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.856    -0.834    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.091    -0.503    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.593    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=5, routed)           0.186    -0.243    U_VGA_Controller/U_Pixel_Counter/v_counter[6]
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.043    -0.200 r  U_VGA_Controller/U_Pixel_Counter/v_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    U_VGA_Controller/U_Pixel_Counter/v_counter[7]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.833    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.131    -0.462    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.427%)  route 0.169ns (47.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.594    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.169    -0.285    U_VGA_Controller/U_Pixel_Counter/v_counter[0]
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.240 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.856    -0.834    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.092    -0.502    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.593    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/Q
                         net (fo=3, routed)           0.173    -0.279    U_VGA_Controller/U_Pixel_Counter/h_counter[4]
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    U_VGA_Controller/U_Pixel_Counter/h_counter_1[4]
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.833    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.092    -0.501    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.184ns (48.287%)  route 0.197ns (51.713%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.586    -0.595    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=7, routed)           0.197    -0.257    U_VGA_Controller/U_Pixel_Counter/h_counter[5]
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.043    -0.214 r  U_VGA_Controller/U_Pixel_Counter/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    U_VGA_Controller/U_Pixel_Counter/h_counter_1[7]
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.855    -0.835    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.107    -0.488    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.593    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=5, routed)           0.186    -0.243    U_VGA_Controller/U_Pixel_Counter/v_counter[6]
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.045    -0.198 r  U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.833    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.120    -0.473    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.921%)  route 0.200ns (49.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.594    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=6, routed)           0.200    -0.231    U_VGA_Controller/U_Pixel_Counter/v_counter[2]
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.043    -0.188 r  U_VGA_Controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    U_VGA_Controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.856    -0.834    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.131    -0.463    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.594    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=6, routed)           0.200    -0.231    U_VGA_Controller/U_Pixel_Counter/v_counter[2]
    SLICE_X2Y30          LUT4 (Prop_lut4_I1_O)        0.045    -0.186 r  U_VGA_Controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    U_VGA_Controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.856    -0.834    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.120    -0.474    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.652%)  route 0.196ns (51.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.586    -0.595    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=6, routed)           0.196    -0.258    U_VGA_Controller/U_Pixel_Counter/h_counter[9]
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.045    -0.213 r  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    U_VGA_Controller/U_Pixel_Counter/h_counter_1[9]
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.855    -0.835    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.092    -0.503    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    U_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y29      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y29      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y29      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.146ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.704ns (20.011%)  route 2.814ns (79.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.942     2.633    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    38.513    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.106    38.984    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.205    38.779    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.779    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                 36.146    

Slack (MET) :             36.146ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.704ns (20.011%)  route 2.814ns (79.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.942     2.633    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    38.513    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.106    38.984    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.205    38.779    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.779    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                 36.146    

Slack (MET) :             36.146ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.704ns (20.011%)  route 2.814ns (79.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.942     2.633    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    38.513    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.106    38.984    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.205    38.779    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.779    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                 36.146    

Slack (MET) :             36.289ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.704ns (20.840%)  route 2.674ns (79.160%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.802     2.494    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism              0.580    39.093    
                         clock uncertainty           -0.106    38.987    
    SLICE_X1Y31          FDCE (Setup_fdce_C_CE)      -0.205    38.782    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                 36.289    

Slack (MET) :             36.289ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.704ns (20.840%)  route 2.674ns (79.160%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.802     2.494    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism              0.580    39.093    
                         clock uncertainty           -0.106    38.987    
    SLICE_X1Y31          FDCE (Setup_fdce_C_CE)      -0.205    38.782    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                 36.289    

Slack (MET) :             36.289ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.704ns (20.840%)  route 2.674ns (79.160%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.802     2.494    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism              0.580    39.093    
                         clock uncertainty           -0.106    38.987    
    SLICE_X1Y31          FDCE (Setup_fdce_C_CE)      -0.205    38.782    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                 36.289    

Slack (MET) :             36.393ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.828ns (23.446%)  route 2.704ns (76.554%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 r  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 f  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.831     2.523    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X0Y31          LUT3 (Prop_lut3_I0_O)        0.124     2.647 r  U_VGA_Controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.647    U_VGA_Controller/U_Pixel_Counter/h_counter_1[1]
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism              0.602    39.115    
                         clock uncertainty           -0.106    39.009    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)        0.031    39.040    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         39.040    
                         arrival time                          -2.647    
  -------------------------------------------------------------------
                         slack                                 36.393    

Slack (MET) :             36.447ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.704ns (21.636%)  route 2.550ns (78.364%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.678     2.369    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.578    39.091    
                         clock uncertainty           -0.106    38.985    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    38.816    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.816    
                         arrival time                          -2.369    
  -------------------------------------------------------------------
                         slack                                 36.447    

Slack (MET) :             36.447ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.704ns (21.636%)  route 2.550ns (78.364%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.678     2.369    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism              0.578    39.091    
                         clock uncertainty           -0.106    38.985    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    38.816    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.816    
                         arrival time                          -2.369    
  -------------------------------------------------------------------
                         slack                                 36.447    

Slack (MET) :             36.452ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.828ns (23.838%)  route 2.645ns (76.162%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 r  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 f  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.773     2.465    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.589 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.589    U_VGA_Controller/U_Pixel_Counter/h_counter_1[4]
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism              0.602    39.115    
                         clock uncertainty           -0.106    39.009    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)        0.032    39.041    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         39.041    
                         arrival time                          -2.589    
  -------------------------------------------------------------------
                         slack                                 36.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.593    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=3, routed)           0.134    -0.318    U_VGA_Controller/U_Pixel_Counter/v_counter[8]
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.045    -0.273 r  U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1_n_0
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.833    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.106    -0.487    
    SLICE_X1Y31          FDCE (Hold_fdce_C_D)         0.092    -0.395    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.966%)  route 0.146ns (44.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.594    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=5, routed)           0.146    -0.307    U_VGA_Controller/U_Pixel_Counter/v_counter[4]
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.045    -0.262 r  U_VGA_Controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    U_VGA_Controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.856    -0.834    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.106    -0.488    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.091    -0.397    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.593    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=5, routed)           0.186    -0.243    U_VGA_Controller/U_Pixel_Counter/v_counter[6]
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.043    -0.200 r  U_VGA_Controller/U_Pixel_Counter/v_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    U_VGA_Controller/U_Pixel_Counter/v_counter[7]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.833    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.106    -0.487    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.131    -0.356    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.427%)  route 0.169ns (47.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.594    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.169    -0.285    U_VGA_Controller/U_Pixel_Counter/v_counter[0]
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.240 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.856    -0.834    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.106    -0.488    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.092    -0.396    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.593    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/Q
                         net (fo=3, routed)           0.173    -0.279    U_VGA_Controller/U_Pixel_Counter/h_counter[4]
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    U_VGA_Controller/U_Pixel_Counter/h_counter_1[4]
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.833    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.106    -0.487    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.092    -0.395    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.184ns (48.287%)  route 0.197ns (51.713%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.586    -0.595    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=7, routed)           0.197    -0.257    U_VGA_Controller/U_Pixel_Counter/h_counter[5]
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.043    -0.214 r  U_VGA_Controller/U_Pixel_Counter/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    U_VGA_Controller/U_Pixel_Counter/h_counter_1[7]
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.855    -0.835    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.106    -0.489    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.107    -0.382    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.593    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=5, routed)           0.186    -0.243    U_VGA_Controller/U_Pixel_Counter/v_counter[6]
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.045    -0.198 r  U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.833    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.106    -0.487    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.120    -0.367    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.921%)  route 0.200ns (49.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.594    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=6, routed)           0.200    -0.231    U_VGA_Controller/U_Pixel_Counter/v_counter[2]
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.043    -0.188 r  U_VGA_Controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    U_VGA_Controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.856    -0.834    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.106    -0.488    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.131    -0.357    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.594    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=6, routed)           0.200    -0.231    U_VGA_Controller/U_Pixel_Counter/v_counter[2]
    SLICE_X2Y30          LUT4 (Prop_lut4_I1_O)        0.045    -0.186 r  U_VGA_Controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    U_VGA_Controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.856    -0.834    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.106    -0.488    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.120    -0.368    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.652%)  route 0.196ns (51.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.586    -0.595    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=6, routed)           0.196    -0.258    U_VGA_Controller/U_Pixel_Counter/h_counter[9]
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.045    -0.213 r  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    U_VGA_Controller/U_Pixel_Counter/h_counter_1[9]
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.855    -0.835    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.106    -0.489    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.092    -0.397    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.146ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.704ns (20.011%)  route 2.814ns (79.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.942     2.633    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    38.513    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.106    38.984    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.205    38.779    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.779    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                 36.146    

Slack (MET) :             36.146ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.704ns (20.011%)  route 2.814ns (79.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.942     2.633    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    38.513    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.106    38.984    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.205    38.779    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.779    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                 36.146    

Slack (MET) :             36.146ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.704ns (20.011%)  route 2.814ns (79.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.942     2.633    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    38.513    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.106    38.984    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.205    38.779    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.779    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                 36.146    

Slack (MET) :             36.289ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.704ns (20.840%)  route 2.674ns (79.160%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.802     2.494    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism              0.580    39.093    
                         clock uncertainty           -0.106    38.987    
    SLICE_X1Y31          FDCE (Setup_fdce_C_CE)      -0.205    38.782    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                 36.289    

Slack (MET) :             36.289ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.704ns (20.840%)  route 2.674ns (79.160%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.802     2.494    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism              0.580    39.093    
                         clock uncertainty           -0.106    38.987    
    SLICE_X1Y31          FDCE (Setup_fdce_C_CE)      -0.205    38.782    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                 36.289    

Slack (MET) :             36.289ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.704ns (20.840%)  route 2.674ns (79.160%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.802     2.494    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism              0.580    39.093    
                         clock uncertainty           -0.106    38.987    
    SLICE_X1Y31          FDCE (Setup_fdce_C_CE)      -0.205    38.782    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                 36.289    

Slack (MET) :             36.393ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.828ns (23.446%)  route 2.704ns (76.554%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 r  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 f  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.831     2.523    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X0Y31          LUT3 (Prop_lut3_I0_O)        0.124     2.647 r  U_VGA_Controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.647    U_VGA_Controller/U_Pixel_Counter/h_counter_1[1]
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism              0.602    39.115    
                         clock uncertainty           -0.106    39.009    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)        0.031    39.040    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         39.040    
                         arrival time                          -2.647    
  -------------------------------------------------------------------
                         slack                                 36.393    

Slack (MET) :             36.447ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.704ns (21.636%)  route 2.550ns (78.364%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.678     2.369    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.578    39.091    
                         clock uncertainty           -0.106    38.985    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    38.816    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.816    
                         arrival time                          -2.369    
  -------------------------------------------------------------------
                         slack                                 36.447    

Slack (MET) :             36.447ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.704ns (21.636%)  route 2.550ns (78.364%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 f  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.678     2.369    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism              0.578    39.091    
                         clock uncertainty           -0.106    38.985    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    38.816    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.816    
                         arrival time                          -2.369    
  -------------------------------------------------------------------
                         slack                                 36.447    

Slack (MET) :             36.452ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.828ns (23.838%)  route 2.645ns (76.162%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.885    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.429 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     0.465    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.124     0.589 r  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.979     1.568    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.692 f  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_2/O
                         net (fo=14, routed)          0.773     2.465    U_VGA_Controller/U_Pixel_Counter/v_counter_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.589 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.589    U_VGA_Controller/U_Pixel_Counter/h_counter_1[4]
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    38.514    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism              0.602    39.115    
                         clock uncertainty           -0.106    39.009    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)        0.032    39.041    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         39.041    
                         arrival time                          -2.589    
  -------------------------------------------------------------------
                         slack                                 36.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.593    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=3, routed)           0.134    -0.318    U_VGA_Controller/U_Pixel_Counter/v_counter[8]
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.045    -0.273 r  U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1_n_0
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.833    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.106    -0.487    
    SLICE_X1Y31          FDCE (Hold_fdce_C_D)         0.092    -0.395    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.966%)  route 0.146ns (44.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.594    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=5, routed)           0.146    -0.307    U_VGA_Controller/U_Pixel_Counter/v_counter[4]
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.045    -0.262 r  U_VGA_Controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    U_VGA_Controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.856    -0.834    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.106    -0.488    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.091    -0.397    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.593    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=5, routed)           0.186    -0.243    U_VGA_Controller/U_Pixel_Counter/v_counter[6]
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.043    -0.200 r  U_VGA_Controller/U_Pixel_Counter/v_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    U_VGA_Controller/U_Pixel_Counter/v_counter[7]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.833    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.106    -0.487    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.131    -0.356    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.427%)  route 0.169ns (47.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.594    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.169    -0.285    U_VGA_Controller/U_Pixel_Counter/v_counter[0]
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.240 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.856    -0.834    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X1Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.106    -0.488    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.092    -0.396    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.593    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/Q
                         net (fo=3, routed)           0.173    -0.279    U_VGA_Controller/U_Pixel_Counter/h_counter[4]
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    U_VGA_Controller/U_Pixel_Counter/h_counter_1[4]
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.833    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.106    -0.487    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.092    -0.395    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.184ns (48.287%)  route 0.197ns (51.713%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.586    -0.595    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=7, routed)           0.197    -0.257    U_VGA_Controller/U_Pixel_Counter/h_counter[5]
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.043    -0.214 r  U_VGA_Controller/U_Pixel_Counter/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    U_VGA_Controller/U_Pixel_Counter/h_counter_1[7]
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.855    -0.835    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.106    -0.489    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.107    -0.382    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.593    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=5, routed)           0.186    -0.243    U_VGA_Controller/U_Pixel_Counter/v_counter[6]
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.045    -0.198 r  U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.833    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y31          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.106    -0.487    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.120    -0.367    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.921%)  route 0.200ns (49.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.594    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=6, routed)           0.200    -0.231    U_VGA_Controller/U_Pixel_Counter/v_counter[2]
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.043    -0.188 r  U_VGA_Controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    U_VGA_Controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.856    -0.834    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.106    -0.488    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.131    -0.357    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.594    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=6, routed)           0.200    -0.231    U_VGA_Controller/U_Pixel_Counter/v_counter[2]
    SLICE_X2Y30          LUT4 (Prop_lut4_I1_O)        0.045    -0.186 r  U_VGA_Controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    U_VGA_Controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.856    -0.834    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X2Y30          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.106    -0.488    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.120    -0.368    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.652%)  route 0.196ns (51.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.586    -0.595    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=6, routed)           0.196    -0.258    U_VGA_Controller/U_Pixel_Counter/h_counter[9]
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.045    -0.213 r  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    U_VGA_Controller/U_Pixel_Counter/h_counter_1[9]
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.855    -0.835    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X0Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.106    -0.489    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.092    -0.397    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.184    





