strict digraph "" {
	node [label="\N"];
	"720:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0b053e0cd0>",
		clk_sens=False,
		fillcolor=gold,
		label="720:AL",
		sens="['sclk', 'rstn']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['cnt128d_rd_valid', 'rstn']"];
	"721:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0b053e0e90>",
		fillcolor=springgreen,
		label="721:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"720:AL" -> "721:IF"	 [cond="[]",
		lineno=None];
	"722:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0b053e03d0>",
		fillcolor=firebrick,
		label="722:NS
mem_valid <= #1 cnt128d_rd_valid;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0b053e03d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"721:IF" -> "722:NS"	 [cond="['rstn']",
		label="!((!rstn))",
		lineno=721];
	"721:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0b053cdd90>",
		fillcolor=firebrick,
		label="721:NS
mem_valid <= #1 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0b053cdd90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"721:IF" -> "721:NS"	 [cond="['rstn']",
		label="(!rstn)",
		lineno=721];
	"Leaf_720:AL"	 [def_var="['mem_valid']",
		label="Leaf_720:AL"];
	"722:NS" -> "Leaf_720:AL"	 [cond="[]",
		lineno=None];
	"721:NS" -> "Leaf_720:AL"	 [cond="[]",
		lineno=None];
}
