// Seed: 2827214373
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output id_4,
    input id_5,
    output tri1 id_6,
    input logic id_7,
    input logic id_8,
    input id_9,
    output id_10,
    input wire id_11,
    input logic id_12,
    input logic id_13,
    input id_14,
    input logic id_15,
    input logic id_16,
    input logic id_17,
    input logic id_18
);
  type_34(
      id_3, id_11[1'b0]
  );
  logic id_19;
  assign id_6[1'b0 : 1+1'h0] = 1;
  logic id_20;
  logic id_21;
endmodule
`define pp_19 0
