    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_tb_only_loops_buf2out_read_1_ranges_0"] = 65535
    config["strg_ub_tb_only_loops_buf2out_read_1_ranges_1"] = 65535
    config["strg_ub_tb_only_loops_buf2out_read_1_ranges_2"] = 65535
    config["strg_ub_tb_only_loops_buf2out_read_1_ranges_3"] = 65535
    config["strg_ub_tb_only_loops_buf2out_read_1_ranges_4"] = 65535
    config["strg_ub_tb_only_loops_buf2out_read_1_ranges_5"] = 65535
    config["strg_ub_sram_only_input_addr_gen_1_strides_0"] = 366
    config["strg_ub_sram_only_input_addr_gen_1_strides_1"] = 290
    config["strg_ub_sram_only_input_addr_gen_1_strides_2"] = 511
    config["strg_ub_sram_only_input_addr_gen_1_strides_3"] = 511
    config["strg_ub_sram_only_input_addr_gen_1_strides_4"] = 511
    config["strg_ub_sram_only_input_addr_gen_1_strides_5"] = 511
    config["strg_ub_sram_only_output_addr_gen_0_strides_0"] = 253
    config["strg_ub_sram_only_output_addr_gen_0_strides_1"] = 498
    config["strg_ub_sram_only_output_addr_gen_0_strides_2"] = 266
    config["strg_ub_sram_only_output_addr_gen_0_strides_3"] = 194
    config["strg_ub_sram_only_output_addr_gen_0_strides_4"] = 511
    config["strg_ub_sram_only_output_addr_gen_0_strides_5"] = 511
    config["strg_ub_tb_only_tb_read_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_tb_only_tb_read_sched_gen_0_sched_addr_gen_strides_1"] = 1
    config["strg_ub_tb_only_tb_read_sched_gen_0_sched_addr_gen_strides_2"] = 1
    config["strg_ub_tb_only_tb_read_sched_gen_0_sched_addr_gen_strides_3"] = 1
    config["strg_ub_tb_only_tb_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_tb_only_tb_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_sram_tb_shared_output_sched_gen_1_sched_addr_gen_strides_0"] = 1
    config["strg_ub_sram_tb_shared_output_sched_gen_1_sched_addr_gen_strides_1"] = 8179
    config["strg_ub_sram_tb_shared_output_sched_gen_1_sched_addr_gen_strides_2"] = 1
    config["strg_ub_sram_tb_shared_output_sched_gen_1_sched_addr_gen_strides_3"] = 65535
    config["strg_ub_sram_tb_shared_output_sched_gen_1_sched_addr_gen_strides_4"] = 65535
    config["strg_ub_sram_tb_shared_output_sched_gen_1_sched_addr_gen_strides_5"] = 65535
    config["strg_ub_tb_only_tb_write_addr_gen_0_strides_0"] = 14
    config["strg_ub_tb_only_tb_write_addr_gen_0_strides_1"] = 15
    config["strg_ub_tb_only_tb_write_addr_gen_0_strides_2"] = 15
    config["strg_ub_tb_only_tb_write_addr_gen_0_strides_3"] = 15
    config["strg_ub_tb_only_tb_write_addr_gen_0_strides_4"] = 14
    config["strg_ub_tb_only_tb_write_addr_gen_0_strides_5"] = 14
    config["strg_ub_sram_only_input_addr_gen_0_strides_0"] = 432
    config["strg_ub_sram_only_input_addr_gen_0_strides_1"] = 153
    config["strg_ub_sram_only_input_addr_gen_0_strides_2"] = 140
    config["strg_ub_sram_only_input_addr_gen_0_strides_3"] = 348
    config["strg_ub_sram_only_input_addr_gen_0_strides_4"] = 511
    config["strg_ub_sram_only_input_addr_gen_0_strides_5"] = 511
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 32765
    config["strg_ub_sram_tb_shared_output_sched_gen_0_sched_addr_gen_starting_addr"] = 2
    config["strg_ub_tb_only_loops_buf2out_read_1_dimensionality"] = 8
    config["strg_ub_sram_only_output_addr_gen_1_starting_addr"] = 423
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 2
    config["strg_ub_sram_only_output_addr_gen_0_starting_addr"] = 490
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 15
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 2
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 14
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 2
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 15
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 3
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 15
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 15
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 15
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_tb_only_tb_read_sched_gen_1_sched_addr_gen_strides_0"] = 65535
    config["strg_ub_tb_only_tb_read_sched_gen_1_sched_addr_gen_strides_1"] = 65535
    config["strg_ub_tb_only_tb_read_sched_gen_1_sched_addr_gen_strides_2"] = 65535
    config["strg_ub_tb_only_tb_read_sched_gen_1_sched_addr_gen_strides_3"] = 65535
    config["strg_ub_tb_only_tb_read_sched_gen_1_sched_addr_gen_strides_4"] = 65535
    config["strg_ub_tb_only_tb_read_sched_gen_1_sched_addr_gen_strides_5"] = 65535
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 1
    config["strg_ub_sram_only_output_addr_gen_1_strides_0"] = 42
    config["strg_ub_sram_only_output_addr_gen_1_strides_1"] = 238
    config["strg_ub_sram_only_output_addr_gen_1_strides_2"] = 511
    config["strg_ub_sram_only_output_addr_gen_1_strides_3"] = 511
    config["strg_ub_sram_only_output_addr_gen_1_strides_4"] = 511
    config["strg_ub_sram_only_output_addr_gen_1_strides_5"] = 511
    config["strg_ub_tb_only_tb_read_addr_gen_0_strides_0"] = 14
    config["strg_ub_tb_only_tb_read_addr_gen_0_strides_1"] = 15
    config["strg_ub_tb_only_tb_read_addr_gen_0_strides_2"] = 9
    config["strg_ub_tb_only_tb_read_addr_gen_0_strides_3"] = 13
    config["strg_ub_tb_only_tb_read_addr_gen_0_strides_4"] = 15
    config["strg_ub_tb_only_tb_read_addr_gen_0_strides_5"] = 12
    config["strg_ub_tb_only_tb_read_sched_gen_1_enable"] = 0
    config["strg_ub_sram_tb_shared_output_sched_gen_1_sched_addr_gen_starting_addr"] = 4
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 5
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 15
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 15
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 15
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 15
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 15
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 15
    config["strg_ub_tb_only_loops_buf2out_read_0_ranges_0"] = 0
    config["strg_ub_tb_only_loops_buf2out_read_0_ranges_1"] = 0
    config["strg_ub_tb_only_loops_buf2out_read_0_ranges_2"] = 0
    config["strg_ub_tb_only_loops_buf2out_read_0_ranges_3"] = 32
    config["strg_ub_tb_only_loops_buf2out_read_0_ranges_4"] = 0
    config["strg_ub_tb_only_loops_buf2out_read_0_ranges_5"] = 35
    config["strg_ub_tb_only_tb_read_sched_gen_0_sched_addr_gen_starting_addr"] = 7
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 10
    config["strg_ub_sram_tb_shared_loops_buf2out_autovec_read_1_dimensionality"] = 1
    config["strg_ub_tb_only_tb_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 4
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 8
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_sram_tb_shared_output_sched_gen_1_enable"] = 1
    config["strg_ub_sram_tb_shared_loops_buf2out_autovec_read_0_ranges_0"] = 0
    config["strg_ub_sram_tb_shared_loops_buf2out_autovec_read_0_ranges_1"] = 0
    config["strg_ub_sram_tb_shared_loops_buf2out_autovec_read_0_ranges_2"] = 1
    config["strg_ub_sram_tb_shared_loops_buf2out_autovec_read_0_ranges_3"] = 72
    config["strg_ub_sram_tb_shared_loops_buf2out_autovec_read_0_ranges_4"] = 0
    config["strg_ub_sram_tb_shared_loops_buf2out_autovec_read_0_ranges_5"] = 32768
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_tb_only_tb_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 65535
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 65535
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 65535
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 65535
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 65535
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 65535
    config["strg_ub_tb_only_tb_read_addr_gen_0_starting_addr"] = 14
    config["strg_ub_sram_tb_shared_loops_buf2out_autovec_read_0_dimensionality"] = 8
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 5
    config["strg_ub_sram_only_input_addr_gen_1_starting_addr"] = 219
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 32
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 65535
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 65535
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 14
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 65535
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_tb_only_loops_buf2out_read_0_dimensionality"] = 6
    config["strg_ub_tb_only_tb_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_tb_only_tb_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_tb_only_tb_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_tb_only_tb_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_tb_only_tb_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_tb_only_tb_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_sram_tb_shared_output_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_sram_tb_shared_output_sched_gen_0_sched_addr_gen_strides_1"] = 2
    config["strg_ub_sram_tb_shared_output_sched_gen_0_sched_addr_gen_strides_2"] = 1
    config["strg_ub_sram_tb_shared_output_sched_gen_0_sched_addr_gen_strides_3"] = 2
    config["strg_ub_sram_tb_shared_output_sched_gen_0_sched_addr_gen_strides_4"] = 1
    config["strg_ub_sram_tb_shared_output_sched_gen_0_sched_addr_gen_strides_5"] = 3
    config["strg_ub_tb_only_tb_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_sram_tb_shared_loops_buf2out_autovec_read_1_ranges_0"] = 1
    config["strg_ub_sram_tb_shared_loops_buf2out_autovec_read_1_ranges_1"] = 65535
    config["strg_ub_sram_tb_shared_loops_buf2out_autovec_read_1_ranges_2"] = 65535
    config["strg_ub_sram_tb_shared_loops_buf2out_autovec_read_1_ranges_3"] = 65535
    config["strg_ub_sram_tb_shared_loops_buf2out_autovec_read_1_ranges_4"] = 65535
    config["strg_ub_sram_tb_shared_loops_buf2out_autovec_read_1_ranges_5"] = 65535
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_sram_only_input_addr_gen_0_starting_addr"] = 391
    config["strg_ub_tb_only_tb_read_sched_gen_1_sched_addr_gen_starting_addr"] = 32765
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 8
    config["strg_ub_sram_tb_shared_output_sched_gen_0_enable"] = 1
    config["strg_ub_tb_only_tb_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 12
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 6
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 2
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 3
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 2
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 1
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 41
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 65535
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 65535
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 2
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 2
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 2
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 1
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 65535
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 14
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 3
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 15
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 65535
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 65535
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 65535
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 65535
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 65535
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 65535
    config["strg_ub_tb_only_tb_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_tb_only_tb_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_tb_only_tb_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_tb_only_tb_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_tb_only_tb_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_tb_only_tb_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
