<profile>

<section name = "Vitis HLS Report for 'test_scalaire_Pipeline_main_loop'" level="0">
<item name = "Date">Mon Jan 24 01:56:49 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">mk1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.944 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2316, 2316, 11.580 us, 11.580 us, 2316, 2316, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- main_loop">2314, 2314, 20, 9, 9, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 31, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 564, 745, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 152, -</column>
<column name="Register">-, -, 153, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 6, 2, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_10_full_dsp_1_U1">fadd_32ns_32ns_32_10_full_dsp_1, 0, 2, 365, 421, 0</column>
<column name="fmul_32ns_32ns_32_8_max_dsp_1_U2">fmul_32ns_32ns_32_8_max_dsp_1, 0, 3, 199, 324, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln13_fu_126_p2">+, 0, 0, 14, 9, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln13_fu_120_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="ap_block_state2_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 10, 1, 10</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_tmp1_load">9, 2, 32, 64</column>
<column name="bus_A_blk_n_R">9, 2, 1, 2</column>
<column name="bus_B_blk_n_R">9, 2, 1, 2</column>
<column name="i_fu_58">9, 2, 9, 18</column>
<column name="tmp1_fu_54">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="bus_A_addr_read_reg_199">32, 0, 32, 0</column>
<column name="bus_B_addr_read_reg_204">32, 0, 32, 0</column>
<column name="i_fu_58">9, 0, 9, 0</column>
<column name="icmp_ln13_reg_195">1, 0, 1, 0</column>
<column name="icmp_ln13_reg_195_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp1_fu_54">32, 0, 32, 0</column>
<column name="tmp2_reg_219">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, test_scalaire_Pipeline_main_loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, test_scalaire_Pipeline_main_loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, test_scalaire_Pipeline_main_loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, test_scalaire_Pipeline_main_loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, test_scalaire_Pipeline_main_loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, test_scalaire_Pipeline_main_loop, return value</column>
<column name="m_axi_bus_B_AWVALID">out, 1, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_AWREADY">in, 1, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_AWADDR">out, 32, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_AWID">out, 1, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_AWLEN">out, 32, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_AWSIZE">out, 3, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_AWBURST">out, 2, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_AWLOCK">out, 2, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_AWCACHE">out, 4, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_AWPROT">out, 3, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_AWQOS">out, 4, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_AWREGION">out, 4, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_AWUSER">out, 1, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_WVALID">out, 1, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_WREADY">in, 1, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_WDATA">out, 32, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_WSTRB">out, 4, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_WLAST">out, 1, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_WID">out, 1, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_WUSER">out, 1, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_ARVALID">out, 1, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_ARREADY">in, 1, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_ARADDR">out, 32, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_ARID">out, 1, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_ARLEN">out, 32, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_ARSIZE">out, 3, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_ARBURST">out, 2, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_ARLOCK">out, 2, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_ARCACHE">out, 4, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_ARPROT">out, 3, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_ARQOS">out, 4, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_ARREGION">out, 4, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_ARUSER">out, 1, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_RVALID">in, 1, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_RREADY">out, 1, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_RDATA">in, 32, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_RLAST">in, 1, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_RID">in, 1, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_RUSER">in, 1, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_RRESP">in, 2, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_BVALID">in, 1, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_BREADY">out, 1, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_BRESP">in, 2, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_BID">in, 1, m_axi, bus_B, pointer</column>
<column name="m_axi_bus_B_BUSER">in, 1, m_axi, bus_B, pointer</column>
<column name="sext_ln13_1">in, 30, ap_none, sext_ln13_1, scalar</column>
<column name="m_axi_bus_A_AWVALID">out, 1, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_AWREADY">in, 1, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_AWADDR">out, 32, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_AWID">out, 1, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_AWLEN">out, 32, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_AWSIZE">out, 3, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_AWBURST">out, 2, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_AWLOCK">out, 2, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_AWCACHE">out, 4, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_AWPROT">out, 3, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_AWQOS">out, 4, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_AWREGION">out, 4, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_AWUSER">out, 1, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_WVALID">out, 1, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_WREADY">in, 1, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_WDATA">out, 32, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_WSTRB">out, 4, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_WLAST">out, 1, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_WID">out, 1, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_WUSER">out, 1, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_ARVALID">out, 1, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_ARREADY">in, 1, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_ARADDR">out, 32, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_ARID">out, 1, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_ARLEN">out, 32, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_ARSIZE">out, 3, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_ARBURST">out, 2, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_ARLOCK">out, 2, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_ARCACHE">out, 4, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_ARPROT">out, 3, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_ARQOS">out, 4, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_ARREGION">out, 4, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_ARUSER">out, 1, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_RVALID">in, 1, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_RREADY">out, 1, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_RDATA">in, 32, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_RLAST">in, 1, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_RID">in, 1, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_RUSER">in, 1, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_RRESP">in, 2, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_BVALID">in, 1, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_BREADY">out, 1, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_BRESP">in, 2, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_BID">in, 1, m_axi, bus_A, pointer</column>
<column name="m_axi_bus_A_BUSER">in, 1, m_axi, bus_A, pointer</column>
<column name="sext_ln13">in, 30, ap_none, sext_ln13, scalar</column>
<column name="tmp1_out">out, 32, ap_vld, tmp1_out, pointer</column>
<column name="tmp1_out_ap_vld">out, 1, ap_vld, tmp1_out, pointer</column>
</table>
</item>
</section>
</profile>
