#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun 18 10:16:05 2020
# Process ID: 15164
# Current directory: /home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1
# Command line: vivado -log Base_Zynq_MPSoC_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Base_Zynq_MPSoC_wrapper.tcl
# Log file: /home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/Base_Zynq_MPSoC_wrapper.vds
# Journal file: /home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Base_Zynq_MPSoC_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top Base_Zynq_MPSoC_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2020.06' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15207 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.562 ; gain = 0.000 ; free physical = 23724 ; free virtual = 29121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_wrapper' [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/hdl/Base_Zynq_MPSoC_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC' [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:13]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_axi_bram_ctrl_0_0' [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/.Xil/Vivado-15164-soccentric-ws2/realtime/Base_Zynq_MPSoC_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_axi_bram_ctrl_0_0' (1#1) [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/.Xil/Vivado-15164-soccentric-ws2/realtime/Base_Zynq_MPSoC_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_axi_gpio_0_0' [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/.Xil/Vivado-15164-soccentric-ws2/realtime/Base_Zynq_MPSoC_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_axi_gpio_0_0' (2#1) [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/.Xil/Vivado-15164-soccentric-ws2/realtime/Base_Zynq_MPSoC_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_blk_mem_gen_0_0' [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/.Xil/Vivado-15164-soccentric-ws2/realtime/Base_Zynq_MPSoC_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_blk_mem_gen_0_0' (3#1) [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/.Xil/Vivado-15164-soccentric-ws2/realtime/Base_Zynq_MPSoC_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'Base_Zynq_MPSoC_blk_mem_gen_0_0' has 8 connections declared, but only 7 given [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:218]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_ps8_0_axi_periph_0' [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:456]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_24AFAB' [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:1528]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_auto_ds_0' [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/.Xil/Vivado-15164-soccentric-ws2/realtime/Base_Zynq_MPSoC_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_auto_ds_0' (4#1) [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/.Xil/Vivado-15164-soccentric-ws2/realtime/Base_Zynq_MPSoC_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_auto_pc_0' [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/.Xil/Vivado-15164-soccentric-ws2/realtime/Base_Zynq_MPSoC_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_auto_pc_0' (5#1) [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/.Xil/Vivado-15164-soccentric-ws2/realtime/Base_Zynq_MPSoC_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'Base_Zynq_MPSoC_auto_pc_0' has 56 connections declared, but only 54 given [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:1879]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_24AFAB' (6#1) [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:1528]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_18ZRBVX' [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:1936]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_auto_ds_1' [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/.Xil/Vivado-15164-soccentric-ws2/realtime/Base_Zynq_MPSoC_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_auto_ds_1' (7#1) [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/.Xil/Vivado-15164-soccentric-ws2/realtime/Base_Zynq_MPSoC_auto_ds_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_ds' of module 'Base_Zynq_MPSoC_auto_ds_1' has 76 connections declared, but only 72 given [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:2231]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_18ZRBVX' (8#1) [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:1936]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_AU15H7' [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:2306]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_AU15H7' (9#1) [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:2306]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_107TL9X' [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:2592]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_107TL9X' (10#1) [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:2592]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_xbar_0' [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/.Xil/Vivado-15164-soccentric-ws2/realtime/Base_Zynq_MPSoC_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_xbar_0' (11#1) [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/.Xil/Vivado-15164-soccentric-ws2/realtime/Base_Zynq_MPSoC_xbar_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'xbar' of module 'Base_Zynq_MPSoC_xbar_0' has 82 connections declared, but only 80 given [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:1445]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_ps8_0_axi_periph_0' (12#1) [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:456]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_rst_ps8_0_99M_0' [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/.Xil/Vivado-15164-soccentric-ws2/realtime/Base_Zynq_MPSoC_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_rst_ps8_0_99M_0' (13#1) [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/.Xil/Vivado-15164-soccentric-ws2/realtime/Base_Zynq_MPSoC_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'Base_Zynq_MPSoC_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:363]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0' [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/.Xil/Vivado-15164-soccentric-ws2/realtime/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0' (14#1) [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/.Xil/Vivado-15164-soccentric-ws2/realtime/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC' (15#1) [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_wrapper' (16#1) [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/hdl/Base_Zynq_MPSoC_wrapper.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_107TL9X has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_107TL9X has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_107TL9X has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_107TL9X has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_AU15H7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_AU15H7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_AU15H7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_AU15H7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[39]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[38]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[37]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[36]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[35]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[34]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[33]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[32]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[39]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[38]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[37]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[36]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[35]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[34]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[33]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[32]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m00_couplers_imp_24AFAB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_24AFAB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2328.562 ; gain = 0.000 ; free physical = 23743 ; free virtual = 29141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2328.562 ; gain = 0.000 ; free physical = 23740 ; free virtual = 29138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2328.562 ; gain = 0.000 ; free physical = 23740 ; free virtual = 29138
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_0'
Finished Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_0'
Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xbar_0/Base_Zynq_MPSoC_xbar_0/Base_Zynq_MPSoC_xbar_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xbar_0/Base_Zynq_MPSoC_xbar_0/Base_Zynq_MPSoC_xbar_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds'
Finished Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds'
Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_pc_0/Base_Zynq_MPSoC_auto_pc_0/Base_Zynq_MPSoC_auto_pc_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_pc_0/Base_Zynq_MPSoC_auto_pc_0/Base_Zynq_MPSoC_auto_pc_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_1/Base_Zynq_MPSoC_auto_ds_1/Base_Zynq_MPSoC_auto_ds_1_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_1/Base_Zynq_MPSoC_auto_ds_1/Base_Zynq_MPSoC_auto_ds_1_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_99M_0/Base_Zynq_MPSoC_rst_ps8_0_99M_0/Base_Zynq_MPSoC_rst_ps8_0_99M_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_99M'
Finished Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_99M_0/Base_Zynq_MPSoC_rst_ps8_0_99M_0/Base_Zynq_MPSoC_rst_ps8_0_99M_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_99M'
Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_blk_mem_gen_0_0/Base_Zynq_MPSoC_blk_mem_gen_0_0/Base_Zynq_MPSoC_blk_mem_gen_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_blk_mem_gen_0_0/Base_Zynq_MPSoC_blk_mem_gen_0_0/Base_Zynq_MPSoC_blk_mem_gen_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/blk_mem_gen_0'
Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_bram_ctrl_0_0/Base_Zynq_MPSoC_axi_bram_ctrl_0_0/Base_Zynq_MPSoC_axi_bram_ctrl_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_bram_ctrl_0_0/Base_Zynq_MPSoC_axi_bram_ctrl_0_0/Base_Zynq_MPSoC_axi_bram_ctrl_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/axi_bram_ctrl_0'
Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.250 ; gain = 0.000 ; free physical = 23637 ; free virtual = 29034
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2444.250 ; gain = 0.000 ; free physical = 23637 ; free virtual = 29034
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Base_Zynq_MPSoC_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.001', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2447.219 ; gain = 118.656 ; free physical = 23700 ; free virtual = 29098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2447.219 ; gain = 118.656 ; free physical = 23700 ; free virtual = 29098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2447.219 ; gain = 118.656 ; free physical = 23700 ; free virtual = 29098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2447.219 ; gain = 118.656 ; free physical = 23699 ; free virtual = 29097
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2447.219 ; gain = 118.656 ; free physical = 23688 ; free virtual = 29089
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Base_Zynq_MPSoC_i/axi_bram_ctrl_0/bram_clk_a' to pin 'Base_Zynq_MPSoC_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 2870.953 ; gain = 542.391 ; free physical = 23032 ; free virtual = 28442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 2870.953 ; gain = 542.391 ; free physical = 23032 ; free virtual = 28442
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2881.961 ; gain = 553.398 ; free physical = 23029 ; free virtual = 28439
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2896.836 ; gain = 568.273 ; free physical = 23045 ; free virtual = 28452
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2896.836 ; gain = 568.273 ; free physical = 23045 ; free virtual = 28452
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2896.836 ; gain = 568.273 ; free physical = 23045 ; free virtual = 28452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2896.836 ; gain = 568.273 ; free physical = 23059 ; free virtual = 28466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2896.836 ; gain = 568.273 ; free physical = 23065 ; free virtual = 28470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2896.836 ; gain = 568.273 ; free physical = 23065 ; free virtual = 28470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |Base_Zynq_MPSoC_xbar_0              |         1|
|2     |Base_Zynq_MPSoC_auto_ds_0           |         1|
|3     |Base_Zynq_MPSoC_auto_pc_0           |         1|
|4     |Base_Zynq_MPSoC_auto_ds_1           |         1|
|5     |Base_Zynq_MPSoC_axi_bram_ctrl_0_0   |         1|
|6     |Base_Zynq_MPSoC_axi_gpio_0_0        |         1|
|7     |Base_Zynq_MPSoC_blk_mem_gen_0_0     |         1|
|8     |Base_Zynq_MPSoC_rst_ps8_0_99M_0     |         1|
|9     |Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0 |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |Base_Zynq_MPSoC_auto_ds_0           |     1|
|2     |Base_Zynq_MPSoC_auto_ds_1           |     1|
|3     |Base_Zynq_MPSoC_auto_pc_0           |     1|
|4     |Base_Zynq_MPSoC_axi_bram_ctrl_0_0   |     1|
|5     |Base_Zynq_MPSoC_axi_gpio_0_0        |     1|
|6     |Base_Zynq_MPSoC_blk_mem_gen_0_0     |     1|
|7     |Base_Zynq_MPSoC_rst_ps8_0_99M_0     |     1|
|8     |Base_Zynq_MPSoC_xbar_0              |     1|
|9     |Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0 |     1|
|10    |OBUF                                |     8|
+------+------------------------------------+------+

Report Instance Areas: 
+------+---------------------+-----------------------------------+------+
|      |Instance             |Module                             |Cells |
+------+---------------------+-----------------------------------+------+
|1     |top                  |                                   |  2747|
|2     |  Base_Zynq_MPSoC_i  |Base_Zynq_MPSoC                    |  2739|
|3     |    ps8_0_axi_periph |Base_Zynq_MPSoC_ps8_0_axi_periph_0 |  1869|
|4     |      m00_couplers   |m00_couplers_imp_24AFAB            |   521|
|5     |      m01_couplers   |m01_couplers_imp_18ZRBVX           |   296|
+------+---------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2896.836 ; gain = 568.273 ; free physical = 23065 ; free virtual = 28470
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 2896.836 ; gain = 449.617 ; free physical = 23105 ; free virtual = 28510
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2896.844 ; gain = 568.273 ; free physical = 23105 ; free virtual = 28510
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2934.492 ; gain = 0.000 ; free physical = 23070 ; free virtual = 28475
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 2934.492 ; gain = 1516.824 ; free physical = 23158 ; free virtual = 28563
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2934.492 ; gain = 0.000 ; free physical = 23158 ; free virtual = 28563
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/synth_1/Base_Zynq_MPSoC_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Base_Zynq_MPSoC_wrapper_utilization_synth.rpt -pb Base_Zynq_MPSoC_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 18 10:17:19 2020...
