{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.784615",
   "Default View_TopLeft":"-25,0",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 4 -x 1200 -y 60 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 4 -x 1200 -y 80 -defaultsOSRD
preplace port port-id_IO_FPGA_PIN_0_0 -pg 1 -lvl 4 -x 1200 -y 250 -defaultsOSRD
preplace port port-id_IO_FPGA_PIN_1_0 -pg 1 -lvl 4 -x 1200 -y 270 -defaultsOSRD
preplace port port-id_IO_FPGA_PIN_2_0 -pg 1 -lvl 4 -x 1200 -y 290 -defaultsOSRD
preplace port port-id_IO_FPGA_PIN_3_0 -pg 1 -lvl 4 -x 1200 -y 310 -defaultsOSRD
preplace port port-id_O_FPGA_CLK_0 -pg 1 -lvl 4 -x 1200 -y 330 -defaultsOSRD
preplace port port-id_O_FPGA_RSTN_0 -pg 1 -lvl 4 -x 1200 -y 350 -defaultsOSRD
preplace port port-id_O_FPGA_LUT_VITAL_0 -pg 1 -lvl 4 -x 1200 -y 370 -defaultsOSRD
preplace port port-id_O_FPGA_CHECKER_VITAL_0 -pg 1 -lvl 4 -x 1200 -y 390 -defaultsOSRD
preplace port port-id_O_FPGA_LOGIC_PROC_VITAL_0 -pg 1 -lvl 4 -x 1200 -y 410 -defaultsOSRD
preplace port port-id_O_FPGA_PIN_0_0 -pg 1 -lvl 4 -x 1200 -y 430 -defaultsOSRD
preplace port port-id_O_FPGA_PIN_1_0 -pg 1 -lvl 4 -x 1200 -y 450 -defaultsOSRD
preplace port port-id_O_FPGA_PIN_2_0 -pg 1 -lvl 4 -x 1200 -y 470 -defaultsOSRD
preplace port port-id_O_FPGA_PIN_3_0 -pg 1 -lvl 4 -x 1200 -y 490 -defaultsOSRD
preplace port port-id_O_FPGA_OUT_0 -pg 1 -lvl 4 -x 1200 -y 570 -defaultsOSRD
preplace port port-id_O_FPGA_DO_0 -pg 1 -lvl 4 -x 1200 -y 590 -defaultsOSRD
preplace portBus O_FPGA_PAT_0 -pg 1 -lvl 4 -x 1200 -y 510 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 600 -y 140 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 210 -y 390 -defaultsOSRD
preplace inst LOGIC_TOP_0 -pg 1 -lvl 3 -x 1000 -y 420 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 30 290 390 290 820
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 3 20 280 NJ 280 810
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 2 NJ 430 N
preplace netloc Net 1 3 1 N 250
preplace netloc Net1 1 3 1 N 270
preplace netloc Net2 1 3 1 N 290
preplace netloc Net3 1 3 1 N 310
preplace netloc LOGIC_TOP_0_O_FPGA_CLK 1 3 1 N 330
preplace netloc LOGIC_TOP_0_O_FPGA_RSTN 1 3 1 N 350
preplace netloc LOGIC_TOP_0_O_FPGA_LUT_VITAL 1 3 1 N 370
preplace netloc LOGIC_TOP_0_O_FPGA_CHECKER_VITAL 1 3 1 N 390
preplace netloc LOGIC_TOP_0_O_FPGA_LOGIC_PROC_VITAL 1 3 1 N 410
preplace netloc LOGIC_TOP_0_O_FPGA_PIN_0 1 3 1 N 430
preplace netloc LOGIC_TOP_0_O_FPGA_PIN_1 1 3 1 N 450
preplace netloc LOGIC_TOP_0_O_FPGA_PIN_2 1 3 1 N 470
preplace netloc LOGIC_TOP_0_O_FPGA_PIN_3 1 3 1 N 490
preplace netloc LOGIC_TOP_0_O_FPGA_OUT 1 3 1 N 570
preplace netloc LOGIC_TOP_0_O_FPGA_DO 1 3 1 N 590
preplace netloc LOGIC_TOP_0_O_FPGA_PAT 1 3 1 N 510
preplace netloc processing_system7_0_DDR 1 2 2 NJ 60 N
preplace netloc processing_system7_0_FIXED_IO 1 2 2 NJ 80 N
levelinfo -pg 1 0 210 600 1000 1200
pagesize -pg 1 -db -bbox -sgen 0 0 1470 650
"
}
{
   "da_ps7_cnt":"1"
}
