#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Nov 16 16:09:38 2019
# Process ID: 31097
# Current directory: /home/zummo/snoplus/TUBii/project_tubii_7020
# Command line: vivado
# Log file: /home/zummo/snoplus/TUBii/project_tubii_7020/vivado.log
# Journal file: /home/zummo/snoplus/TUBii/project_tubii_7020/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/zummo/snoplus/TUBii/project_tubii_7020/project_tubii_7020.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/zummo/snoplus/TUBii/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_TrigWordDelay_0_0/system_TrigWordDelay_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/zummo/snoplus/TUBii/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_buttonTrigger_0_0/system_buttonTrigger_0_0.upgrade_log'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/zummo/snoplus/TUBii/project_tubii_7020/TrigWordFifo_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/zummo/snoplus/TUBii/project_tubii_7020/sync_gtid_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/zummo/snoplus/TUBii/project_tubii_7020/SyncGTID_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/zummo/snoplus/TUBii/project_tubii_7020/tubii_triggers_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/zummo/snoplus/TUBii/project_tubii_7020/ShiftReg_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/zummo/project_tubii_7020/ShiftRegs_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/zummo/project_tubii_7020/triggerOut_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/coincTrigger_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/clockComparison_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/clockCounter_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/register_mux_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/ellie_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/anticoincTrigger_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/clockDivider_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/trigwordfifo_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/TrigWordFifo_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/triggers_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/prescaleSignal_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/sync_gtid_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/SyncGTID_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/triggers_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/tubii_triggers_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/ShiftRegisters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/buttonTrigger_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/ShiftReg_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/implement_gtid_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/TrigWordDelay_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/oneshot_pulse_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/fifo_readout_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/counter_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/zummo/project_tubii_7020/ShiftRegs_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/countDisplay_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/comboTrigger_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/testPulser_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/zummo/project_tubii_7020/triggerOut_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/clockLogic_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/triggerSplit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/testDelay_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/prescaleTrigger_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zummo/snoplus/TUBii/project_tubii_7020/burstTrigger_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 6240.031 ; gain = 203.566 ; free physical = 131 ; free virtual = 9983
update_compile_order -fileset sources_1
open_bd_design {/home/zummo/snoplus/TUBii/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:user:countDisplay:1.0 - countDisplay_0
Adding cell -- xilinx.com:user:comboTrigger:1.0 - comboTrigger_0
Adding cell -- xilinx.com:user:prescaleTrigger:1.0 - prescaleTrigger_0
Adding cell -- xilinx.com:user:clockLogic:1.0 - clockLogic_0
Adding cell -- xilinx.com:user:ellie_control:1.0 - ellie_control_0
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_1
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_0
Adding cell -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_1
Adding cell -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_2
Adding cell -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_3
Adding cell -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_4
Adding cell -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_5
Adding cell -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_6
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_10
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_11
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_12
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_13
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_3
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_4
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_5
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_6
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_7
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_8
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_9
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- user.org:user:anticoincTrigger:1.0 - anticoincTrigger_0
Adding cell -- user.org:user:coincTrigger:1.0 - coincTrigger_0
Adding cell -- xilinx.com:user:fifo_readout:1.0 - fifo_readout_0
Adding cell -- xilinx.com:user:prescaleSignal:1.0 - prescaleSignal_0
Adding cell -- xilinx.com:user:prescaleSignal:1.0 - prescaleSignal_1
Adding cell -- user.org:user:register_mux:1.0 - register_mux_0
Adding cell -- xilinx.com:user:ShiftRegisters:1.0 - ShiftRegisters_0
Adding cell -- xilinx.com:user:implement_gtid:1.0 - implement_gtid_0
Adding cell -- xilinx.com:user:testDelay:1.0 - genericDelay
Adding cell -- xilinx.com:user:testDelay:1.0 - gtDelay
Adding cell -- xilinx.com:user:testDelay:1.0 - tellieDelay
Adding cell -- xilinx.com:user:testDelay:1.0 - smellieDelay
Adding cell -- xilinx.com:user:burstTrigger:1.0 - burstTrigger_0
Adding cell -- xilinx.com:user:oneshot_pulse:1.0 - oneshot_pulse_0
Adding cell -- xilinx.com:user:oneshot_pulse:1.0 - oneshot_pulse_1
Adding cell -- xilinx.com:user:testPulser:1.0 - telliePulser
Adding cell -- xilinx.com:user:testPulser:1.0 - testPulser_0
Adding cell -- xilinx.com:user:testPulser:1.0 - MZ_Happy
Adding cell -- xilinx.com:user:testPulser:1.0 - genericPulser
Adding cell -- xilinx.com:user:testPulser:1.0 - smelliePulser
Adding cell -- xilinx.com:user:trigwordfifo:1.0 - trigwordfifo_0
Adding cell -- xilinx.com:user:triggers:2.0 - triggers_0
Adding cell -- user.org:user:clockCounter:1.0 - clockCounter_0
Adding cell -- user.org:user:clockCounter:1.0 - clockCounter_1
Adding cell -- user.org:user:clockComparison:1.0 - clockComparison_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Clk_in(clk) and /clockComparison_0/clk_comp(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fifo_readout_0/read(undef) and /fifo_generator_0/rd_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fifo_readout_0/reset(rst) and /fifo_generator_0/rst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /trigwordfifo_0/reset(rst) and /fifo_generator_1/rst(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_2
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_3
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file </home/zummo/snoplus/TUBii/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 7271.535 ; gain = 0.000 ; free physical = 172 ; free virtual = 9946
startgroup
create_bd_cell -type ip -vlnv user.org:user:register_mux:1.0 register_mux_1
endgroup
connect_bd_net [get_bd_ports smellie_delay_in] [get_bd_pins register_mux_1/mux_in1]
connect_bd_net [get_bd_ports generic_delay_in] [get_bd_pins register_mux_1/mux_in0]
disconnect_bd_net /s00_axi_userin_1 [get_bd_pins genericDelay/pulse_in]
startgroup
connect_bd_net [get_bd_pins register_mux_1/mux_out] [get_bd_pins genericDelay/pulse_in]
endgroup
disconnect_bd_net /s00_axi_userin_1 [get_bd_pins register_mux_0/mux_in1]
connect_bd_net [get_bd_pins register_mux_0/mux_in1] [get_bd_pins register_mux_1/mux_out]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins tellieDelay/s00_axi_aclk]
connect_bd_net [get_bd_ports Clk_in] [get_bd_pins tellieDelay/s00_axi_aclk]
connect_bd_net [get_bd_ports Clk_in] [get_bd_pins register_mux_1/s00_axi_aclk]
connect_bd_net [get_bd_pins register_mux_1/s00_axi_aresetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
startgroup
set_property -dict [list CONFIG.NUM_MI {31}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_net [get_bd_pins axi_interconnect_0/M30_ARESETN] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins axi_interconnect_0/M30_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M30_AXI] [get_bd_intf_pins register_mux_1/S00_AXI]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins telliePulser/s00_axi_aclk]
connect_bd_net [get_bd_ports Clk_in] [get_bd_pins telliePulser/s00_axi_aclk]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins axi_interconnect_0/M14_ACLK]
connect_bd_net [get_bd_ports Clk_in] [get_bd_pins axi_interconnect_0/M14_ACLK]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins axi_interconnect_0/M16_ACLK]
set_property location {2 987 1011} [get_bd_cells axi_interconnect_0]
connect_bd_net [get_bd_ports Clk_in] [get_bd_pins axi_interconnect_0/M16_ACLK]
assign_bd_address [get_bd_addr_segs {register_mux_1/S00_AXI/S00_AXI_reg }]
</register_mux_1/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C30000 [ 64K ]>
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_register_mux_1_S00_AXI_reg}]
set_property offset 0x43C24000 [get_bd_addr_segs {processing_system7_0/Data/SEG_register_mux_1_S00_AXI_reg}]
save_bd_design
Wrote  : </home/zummo/snoplus/TUBii/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/zummo/snoplus/TUBii/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_interconnect_0/M30_ACLK' (interface '/axi_interconnect_0/M30_AXI') and '/register_mux_1/s00_axi_aclk' (interface '/register_mux_1/S00_AXI') must be connected to the same source 
CRITICAL WARNING: [BD 41-1348] Reset pin /countDisplay_0/s00_axi_aresetn (associated clock /countDisplay_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /comboTrigger_0/s00_axi_aresetn (associated clock /comboTrigger_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /prescaleTrigger_0/s00_axi_aresetn (associated clock /prescaleTrigger_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /clockLogic_0/s00_axi_aresetn (associated clock /clockLogic_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /ellie_control_0/s00_axi_aresetn (associated clock /ellie_control_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/ARESETN (associated clock /axi_interconnect_0/ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/S00_ARESETN (associated clock /axi_interconnect_0/S00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M00_ARESETN (associated clock /axi_interconnect_0/M00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M01_ARESETN (associated clock /axi_interconnect_0/M01_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M02_ARESETN (associated clock /axi_interconnect_0/M02_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M03_ARESETN (associated clock /axi_interconnect_0/M03_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M04_ARESETN (associated clock /axi_interconnect_0/M04_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M05_ARESETN (associated clock /axi_interconnect_0/M05_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M06_ARESETN (associated clock /axi_interconnect_0/M06_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M07_ARESETN (associated clock /axi_interconnect_0/M07_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M08_ARESETN (associated clock /axi_interconnect_0/M08_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M09_ARESETN (associated clock /axi_interconnect_0/M09_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M10_ARESETN (associated clock /axi_interconnect_0/M10_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M11_ARESETN (associated clock /axi_interconnect_0/M11_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M12_ARESETN (associated clock /axi_interconnect_0/M12_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M13_ARESETN (associated clock /axi_interconnect_0/M13_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M14_ARESETN (associated clock /axi_interconnect_0/M14_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M15_ARESETN (associated clock /axi_interconnect_0/M15_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M16_ARESETN (associated clock /axi_interconnect_0/M16_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M17_ARESETN (associated clock /axi_interconnect_0/M17_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M18_ARESETN (associated clock /axi_interconnect_0/M18_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M19_ARESETN (associated clock /axi_interconnect_0/M19_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M20_ARESETN (associated clock /axi_interconnect_0/M20_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M21_ARESETN (associated clock /axi_interconnect_0/M21_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M22_ARESETN (associated clock /axi_interconnect_0/M22_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M23_ARESETN (associated clock /axi_interconnect_0/M23_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M24_ARESETN (associated clock /axi_interconnect_0/M24_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M25_ARESETN (associated clock /axi_interconnect_0/M25_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M26_ARESETN (associated clock /axi_interconnect_0/M26_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M27_ARESETN (associated clock /axi_interconnect_0/M27_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M28_ARESETN (associated clock /axi_interconnect_0/M28_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M29_ARESETN (associated clock /axi_interconnect_0/M29_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M30_ARESETN (associated clock /axi_interconnect_0/M30_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /anticoincTrigger_0/s00_axi_aresetn (associated clock /anticoincTrigger_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /coincTrigger_0/s00_axi_aresetn (associated clock /coincTrigger_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /fifo_readout_0/s00_axi_aresetn (associated clock /fifo_readout_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /prescaleSignal_0/s00_axi_aresetn (associated clock /prescaleSignal_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /prescaleSignal_1/s00_axi_aresetn (associated clock /prescaleSignal_1/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /register_mux_0/s00_axi_aresetn (associated clock /register_mux_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /ShiftRegisters_0/s00_axi_aresetn (associated clock /ShiftRegisters_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /implement_gtid_0/s00_axi_aresetn (associated clock /implement_gtid_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /genericDelay/s00_axi_aresetn (associated clock /genericDelay/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /gtDelay/s00_axi_aresetn (associated clock /gtDelay/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /tellieDelay/s00_axi_aresetn (associated clock /tellieDelay/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /smellieDelay/s00_axi_aresetn (associated clock /smellieDelay/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /burstTrigger_0/s00_axi_aresetn (associated clock /burstTrigger_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /oneshot_pulse_0/s00_axi_aresetn (associated clock /oneshot_pulse_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /oneshot_pulse_1/s00_axi_aresetn (associated clock /oneshot_pulse_1/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /telliePulser/s00_axi_aresetn (associated clock /telliePulser/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /testPulser_0/s00_axi_aresetn (associated clock /testPulser_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /MZ_Happy/s00_axi_aresetn (associated clock /MZ_Happy/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /genericPulser/s00_axi_aresetn (associated clock /genericPulser/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /smelliePulser/s00_axi_aresetn (associated clock /smelliePulser/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /trigwordfifo_0/s00_axi_aresetn (associated clock /trigwordfifo_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /triggers_0/s00_axi_aresetn (associated clock /triggers_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /clockCounter_0/s00_axi_aresetn (associated clock /clockCounter_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /clockCounter_1/s00_axi_aresetn (associated clock /clockCounter_1/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
CRITICAL WARNING: [BD 41-1348] Reset pin /clockComparison_0/s00_axi_aresetn (associated clock /clockComparison_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /register_mux_1/s00_axi_aresetn (associated clock /register_mux_1/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /Clk_in.
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /register_mux_1/S00_AXI(system_Clk_in_2) and /axi_interconnect_0/tier2_xbar_3/M06_AXI(system_processing_system7_0_0_FCLK_CLK0)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/zummo/snoplus/TUBii/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/system.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
disconnect_bd_net /clk_in [get_bd_pins register_mux_1/s00_axi_aclk]
connect_bd_net [get_bd_pins register_mux_1/s00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : </home/zummo/snoplus/TUBii/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/zummo/snoplus/TUBii/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
