
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../hdl/loopback/loopback.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:106.4-183.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:74.4-83.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:186.4-272.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:292.4-524.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:330.4-755.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:121.4-152.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../hdl/loopback/loopback.v
Parsing Verilog input from `../hdl/loopback/loopback.v' to AST representation.
Generating RTLIL representation for module `\loopback'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top loopback; write_json output/loopback/loopback.json' --

9. Executing SYNTH_ICE40 pass.

9.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

9.2. Executing HIERARCHY pass (managing design hierarchy).

9.2.1. Analyzing design hierarchy..
Top module:  \loopback
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

9.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_tx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:106.4-183.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \BIT_SAMPLES = 4

9.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:74.4-83.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:186.4-272.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

9.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:121.4-152.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

9.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:330.4-755.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4

9.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:292.4-524.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0

9.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0
Generating RTLIL representation for module `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc'.

9.2.8. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc
Used module:         \bulk_endp
Used module:         \ctrl_endp
Used module:         \sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \prescaler
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0

9.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0
Generating RTLIL representation for module `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:121.4-152.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

9.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:330.4-755.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.

9.2.11. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc
Used module:         $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.

9.2.12. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc
Used module:         $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \prescaler

9.2.13. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc
Used module:         $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \prescaler
Removing unused module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Removing unused module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removing unused module `\phy_tx'.
Removed 8 unused modules.

9.3. Executing PROC pass (convert processes to netlists).

9.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2442'.
Cleaned up 1 empty switch.

9.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1193 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1186 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1182 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1175 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1172 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1169 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1166 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1163 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1155 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1148 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1144 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1137 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1134 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1131 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1128 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1125 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$949 in module prescaler.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:86$2275 in module $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.
Marked 76 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:292$1842 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:260$1840 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:237$1827 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 86 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:330$2442 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:300$2440 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:281$2431 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:498$2421 in module $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:467$2384 in module $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:449$2378 in module $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:415$2357 in module $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:402$2355 in module $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:201$2341 in module $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:169$2325 in module $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:121$2295 in module $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:103$2293 in module $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.
Marked 15 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:186$1424 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 7 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:139$1409 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:87$1385 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:74$1375 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:58$1373 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:106$1357 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:106$1357 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:86$1355 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:68$1345 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed a total of 1 dead cases.

9.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 21 redundant assignments.
Promoted 113 assignments to connections.

9.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1196'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1192'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1185'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1181'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1174'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1171'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1168'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1165'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1162'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1160'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1158'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1154'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1147'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1143'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1136'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1133'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1130'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1127'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1124'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1122'.
  Set init value: \Q = 1'0

9.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1193'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1182'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1172'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1166'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1155'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1144'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1134'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1128'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$949'.
Found async reset \rstn_i in `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$2275'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1840'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$1827'.
Found async reset \rstn in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2440'.
Found async reset \rstn_i in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:281$2431'.
Found async reset \genblk1.u_ltx4_async_data.data_rstn in `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:498$2421'.
Found async reset \rstn in `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:467$2384'.
Found async reset \genblk1.u_ltx4_async_data.data_rstn in `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:449$2378'.
Found async reset \rstn in `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:415$2357'.
Found async reset \rstn in `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:402$2355'.
Found async reset \rstn in `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2341'.
Found async reset \rstn in `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2325'.
Found async reset \rstn in `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2293'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1409'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1385'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1373'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1355'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1345'.

9.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1196'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1193'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1192'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1186'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1185'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1182'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1181'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1175'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1174'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1172'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1171'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1169'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1168'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1166'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1165'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1163'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1162'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1161'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1160'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1159'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1158'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1155'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1154'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1148'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1147'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1144'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1143'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1137'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1136'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1134'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1133'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1131'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1130'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1128'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1127'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1125'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1124'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1123'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1122'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1121'.
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$949'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$2275'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
     1/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1815.$result[7:0]$1945 [7]
     2/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1815.$result[7:0]$1945 [5]
     3/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1815.$result[7:0]$1945 [4]
     4/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1815.$result[7:0]$1945 [3]
     5/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1815.$result[7:0]$1945 [2]
     6/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1815.$result[7:0]$1945 [1]
     7/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1815.$result[7:0]$1945 [0]
     8/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1814.$result[7:0]$1942 [7]
     9/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1814.$result[7:0]$1942 [4]
    10/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1814.$result[7:0]$1942 [3]
    11/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1814.$result[7:0]$1942 [2]
    12/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1814.$result[7:0]$1942 [1]
    13/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1814.$result[7:0]$1942 [0]
    14/285: $3\dataout_toggle_d[15:0] [15:1]
    15/285: $3\dataout_toggle_d[15:0] [0]
    16/285: $9\crc16$func$../../../usb_cdc/sie.v:504$1813.$result[15:0]$2240
    17/285: $8\crc16$func$../../../usb_cdc/sie.v:504$1813.$result[15:0]$2236
    18/285: $7\crc16$func$../../../usb_cdc/sie.v:504$1813.$result[15:0]$2232
    19/285: $6\crc16$func$../../../usb_cdc/sie.v:504$1813.$result[15:0]$2228
    20/285: $5\crc16$func$../../../usb_cdc/sie.v:504$1813.$result[15:0]$2224
    21/285: $4\crc16$func$../../../usb_cdc/sie.v:504$1813.$result[15:0]$2220
    22/285: $3\crc16$func$../../../usb_cdc/sie.v:504$1813.$result[15:0]$2216
    23/285: $25\phy_state_d[3:0]
    24/285: $6\in_ready[0:0]
    25/285: $3\datain_toggle_d[15:0] [0]
    26/285: $5\in_ready[0:0]
    27/285: $5\tx_data[7:0]
    28/285: $10\pid_d[3:0]
    29/285: $23\phy_state_d[3:0]
    30/285: $4\tx_data[7:0]
    31/285: $9\pid_d[3:0]
    32/285: $4\in_ready[0:0]
    33/285: $22\phy_state_d[3:0]
    34/285: $3\tx_data[7:0]
    35/285: $8\pid_d[3:0]
    36/285: $3\in_ready[0:0]
    37/285: $2\data_d[15:0] [15:8]
    38/285: $9\crc16$func$../../../usb_cdc/sie.v:454$1812.$result[15:0]$2179
    39/285: $8\crc16$func$../../../usb_cdc/sie.v:454$1812.$result[15:0]$2175
    40/285: $7\crc16$func$../../../usb_cdc/sie.v:454$1812.$result[15:0]$2171
    41/285: $6\crc16$func$../../../usb_cdc/sie.v:454$1812.$result[15:0]$2167
    42/285: $5\crc16$func$../../../usb_cdc/sie.v:454$1812.$result[15:0]$2163
    43/285: $4\crc16$func$../../../usb_cdc/sie.v:454$1812.$result[15:0]$2159
    44/285: $3\crc16$func$../../../usb_cdc/sie.v:454$1812.$result[15:0]$2155
    45/285: $7\pid_d[3:0]
    46/285: $14\dataout_toggle_d[15:0]
    47/285: $6$bitselwrite$data$../../../usb_cdc/sie.v:443$1811[15:0]$2145
    48/285: $6$bitselwrite$mask$../../../usb_cdc/sie.v:443$1810[15:0]$2144
    49/285: $6\pid_d[3:0]
    50/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:443$1811[15:0]$2142
    51/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:443$1810[15:0]$2141
    52/285: $13\dataout_toggle_d[15:0]
    53/285: $15\out_eop[0:0]
    54/285: $12\dataout_toggle_d[15:0]
    55/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:434$1809[15:0]$2130
    56/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:434$1808[15:0]$2129
    57/285: $5\out_err[0:0]
    58/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:443$1811[15:0]$2122
    59/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:443$1810[15:0]$2121
    60/285: $11\dataout_toggle_d[15:0]
    61/285: $5\pid_d[3:0]
    62/285: $21\phy_state_d[3:0]
    63/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:434$1809[15:0]$2120
    64/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:434$1808[15:0]$2119
    65/285: $14\out_eop[0:0]
    66/285: $4\out_err[0:0]
    67/285: $11\crc16$func$../../../usb_cdc/sie.v:431$1807.$result[15:0]$2116
    68/285: $10\crc16$func$../../../usb_cdc/sie.v:431$1807.$result[15:0]$2112
    69/285: $9\crc16$func$../../../usb_cdc/sie.v:431$1807.$result[15:0]$2108
    70/285: $8\crc16$func$../../../usb_cdc/sie.v:431$1807.$result[15:0]$2104
    71/285: $7\crc16$func$../../../usb_cdc/sie.v:431$1807.$result[15:0]$2100
    72/285: $6\crc16$func$../../../usb_cdc/sie.v:431$1807.$result[15:0]$2096
    73/285: $5\crc16$func$../../../usb_cdc/sie.v:431$1807.$result[15:0]$2092
    74/285: $4\crc16$func$../../../usb_cdc/sie.v:431$1807.$result[15:0]$2088
    75/285: $3\out_valid[0:0]
    76/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:443$1811[15:0]$2085
    77/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:443$1810[15:0]$2084
    78/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:434$1809[15:0]$2083
    79/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:434$1808[15:0]$2082
    80/285: $3\crc16$func$../../../usb_cdc/sie.v:431$1807.i[3:0]$2081
    81/285: $3\crc16$func$../../../usb_cdc/sie.v:431$1807.crc[15:0]$2080
    82/285: $3\crc16$func$../../../usb_cdc/sie.v:431$1807.data[7:0]$2079
    83/285: $3\crc16$func$../../../usb_cdc/sie.v:431$1807.$result[15:0]$2078
    84/285: $13\out_eop[0:0]
    85/285: $3\out_err[0:0]
    86/285: $10\dataout_toggle_d[15:0]
    87/285: $4\pid_d[3:0]
    88/285: $20\phy_state_d[3:0]
    89/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1815.$result[7:0]$1945 [6]
    90/285: $9\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2071
    91/285: $8\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2067
    92/285: $7\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2063
    93/285: $6\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2059
    94/285: $5\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2055
    95/285: $4\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2051
    96/285: $3\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2047
    97/285: $19\phy_state_d[3:0]
    98/285: $24\phy_state_d[3:0]
    99/285: $9\dataout_toggle_d[0:0]
   100/285: $13\datain_toggle_d[0:0]
   101/285: $18\phy_state_d[3:0]
   102/285: $11\out_eop[0:0]
   103/285: $8\dataout_toggle_d[0:0]
   104/285: $12\datain_toggle_d[0:0]
   105/285: $10\out_eop[0:0]
   106/285: $7\dataout_toggle_d[0:0]
   107/285: $11\datain_toggle_d[0:0]
   108/285: $17\phy_state_d[3:0]
   109/285: $5\frame_d[10:0]
   110/285: $9\out_eop[0:0]
   111/285: $6\dataout_toggle_d[0:0]
   112/285: $10\datain_toggle_d[0:0]
   113/285: $5\endp_d[3:0]
   114/285: $5\addr_d[6:0]
   115/285: $16\phy_state_d[3:0]
   116/285: $8\out_eop[0:0]
   117/285: $5\dataout_toggle_d[0:0]
   118/285: $9\datain_toggle_d[0:0]
   119/285: $4\frame_d[10:0]
   120/285: $4\endp_d[3:0]
   121/285: $4\addr_d[6:0]
   122/285: $15\phy_state_d[3:0]
   123/285: $14\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2036
   124/285: $13\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2032
   125/285: $12\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2028
   126/285: $11\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2024
   127/285: $10\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2020
   128/285: $9\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2016
   129/285: $8\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2012
   130/285: $7\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2008
   131/285: $6\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2004
   132/285: $5\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2000
   133/285: $4\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$1996
   134/285: $7\out_eop[0:0]
   135/285: $4\dataout_toggle_d[0:0]
   136/285: $8\datain_toggle_d[0:0]
   137/285: $3\frame_d[10:0]
   138/285: $3\endp_d[3:0]
   139/285: $3\addr_d[6:0]
   140/285: $14\phy_state_d[3:0]
   141/285: $3\rev5$func$../../../usb_cdc/sie.v:397$1805.i[2:0]$1993
   142/285: $3\rev5$func$../../../usb_cdc/sie.v:397$1805.$result[4:0]$1991 [3]
   143/285: $3\rev5$func$../../../usb_cdc/sie.v:397$1805.$result[4:0]$1991 [2]
   144/285: $3\rev5$func$../../../usb_cdc/sie.v:397$1805.$result[4:0]$1991 [1]
   145/285: $3\rev5$func$../../../usb_cdc/sie.v:397$1805.$result[4:0]$1991 [0]
   146/285: $12\out_eop[0:0]
   147/285: $3\rev5$func$../../../usb_cdc/sie.v:397$1805.data[4:0]$1992
   148/285: $3\crc5$func$../../../usb_cdc/sie.v:397$1804.i[3:0]$1990
   149/285: $3\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$1988
   150/285: $3\crc5$func$../../../usb_cdc/sie.v:397$1804.data[10:0]$1989
   151/285: $2\data_d[15:0] [7:0]
   152/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1814.$result[7:0]$1942 [5]
   153/285: $3\rev5$func$../../../usb_cdc/sie.v:397$1805.$result[4:0]$1991 [4]
   154/285: $10\crc16$func$../../../usb_cdc/sie.v:454$1812.$result[15:0]$2183
   155/285: $13\phy_state_d[3:0]
   156/285: $11\phy_state_d[3:0]
   157/285: $6\out_eop[0:0]
   158/285: $7\datain_toggle_d[15:0]
   159/285: $6$bitselwrite$data$../../../usb_cdc/sie.v:364$1803[15:0]$1974
   160/285: $6$bitselwrite$mask$../../../usb_cdc/sie.v:364$1802[15:0]$1973
   161/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:364$1803[15:0]$1969
   162/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:364$1802[15:0]$1968
   163/285: $5\out_eop[0:0]
   164/285: $6\datain_toggle_d[15:0]
   165/285: $10\phy_state_d[3:0]
   166/285: $9\phy_state_d[3:0]
   167/285: $8\phy_state_d[3:0]
   168/285: $7\phy_state_d[3:0]
   169/285: $6\phy_state_d[3:0]
   170/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:364$1803[15:0]$1955
   171/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:364$1802[15:0]$1954
   172/285: $4\out_eop[0:0]
   173/285: $5\datain_toggle_d[15:0]
   174/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:364$1803[15:0]$1953
   175/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:364$1802[15:0]$1952
   176/285: $3\out_eop[0:0]
   177/285: $4\datain_toggle_d[15:0]
   178/285: $5\phy_state_d[3:0]
   179/285: $3\pid_d[3:0]
   180/285: $4\phy_state_d[3:0]
   181/285: $3\phy_state_d[3:0]
   182/285: $2\phy_state_d[3:0]
   183/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1815.i[3:0]$1947
   184/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1815.data[7:0]$1946
   185/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1814.$result[7:0]$1942 [6]
   186/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1814.i[3:0]$1944
   187/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1814.data[7:0]$1943
   188/285: $3\datain_toggle_d[15:0] [15:1]
   189/285: $2\crc16$func$../../../usb_cdc/sie.v:504$1813.i[3:0]$1941
   190/285: $2\crc16$func$../../../usb_cdc/sie.v:504$1813.crc[15:0]$1940
   191/285: $2\crc16$func$../../../usb_cdc/sie.v:504$1813.data[7:0]$1939
   192/285: $2\crc16$func$../../../usb_cdc/sie.v:504$1813.$result[15:0]$1938
   193/285: $2\crc16$func$../../../usb_cdc/sie.v:454$1812.i[3:0]$1937
   194/285: $2\crc16$func$../../../usb_cdc/sie.v:454$1812.crc[15:0]$1936
   195/285: $2\crc16$func$../../../usb_cdc/sie.v:454$1812.data[7:0]$1935
   196/285: $2\crc16$func$../../../usb_cdc/sie.v:454$1812.$result[15:0]$1934
   197/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:443$1811[15:0]$1933
   198/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:443$1810[15:0]$1932
   199/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:434$1809[15:0]$1931
   200/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:434$1808[15:0]$1930
   201/285: $2\crc16$func$../../../usb_cdc/sie.v:431$1807.i[3:0]$1929
   202/285: $2\crc16$func$../../../usb_cdc/sie.v:431$1807.crc[15:0]$1928
   203/285: $2\crc16$func$../../../usb_cdc/sie.v:431$1807.data[7:0]$1927
   204/285: $2\crc16$func$../../../usb_cdc/sie.v:431$1807.$result[15:0]$1926
   205/285: $2\crc16$func$../../../usb_cdc/sie.v:425$1806.i[3:0]$1925
   206/285: $2\crc16$func$../../../usb_cdc/sie.v:425$1806.crc[15:0]$1924
   207/285: $2\crc16$func$../../../usb_cdc/sie.v:425$1806.data[7:0]$1923
   208/285: $2\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$1922
   209/285: $2\rev5$func$../../../usb_cdc/sie.v:397$1805.i[2:0]$1921
   210/285: $2\rev5$func$../../../usb_cdc/sie.v:397$1805.data[4:0]$1920
   211/285: $2\rev5$func$../../../usb_cdc/sie.v:397$1805.$result[4:0]$1919
   212/285: $2\crc5$func$../../../usb_cdc/sie.v:397$1804.i[3:0]$1918
   213/285: $2\crc5$func$../../../usb_cdc/sie.v:397$1804.data[10:0]$1917
   214/285: $2\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$1916
   215/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:364$1803[15:0]$1915
   216/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:364$1802[15:0]$1914
   217/285: $2\in_req[0:0]
   218/285: $2\in_ready[0:0]
   219/285: $2\tx_valid[0:0]
   220/285: $2\tx_data[7:0]
   221/285: $2\out_eop[0:0]
   222/285: $2\out_err[0:0]
   223/285: $2\out_valid[0:0]
   224/285: $2\in_byte_d[3:0]
   225/285: $10\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2075
   226/285: $10\crc16$func$../../../usb_cdc/sie.v:504$1813.$result[15:0]$2244
   227/285: $2\crc16_d[15:0]
   228/285: $2\frame_d[10:0]
   229/285: $2\endp_d[3:0]
   230/285: $2\addr_d[6:0]
   231/285: $2\pid_d[3:0]
   232/285: $12\phy_state_d[3:0]
   233/285: $1\out_err[0:0]
   234/285: $1\phy_state_d[3:0]
   235/285: $1\rev8$func$../../../usb_cdc/sie.v:515$1815.i[3:0]$1913
   236/285: $1\rev8$func$../../../usb_cdc/sie.v:515$1815.data[7:0]$1912
   237/285: $1\rev8$func$../../../usb_cdc/sie.v:515$1815.$result[7:0]$1911
   238/285: $1\rev8$func$../../../usb_cdc/sie.v:510$1814.i[3:0]$1910
   239/285: $1\rev8$func$../../../usb_cdc/sie.v:510$1814.data[7:0]$1909
   240/285: $1\rev8$func$../../../usb_cdc/sie.v:510$1814.$result[7:0]$1908
   241/285: $1\crc16$func$../../../usb_cdc/sie.v:504$1813.i[3:0]$1907
   242/285: $1\crc16$func$../../../usb_cdc/sie.v:504$1813.crc[15:0]$1906
   243/285: $1\crc16$func$../../../usb_cdc/sie.v:504$1813.data[7:0]$1905
   244/285: $1\crc16$func$../../../usb_cdc/sie.v:504$1813.$result[15:0]$1904
   245/285: $1\crc16$func$../../../usb_cdc/sie.v:454$1812.i[3:0]$1903
   246/285: $1\crc16$func$../../../usb_cdc/sie.v:454$1812.crc[15:0]$1902
   247/285: $1\crc16$func$../../../usb_cdc/sie.v:454$1812.data[7:0]$1901
   248/285: $1\crc16$func$../../../usb_cdc/sie.v:454$1812.$result[15:0]$1900
   249/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:443$1811[15:0]$1899
   250/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:443$1810[15:0]$1898
   251/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:434$1809[15:0]$1897
   252/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:434$1808[15:0]$1896
   253/285: $1\crc16$func$../../../usb_cdc/sie.v:431$1807.i[3:0]$1895
   254/285: $1\crc16$func$../../../usb_cdc/sie.v:431$1807.crc[15:0]$1894
   255/285: $1\crc16$func$../../../usb_cdc/sie.v:431$1807.data[7:0]$1893
   256/285: $1\crc16$func$../../../usb_cdc/sie.v:431$1807.$result[15:0]$1892
   257/285: $1\crc16$func$../../../usb_cdc/sie.v:425$1806.i[3:0]$1891
   258/285: $1\crc16$func$../../../usb_cdc/sie.v:425$1806.crc[15:0]$1890
   259/285: $1\crc16$func$../../../usb_cdc/sie.v:425$1806.data[7:0]$1889
   260/285: $1\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$1888
   261/285: $1\rev5$func$../../../usb_cdc/sie.v:397$1805.i[2:0]$1887
   262/285: $1\rev5$func$../../../usb_cdc/sie.v:397$1805.data[4:0]$1886
   263/285: $1\rev5$func$../../../usb_cdc/sie.v:397$1805.$result[4:0]$1885
   264/285: $1\crc5$func$../../../usb_cdc/sie.v:397$1804.i[3:0]$1884
   265/285: $1\crc5$func$../../../usb_cdc/sie.v:397$1804.data[10:0]$1883
   266/285: $1\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$1882
   267/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:364$1803[15:0]$1881
   268/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:364$1802[15:0]$1880
   269/285: $1\in_req[0:0]
   270/285: $1\in_ready[0:0]
   271/285: $1\tx_valid[0:0]
   272/285: $1\tx_data[7:0]
   273/285: $1\out_eop[0:0]
   274/285: $1\out_valid[0:0]
   275/285: $1\in_byte_d[3:0]
   276/285: $2\dataout_toggle_d[15:0]
   277/285: $2\datain_toggle_d[15:0]
   278/285: $1\crc16_d[15:0]
   279/285: $1\frame_d[10:0]
   280/285: $1\endp_d[3:0]
   281/285: $1\addr_d[6:0]
   282/285: $1\pid_d[3:0]
   283/285: $1\data_d[15:0]
   284/285: $1\dataout_toggle_d[1:1]
   285/285: $1\datain_toggle_d[1:1]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1840'.
     1/14: $0\dataout_toggle_q[15:0] [1]
     2/14: $0\dataout_toggle_q[15:0] [0]
     3/14: $0\dataout_toggle_q[15:0] [15:2]
     4/14: $0\datain_toggle_q[15:0] [0]
     5/14: $0\datain_toggle_q[15:0] [15:2]
     6/14: $0\datain_toggle_q[15:0] [1]
     7/14: $0\in_byte_q[3:0]
     8/14: $0\crc16_q[15:0]
     9/14: $0\frame_q[10:0]
    10/14: $0\endp_q[3:0]
    11/14: $0\addr_q[6:0]
    12/14: $0\pid_q[3:0]
    13/14: $0\phy_state_q[3:0]
    14/14: $0\data_q[15:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$1827'.
     1/3: $0\out_eop_q[0:0]
     2/3: $0\out_err_q[0:0]
     3/3: $0\delay_cnt_q[4:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2442'.
     1/178: $6\in_toggle_reset[0:0]
     2/178: $6\out_toggle_reset[0:0]
     3/178: $6\dev_state_dd[1:0]
     4/178: $5\dev_state_dd[1:0]
     5/178: $5\addr_dd[6:0]
     6/178: $5\out_toggle_reset[0:0]
     7/178: $5\in_toggle_reset[0:0]
     8/178: $4\out_toggle_reset[0:0]
     9/178: $4\in_toggle_reset[0:0]
    10/178: $4\addr_dd[6:0]
    11/178: $4\dev_state_dd[1:0]
    12/178: $10\in_valid[0:0]
    13/178: $4\in_zlp[0:0]
    14/178: $15\state_d[2:0]
    15/178: $14\state_d[2:0]
    16/178: $9\in_valid[0:0]
    17/178: $9\in_data[7:0]
    18/178: $8\in_valid[0:0]
    19/178: $8\in_data[7:0]
    20/178: $7\in_valid[0:0]
    21/178: $7\in_data[7:0]
    22/178: $8\byte_cnt_d[6:0]
    23/178: $13\state_d[2:0]
    24/178: $12\state_d[2:0]
    25/178: $6\in_valid[0:0]
    26/178: $6\in_data[7:0]
    27/178: $7\byte_cnt_d[6:0]
    28/178: $11\state_d[2:0]
    29/178: $5\in_valid[0:0]
    30/178: $5\in_data[7:0]
    31/178: $6\byte_cnt_d[6:0]
    32/178: $4\in_valid[0:0]
    33/178: $4\in_data[7:0]
    34/178: $5\byte_cnt_d[6:0]
    35/178: $10\state_d[2:0]
    36/178: $9\state_d[2:0]
    37/178: $8\state_d[2:0]
    38/178: $7\state_d[2:0]
    39/178: $6\state_d[2:0]
    40/178: $65\req_d[3:0]
    41/178: $64\req_d[3:0]
    42/178: $63\req_d[3:0]
    43/178: $62\req_d[3:0]
    44/178: $9\max_length_d[6:0]
    45/178: $61\req_d[3:0]
    46/178: $60\req_d[3:0]
    47/178: $59\req_d[3:0]
    48/178: $8\max_length_d[6:0]
    49/178: $58\req_d[3:0]
    50/178: $57\req_d[3:0]
    51/178: $56\req_d[3:0]
    52/178: $55\req_d[3:0]
    53/178: $7\max_length_d[6:0]
    54/178: $54\req_d[3:0]
    55/178: $53\req_d[3:0]
    56/178: $52\req_d[3:0]
    57/178: $6\max_length_d[6:0]
    58/178: $51\req_d[3:0]
    59/178: $50\req_d[3:0]
    60/178: $49\req_d[3:0]
    61/178: $48\req_d[3:0]
    62/178: $47\req_d[3:0]
    63/178: $46\req_d[3:0]
    64/178: $45\req_d[3:0]
    65/178: $44\req_d[3:0]
    66/178: $43\req_d[3:0]
    67/178: $42\req_d[3:0]
    68/178: $41\req_d[3:0]
    69/178: $40\req_d[3:0]
    70/178: $39\req_d[3:0]
    71/178: $38\req_d[3:0]
    72/178: $37\req_d[3:0]
    73/178: $36\req_d[3:0]
    74/178: $35\req_d[3:0]
    75/178: $34\req_d[3:0]
    76/178: $33\req_d[3:0]
    77/178: $32\req_d[3:0]
    78/178: $31\req_d[3:0]
    79/178: $30\req_d[3:0]
    80/178: $29\req_d[3:0]
    81/178: $28\req_d[3:0]
    82/178: $27\req_d[3:0]
    83/178: $8\dev_state_d[1:0]
    84/178: $26\req_d[3:0]
    85/178: $7\dev_state_d[1:0]
    86/178: $25\req_d[3:0]
    87/178: $7\addr_d[6:0]
    88/178: $24\req_d[3:0]
    89/178: $23\req_d[3:0]
    90/178: $22\req_d[3:0]
    91/178: $21\req_d[3:0]
    92/178: $20\req_d[3:0]
    93/178: $19\req_d[3:0]
    94/178: $18\req_d[3:0]
    95/178: $6\dev_state_d[1:0]
    96/178: $6\addr_d[6:0]
    97/178: $17\req_d[3:0]
    98/178: $16\req_d[3:0]
    99/178: $15\req_d[3:0]
   100/178: $14\req_d[3:0]
   101/178: $13\req_d[3:0]
   102/178: $12\req_d[3:0]
   103/178: $11\req_d[3:0]
   104/178: $10\req_d[3:0]
   105/178: $9\req_d[3:0]
   106/178: $8\req_d[3:0]
   107/178: $7\req_d[3:0]
   108/178: $6\req_d[3:0]
   109/178: $5\req_d[3:0]
   110/178: $5\rec_d[1:0]
   111/178: $5\class_d[0:0]
   112/178: $5\in_dir_d[0:0]
   113/178: $5\in_endp_d[0:0]
   114/178: $5\dev_state_d[1:0]
   115/178: $5\max_length_d[6:0]
   116/178: $5\addr_d[6:0]
   117/178: $4\in_endp_d[0:0]
   118/178: $4\dev_state_d[1:0]
   119/178: $4\req_d[3:0]
   120/178: $4\rec_d[1:0]
   121/178: $4\class_d[0:0]
   122/178: $4\in_dir_d[0:0]
   123/178: $4\max_length_d[6:0]
   124/178: $4\addr_d[6:0]
   125/178: $4\byte_cnt_d[6:0]
   126/178: $5\state_d[2:0]
   127/178: $3\out_toggle_reset[0:0]
   128/178: $3\in_toggle_reset[0:0]
   129/178: $3\in_valid[0:0]
   130/178: $3\in_zlp[0:0]
   131/178: $3\in_data[7:0]
   132/178: $3\in_endp_d[0:0]
   133/178: $3\addr_dd[6:0]
   134/178: $3\dev_state_dd[1:0]
   135/178: $3\dev_state_d[1:0]
   136/178: $3\req_d[3:0]
   137/178: $3\rec_d[1:0]
   138/178: $3\class_d[0:0]
   139/178: $3\in_dir_d[0:0]
   140/178: $3\max_length_d[6:0]
   141/178: $3\byte_cnt_d[6:0]
   142/178: $4\state_d[2:0]
   143/178: $3\addr_d[6:0]
   144/178: $3\state_d[2:0]
   145/178: $2\out_toggle_reset[0:0]
   146/178: $2\in_toggle_reset[0:0]
   147/178: $2\in_valid[0:0]
   148/178: $2\in_zlp[0:0]
   149/178: $2\in_data[7:0]
   150/178: $2\in_endp_d[0:0]
   151/178: $2\addr_dd[6:0]
   152/178: $2\dev_state_dd[1:0]
   153/178: $2\dev_state_d[1:0]
   154/178: $2\req_d[3:0]
   155/178: $2\rec_d[1:0]
   156/178: $2\class_d[0:0]
   157/178: $2\in_dir_d[0:0]
   158/178: $2\max_length_d[6:0]
   159/178: $2\byte_cnt_d[6:0]
   160/178: $2\addr_d[6:0]
   161/178: $2\state_d[2:0]
   162/178: $1\state_d[2:0]
   163/178: $1\out_toggle_reset[0:0]
   164/178: $1\in_toggle_reset[0:0]
   165/178: $1\in_valid[0:0]
   166/178: $1\in_zlp[0:0]
   167/178: $1\in_data[7:0]
   168/178: $1\in_endp_d[0:0]
   169/178: $1\addr_dd[6:0]
   170/178: $1\dev_state_dd[1:0]
   171/178: $1\dev_state_d[1:0]
   172/178: $1\req_d[3:0]
   173/178: $1\rec_d[1:0]
   174/178: $1\class_d[0:0]
   175/178: $1\in_dir_d[0:0]
   176/178: $1\max_length_d[6:0]
   177/178: $1\byte_cnt_d[6:0]
   178/178: $1\addr_d[6:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2440'.
     1/11: $0\in_endp_q[0:0]
     2/11: $0\addr_qq[6:0]
     3/11: $0\dev_state_q[1:0]
     4/11: $0\req_q[3:0]
     5/11: $0\rec_q[1:0]
     6/11: $0\class_q[0:0]
     7/11: $0\in_dir_q[0:0]
     8/11: $0\max_length_q[6:0]
     9/11: $0\byte_cnt_q[6:0]
    10/11: $0\state_q[2:0]
    11/11: $0\addr_q[6:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:281$2431'.
     1/2: $0\usb_reset_q[0:0]
     2/2: $0\dev_state_qq[1:0]
Creating decoders for process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:498$2421'.
     1/3: $0\genblk1.u_ltx4_async_data.in_iready_sq[1:0]
     2/3: $0\genblk1.u_ltx4_async_data.in_data_q[7:0]
     3/3: $0\genblk1.u_ltx4_async_data.in_iready_mask_q[0:0]
Creating decoders for process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:467$2384'.
     1/16: $4$lookahead\in_fifo_q$2383[71:0]$2406
     2/16: $4$bitselwrite$data$../../../usb_cdc/bulk_endp.v:483$2290[71:0]$2405
     3/16: $4$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:483$2289[71:0]$2404
     4/16: $3$lookahead\in_fifo_q$2383[71:0]$2400
     5/16: $3$bitselwrite$data$../../../usb_cdc/bulk_endp.v:483$2290[71:0]$2399
     6/16: $3$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:483$2289[71:0]$2398
     7/16: $2$lookahead\in_fifo_q$2383[71:0]$2395
     8/16: $2$bitselwrite$data$../../../usb_cdc/bulk_endp.v:483$2290[71:0]$2394
     9/16: $2$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:483$2289[71:0]$2393
    10/16: $1$lookahead\in_fifo_q$2383[71:0]$2391
    11/16: $1$bitselwrite$data$../../../usb_cdc/bulk_endp.v:483$2290[71:0]$2390
    12/16: $1$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:483$2289[71:0]$2389
    13/16: $0\genblk1.u_ltx4_async_data.in_ovalid_sq[1:0]
    14/16: $0\genblk1.u_ltx4_async_data.in_ovalid_mask_q[0:0]
    15/16: $0\delay_in_cnt_q[1:0]
    16/16: $0\in_last_q[3:0]
Creating decoders for process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:449$2378'.
     1/2: $0\genblk1.u_ltx4_async_data.out_ovalid_sq[1:0]
     2/2: $0\genblk1.u_ltx4_async_data.out_ovalid_mask_q[0:0]
Creating decoders for process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:415$2357'.
     1/6: $0\genblk1.u_ltx4_async_data.out_iready_sq[1:0]
     2/6: $0\genblk1.u_ltx4_async_data.out_data_q[7:0]
     3/6: $0\genblk1.u_ltx4_async_data.out_iready_mask_q[0:0]
     4/6: $0\delay_out_cnt_q[1:0]
     5/6: $0\out_full_q[0:0]
     6/6: $0\out_first_q[3:0]
Creating decoders for process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:402$2355'.
     1/1: $0\genblk1.u_ltx4_async_data.data_rstn_sq[1:0]
Creating decoders for process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2341'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2325'.
     1/3: $0\in_req_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_state_q[0:0]
Creating decoders for process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2295'.
     1/23: $5\out_last_dd[3:0]
     2/23: $3\out_nak_d[0:0]
     3/23: $3\out_state_d[1:0]
     4/23: $3$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$2288[71:0]$2309
     5/23: $3$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$2287[71:0]$2308
     6/23: $4\out_last_dd[3:0]
     7/23: $3\out_fifo_d[71:0]
     8/23: $3\out_last_dd[3:0]
     9/23: $3\out_last_d[3:0]
    10/23: $2\out_last_dd[3:0]
    11/23: $2\out_last_d[3:0]
    12/23: $2\out_state_d[1:0]
    13/23: $2$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$2288[71:0]$2303
    14/23: $2$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$2287[71:0]$2302
    15/23: $2\out_nak_d[0:0]
    16/23: $2\out_fifo_d[71:0]
    17/23: $1\out_nak_d[0:0]
    18/23: $1\out_last_dd[3:0]
    19/23: $1\out_state_d[1:0]
    20/23: $1$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$2288[71:0]$2300
    21/23: $1$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$2287[71:0]$2299
    22/23: $1\out_last_d[3:0]
    23/23: $1\out_fifo_d[71:0]
Creating decoders for process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2293'.
     1/5: $0\out_nak_q[0:0]
     2/5: $0\out_last_qq[3:0]
     3/5: $0\out_last_q[3:0]
     4/5: $0\out_fifo_q[71:0]
     5/5: $0\out_state_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1424'.
     1/48: $13\rx_state_d[2:0]
     2/48: $9\rx_valid_fd[0:0]
     3/48: $12\data_d[7:0]
     4/48: $9\stuffing_cnt_d[2:0]
     5/48: $11\data_d[8:8]
     6/48: $9\data_d[8:0] [8]
     7/48: $9\data_d[8:0] [7:0]
     8/48: $12\rx_state_d[2:0]
     9/48: $10\data_d[8:0]
    10/48: $7\rx_valid_fd[0:0]
    11/48: $11\rx_state_d[2:0]
    12/48: $8\rx_valid_fd[0:0]
    13/48: $8\stuffing_cnt_d[2:0]
    14/48: $6\rx_valid_fd[0:0]
    15/48: $10\rx_state_d[2:0]
    16/48: $7\stuffing_cnt_d[2:0]
    17/48: $8\data_d[8:0]
    18/48: $7\data_d[8:0]
    19/48: $5\rx_valid_fd[0:0]
    20/48: $9\rx_state_d[2:0]
    21/48: $8\rx_state_d[2:0]
    22/48: $4\rx_valid_fd[0:0]
    23/48: $6\data_d[8:0]
    24/48: $3\rx_valid_fd[0:0]
    25/48: $7\rx_state_d[2:0]
    26/48: $5\data_d[8:0]
    27/48: $6\stuffing_cnt_d[2:0]
    28/48: $2\rx_valid_fd[0:0]
    29/48: $6\rx_state_d[2:0]
    30/48: $5\stuffing_cnt_d[2:0]
    31/48: $4\data_d[8:0]
    32/48: $4\stuffing_cnt_d[2:0]
    33/48: $4\rx_valid_rd[0:0]
    34/48: $5\rx_state_d[2:0]
    35/48: $3\rx_valid_rd[0:0]
    36/48: $4\rx_state_d[2:0]
    37/48: $3\stuffing_cnt_d[2:0]
    38/48: $3\data_d[8:0]
    39/48: $3\rx_state_d[2:0]
    40/48: $2\rx_valid_rd[0:0]
    41/48: $2\stuffing_cnt_d[2:0]
    42/48: $2\data_d[8:0]
    43/48: $2\rx_state_d[2:0]
    44/48: $1\rx_state_d[2:0]
    45/48: $1\rx_valid_fd[0:0]
    46/48: $1\rx_valid_rd[0:0]
    47/48: $1\stuffing_cnt_d[2:0]
    48/48: $1\data_d[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1409'.
     1/9: $0\rx_en_q[0:0]
     2/9: $0\dp_pu_q[0:0]
     3/9: $0\cnt_q[17:0]
     4/9: $0\rx_valid_fq[0:0]
     5/9: $0\rx_valid_rq[0:0]
     6/9: $0\rx_state_q[2:0]
     7/9: $0\nrzi_q[3:0]
     8/9: $0\stuffing_cnt_q[2:0]
     9/9: $0\data_q[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1385'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1375'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1373'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1357'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1355'.
     1/6: $0\tx_valid_q[0:0]
     2/6: $0\nrzi_q[0:0]
     3/6: $0\stuffing_cnt_q[2:0]
     4/6: $0\data_q[7:0]
     5/6: $0\bit_cnt_q[2:0]
     6/6: $0\tx_state_q[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1345'.
     1/1: $0\clk_cnt_q[1:0]

9.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_ready' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_req' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:364$1802' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:364$1803' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:397$1804.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:397$1804.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:397$1804.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:397$1805.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:397$1805.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:397$1805.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$1806.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$1806.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$1806.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$1806.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$1807.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$1807.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$1807.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$1807.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:434$1808' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:434$1809' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:443$1810' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:443$1811' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$1812.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$1812.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$1812.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$1812.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$1813.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$1813.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$1813.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$1813.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:510$1814.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:510$1814.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:510$1814.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:515$1815.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:515$1815.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:515$1815.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2442'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2442'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2442'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2442'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2442'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\class_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2442'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2442'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2442'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2442'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2442'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2442'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2442'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_data' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2442'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_zlp' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2442'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_valid' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2442'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2442'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\out_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2442'.
No latch inferred for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\out_state_d' from process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2295'.
No latch inferred for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\out_fifo_d' from process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2295'.
No latch inferred for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\out_last_d' from process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2295'.
No latch inferred for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\out_last_dd' from process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2295'.
No latch inferred for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\out_nak_d' from process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2295'.
No latch inferred for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$2287' from process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2295'.
No latch inferred for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$2288' from process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2295'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1424'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1424'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1424'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1424'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1424'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1375'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1357'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1357'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1357'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1357'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1357'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_ready' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1357'.

9.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1193'.
  created $adff cell `$procdff$11410' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1186'.
  created $dff cell `$procdff$11411' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1182'.
  created $adff cell `$procdff$11412' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1175'.
  created $dff cell `$procdff$11413' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1172'.
  created $adff cell `$procdff$11414' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1169'.
  created $dff cell `$procdff$11415' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1166'.
  created $adff cell `$procdff$11416' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1163'.
  created $dff cell `$procdff$11417' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1161'.
  created $dff cell `$procdff$11418' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1159'.
  created $dff cell `$procdff$11419' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1155'.
  created $adff cell `$procdff$11420' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1148'.
  created $dff cell `$procdff$11421' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1144'.
  created $adff cell `$procdff$11422' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1137'.
  created $dff cell `$procdff$11423' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1134'.
  created $adff cell `$procdff$11424' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1131'.
  created $dff cell `$procdff$11425' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1128'.
  created $adff cell `$procdff$11426' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1125'.
  created $dff cell `$procdff$11427' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1123'.
  created $dff cell `$procdff$11428' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1121'.
  created $dff cell `$procdff$11429' with positive edge clock.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$949'.
  created $adff cell `$procdff$11430' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.\rstn_sq' using process `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$2275'.
  created $adff cell `$procdff$11431' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1840'.
  created $adff cell `$procdff$11432' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1840'.
  created $adff cell `$procdff$11433' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1840'.
  created $adff cell `$procdff$11434' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1840'.
  created $adff cell `$procdff$11435' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1840'.
  created $adff cell `$procdff$11436' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1840'.
  created $adff cell `$procdff$11437' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1840'.
  created $adff cell `$procdff$11438' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1840'.
  created $adff cell `$procdff$11439' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1840'.
  created $adff cell `$procdff$11440' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1840'.
  created $adff cell `$procdff$11441' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\delay_cnt_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$1827'.
  created $adff cell `$procdff$11442' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$1827'.
  created $adff cell `$procdff$11443' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$1827'.
  created $adff cell `$procdff$11444' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2440'.
  created $adff cell `$procdff$11445' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2440'.
  created $adff cell `$procdff$11446' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2440'.
  created $adff cell `$procdff$11447' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2440'.
  created $adff cell `$procdff$11448' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2440'.
  created $adff cell `$procdff$11449' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\class_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2440'.
  created $adff cell `$procdff$11450' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2440'.
  created $adff cell `$procdff$11451' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2440'.
  created $adff cell `$procdff$11452' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2440'.
  created $adff cell `$procdff$11453' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2440'.
  created $adff cell `$procdff$11454' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2440'.
  created $adff cell `$procdff$11455' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:281$2431'.
  created $adff cell `$procdff$11456' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\usb_reset_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:281$2431'.
  created $adff cell `$procdff$11457' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\genblk1.u_ltx4_async_data.in_iready_mask_q' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:498$2421'.
  created $adff cell `$procdff$11458' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\genblk1.u_ltx4_async_data.in_data_q' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:498$2421'.
  created $adff cell `$procdff$11459' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\genblk1.u_ltx4_async_data.in_iready_sq' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:498$2421'.
  created $adff cell `$procdff$11460' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\in_fifo_q' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:467$2384'.
  created $adff cell `$procdff$11461' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\in_last_q' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:467$2384'.
  created $adff cell `$procdff$11462' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\delay_in_cnt_q' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:467$2384'.
  created $adff cell `$procdff$11463' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\genblk1.u_ltx4_async_data.in_ovalid_sq' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:467$2384'.
  created $adff cell `$procdff$11464' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\genblk1.u_ltx4_async_data.in_ovalid_mask_q' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:467$2384'.
  created $adff cell `$procdff$11465' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:483$2289' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:467$2384'.
  created $adff cell `$procdff$11466' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$bitselwrite$data$../../../usb_cdc/bulk_endp.v:483$2290' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:467$2384'.
  created $adff cell `$procdff$11467' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$lookahead\in_fifo_q$2383' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:467$2384'.
  created $adff cell `$procdff$11468' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\genblk1.u_ltx4_async_data.out_ovalid_mask_q' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:449$2378'.
  created $adff cell `$procdff$11469' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\genblk1.u_ltx4_async_data.out_ovalid_sq' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:449$2378'.
  created $adff cell `$procdff$11470' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\out_first_q' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:415$2357'.
  created $adff cell `$procdff$11471' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\out_full_q' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:415$2357'.
  created $adff cell `$procdff$11472' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\delay_out_cnt_q' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:415$2357'.
  created $adff cell `$procdff$11473' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\genblk1.u_ltx4_async_data.out_iready_sq' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:415$2357'.
  created $adff cell `$procdff$11474' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\genblk1.u_ltx4_async_data.out_iready_mask_q' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:415$2357'.
  created $adff cell `$procdff$11475' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\genblk1.u_ltx4_async_data.out_data_q' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:415$2357'.
  created $adff cell `$procdff$11476' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\genblk1.u_ltx4_async_data.data_rstn_sq' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:402$2355'.
  created $adff cell `$procdff$11477' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\in_first_q' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2341'.
  created $adff cell `$procdff$11478' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\in_first_qq' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2341'.
  created $adff cell `$procdff$11479' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\in_state_q' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2325'.
  created $adff cell `$procdff$11480' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\in_req_q' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2325'.
  created $adff cell `$procdff$11481' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\in_valid_q' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2325'.
  created $adff cell `$procdff$11482' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\out_state_q' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2293'.
  created $adff cell `$procdff$11483' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\out_fifo_q' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2293'.
  created $adff cell `$procdff$11484' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\out_last_q' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2293'.
  created $adff cell `$procdff$11485' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\out_last_qq' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2293'.
  created $adff cell `$procdff$11486' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\out_nak_q' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2293'.
  created $adff cell `$procdff$11487' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1409'.
  created $adff cell `$procdff$11488' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1409'.
  created $adff cell `$procdff$11489' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1409'.
  created $adff cell `$procdff$11490' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1409'.
  created $adff cell `$procdff$11491' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1409'.
  created $adff cell `$procdff$11492' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1409'.
  created $adff cell `$procdff$11493' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1409'.
  created $adff cell `$procdff$11494' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1409'.
  created $adff cell `$procdff$11495' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1409'.
  created $adff cell `$procdff$11496' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1385'.
  created $adff cell `$procdff$11497' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1373'.
  created $adff cell `$procdff$11498' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1373'.
  created $adff cell `$procdff$11499' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1355'.
  created $adff cell `$procdff$11500' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1355'.
  created $adff cell `$procdff$11501' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1355'.
  created $adff cell `$procdff$11502' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1355'.
  created $adff cell `$procdff$11503' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1355'.
  created $adff cell `$procdff$11504' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_valid_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1355'.
  created $adff cell `$procdff$11505' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1345'.
  created $adff cell `$procdff$11506' with positive edge clock and negative level reset.

9.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1196'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1193'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1193'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1192'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1186'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1186'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1185'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1182'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1182'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1181'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1175'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1175'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1174'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1172'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1171'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1169'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1169'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1168'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1166'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1165'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1163'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1163'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1162'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1161'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1161'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1160'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1159'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1158'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1155'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1155'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1154'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1148'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1148'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1147'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1144'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1144'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1143'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1137'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1137'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1136'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1134'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1133'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1131'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1131'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1130'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1128'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1127'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1125'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1125'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1124'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1123'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1123'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1122'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1121'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$949'.
Removing empty process `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$2275'.
Found and cleaned up 76 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1842'.
Found and cleaned up 1 empty switch in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1840'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1840'.
Found and cleaned up 3 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$1827'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$1827'.
Found and cleaned up 86 empty switches in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2442'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2442'.
Found and cleaned up 1 empty switch in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2440'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2440'.
Found and cleaned up 2 empty switches in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:281$2431'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:281$2431'.
Found and cleaned up 2 empty switches in `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:498$2421'.
Removing empty process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:498$2421'.
Found and cleaned up 4 empty switches in `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:467$2384'.
Removing empty process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:467$2384'.
Found and cleaned up 2 empty switches in `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:449$2378'.
Removing empty process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:449$2378'.
Found and cleaned up 4 empty switches in `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:415$2357'.
Removing empty process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:415$2357'.
Removing empty process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:402$2355'.
Found and cleaned up 5 empty switches in `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2341'.
Removing empty process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2341'.
Found and cleaned up 6 empty switches in `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2325'.
Removing empty process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2325'.
Found and cleaned up 5 empty switches in `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2295'.
Removing empty process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2295'.
Found and cleaned up 1 empty switch in `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2293'.
Removing empty process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2293'.
Found and cleaned up 15 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1424'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1424'.
Found and cleaned up 10 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1409'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1409'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1385'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1385'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1375'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1375'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1373'.
Found and cleaned up 9 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1357'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1357'.
Found and cleaned up 1 empty switch in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1355'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1355'.
Found and cleaned up 2 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1345'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1345'.
Cleaned up 258 empty switches.

9.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
Optimizing module prescaler.
Optimizing module $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.
<suppressed ~7 debug messages>
Optimizing module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
<suppressed ~146 debug messages>
Optimizing module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
<suppressed ~114 debug messages>
Optimizing module $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.
<suppressed ~51 debug messages>
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~24 debug messages>
Optimizing module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~23 debug messages>

9.4. Executing FLATTEN pass (flatten design).
Deleting now unused module prescaler.
Deleting now unused module $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.
Deleting now unused module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Deleting now unused module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Deleting now unused module $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~7 debug messages>

9.5. Executing TRIBUF pass.

9.6. Executing DEMINOUT pass (demote inout ports to input or output).

9.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~25 debug messages>

9.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 451 unused cells and 3035 unused wires.
<suppressed ~466 debug messages>

9.9. Executing CHECK pass (checking for obvious problems).
Checking module loopback...
Found and reported 0 problems.

9.10. Executing OPT pass (performing simple optimizations).

9.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~2301 debug messages>
Removed a total of 767 cells.

9.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10178: \u_usb_cdc.u_bulk_endp.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10181: \u_usb_cdc.u_bulk_endp.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10971: \u_usb_cdc.u_sie.u_phy_rx.cnt_q -> { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7675.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7678.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7681.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7699.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7701.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7703.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7705.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7727.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7729.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7731.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10189.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10195.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7752.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7754.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7756.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10201.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7762.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7775.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10204.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7777.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7779.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7781.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7784.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7801.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10210.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7803.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7807.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7810.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7813.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7828.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10237.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7830.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10240.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7832.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7834.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7840.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7858.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10249.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7860.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7862.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7865.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7868.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7885.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10255.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10258.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7887.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10264.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7894.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7897.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7915.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10267.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7917.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7919.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7921.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10273.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7924.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7927.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7946.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7948.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10279.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7950.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7955.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7958.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10285.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10303.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10309.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7976.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7978.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7980.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7983.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7986.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8000.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8006.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8009.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8012.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8027.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8031.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8033.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8036.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8039.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8057.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8061.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8064.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8067.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8084.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8088.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8090.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8093.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8096.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8114.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7642.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8116.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8118.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8120.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8126.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8147.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8149.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8151.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8154.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8157.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8177.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8179.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8181.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8208.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8210.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8212.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8215.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8218.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8233.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8237.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8239.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8242.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8245.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8261.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8263.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8265.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8270.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8273.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8290.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8292.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8294.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8296.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8302.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8320.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8324.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8326.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8329.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8332.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8352.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8354.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8356.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8360.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8363.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8366.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8385.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8387.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8389.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8391.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8394.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8397.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8417.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8419.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8421.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8426.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8429.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8450.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8456.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8459.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8462.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7644.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8482.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8484.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8492.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8509.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8511.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8513.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8515.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8520.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8523.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8540.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8542.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8544.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8546.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8548.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8570.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8572.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8574.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8576.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8579.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8582.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8598.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8600.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8602.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8604.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8607.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8610.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8627.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8629.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8631.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8633.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8636.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8639.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8658.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8660.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8662.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8665.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8668.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8688.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8690.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8692.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8695.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8698.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8719.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8721.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8723.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8726.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8729.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8749.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7646.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8751.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8753.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8755.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8758.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8761.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8784.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8786.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8791.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8794.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8818.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8820.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8825.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8828.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8849.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8851.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8853.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8856.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8859.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8874.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8876.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8878.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8881.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8884.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8904.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8910.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8928.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8930.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8932.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8936.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8939.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8961.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8963.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8969.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8971.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8974.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8977.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9003.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9005.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9007.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9010.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9013.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9034.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9036.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9038.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9044.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9047.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9072.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9074.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9076.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9078.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9080.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9082.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9085.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9088.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9113.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9115.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9117.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9119.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9121.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9127.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9151.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9153.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9155.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9157.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9159.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9161.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9164.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9167.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9194.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9196.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9198.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9200.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9202.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9205.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9208.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9232.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9234.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9236.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9243.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9263.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9265.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9267.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9269.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9272.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9275.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9293.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9295.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9301.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9318.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9320.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9322.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9325.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9328.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6574.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9346.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6581.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9368.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9370.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6584.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9392.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9394.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6593.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9397.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9400.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9416.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9418.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6595.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9421.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9424.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6597.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9436.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9438.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9444.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6600.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9463.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9466.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6613.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9476.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9481.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9484.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6615.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9500.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6617.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9506.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9514.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9520.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9528.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6620.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9531.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9534.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9542.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6623.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9548.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9556.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9559.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9570.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9573.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9584.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9587.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9590.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9598.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6631.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9601.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9604.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9612.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6633.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9615.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9618.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9626.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9632.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9640.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6636.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9646.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6639.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9652.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9655.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9661.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9664.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6648.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9671.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9674.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6650.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9680.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9683.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9690.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9693.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9701.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9704.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9710.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9713.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9719.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9722.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9730.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9733.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9741.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6664.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9755.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6666.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9763.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9766.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9774.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9777.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6669.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9785.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6672.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9799.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6680.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9808.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9811.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6682.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9819.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9834.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9840.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9846.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9852.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9858.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9864.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9870.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9876.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9882.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9888.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9894.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9900.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9906.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9912.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9918.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9924.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9930.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6685.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6688.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6694.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6697.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6700.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6706.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6709.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6712.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6718.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6721.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6724.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6730.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6733.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6736.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6742.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6745.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6748.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7649.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6760.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6768.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6771.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6776.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6789.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6795.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7652.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6809.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2777.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6814.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2789.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6819.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6821.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2874.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2885.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6841.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2888.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2902.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2912.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2917.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2920.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2930.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2933.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2935.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6846.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2938.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2948.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2951.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2953.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2956.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2966.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2971.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2981.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2983.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6853.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2986.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2996.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2998.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3001.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3011.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3013.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6856.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3016.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3025.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6859.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3028.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3037.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3049.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3061.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3064.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6875.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3077.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6878.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6882.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6885.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6888.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3188.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3195.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6901.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3198.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3211.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3213.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3216.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3218.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3221.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3279.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3282.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3284.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6904.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3287.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3342.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3344.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3359.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3362.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3364.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6909.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3367.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6911.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3442.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3444.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3447.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3493.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3495.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6914.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3498.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3510.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3512.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6917.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3515.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3527.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3529.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3532.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3583.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3595.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3597.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6930.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3600.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6933.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6935.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6937.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6940.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6943.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3747.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3750.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3873.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3876.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3887.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6956.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3890.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3901.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6961.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3918.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3929.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6963.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3932.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6966.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6978.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6981.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6983.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4058.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4068.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4073.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4076.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4093.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4095.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4098.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4100.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4102.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4104.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6988.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4107.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4124.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4126.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4129.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4131.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6991.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4138.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4154.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4157.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4159.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4161.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4163.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4182.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4191.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7000.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4194.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4210.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4215.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4219.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7003.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4222.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4238.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4241.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4243.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4245.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4247.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7005.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4250.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4266.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4268.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7007.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4275.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4293.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4295.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4300.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4316.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4318.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4320.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4322.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7010.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4325.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4341.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4343.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4345.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7013.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4387.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4389.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4391.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4394.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4409.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4413.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7022.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4416.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4431.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4433.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4435.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7024.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4438.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4453.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4455.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4457.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7026.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4460.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4475.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4477.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4479.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4482.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4499.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4501.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7029.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4504.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4518.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4520.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7032.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4523.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4537.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4539.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4542.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4556.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4558.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7041.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4561.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4594.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4596.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7043.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4599.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4613.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4615.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7045.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4632.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4634.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4637.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7048.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7051.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7062.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7064.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7067.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7070.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7079.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4859.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7081.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4862.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7083.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4878.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4894.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4923.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7086.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4926.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4939.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7089.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4955.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4958.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5062.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5064.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5066.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7097.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5069.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5142.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5176.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7102.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5179.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5193.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7105.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5196.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5213.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5213.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5219.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5222.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5240.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5242.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7113.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7115.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5249.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5267.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5269.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5271.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5273.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5276.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5395.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7121.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5397.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5402.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5419.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7129.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5421.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5423.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7131.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5443.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5445.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5447.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7134.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5450.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5469.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5471.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5475.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5478.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5500.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7147.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5503.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5522.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5524.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5526.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7150.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5529.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7153.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7160.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5547.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5552.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7163.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5610.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5612.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7166.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5615.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5631.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7173.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5636.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5687.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5690.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5705.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7176.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5708.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5723.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7179.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5741.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5744.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5760.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5763.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5780.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5783.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7189.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7192.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7199.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7202.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7205.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5799.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5847.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7215.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7218.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6176.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7220.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7223.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7225.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7228.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6195.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7231.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7241.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7243.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7246.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6205.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7248.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7251.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6218.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7254.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6229.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6240.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7263.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7266.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6249.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6261.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7268.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6264.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6272.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6275.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7271.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7274.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7283.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7285.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6287.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6313.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6326.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7302.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6337.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6353.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7304.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7306.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7308.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7311.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7314.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7326.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7328.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7330.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7332.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7335.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7338.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7351.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7353.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7669.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10354.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7360.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10363.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10366.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10369.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10372.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10374.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10383.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10386.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10389.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10392.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10394.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7363.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10406.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10409.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10414.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10426.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10429.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7377.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10440.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10443.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10446.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10448.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10457.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10463.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10466.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10468.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7379.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10477.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10480.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10483.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10500.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10503.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10505.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7381.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10514.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10520.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10522.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7383.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10531.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10534.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10537.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10540.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10542.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10554.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10557.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10559.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7386.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10571.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10573.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7389.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10582.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10585.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10587.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10596.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10599.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7404.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10610.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10613.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10615.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10625.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10627.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10630.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10632.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10642.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10644.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10647.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10649.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10659.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10661.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10666.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7406.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10675.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10678.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10680.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10689.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10692.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7408.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10703.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10706.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10708.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7410.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10719.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10730.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7413.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10739.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10741.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7416.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10750.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10752.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7432.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10776.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7434.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10784.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10794.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10797.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10799.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10809.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10812.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10814.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7436.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10829.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7438.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10839.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10841.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10032.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10851.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10853.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10865.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7444.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10886.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7461.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10895.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7463.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10056.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10923.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7465.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7467.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7470.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7488.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7490.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11011.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11014.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11020.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7492.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7495.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7671.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7512.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11028.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11031.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11036.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7514.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11039.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11044.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7516.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11047.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11054.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11056.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11066.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11068.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11078.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11080.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7519.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11083.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11092.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7522.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11101.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11104.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11110.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7534.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11113.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11119.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11128.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7536.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11131.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11139.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11141.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11144.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11152.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11154.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11157.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11164.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7538.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11169.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11177.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11179.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7540.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11182.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11190.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11195.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11203.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11205.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7543.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11208.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11215.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7546.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11218.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11225.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11228.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7559.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11245.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11248.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11255.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7561.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11258.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11265.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11268.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11276.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11279.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11287.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7565.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11290.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11301.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11309.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11312.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7571.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11320.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7587.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7589.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11328.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7594.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7597.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11336.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7612.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7614.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7616.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7621.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7624.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7640.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11360.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11366.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11372.
Removed 1240 multiplexer ports.
<suppressed ~154 debug messages>

9.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$5138: $auto$opt_reduce.cc:134:opt_mux$11510
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6172: $auto$opt_reduce.cc:134:opt_mux$11512
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6188: $auto$opt_reduce.cc:134:opt_mux$11514
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6280: { $flatten\u_usb_cdc.\u_sie.$procmux$3074_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$1832_Y $auto$opt_reduce.cc:134:opt_mux$11516 $flatten\u_usb_cdc.\u_sie.$procmux$2798_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$3072: $auto$opt_reduce.cc:134:opt_mux$11518
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10933: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10375_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1400_Y $auto$opt_reduce.cc:134:opt_mux$11520 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11314: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11142_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11057_CMP $auto$opt_reduce.cc:134:opt_mux$11522 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11354: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11142_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11057_CMP $auto$opt_reduce.cc:134:opt_mux$11524 }
  Optimizing cells in module \loopback.
Performed a total of 8 changes.

9.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~132 debug messages>
Removed a total of 44 cells.

9.10.6. Executing OPT_DFF pass (perform DFF optimizations).

9.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 2040 unused wires.
<suppressed ~3 debug messages>

9.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.10.9. Rerunning OPT passes. (Maybe there is more to do..)

9.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~160 debug messages>

9.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7481: $auto$opt_reduce.cc:134:opt_mux$11526
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7720: { $auto$opt_reduce.cc:134:opt_mux$11530 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7352_CMP $auto$opt_reduce.cc:134:opt_mux$11528 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7968: $auto$opt_reduce.cc:134:opt_mux$11532
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8200: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6575_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7378_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7352_CMP $auto$opt_reduce.cc:134:opt_mux$11534 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8474: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8355_CMP $auto$opt_reduce.cc:134:opt_mux$11536 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8841: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6575_CMP $auto$opt_reduce.cc:134:opt_mux$11538 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6614_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6629_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$5543: { $flatten\u_usb_cdc.\u_sie.$procmux$5216_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5215_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11338: { $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2249_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11057_CMP $auto$opt_reduce.cc:134:opt_mux$11540 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11354: { $auto$opt_reduce.cc:134:opt_mux$11542 $auto$opt_reduce.cc:134:opt_mux$11522 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$11531: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7378_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7352_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6812_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6629_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6614_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6575_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:671$2621_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2617_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$11533: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6812_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6629_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6614_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:671$2621_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2617_Y }
  Optimizing cells in module \loopback.
Performed a total of 11 changes.

9.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

9.10.13. Executing OPT_DFF pass (perform DFF optimizations).

9.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

9.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.10.16. Rerunning OPT passes. (Maybe there is more to do..)

9.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~160 debug messages>

9.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

9.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.10.20. Executing OPT_DFF pass (perform DFF optimizations).

9.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

9.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.10.23. Finished OPT passes. (There is nothing left to do.)

9.11. Executing FSM pass (extract and optimize FSM).

9.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register loopback.u_usb_cdc.u_bulk_endp.out_state_q.
Not marking loopback.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register loopback.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register loopback.u_usb_cdc.u_ctrl_endp.state_q.
Found FSM state register loopback.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register loopback.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register loopback.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

9.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_usb_cdc.u_bulk_endp.out_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11483
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:140$2307_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:140$2306_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:140$2307_Y \u_usb_cdc.u_bulk_endp.out_ready_i \u_usb_cdc.u_bulk_endp.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:140$2306_Y $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] }
  transition:       2'00 4'--0- ->       2'00 3'000
  transition:       2'00 4'0-10 ->       2'00 3'000
  transition:       2'00 4'0011 ->       2'01 3'001
  transition:       2'00 4'0111 ->       2'10 3'010
  transition:       2'00 4'1-1- ->       2'00 3'000
  transition:       2'10 4'--0- ->       2'10 3'110
  transition:       2'10 4'0-10 ->       2'00 3'100
  transition:       2'10 4'0011 ->       2'01 3'101
  transition:       2'10 4'0111 ->       2'10 3'110
  transition:       2'10 4'1-1- ->       2'00 3'100
  transition:       2'01 4'--0- ->       2'01 3'001
  transition:       2'01 4'0-10 ->       2'00 3'000
  transition:       2'01 4'0011 ->       2'01 3'001
  transition:       2'01 4'0111 ->       2'10 3'010
  transition:       2'01 4'1-1- ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11452
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7226_CMP
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7305_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7537_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7778_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8003_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8236_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8514_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8933_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9319_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11526
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:427$2498_Y
  found state code: 4'1011
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11528
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7352_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11530
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:595$2589_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:583$2584_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11532
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11534
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7378_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6575_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:521$2562_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:517$2540_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:502$2532_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8355_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:451$2507_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:473$2513_Y
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6629_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6614_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11538
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:449$2506_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:423$2495_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:376$2454_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8962_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8998_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9073_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9112_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9152_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:404$2482_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:400$2477_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:396$2474_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2471_Y
  found state code: 4'0110
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:384$2461_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:384$2463_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:380$2458_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:411$2491_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:369$2453_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:376$2454_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$2610_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2617_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:671$2621_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6575_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6614_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6629_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6812_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7352_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7378_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8355_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$11526 \u_usb_cdc.setup $auto$opt_reduce.cc:134:opt_mux$11528 $auto$opt_reduce.cc:134:opt_mux$11530 $auto$opt_reduce.cc:134:opt_mux$11532 $auto$opt_reduce.cc:134:opt_mux$11534 \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9319_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9152_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9112_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9073_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8998_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8962_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8933_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8514_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8236_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8003_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7778_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7537_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7305_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7226_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:595$2589_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:583$2584_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:521$2562_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:517$2540_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:502$2532_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:473$2513_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:451$2507_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:449$2506_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:427$2498_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:423$2495_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:411$2491_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:404$2482_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:400$2477_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:396$2474_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2471_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:384$2463_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:384$2461_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:380$2458_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:369$2453_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.class_q $auto$opt_reduce.cc:134:opt_mux$11538 \u_usb_cdc.u_bulk_endp.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8355_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7378_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7352_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6812_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6629_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6614_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6575_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:671$2621_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2617_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$2610_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:376$2454_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 45'-----------------------------------------0--- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0----0--------------0-------------------1--- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0----0--------------1-------------------1--0 ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0----0-0-----00000001-------------------1--1 ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0----0-1------------1------------------01--1 ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0----0-1------------1------------------11--1 ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0----0--000001------1------00-----------10-1 ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0----0-------1------1------1----------0-10-1 ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0----0-------1------1------1----------1-10-1 ->     4'0001 15'000000000010001
  transition:     4'0000 45'-0----0--1----1------1---------------0---10-1 ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0----0--1----1------1---------------1---10-1 ->     4'0010 15'000000000010010
  transition:     4'0000 45'-0----0---1---1------1----------------0--10-1 ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0----0---1---1------1----------------1--10-1 ->     4'0011 15'000000000010011
  transition:     4'0000 45'-0----0----1--1------1--------------0----10-1 ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0----0----1--1------1--------------1----10-1 ->     4'0110 15'000000000010110
  transition:     4'0000 45'-0----0-------1------1-------1-----0-----10-1 ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0----0-------1------1-------1-----1-----10-1 ->     4'0111 15'000000000010111
  transition:     4'0000 45'-0----0-----1-1------1------------0------10-1 ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0----0-----1-1------1------------1------10-1 ->     4'1000 15'000000000011000
  transition:     4'0000 45'-0----0------11------1-----------0-------10-1 ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0----0------11------1-----------1-------10-1 ->     4'1001 15'000000000011001
  transition:     4'0000 45'-0----0-------1------1----------0--------11-1 ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0----0-------1------1----------1--------11-1 ->     4'1010 15'000000000011010
  transition:     4'0000 45'-0----0--------1-----1-------------------1--1 ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0----0---------1----1-------------------1--1 ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0----0----------1---1-------------------1--1 ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0----0-----------1--1-------------------1--1 ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0----0------------1-1-------------------1--1 ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0----0-------------11-------------------1--1 ->     4'0000 15'000000000010000
  transition:     4'0000 45'-1----0----------------------------------1--- ->     4'0000 15'000000000010000
  transition:     4'0000 45'------1----------------------------------1--- ->     4'0000 15'000000000010000
  transition:     4'1000 45'-----------------------------------------0--- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0----0--------------0-------------------1--- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0----0--------------1-------------------1--0 ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0----0-0-----00000001-------------------1--1 ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0----0-1------------1------------------01--1 ->     4'0000 15'000001000000000
  transition:     4'1000 45'-0----0-1------------1------------------11--1 ->     4'1011 15'000001000001011
  transition:     4'1000 45'-0----0-------1------1-------------------1--1 ->     4'1011 15'000001000001011
  transition:     4'1000 45'-0----00-------1-----1-------------------1--1 ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0----01-------1-----1-------------------1--1 ->     4'1011 15'000001000001011
  transition:     4'1000 45'-0----0---------1----1--------0----------1--1 ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0----0---------1----1--------1----------1--1 ->     4'1011 15'000001000001011
  transition:     4'1000 45'-0----0----------1---1--------0----------1--1 ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0----0----------1---1--------1----------1--1 ->     4'1011 15'000001000001011
  transition:     4'1000 45'-0----0-----------1--1--------0----------1--1 ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0----0-----------1--1--------1----------1--1 ->     4'1011 15'000001000001011
  transition:     4'1000 45'-0-0--0------------1-1--------0----------1--1 ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0-0--0------------1-1--------1----------1--1 ->     4'1011 15'000001000001011
  transition:     4'1000 45'-0----0-------------11--------0----------1--1 ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0----0-------------11--------1----------1--1 ->     4'1011 15'000001000001011
  transition:     4'1000 45'-1----0----------------------------------1--- ->     4'1000 15'000001000001000
  transition:     4'1000 45'------1----------------------------------1--- ->     4'1000 15'000001000001000
  transition:     4'0100 45'-----------------------------------------0--- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0----0--------------0-------------------1--- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0----0--------------1-------------------1--0 ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0----0-0-----00000001-------------------1--1 ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0----0-1------------1------------------01--1 ->     4'0000 15'000000001000000
  transition:     4'0100 45'-0----0-1------------1------------------11--1 ->     4'1011 15'000000001001011
  transition:     4'0100 45'-0----0-------1------1-------------------1--1 ->     4'1011 15'000000001001011
  transition:     4'0100 45'-0----0--------1-----1-------------------1--1 ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0----0---------1----1-------------------1--1 ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0----0----------1---1--------0----------1--1 ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0----0----------1---1--------1----------1--1 ->     4'1011 15'000000001001011
  transition:     4'0100 45'-0----0-----------1--1--------0----------1--1 ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0----0-----------1--1--------1----------1--1 ->     4'1011 15'000000001001011
  transition:     4'0100 45'-0----0------------1-1-------------------1--1 ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0----0-------------11-------------------1--1 ->     4'0100 15'000000001000100
  transition:     4'0100 45'-1----0----------------------------------1--- ->     4'0100 15'000000001000100
  transition:     4'0100 45'------1----------------------------------1--- ->     4'0100 15'000000001000100
  transition:     4'0010 45'-----------------------------------------0--- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-0----0--------------0-------------------1--- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-0----0--------------1-------------------1--0 ->     4'0010 15'000100000000010
  transition:     4'0010 45'-0----0-0-----00000001-------------------1--1 ->     4'0010 15'000100000000010
  transition:     4'0010 45'-0----0-1------------1------------------01--1 ->     4'0000 15'000100000000000
  transition:     4'0010 45'-0----0-1------------1------------------11--1 ->     4'1011 15'000100000001011
  transition:     4'0010 45'-0----0-------1------1-------------------1--1 ->     4'1011 15'000100000001011
  transition:     4'0010 45'-0----0--------1-----1--------0----------1--1 ->     4'0010 15'000100000000010
  transition:     4'0010 45'-0----0--------1-----1--------1----------1--1 ->     4'1011 15'000100000001011
  transition:     4'0010 45'-0----0---------1----1--------0----------1--1 ->     4'0010 15'000100000000010
  transition:     4'0010 45'-0----0---------1----1--------1----------1--1 ->     4'1011 15'000100000001011
  transition:     4'0010 45'-0----0----------1---1--------0----------1--1 ->     4'0010 15'000100000000010
  transition:     4'0010 45'-0----0----------1---1--------1----------1--1 ->     4'1011 15'000100000001011
  transition:     4'0010 45'-0----0-----------1--1--------0----------1--1 ->     4'0010 15'000100000000010
  transition:     4'0010 45'-0----0-----------1--1--------1----------1--1 ->     4'1011 15'000100000001011
  transition:     4'0010 45'-0----0------------1-1-0-----------------1--1 ->     4'0010 15'000100000000010
  transition:     4'0010 45'-0----0------------1-1-1-----------------1--1 ->     4'1011 15'000100000001011
  transition:     4'0010 45'-0----0-------------11--------0----------1--1 ->     4'0010 15'000100000000010
  transition:     4'0010 45'-0----0-------------11--------1----------1--1 ->     4'1011 15'000100000001011
  transition:     4'0010 45'-1----0----------------------------------1--- ->     4'0010 15'000100000000010
  transition:     4'0010 45'------1----------------------------------1--- ->     4'0010 15'000100000000010
  transition:     4'1010 45'-----------------------------------------0--- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0----0--------------0-------------------1--- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0----0--------------1-------------------1--0 ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0----0-0-----00000001-------------------1--1 ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0----0-1------------1------------------01--1 ->     4'0000 15'000000000000000
  transition:     4'1010 45'-0----0-1------------1------------------11--1 ->     4'1011 15'000000000001011
  transition:     4'1010 45'-0----0-------1------1-------------------1--1 ->     4'1011 15'000000000001011
  transition:     4'1010 45'-0----0--------1-----1-------------------1--1 ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0----0---------1----1-------------------1--1 ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0----0----------1---1-------------------1--1 ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0----0-----------1--1-------------------1--1 ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0----0------------1-1-------------------1--1 ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0----0-------------11-------------------1--1 ->     4'1010 15'000000000001010
  transition:     4'1010 45'-1----0----------------------------------1--- ->     4'1010 15'000000000001010
  transition:     4'1010 45'------1----------------------------------1--- ->     4'1010 15'000000000001010
  transition:     4'0110 45'-----------------------------------------0--- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0----0--------------0-------------------1--- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0----0--------------1-------------------1--0 ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0----0-0-----00000001-------------------1--1 ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0----0-1------------1------------------01--1 ->     4'0000 15'010000000000000
  transition:     4'0110 45'-0----0-1------------1------------------11--1 ->     4'1011 15'010000000001011
  transition:     4'0110 45'-0----0-------1------1-------------------1--1 ->     4'1011 15'010000000001011
  transition:     4'0110 45'-0----0--------1-----1--------0----------1--1 ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0----0--------1-----1--------1----------1--1 ->     4'1011 15'010000000001011
  transition:     4'0110 45'-0----0---------1----1--------0----------1--1 ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0----0---------1----1--------1----------1--1 ->     4'1011 15'010000000001011
  transition:     4'0110 45'-0----0----------1---1---0---------------1--1 ->     4'1011 15'010000000001011
  transition:     4'0110 45'-0----0----------1---1---1---------------1--1 ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0----0-----------1--1--------0----------1--1 ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0----0-----------1--1--------1----------1--1 ->     4'1011 15'010000000001011
  transition:     4'0110 45'-0----0------------1-1-0-----------------1--1 ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0----0------------1-1-1-----------------1--1 ->     4'1011 15'010000000001011
  transition:     4'0110 45'-0----0-------------11--------0----------1--1 ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0----0-------------11--------1----------1--1 ->     4'1011 15'010000000001011
  transition:     4'0110 45'-1----0----------------------------------1--- ->     4'0110 15'010000000000110
  transition:     4'0110 45'------1----------------------------------1--- ->     4'0110 15'010000000000110
  transition:     4'0001 45'-----------------------------------------0--- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-0----0--------------0-------------------1--- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-0----0--------------1-------------------1--0 ->     4'0001 15'000000100000001
  transition:     4'0001 45'-0----0-0-----00000001-------------------1--1 ->     4'0001 15'000000100000001
  transition:     4'0001 45'-0----0-1------------1------------------01--1 ->     4'0000 15'000000100000000
  transition:     4'0001 45'-0----0-1------------1------------------11--1 ->     4'1011 15'000000100001011
  transition:     4'0001 45'-0----0-------1------1-------------------1--1 ->     4'1011 15'000000100001011
  transition:     4'0001 45'-0----0--------1-----1---------0---------1--1 ->     4'1011 15'000000100001011
  transition:     4'0001 45'-0----0--------1-----1---------1---------1--1 ->     4'0001 15'000000100000001
  transition:     4'0001 45'-0----0---------1----1--------0----------1--1 ->     4'0001 15'000000100000001
  transition:     4'0001 45'-0----0---------1----1--------1----------1--1 ->     4'1011 15'000000100001011
  transition:     4'0001 45'-0----0----------1---1----0--------------1--1 ->     4'1011 15'000000100001011
  transition:     4'0001 45'-0----0----------1---1----1--------------1--1 ->     4'0001 15'000000100000001
  transition:     4'0001 45'-0----0-----------1--1--------0----------1--1 ->     4'0001 15'000000100000001
  transition:     4'0001 45'-0----0-----------1--1--------1----------1--1 ->     4'1011 15'000000100001011
  transition:     4'0001 45'-0-0--0------------1-1--------0----------1--1 ->     4'0001 15'000000100000001
  transition:     4'0001 45'-0-0--0------------1-1--------1----------1--1 ->     4'1011 15'000000100001011
  transition:     4'0001 45'-0----0-------------11--------0----------1--1 ->     4'0001 15'000000100000001
  transition:     4'0001 45'-0----0-------------11--------1----------1--1 ->     4'1011 15'000000100001011
  transition:     4'0001 45'-1----0----------------------------------1--- ->     4'0001 15'000000100000001
  transition:     4'0001 45'------1----------------------------------1--- ->     4'0001 15'000000100000001
  transition:     4'1001 45'-----------------------------------------0--- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0----0--------------0-------------------1--- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0----0--------------1-------------------1--0 ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0----0-0-----00000001-------------------1--1 ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0----0-1------------1------------------01--1 ->     4'0000 15'000010000000000
  transition:     4'1001 45'-0----0-1------------1------------------11--1 ->     4'1011 15'000010000001011
  transition:     4'1001 45'-0----0-------1------1-------------------1--1 ->     4'1011 15'000010000001011
  transition:     4'1001 45'-0----0--------1-----1------00-----------1--1 ->     4'1011 15'000010000001011
  transition:     4'1001 45'-0----0--------1-----1------1------------1--1 ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0----0--------1-----1-------1-----------1--1 ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0----0---------1----1--------0----------1--1 ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0----0---------1----1--------1----------1--1 ->     4'1011 15'000010000001011
  transition:     4'1001 45'-0----0----------1---1--------0----------1--1 ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0----0----------1---1--------1----------1--1 ->     4'1011 15'000010000001011
  transition:     4'1001 45'-0----0-----------1--1--------0----------1--1 ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0----0-----------1--1--------1----------1--1 ->     4'1011 15'000010000001011
  transition:     4'1001 45'-0-0--0------------1-1--------0----------1--1 ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0-0--0------------1-1--------1----------1--1 ->     4'1011 15'000010000001011
  transition:     4'1001 45'-0----0-------------11--------0----------1--1 ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0----0-------------11--------1----------1--1 ->     4'1011 15'000010000001011
  transition:     4'1001 45'-1----0----------------------------------1--- ->     4'1001 15'000010000001001
  transition:     4'1001 45'------1----------------------------------1--- ->     4'1001 15'000010000001001
  transition:     4'0101 45'-----------------------------------------0--- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0----0--------------0-------------------1--- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0----0--------------1-------------------1--0 ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0----0-0-----00000001-------------------1--1 ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0----0-1------------1------------------01--1 ->     4'0000 15'000000010000000
  transition:     4'0101 45'-0----0-1------------1------------------11--1 ->     4'1011 15'000000010001011
  transition:     4'0101 45'-0----0-------1------1-------------------1--1 ->     4'1011 15'000000010001011
  transition:     4'0101 45'-0----0--------1-----1-------------------1--1 ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0----0---------1----1-------------------1--1 ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0----0----------1---1--------0----------1--1 ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0----0----------1---1--------1----------1--1 ->     4'1011 15'000000010001011
  transition:     4'0101 45'-0----0-----------1--1--------0----------1--1 ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0----0-----------1--1--------1----------1--1 ->     4'1011 15'000000010001011
  transition:     4'0101 45'-0----0------------1-1-------------------1--1 ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0----0-------------11-------------------1--1 ->     4'0101 15'000000010000101
  transition:     4'0101 45'-1----0----------------------------------1--- ->     4'0101 15'000000010000101
  transition:     4'0101 45'------1----------------------------------1--- ->     4'0101 15'000000010000101
  transition:     4'0011 45'-----------------------------------------0--- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0----0--------------0-------------------1--- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0----0--------------1-------------------1--0 ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0----0-0-----00000001-------------------1--1 ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0----0-1------------1------------------01--1 ->     4'0000 15'100000000000000
  transition:     4'0011 45'-0----0-1------------1------------------11--1 ->     4'1011 15'100000000001011
  transition:     4'0011 45'-0----0-------1------1-------------------1--1 ->     4'1011 15'100000000001011
  transition:     4'0011 45'-0----0--------1-----1--------0----------1--1 ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0----0--------1-----1--------1----------1--1 ->     4'1011 15'100000000001011
  transition:     4'0011 45'-0----0---------1----1-----00------------1--1 ->     4'1011 15'100000000001011
  transition:     4'0011 45'-0----0---------1----1-----10------------1--1 ->     4'0101 15'100000000000101
  transition:     4'0011 45'-0----0---------1----1------1------------1--1 ->     4'0100 15'100000000000100
  transition:     4'0011 45'-0----0----------1---1-------------------1--1 ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0----0-----------1--1-------------------1--1 ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0----0------------1-1-------------------1--1 ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0----0-------------11-------------------1--1 ->     4'0011 15'100000000000011
  transition:     4'0011 45'-1----0----------------------------------1--- ->     4'0011 15'100000000000011
  transition:     4'0011 45'------1----------------------------------1--- ->     4'0011 15'100000000000011
  transition:     4'1011 45'-----------------------------------------0--- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0--------------0-------------------1--- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0--------------1-------------------1--0 ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0-0-----00000001-------------------1--1 ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0-1------------1------------------01--1 ->     4'0000 15'000000000100000
  transition:     4'1011 45'-0----0-1------------1------------------11--1 ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0-------1------1-------------------1--1 ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0--------1-----1-------------------1--1 ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0---------1----1-------------------1--1 ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0----------1---1-------------------1--1 ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0-----------1--1-------------------1--1 ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0------------1-1-------------------1--1 ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0-------------11-------------------1--1 ->     4'1011 15'000000000101011
  transition:     4'1011 45'-1----0----------------------------------1--- ->     4'1011 15'000000000101011
  transition:     4'1011 45'------1----------------------------------1--- ->     4'1011 15'000000000101011
  transition:     4'0111 45'-----------------------------------------0--- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0----0--------------0-------------------1--- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0----0--------------1-------------------1--0 ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0----0-0-----00000001-------------------1--1 ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0----0-1------------1------------------01--1 ->     4'0000 15'001000000000000
  transition:     4'0111 45'-0----0-1------------1------------------11--1 ->     4'1011 15'001000000001011
  transition:     4'0111 45'-0----0-------1------1-------------------1--1 ->     4'1011 15'001000000001011
  transition:     4'0111 45'-0----0--------1-----1--------0----------1--1 ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0----0--------1-----1--------1----------1--1 ->     4'1011 15'001000000001011
  transition:     4'0111 45'-0----0---------1----1--------0----------1--1 ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0----0---------1----1--------1----------1--1 ->     4'1011 15'001000000001011
  transition:     4'0111 45'-0----0----------1---1--0----------------1--1 ->     4'1011 15'001000000001011
  transition:     4'0111 45'-0----0----------1---1--1----------------1--1 ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0----0-----------1--1--------0----------1--1 ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0----0-----------1--1--------1----------1--1 ->     4'1011 15'001000000001011
  transition:     4'0111 45'-0----0------------1-10------------------1--1 ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0----0------------1-11------------------1--1 ->     4'1011 15'001000000001011
  transition:     4'0111 45'-0----0-------------11--------0----------1--1 ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0----0-------------11--------1----------1--1 ->     4'1011 15'001000000001011
  transition:     4'0111 45'-1----0----------------------------------1--- ->     4'0111 15'001000000000111
  transition:     4'0111 45'------1----------------------------------1--- ->     4'0111 15'001000000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11446
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6774_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7226_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9806_CTRL
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_i
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found state code: 3'100
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:669$2623_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:650$2609_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$2610_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:656$2612_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:353$2444_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:353$2444_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6579_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6774_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7226_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9806_CMP [0]
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:272$2428_Y
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9806_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:669$2623_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:656$2612_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$2610_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:650$2609_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_ctrl_endp.in_req_i \u_usb_cdc.u_bulk_endp.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9806_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7226_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6774_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6579_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:353$2444_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:272$2428_Y }
  transition:      3'000 11'-------0--- ->      3'000 9'100010000
  transition:      3'000 11'00-----1--- ->      3'000 9'100010000
  transition:      3'000 11'10-----1--- ->      3'010 9'100010100
  transition:      3'000 11'-1-----1--- ->      3'000 9'100010000
  transition:      3'100 11'-------0--- ->      3'100 9'000111000
  transition:      3'100 11'00-----1--- ->      3'000 9'000110000
  transition:      3'100 11'10-----1--- ->      3'010 9'000110100
  transition:      3'100 11'-1-----1--- ->      3'000 9'000110000
  transition:      3'010 11'-------0--- ->      3'010 9'010010100
  transition:      3'010 11'00----01--0 ->      3'001 9'010010010
  transition:      3'010 11'00--00110-0 ->      3'011 9'010010110
  transition:      3'010 11'00--10110-0 ->      3'100 9'010011000
  transition:      3'010 11'00---0111-0 ->      3'011 9'010010110
  transition:      3'010 11'00---111--0 ->      3'001 9'010010010
  transition:      3'010 11'00-----1--1 ->      3'010 9'010010100
  transition:      3'010 11'10-----1--- ->      3'010 9'010010100
  transition:      3'010 11'-1-----1--- ->      3'000 9'010010000
  transition:      3'001 11'-------0--- ->      3'001 9'000000011
  transition:      3'001 11'00-----1--- ->      3'001 9'000000011
  transition:      3'001 11'10-----1--- ->      3'010 9'000000101
  transition:      3'001 11'-1-----1--- ->      3'001 9'000000011
  transition:      3'011 11'-------0--- ->      3'011 9'001010110
  transition:      3'011 11'00-----1000 ->      3'100 9'001011000
  transition:      3'011 11'00-----1001 ->      3'011 9'001010110
  transition:      3'011 11'00-----101- ->      3'001 9'001010010
  transition:      3'011 11'00-0---11-0 ->      3'011 9'001010110
  transition:      3'011 11'00-1---1100 ->      3'100 9'001011000
  transition:      3'011 11'00-1---1110 ->      3'001 9'001010010
  transition:      3'011 11'00-----11-1 ->      3'001 9'001010010
  transition:      3'011 11'10-----1--- ->      3'010 9'001010100
  transition:      3'011 11'-1-----1--- ->      3'000 9'001010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$11433
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5788_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$2798_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$2918_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$1832_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3074_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1830_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3075_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1829_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5761_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5781_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:496$2213_Y
  found state code: 4'1010
  found ctrl input: \u_usb_cdc.stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:466$2199_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:481$2204_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.rx_valid
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:431$2118_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:397$2039_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2040_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:403$2041_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:404$2042_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:338$1951_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5215_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5216_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:350$1966_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1829_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1830_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$1832_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$2798_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$2918_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3074_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3075_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$5761_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$5781_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$5788_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6189_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6193_CMP
  ctrl inputs: { \u_usb_cdc.stall \u_usb_cdc.u_sie.u_phy_rx.rx_err $flatten\u_usb_cdc.\u_sie.$procmux$5216_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5215_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:496$2213_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:481$2204_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:466$2199_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:431$2118_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:404$2042_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:403$2041_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2040_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:397$2039_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:350$1966_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:338$1951_Y \u_usb_cdc.u_sie.clk_gate \u_usb_cdc.u_sie.rx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$6193_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6189_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5788_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5781_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5761_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3075_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3074_CMP $flatten\u_usb_cdc.\u_sie.$procmux$2918_CMP $flatten\u_usb_cdc.\u_sie.$procmux$2798_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$1832_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1830_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1829_Y }
  transition:     4'0000 16'--------------0- ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------10 ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------11 ->     4'0001 16'0000100000001000
  transition:     4'0000 16'-1------------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'--------------0- ->     4'1000 16'0000000101000000
  transition:     4'1000 16'00---00-------1- ->     4'1001 16'0000000101001000
  transition:     4'1000 16'00---10-------1- ->     4'1010 16'0000000101010000
  transition:     4'1000 16'00----1-------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'10------------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'-1------------1- ->     4'0000 16'0000000100000000
  transition:     4'0100 16'--------------0- ->     4'0100 16'0000001000100000
  transition:     4'0100 16'-0------------10 ->     4'0000 16'0000001000000000
  transition:     4'0100 16'-0------------11 ->     4'0101 16'0000001000101000
  transition:     4'0100 16'-1------------1- ->     4'0000 16'0000001000000000
  transition:     4'0010 16'--------------0- ->     4'0010 16'0000010000010000
  transition:     4'0010 16'-0------------10 ->     4'0000 16'0000010000000000
  transition:     4'0010 16'-0------------11 ->     4'0011 16'0000010000011000
  transition:     4'0010 16'-1------------1- ->     4'0000 16'0000010000000000
  transition:     4'1010 16'--------------0- ->     4'1010 16'0010000001010000
  transition:     4'1010 16'-0------------1- ->     4'1011 16'0010000001011000
  transition:     4'1010 16'-1------------1- ->     4'0000 16'0010000000000000
  transition:     4'0110 16'--------------0- ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-0------------10 ->     4'0000 16'0001000000000000
  transition:     4'0110 16'-0------------11 ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-1------------1- ->     4'0000 16'0001000000000000
  transition:     4'0001 16'--------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 16'-0-----------010 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-----------011 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-000---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-000---------111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-01----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-01----------111 ->     4'0010 16'0000000000010001
  transition:     4'0001 16'-0-1---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-1--------0111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-0-1--------1111 ->     4'0100 16'0000000000100001
  transition:     4'0001 16'-1------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 16'--------------0- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--0---------1- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--1---------1- ->     4'1010 16'0000000011010000
  transition:     4'1001 16'-1------------1- ->     4'0000 16'0000000010000000
  transition:     4'0101 16'--------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-0-----0------10 ->     4'0000 16'0000000000000100
  transition:     4'0101 16'-0-----1------10 ->     4'0111 16'0000000000111100
  transition:     4'0101 16'-0------------11 ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-1------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 16'--------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 16'-0---------0--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0-------001--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------0101--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------1101--10 ->     4'1000 16'0000000001000010
  transition:     4'0011 16'-0--------11--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------------11 ->     4'0110 16'0000000000110010
  transition:     4'0011 16'-1------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 16'--------------0- ->     4'1011 16'0100000001011000
  transition:     4'1011 16'-0------------1- ->     4'0000 16'0100000000000000
  transition:     4'1011 16'-1------------1- ->     4'0000 16'0100000000000000
  transition:     4'0111 16'--------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 16'-0------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 16'-1------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11491
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.rx_en
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1398_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1400_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10375_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10800_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10924_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1401_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:201$1428_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:177$1422_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:232$1443_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:235$1444_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:204$1431_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:224$1439_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:127$1396_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:201$1430_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:205$1434_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:196$1427_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10924_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10800_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10375_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1400_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1398_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:127$1396_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1401_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:177$1422_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:196$1427_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:201$1428_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:201$1430_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:204$1431_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:205$1434_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:224$1439_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:232$1443_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:235$1444_Y \u_usb_cdc.u_sie.rx_en }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1398_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1400_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10375_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10800_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10924_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000001
  transition:      3'000 13'1-----------0 ->      3'000 8'00000001
  transition:      3'000 13'1---0-------1 ->      3'000 8'00000001
  transition:      3'000 13'1---1-------1 ->      3'001 8'00001001
  transition:      3'100 13'0------------ ->      3'100 8'10100000
  transition:      3'100 13'1-----------0 ->      3'000 8'10000000
  transition:      3'100 13'1-----------1 ->      3'000 8'10000000
  transition:      3'010 13'0------------ ->      3'010 8'00010100
  transition:      3'010 13'1-----------0 ->      3'000 8'00000100
  transition:      3'010 13'1--0-0----001 ->      3'010 8'00010100
  transition:      3'010 13'1--0-0-0--011 ->      3'010 8'00010100
  transition:      3'010 13'1--0-0-1--011 ->      3'100 8'00100100
  transition:      3'010 13'1--0-0----1-1 ->      3'100 8'00100100
  transition:      3'010 13'10-1-0---0--1 ->      3'100 8'00100100
  transition:      3'010 13'11-1-0---0--1 ->      3'010 8'00010100
  transition:      3'010 13'1--1-0---1--1 ->      3'011 8'00011100
  transition:      3'010 13'1----1------1 ->      3'100 8'00100100
  transition:      3'001 13'0------------ ->      3'001 8'00001010
  transition:      3'001 13'1-----------0 ->      3'000 8'00000010
  transition:      3'001 13'1-----00----1 ->      3'001 8'00001010
  transition:      3'001 13'1-----010---1 ->      3'000 8'00000010
  transition:      3'001 13'1-----011---1 ->      3'010 8'00010010
  transition:      3'001 13'1-----1-----1 ->      3'000 8'00000010
  transition:      3'011 13'0------------ ->      3'011 8'01011000
  transition:      3'011 13'1-----------0 ->      3'000 8'01000000
  transition:      3'011 13'1-0---------1 ->      3'100 8'01100000
  transition:      3'011 13'1-1---------1 ->      3'000 8'01000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11500
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1358_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1336_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11057_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11142_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2249_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1366_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2249_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11142_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11057_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1336_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q \u_usb_cdc.u_sie.u_phy_tx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1358_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1366_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1336_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11057_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11142_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2249_Y }
  transition:       2'00 4'-0-- ->       2'00 6'000001
  transition:       2'00 4'010- ->       2'00 6'000001
  transition:       2'00 4'110- ->       2'01 6'001001
  transition:       2'00 4'-11- ->       2'00 6'000001
  transition:       2'10 4'-0-- ->       2'10 6'010100
  transition:       2'10 4'-100 ->       2'10 6'010100
  transition:       2'10 4'0101 ->       2'11 6'011100
  transition:       2'10 4'1101 ->       2'10 6'010100
  transition:       2'10 4'-11- ->       2'10 6'010100
  transition:       2'01 4'-0-- ->       2'01 6'001010
  transition:       2'01 4'-100 ->       2'01 6'001010
  transition:       2'01 4'0101 ->       2'00 6'000010
  transition:       2'01 4'1101 ->       2'10 6'010010
  transition:       2'01 4'-11- ->       2'01 6'001010
  transition:       2'11 4'-0-- ->       2'11 6'111000
  transition:       2'11 4'-100 ->       2'11 6'111000
  transition:       2'11 4'-101 ->       2'00 6'100000
  transition:       2'11 4'-11- ->       2'11 6'111000

9.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$11588' from module `\loopback'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$11581' from module `\loopback'.
  Merging pattern 13'1-----------0 and 13'1-----------1 from group (1 0 8'10000000).
  Merging pattern 13'1-----------1 and 13'1-----------0 from group (1 0 8'10000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$11567' from module `\loopback'.
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (11 0 16'1000000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$11559' from module `\loopback'.
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9806_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$11546' from module `\loopback'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$11526.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$11528.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$11532.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$11534.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$11538.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$11543' from module `\loopback'.

9.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 155 unused cells and 155 unused wires.
<suppressed ~162 debug messages>

9.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$11543' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$11546' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:376$2454_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7352_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8355_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$11559' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:353$2444_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9806_CMP [0].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$11567' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$5761_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$5781_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$11581' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$11588' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

9.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$11543' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$11546' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$11559' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$11567' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$11581' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$11588' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

9.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$11543' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endp.out_state_q$11543 (\u_usb_cdc.u_bulk_endp.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.out_valid_i
    1: \u_usb_cdc.u_bulk_endp.out_ready_i
    2: $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:140$2307_Y
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:140$2306_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'0-10   ->     0 1'0
      1:     0 4'--0-   ->     0 1'0
      2:     0 4'1-1-   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0011   ->     2 1'0
      5:     1 4'0-10   ->     0 1'1
      6:     1 4'1-1-   ->     0 1'1
      7:     1 4'0111   ->     1 1'1
      8:     1 4'--0-   ->     1 1'1
      9:     1 4'0011   ->     2 1'1
     10:     2 4'0-10   ->     0 1'0
     11:     2 4'1-1-   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'0011   ->     2 1'0
     14:     2 4'--0-   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$11546' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$11546 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   40
  Number of output signals:   8
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.class_q
    2: \u_usb_cdc.u_ctrl_endp.clk_gate
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:369$2453_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:380$2458_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:384$2461_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:384$2463_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2471_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:396$2474_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:400$2477_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:404$2482_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:411$2491_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:423$2495_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:427$2498_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:449$2506_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:451$2507_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:473$2513_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:502$2532_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:517$2540_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:521$2562_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:583$2584_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:595$2589_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7226_CMP
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7305_CMP
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7537_CMP
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7778_CMP
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8003_CMP
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8236_CMP
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8514_CMP
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8933_CMP
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8962_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8998_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9073_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9112_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9152_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9319_CMP
   36: \u_usb_cdc.u_sie.data_q [15]
   37: \u_usb_cdc.u_sie.out_err_q
   38: $auto$opt_reduce.cc:134:opt_mux$11530
   39: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$2610_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2617_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:671$2621_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6575_CMP
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6614_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6629_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6812_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7378_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 40'0-0--------------1-------------------1-0   ->     0 8'00000000
      1:     0 40'0-0-1------------1------------------01-1   ->     0 8'00000000
      2:     0 40'0-0-0-----00000001-------------------1-1   ->     0 8'00000000
      3:     0 40'0-0-------------11-------------------1-1   ->     0 8'00000000
      4:     0 40'0-0------------1-1-------------------1-1   ->     0 8'00000000
      5:     0 40'0-0-----------1--1-------------------1-1   ->     0 8'00000000
      6:     0 40'0-0----------1---1-------------------1-1   ->     0 8'00000000
      7:     0 40'0-0---------1----1-------------------1-1   ->     0 8'00000000
      8:     0 40'0-0--------1-----1-------------------1-1   ->     0 8'00000000
      9:     0 40'-------------------------------------0--   ->     0 8'00000000
     10:     0 40'0-0--------------0-------------------1--   ->     0 8'00000000
     11:     0 40'1-0----------------------------------1--   ->     0 8'00000000
     12:     0 40'--1----------------------------------1--   ->     0 8'00000000
     13:     0 40'0-0-----1-1------1------------1------101   ->     1 8'00000000
     14:     0 40'0-0--1----1------1---------------1---101   ->     3 8'00000000
     15:     0 40'0-0-------1------1----------1--------111   ->     4 8'00000000
     16:     0 40'0-0----1--1------1--------------1----101   ->     5 8'00000000
     17:     0 40'0-0-------1------1------1----------1-101   ->     6 8'00000000
     18:     0 40'0-0------11------1-----------1-------101   ->     7 8'00000000
     19:     0 40'0-0---1---1------1----------------1--101   ->     9 8'00000000
     20:     0 40'0-0-------1------1------1----------0-101   ->    10 8'00000000
     21:     0 40'0-0---1---1------1----------------0--101   ->    10 8'00000000
     22:     0 40'0-0--1----1------1---------------0---101   ->    10 8'00000000
     23:     0 40'0-0----1--1------1--------------0----101   ->    10 8'00000000
     24:     0 40'0-0-------1------1-------1-----0-----101   ->    10 8'00000000
     25:     0 40'0-0-----1-1------1------------0------101   ->    10 8'00000000
     26:     0 40'0-0------11------1-----------0-------101   ->    10 8'00000000
     27:     0 40'0-0--000001------1------00-----------101   ->    10 8'00000000
     28:     0 40'0-0-------1------1----------0--------111   ->    10 8'00000000
     29:     0 40'0-0-1------------1------------------11-1   ->    10 8'00000000
     30:     0 40'0-0-------1------1-------1-----1-----101   ->    11 8'00000000
     31:     1 40'0-0-1------------1------------------01-1   ->     0 8'00010000
     32:     1 40'0-0--------------1-------------------1-0   ->     1 8'00010000
     33:     1 40'0-0-------------11--------0----------1-1   ->     1 8'00010000
     34:     1 40'000------------1-1--------0----------1-1   ->     1 8'00010000
     35:     1 40'0-0-----------1--1--------0----------1-1   ->     1 8'00010000
     36:     1 40'0-0----------1---1--------0----------1-1   ->     1 8'00010000
     37:     1 40'0-0---------1----1--------0----------1-1   ->     1 8'00010000
     38:     1 40'0-0-0-----00000001-------------------1-1   ->     1 8'00010000
     39:     1 40'0-00-------1-----1-------------------1-1   ->     1 8'00010000
     40:     1 40'-------------------------------------0--   ->     1 8'00010000
     41:     1 40'0-0--------------0-------------------1--   ->     1 8'00010000
     42:     1 40'1-0----------------------------------1--   ->     1 8'00010000
     43:     1 40'--1----------------------------------1--   ->     1 8'00010000
     44:     1 40'0-0-1------------1------------------11-1   ->    10 8'00010000
     45:     1 40'0-0-------------11--------1----------1-1   ->    10 8'00010000
     46:     1 40'000------------1-1--------1----------1-1   ->    10 8'00010000
     47:     1 40'0-0-----------1--1--------1----------1-1   ->    10 8'00010000
     48:     1 40'0-0----------1---1--------1----------1-1   ->    10 8'00010000
     49:     1 40'0-0---------1----1--------1----------1-1   ->    10 8'00010000
     50:     1 40'0-01-------1-----1-------------------1-1   ->    10 8'00010000
     51:     1 40'0-0-------1------1-------------------1-1   ->    10 8'00010000
     52:     2 40'0-0-1------------1------------------01-1   ->     0 8'00000010
     53:     2 40'0-0--------------1-------------------1-0   ->     2 8'00000010
     54:     2 40'0-0-----------1--1--------0----------1-1   ->     2 8'00000010
     55:     2 40'0-0----------1---1--------0----------1-1   ->     2 8'00000010
     56:     2 40'0-0-0-----00000001-------------------1-1   ->     2 8'00000010
     57:     2 40'0-0-------------11-------------------1-1   ->     2 8'00000010
     58:     2 40'0-0------------1-1-------------------1-1   ->     2 8'00000010
     59:     2 40'0-0---------1----1-------------------1-1   ->     2 8'00000010
     60:     2 40'0-0--------1-----1-------------------1-1   ->     2 8'00000010
     61:     2 40'-------------------------------------0--   ->     2 8'00000010
     62:     2 40'0-0--------------0-------------------1--   ->     2 8'00000010
     63:     2 40'1-0----------------------------------1--   ->     2 8'00000010
     64:     2 40'--1----------------------------------1--   ->     2 8'00000010
     65:     2 40'0-0-1------------1------------------11-1   ->    10 8'00000010
     66:     2 40'0-0-----------1--1--------1----------1-1   ->    10 8'00000010
     67:     2 40'0-0----------1---1--------1----------1-1   ->    10 8'00000010
     68:     2 40'0-0-------1------1-------------------1-1   ->    10 8'00000010
     69:     3 40'0-0-1------------1------------------01-1   ->     0 8'01000000
     70:     3 40'0-0--------------1-------------------1-0   ->     3 8'01000000
     71:     3 40'0-0-------------11--------0----------1-1   ->     3 8'01000000
     72:     3 40'0-0-----------1--1--------0----------1-1   ->     3 8'01000000
     73:     3 40'0-0----------1---1--------0----------1-1   ->     3 8'01000000
     74:     3 40'0-0---------1----1--------0----------1-1   ->     3 8'01000000
     75:     3 40'0-0--------1-----1--------0----------1-1   ->     3 8'01000000
     76:     3 40'0-0------------1-1-0-----------------1-1   ->     3 8'01000000
     77:     3 40'0-0-0-----00000001-------------------1-1   ->     3 8'01000000
     78:     3 40'-------------------------------------0--   ->     3 8'01000000
     79:     3 40'0-0--------------0-------------------1--   ->     3 8'01000000
     80:     3 40'1-0----------------------------------1--   ->     3 8'01000000
     81:     3 40'--1----------------------------------1--   ->     3 8'01000000
     82:     3 40'0-0-1------------1------------------11-1   ->    10 8'01000000
     83:     3 40'0-0-------------11--------1----------1-1   ->    10 8'01000000
     84:     3 40'0-0-----------1--1--------1----------1-1   ->    10 8'01000000
     85:     3 40'0-0----------1---1--------1----------1-1   ->    10 8'01000000
     86:     3 40'0-0---------1----1--------1----------1-1   ->    10 8'01000000
     87:     3 40'0-0--------1-----1--------1----------1-1   ->    10 8'01000000
     88:     3 40'0-0------------1-1-1-----------------1-1   ->    10 8'01000000
     89:     3 40'0-0-------1------1-------------------1-1   ->    10 8'01000000
     90:     4 40'0-0-1------------1------------------01-1   ->     0 8'00000000
     91:     4 40'0-0--------------1-------------------1-0   ->     4 8'00000000
     92:     4 40'0-0-0-----00000001-------------------1-1   ->     4 8'00000000
     93:     4 40'0-0-------------11-------------------1-1   ->     4 8'00000000
     94:     4 40'0-0------------1-1-------------------1-1   ->     4 8'00000000
     95:     4 40'0-0-----------1--1-------------------1-1   ->     4 8'00000000
     96:     4 40'0-0----------1---1-------------------1-1   ->     4 8'00000000
     97:     4 40'0-0---------1----1-------------------1-1   ->     4 8'00000000
     98:     4 40'0-0--------1-----1-------------------1-1   ->     4 8'00000000
     99:     4 40'-------------------------------------0--   ->     4 8'00000000
    100:     4 40'0-0--------------0-------------------1--   ->     4 8'00000000
    101:     4 40'1-0----------------------------------1--   ->     4 8'00000000
    102:     4 40'--1----------------------------------1--   ->     4 8'00000000
    103:     4 40'0-0-1------------1------------------11-1   ->    10 8'00000000
    104:     4 40'0-0-------1------1-------------------1-1   ->    10 8'00000000
    105:     5 40'0-0-1------------1------------------01-1   ->     0 8'10000000
    106:     5 40'0-0--------------1-------------------1-0   ->     5 8'10000000
    107:     5 40'0-0-------------11--------0----------1-1   ->     5 8'10000000
    108:     5 40'0-0-----------1--1--------0----------1-1   ->     5 8'10000000
    109:     5 40'0-0---------1----1--------0----------1-1   ->     5 8'10000000
    110:     5 40'0-0--------1-----1--------0----------1-1   ->     5 8'10000000
    111:     5 40'0-0----------1---1---1---------------1-1   ->     5 8'10000000
    112:     5 40'0-0------------1-1-0-----------------1-1   ->     5 8'10000000
    113:     5 40'0-0-0-----00000001-------------------1-1   ->     5 8'10000000
    114:     5 40'-------------------------------------0--   ->     5 8'10000000
    115:     5 40'0-0--------------0-------------------1--   ->     5 8'10000000
    116:     5 40'1-0----------------------------------1--   ->     5 8'10000000
    117:     5 40'--1----------------------------------1--   ->     5 8'10000000
    118:     5 40'0-0-1------------1------------------11-1   ->    10 8'10000000
    119:     5 40'0-0-------------11--------1----------1-1   ->    10 8'10000000
    120:     5 40'0-0-----------1--1--------1----------1-1   ->    10 8'10000000
    121:     5 40'0-0---------1----1--------1----------1-1   ->    10 8'10000000
    122:     5 40'0-0--------1-----1--------1----------1-1   ->    10 8'10000000
    123:     5 40'0-0----------1---1---0---------------1-1   ->    10 8'10000000
    124:     5 40'0-0------------1-1-1-----------------1-1   ->    10 8'10000000
    125:     5 40'0-0-------1------1-------------------1-1   ->    10 8'10000000
    126:     6 40'0-0-1------------1------------------01-1   ->     0 8'00001000
    127:     6 40'0-0--------------1-------------------1-0   ->     6 8'00001000
    128:     6 40'0-0--------1-----1---------1---------1-1   ->     6 8'00001000
    129:     6 40'0-0-------------11--------0----------1-1   ->     6 8'00001000
    130:     6 40'000------------1-1--------0----------1-1   ->     6 8'00001000
    131:     6 40'0-0-----------1--1--------0----------1-1   ->     6 8'00001000
    132:     6 40'0-0---------1----1--------0----------1-1   ->     6 8'00001000
    133:     6 40'0-0----------1---1----1--------------1-1   ->     6 8'00001000
    134:     6 40'0-0-0-----00000001-------------------1-1   ->     6 8'00001000
    135:     6 40'-------------------------------------0--   ->     6 8'00001000
    136:     6 40'0-0--------------0-------------------1--   ->     6 8'00001000
    137:     6 40'1-0----------------------------------1--   ->     6 8'00001000
    138:     6 40'--1----------------------------------1--   ->     6 8'00001000
    139:     6 40'0-0-1------------1------------------11-1   ->    10 8'00001000
    140:     6 40'0-0--------1-----1---------0---------1-1   ->    10 8'00001000
    141:     6 40'0-0-------------11--------1----------1-1   ->    10 8'00001000
    142:     6 40'000------------1-1--------1----------1-1   ->    10 8'00001000
    143:     6 40'0-0-----------1--1--------1----------1-1   ->    10 8'00001000
    144:     6 40'0-0---------1----1--------1----------1-1   ->    10 8'00001000
    145:     6 40'0-0----------1---1----0--------------1-1   ->    10 8'00001000
    146:     6 40'0-0-------1------1-------------------1-1   ->    10 8'00001000
    147:     7 40'0-0-1------------1------------------01-1   ->     0 8'00100000
    148:     7 40'0-0--------------1-------------------1-0   ->     7 8'00100000
    149:     7 40'0-0-------------11--------0----------1-1   ->     7 8'00100000
    150:     7 40'000------------1-1--------0----------1-1   ->     7 8'00100000
    151:     7 40'0-0-----------1--1--------0----------1-1   ->     7 8'00100000
    152:     7 40'0-0----------1---1--------0----------1-1   ->     7 8'00100000
    153:     7 40'0-0---------1----1--------0----------1-1   ->     7 8'00100000
    154:     7 40'0-0--------1-----1-------1-----------1-1   ->     7 8'00100000
    155:     7 40'0-0--------1-----1------1------------1-1   ->     7 8'00100000
    156:     7 40'0-0-0-----00000001-------------------1-1   ->     7 8'00100000
    157:     7 40'-------------------------------------0--   ->     7 8'00100000
    158:     7 40'0-0--------------0-------------------1--   ->     7 8'00100000
    159:     7 40'1-0----------------------------------1--   ->     7 8'00100000
    160:     7 40'--1----------------------------------1--   ->     7 8'00100000
    161:     7 40'0-0-1------------1------------------11-1   ->    10 8'00100000
    162:     7 40'0-0-------------11--------1----------1-1   ->    10 8'00100000
    163:     7 40'000------------1-1--------1----------1-1   ->    10 8'00100000
    164:     7 40'0-0-----------1--1--------1----------1-1   ->    10 8'00100000
    165:     7 40'0-0----------1---1--------1----------1-1   ->    10 8'00100000
    166:     7 40'0-0---------1----1--------1----------1-1   ->    10 8'00100000
    167:     7 40'0-0--------1-----1------00-----------1-1   ->    10 8'00100000
    168:     7 40'0-0-------1------1-------------------1-1   ->    10 8'00100000
    169:     8 40'0-0-1------------1------------------01-1   ->     0 8'00000100
    170:     8 40'0-0--------------1-------------------1-0   ->     8 8'00000100
    171:     8 40'0-0-----------1--1--------0----------1-1   ->     8 8'00000100
    172:     8 40'0-0----------1---1--------0----------1-1   ->     8 8'00000100
    173:     8 40'0-0-0-----00000001-------------------1-1   ->     8 8'00000100
    174:     8 40'0-0-------------11-------------------1-1   ->     8 8'00000100
    175:     8 40'0-0------------1-1-------------------1-1   ->     8 8'00000100
    176:     8 40'0-0---------1----1-------------------1-1   ->     8 8'00000100
    177:     8 40'0-0--------1-----1-------------------1-1   ->     8 8'00000100
    178:     8 40'-------------------------------------0--   ->     8 8'00000100
    179:     8 40'0-0--------------0-------------------1--   ->     8 8'00000100
    180:     8 40'1-0----------------------------------1--   ->     8 8'00000100
    181:     8 40'--1----------------------------------1--   ->     8 8'00000100
    182:     8 40'0-0-1------------1------------------11-1   ->    10 8'00000100
    183:     8 40'0-0-----------1--1--------1----------1-1   ->    10 8'00000100
    184:     8 40'0-0----------1---1--------1----------1-1   ->    10 8'00000100
    185:     8 40'0-0-------1------1-------------------1-1   ->    10 8'00000100
    186:     9 40'0-0-1------------1------------------01-1   ->     0 8'00000000
    187:     9 40'0-0---------1----1------1------------1-1   ->     2 8'00000000
    188:     9 40'0-0---------1----1-----10------------1-1   ->     8 8'00000000
    189:     9 40'0-0--------------1-------------------1-0   ->     9 8'00000000
    190:     9 40'0-0--------1-----1--------0----------1-1   ->     9 8'00000000
    191:     9 40'0-0-0-----00000001-------------------1-1   ->     9 8'00000000
    192:     9 40'0-0-------------11-------------------1-1   ->     9 8'00000000
    193:     9 40'0-0------------1-1-------------------1-1   ->     9 8'00000000
    194:     9 40'0-0-----------1--1-------------------1-1   ->     9 8'00000000
    195:     9 40'0-0----------1---1-------------------1-1   ->     9 8'00000000
    196:     9 40'-------------------------------------0--   ->     9 8'00000000
    197:     9 40'0-0--------------0-------------------1--   ->     9 8'00000000
    198:     9 40'1-0----------------------------------1--   ->     9 8'00000000
    199:     9 40'--1----------------------------------1--   ->     9 8'00000000
    200:     9 40'0-0-1------------1------------------11-1   ->    10 8'00000000
    201:     9 40'0-0--------1-----1--------1----------1-1   ->    10 8'00000000
    202:     9 40'0-0---------1----1-----00------------1-1   ->    10 8'00000000
    203:     9 40'0-0-------1------1-------------------1-1   ->    10 8'00000000
    204:    10 40'0-0-1------------1------------------01-1   ->     0 8'00000001
    205:    10 40'0-0--------------1-------------------1-0   ->    10 8'00000001
    206:    10 40'0-0-1------------1------------------11-1   ->    10 8'00000001
    207:    10 40'0-0-0-----00000001-------------------1-1   ->    10 8'00000001
    208:    10 40'0-0-------------11-------------------1-1   ->    10 8'00000001
    209:    10 40'0-0------------1-1-------------------1-1   ->    10 8'00000001
    210:    10 40'0-0-----------1--1-------------------1-1   ->    10 8'00000001
    211:    10 40'0-0----------1---1-------------------1-1   ->    10 8'00000001
    212:    10 40'0-0---------1----1-------------------1-1   ->    10 8'00000001
    213:    10 40'0-0--------1-----1-------------------1-1   ->    10 8'00000001
    214:    10 40'0-0-------1------1-------------------1-1   ->    10 8'00000001
    215:    10 40'-------------------------------------0--   ->    10 8'00000001
    216:    10 40'0-0--------------0-------------------1--   ->    10 8'00000001
    217:    10 40'1-0----------------------------------1--   ->    10 8'00000001
    218:    10 40'--1----------------------------------1--   ->    10 8'00000001
    219:    11 40'0-0-1------------1------------------01-1   ->     0 8'00000000
    220:    11 40'0-0-1------------1------------------11-1   ->    10 8'00000000
    221:    11 40'0-0-------------11--------1----------1-1   ->    10 8'00000000
    222:    11 40'0-0-----------1--1--------1----------1-1   ->    10 8'00000000
    223:    11 40'0-0---------1----1--------1----------1-1   ->    10 8'00000000
    224:    11 40'0-0--------1-----1--------1----------1-1   ->    10 8'00000000
    225:    11 40'0-0----------1---1--0----------------1-1   ->    10 8'00000000
    226:    11 40'0-0------------1-11------------------1-1   ->    10 8'00000000
    227:    11 40'0-0-------1------1-------------------1-1   ->    10 8'00000000
    228:    11 40'0-0--------------1-------------------1-0   ->    11 8'00000000
    229:    11 40'0-0-------------11--------0----------1-1   ->    11 8'00000000
    230:    11 40'0-0-----------1--1--------0----------1-1   ->    11 8'00000000
    231:    11 40'0-0---------1----1--------0----------1-1   ->    11 8'00000000
    232:    11 40'0-0--------1-----1--------0----------1-1   ->    11 8'00000000
    233:    11 40'0-0----------1---1--1----------------1-1   ->    11 8'00000000
    234:    11 40'0-0------------1-10------------------1-1   ->    11 8'00000000
    235:    11 40'0-0-0-----00000001-------------------1-1   ->    11 8'00000000
    236:    11 40'-------------------------------------0--   ->    11 8'00000000
    237:    11 40'0-0--------------0-------------------1--   ->    11 8'00000000
    238:    11 40'1-0----------------------------------1--   ->    11 8'00000000
    239:    11 40'--1----------------------------------1--   ->    11 8'00000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$11559' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$11559 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   10
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_req_i
    2: \u_usb_cdc.u_ctrl_endp.in_dir_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:650$2609_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$2610_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:656$2612_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:669$2623_Y
    8: \u_usb_cdc.u_sie.out_err_q
    9: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:272$2428_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6579_CMP
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6774_CMP
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7226_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 10'------0---   ->     0 4'0000
      1:     0 10'00----1---   ->     0 4'0000
      2:     0 10'-1----1---   ->     0 4'0000
      3:     0 10'10----1---   ->     2 4'0000
      4:     1 10'00----1---   ->     0 4'0010
      5:     1 10'-1----1---   ->     0 4'0010
      6:     1 10'------0---   ->     1 4'0010
      7:     1 10'10----1---   ->     2 4'0010
      8:     2 10'-1----1---   ->     0 4'1000
      9:     2 10'00-10110-0   ->     1 4'1000
     10:     2 10'00----1--1   ->     2 4'1000
     11:     2 10'------0---   ->     2 4'1000
     12:     2 10'10----1---   ->     2 4'1000
     13:     2 10'00---01--0   ->     3 4'1000
     14:     2 10'00--111--0   ->     3 4'1000
     15:     2 10'00-00110-0   ->     4 4'1000
     16:     2 10'00--0111-0   ->     4 4'1000
     17:     3 10'10----1---   ->     2 4'0001
     18:     3 10'------0---   ->     3 4'0001
     19:     3 10'00----1---   ->     3 4'0001
     20:     3 10'-1----1---   ->     3 4'0001
     21:     4 10'-1----1---   ->     0 4'0100
     22:     4 10'00----1000   ->     1 4'0100
     23:     4 10'001---1100   ->     1 4'0100
     24:     4 10'10----1---   ->     2 4'0100
     25:     4 10'001---1110   ->     3 4'0100
     26:     4 10'00----11-1   ->     3 4'0100
     27:     4 10'00----101-   ->     3 4'0100
     28:     4 10'000---11-0   ->     4 4'0100
     29:     4 10'00----1001   ->     4 4'0100
     30:     4 10'------0---   ->     4 4'0100

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$11567' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$11567 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   16
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.rx_valid
    1: \u_usb_cdc.u_sie.clk_gate
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:338$1951_Y
    3: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:350$1966_Y
    4: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:397$2039_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2040_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:403$2041_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:404$2042_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:431$2118_Y
    9: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:466$2199_Y
   10: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:481$2204_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:496$2213_Y
   12: $flatten\u_usb_cdc.\u_sie.$procmux$5215_CMP
   13: $flatten\u_usb_cdc.\u_sie.$procmux$5216_CMP
   14: \u_usb_cdc.u_sie.u_phy_rx.rx_err
   15: \u_usb_cdc.stall

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1829_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1830_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$1832_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$2798_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$2918_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$3074_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$3075_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$5788_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$6189_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$6193_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 16'-0------------10   ->     0 10'0000000000
      1:     0 16'--------------0-   ->     0 10'0000000000
      2:     0 16'-1------------1-   ->     0 10'0000000000
      3:     0 16'-0------------11   ->     6 10'0000000000
      4:     1 16'00----1-------1-   ->     0 10'0000010000
      5:     1 16'10------------1-   ->     0 10'0000010000
      6:     1 16'-1------------1-   ->     0 10'0000010000
      7:     1 16'--------------0-   ->     1 10'0000010000
      8:     1 16'00---10-------1-   ->     4 10'0000010000
      9:     1 16'00---00-------1-   ->     7 10'0000010000
     10:     2 16'-0------------10   ->     0 10'0000100000
     11:     2 16'-1------------1-   ->     0 10'0000100000
     12:     2 16'--------------0-   ->     2 10'0000100000
     13:     2 16'-0------------11   ->     8 10'0000100000
     14:     3 16'-0------------10   ->     0 10'0001000000
     15:     3 16'-1------------1-   ->     0 10'0001000000
     16:     3 16'--------------0-   ->     3 10'0001000000
     17:     3 16'-0------------11   ->     9 10'0001000000
     18:     4 16'-1------------1-   ->     0 10'0010000000
     19:     4 16'--------------0-   ->     4 10'0010000000
     20:     4 16'-0------------1-   ->    10 10'0010000000
     21:     5 16'-0------------10   ->     0 10'0000000000
     22:     5 16'-1------------1-   ->     0 10'0000000000
     23:     5 16'-0------------11   ->     5 10'0000000000
     24:     5 16'--------------0-   ->     5 10'0000000000
     25:     6 16'-0-----------010   ->     0 10'0000000001
     26:     6 16'-000---------110   ->     0 10'0000000001
     27:     6 16'-0-1---------110   ->     0 10'0000000001
     28:     6 16'-01----------110   ->     0 10'0000000001
     29:     6 16'-1------------1-   ->     0 10'0000000001
     30:     6 16'-0-1--------1111   ->     2 10'0000000001
     31:     6 16'-01----------111   ->     3 10'0000000001
     32:     6 16'-0-----------011   ->     5 10'0000000001
     33:     6 16'-0-1--------0111   ->     5 10'0000000001
     34:     6 16'-000---------111   ->     5 10'0000000001
     35:     6 16'--------------0-   ->     6 10'0000000001
     36:     7 16'-1------------1-   ->     0 10'0000001000
     37:     7 16'-0--1---------1-   ->     4 10'0000001000
     38:     7 16'--------------0-   ->     7 10'0000001000
     39:     7 16'-0--0---------1-   ->     7 10'0000001000
     40:     8 16'-0-----0------10   ->     0 10'0000000100
     41:     8 16'-1------------1-   ->     0 10'0000000100
     42:     8 16'-0------------11   ->     8 10'0000000100
     43:     8 16'--------------0-   ->     8 10'0000000100
     44:     8 16'-0-----1------10   ->    11 10'0000000100
     45:     9 16'-0---------0--10   ->     0 10'0000000010
     46:     9 16'-0-------001--10   ->     0 10'0000000010
     47:     9 16'-0------0101--10   ->     0 10'0000000010
     48:     9 16'-0--------11--10   ->     0 10'0000000010
     49:     9 16'-1------------1-   ->     0 10'0000000010
     50:     9 16'-0------1101--10   ->     1 10'0000000010
     51:     9 16'-0------------11   ->     5 10'0000000010
     52:     9 16'--------------0-   ->     9 10'0000000010
     53:    10 16'--------------1-   ->     0 10'0100000000
     54:    10 16'--------------0-   ->    10 10'0100000000
     55:    11 16'--------------1-   ->     0 10'1000000000
     56:    11 16'--------------0-   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$11581' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$11581 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: \u_usb_cdc.u_sie.rx_en
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:235$1444_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:232$1443_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:224$1439_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:205$1434_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:204$1431_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:201$1430_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:201$1428_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:196$1427_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:177$1422_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1401_Y
   11: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:127$1396_Y
   12: \u_usb_cdc.u_sie.u_phy_rx.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10924_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10800_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10375_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1400_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1398_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'1-----------0   ->     0 5'00001
      1:     0 13'1---0-------1   ->     0 5'00001
      2:     0 13'0------------   ->     0 5'00001
      3:     0 13'1---1-------1   ->     3 5'00001
      4:     1 13'1------------   ->     0 5'10000
      5:     1 13'0------------   ->     1 5'10000
      6:     2 13'1-----------0   ->     0 5'00100
      7:     2 13'1--0-0-1--011   ->     1 5'00100
      8:     2 13'1--0-0----1-1   ->     1 5'00100
      9:     2 13'10-1-0---0--1   ->     1 5'00100
     10:     2 13'1----1------1   ->     1 5'00100
     11:     2 13'1--0-0----001   ->     2 5'00100
     12:     2 13'1--0-0-0--011   ->     2 5'00100
     13:     2 13'11-1-0---0--1   ->     2 5'00100
     14:     2 13'0------------   ->     2 5'00100
     15:     2 13'1--1-0---1--1   ->     4 5'00100
     16:     3 13'1-----------0   ->     0 5'00010
     17:     3 13'1-----010---1   ->     0 5'00010
     18:     3 13'1-----1-----1   ->     0 5'00010
     19:     3 13'1-----011---1   ->     2 5'00010
     20:     3 13'1-----00----1   ->     3 5'00010
     21:     3 13'0------------   ->     3 5'00010
     22:     4 13'1-----------0   ->     0 5'01000
     23:     4 13'1-1---------1   ->     0 5'01000
     24:     4 13'1-0---------1   ->     1 5'01000
     25:     4 13'0------------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$11588' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$11588 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1366_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1358_Y
    2: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
    3: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2249_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11142_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11057_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1336_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'010-   ->     0 4'0001
      1:     0 4'-11-   ->     0 4'0001
      2:     0 4'-0--   ->     0 4'0001
      3:     0 4'110-   ->     2 4'0001
      4:     1 4'-100   ->     1 4'0100
      5:     1 4'1101   ->     1 4'0100
      6:     1 4'-11-   ->     1 4'0100
      7:     1 4'-0--   ->     1 4'0100
      8:     1 4'0101   ->     3 4'0100
      9:     2 4'0101   ->     0 4'0010
     10:     2 4'1101   ->     1 4'0010
     11:     2 4'-100   ->     2 4'0010
     12:     2 4'-11-   ->     2 4'0010
     13:     2 4'-0--   ->     2 4'0010
     14:     3 4'-101   ->     0 4'1000
     15:     3 4'-100   ->     3 4'1000
     16:     3 4'-11-   ->     3 4'1000
     17:     3 4'-0--   ->     3 4'1000

-------------------------------------

9.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$11543' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$11546' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$11559' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$11567' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$11581' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$11588' from module `\loopback'.

9.12. Executing OPT pass (performing simple optimizations).

9.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~43 debug messages>

9.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~474 debug messages>
Removed a total of 158 cells.

9.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~152 debug messages>

9.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

9.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11505 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_i, Q = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11504 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11503 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11502 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11501 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11496 ($adff) from module loopback (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11495 ($adff) from module loopback (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11494 ($adff) from module loopback (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10979_Y [5] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10979_Y [2] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [5] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [2] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11494 ($adff) from module loopback (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10979_Y [17:6] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10979_Y [4:3] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10979_Y [1:0] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11493 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10984_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11492 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$not$../../../usb_cdc/phy_rx.v:207$1435_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11490 ($adff) from module loopback (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11489 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11488 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_rx.data_d, Q = \u_usb_cdc.u_sie.u_phy_rx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11444 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$0\out_eop_q[0:0], Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11443 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$0\out_err_q[0:0], Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11442 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$0\delay_cnt_q[4:0], Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11441 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$2\in_byte_d[3:0], Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11440 ($adff) from module loopback (D = { 14'00000000000000 \u_usb_cdc.u_sie.dataout_toggle_d [1] }, Q = \u_usb_cdc.u_sie.dataout_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11440 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.dataout_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$12897 ($adffe) from module loopback.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$12897 ($adffe) from module loopback.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$12897 ($adffe) from module loopback.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$12897 ($adffe) from module loopback.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$12897 ($adffe) from module loopback.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$12897 ($adffe) from module loopback.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$12897 ($adffe) from module loopback.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$12897 ($adffe) from module loopback.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$12897 ($adffe) from module loopback.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$12897 ($adffe) from module loopback.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$12897 ($adffe) from module loopback.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$12897 ($adffe) from module loopback.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$12897 ($adffe) from module loopback.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$12897 ($adffe) from module loopback.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11439 ($adff) from module loopback (D = { 14'00000000000000 \u_usb_cdc.u_sie.datain_toggle_d [1] }, Q = \u_usb_cdc.u_sie.datain_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11439 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.datain_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$12922 ($adffe) from module loopback.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$12922 ($adffe) from module loopback.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$12922 ($adffe) from module loopback.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$12922 ($adffe) from module loopback.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$12922 ($adffe) from module loopback.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$12922 ($adffe) from module loopback.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$12922 ($adffe) from module loopback.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$12922 ($adffe) from module loopback.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$12922 ($adffe) from module loopback.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$12922 ($adffe) from module loopback.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$12922 ($adffe) from module loopback.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$12922 ($adffe) from module loopback.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$12922 ($adffe) from module loopback.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$12922 ($adffe) from module loopback.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11438 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11436 ($adff) from module loopback (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11435 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_sie.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11434 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11432 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11456 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10011_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11455 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11454 ($adff) from module loopback (D = \u_usb_cdc.u_ctrl_endp.addr_q, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11453 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11451 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [9:8], Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11450 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [13], Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11449 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11448 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\max_length_d[6:0], Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11447 ($adff) from module loopback (D = \u_usb_cdc.u_ctrl_endp.byte_cnt_d, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11445 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11487 ($adff) from module loopback (D = \u_usb_cdc.u_bulk_endp.out_nak_d, Q = \u_usb_cdc.u_bulk_endp.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11486 ($adff) from module loopback (D = \u_usb_cdc.u_bulk_endp.out_last_dd, Q = \u_usb_cdc.u_bulk_endp.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11485 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endp.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11484 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$or$../../../usb_cdc/bulk_endp.v:0$2319_Y, Q = \u_usb_cdc.u_bulk_endp.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11482 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endp.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11479 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10157_Y, Q = \u_usb_cdc.u_bulk_endp.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11478 ($adff) from module loopback (D = \u_usb_cdc.u_bulk_endp.in_first_qq, Q = \u_usb_cdc.u_bulk_endp.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11476 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$shiftx$../../../usb_cdc/bulk_endp.v:0$2373_Y, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_ltx4_async_data.out_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11475 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10125_Y, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_ltx4_async_data.out_iready_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11473 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11472 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2366_Y, Q = \u_usb_cdc.u_bulk_endp.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11471 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10142_Y, Q = \u_usb_cdc.u_bulk_endp.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11469 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\genblk1.u_ltx4_async_data.out_ovalid_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endp.genblk1.u_ltx4_async_data.out_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11465 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10083_Y, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_ltx4_async_data.in_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11463 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11462 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10099_Y, Q = \u_usb_cdc.u_bulk_endp.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11461 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$or$../../../usb_cdc/bulk_endp.v:0$2416_Y, Q = \u_usb_cdc.u_bulk_endp.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11459 ($adff) from module loopback (D = \u_usb_cdc.u_bulk_endp.genblk1.u_ltx4_async_data.out_data_q, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_ltx4_async_data.in_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11458 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\genblk1.u_ltx4_async_data.in_iready_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endp.genblk1.u_ltx4_async_data.in_iready_mask_q).

9.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 130 unused cells and 343 unused wires.
<suppressed ~149 debug messages>

9.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~13 debug messages>

9.12.9. Rerunning OPT passes. (Maybe there is more to do..)

9.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~129 debug messages>

9.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

9.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~138 debug messages>
Removed a total of 46 cells.

9.12.13. Executing OPT_DFF pass (perform DFF optimizations).

9.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 46 unused wires.
<suppressed ~1 debug messages>

9.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.12.16. Rerunning OPT passes. (Maybe there is more to do..)

9.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~130 debug messages>

9.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

9.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.12.20. Executing OPT_DFF pass (perform DFF optimizations).

9.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

9.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.12.23. Finished OPT passes. (There is nothing left to do.)

9.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$951 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$951 ($add).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$11630 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$11913 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$11970 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$11615 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$11917 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$12910 ($ne).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$11608 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$11946 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$11950 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$11681 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$12908 ($ne).
Removed top 5 bits (of 6) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$12852 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$11599 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$11999 ($eq).
Removed top 3 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12007 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$12931 ($ne).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12023 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12027 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$12933 ($ne).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12060 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12064 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12109 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12158 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12160 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12162 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12164 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12166 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12168 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12170 ($eq).
Removed top 7 bits (of 14) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12172 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12174 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12176 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12178 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12182 ($eq).
Removed top 3 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12188 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12194 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12200 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12206 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12212 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12218 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12222 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12226 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12230 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12234 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12238 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12244 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12252 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12256 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12260 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12264 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12268 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12272 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12276 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12280 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12303 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12307 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12311 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12315 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12319 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12323 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12327 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12331 ($eq).
Removed top 10 bits (of 13) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12335 ($eq).
Removed top 3 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12343 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12377 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12381 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12385 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12394 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12405 ($eq).
Removed top 3 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12409 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12413 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12417 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12421 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12429 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12438 ($eq).
Removed top 3 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12442 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12446 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12450 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12463 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12467 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12471 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12475 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12479 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12483 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12487 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12491 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12495 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12499 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12509 ($eq).
Removed top 1 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12526 ($eq).
Removed top 1 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12535 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12544 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12557 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12561 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12566 ($eq).
Removed top 1 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12570 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12574 ($eq).
Removed top 4 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12602 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12606 ($eq).
Removed top 6 bits (of 7) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$12992 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12622 ($eq).
Removed top 3 bits (of 5) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$12994 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12635 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12640 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12760 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12813 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13053 ($ne).
Removed top 3 bits (of 7) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13062 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13081 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13100 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13116 ($ne).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13125 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13136 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13139 ($ne).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13148 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13166 ($ne).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$11742 ($eq).
Removed top 3 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$11709 ($eq).
Removed top 5 bits (of 7) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$12854 ($ne).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$12858 ($ne).
Removed top 25 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2312 ($shl).
Removed top 64 bits (of 72) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2313 ($and).
Removed top 64 bits (of 72) from port A of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2316 ($shl).
Removed top 25 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2316 ($shl).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2321 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2321 ($add).
Removed top 24 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$shiftx$../../../usb_cdc/bulk_endp.v:0$2324 ($shiftx).
Removed top 1 bits (of 7) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$12906 ($ne).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2346 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2346 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:426$2361 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:426$2361 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363 ($sub).
Removed top 24 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$shiftx$../../../usb_cdc/bulk_endp.v:0$2373 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:438$2375 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:438$2375 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:477$2396 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:477$2396 ($add).
Removed top 25 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2409 ($shl).
Removed top 64 bits (of 72) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2410 ($and).
Removed top 64 bits (of 72) from port A of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2413 ($shl).
Removed top 25 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2413 ($shl).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:488$2418 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:488$2418 ($add).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10020 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10080 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10089 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10092 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10109 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10122 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10130 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10133 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10170 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10234 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10300 ($mux).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$11893 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:363$2447 ($add).
Removed top 25 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:363$2447 ($add).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:380$2457 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:392$2468 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:412$2484 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:413$2485 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:414$2487 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:415$2489 ($eq).
Removed top 7 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:451$2507 ($eq).
Removed top 6 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:473$2513 ($eq).
Removed top 7 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:583$2584 ($ne).
Removed top 6 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:595$2589 ($ne).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9957 ($mux).
Removed top 3 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:650$2609 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2616 ($eq).
Removed top 21 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2631 ($shiftx).
Removed top 21 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2634 ($shiftx).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6728 ($mux).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$12902 ($ne).
Removed top 7 bits (of 8) from mux cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6838 ($mux).
Removed top 7 bits (of 8) from mux cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6899 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6975 ($mux).
Removed top 4 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7305_CMP0 ($eq).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7402 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7510 ($mux).
Removed top 4 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7537_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7778_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8003_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8236_CMP0 ($eq).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8506 ($mux).
Removed top 5 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8514_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8568 ($mux).
Removed top 6 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8933_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$11840 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8962_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8998_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9073_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9112_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9152_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$12889 ($ne).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9716 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9873 ($mux).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$1838 ($add).
Removed top 27 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$1838 ($add).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$6493 ($mux).
Removed top 3 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:351$1962 ($eq).
Removed top 15 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:364$1978 ($not).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$1982 ($and).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2001 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2005 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2009 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2013 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2017 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2021 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2025 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2029 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2033 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2037 ($xor).
Removed top 1 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2040 ($eq).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$6490 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$6562 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$6557 ($mux).
Removed top 15 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:434$2134 ($not).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2138 ($and).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$6548 ($mux).
Removed top 15 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2149 ($shl).
Removed top 3 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$ne$../../../usb_cdc/sie.v:469$2196 ($ne).
Removed top 1 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:497$2207 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2246 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2246 ($add).
Removed top 14 bits (of 15) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2774 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2797 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2800 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2808 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2811 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2819 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2822 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2830 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2833 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2841 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2844 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2852 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2855 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2863 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2866 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3088 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3091 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3102 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3105 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3116 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3119 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3130 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3133 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3144 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3147 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3158 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3161 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3172 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3175 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3379 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3382 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3384 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3387 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3507 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3612 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3614 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3617 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3629 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3631 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3634 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3646 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3648 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3651 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3663 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3665 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3668 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3680 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3682 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3685 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3697 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3699 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3702 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3714 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3716 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3719 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3731 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3733 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3736 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3899 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3913 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3950 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3953 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3965 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3968 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3980 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3983 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3995 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3998 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4010 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4013 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4025 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4028 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4040 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4043 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4090 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4121 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4208 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4236 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4288 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4313 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4407 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4429 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4535 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4554 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4651 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4653 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4656 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4670 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4672 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4675 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4689 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4691 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4694 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4708 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4710 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4713 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4727 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4729 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4732 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4746 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4748 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4751 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4765 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4767 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4770 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4784 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4786 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4789 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4803 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4805 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4808 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4822 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4824 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4827 ($mux).
Removed top 2 bits (of 5) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4839 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4841 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4843 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4846 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4873 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4889 ($mux).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5216_CMP0 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$11787 ($eq).
Removed top 14 bits (of 15) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5844 ($mux).
Removed top 12 bits (of 18) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10971 ($mux).
Removed top 4 bits (of 6) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$12874 ($ne).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10687 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10639 ($mux).
Removed top 1 bits (of 9) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10622 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10529 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10494 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10475 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10352 ($mux).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1436 ($add).
Removed top 29 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1436 ($add).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:196$1425 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1417 ($add).
Removed top 14 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1417 ($add).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1401 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:126$1392 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1391 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1391 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1363 ($add).
Removed top 29 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1363 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1360 ($sub).
Removed top 29 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1360 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1351 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1351 ($add).
Removed top 3 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:76$2255 ($eq).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3490 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5703 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3337 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5629 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3208 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5417 ($mux).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2152 ($or).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2152 ($or).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2152 ($or).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5265 ($mux).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$1983 ($or).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$1983 ($or).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$1983 ($or).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2149 ($shl).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2151 ($and).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2151 ($and).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2151 ($and).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$1980 ($shl).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$1982 ($and).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$1982 ($and).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3377 ($mux).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2139 ($or).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2139 ($or).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2139 ($or).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2136 ($shl).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2138 ($and).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2138 ($and).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$1981 ($not).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$1981 ($not).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$1975 ($shl).
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2321_Y.
Removed top 30 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:426$2361_Y.
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:438$2375_Y.
Removed top 30 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:477$2396_Y.
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:488$2418_Y.
Removed top 64 bits (of 72) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2313_Y.
Removed top 64 bits (of 72) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2410_Y.
Removed top 1 bits (of 2) from wire loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0].
Removed top 7 bits (of 8) from wire loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$8\in_data[7:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$10\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$11\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$12\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$13\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$14\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0].
Removed top 2 bits (of 5) from wire loopback.$flatten\u_usb_cdc.\u_sie.$4\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$1996.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$4\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$5\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$6\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$7\datain_toggle_d[15:0].
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2246_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$1982_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2138_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2151_Y.
Removed top 15 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$extend$../../../usb_cdc/sie.v:364$1977_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$1981_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3377_Y.
Removed top 2 bits (of 5) from wire loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4839_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$1975_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$1980_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2136_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2149_Y.
Removed top 1 bits (of 9) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0].
Removed top 14 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1417_Y.
Removed top 29 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1436_Y.
Removed top 30 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1391_Y.
Removed top 12 bits (of 18) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10971_Y.
Removed top 29 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1363_Y.

9.14. Executing PEEPOPT pass (run peephole optimizers).

9.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 185 unused wires.
<suppressed ~1 debug messages>

9.16. Executing SHARE pass (SAT-based resource sharing).

9.17. Executing TECHMAP pass (map to technology primitives).

9.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

9.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

9.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~5 debug messages>

9.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

9.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module loopback:
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$951 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2321 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2346 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:426$2361 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:438$2375 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:477$2396 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:488$2418 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:363$2447 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$1838 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2246 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1417 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1436 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1391 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1363 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1351 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1360 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1360.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1351.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1363.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1391.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1436.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1417.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2246.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$1838.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:363$2447.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:488$2418.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:477$2396.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:438$2375.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:426$2361.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2346.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2321.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$951.
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$951: $auto$alumacc.cc:485:replace_alu$13209
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2321: $auto$alumacc.cc:485:replace_alu$13212
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2346: $auto$alumacc.cc:485:replace_alu$13215
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:426$2361: $auto$alumacc.cc:485:replace_alu$13218
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:438$2375: $auto$alumacc.cc:485:replace_alu$13221
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:477$2396: $auto$alumacc.cc:485:replace_alu$13224
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:488$2418: $auto$alumacc.cc:485:replace_alu$13227
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351: $auto$alumacc.cc:485:replace_alu$13230
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363: $auto$alumacc.cc:485:replace_alu$13233
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:363$2447: $auto$alumacc.cc:485:replace_alu$13236
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$1838: $auto$alumacc.cc:485:replace_alu$13239
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2246: $auto$alumacc.cc:485:replace_alu$13242
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1417: $auto$alumacc.cc:485:replace_alu$13245
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1436: $auto$alumacc.cc:485:replace_alu$13248
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1391: $auto$alumacc.cc:485:replace_alu$13251
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1363: $auto$alumacc.cc:485:replace_alu$13254
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1351: $auto$alumacc.cc:485:replace_alu$13257
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1360: $auto$alumacc.cc:485:replace_alu$13260
  created 18 $alu and 0 $macc cells.

9.21. Executing OPT pass (performing simple optimizations).

9.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

9.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~124 debug messages>

9.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10933: $auto$opt_reduce.cc:134:opt_mux$11520
  Optimizing cells in module \loopback.
Performed a total of 1 changes.

9.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~174 debug messages>
Removed a total of 58 cells.

9.21.6. Executing OPT_DFF pass (perform DFF optimizations).

9.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 64 unused wires.
<suppressed ~1 debug messages>

9.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.21.9. Rerunning OPT passes. (Maybe there is more to do..)

9.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

9.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6280: { $auto$opt_reduce.cc:134:opt_mux$11516 $auto$opt_reduce.cc:134:opt_mux$13264 }
  Optimizing cells in module \loopback.
Performed a total of 1 changes.

9.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.21.13. Executing OPT_DFF pass (perform DFF optimizations).

9.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

9.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.21.16. Rerunning OPT passes. (Maybe there is more to do..)

9.21.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

9.21.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

9.21.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.21.20. Executing OPT_DFF pass (perform DFF optimizations).

9.21.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

9.21.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.21.23. Finished OPT passes. (There is nothing left to do.)

9.22. Executing MEMORY pass.

9.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

9.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

9.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

9.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

9.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

9.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

9.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

9.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

9.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

9.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

9.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

9.25. Executing TECHMAP pass (map to technology primitives).

9.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

9.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

9.26. Executing ICE40_BRAMINIT pass.

9.27. Executing OPT pass (performing simple optimizations).

9.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~173 debug messages>

9.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.27.3. Executing OPT_DFF pass (perform DFF optimizations).

9.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 98 unused wires.
<suppressed ~1 debug messages>

9.27.5. Finished fast OPT passes.

9.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

9.29. Executing OPT pass (performing simple optimizations).

9.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~90 debug messages>

9.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2351_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2352_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:428$2363_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:428$2364_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2795:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2067 [14] $auto$opt_expr.cc:205:group_cell_inputs$13360 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2067 [1] $auto$opt_expr.cc:205:group_cell_inputs$13360 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13360 [14] $auto$opt_expr.cc:205:group_cell_inputs$13360 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13360 [13] $auto$opt_expr.cc:205:group_cell_inputs$13360 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1807.$result[15:0]$2112 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13367 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1807.$result[15:0]$2112 [1] $auto$opt_expr.cc:205:group_cell_inputs$13367 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2067 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2067 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13360 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1807.$result[15:0]$2112 [15] $auto$opt_expr.cc:205:group_cell_inputs$13367 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1807.$result[15:0]$2112 [14] $auto$opt_expr.cc:205:group_cell_inputs$13367 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1807.$result[15:0]$2112 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13360 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2806:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2063 [14] $auto$opt_expr.cc:205:group_cell_inputs$13353 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2063 [1] $auto$opt_expr.cc:205:group_cell_inputs$13353 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13353 [14] $auto$opt_expr.cc:205:group_cell_inputs$13353 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13353 [13] $auto$opt_expr.cc:205:group_cell_inputs$13353 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2067 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13360 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2067 [1] $auto$opt_expr.cc:205:group_cell_inputs$13360 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2063 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2063 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13353 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2067 [15] $auto$opt_expr.cc:205:group_cell_inputs$13360 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2067 [14] $auto$opt_expr.cc:205:group_cell_inputs$13360 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2067 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13353 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2817:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2059 [14] $auto$opt_expr.cc:205:group_cell_inputs$13346 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2059 [1] $auto$opt_expr.cc:205:group_cell_inputs$13346 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13346 [14] $auto$opt_expr.cc:205:group_cell_inputs$13346 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13346 [13] $auto$opt_expr.cc:205:group_cell_inputs$13346 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2063 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13353 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2063 [1] $auto$opt_expr.cc:205:group_cell_inputs$13353 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2059 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2059 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13346 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2063 [15] $auto$opt_expr.cc:205:group_cell_inputs$13353 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2063 [14] $auto$opt_expr.cc:205:group_cell_inputs$13353 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2063 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13346 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2828:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2055 [14] $auto$opt_expr.cc:205:group_cell_inputs$13339 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2055 [1] $auto$opt_expr.cc:205:group_cell_inputs$13339 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13339 [14] $auto$opt_expr.cc:205:group_cell_inputs$13339 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13339 [13] $auto$opt_expr.cc:205:group_cell_inputs$13339 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2059 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13346 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2059 [1] $auto$opt_expr.cc:205:group_cell_inputs$13346 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2055 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2055 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13339 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2059 [15] $auto$opt_expr.cc:205:group_cell_inputs$13346 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2059 [14] $auto$opt_expr.cc:205:group_cell_inputs$13346 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2059 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13339 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2839:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2051 [14] $auto$opt_expr.cc:205:group_cell_inputs$13332 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2051 [1] $auto$opt_expr.cc:205:group_cell_inputs$13332 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13332 [14] $auto$opt_expr.cc:205:group_cell_inputs$13332 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13332 [13] $auto$opt_expr.cc:205:group_cell_inputs$13332 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2055 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13339 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2055 [1] $auto$opt_expr.cc:205:group_cell_inputs$13339 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2051 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2051 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13332 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2055 [15] $auto$opt_expr.cc:205:group_cell_inputs$13339 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2055 [14] $auto$opt_expr.cc:205:group_cell_inputs$13339 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2055 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13332 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2850:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2047 [14] $auto$opt_expr.cc:205:group_cell_inputs$13325 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2047 [1] $auto$opt_expr.cc:205:group_cell_inputs$13325 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13325 [14] $auto$opt_expr.cc:205:group_cell_inputs$13325 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13325 [13] $auto$opt_expr.cc:205:group_cell_inputs$13325 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2051 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13332 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2051 [1] $auto$opt_expr.cc:205:group_cell_inputs$13332 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2047 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2047 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13325 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2051 [15] $auto$opt_expr.cc:205:group_cell_inputs$13332 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2051 [14] $auto$opt_expr.cc:205:group_cell_inputs$13332 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2051 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13325 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2927:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2945:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3185:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3609:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1807.$result[15:0]$2112 [14] $auto$opt_expr.cc:205:group_cell_inputs$13367 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1807.$result[15:0]$2112 [1] $auto$opt_expr.cc:205:group_cell_inputs$13367 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13367 [14] $auto$opt_expr.cc:205:group_cell_inputs$13367 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13367 [13] $auto$opt_expr.cc:205:group_cell_inputs$13367 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2075
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1807.$result[15:0]$2112 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1807.$result[15:0]$2112 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13367 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2075 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2075 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2075 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2075 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2075 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13367 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4038:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13318 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$13318 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2047 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13325 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2047 [1] $auto$opt_expr.cc:205:group_cell_inputs$13325 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13318 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2047 [15] $auto$opt_expr.cc:205:group_cell_inputs$13325 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2047 [14] $auto$opt_expr.cc:205:group_cell_inputs$13325 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1806.$result[15:0]$2047 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4649:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13313 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2032 [1] $auto$opt_expr.cc:205:group_cell_inputs$13313 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13313 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13313 [3] $auto$opt_expr.cc:205:group_cell_inputs$13313 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2036
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2032 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13313 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2036 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2036 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2036 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2036 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13313 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4668:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13308 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2028 [1] $auto$opt_expr.cc:205:group_cell_inputs$13308 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13308 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13308 [3] $auto$opt_expr.cc:205:group_cell_inputs$13308 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2032 [4] $auto$opt_expr.cc:205:group_cell_inputs$13313 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2032 [1] $auto$opt_expr.cc:205:group_cell_inputs$13313 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2028 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13308 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13313 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2032 [4] $auto$opt_expr.cc:205:group_cell_inputs$13313 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2032 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13308 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4687:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13303 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2024 [1] $auto$opt_expr.cc:205:group_cell_inputs$13303 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13303 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13303 [3] $auto$opt_expr.cc:205:group_cell_inputs$13303 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2028 [4] $auto$opt_expr.cc:205:group_cell_inputs$13308 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2028 [1] $auto$opt_expr.cc:205:group_cell_inputs$13308 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2024 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13303 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13308 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2028 [4] $auto$opt_expr.cc:205:group_cell_inputs$13308 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2028 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13303 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4706:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13298 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2020 [1] $auto$opt_expr.cc:205:group_cell_inputs$13298 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13298 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13298 [3] $auto$opt_expr.cc:205:group_cell_inputs$13298 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2024 [4] $auto$opt_expr.cc:205:group_cell_inputs$13303 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2024 [1] $auto$opt_expr.cc:205:group_cell_inputs$13303 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2020 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13298 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13303 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2024 [4] $auto$opt_expr.cc:205:group_cell_inputs$13303 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2024 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13298 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4725:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13293 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2016 [1] $auto$opt_expr.cc:205:group_cell_inputs$13293 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13293 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13293 [3] $auto$opt_expr.cc:205:group_cell_inputs$13293 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2020 [4] $auto$opt_expr.cc:205:group_cell_inputs$13298 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2020 [1] $auto$opt_expr.cc:205:group_cell_inputs$13298 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2016 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13293 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13298 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2020 [4] $auto$opt_expr.cc:205:group_cell_inputs$13298 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2020 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13293 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4744:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13288 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2012 [1] $auto$opt_expr.cc:205:group_cell_inputs$13288 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13288 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13288 [3] $auto$opt_expr.cc:205:group_cell_inputs$13288 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2016 [4] $auto$opt_expr.cc:205:group_cell_inputs$13293 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2016 [1] $auto$opt_expr.cc:205:group_cell_inputs$13293 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2012 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13288 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13293 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2016 [4] $auto$opt_expr.cc:205:group_cell_inputs$13293 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2016 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13288 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4763:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13283 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2008 [1] $auto$opt_expr.cc:205:group_cell_inputs$13283 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13283 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13283 [3] $auto$opt_expr.cc:205:group_cell_inputs$13283 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2012 [4] $auto$opt_expr.cc:205:group_cell_inputs$13288 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2012 [1] $auto$opt_expr.cc:205:group_cell_inputs$13288 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2008 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13283 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13288 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2012 [4] $auto$opt_expr.cc:205:group_cell_inputs$13288 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2012 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13283 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4782:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13278 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2004 [1] $auto$opt_expr.cc:205:group_cell_inputs$13278 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13278 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13278 [3] $auto$opt_expr.cc:205:group_cell_inputs$13278 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2008 [4] $auto$opt_expr.cc:205:group_cell_inputs$13283 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2008 [1] $auto$opt_expr.cc:205:group_cell_inputs$13283 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2004 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13278 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13283 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2008 [4] $auto$opt_expr.cc:205:group_cell_inputs$13283 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2008 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13278 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4801:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13273 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2000 [1] $auto$opt_expr.cc:205:group_cell_inputs$13273 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13273 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13273 [3] $auto$opt_expr.cc:205:group_cell_inputs$13273 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2004 [4] $auto$opt_expr.cc:205:group_cell_inputs$13278 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2004 [1] $auto$opt_expr.cc:205:group_cell_inputs$13278 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2000 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13273 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13278 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2004 [4] $auto$opt_expr.cc:205:group_cell_inputs$13278 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2004 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13273 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4820:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$13268 [1] $auto$opt_expr.cc:205:group_cell_inputs$13268 [2] $auto$opt_expr.cc:205:group_cell_inputs$13268 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$13268 [1] $auto$wreduce.cc:454:run$13183 [1] $auto$opt_expr.cc:205:group_cell_inputs$13268 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2000 [4] $auto$opt_expr.cc:205:group_cell_inputs$13273 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2000 [1] $auto$opt_expr.cc:205:group_cell_inputs$13273 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13268 [2] 1'1 }, B={ $auto$wreduce.cc:454:run$13183 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13273 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2000 [4] $auto$opt_expr.cc:205:group_cell_inputs$13273 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$1804.$result[4:0]$2000 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$13268 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4839:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$13268 [1] $auto$wreduce.cc:454:run$13183 [1] $auto$opt_expr.cc:205:group_cell_inputs$13268 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$13268 [1:0]
      New connections: $auto$wreduce.cc:454:run$13183 [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10622:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:454:run$13200 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$13200 [7]
      New connections: $auto$wreduce.cc:454:run$13200 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10701:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$13200 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0]
      New ports: A=$auto$wreduce.cc:454:run$13200 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10971:
      Old ports: A=6'1xx1xx, B=6'000000, Y=$auto$wreduce.cc:454:run$13204 [5:0]
      New ports: A=2'1x, B=2'00, Y={ $auto$wreduce.cc:454:run$13204 [2] $auto$wreduce.cc:454:run$13204 [0] }
      New connections: { $auto$wreduce.cc:454:run$13204 [5:3] $auto$wreduce.cc:454:run$13204 [1] } = { $auto$wreduce.cc:454:run$13204 [2] $auto$wreduce.cc:454:run$13204 [0] $auto$wreduce.cc:454:run$13204 [0] $auto$wreduce.cc:454:run$13204 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11008:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11076:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
  Optimizing cells in module \loopback.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2978:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2993:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3277:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10701:
      Old ports: A=$auto$wreduce.cc:454:run$13200 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:454:run$13200 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \loopback.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3035:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3047:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \loopback.
Performed a total of 35 changes.

9.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.29.6. Executing OPT_DFF pass (perform DFF optimizations).

9.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

9.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~5 debug messages>

9.29.9. Rerunning OPT passes. (Maybe there is more to do..)

9.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~90 debug messages>

9.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

9.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.29.13. Executing OPT_DFF pass (perform DFF optimizations).

9.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

9.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.29.16. Rerunning OPT passes. (Maybe there is more to do..)

9.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~90 debug messages>

9.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

9.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.29.20. Executing OPT_DFF pass (perform DFF optimizations).

9.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

9.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.29.23. Finished OPT passes. (There is nothing left to do.)

9.30. Executing ICE40_WRAPCARRY pass (wrap carries).

9.31. Executing TECHMAP pass (map to technology primitives).

9.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

9.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$constmap:055ddd148d72874b0eef92b3fb8db7ea91555f2d$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
Creating constmapped module `$paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr'.

9.31.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1603 debug messages>

9.31.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>
Removed 0 unused cells and 15 unused wires.
Using template $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $or.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_80_ice40_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:2c72bde9d95a2c9332409704623f6aa83244f826$paramod$ca62cfdb92da5685ea9fec16e4f8f797c2bd1e14\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:cc753177e9e8bffd8b532faf7c0c91f2b219af97$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:006c8a602c6573ea77dba12a1a2e26f798c1b5c2$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:58cf7e6babd57877aa1d2cbe56a5d5853f8eb1a1$paramod$580d2522be23e58e745a0a8e1a08059c8b2646c4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $xor.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr'.

9.31.58. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2115 debug messages>

9.31.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~5 debug messages>
Removed 0 unused cells and 7 unused wires.
Using template $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~783 debug messages>

9.32. Executing OPT pass (performing simple optimizations).

9.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~12980 debug messages>

9.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~11157 debug messages>
Removed a total of 3719 cells.

9.32.3. Executing OPT_DFF pass (perform DFF optimizations).

9.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 3546 unused cells and 2075 unused wires.
<suppressed ~3549 debug messages>

9.32.5. Finished fast OPT passes.

9.33. Executing ICE40_OPT pass (performing simple optimizations).

9.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13209.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13212.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13215.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13221.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13227.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13230.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13230.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$13230.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13233.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13233.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$13233.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13236.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13239.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13242.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13245.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13248.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13254.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13260.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

9.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~100 debug messages>

9.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

9.33.4. Executing OPT_DFF pass (perform DFF optimizations).

9.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

9.33.6. Rerunning OPT passes. (Removed registers in this run.)

9.33.7. Running ICE40 specific optimizations.

9.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.33.10. Executing OPT_DFF pass (perform DFF optimizations).

9.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

9.33.12. Finished OPT passes. (There is nothing left to do.)

9.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

9.35. Executing TECHMAP pass (map to technology primitives).

9.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

9.35.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
No more expansions possible.
<suppressed ~437 debug messages>

9.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13209.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13212.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13215.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13221.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13227.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13230.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13230.slice[4].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13233.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13233.slice[4].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13236.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13239.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13242.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13245.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13248.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13254.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13260.slice[0].carry ($lut).

9.38. Executing ICE40_OPT pass (performing simple optimizations).

9.38.1. Running ICE40 specific optimizations.

9.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~636 debug messages>

9.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~1314 debug messages>
Removed a total of 438 cells.

9.38.4. Executing OPT_DFF pass (perform DFF optimizations).

9.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 2914 unused wires.
<suppressed ~1 debug messages>

9.38.6. Rerunning OPT passes. (Removed registers in this run.)

9.38.7. Running ICE40 specific optimizations.

9.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.38.10. Executing OPT_DFF pass (perform DFF optimizations).

9.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

9.38.12. Finished OPT passes. (There is nothing left to do.)

9.39. Executing TECHMAP pass (map to technology primitives).

9.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

9.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

9.40. Executing ABC pass (technology mapping using ABC).

9.40.1. Extracting gate netlist of module `\loopback' to `<abc-temp-dir>/input.blif'..
Extracted 3819 gates and 4263 wires to a netlist network with 442 inputs and 396 outputs.

9.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     592.
ABC: Participating nodes from both networks       =    1304.
ABC: Participating nodes from the first network   =     591. (  58.69 % of nodes)
ABC: Participating nodes from the second network  =     713. (  70.80 % of nodes)
ABC: Node pairs (any polarity)                    =     591. (  58.69 % of names can be moved)
ABC: Node pairs (same polarity)                   =     504. (  50.05 % of names can be moved)
ABC: Total runtime =     0.11 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

9.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1006
ABC RESULTS:        internal signals:     3425
ABC RESULTS:           input signals:      442
ABC RESULTS:          output signals:      396
Removing temp directory.

9.41. Executing ICE40_WRAPCARRY pass (wrap carries).

9.42. Executing TECHMAP pass (map to technology primitives).

9.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

9.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 18 unused cells and 2337 unused wires.

9.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1059
  1-LUT               11
  2-LUT              213
  3-LUT              271
  4-LUT              564
  with \SB_CARRY    (#0)   43
  with \SB_CARRY    (#1)   41

Eliminating LUTs.
Number of LUTs:     1059
  1-LUT               11
  2-LUT              213
  3-LUT              271
  4-LUT              564
  with \SB_CARRY    (#0)   43
  with \SB_CARRY    (#1)   41

Combining LUTs.
Number of LUTs:     1020
  1-LUT               11
  2-LUT              167
  3-LUT              246
  4-LUT              596
  with \SB_CARRY    (#0)   43
  with \SB_CARRY    (#1)   41

Eliminated 0 LUTs.
Combined 39 LUTs.
<suppressed ~5550 debug messages>

9.44. Executing TECHMAP pass (map to technology primitives).

9.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

9.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$7ffac03cd0abd3a28c1c30cc28dbcbcc23ba7457\$lut for cells of type $lut.
Using template $paramod$3d3394a2dba7636f2df80deb551dae557f28c000\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$5898ae4e52b22eca363a418fa94151158a507d30\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$ff66b802c9504277ffb27adbba6ada71b3835cc6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$6f7c21ad6bbbd9676bc178fdb8b88ada5043ba74\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$b7c08b3e56c034c48622a65b854ff95f0da654e6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$9bb605c35cd1c732ceb4c96c05ba83d26fc0c327\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$17353202acd85413c157354269332acedc0139e0\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$424c15b5b7e34c8a2f45ec4095ea9276156c7361\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$8c8d078439c26cb6f0949d30575a34708dd7e9d9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$9623e0f0380510818a89bf843cc0ec2e173b151d\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$93f88d1396db449b71126dcb19be37c7227722f9\$lut for cells of type $lut.
Using template $paramod$fec5a3e586b1930427fa7af9f5aac7fd41e707a1\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod$ea374ad986719a61a7103d474299dbe36cbbb5d0\$lut for cells of type $lut.
Using template $paramod$c453d1b618145b2b2622be8d8bbd4338beec80d3\$lut for cells of type $lut.
Using template $paramod$7843e8c123bb8acf2cb35298776a29dcf1524827\$lut for cells of type $lut.
Using template $paramod$f65ee35bb015c193ac754df333e0228f2afffa0c\$lut for cells of type $lut.
Using template $paramod$7175be614d14889125b95ab0c63846496536dfa8\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod$e91fd7c0b83fa86f9e17b44e81b053b9681b527b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$bbbb64386b555cc1df8aa214efc72a5aed123638\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$8002feb72fff90c4a4afc593a63ffae81c8e5c37\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod$0bd56cf5130d265bdf3651844aad5160126b46af\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$84e836cd1dbe5acfaca2cd5b316abc0209254fcf\$lut for cells of type $lut.
Using template $paramod$b4ae011c0e178ae4a0c81a036da8f1ec6b30312d\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$5037893c2f0202cbda412b45a61ab57b51500aee\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$11781671c6bae59d79685e36100b1ce439cbbaf5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$485c535cc2fb194dc6f114ba5c93554133564a61\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$71cb81cd7ec213b39129c5f3867d1aa22dffde1b\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3311 debug messages>
Removed 0 unused cells and 2277 unused wires.

9.45. Executing AUTONAME pass.
Renamed 29350 objects in module loopback (79 iterations).
<suppressed ~2195 debug messages>

9.46. Executing HIERARCHY pass (managing design hierarchy).

9.46.1. Analyzing design hierarchy..
Top module:  \loopback

9.46.2. Analyzing design hierarchy..
Top module:  \loopback
Removed 0 unused modules.

9.47. Printing statistics.

=== loopback ===

   Number of wires:                927
   Number of wire bits:           2676
   Number of public wires:         927
   Number of public wire bits:    2676
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1480
     SB_CARRY                       43
     SB_DFFER                      341
     SB_DFFES                        7
     SB_DFFR                        61
     SB_DFFS                         4
     SB_IO                           3
     SB_LUT4                      1020
     SB_PLL40_CORE                   1

9.48. Executing CHECK pass (checking for obvious problems).
Checking module loopback...
Found and reported 0 problems.

10. Executing JSON backend.

End of script. Logfile hash: b7d83ce2b5, CPU: user 6.87s system 0.08s, MEM: 117.05 MB peak
Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 23% 44x opt_expr (1 sec), 11% 26x opt_clean (0 sec), ...
