#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug 22 19:59:04 2020
# Process ID: 9516
# Current directory: D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.runs/mb_design_ilmb_v10_0_synth_1
# Command line: vivado.exe -log mb_design_ilmb_v10_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_design_ilmb_v10_0.tcl
# Log file: D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.runs/mb_design_ilmb_v10_0_synth_1/mb_design_ilmb_v10_0.vds
# Journal file: D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.runs/mb_design_ilmb_v10_0_synth_1\vivado.jou
#-----------------------------------------------------------
source mb_design_ilmb_v10_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/ip_repo/censor_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/ip_repo/censor_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/ip_repo/censor_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 269.563 ; gain = 20.492
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP mb_design_ilmb_v10_0, cache-ID = 75dc40e628648fac.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 22 19:59:28 2020...
