0.7
2020.2
Oct 14 2022
05:20:55
F:/Repository/FPGA-midterm/HDL/Student_id_counter/Student_id_counter.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
F:/Repository/FPGA-midterm/HDL/Student_id_counter/Student_id_counter.srcs/sources_1/new/mearly.v,1745203531,verilog,,F:/Repository/FPGA-midterm/HDL/Student_id_counter/Student_id_counter.srcs/sources_1/new/tb.v,,mearly,,,,,,,,
F:/Repository/FPGA-midterm/HDL/Student_id_counter/Student_id_counter.srcs/sources_1/new/tb.v,1745202606,verilog,,,,tb_mearly,,,,,,,,
