// Seed: 3228924976
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    output wor id_4
);
  assign id_4 = -1;
  always if (1);
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    input supply0 id_4,
    output supply0 id_5,
    output wire id_6
);
  logic id_8;
  ;
  wire  id_9;
  logic id_10 = id_10;
  tri1  id_11;
  assign #1 id_10 = -1;
  assign id_10 = -1;
  assign id_11 = -1'h0;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_0,
      id_6
  );
  assign modCall_1.id_4 = 0;
endmodule
