read_verilog ../top.v; rename -top gold;
design -stash gold;
read_verilog ../top.v;
rename -top gate; design -stash gate;
design -copy-from gold -as gold gold;
design -copy-from gate -as gate gate;
equiv_make gold gate equiv
