{
  "module_name": "tegra124-car-common.h",
  "hash_id": "6e17b67517d4be913c9104ff215f840d7da8165443cd848f7e10027e2cc539d3",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/tegra124-car-common.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLOCK_TEGRA124_CAR_COMMON_H\n#define _DT_BINDINGS_CLOCK_TEGRA124_CAR_COMMON_H\n\n \n \n \n#define TEGRA124_CLK_ISPB 3\n#define TEGRA124_CLK_RTC 4\n#define TEGRA124_CLK_TIMER 5\n#define TEGRA124_CLK_UARTA 6\n \n \n#define TEGRA124_CLK_SDMMC2 9\n \n#define TEGRA124_CLK_I2S1 11\n#define TEGRA124_CLK_I2C1 12\n \n#define TEGRA124_CLK_SDMMC1 14\n#define TEGRA124_CLK_SDMMC4 15\n \n#define TEGRA124_CLK_PWM 17\n#define TEGRA124_CLK_I2S2 18\n \n \n#define TEGRA124_CLK_USBD 22\n#define TEGRA124_CLK_ISP 23\n \n \n#define TEGRA124_CLK_DISP2 26\n#define TEGRA124_CLK_DISP1 27\n#define TEGRA124_CLK_HOST1X 28\n#define TEGRA124_CLK_VCP 29\n#define TEGRA124_CLK_I2S0 30\n \n\n#define TEGRA124_CLK_MC 32\n \n#define TEGRA124_CLK_APBDMA 34\n \n#define TEGRA124_CLK_KBC 36\n \n \n \n#define TEGRA124_CLK_KFUSE 40\n#define TEGRA124_CLK_SBC1 41\n#define TEGRA124_CLK_NOR 42\n \n#define TEGRA124_CLK_SBC2 44\n \n#define TEGRA124_CLK_SBC3 46\n#define TEGRA124_CLK_I2C5 47\n#define TEGRA124_CLK_DSIA 48\n \n#define TEGRA124_CLK_MIPI 50\n#define TEGRA124_CLK_HDMI 51\n#define TEGRA124_CLK_CSI 52\n \n#define TEGRA124_CLK_I2C2 54\n#define TEGRA124_CLK_UARTC 55\n#define TEGRA124_CLK_MIPI_CAL 56\n#define TEGRA124_CLK_EMC 57\n#define TEGRA124_CLK_USB2 58\n#define TEGRA124_CLK_USB3 59\n \n#define TEGRA124_CLK_VDE 61\n#define TEGRA124_CLK_BSEA 62\n#define TEGRA124_CLK_BSEV 63\n\n \n#define TEGRA124_CLK_UARTD 65\n \n#define TEGRA124_CLK_I2C3 67\n#define TEGRA124_CLK_SBC4 68\n#define TEGRA124_CLK_SDMMC3 69\n#define TEGRA124_CLK_PCIE 70\n#define TEGRA124_CLK_OWR 71\n#define TEGRA124_CLK_AFI 72\n#define TEGRA124_CLK_CSITE 73\n \n \n#define TEGRA124_CLK_LA 76\n#define TEGRA124_CLK_TRACE 77\n#define TEGRA124_CLK_SOC_THERM 78\n#define TEGRA124_CLK_DTV 79\n \n#define TEGRA124_CLK_I2CSLOW 81\n#define TEGRA124_CLK_DSIB 82\n#define TEGRA124_CLK_TSEC 83\n \n \n \n \n \n#define TEGRA124_CLK_XUSB_HOST 89\n \n#define TEGRA124_CLK_MSENC 91\n#define TEGRA124_CLK_CSUS 92\n \n \n \n\n \n \n \n#define TEGRA124_CLK_MSELECT 99\n#define TEGRA124_CLK_TSENSOR 100\n#define TEGRA124_CLK_I2S3 101\n#define TEGRA124_CLK_I2S4 102\n#define TEGRA124_CLK_I2C4 103\n#define TEGRA124_CLK_SBC5 104\n#define TEGRA124_CLK_SBC6 105\n#define TEGRA124_CLK_D_AUDIO 106\n#define TEGRA124_CLK_APBIF 107\n#define TEGRA124_CLK_DAM0 108\n#define TEGRA124_CLK_DAM1 109\n#define TEGRA124_CLK_DAM2 110\n#define TEGRA124_CLK_HDA2CODEC_2X 111\n \n#define TEGRA124_CLK_AUDIO0_2X 113\n#define TEGRA124_CLK_AUDIO1_2X 114\n#define TEGRA124_CLK_AUDIO2_2X 115\n#define TEGRA124_CLK_AUDIO3_2X 116\n#define TEGRA124_CLK_AUDIO4_2X 117\n#define TEGRA124_CLK_SPDIF_2X 118\n#define TEGRA124_CLK_ACTMON 119\n#define TEGRA124_CLK_EXTERN1 120\n#define TEGRA124_CLK_EXTERN2 121\n#define TEGRA124_CLK_EXTERN3 122\n#define TEGRA124_CLK_SATA_OOB 123\n#define TEGRA124_CLK_SATA 124\n#define TEGRA124_CLK_HDA 125\n \n#define TEGRA124_CLK_SE 127\n\n#define TEGRA124_CLK_HDA2HDMI 128\n#define TEGRA124_CLK_SATA_COLD 129\n \n \n \n \n \n \n#define TEGRA124_CLK_CEC 136\n \n \n \n \n \n \n \n \n#define TEGRA124_CLK_CILAB 144\n#define TEGRA124_CLK_CILCD 145\n#define TEGRA124_CLK_CILE 146\n#define TEGRA124_CLK_DSIALP 147\n#define TEGRA124_CLK_DSIBLP 148\n#define TEGRA124_CLK_ENTROPY 149\n#define TEGRA124_CLK_DDS 150\n \n#define TEGRA124_CLK_DP2 152\n#define TEGRA124_CLK_AMX 153\n#define TEGRA124_CLK_ADX 154\n \n#define TEGRA124_CLK_XUSB_SS 156\n \n \n \n\n \n \n \n \n \n \n#define TEGRA124_CLK_I2C6 166\n \n \n \n \n#define TEGRA124_CLK_VIM2_CLK 171\n \n \n \n \n#define TEGRA124_CLK_HDMI_AUDIO 176\n#define TEGRA124_CLK_CLK72MHZ 177\n#define TEGRA124_CLK_VIC03 178\n \n#define TEGRA124_CLK_ADX1 180\n#define TEGRA124_CLK_DPAUX 181\n#define TEGRA124_CLK_SOR0 182\n \n#define TEGRA124_CLK_GPU 184\n#define TEGRA124_CLK_AMX1 185\n \n \n \n \n \n \n#define TEGRA124_CLK_UARTB 192\n#define TEGRA124_CLK_VFIR 193\n#define TEGRA124_CLK_SPDIF_IN 194\n#define TEGRA124_CLK_SPDIF_OUT 195\n#define TEGRA124_CLK_VI 196\n#define TEGRA124_CLK_VI_SENSOR 197\n#define TEGRA124_CLK_FUSE 198\n#define TEGRA124_CLK_FUSE_BURN 199\n#define TEGRA124_CLK_CLK_32K 200\n#define TEGRA124_CLK_CLK_M 201\n#define TEGRA124_CLK_CLK_M_DIV2 202\n#define TEGRA124_CLK_CLK_M_DIV4 203\n#define TEGRA124_CLK_OSC_DIV2 202\n#define TEGRA124_CLK_OSC_DIV4 203\n#define TEGRA124_CLK_PLL_REF 204\n#define TEGRA124_CLK_PLL_C 205\n#define TEGRA124_CLK_PLL_C_OUT1 206\n#define TEGRA124_CLK_PLL_C2 207\n#define TEGRA124_CLK_PLL_C3 208\n#define TEGRA124_CLK_PLL_M 209\n#define TEGRA124_CLK_PLL_M_OUT1 210\n#define TEGRA124_CLK_PLL_P 211\n#define TEGRA124_CLK_PLL_P_OUT1 212\n#define TEGRA124_CLK_PLL_P_OUT2 213\n#define TEGRA124_CLK_PLL_P_OUT3 214\n#define TEGRA124_CLK_PLL_P_OUT4 215\n#define TEGRA124_CLK_PLL_A 216\n#define TEGRA124_CLK_PLL_A_OUT0 217\n#define TEGRA124_CLK_PLL_D 218\n#define TEGRA124_CLK_PLL_D_OUT0 219\n#define TEGRA124_CLK_PLL_D2 220\n#define TEGRA124_CLK_PLL_D2_OUT0 221\n#define TEGRA124_CLK_PLL_U 222\n#define TEGRA124_CLK_PLL_U_480M 223\n\n#define TEGRA124_CLK_PLL_U_60M 224\n#define TEGRA124_CLK_PLL_U_48M 225\n#define TEGRA124_CLK_PLL_U_12M 226\n \n \n#define TEGRA124_CLK_PLL_RE_VCO 229\n#define TEGRA124_CLK_PLL_RE_OUT 230\n#define TEGRA124_CLK_PLL_E 231\n#define TEGRA124_CLK_SPDIF_IN_SYNC 232\n#define TEGRA124_CLK_I2S0_SYNC 233\n#define TEGRA124_CLK_I2S1_SYNC 234\n#define TEGRA124_CLK_I2S2_SYNC 235\n#define TEGRA124_CLK_I2S3_SYNC 236\n#define TEGRA124_CLK_I2S4_SYNC 237\n#define TEGRA124_CLK_VIMCLK_SYNC 238\n#define TEGRA124_CLK_AUDIO0 239\n#define TEGRA124_CLK_AUDIO1 240\n#define TEGRA124_CLK_AUDIO2 241\n#define TEGRA124_CLK_AUDIO3 242\n#define TEGRA124_CLK_AUDIO4 243\n#define TEGRA124_CLK_SPDIF 244\n \n \n \n \n#define TEGRA124_CLK_OSC 249\n \n \n#define TEGRA124_CLK_XUSB_HOST_SRC 252\n#define TEGRA124_CLK_XUSB_FALCON_SRC 253\n#define TEGRA124_CLK_XUSB_FS_SRC 254\n#define TEGRA124_CLK_XUSB_SS_SRC 255\n\n#define TEGRA124_CLK_XUSB_DEV_SRC 256\n#define TEGRA124_CLK_XUSB_DEV 257\n#define TEGRA124_CLK_XUSB_HS_SRC 258\n#define TEGRA124_CLK_SCLK 259\n#define TEGRA124_CLK_HCLK 260\n#define TEGRA124_CLK_PCLK 261\n \n \n#define TEGRA124_CLK_DFLL_REF 264\n#define TEGRA124_CLK_DFLL_SOC 265\n#define TEGRA124_CLK_VI_SENSOR2 266\n#define TEGRA124_CLK_PLL_P_OUT5 267\n#define TEGRA124_CLK_CML0 268\n#define TEGRA124_CLK_CML1 269\n#define TEGRA124_CLK_PLL_C4 270\n#define TEGRA124_CLK_PLL_DP 271\n#define TEGRA124_CLK_PLL_E_MUX 272\n#define TEGRA124_CLK_PLL_D_DSI_OUT 273\n \n \n \n \n \n \n \n \n \n \n \n \n \n \n\n \n \n \n \n \n \n \n \n \n \n \n \n#define TEGRA124_CLK_AUDIO0_MUX 300\n#define TEGRA124_CLK_AUDIO1_MUX 301\n#define TEGRA124_CLK_AUDIO2_MUX 302\n#define TEGRA124_CLK_AUDIO3_MUX 303\n#define TEGRA124_CLK_AUDIO4_MUX 304\n#define TEGRA124_CLK_SPDIF_MUX 305\n \n \n \n \n \n#define TEGRA124_CLK_SOR0_LVDS 311  \n#define TEGRA124_CLK_SOR0_OUT 311\n#define TEGRA124_CLK_XUSB_SS_DIV2 312\n\n#define TEGRA124_CLK_PLL_M_UD 313\n#define TEGRA124_CLK_PLL_C_UD 314\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}