0.7
2020.2
May 22 2024
19:03:11
C:/Users/ngova/FPGA_Example/ADC_SPI/Create_SPI_Interface/Create_SPI_Interface.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/ngova/FPGA_Example/ADC_SPI/Create_SPI_Interface/Create_SPI_Interface.srcs/sim_1/new/simulator.v,1750523002,verilog,,,,simulator,,,,,,,,
C:/Users/ngova/FPGA_Example/ADC_SPI/Create_SPI_Interface/Create_SPI_Interface.srcs/sources_1/new/Master_SPI_INTF.v,1750436136,verilog,,C:/Users/ngova/FPGA_Example/ADC_SPI/Create_SPI_Interface/Create_SPI_Interface.srcs/sim_1/new/simulator.v,,Master_SPI_INTF,,,,,,,,
