--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml NERP_demo_top.twx NERP_demo_top.ncd -o NERP_demo_top.twr
NERP_demo_top.pcf

Design file:              NERP_demo_top.ncd
Physical constraint file: NERP_demo_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 171 paths analyzed, 57 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.980ns.
--------------------------------------------------------------------------------

Paths for end point U1/q_17 (SLICE_X18Y35.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_0 (FF)
  Destination:          U1/q_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.918ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.418 - 0.445)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_0 to U1/q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.AQ      Tcko                  0.447   U1/q<3>
                                                       U1/q_0
    SLICE_X18Y31.A4      net (fanout=1)        0.443   U1/q<0>
    SLICE_X18Y31.COUT    Topcya                0.379   U1/q<3>
                                                       U1/Mcount_q_lut<0>_INV_0
                                                       U1/Mcount_q_cy<3>
    SLICE_X18Y32.CIN     net (fanout=1)        0.108   U1/Mcount_q_cy<3>
    SLICE_X18Y32.COUT    Tbyp                  0.076   U1/q<7>
                                                       U1/Mcount_q_cy<7>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<7>
    SLICE_X18Y33.COUT    Tbyp                  0.076   U1/q<11>
                                                       U1/Mcount_q_cy<11>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<11>
    SLICE_X18Y34.COUT    Tbyp                  0.076   U1/q<15>
                                                       U1/Mcount_q_cy<15>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<15>
    SLICE_X18Y35.CLK     Tcinck                0.304   U1/q<17>
                                                       U1/Mcount_q_xor<17>
                                                       U1/q_17
    -------------------------------------------------  ---------------------------
    Total                                      1.918ns (1.358ns logic, 0.560ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_4 (FF)
  Destination:          U1/q_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.734ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.151 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_4 to U1/q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.AQ      Tcko                  0.447   U1/q<7>
                                                       U1/q_4
    SLICE_X18Y32.A4      net (fanout=1)        0.443   U1/q<4>
    SLICE_X18Y32.COUT    Topcya                0.379   U1/q<7>
                                                       U1/q<4>_rt
                                                       U1/Mcount_q_cy<7>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<7>
    SLICE_X18Y33.COUT    Tbyp                  0.076   U1/q<11>
                                                       U1/Mcount_q_cy<11>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<11>
    SLICE_X18Y34.COUT    Tbyp                  0.076   U1/q<15>
                                                       U1/Mcount_q_cy<15>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<15>
    SLICE_X18Y35.CLK     Tcinck                0.304   U1/q<17>
                                                       U1/Mcount_q_xor<17>
                                                       U1/q_17
    -------------------------------------------------  ---------------------------
    Total                                      1.734ns (1.282ns logic, 0.452ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_3 (FF)
  Destination:          U1/q_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.720ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.418 - 0.445)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_3 to U1/q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.DQ      Tcko                  0.447   U1/q<3>
                                                       U1/q_3
    SLICE_X18Y31.D5      net (fanout=1)        0.363   U1/q<3>
    SLICE_X18Y31.COUT    Topcyd                0.261   U1/q<3>
                                                       U1/q<3>_rt
                                                       U1/Mcount_q_cy<3>
    SLICE_X18Y32.CIN     net (fanout=1)        0.108   U1/Mcount_q_cy<3>
    SLICE_X18Y32.COUT    Tbyp                  0.076   U1/q<7>
                                                       U1/Mcount_q_cy<7>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<7>
    SLICE_X18Y33.COUT    Tbyp                  0.076   U1/q<11>
                                                       U1/Mcount_q_cy<11>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<11>
    SLICE_X18Y34.COUT    Tbyp                  0.076   U1/q<15>
                                                       U1/Mcount_q_cy<15>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<15>
    SLICE_X18Y35.CLK     Tcinck                0.304   U1/q<17>
                                                       U1/Mcount_q_xor<17>
                                                       U1/q_17
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (1.240ns logic, 0.480ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------

Paths for end point U1/q_15 (SLICE_X18Y34.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_0 (FF)
  Destination:          U1/q_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.849ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.420 - 0.445)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_0 to U1/q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.AQ      Tcko                  0.447   U1/q<3>
                                                       U1/q_0
    SLICE_X18Y31.A4      net (fanout=1)        0.443   U1/q<0>
    SLICE_X18Y31.COUT    Topcya                0.379   U1/q<3>
                                                       U1/Mcount_q_lut<0>_INV_0
                                                       U1/Mcount_q_cy<3>
    SLICE_X18Y32.CIN     net (fanout=1)        0.108   U1/Mcount_q_cy<3>
    SLICE_X18Y32.COUT    Tbyp                  0.076   U1/q<7>
                                                       U1/Mcount_q_cy<7>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<7>
    SLICE_X18Y33.COUT    Tbyp                  0.076   U1/q<11>
                                                       U1/Mcount_q_cy<11>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<11>
    SLICE_X18Y34.CLK     Tcinck                0.314   U1/q<15>
                                                       U1/Mcount_q_cy<15>
                                                       U1/q_15
    -------------------------------------------------  ---------------------------
    Total                                      1.849ns (1.292ns logic, 0.557ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_4 (FF)
  Destination:          U1/q_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.665ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_4 to U1/q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.AQ      Tcko                  0.447   U1/q<7>
                                                       U1/q_4
    SLICE_X18Y32.A4      net (fanout=1)        0.443   U1/q<4>
    SLICE_X18Y32.COUT    Topcya                0.379   U1/q<7>
                                                       U1/q<4>_rt
                                                       U1/Mcount_q_cy<7>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<7>
    SLICE_X18Y33.COUT    Tbyp                  0.076   U1/q<11>
                                                       U1/Mcount_q_cy<11>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<11>
    SLICE_X18Y34.CLK     Tcinck                0.314   U1/q<15>
                                                       U1/Mcount_q_cy<15>
                                                       U1/q_15
    -------------------------------------------------  ---------------------------
    Total                                      1.665ns (1.216ns logic, 0.449ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_3 (FF)
  Destination:          U1/q_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.651ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.420 - 0.445)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_3 to U1/q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.DQ      Tcko                  0.447   U1/q<3>
                                                       U1/q_3
    SLICE_X18Y31.D5      net (fanout=1)        0.363   U1/q<3>
    SLICE_X18Y31.COUT    Topcyd                0.261   U1/q<3>
                                                       U1/q<3>_rt
                                                       U1/Mcount_q_cy<3>
    SLICE_X18Y32.CIN     net (fanout=1)        0.108   U1/Mcount_q_cy<3>
    SLICE_X18Y32.COUT    Tbyp                  0.076   U1/q<7>
                                                       U1/Mcount_q_cy<7>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<7>
    SLICE_X18Y33.COUT    Tbyp                  0.076   U1/q<11>
                                                       U1/Mcount_q_cy<11>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<11>
    SLICE_X18Y34.CLK     Tcinck                0.314   U1/q<15>
                                                       U1/Mcount_q_cy<15>
                                                       U1/q_15
    -------------------------------------------------  ---------------------------
    Total                                      1.651ns (1.174ns logic, 0.477ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------

Paths for end point U1/q_13 (SLICE_X18Y34.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_0 (FF)
  Destination:          U1/q_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.839ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.420 - 0.445)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_0 to U1/q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.AQ      Tcko                  0.447   U1/q<3>
                                                       U1/q_0
    SLICE_X18Y31.A4      net (fanout=1)        0.443   U1/q<0>
    SLICE_X18Y31.COUT    Topcya                0.379   U1/q<3>
                                                       U1/Mcount_q_lut<0>_INV_0
                                                       U1/Mcount_q_cy<3>
    SLICE_X18Y32.CIN     net (fanout=1)        0.108   U1/Mcount_q_cy<3>
    SLICE_X18Y32.COUT    Tbyp                  0.076   U1/q<7>
                                                       U1/Mcount_q_cy<7>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<7>
    SLICE_X18Y33.COUT    Tbyp                  0.076   U1/q<11>
                                                       U1/Mcount_q_cy<11>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<11>
    SLICE_X18Y34.CLK     Tcinck                0.304   U1/q<15>
                                                       U1/Mcount_q_cy<15>
                                                       U1/q_13
    -------------------------------------------------  ---------------------------
    Total                                      1.839ns (1.282ns logic, 0.557ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_4 (FF)
  Destination:          U1/q_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.655ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_4 to U1/q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.AQ      Tcko                  0.447   U1/q<7>
                                                       U1/q_4
    SLICE_X18Y32.A4      net (fanout=1)        0.443   U1/q<4>
    SLICE_X18Y32.COUT    Topcya                0.379   U1/q<7>
                                                       U1/q<4>_rt
                                                       U1/Mcount_q_cy<7>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<7>
    SLICE_X18Y33.COUT    Tbyp                  0.076   U1/q<11>
                                                       U1/Mcount_q_cy<11>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<11>
    SLICE_X18Y34.CLK     Tcinck                0.304   U1/q<15>
                                                       U1/Mcount_q_cy<15>
                                                       U1/q_13
    -------------------------------------------------  ---------------------------
    Total                                      1.655ns (1.206ns logic, 0.449ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_3 (FF)
  Destination:          U1/q_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.641ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.420 - 0.445)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_3 to U1/q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.DQ      Tcko                  0.447   U1/q<3>
                                                       U1/q_3
    SLICE_X18Y31.D5      net (fanout=1)        0.363   U1/q<3>
    SLICE_X18Y31.COUT    Topcyd                0.261   U1/q<3>
                                                       U1/q<3>_rt
                                                       U1/Mcount_q_cy<3>
    SLICE_X18Y32.CIN     net (fanout=1)        0.108   U1/Mcount_q_cy<3>
    SLICE_X18Y32.COUT    Tbyp                  0.076   U1/q<7>
                                                       U1/Mcount_q_cy<7>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<7>
    SLICE_X18Y33.COUT    Tbyp                  0.076   U1/q<11>
                                                       U1/Mcount_q_cy<11>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<11>
    SLICE_X18Y34.CLK     Tcinck                0.304   U1/q<15>
                                                       U1/Mcount_q_cy<15>
                                                       U1/q_13
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (1.164ns logic, 0.477ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U1/q_5 (SLICE_X18Y32.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/q_5 (FF)
  Destination:          U1/q_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1/q_5 to U1/q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.BQ      Tcko                  0.234   U1/q<7>
                                                       U1/q_5
    SLICE_X18Y32.B5      net (fanout=1)        0.058   U1/q<5>
    SLICE_X18Y32.CLK     Tah         (-Th)    -0.237   U1/q<7>
                                                       U1/q<5>_rt
                                                       U1/Mcount_q_cy<7>
                                                       U1/q_5
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point U1/q_9 (SLICE_X18Y33.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/q_9 (FF)
  Destination:          U1/q_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1/q_9 to U1/q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.BQ      Tcko                  0.234   U1/q<11>
                                                       U1/q_9
    SLICE_X18Y33.B5      net (fanout=1)        0.058   U1/q<9>
    SLICE_X18Y33.CLK     Tah         (-Th)    -0.237   U1/q<11>
                                                       U1/q<9>_rt
                                                       U1/Mcount_q_cy<11>
                                                       U1/q_9
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point U1/q_13 (SLICE_X18Y34.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/q_13 (FF)
  Destination:          U1/q_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1/q_13 to U1/q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.234   U1/q<15>
                                                       U1/q_13
    SLICE_X18Y34.B5      net (fanout=1)        0.058   U1/q<13>
    SLICE_X18Y34.CLK     Tah         (-Th)    -0.237   U1/q<15>
                                                       U1/q<13>_rt
                                                       U1/Mcount_q_cy<15>
                                                       U1/q_13
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: U1/q<3>/SR
  Logical resource: U1/q_0/SR
  Location pin: SLICE_X18Y31.SR
  Clock network: clr_IBUF
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: U1/q<3>/SR
  Logical resource: U1/q_1/SR
  Location pin: SLICE_X18Y31.SR
  Clock network: clr_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.980|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 171 paths, 0 nets, and 28 connections

Design statistics:
   Minimum period:   1.980ns{1}   (Maximum frequency: 505.051MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 18 13:35:06 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 217 MB



