[p LITE_MODE AUTOSTATIC IEEE_DBL IEEE_FLT PIC14 PIC14E ]
[d version 1.1 ]
[d edition pro ]
[d chip 16F1765 ]
[d frameptr 6 ]
"10 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\sources\c99\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"3 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\sources\c99\common\strcmp.c
[v _strcmp strcmp `(i  1 e 2 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\sources\c99\common\Umul8_16.c
[v __Umul8_16 _Umul8_16 `(ui  1 e 2 0 ]
"51 C:\Users\plj\MPLABXProjects\pic16f1765-testing.X\main.c
[v _main main `(v  1 e 1 0 ]
"55 C:\Users\plj\MPLABXProjects\pic16f1765-testing.X\mcc_generated_files/eusart.c
[v _EUSART_Initialize EUSART_Initialize `(v  1 e 1 0 ]
"88
[v _EUSART_Read EUSART_Read `(uc  1 e 1 0 ]
"103
[v _EUSART_Write EUSART_Write `(v  1 e 1 0 ]
"110
[v _EUSART_Write_String EUSART_Write_String `(v  1 e 1 0 ]
"119
[v _EUSART_Read_String EUSART_Read_String `(i  1 e 2 0 ]
"41 C:\Users\plj\MPLABXProjects\pic16f1765-testing.X\mcc_generated_files/ext_int.c
[v _INT_CallBack INT_CallBack `(v  1 e 1 0 ]
"50
[v _INT_SetInterruptHandler INT_SetInterruptHandler `(v  1 e 1 0 ]
"54
[v _INT_DefaultInterruptHandler INT_DefaultInterruptHandler `(v  1 e 1 0 ]
"59
[v _EXT_INT_Initialize EXT_INT_Initialize `(v  1 e 1 0 ]
"50 C:\Users\plj\MPLABXProjects\pic16f1765-testing.X\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
"60
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
"72
[v _WDT_Initialize WDT_Initialize `(v  1 e 1 0 ]
"57 C:\Users\plj\MPLABXProjects\pic16f1765-testing.X\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
[s S223 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
"374 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic16f1765.h
[s S232 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S237 . 1 `S223 1 . 1 0 `S232 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES237  1 e 1 @11 ]
[s S27 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
"558
[s S36 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CCPIF 1 0 :1:2 
]
[u S39 . 1 `S27 1 . 1 0 `S36 1 . 1 0 ]
[v _PIR1bits PIR1bits `VES39  1 e 1 @17 ]
"1645
[v _TRISA TRISA `VEuc  1 e 1 @140 ]
"1690
[v _TRISC TRISC `VEuc  1 e 1 @142 ]
[s S176 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
"1975
[s S183 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S190 . 1 `S176 1 . 1 0 `S183 1 . 1 0 ]
[v _OPTION_REGbits OPTION_REGbits `VES190  1 e 1 @149 ]
"2092
[v _WDTCON WDTCON `VEuc  1 e 1 @151 ]
"2151
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @152 ]
"2209
[v _OSCCON OSCCON `VEuc  1 e 1 @153 ]
"2281
[v _OSCSTAT OSCSTAT `VEuc  1 e 1 @154 ]
"2577
[v _LATA LATA `VEuc  1 e 1 @268 ]
"2622
[v _LATC LATC `VEuc  1 e 1 @270 ]
[s S310 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
]
"2637
[u S317 . 1 `S310 1 . 1 0 ]
[v _LATCbits LATCbits `VES317  1 e 1 @270 ]
"3268
[v _ANSELA ANSELA `VEuc  1 e 1 @396 ]
"3307
[v _ANSELC ANSELC `VEuc  1 e 1 @398 ]
"3536
[v _RC1REG RC1REG `VEuc  1 e 1 @409 ]
"3590
[v _TX1REG TX1REG `VEuc  1 e 1 @410 ]
"3664
[v _SPBRGL SPBRGL `VEuc  1 e 1 @411 ]
"3726
[v _SPBRGH SPBRGH `VEuc  1 e 1 @412 ]
"3775
[v _RC1STA RC1STA `VEuc  1 e 1 @413 ]
[s S76 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"3801
[u S85 . 1 `S76 1 . 1 0 ]
[v _RC1STAbits RC1STAbits `VES85  1 e 1 @413 ]
"3955
[v _TX1STA TX1STA `VEuc  1 e 1 @414 ]
[s S55 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"3981
[u S64 . 1 `S55 1 . 1 0 ]
[v _TX1STAbits TX1STAbits `VES64  1 e 1 @414 ]
"4135
[v _BAUD1CON BAUD1CON `VEuc  1 e 1 @415 ]
"4381
[v _WPUA WPUA `VEuc  1 e 1 @524 ]
"4431
[v _WPUC WPUC `VEuc  1 e 1 @526 ]
"5879
[v _BORCON BORCON `VEuc  1 e 1 @541 ]
"6008
[v _ODCONA ODCONA `VEuc  1 e 1 @652 ]
"6053
[v _ODCONC ODCONC `VEuc  1 e 1 @654 ]
"6399
[v _SLRCONA SLRCONA `VEuc  1 e 1 @780 ]
"6444
[v _SLRCONC SLRCONC `VEuc  1 e 1 @782 ]
"15429
[v _RXPPS RXPPS `VEuc  1 e 1 @3620 ]
"15829
[v _RC4PPS RC4PPS `VEuc  1 e 1 @3748 ]
"30 C:\Users\plj\MPLABXProjects\pic16f1765-testing.X\mcc_generated_files/ext_int.c
[v _INT_InterruptHandler INT_InterruptHandler `*.37(v  1 e 2 0 ]
"51 C:\Users\plj\MPLABXProjects\pic16f1765-testing.X\main.c
[v _main main `(v  1 e 1 0 ]
{
"56
[v main@read2 read2 `[16]uc  1 a 16 16 ]
"55
[v main@read1 read1 `[16]uc  1 a 16 0 ]
"57
[v main@charsRead charsRead `i  1 a 2 32 ]
"53
[v main@F7050 F7050 `[16]uc  1 s 16 F7050 ]
"55
[v main@F7052 F7052 `[16]uc  1 s 16 F7052 ]
"140
} 0
"3 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\sources\c99\common\strcmp.c
[v _strcmp strcmp `(i  1 e 2 0 ]
{
[v strcmp@l l `*.4DCuc  1 a 1 wreg ]
[v strcmp@l l `*.4DCuc  1 a 1 wreg ]
[v strcmp@r r `*.25DCuc  1 p 2 0 ]
[v strcmp@l l `*.4DCuc  1 a 1 4 ]
"7
} 0
"50 C:\Users\plj\MPLABXProjects\pic16f1765-testing.X\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
{
"58
} 0
"72
[v _WDT_Initialize WDT_Initialize `(v  1 e 1 0 ]
{
"76
} 0
"57 C:\Users\plj\MPLABXProjects\pic16f1765-testing.X\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
{
"107
} 0
"60 C:\Users\plj\MPLABXProjects\pic16f1765-testing.X\mcc_generated_files/mcc.c
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
{
"70
} 0
"59 C:\Users\plj\MPLABXProjects\pic16f1765-testing.X\mcc_generated_files/ext_int.c
[v _EXT_INT_Initialize EXT_INT_Initialize `(v  1 e 1 0 ]
{
"69
} 0
"50
[v _INT_SetInterruptHandler INT_SetInterruptHandler `(v  1 e 1 0 ]
{
[v INT_SetInterruptHandler@InterruptHandler InterruptHandler `*.37(v  1 p 2 0 ]
"52
} 0
"55 C:\Users\plj\MPLABXProjects\pic16f1765-testing.X\mcc_generated_files/eusart.c
[v _EUSART_Initialize EUSART_Initialize `(v  1 e 1 0 ]
{
"74
} 0
"110
[v _EUSART_Write_String EUSART_Write_String `(v  1 e 1 0 ]
{
[v EUSART_Write_String@s s `*.25uc  1 p 2 1 ]
"117
} 0
"103
[v _EUSART_Write EUSART_Write `(v  1 e 1 0 ]
{
[v EUSART_Write@txData txData `uc  1 a 1 wreg ]
[v EUSART_Write@txData txData `uc  1 a 1 wreg ]
[v EUSART_Write@txData txData `uc  1 a 1 0 ]
"108
} 0
"119
[v _EUSART_Read_String EUSART_Read_String `(i  1 e 2 0 ]
{
[v EUSART_Read_String@s s `*.4uc  1 a 1 wreg ]
"127
[v EUSART_Read_String@c c `uc  1 a 1 10 ]
"121
[v EUSART_Read_String@i i `i  1 a 2 7 ]
"123
[v EUSART_Read_String@seenNL seenNL `ui  1 a 2 5 ]
"122
[v EUSART_Read_String@seenCR seenCR `ui  1 a 2 3 ]
"119
[v EUSART_Read_String@s s `*.4uc  1 a 1 wreg ]
[v EUSART_Read_String@max_length max_length `ui  1 p 2 0 ]
"121
[v EUSART_Read_String@s s `*.4uc  1 a 1 9 ]
"146
} 0
"88
[v _EUSART_Read EUSART_Read `(uc  1 e 1 0 ]
{
"101
} 0
