{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729235129949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729235129949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 15:05:29 2024 " "Processing started: Fri Oct 18 15:05:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729235129949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729235129949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRAM -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729235129950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729235130992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729235130992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729235149258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729235149258 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram_controller.v(110) " "Verilog HDL warning at sram_controller.v(110): extended using \"x\" or \"z\"" {  } { { "sram_controller.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/sram_controller.v" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1729235149259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_controller " "Found entity 1: sram_controller" {  } { { "sram_controller.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/sram_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729235149260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729235149260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 segdisplay " "Found entity 1: segdisplay" {  } { { "seg.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729235149261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729235149261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729235149293 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_data top.v(23) " "Verilog HDL Always Construct warning at top.v(23): inferring latch(es) for variable \"wr_data\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729235149325 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[0\] top.v(23) " "Inferred latch for \"wr_data\[0\]\" at top.v(23)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729235149326 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[1\] top.v(23) " "Inferred latch for \"wr_data\[1\]\" at top.v(23)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729235149326 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[2\] top.v(23) " "Inferred latch for \"wr_data\[2\]\" at top.v(23)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729235149326 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[3\] top.v(23) " "Inferred latch for \"wr_data\[3\]\" at top.v(23)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729235149326 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[4\] top.v(23) " "Inferred latch for \"wr_data\[4\]\" at top.v(23)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729235149326 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[5\] top.v(23) " "Inferred latch for \"wr_data\[5\]\" at top.v(23)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729235149326 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[6\] top.v(23) " "Inferred latch for \"wr_data\[6\]\" at top.v(23)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729235149326 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[7\] top.v(23) " "Inferred latch for \"wr_data\[7\]\" at top.v(23)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729235149326 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segdisplay segdisplay:inst_seg " "Elaborating entity \"segdisplay\" for hierarchy \"segdisplay:inst_seg\"" {  } { { "top.v" "inst_seg" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729235149327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_controller sram_controller:u_sram_controller " "Elaborating entity \"sram_controller\" for hierarchy \"sram_controller:u_sram_controller\"" {  } { { "top.v" "u_sram_controller" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729235149351 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sram_controller.v(93) " "Verilog HDL Case Statement information at sram_controller.v(93): all case item expressions in this case statement are onehot" {  } { { "sram_controller.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/sram_controller.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1729235149371 "|top|sram_controller:u_sram_controller"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "seg.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/seg.v" 141 -1 0 } } { "seg.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/seg.v" 77 -1 0 } } { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1729235149930 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1729235149930 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ce GND " "Pin \"ce\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729235149984 "|top|ce"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[0\] GND " "Pin \"addr\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729235149984 "|top|addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[1\] GND " "Pin \"addr\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729235149984 "|top|addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[2\] GND " "Pin \"addr\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729235149984 "|top|addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[3\] GND " "Pin \"addr\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729235149984 "|top|addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[4\] GND " "Pin \"addr\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729235149984 "|top|addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[5\] GND " "Pin \"addr\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729235149984 "|top|addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[6\] GND " "Pin \"addr\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729235149984 "|top|addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[7\] GND " "Pin \"addr\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729235149984 "|top|addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[8\] GND " "Pin \"addr\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729235149984 "|top|addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[9\] GND " "Pin \"addr\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729235149984 "|top|addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[10\] GND " "Pin \"addr\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729235149984 "|top|addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[11\] GND " "Pin \"addr\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729235149984 "|top|addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[12\] GND " "Pin \"addr\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729235149984 "|top|addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[13\] GND " "Pin \"addr\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729235149984 "|top|addr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[14\] GND " "Pin \"addr\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729235149984 "|top|addr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[15\] GND " "Pin \"addr\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729235149984 "|top|addr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[16\] GND " "Pin \"addr\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729235149984 "|top|addr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_number\[7\] VCC " "Pin \"seg_number\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729235149984 "|top|seg_number[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729235149984 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729235150214 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1729235150923 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/output_files/top.map.smsg " "Generated suppressed messages file E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729235151025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729235151425 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729235151425 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_in\[1\] " "No output dependent on input pin \"key_in\[1\]\"" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729235151690 "|top|key_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_in\[2\] " "No output dependent on input pin \"key_in\[2\]\"" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729235151690 "|top|key_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_in\[3\] " "No output dependent on input pin \"key_in\[3\]\"" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX20_SRAM/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729235151690 "|top|key_in[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1729235151690 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729235151690 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729235151690 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1729235151690 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729235151690 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729235151690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729235151764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 15:05:51 2024 " "Processing ended: Fri Oct 18 15:05:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729235151764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729235151764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729235151764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729235151764 ""}
