//It has a single clock input and a 28-bit output port
module simple_counter (CLOCK_50,counter_out);
input CLOCK_50 ;
output [27:0] counter_out;
reg [27:0] counter_out;

always @ (posedge CLOCK_50) // on positive clock edge

begin
counter_out <= #1 counter_out + 1;// increment counter
end

endmodule // end of module coun
