

================================================================
== Vitis HLS Report for 'k2mm_Pipeline_lp7_lp8'
================================================================
* Date:           Mon Dec  2 12:52:51 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2058|     2058|  20.580 us|  20.580 us|  2058|  2058|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp7_lp8  |     2056|     2056|        10|          1|          1|  2048|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      83|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     376|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     376|     187|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln43_1_fu_194_p2   |         +|   0|  0|  19|          12|           1|
    |add_ln43_fu_206_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln44_fu_264_p2     |         +|   0|  0|  14|           7|           2|
    |icmp_ln43_fu_188_p2    |      icmp|   0|  0|  20|          12|          13|
    |select_ln43_fu_228_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln6_fu_220_p3   |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  83|          41|          27|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten20_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_load                 |   9|          2|    7|         14|
    |i_fu_62                                 |   9|          2|    7|         14|
    |indvar_flatten20_fu_66                  |   9|          2|   12|         24|
    |j_fu_58                                 |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   54|        108|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add127_1_reg_379                  |  32|   0|   32|          0|
    |add2_reg_374                      |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |buff_D_1_load_reg_339             |  32|   0|   32|          0|
    |buff_D_load_reg_334               |  32|   0|   32|          0|
    |i_fu_62                           |   7|   0|    7|          0|
    |indvar_flatten20_fu_66            |  12|   0|   12|          0|
    |j_fu_58                           |   7|   0|    7|          0|
    |mul126_1_reg_369                  |  32|   0|   32|          0|
    |mul3_reg_359                      |  32|   0|   32|          0|
    |mux_case_0145_reg_354             |  32|   0|   32|          0|
    |tmp2_1_load_reg_364               |  32|   0|   32|          0|
    |zext_ln45_reg_316                 |  11|   0|   64|         53|
    |zext_ln45_reg_316                 |  64|  32|   64|         53|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 376|  32|  429|        106|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_1994_p_din0     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_1994_p_din1     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_1994_p_opcode   |  out|    2|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_1994_p_dout0    |   in|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_1994_p_ce       |  out|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_1998_p_din0     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_1998_p_din1     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_1998_p_opcode   |  out|    2|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_1998_p_dout0    |   in|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_1998_p_ce       |  out|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2122_p_din0     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2122_p_din1     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2122_p_dout0    |   in|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2122_p_ce       |  out|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2126_p_din0     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2126_p_din1     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2126_p_dout0    |   in|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2126_p_ce       |  out|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|buff_D_address0        |  out|   11|   ap_memory|                 buff_D|         array|
|buff_D_ce0             |  out|    1|   ap_memory|                 buff_D|         array|
|buff_D_q0              |   in|   32|   ap_memory|                 buff_D|         array|
|buff_D_1_address0      |  out|   11|   ap_memory|               buff_D_1|         array|
|buff_D_1_ce0           |  out|    1|   ap_memory|               buff_D_1|         array|
|buff_D_1_q0            |   in|   32|   ap_memory|               buff_D_1|         array|
|buff_E_out_address0    |  out|   11|   ap_memory|             buff_E_out|         array|
|buff_E_out_ce0         |  out|    1|   ap_memory|             buff_E_out|         array|
|buff_E_out_we0         |  out|    1|   ap_memory|             buff_E_out|         array|
|buff_E_out_d0          |  out|   32|   ap_memory|             buff_E_out|         array|
|buff_E_out_1_address0  |  out|   11|   ap_memory|           buff_E_out_1|         array|
|buff_E_out_1_ce0       |  out|    1|   ap_memory|           buff_E_out_1|         array|
|buff_E_out_1_we0       |  out|    1|   ap_memory|           buff_E_out_1|         array|
|buff_E_out_1_d0        |  out|   32|   ap_memory|           buff_E_out_1|         array|
|tmp2_address0          |  out|   11|   ap_memory|                   tmp2|         array|
|tmp2_ce0               |  out|    1|   ap_memory|                   tmp2|         array|
|tmp2_q0                |   in|   32|   ap_memory|                   tmp2|         array|
|tmp2_1_address0        |  out|   11|   ap_memory|                 tmp2_1|         array|
|tmp2_1_ce0             |  out|    1|   ap_memory|                 tmp2_1|         array|
|tmp2_1_q0              |   in|   32|   ap_memory|                 tmp2_1|         array|
|beta                   |   in|   32|     ap_none|                   beta|        scalar|
+-----------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/k2mm.c:6]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/k2mm.c:6]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta"   --->   Operation 16 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten20"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %i" [src/k2mm.c:6]   --->   Operation 18 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %j" [src/k2mm.c:6]   --->   Operation 19 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc132"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i12 %indvar_flatten20" [src/k2mm.c:43]   --->   Operation 21 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%icmp_ln43 = icmp_eq  i12 %indvar_flatten20_load, i12 2048" [src/k2mm.c:43]   --->   Operation 22 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.80ns)   --->   "%add_ln43_1 = add i12 %indvar_flatten20_load, i12 1" [src/k2mm.c:43]   --->   Operation 23 'add' 'add_ln43_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc135, void %for.inc152.preheader.exitStub" [src/k2mm.c:43]   --->   Operation 24 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [src/k2mm.c:6]   --->   Operation 25 'load' 'j_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/k2mm.c:43]   --->   Operation 26 'load' 'i_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.77ns)   --->   "%add_ln43 = add i7 %i_load, i7 1" [src/k2mm.c:43]   --->   Operation 27 'add' 'add_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [src/k2mm.c:44]   --->   Operation 28 'bitselect' 'tmp' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.36ns)   --->   "%select_ln6 = select i1 %tmp, i7 0, i7 %j_load" [src/k2mm.c:6]   --->   Operation 29 'select' 'select_ln6' <Predicate = (!icmp_ln43)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.36ns)   --->   "%select_ln43 = select i1 %tmp, i7 %add_ln43, i7 %i_load" [src/k2mm.c:43]   --->   Operation 30 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i7 %select_ln43" [src/k2mm.c:6]   --->   Operation 31 'trunc' 'trunc_ln6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln6_3 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln6, i32 1, i32 5" [src/k2mm.c:6]   --->   Operation 32 'partselect' 'lshr_ln6_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln6, i5 %lshr_ln6_3" [src/k2mm.c:45]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i11 %tmp_s" [src/k2mm.c:45]   --->   Operation 34 'zext' 'zext_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buff_D_addr = getelementptr i32 %buff_D, i64 0, i64 %zext_ln45" [src/k2mm.c:45]   --->   Operation 35 'getelementptr' 'buff_D_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buff_D_1_addr = getelementptr i32 %buff_D_1, i64 0, i64 %zext_ln45" [src/k2mm.c:45]   --->   Operation 36 'getelementptr' 'buff_D_1_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%buff_D_load = load i11 %buff_D_addr" [src/k2mm.c:45]   --->   Operation 37 'load' 'buff_D_load' <Predicate = (!icmp_ln43)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%buff_D_1_load = load i11 %buff_D_1_addr" [src/k2mm.c:45]   --->   Operation 38 'load' 'buff_D_1_load' <Predicate = (!icmp_ln43)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 39 [1/1] (0.77ns)   --->   "%add_ln44 = add i7 %select_ln6, i7 2" [src/k2mm.c:44]   --->   Operation 39 'add' 'add_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln43 = store i12 %add_ln43_1, i12 %indvar_flatten20" [src/k2mm.c:43]   --->   Operation 40 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %select_ln43, i7 %i" [src/k2mm.c:6]   --->   Operation 41 'store' 'store_ln6' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln44, i7 %j" [src/k2mm.c:6]   --->   Operation 42 'store' 'store_ln6' <Predicate = (!icmp_ln43)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%buff_D_load = load i11 %buff_D_addr" [src/k2mm.c:45]   --->   Operation 43 'load' 'buff_D_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%buff_D_1_load = load i11 %buff_D_1_addr" [src/k2mm.c:45]   --->   Operation 44 'load' 'buff_D_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 45 [3/3] (7.01ns)   --->   "%mul3 = fmul i32 %buff_D_load, i32 %beta_read" [src/k2mm.c:45]   --->   Operation 45 'fmul' 'mul3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [3/3] (7.01ns)   --->   "%mul126_1 = fmul i32 %buff_D_1_load, i32 %beta_read" [src/k2mm.c:45]   --->   Operation 46 'fmul' 'mul126_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp2_addr = getelementptr i32 %tmp2, i64 0, i64 %zext_ln45" [src/k2mm.c:45]   --->   Operation 47 'getelementptr' 'tmp2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp2_1_addr = getelementptr i32 %tmp2_1, i64 0, i64 %zext_ln45" [src/k2mm.c:45]   --->   Operation 48 'getelementptr' 'tmp2_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (1.23ns)   --->   "%mux_case_0145 = load i11 %tmp2_addr" [src/k2mm.c:45]   --->   Operation 49 'load' 'mux_case_0145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 50 [2/3] (7.01ns)   --->   "%mul3 = fmul i32 %buff_D_load, i32 %beta_read" [src/k2mm.c:45]   --->   Operation 50 'fmul' 'mul3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [2/2] (1.23ns)   --->   "%tmp2_1_load = load i11 %tmp2_1_addr" [src/k2mm.c:45]   --->   Operation 51 'load' 'tmp2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 52 [2/3] (7.01ns)   --->   "%mul126_1 = fmul i32 %buff_D_1_load, i32 %beta_read" [src/k2mm.c:45]   --->   Operation 52 'fmul' 'mul126_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 53 [1/2] (1.23ns)   --->   "%mux_case_0145 = load i11 %tmp2_addr" [src/k2mm.c:45]   --->   Operation 53 'load' 'mux_case_0145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 54 [1/3] (7.01ns)   --->   "%mul3 = fmul i32 %buff_D_load, i32 %beta_read" [src/k2mm.c:45]   --->   Operation 54 'fmul' 'mul3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/2] (1.23ns)   --->   "%tmp2_1_load = load i11 %tmp2_1_addr" [src/k2mm.c:45]   --->   Operation 55 'load' 'tmp2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 56 [1/3] (7.01ns)   --->   "%mul126_1 = fmul i32 %buff_D_1_load, i32 %beta_read" [src/k2mm.c:45]   --->   Operation 56 'fmul' 'mul126_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 57 [4/4] (6.43ns)   --->   "%add2 = fadd i32 %mux_case_0145, i32 %mul3" [src/k2mm.c:45]   --->   Operation 57 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [4/4] (6.43ns)   --->   "%add127_1 = fadd i32 %tmp2_1_load, i32 %mul126_1" [src/k2mm.c:45]   --->   Operation 58 'fadd' 'add127_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 59 [3/4] (6.43ns)   --->   "%add2 = fadd i32 %mux_case_0145, i32 %mul3" [src/k2mm.c:45]   --->   Operation 59 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [3/4] (6.43ns)   --->   "%add127_1 = fadd i32 %tmp2_1_load, i32 %mul126_1" [src/k2mm.c:45]   --->   Operation 60 'fadd' 'add127_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 61 [2/4] (6.43ns)   --->   "%add2 = fadd i32 %mux_case_0145, i32 %mul3" [src/k2mm.c:45]   --->   Operation 61 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [2/4] (6.43ns)   --->   "%add127_1 = fadd i32 %tmp2_1_load, i32 %mul126_1" [src/k2mm.c:45]   --->   Operation 62 'fadd' 'add127_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 63 [1/4] (6.43ns)   --->   "%add2 = fadd i32 %mux_case_0145, i32 %mul3" [src/k2mm.c:45]   --->   Operation 63 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 64 [1/4] (6.43ns)   --->   "%add127_1 = fadd i32 %tmp2_1_load, i32 %mul126_1" [src/k2mm.c:45]   --->   Operation 64 'fadd' 'add127_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp7_lp8_str"   --->   Operation 65 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [src/k2mm.c:6]   --->   Operation 67 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%buff_E_out_addr = getelementptr i32 %buff_E_out, i64 0, i64 %zext_ln45" [src/k2mm.c:45]   --->   Operation 68 'getelementptr' 'buff_E_out_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%buff_E_out_1_addr = getelementptr i32 %buff_E_out_1, i64 0, i64 %zext_ln45" [src/k2mm.c:45]   --->   Operation 69 'getelementptr' 'buff_E_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln45 = store i32 %add2, i11 %buff_E_out_addr" [src/k2mm.c:45]   --->   Operation 70 'store' 'store_ln45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln45 = store i32 %add127_1, i11 %buff_E_out_1_addr" [src/k2mm.c:45]   --->   Operation 71 'store' 'store_ln45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc132" [src/k2mm.c:44]   --->   Operation 72 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buff_D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_D_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_E_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buff_E_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 01000000000]
i                     (alloca           ) [ 01000000000]
indvar_flatten20      (alloca           ) [ 01000000000]
beta_read             (read             ) [ 01111100000]
store_ln0             (store            ) [ 00000000000]
store_ln6             (store            ) [ 00000000000]
store_ln6             (store            ) [ 00000000000]
br_ln0                (br               ) [ 00000000000]
indvar_flatten20_load (load             ) [ 00000000000]
icmp_ln43             (icmp             ) [ 01111111110]
add_ln43_1            (add              ) [ 00000000000]
br_ln43               (br               ) [ 00000000000]
j_load                (load             ) [ 00000000000]
i_load                (load             ) [ 00000000000]
add_ln43              (add              ) [ 00000000000]
tmp                   (bitselect        ) [ 00000000000]
select_ln6            (select           ) [ 00000000000]
select_ln43           (select           ) [ 00000000000]
trunc_ln6             (trunc            ) [ 00000000000]
lshr_ln6_3            (partselect       ) [ 00000000000]
tmp_s                 (bitconcatenate   ) [ 00000000000]
zext_ln45             (zext             ) [ 01111111111]
buff_D_addr           (getelementptr    ) [ 01100000000]
buff_D_1_addr         (getelementptr    ) [ 01100000000]
add_ln44              (add              ) [ 00000000000]
store_ln43            (store            ) [ 00000000000]
store_ln6             (store            ) [ 00000000000]
store_ln6             (store            ) [ 00000000000]
buff_D_load           (load             ) [ 01011100000]
buff_D_1_load         (load             ) [ 01011100000]
tmp2_addr             (getelementptr    ) [ 01000100000]
tmp2_1_addr           (getelementptr    ) [ 01000100000]
mux_case_0145         (load             ) [ 01000011110]
mul3                  (fmul             ) [ 01000011110]
tmp2_1_load           (load             ) [ 01000011110]
mul126_1              (fmul             ) [ 01000011110]
add2                  (fadd             ) [ 01000000001]
add127_1              (fadd             ) [ 01000000001]
specloopname_ln0      (specloopname     ) [ 00000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
specpipeline_ln6      (specpipeline     ) [ 00000000000]
buff_E_out_addr       (getelementptr    ) [ 00000000000]
buff_E_out_1_addr     (getelementptr    ) [ 00000000000]
store_ln45            (store            ) [ 00000000000]
store_ln45            (store            ) [ 00000000000]
br_ln44               (br               ) [ 00000000000]
ret_ln0               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buff_D">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_D"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buff_D_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_D_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buff_E_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_E_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buff_E_out_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_E_out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp2_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="beta">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lp7_lp8_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="j_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten20_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten20/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="beta_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="buff_D_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="11" slack="0"/>
<pin id="80" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_D_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="buff_D_1_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="11" slack="0"/>
<pin id="87" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_D_1_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="11" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_D_load/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_D_1_load/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp2_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="11" slack="3"/>
<pin id="106" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp2_addr/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp2_1_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="11" slack="3"/>
<pin id="113" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp2_1_addr/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_0145/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_1_load/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buff_E_out_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="11" slack="9"/>
<pin id="132" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_E_out_addr/10 "/>
</bind>
</comp>

<comp id="135" class="1004" name="buff_E_out_1_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="11" slack="9"/>
<pin id="139" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_E_out_1_addr/10 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln45_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="1"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/10 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln45_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/10 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="0" index="1" bw="32" slack="1"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add2/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="0" index="1" bw="32" slack="1"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add127_1/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="0" index="1" bw="32" slack="2"/>
<pin id="165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul3/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="0" index="1" bw="32" slack="2"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul126_1/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln0_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="12" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln6_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln6_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="7" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="indvar_flatten20_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="12" slack="0"/>
<pin id="187" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten20_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln43_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="0" index="1" bw="12" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln43_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="j_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="i_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln43_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="7" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="select_ln6_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="7" slack="0"/>
<pin id="223" dir="0" index="2" bw="7" slack="0"/>
<pin id="224" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="select_ln43_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="7" slack="0"/>
<pin id="231" dir="0" index="2" bw="7" slack="0"/>
<pin id="232" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln6_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="lshr_ln6_3_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="0" index="1" bw="7" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="0" index="3" bw="4" slack="0"/>
<pin id="245" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6_3/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_s_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="11" slack="0"/>
<pin id="252" dir="0" index="1" bw="6" slack="0"/>
<pin id="253" dir="0" index="2" bw="5" slack="0"/>
<pin id="254" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln45_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="11" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln44_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="0" index="1" bw="3" slack="0"/>
<pin id="267" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln43_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="0"/>
<pin id="272" dir="0" index="1" bw="12" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln6_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="0" index="1" bw="7" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln6_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="0"/>
<pin id="282" dir="0" index="1" bw="7" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="285" class="1005" name="j_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="0"/>
<pin id="287" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="292" class="1005" name="i_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="299" class="1005" name="indvar_flatten20_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="0"/>
<pin id="301" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten20 "/>
</bind>
</comp>

<comp id="306" class="1005" name="beta_read_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="2"/>
<pin id="308" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="312" class="1005" name="icmp_ln43_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="8"/>
<pin id="314" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="316" class="1005" name="zext_ln45_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="3"/>
<pin id="318" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln45 "/>
</bind>
</comp>

<comp id="324" class="1005" name="buff_D_addr_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="11" slack="1"/>
<pin id="326" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_D_addr "/>
</bind>
</comp>

<comp id="329" class="1005" name="buff_D_1_addr_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="1"/>
<pin id="331" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_D_1_addr "/>
</bind>
</comp>

<comp id="334" class="1005" name="buff_D_load_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_D_load "/>
</bind>
</comp>

<comp id="339" class="1005" name="buff_D_1_load_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_D_1_load "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp2_addr_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="11" slack="1"/>
<pin id="346" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_addr "/>
</bind>
</comp>

<comp id="349" class="1005" name="tmp2_1_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="11" slack="1"/>
<pin id="351" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_1_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="mux_case_0145_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mux_case_0145 "/>
</bind>
</comp>

<comp id="359" class="1005" name="mul3_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp2_1_load_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_1_load "/>
</bind>
</comp>

<comp id="369" class="1005" name="mul126_1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul126_1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="add2_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add2 "/>
</bind>
</comp>

<comp id="379" class="1005" name="add127_1_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add127_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="38" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="76" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="83" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="38" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="102" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="109" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="128" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="135" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="185" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="200" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="200" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="233"><net_src comp="212" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="206" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="203" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="220" pin="3"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="14" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="236" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="240" pin="4"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="268"><net_src comp="220" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="194" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="228" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="264" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="58" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="295"><net_src comp="62" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="302"><net_src comp="66" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="309"><net_src comp="70" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="315"><net_src comp="188" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="258" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="323"><net_src comp="316" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="327"><net_src comp="76" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="332"><net_src comp="83" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="337"><net_src comp="90" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="342"><net_src comp="96" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="347"><net_src comp="102" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="352"><net_src comp="109" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="357"><net_src comp="116" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="362"><net_src comp="162" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="367"><net_src comp="122" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="372"><net_src comp="166" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="377"><net_src comp="154" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="382"><net_src comp="158" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="148" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buff_E_out | {10 }
	Port: buff_E_out_1 | {10 }
 - Input state : 
	Port: k2mm_Pipeline_lp7_lp8 : buff_D | {1 2 }
	Port: k2mm_Pipeline_lp7_lp8 : buff_D_1 | {1 2 }
	Port: k2mm_Pipeline_lp7_lp8 : tmp2 | {4 5 }
	Port: k2mm_Pipeline_lp7_lp8 : tmp2_1 | {4 5 }
	Port: k2mm_Pipeline_lp7_lp8 : beta | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln6 : 1
		store_ln6 : 1
		indvar_flatten20_load : 1
		icmp_ln43 : 2
		add_ln43_1 : 2
		br_ln43 : 3
		j_load : 1
		i_load : 1
		add_ln43 : 2
		tmp : 2
		select_ln6 : 3
		select_ln43 : 3
		trunc_ln6 : 4
		lshr_ln6_3 : 4
		tmp_s : 5
		zext_ln45 : 6
		buff_D_addr : 7
		buff_D_1_addr : 7
		buff_D_load : 8
		buff_D_1_load : 8
		add_ln44 : 4
		store_ln43 : 3
		store_ln6 : 4
		store_ln6 : 5
	State 2
	State 3
	State 4
		mux_case_0145 : 1
		tmp2_1_load : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		store_ln45 : 1
		store_ln45 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_154      |    2    |   227   |   214   |
|          |      grp_fu_158      |    2    |   227   |   214   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_162      |    3    |   128   |   135   |
|          |      grp_fu_166      |    3    |   128   |   135   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln43_1_fu_194  |    0    |    0    |    19   |
|    add   |    add_ln43_fu_206   |    0    |    0    |    14   |
|          |    add_ln44_fu_264   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln43_fu_188   |    0    |    0    |    19   |
|----------|----------------------|---------|---------|---------|
|  select  |   select_ln6_fu_220  |    0    |    0    |    7    |
|          |  select_ln43_fu_228  |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|   read   | beta_read_read_fu_70 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|      tmp_fu_212      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln6_fu_236   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|   lshr_ln6_3_fu_240  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     tmp_s_fu_250     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   zext   |   zext_ln45_fu_258   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    10   |   710   |   778   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add127_1_reg_379    |   32   |
|      add2_reg_374      |   32   |
|    beta_read_reg_306   |   32   |
|  buff_D_1_addr_reg_329 |   11   |
|  buff_D_1_load_reg_339 |   32   |
|   buff_D_addr_reg_324  |   11   |
|   buff_D_load_reg_334  |   32   |
|        i_reg_292       |    7   |
|    icmp_ln43_reg_312   |    1   |
|indvar_flatten20_reg_299|   12   |
|        j_reg_285       |    7   |
|    mul126_1_reg_369    |   32   |
|      mul3_reg_359      |   32   |
|  mux_case_0145_reg_354 |   32   |
|   tmp2_1_addr_reg_349  |   11   |
|   tmp2_1_load_reg_364  |   32   |
|    tmp2_addr_reg_344   |   11   |
|    zext_ln45_reg_316   |   64   |
+------------------------+--------+
|          Total         |   423  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_90 |  p0  |   2  |  11  |   22   ||    9    |
|  grp_access_fu_96 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_116 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_122 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   88   ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   710  |   778  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   423  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    1   |  1133  |   814  |
+-----------+--------+--------+--------+--------+
