<stg><name>Layer_norm</name>


<trans_list>

<trans id="320" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="4" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="16" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="17" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="43" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="54" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="87" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
:0  %mean = alloca [12 x float], align 16

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
:1  %mean2 = alloca [12 x float], align 16

]]></Node>
<StgValue><ssdm name="mean2"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
:2  %var = alloca [12 x float], align 16

]]></Node>
<StgValue><ssdm name="var"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %v116_0 = phi i4 [ 0, %0 ], [ %v116, %2 ]

]]></Node>
<StgValue><ssdm name="v116_0"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln223 = icmp eq i4 %v116_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln223"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %v116 = add i4 %v116_0, 1

]]></Node>
<StgValue><ssdm name="v116"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln223, label %.preheader3.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln224 = zext i4 %v116_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln224"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %mean_addr = getelementptr inbounds [12 x float]* %mean, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="mean_addr"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store float 0.000000e+00, float* %mean_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3:0  %v118_0 = phi i4 [ %v118, %3 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="v118_0"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:1  %icmp_ln227 = icmp eq i4 %v118_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln227"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_383 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:3  %v118 = add i4 %v118_0, 1

]]></Node>
<StgValue><ssdm name="v118"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln227, label %.preheader2.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln228 = zext i4 %v118_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %mean2_addr = getelementptr inbounds [12 x float]* %mean2, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="mean2_addr"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store float 0.000000e+00, float* %mean2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader2:0  %i12_0 = phi i4 [ %i12, %l_sum_i12_end ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="i12_0"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:1  %icmp_ln231 = icmp eq i4 %i12_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln231"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_384 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:3  %i12 = add i4 %i12_0, 1

]]></Node>
<StgValue><ssdm name="i12"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln231, label %.preheader1.preheader, label %l_sum_i12_begin

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_sum_i12_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str29) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln231"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_sum_i12_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="4">
<![CDATA[
l_sum_i12_begin:2  %zext_ln233 = zext i4 %i12_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln233"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_sum_i12_begin:3  %tmp_60 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i12_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="14">
<![CDATA[
l_sum_i12_begin:4  %zext_ln233_1 = zext i14 %tmp_60 to i15

]]></Node>
<StgValue><ssdm name="zext_ln233_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_sum_i12_begin:5  %tmp_61 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i12_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="12">
<![CDATA[
l_sum_i12_begin:6  %zext_ln233_2 = zext i12 %tmp_61 to i15

]]></Node>
<StgValue><ssdm name="zext_ln233_2"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_sum_i12_begin:7  %sub_ln233 = sub i15 %zext_ln233_1, %zext_ln233_2

]]></Node>
<StgValue><ssdm name="sub_ln233"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_sum_i12_begin:8  %mean_addr_1 = getelementptr inbounds [12 x float]* %mean, i64 0, i64 %zext_ln233

]]></Node>
<StgValue><ssdm name="mean_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_sum_i12_begin:9  %mean2_addr_1 = getelementptr inbounds [12 x float]* %mean2, i64 0, i64 %zext_ln233

]]></Node>
<StgValue><ssdm name="mean2_addr_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
l_sum_i12_begin:10  br label %4

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %j12_0 = phi i10 [ 0, %l_sum_i12_begin ], [ %j12, %5 ]

]]></Node>
<StgValue><ssdm name="j12_0"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln232 = icmp eq i10 %j12_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln232"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_385 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %j12 = add i10 %j12_0, 1

]]></Node>
<StgValue><ssdm name="j12"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln232, label %l_sum_i12_end, label %5

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="10">
<![CDATA[
:1  %zext_ln233_3 = zext i10 %j12_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln233_3"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %add_ln233 = add i15 %sub_ln233, %zext_ln233_3

]]></Node>
<StgValue><ssdm name="add_ln233"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="15">
<![CDATA[
:3  %sext_ln233 = sext i15 %add_ln233 to i64

]]></Node>
<StgValue><ssdm name="sext_ln233"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %v111_addr = getelementptr [9216 x float]* %v111, i64 0, i64 %sext_ln233

]]></Node>
<StgValue><ssdm name="v111_addr"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="14">
<![CDATA[
:5  %v122 = load float* %v111_addr, align 4

]]></Node>
<StgValue><ssdm name="v122"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
:6  %v123 = load float* %mean_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v123"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_sum_i12_end:0  %empty_386 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str29, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
l_sum_i12_end:1  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="142" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="14">
<![CDATA[
:5  %v122 = load float* %v111_addr, align 4

]]></Node>
<StgValue><ssdm name="v122"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
:6  %v123 = load float* %mean_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v123"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="144" st_id="7" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v124 = fadd float %v123, %v122

]]></Node>
<StgValue><ssdm name="v124"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v126 = fmul float %v122, %v122

]]></Node>
<StgValue><ssdm name="v126"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="146" st_id="8" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v124 = fadd float %v123, %v122

]]></Node>
<StgValue><ssdm name="v124"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v126 = fmul float %v122, %v122

]]></Node>
<StgValue><ssdm name="v126"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="148" st_id="9" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v124 = fadd float %v123, %v122

]]></Node>
<StgValue><ssdm name="v124"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v126 = fmul float %v122, %v122

]]></Node>
<StgValue><ssdm name="v126"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="4">
<![CDATA[
:10  %v127 = load float* %mean2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v127"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="151" st_id="10" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v124 = fadd float %v123, %v122

]]></Node>
<StgValue><ssdm name="v124"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v126 = fmul float %v122, %v122

]]></Node>
<StgValue><ssdm name="v126"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="4">
<![CDATA[
:10  %v127 = load float* %mean2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v127"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="154" st_id="11" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v124 = fadd float %v123, %v122

]]></Node>
<StgValue><ssdm name="v124"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %v128 = fadd float %v127, %v126

]]></Node>
<StgValue><ssdm name="v128"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="156" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:8  store float %v124, float* %mean_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %v128 = fadd float %v127, %v126

]]></Node>
<StgValue><ssdm name="v128"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="158" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %v128 = fadd float %v127, %v126

]]></Node>
<StgValue><ssdm name="v128"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="159" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %v128 = fadd float %v127, %v126

]]></Node>
<StgValue><ssdm name="v128"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="160" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %v128 = fadd float %v127, %v126

]]></Node>
<StgValue><ssdm name="v128"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln232"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:12  store float %v128, float* %mean2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %4

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="164" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader1:0  %i13_0 = phi i4 [ %i13, %6 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i13_0"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:1  %icmp_ln244 = icmp eq i4 %i13_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln244"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_387 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:3  %i13 = add i4 %i13_0, 1

]]></Node>
<StgValue><ssdm name="i13"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln244, label %.preheader.preheader, label %6

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln245 = zext i4 %i13_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln245"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %mean_addr_2 = getelementptr inbounds [12 x float]* %mean, i64 0, i64 %zext_ln245

]]></Node>
<StgValue><ssdm name="mean_addr_2"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="4">
<![CDATA[
:3  %v130 = load float* %mean_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v130"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="173" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="4">
<![CDATA[
:3  %v130 = load float* %mean_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v130"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %v131 = fdiv float %v130, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v131"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="175" st_id="19" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %v131 = fdiv float %v130, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v131"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="176" st_id="20" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %v131 = fdiv float %v130, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v131"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="177" st_id="21" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %v131 = fdiv float %v130, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v131"/></StgValue>
</operation>

<operation id="178" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %mean2_addr_2 = getelementptr inbounds [12 x float]* %mean2, i64 0, i64 %zext_ln245

]]></Node>
<StgValue><ssdm name="mean2_addr_2"/></StgValue>
</operation>

<operation id="179" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="4">
<![CDATA[
:7  %v132 = load float* %mean2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v132"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="180" st_id="22" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %v131 = fdiv float %v130, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v131"/></StgValue>
</operation>

<operation id="181" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="4">
<![CDATA[
:7  %v132 = load float* %mean2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v132"/></StgValue>
</operation>

<operation id="182" st_id="22" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v133 = fdiv float %v132, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v133"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="183" st_id="23" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %v131 = fdiv float %v130, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v131"/></StgValue>
</operation>

<operation id="184" st_id="23" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v133 = fdiv float %v132, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v133"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="185" st_id="24" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %v131 = fdiv float %v130, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v131"/></StgValue>
</operation>

<operation id="186" st_id="24" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v133 = fdiv float %v132, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v133"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="187" st_id="25" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %v131 = fdiv float %v130, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v131"/></StgValue>
</operation>

<operation id="188" st_id="25" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v133 = fdiv float %v132, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v133"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="189" st_id="26" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %v131 = fdiv float %v130, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v131"/></StgValue>
</operation>

<operation id="190" st_id="26" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v133 = fdiv float %v132, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v133"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="191" st_id="27" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %v131 = fdiv float %v130, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v131"/></StgValue>
</operation>

<operation id="192" st_id="27" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v133 = fdiv float %v132, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v133"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="193" st_id="28" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %v131 = fdiv float %v130, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v131"/></StgValue>
</operation>

<operation id="194" st_id="28" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v133 = fdiv float %v132, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v133"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="195" st_id="29" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %v131 = fdiv float %v130, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v131"/></StgValue>
</operation>

<operation id="196" st_id="29" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v133 = fdiv float %v132, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v133"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="197" st_id="30" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %v131 = fdiv float %v130, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v131"/></StgValue>
</operation>

<operation id="198" st_id="30" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v133 = fdiv float %v132, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v133"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="199" st_id="31" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %v131 = fdiv float %v130, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v131"/></StgValue>
</operation>

<operation id="200" st_id="31" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v133 = fdiv float %v132, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v133"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="201" st_id="32" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %v131 = fdiv float %v130, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v131"/></StgValue>
</operation>

<operation id="202" st_id="32" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v133 = fdiv float %v132, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v133"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="203" st_id="33" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %v131 = fdiv float %v130, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v131"/></StgValue>
</operation>

<operation id="204" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:5  store float %v131, float* %mean_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="205" st_id="33" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v133 = fdiv float %v132, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v133"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="206" st_id="34" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v133 = fdiv float %v132, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v133"/></StgValue>
</operation>

<operation id="207" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %v136 = fmul float %v131, %v131

]]></Node>
<StgValue><ssdm name="v136"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="208" st_id="35" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v133 = fdiv float %v132, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v133"/></StgValue>
</operation>

<operation id="209" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %v136 = fmul float %v131, %v131

]]></Node>
<StgValue><ssdm name="v136"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="210" st_id="36" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v133 = fdiv float %v132, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v133"/></StgValue>
</operation>

<operation id="211" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %v136 = fmul float %v131, %v131

]]></Node>
<StgValue><ssdm name="v136"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="212" st_id="37" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v133 = fdiv float %v132, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v133"/></StgValue>
</operation>

<operation id="213" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:9  store float %v133, float* %mean2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="214" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %v136 = fmul float %v131, %v131

]]></Node>
<StgValue><ssdm name="v136"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="215" st_id="38" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %v137 = fsub float %v133, %v136

]]></Node>
<StgValue><ssdm name="v137"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="216" st_id="39" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %v137 = fsub float %v133, %v136

]]></Node>
<StgValue><ssdm name="v137"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="217" st_id="40" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %v137 = fsub float %v133, %v136

]]></Node>
<StgValue><ssdm name="v137"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="218" st_id="41" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %v137 = fsub float %v133, %v136

]]></Node>
<StgValue><ssdm name="v137"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="219" st_id="42" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %v137 = fsub float %v133, %v136

]]></Node>
<StgValue><ssdm name="v137"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="220" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str31) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln244"/></StgValue>
</operation>

<operation id="221" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %var_addr = getelementptr inbounds [12 x float]* %var, i64 0, i64 %zext_ln245

]]></Node>
<StgValue><ssdm name="var_addr"/></StgValue>
</operation>

<operation id="222" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:13  store float %v137, float* %var_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="223" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="224" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %i14_0 = phi i4 [ %i14, %l_norm_i14_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i14_0"/></StgValue>
</operation>

<operation id="225" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln257 = icmp eq i4 %i14_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln257"/></StgValue>
</operation>

<operation id="226" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_388 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="227" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i14 = add i4 %i14_0, 1

]]></Node>
<StgValue><ssdm name="i14"/></StgValue>
</operation>

<operation id="228" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln257, label %9, label %l_norm_i14_begin

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="229" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="4">
<![CDATA[
l_norm_i14_begin:2  %zext_ln260 = zext i4 %i14_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln260"/></StgValue>
</operation>

<operation id="230" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_norm_i14_begin:8  %mean_addr_3 = getelementptr inbounds [12 x float]* %mean, i64 0, i64 %zext_ln260

]]></Node>
<StgValue><ssdm name="mean_addr_3"/></StgValue>
</operation>

<operation id="231" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="4">
<![CDATA[
l_norm_i14_begin:9  %v142 = load float* %mean_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v142"/></StgValue>
</operation>

<operation id="232" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_norm_i14_begin:10  %var_addr_1 = getelementptr inbounds [12 x float]* %var, i64 0, i64 %zext_ln260

]]></Node>
<StgValue><ssdm name="var_addr_1"/></StgValue>
</operation>

<operation id="233" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="4">
<![CDATA[
l_norm_i14_begin:11  %v145 = load float* %var_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v145"/></StgValue>
</operation>

<operation id="234" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln273"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="235" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="4">
<![CDATA[
l_norm_i14_begin:9  %v142 = load float* %mean_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v142"/></StgValue>
</operation>

<operation id="236" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="4">
<![CDATA[
l_norm_i14_begin:11  %v145 = load float* %var_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v145"/></StgValue>
</operation>

<operation id="237" st_id="45" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="32">
<![CDATA[
l_norm_i14_begin:12  %tmp = fpext float %v145 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="238" st_id="46" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="32">
<![CDATA[
l_norm_i14_begin:12  %tmp = fpext float %v145 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="239" st_id="47" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_norm_i14_begin:13  %tmp_s = fadd double %tmp, 1.000000e-05

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="240" st_id="48" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_norm_i14_begin:13  %tmp_s = fadd double %tmp, 1.000000e-05

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="241" st_id="49" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_norm_i14_begin:13  %tmp_s = fadd double %tmp, 1.000000e-05

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="242" st_id="50" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_norm_i14_begin:13  %tmp_s = fadd double %tmp, 1.000000e-05

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="243" st_id="51" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_norm_i14_begin:13  %tmp_s = fadd double %tmp, 1.000000e-05

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="244" st_id="52" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64">
<![CDATA[
l_norm_i14_begin:14  %v146 = fptrunc double %tmp_s to float

]]></Node>
<StgValue><ssdm name="v146"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="245" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_norm_i14_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str32) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln257"/></StgValue>
</operation>

<operation id="246" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_norm_i14_begin:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str32)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="247" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_norm_i14_begin:3  %tmp_62 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i14_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="248" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="14">
<![CDATA[
l_norm_i14_begin:4  %zext_ln260_1 = zext i14 %tmp_62 to i15

]]></Node>
<StgValue><ssdm name="zext_ln260_1"/></StgValue>
</operation>

<operation id="249" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_norm_i14_begin:5  %tmp_63 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i14_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="250" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="12">
<![CDATA[
l_norm_i14_begin:6  %zext_ln260_2 = zext i12 %tmp_63 to i15

]]></Node>
<StgValue><ssdm name="zext_ln260_2"/></StgValue>
</operation>

<operation id="251" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_norm_i14_begin:7  %sub_ln260 = sub i15 %zext_ln260_1, %zext_ln260_2

]]></Node>
<StgValue><ssdm name="sub_ln260"/></StgValue>
</operation>

<operation id="252" st_id="53" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64">
<![CDATA[
l_norm_i14_begin:14  %v146 = fptrunc double %tmp_s to float

]]></Node>
<StgValue><ssdm name="v146"/></StgValue>
</operation>

<operation id="253" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
l_norm_i14_begin:15  br label %7

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="254" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %j13_0 = phi i10 [ 0, %l_norm_i14_begin ], [ %j13, %8 ]

]]></Node>
<StgValue><ssdm name="j13_0"/></StgValue>
</operation>

<operation id="255" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln258 = icmp eq i10 %j13_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln258"/></StgValue>
</operation>

<operation id="256" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_389 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>

<operation id="257" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %j13 = add i10 %j13_0, 1

]]></Node>
<StgValue><ssdm name="j13"/></StgValue>
</operation>

<operation id="258" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln258, label %l_norm_i14_end, label %8

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>

<operation id="259" st_id="54" stage="12" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v147 = call float @llvm.sqrt.f32(float %v146) nounwind

]]></Node>
<StgValue><ssdm name="v147"/></StgValue>
</operation>

<operation id="260" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_norm_i14_end:0  %empty_390 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str32, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_390"/></StgValue>
</operation>

<operation id="261" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
l_norm_i14_end:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="262" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="15" op_0_bw="10">
<![CDATA[
:2  %zext_ln260_3 = zext i10 %j13_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln260_3"/></StgValue>
</operation>

<operation id="263" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %add_ln260 = add i15 %sub_ln260, %zext_ln260_3

]]></Node>
<StgValue><ssdm name="add_ln260"/></StgValue>
</operation>

<operation id="264" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="15">
<![CDATA[
:4  %sext_ln260 = sext i15 %add_ln260 to i64

]]></Node>
<StgValue><ssdm name="sext_ln260"/></StgValue>
</operation>

<operation id="265" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %v111_addr_1 = getelementptr [9216 x float]* %v111, i64 0, i64 %sext_ln260

]]></Node>
<StgValue><ssdm name="v111_addr_1"/></StgValue>
</operation>

<operation id="266" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="14">
<![CDATA[
:9  %v141 = load float* %v111_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v141"/></StgValue>
</operation>

<operation id="267" st_id="55" stage="11" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v147 = call float @llvm.sqrt.f32(float %v146) nounwind

]]></Node>
<StgValue><ssdm name="v147"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="268" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="14">
<![CDATA[
:9  %v141 = load float* %v111_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v141"/></StgValue>
</operation>

<operation id="269" st_id="56" stage="10" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v147 = call float @llvm.sqrt.f32(float %v146) nounwind

]]></Node>
<StgValue><ssdm name="v147"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="270" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %v143 = fsub float %v141, %v142

]]></Node>
<StgValue><ssdm name="v143"/></StgValue>
</operation>

<operation id="271" st_id="57" stage="9" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v147 = call float @llvm.sqrt.f32(float %v146) nounwind

]]></Node>
<StgValue><ssdm name="v147"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="272" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %v143 = fsub float %v141, %v142

]]></Node>
<StgValue><ssdm name="v143"/></StgValue>
</operation>

<operation id="273" st_id="58" stage="8" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v147 = call float @llvm.sqrt.f32(float %v146) nounwind

]]></Node>
<StgValue><ssdm name="v147"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="274" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %v143 = fsub float %v141, %v142

]]></Node>
<StgValue><ssdm name="v143"/></StgValue>
</operation>

<operation id="275" st_id="59" stage="7" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v147 = call float @llvm.sqrt.f32(float %v146) nounwind

]]></Node>
<StgValue><ssdm name="v147"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="276" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="10">
<![CDATA[
:1  %zext_ln259 = zext i10 %j13_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln259"/></StgValue>
</operation>

<operation id="277" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %v112_addr = getelementptr [768 x float]* %v112, i64 0, i64 %zext_ln259

]]></Node>
<StgValue><ssdm name="v112_addr"/></StgValue>
</operation>

<operation id="278" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="10">
<![CDATA[
:8  %v140 = load float* %v112_addr, align 4

]]></Node>
<StgValue><ssdm name="v140"/></StgValue>
</operation>

<operation id="279" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %v143 = fsub float %v141, %v142

]]></Node>
<StgValue><ssdm name="v143"/></StgValue>
</operation>

<operation id="280" st_id="60" stage="6" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v147 = call float @llvm.sqrt.f32(float %v146) nounwind

]]></Node>
<StgValue><ssdm name="v147"/></StgValue>
</operation>

<operation id="281" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %v113_addr = getelementptr [768 x float]* %v113, i64 0, i64 %zext_ln259

]]></Node>
<StgValue><ssdm name="v113_addr"/></StgValue>
</operation>

<operation id="282" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="10">
<![CDATA[
:15  %v149 = load float* %v113_addr, align 4

]]></Node>
<StgValue><ssdm name="v149"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="283" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="10">
<![CDATA[
:8  %v140 = load float* %v112_addr, align 4

]]></Node>
<StgValue><ssdm name="v140"/></StgValue>
</operation>

<operation id="284" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %v143 = fsub float %v141, %v142

]]></Node>
<StgValue><ssdm name="v143"/></StgValue>
</operation>

<operation id="285" st_id="61" stage="5" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v147 = call float @llvm.sqrt.f32(float %v146) nounwind

]]></Node>
<StgValue><ssdm name="v147"/></StgValue>
</operation>

<operation id="286" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="10">
<![CDATA[
:15  %v149 = load float* %v113_addr, align 4

]]></Node>
<StgValue><ssdm name="v149"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="287" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %v144 = fmul float %v140, %v143

]]></Node>
<StgValue><ssdm name="v144"/></StgValue>
</operation>

<operation id="288" st_id="62" stage="4" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v147 = call float @llvm.sqrt.f32(float %v146) nounwind

]]></Node>
<StgValue><ssdm name="v147"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="289" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %v144 = fmul float %v140, %v143

]]></Node>
<StgValue><ssdm name="v144"/></StgValue>
</operation>

<operation id="290" st_id="63" stage="3" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v147 = call float @llvm.sqrt.f32(float %v146) nounwind

]]></Node>
<StgValue><ssdm name="v147"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="291" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %v144 = fmul float %v140, %v143

]]></Node>
<StgValue><ssdm name="v144"/></StgValue>
</operation>

<operation id="292" st_id="64" stage="2" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v147 = call float @llvm.sqrt.f32(float %v146) nounwind

]]></Node>
<StgValue><ssdm name="v147"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="293" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %v144 = fmul float %v140, %v143

]]></Node>
<StgValue><ssdm name="v144"/></StgValue>
</operation>

<operation id="294" st_id="65" stage="1" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v147 = call float @llvm.sqrt.f32(float %v146) nounwind

]]></Node>
<StgValue><ssdm name="v147"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="295" st_id="66" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v148 = fdiv float %v144, %v147

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="296" st_id="67" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v148 = fdiv float %v144, %v147

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="297" st_id="68" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v148 = fdiv float %v144, %v147

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="298" st_id="69" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v148 = fdiv float %v144, %v147

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="299" st_id="70" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v148 = fdiv float %v144, %v147

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="300" st_id="71" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v148 = fdiv float %v144, %v147

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="301" st_id="72" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v148 = fdiv float %v144, %v147

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="302" st_id="73" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v148 = fdiv float %v144, %v147

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="303" st_id="74" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v148 = fdiv float %v144, %v147

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="304" st_id="75" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v148 = fdiv float %v144, %v147

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="305" st_id="76" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v148 = fdiv float %v144, %v147

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="306" st_id="77" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v148 = fdiv float %v144, %v147

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="307" st_id="78" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v148 = fdiv float %v144, %v147

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="308" st_id="79" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v148 = fdiv float %v144, %v147

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="309" st_id="80" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v148 = fdiv float %v144, %v147

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="310" st_id="81" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v148 = fdiv float %v144, %v147

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="311" st_id="82" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v150 = fadd float %v148, %v149

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="312" st_id="83" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v150 = fadd float %v148, %v149

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="313" st_id="84" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v150 = fadd float %v148, %v149

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="314" st_id="85" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v150 = fadd float %v148, %v149

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="315" st_id="86" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v150 = fadd float %v148, %v149

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="316" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str33) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln258"/></StgValue>
</operation>

<operation id="317" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %v114_addr = getelementptr [9216 x float]* %v114, i64 0, i64 %sext_ln260

]]></Node>
<StgValue><ssdm name="v114_addr"/></StgValue>
</operation>

<operation id="318" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:17  store float %v150, float* %v114_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="319" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %7

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
