$date
	Wed Nov 05 00:55:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ring_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$scope module ring_ins $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var reg 4 $ Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 $
1#
0"
b1000 !
$end
#2
b100 !
b100 $
0#
1"
#4
0"
#6
b10 !
b10 $
1"
#8
0"
#10
b1 !
b1 $
1"
#12
0"
#14
b1000 !
b1000 $
1"
#16
0"
#18
b100 !
b100 $
1"
#20
0"
#22
b10 !
b10 $
1"
