Classic Timing Analyzer report for Ex2
Tue May 20 21:41:25 2014
Quartus II Version 7.2 Build 151 09/26/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 6.757 ns    ; A[2] ; D[5] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 6.757 ns        ; A[2] ; D[5] ;
; N/A   ; None              ; 6.728 ns        ; A[2] ; D[4] ;
; N/A   ; None              ; 6.716 ns        ; A[2] ; D[6] ;
; N/A   ; None              ; 6.688 ns        ; A[2] ; D[7] ;
; N/A   ; None              ; 6.624 ns        ; A[0] ; D[5] ;
; N/A   ; None              ; 6.609 ns        ; A[0] ; D[6] ;
; N/A   ; None              ; 6.592 ns        ; A[0] ; D[4] ;
; N/A   ; None              ; 6.581 ns        ; A[0] ; D[7] ;
; N/A   ; None              ; 6.523 ns        ; A[2] ; D[0] ;
; N/A   ; None              ; 6.504 ns        ; A[1] ; D[5] ;
; N/A   ; None              ; 6.492 ns        ; A[2] ; D[1] ;
; N/A   ; None              ; 6.490 ns        ; A[1] ; D[6] ;
; N/A   ; None              ; 6.472 ns        ; A[1] ; D[4] ;
; N/A   ; None              ; 6.460 ns        ; A[1] ; D[7] ;
; N/A   ; None              ; 6.448 ns        ; A[2] ; D[2] ;
; N/A   ; None              ; 6.447 ns        ; A[2] ; D[3] ;
; N/A   ; None              ; 6.388 ns        ; A[0] ; D[1] ;
; N/A   ; None              ; 6.349 ns        ; A[0] ; D[2] ;
; N/A   ; None              ; 6.348 ns        ; A[0] ; D[3] ;
; N/A   ; None              ; 6.345 ns        ; A[0] ; D[0] ;
; N/A   ; None              ; 6.268 ns        ; A[1] ; D[1] ;
; N/A   ; None              ; 6.256 ns        ; A[1] ; D[0] ;
; N/A   ; None              ; 6.228 ns        ; A[1] ; D[3] ;
; N/A   ; None              ; 6.227 ns        ; A[1] ; D[2] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition
    Info: Processing started: Tue May 20 21:41:25 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ex2 -c Ex2 --timing_analysis_only
Info: Longest tpd from source pin "A[2]" to destination pin "D[5]" is 6.757 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 8; PIN Node = 'A[2]'
    Info: 2: + IC(1.662 ns) + CELL(0.419 ns) = 3.080 ns; Loc. = LCCOMB_X64_Y3_N18; Fanout = 1; COMB Node = 'D~116'
    Info: 3: + IC(0.869 ns) + CELL(2.808 ns) = 6.757 ns; Loc. = PIN_AD23; Fanout = 0; PIN Node = 'D[5]'
    Info: Total cell delay = 4.226 ns ( 62.54 % )
    Info: Total interconnect delay = 2.531 ns ( 37.46 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Allocated 177 megabytes of memory during processing
    Info: Processing ended: Tue May 20 21:41:25 2014
    Info: Elapsed time: 00:00:00


