Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sun Jan 21 11:45:25 2024
| Host         : Laptop-Fede running 64-bit major release  (build 9200)
| Command      : report_methodology -file interconnect_16_4_board_methodology_drc_routed.rpt -pb interconnect_16_4_board_methodology_drc_routed.pb -rpx interconnect_16_4_board_methodology_drc_routed.rpx
| Design       : interconnect_16_4_board
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 23
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch              | 22         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch inter_in_reg[0] cannot be properly analyzed as its control pin inter_in_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch inter_in_reg[10] cannot be properly analyzed as its control pin inter_in_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch inter_in_reg[11] cannot be properly analyzed as its control pin inter_in_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch inter_in_reg[12] cannot be properly analyzed as its control pin inter_in_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch inter_in_reg[13] cannot be properly analyzed as its control pin inter_in_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch inter_in_reg[14] cannot be properly analyzed as its control pin inter_in_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch inter_in_reg[15] cannot be properly analyzed as its control pin inter_in_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch inter_in_reg[1] cannot be properly analyzed as its control pin inter_in_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch inter_in_reg[2] cannot be properly analyzed as its control pin inter_in_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch inter_in_reg[3] cannot be properly analyzed as its control pin inter_in_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch inter_in_reg[4] cannot be properly analyzed as its control pin inter_in_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch inter_in_reg[5] cannot be properly analyzed as its control pin inter_in_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch inter_in_reg[6] cannot be properly analyzed as its control pin inter_in_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch inter_in_reg[7] cannot be properly analyzed as its control pin inter_in_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch inter_in_reg[8] cannot be properly analyzed as its control pin inter_in_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch inter_in_reg[9] cannot be properly analyzed as its control pin inter_in_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch sel_in_reg[0] cannot be properly analyzed as its control pin sel_in_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch sel_in_reg[1] cannot be properly analyzed as its control pin sel_in_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch sel_in_reg[2] cannot be properly analyzed as its control pin sel_in_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch sel_in_reg[3] cannot be properly analyzed as its control pin sel_in_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch sel_out_reg[0] cannot be properly analyzed as its control pin sel_out_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch sel_out_reg[1] cannot be properly analyzed as its control pin sel_out_reg[1]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 22 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


