Core: MebX_Qsys_Project_m2_ddr2_memory_p0 - Instance: SOPC_INST|m2_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.111,0.659
"Bus Turnaround Time (Slow 900mV 85C Model)",5.444,--
"Core (Slow 900mV 85C Model)",0.582,0.192
"Core Recovery/Removal (Slow 900mV 85C Model)",1.148,0.551
"Read Capture (Slow 900mV 85C Model)",0.152,0.104
"Read Resync (Slow 900mV 85C Model)",2.877,5.385
"Write (Slow 900mV 85C Model)",-0.083,-0.083
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.101,0.714
"Bus Turnaround Time (Slow 900mV 0C Model)",5.474,--
"Core (Slow 900mV 0C Model)",0.713,0.257
"Core Recovery/Removal (Slow 900mV 0C Model)",1.289,0.528
"Read Capture (Slow 900mV 0C Model)",0.155,0.107
"Read Resync (Slow 900mV 0C Model)",2.911,5.412
"Write (Slow 900mV 0C Model)",-0.064,-0.064
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.076,0.87
"Bus Turnaround Time (Fast 900mV 0C Model)",5.524,--
"Core (Fast 900mV 0C Model)",0.678,0.145
"Core Recovery/Removal (Fast 900mV 0C Model)",2.173,0.33
"Read Capture (Fast 900mV 0C Model)",0.181,0.133
"Read Resync (Fast 900mV 0C Model)",3.274,5.798
"Write (Fast 900mV 0C Model)",-0.069,-0.069
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
