

================================================================
== Vitis HLS Report for 'mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2'
================================================================
* Date:           Tue Jul  9 12:48:41 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        mmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.614 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_1_VITIS_LOOP_84_2  |     1024|     1024|         1|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     99|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      25|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      25|    171|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln83_1_fu_129_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln83_fu_141_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln84_fu_205_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln91_fu_185_p2                |         +|   0|  0|  17|          10|          10|
    |ap_condition_187                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln83_fu_123_p2               |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln84_fu_147_p2               |      icmp|   0|  0|  10|           6|           7|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |select_ln83_1_fu_161_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln83_fu_153_p3             |    select|   0|  0|   6|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  99|          54|          41|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |INPUT_STREAM_TDATA_blk_n              |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load               |   9|          2|    6|         12|
    |i_fu_66                               |   9|          2|    6|         12|
    |indvar_flatten_fu_70                  |   9|          2|   11|         22|
    |j_fu_62                               |   9|          2|    6|         12|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   48|         96|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   1|   0|    1|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |i_fu_66               |   6|   0|    6|          0|
    |indvar_flatten_fu_70  |  11|   0|   11|          0|
    |j_fu_62               |   6|   0|    6|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  25|   0|   25|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2|  return value|
|INPUT_STREAM_TVALID  |   in|    1|        axis|                                      INPUT_STREAM_V_data_V|       pointer|
|INPUT_STREAM_TDATA   |   in|   32|        axis|                                      INPUT_STREAM_V_data_V|       pointer|
|a_address0           |  out|   10|   ap_memory|                                                          a|         array|
|a_ce0                |  out|    1|   ap_memory|                                                          a|         array|
|a_we0                |  out|    1|   ap_memory|                                                          a|         array|
|a_d0                 |  out|   32|   ap_memory|                                                          a|         array|
|INPUT_STREAM_TREADY  |  out|    1|        axis|                                      INPUT_STREAM_V_dest_V|       pointer|
|INPUT_STREAM_TDEST   |   in|    5|        axis|                                      INPUT_STREAM_V_dest_V|       pointer|
|INPUT_STREAM_TKEEP   |   in|    4|        axis|                                      INPUT_STREAM_V_keep_V|       pointer|
|INPUT_STREAM_TSTRB   |   in|    4|        axis|                                      INPUT_STREAM_V_strb_V|       pointer|
|INPUT_STREAM_TUSER   |   in|    4|        axis|                                      INPUT_STREAM_V_user_V|       pointer|
|INPUT_STREAM_TLAST   |   in|    1|        axis|                                      INPUT_STREAM_V_last_V|       pointer|
|INPUT_STREAM_TID     |   in|    5|        axis|                                        INPUT_STREAM_V_id_V|       pointer|
+---------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

