<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p10/procedures/xml/attribute_info/p10_chip_ec_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2019,2021                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->

<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: chips/p10/procedures/xml/attribute_info/p10_chip_ec_attributes.xml $ -->
<!--                                                                        -->
<!-- IBM CONFIDENTIAL                                                       -->
<!--                                                                        -->
<!-- EKB Project                                                            -->
<!--                                                                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- The source code for this program is not published or otherwise         -->
<!-- divested of its trade secrets, irrespective of what has been           -->
<!-- deposited with the U.S. Copyright Office.                              -->
<!--                                                                        -->

<attributes>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_DD1_NAMES</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Chip ec feature attribute to differentiate simple spy/register name
      changes.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_PAU_TWO_TA</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      The PAU has 2 trace array instances
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_OMI_DL_X4_BACKOFF_ENABLE</id>
    <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
    <description>
      The DL half width backoff enable bit in DL_CONFIG0_CFG (bit 47)
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_EXPLORER</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_GEMINI_MENTERP_WORKAROUND</id>
    <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
    <description>
      Bypass MENTERP register read/writes on gemini due to FW bug
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_GEMINI</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_GEMINI_OMI_SETUP_CONFIG_WORKAROUND</id>
    <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
    <description>
      Setup config registers for gemini in exp_omi_setup
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_GEMINI</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_DS_TEMPLATES_0147</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      The processor only supports downstream OMI tempaltes 0, 1, 4, and 7.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_US_TEMPLATES_0159</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      The processor only supports upstream OMI tempaltes 0, 1, 5, and 9.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW513860</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Itag stuck in same state for too long (wait4issue. lsu err inj, critical marked branch at NTC)
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW515816</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Critical Not Sent is valid however the Itag is already Finished For (NML, STF Error Inj)
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW518235</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      IFU North error detected Recoverable iffec iffbc miss not pending error
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW519417</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      hreset but t2 ict not empty - xfvc err inj
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW522218</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      IBI Register Miscompare VSR (nml, dynamic set delete, lvewx)
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW524075</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      VSU bugspray stf01_tag0x000_dw0_mismatch fires during recovery
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW526954</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      IFU loses prefix address when taking 0xe60 HMI interrupt
      and returns to the middle of the instruction
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW514623</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Fix scan flush value of inflight tlbie queue
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_DD2_FBC_PERF</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      enables DD2 only performance dials
    </description>
    <chipEcFeature>
      <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>GREATER_THAN</test>
       </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW534459</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      HW534459 - mask NCU ERR_RPT(26) since it can errantly go off.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_MMA_CORE_ABIST_LINKED</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      MMA ABIST engine tied to CL2 ABIST enable
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_ISS1234</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Checkstop on NMMU array parity errors
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW519848</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Fix for init value of the PSCRS registers
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_EXTRA_CYC_DLY_DDS</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Adding extra cycle of delay to DDS to better model DD2
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW561546</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Wee Trucks - PB clock gate prevents switching the fabric into low
      latency mode disabling the long path
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_DD1_FAC_HIER</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Facilities have dd1 hierachy
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW520842</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      EQ parallel scan requires flush of RTIM before initiating scan operation
      to avoid spurious PARALLE_SCAN_COMPARE_ERR
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_PARTIAL_IOP_XRAM_ACCESS_ALLOWED</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Allows to access less than 32K IOP XRAM.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW527698</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Fix scan flush value of L3 REFMOD3 timeout
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_L3_LRU_DD1_MODE_HW524356</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Fix L3 LRU default setting
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW529136</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Cresp token manager link underflow with hotplug + full-qtr psave mode
      Workaround is to disable DLR prior to any hotplug operations, and restore
      the DLR enablement state after the hotplug operation completes.
      Fixed in DD2.0, but leaving workaround enabled for P10 project.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_VAS_DD1_MODE_HW405778</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Disable MMIO Atag Reuse bug fix on NX Utilization (read-only) registers
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW542410</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Mask powerbus hangs from causing checkstops through NX UMAC fir
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW544290</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Tepid Moonbeam: Avoid NMMU deadlock with back invalidates and NX
      check in/out requests by allowing only a single outstanding NX
      miss queue entry at a time
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW533775</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Worthwhile Toad: Trigger recovery in RAM setup sequence to avoid hang
      when performing RAM in SMT2/4
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->

  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW542214</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Flickering Dinosaurs: Avoid trigging recovery in RAM setup sequence for HW533775
      in order to avoid hang when performing RAM to inactive threads
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW550299</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Unstable E/POFF during recalibration
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW527061</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Set PC NxC P1 Correctable ECC errors to be fatal so that a
      chkstop occurs if any CE occurs
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW527671</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Set hyp_hard_range = 0b00 (Thread ID is 7 bits)
      (this bug will not be fixed for P10)
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW528183</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Don't write VSD array to fix an ECC SBE.
      This change is needed in both PC and VC for DD1 only.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW529018</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Don't send Hyp Pool ChkOut request until Hyp Hard ChkOut request is done.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW530519</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Disable true priority order presentation on the OS level
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW529957</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Disable clock gating from NxC Regs to P0/P1
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW531227</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Disable clock gating in int_pc.atx.tctxt
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW530023</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Set PC NxC P0 Correctable ECC errors to be fatal so that a
      chkstop occurs if any CE occurs
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
  <id>ATTR_CHIP_EC_FEATURE_SPL_WKUP_STOP0_HW529794</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    QME doesn't respond to special wakeup request for cores which are in STOP0.
  </description>
  <chipEcFeature>
    <chip>
     <name>ENUM_ATTR_NAME_P10</name>
     <ec>
       <value>0x10</value>
       <test>EQUAL</test>
     </ec>
    </chip>
  </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
  <id>ATTR_CHIP_EC_FEATURE_USTLCFG_WRSTUCK_MITIGATION</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    USTLCFG WRSTUCK mitigation
  </description>
  <chipEcFeature>
    <chip>
     <name>ENUM_ATTR_NAME_P10</name>
     <ec>
       <value>0x20</value>
       <test>GREATER_THAN_OR_EQUAL</test>
     </ec>
    </chip>
  </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
  <id>ATTR_CHIP_EC_FEATURE_USTLCFG_LOL_DOUBLEDEAD_SUPPORT</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    USTL Low Latency Double Dead Support
  </description>
  <chipEcFeature>
    <chip>
     <name>ENUM_ATTR_NAME_P10</name>
     <ec>
       <value>0x20</value>
       <test>GREATER_THAN_OR_EQUAL</test>
     </ec>
    </chip>
  </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
  <id>ATTR_CHIP_EC_FEATURE_PBA_CLKGATE_DISABLE_HW538414</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    PBA clock gating errors require disabling clock gating
  </description>
  <chipEcFeature>
    <chip>
     <name>ENUM_ATTR_NAME_P10</name>
     <ec>
       <value>0x10</value>
       <test>EQUAL</test>
     </ec>
    </chip>
  </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW540260</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Make sure that we first get IPB in before scan
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW542971</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      P10 DD1 only
      Disable ChkOut wait timer
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW561216</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      DD2 IOBIST: latch offsets spread too far out
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x20</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
  <id>ATTR_CHIP_EC_FEATURE_HW522788</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Numerous defects surrounding DLR with link retrains and high error rates
    for DD1. Checkstop on indicators of link errors from the DLP FIR if DLR
    is enabled to avoid encounters with the known issues.
  </description>
  <chipEcFeature>
    <chip>
     <name>ENUM_ATTR_NAME_P10</name>
     <ec>
       <value>0x10</value>
       <test>EQUAL</test>
     </ec>
    </chip>
  </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_OMI_CH_FIRS_XSTOP</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Set ATTR_OMI_CHANNEL_FAIL_ACTION related FIRs to XSTOP for DD1.
     For DD2+ leave it as LOCAL_XSTOP. Affects the following FIRs:
     DSTLFIR_SUBCHANNEL_A/B_COUNTER_ERROR
     DSTLFIR_SUBCHANNEL_A/B_BUFFER_OVERUSE_ERROR
     DSTLFIR_SUBCHANNEL_A/B_CHANNEL_TIMEOUT
     DSTLFIR_SUBCHANNEL_A/B_PARITY_ERROR
     DSTLFIR_SUBCHANNEL_A/B_TLX_CHECKSTOP
     USTLFIR_CHANA/B_UNEXP_DATA_ERR
     USTLFIR_CHANA/B_INVALID_TEMPLATE_ERROR
     USTLFIR_CHANA/B_FAIL_RESP_CHECKSTOP
     USTLFIR_CHANA/B_FLIT_PARITY_ERROR
     USTLFIR_CHANA/B_FATAL_PARITY_ERROR
     USTLFIR_CHANA/B_BAD_RESP_LOG_VAL
     USTLFIR_CHANA/B_EXCESS_BAD_DATA_BITS
     USTLFIR_CHANA/B_COMP_TMPL0_DATA_NOT_MMIO
     USTLFIR_CHANA/B_EXCESS_DATA_ERROR
     USTLFIR_CHANA/B_BADCRC_DATA_NOT_VALID_ERROR
     USTLFIR_CHANA/B_FIFO_OVERFLOW_ERROR
     USTLFIR_CHANA/B_INVALID_CMD_ERROR
     USTLFIR_CHANA/B_INVALID_DL_DP_COMBO
     MC_OMI_FIR_REG_DL0_FATAL_ERROR (recoverable on DD2+)
     MC_OMI_FIR_REG_DL1_FATAL_ERROR (recoverable on DD2+)
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_OMI_CRC_FIRS</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Mask OMI CRC FIRs for DD1.
     For DD2+ leave them as RECOVERABLE. Affects the following FIRs:
     MC_OMI_FIR_REG_DL0_CRC_ERROR
     MC_OMI_FIR_REG_DL1_CRC_ERROR
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_OMI_EDPL_FIRS</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Mask OMI EDPL FIRs for DD1.
     For DD2+ leave them as RECOVERABLE. Affects the following FIRs:
     MC_OMI_FIR_REG_DL0_EDPL
     MC_OMI_FIR_REG_DL1_EDPL
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_OMI_DD1_RECAL_TIMER</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Set up OMI recal timer to 100ms for DD1.
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
  <id>ATTR_CHIP_EC_FEATURE_FILTER_PLL_HW540133</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Adjust PLL calibration point by using observed BANDSEL to
    program adjustment via CCALBANDSEL
  </description>
  <chipEcFeature>
    <chip>
     <name>ENUM_ATTR_NAME_P10</name>
     <ec>
       <value>0x10</value>
       <test>EQUAL</test>
     </ec>
    </chip>
  </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
  <id>ATTR_CHIP_EC_FEATURE_TANK_PLL_HW540133</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Adjust PLL calibration point by using observed BANDSEL to
    program adjustment via CCALBANDSEL
  </description>
  <chipEcFeature>
    <chip>
     <name>ENUM_ATTR_NAME_P10</name>
     <ec>
       <value>0x10</value>
       <test>EQUAL</test>
     </ec>
    </chip>
  </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
  <id>ATTR_CHIP_EC_FEATURE_HW541221</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Distinct Hazard -- set all CPLT_CTRL5 power gate enables
  </description>
  <chipEcFeature>
    <chip>
     <name>ENUM_ATTR_NAME_P10</name>
     <ec>
       <value>0x10</value>
       <test>EQUAL</test>
     </ec>
    </chip>
  </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
  <id>ATTR_CHIP_EC_FEATURE_HW540443</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Disable NCU and L2 swizzle of logical TID based on EX position in fused
    core mode.  Trust what the core sends directly.
  </description>
  <chipEcFeature>
    <chip>
     <name>ENUM_ATTR_NAME_P10</name>
     <ec>
       <value>0x10</value>
       <test>EQUAL</test>
     </ec>
    </chip>
  </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
  <id>ATTR_CHIP_EC_FEATURE_HW549975</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    HW549975 - DD2 update the L2 SQ gather multipliers
  </description>
  <chipEcFeature>
    <chip>
     <name>ENUM_ATTR_NAME_P10</name>
     <ec>
       <value>0x10</value>
       <test>GREATER_THAN</test>
     </ec>
    </chip>
  </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
  <id>ATTR_CHIP_EC_FEATURE_HW548279</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    DD2 - enable spares used in HW540443 to update L2 ld-hit-st priority
  </description>
  <chipEcFeature>
    <chip>
     <name>ENUM_ATTR_NAME_P10</name>
     <ec>
       <value>0x10</value>
       <test>GREATER_THAN</test>
     </ec>
    </chip>
  </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
  <id>ATTR_CHIP_EC_FEATURE_DD2_CACHE_PERF</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    enables DD2 only performance dials
  </description>
  <chipEcFeature>
    <chip>
     <name>ENUM_ATTR_NAME_P10</name>
     <ec>
       <value>0x10</value>
       <test>GREATER_THAN</test>
     </ec>
    </chip>
  </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
  <id>ATTR_CHIP_EC_FEATURE_HW562262_HW562265</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    DD2 - enables L2 workaround for HW562262 Plucky Demonstrator
    and HW562265 Venerated Voyage
  </description>
  <chipEcFeature>
    <chip>
     <name>ENUM_ATTR_NAME_P10</name>
     <ec>
       <value>0x10</value>
       <test>GREATER_THAN</test>
     </ec>
    </chip>
  </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW546482_QME_TOPO_FIR</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Work-around inadvertant QNE check on Topology entry 0
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_THROTTLE_SYNC_HW550549</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Only set MCMODE0_DISABLE_MC_SYNC to 0 on primary MC on P10 DD1.0
      during p10_throttle_sync.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW530359_XSL_PARITY</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Disable XSL Parity Fir Bit from fencing and killing PAU
     updated pau init files to workaround XSL error HW530359 for DD1
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW541300</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Adjust TX PMA lane clockgen alignment to acquire stable GEN4 link training
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW519165_DIS</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Disable HW519165 Fix so we don't get UEs running around the system on channel fails
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_MC_DD2_PERF</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     MC DD2 Performance Enhancements
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x20</value>
         <test>GREATER_THAN_OR_EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW534853</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     MCD configuration register parity error FIR is unreliable for DD1
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW543384</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Lethal Coffee - AX data onramp async buffer issue
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_DD2_TDR</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Half width mode changed for dd2, so check release to determine how we will
     calculate TDR length
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x20</value>
         <test>GREATER_THAN_OR_EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_DD1_LIMITED_FREQUENCY</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Limits the frequency of DD1 parts due to timing and processing limitations
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_DD1_LIMITED_OMI_FREQ</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Determines whether to place OMI frequency governor
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW545803</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Disable timefac shadow clock gating for tod step, sync latches to prevent
     core to shadow xfer errors
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW555009</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Enable USTL Self Detect Dead Cycle to protect against Jazzy Rabbit DI
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW548786</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Correct the MC Low Latency Mode cold start threshold
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>GREATER_THAN_OR_EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
 <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW560874</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     HW560874 Waterlogged Diplomacy â€“ L2 STQ_TEMP_MARK_ERR
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x20</value>
         <test>GREATER_THAN_OR_EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW550549</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Mask MCFIR[23] Sync Error due to dd1 bug
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW548941</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Set Mirrored MDI maintenance mode to legacy behavior
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>GREATER_THAN_OR_EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW543582</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
      P10 Lab: Bland Alligator -
      Powermixer stop 2 test hits TOD sync timeout errors causing TB to freeze
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW555479</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Enable MC PAU Workaround
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x20</value>
         <test>GREATER_THAN_OR_EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
  <id>ATTR_CHIP_EC_FEATURE_PAU_DPLL_IO_MARGIN</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    DD1 - bump PAU DPLL default from 2.050 GHz to 2.133 GHz for IO margin
  </description>
  <chipEcFeature>
    <chip>
     <name>ENUM_ATTR_NAME_P10</name>
     <ec>
       <value>0x10</value>
       <test>EQUAL</test>
     </ec>
    </chip>
  </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW548819</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
      P10 Lab: Naive Broccoli -
      Powermixer stop 11 tests hit TB Residue Errors prior to shadow to core xfer on stop 11 exit
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW543632</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Wealthy Quirk -- disable SPURR, PURR parity error in timefac shadow
     due to missing logic relative to the core implementation
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_NE_TERMINATION</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Chip is capable of internal near-end termination on outgoing refclocks.
   </description>
   <chipEcFeature>
     <falseIfMatch/>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW543822</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Linear Onrush -- adjust refclock termination prior to clock test
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW545231</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Disables the clock check for RCS in DD1 because the UNLOCKDET bits
     are unreliable, and therefore, always cause this check to fail
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW547888</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Thundering Brisket -- adjust crc link fail max counter value
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_SCAN_EQ_INEX</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
      Process eq_inex scan rings inits during IPL
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x20</value>
         <test>GREATER_THAN_OR_EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW549015</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Nutty Polygon -- increase number of delay cycles in TXI data array to be within
      allowable configuration range
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x10</value>
         <test>GREATER_THAN_OR_EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_CONTAINED_QME_MMA_AVAIL</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Set MMA available via the QME in contained mode
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x20</value>
         <test>GREATER_THAN_OR_EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW547146</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Set Tepid Moonbeam workaround
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x20</value>
         <test>GREATER_THAN_OR_EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW532820</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      HW532820 : Hard reset on one link causing error on the other link
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_CHTM_ENABLE</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
     Enable setup of cHTMs for core tracing activity. DD2 feature only.
   </description>
   <chipEcFeature>
     <chip>
       <name>ENUM_ATTR_NAME_P10</name>
       <ec>
         <value>0x20</value>
         <test>GREATER_THAN_OR_EQUAL</test>
       </ec>
     </chip>
   </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_INT_SNOOP_FILTER_DIS</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Non-targeted chips need to check CAM for new rcmds when Vt=1.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_DD1_SPRS</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Avoid using SPRs that are not available on DD1.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW556830</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Two genid_syncs can both be considered the "biggest". This results in or-ing the
      ttags/tickets which causes the genid logic to never go idle.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_DD2_HW529136</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
    HW529136 - DD2 Link underflow in CR tok mgr added 2 fir bits
   </description>
   <chipEcFeature>
    <chip>
     <name>ENUM_ATTR_NAME_P10</name>
     <ec>
       <value>0x10</value>
       <test>GREATER_THAN</test>
     </ec>
    </chip>
  </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
   <id>ATTR_CHIP_EC_FEATURE_HW555009_LOLDROP</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
    HW555009 - Mask off fallout LOLDROP reason from DL Fix for Jazzy Rabbit
   </description>
   <chipEcFeature>
    <chip>
     <name>ENUM_ATTR_NAME_P10</name>
     <ec>
       <value>0x10</value>
       <test>GREATER_THAN</test>
     </ec>
    </chip>
  </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW560078</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Correct XTS_CONFIG3 parity. Parity was incorrect due to new scanflush value and existing scaninit
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_PDV_CURRENT_MARK</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Indicates that #V Model Data(6) is mark for accurate TDP currents.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_PVREF_ENABLE</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    Allow the enablement of the Voltage Reference circuit needed by the
    Retention VRMs.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_DDS_NOT_SUPPORTED</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Disable DDSs if EC = 10
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_DYN_CORE_LPAR</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Determine if chip supports dynamic Core LPAR mode switching
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_IMA_DISABLE_BIT</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      ECP.NC.NCCHTM.NCCHTSC.HTM_MODE: IMA enabe/disable bit control is
      with 1bit in DD2, we need to disable this bit during MPIPL down path
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_STATIC_POUND_V</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Use static pound V data for pstates if EC = 10
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_SW525387</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Set NMMU dials for SW525387 on DD2
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_OCMB_SECURITY_SUPPORTED</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      I2C OCMB Security Capable
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x20</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW539048</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      I/O PHY DFE Swizzle
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
</attributes>
