
Single stage RISC-V simulator which executes an instruction in 1 clock cycle.