# Reading D:/Software/Modelsim/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile D:/EKF_SLAM/EKF_SLAM_RTL/sims/RSA/RSA.mpf
# Loading project RSA
vsim -voptargs=+acc work.tb_RSA
# vsim -voptargs="+acc" work.tb_RSA 
# Start time: 21:52:23 on Mar 03,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.PE_config(fast)
# Loading work.RSA_port(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_MAC(fast)
do D:/EKF_SLAM/EKF_SLAM_RTL/sims/RSA/PE11.do
do D:/EKF_SLAM/EKF_SLAM_RTL/sims/RSA/wave.do
do D:/EKF_SLAM/EKF_SLAM_RTL/sims/RSA/westin_fifo.do
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.PE_config(fast)
# Loading work.RSA_port(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_MAC(fast)
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.PE_config(fast)
# Loading work.RSA_port(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_MAC(fast)
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 4
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 2
# Xin_data          5: 3
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 4
# Xin_data          7: 1
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 3
