
F767_Lapin_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007024  080001f8  080001f8  000101f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  0800721c  0800721c  0001721c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080076e0  080076e0  000176e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080076e8  080076e8  000176e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080076ec  080076ec  000176ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000084  20000000  080076f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000640  20000084  08007774  00020084  2**2
                  ALLOC
  8 ._user_heap_stack 00000c00  200006c4  08007774  000206c4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 10 .debug_info   00030501  00000000  00000000  000200b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00005383  00000000  00000000  000505b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00011259  00000000  00000000  00055936  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000fb8  00000000  00000000  00066b90  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00002698  00000000  00000000  00067b48  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000c685  00000000  00000000  0006a1e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00005842  00000000  00000000  00076865  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0007c0a7  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000036cc  00000000  00000000  0007c124  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000084 	.word	0x20000084
 8000214:	00000000 	.word	0x00000000
 8000218:	08007204 	.word	0x08007204

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000088 	.word	0x20000088
 8000234:	08007204 	.word	0x08007204

08000238 <__aeabi_uldivmod>:
 8000238:	b953      	cbnz	r3, 8000250 <__aeabi_uldivmod+0x18>
 800023a:	b94a      	cbnz	r2, 8000250 <__aeabi_uldivmod+0x18>
 800023c:	2900      	cmp	r1, #0
 800023e:	bf08      	it	eq
 8000240:	2800      	cmpeq	r0, #0
 8000242:	bf1c      	itt	ne
 8000244:	f04f 31ff 	movne.w	r1, #4294967295
 8000248:	f04f 30ff 	movne.w	r0, #4294967295
 800024c:	f000 b97a 	b.w	8000544 <__aeabi_idiv0>
 8000250:	f1ad 0c08 	sub.w	ip, sp, #8
 8000254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000258:	f000 f806 	bl	8000268 <__udivmoddi4>
 800025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000264:	b004      	add	sp, #16
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	468c      	mov	ip, r1
 800026e:	460d      	mov	r5, r1
 8000270:	4604      	mov	r4, r0
 8000272:	9e08      	ldr	r6, [sp, #32]
 8000274:	2b00      	cmp	r3, #0
 8000276:	d151      	bne.n	800031c <__udivmoddi4+0xb4>
 8000278:	428a      	cmp	r2, r1
 800027a:	4617      	mov	r7, r2
 800027c:	d96d      	bls.n	800035a <__udivmoddi4+0xf2>
 800027e:	fab2 fe82 	clz	lr, r2
 8000282:	f1be 0f00 	cmp.w	lr, #0
 8000286:	d00b      	beq.n	80002a0 <__udivmoddi4+0x38>
 8000288:	f1ce 0c20 	rsb	ip, lr, #32
 800028c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000290:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000294:	fa02 f70e 	lsl.w	r7, r2, lr
 8000298:	ea4c 0c05 	orr.w	ip, ip, r5
 800029c:	fa00 f40e 	lsl.w	r4, r0, lr
 80002a0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002a4:	0c25      	lsrs	r5, r4, #16
 80002a6:	fbbc f8fa 	udiv	r8, ip, sl
 80002aa:	fa1f f987 	uxth.w	r9, r7
 80002ae:	fb0a cc18 	mls	ip, sl, r8, ip
 80002b2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002b6:	fb08 f309 	mul.w	r3, r8, r9
 80002ba:	42ab      	cmp	r3, r5
 80002bc:	d90a      	bls.n	80002d4 <__udivmoddi4+0x6c>
 80002be:	19ed      	adds	r5, r5, r7
 80002c0:	f108 32ff 	add.w	r2, r8, #4294967295
 80002c4:	f080 8123 	bcs.w	800050e <__udivmoddi4+0x2a6>
 80002c8:	42ab      	cmp	r3, r5
 80002ca:	f240 8120 	bls.w	800050e <__udivmoddi4+0x2a6>
 80002ce:	f1a8 0802 	sub.w	r8, r8, #2
 80002d2:	443d      	add	r5, r7
 80002d4:	1aed      	subs	r5, r5, r3
 80002d6:	b2a4      	uxth	r4, r4
 80002d8:	fbb5 f0fa 	udiv	r0, r5, sl
 80002dc:	fb0a 5510 	mls	r5, sl, r0, r5
 80002e0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002e4:	fb00 f909 	mul.w	r9, r0, r9
 80002e8:	45a1      	cmp	r9, r4
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x98>
 80002ec:	19e4      	adds	r4, r4, r7
 80002ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80002f2:	f080 810a 	bcs.w	800050a <__udivmoddi4+0x2a2>
 80002f6:	45a1      	cmp	r9, r4
 80002f8:	f240 8107 	bls.w	800050a <__udivmoddi4+0x2a2>
 80002fc:	3802      	subs	r0, #2
 80002fe:	443c      	add	r4, r7
 8000300:	eba4 0409 	sub.w	r4, r4, r9
 8000304:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000308:	2100      	movs	r1, #0
 800030a:	2e00      	cmp	r6, #0
 800030c:	d061      	beq.n	80003d2 <__udivmoddi4+0x16a>
 800030e:	fa24 f40e 	lsr.w	r4, r4, lr
 8000312:	2300      	movs	r3, #0
 8000314:	6034      	str	r4, [r6, #0]
 8000316:	6073      	str	r3, [r6, #4]
 8000318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031c:	428b      	cmp	r3, r1
 800031e:	d907      	bls.n	8000330 <__udivmoddi4+0xc8>
 8000320:	2e00      	cmp	r6, #0
 8000322:	d054      	beq.n	80003ce <__udivmoddi4+0x166>
 8000324:	2100      	movs	r1, #0
 8000326:	e886 0021 	stmia.w	r6, {r0, r5}
 800032a:	4608      	mov	r0, r1
 800032c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000330:	fab3 f183 	clz	r1, r3
 8000334:	2900      	cmp	r1, #0
 8000336:	f040 808e 	bne.w	8000456 <__udivmoddi4+0x1ee>
 800033a:	42ab      	cmp	r3, r5
 800033c:	d302      	bcc.n	8000344 <__udivmoddi4+0xdc>
 800033e:	4282      	cmp	r2, r0
 8000340:	f200 80fa 	bhi.w	8000538 <__udivmoddi4+0x2d0>
 8000344:	1a84      	subs	r4, r0, r2
 8000346:	eb65 0503 	sbc.w	r5, r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	46ac      	mov	ip, r5
 800034e:	2e00      	cmp	r6, #0
 8000350:	d03f      	beq.n	80003d2 <__udivmoddi4+0x16a>
 8000352:	e886 1010 	stmia.w	r6, {r4, ip}
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	b912      	cbnz	r2, 8000362 <__udivmoddi4+0xfa>
 800035c:	2701      	movs	r7, #1
 800035e:	fbb7 f7f2 	udiv	r7, r7, r2
 8000362:	fab7 fe87 	clz	lr, r7
 8000366:	f1be 0f00 	cmp.w	lr, #0
 800036a:	d134      	bne.n	80003d6 <__udivmoddi4+0x16e>
 800036c:	1beb      	subs	r3, r5, r7
 800036e:	0c3a      	lsrs	r2, r7, #16
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	2101      	movs	r1, #1
 8000376:	fbb3 f8f2 	udiv	r8, r3, r2
 800037a:	0c25      	lsrs	r5, r4, #16
 800037c:	fb02 3318 	mls	r3, r2, r8, r3
 8000380:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000384:	fb0c f308 	mul.w	r3, ip, r8
 8000388:	42ab      	cmp	r3, r5
 800038a:	d907      	bls.n	800039c <__udivmoddi4+0x134>
 800038c:	19ed      	adds	r5, r5, r7
 800038e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000392:	d202      	bcs.n	800039a <__udivmoddi4+0x132>
 8000394:	42ab      	cmp	r3, r5
 8000396:	f200 80d1 	bhi.w	800053c <__udivmoddi4+0x2d4>
 800039a:	4680      	mov	r8, r0
 800039c:	1aed      	subs	r5, r5, r3
 800039e:	b2a3      	uxth	r3, r4
 80003a0:	fbb5 f0f2 	udiv	r0, r5, r2
 80003a4:	fb02 5510 	mls	r5, r2, r0, r5
 80003a8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003ac:	fb0c fc00 	mul.w	ip, ip, r0
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x15c>
 80003b4:	19e4      	adds	r4, r4, r7
 80003b6:	f100 33ff 	add.w	r3, r0, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x15a>
 80003bc:	45a4      	cmp	ip, r4
 80003be:	f200 80b8 	bhi.w	8000532 <__udivmoddi4+0x2ca>
 80003c2:	4618      	mov	r0, r3
 80003c4:	eba4 040c 	sub.w	r4, r4, ip
 80003c8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003cc:	e79d      	b.n	800030a <__udivmoddi4+0xa2>
 80003ce:	4631      	mov	r1, r6
 80003d0:	4630      	mov	r0, r6
 80003d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d6:	f1ce 0420 	rsb	r4, lr, #32
 80003da:	fa05 f30e 	lsl.w	r3, r5, lr
 80003de:	fa07 f70e 	lsl.w	r7, r7, lr
 80003e2:	fa20 f804 	lsr.w	r8, r0, r4
 80003e6:	0c3a      	lsrs	r2, r7, #16
 80003e8:	fa25 f404 	lsr.w	r4, r5, r4
 80003ec:	ea48 0803 	orr.w	r8, r8, r3
 80003f0:	fbb4 f1f2 	udiv	r1, r4, r2
 80003f4:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003f8:	fb02 4411 	mls	r4, r2, r1, r4
 80003fc:	fa1f fc87 	uxth.w	ip, r7
 8000400:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000404:	fb01 f30c 	mul.w	r3, r1, ip
 8000408:	42ab      	cmp	r3, r5
 800040a:	fa00 f40e 	lsl.w	r4, r0, lr
 800040e:	d909      	bls.n	8000424 <__udivmoddi4+0x1bc>
 8000410:	19ed      	adds	r5, r5, r7
 8000412:	f101 30ff 	add.w	r0, r1, #4294967295
 8000416:	f080 808a 	bcs.w	800052e <__udivmoddi4+0x2c6>
 800041a:	42ab      	cmp	r3, r5
 800041c:	f240 8087 	bls.w	800052e <__udivmoddi4+0x2c6>
 8000420:	3902      	subs	r1, #2
 8000422:	443d      	add	r5, r7
 8000424:	1aeb      	subs	r3, r5, r3
 8000426:	fa1f f588 	uxth.w	r5, r8
 800042a:	fbb3 f0f2 	udiv	r0, r3, r2
 800042e:	fb02 3310 	mls	r3, r2, r0, r3
 8000432:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000436:	fb00 f30c 	mul.w	r3, r0, ip
 800043a:	42ab      	cmp	r3, r5
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x1e6>
 800043e:	19ed      	adds	r5, r5, r7
 8000440:	f100 38ff 	add.w	r8, r0, #4294967295
 8000444:	d26f      	bcs.n	8000526 <__udivmoddi4+0x2be>
 8000446:	42ab      	cmp	r3, r5
 8000448:	d96d      	bls.n	8000526 <__udivmoddi4+0x2be>
 800044a:	3802      	subs	r0, #2
 800044c:	443d      	add	r5, r7
 800044e:	1aeb      	subs	r3, r5, r3
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	e78f      	b.n	8000376 <__udivmoddi4+0x10e>
 8000456:	f1c1 0720 	rsb	r7, r1, #32
 800045a:	fa22 f807 	lsr.w	r8, r2, r7
 800045e:	408b      	lsls	r3, r1
 8000460:	fa05 f401 	lsl.w	r4, r5, r1
 8000464:	ea48 0303 	orr.w	r3, r8, r3
 8000468:	fa20 fe07 	lsr.w	lr, r0, r7
 800046c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000470:	40fd      	lsrs	r5, r7
 8000472:	ea4e 0e04 	orr.w	lr, lr, r4
 8000476:	fbb5 f9fc 	udiv	r9, r5, ip
 800047a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800047e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000482:	fa1f f883 	uxth.w	r8, r3
 8000486:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800048a:	fb09 f408 	mul.w	r4, r9, r8
 800048e:	42ac      	cmp	r4, r5
 8000490:	fa02 f201 	lsl.w	r2, r2, r1
 8000494:	fa00 fa01 	lsl.w	sl, r0, r1
 8000498:	d908      	bls.n	80004ac <__udivmoddi4+0x244>
 800049a:	18ed      	adds	r5, r5, r3
 800049c:	f109 30ff 	add.w	r0, r9, #4294967295
 80004a0:	d243      	bcs.n	800052a <__udivmoddi4+0x2c2>
 80004a2:	42ac      	cmp	r4, r5
 80004a4:	d941      	bls.n	800052a <__udivmoddi4+0x2c2>
 80004a6:	f1a9 0902 	sub.w	r9, r9, #2
 80004aa:	441d      	add	r5, r3
 80004ac:	1b2d      	subs	r5, r5, r4
 80004ae:	fa1f fe8e 	uxth.w	lr, lr
 80004b2:	fbb5 f0fc 	udiv	r0, r5, ip
 80004b6:	fb0c 5510 	mls	r5, ip, r0, r5
 80004ba:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004be:	fb00 f808 	mul.w	r8, r0, r8
 80004c2:	45a0      	cmp	r8, r4
 80004c4:	d907      	bls.n	80004d6 <__udivmoddi4+0x26e>
 80004c6:	18e4      	adds	r4, r4, r3
 80004c8:	f100 35ff 	add.w	r5, r0, #4294967295
 80004cc:	d229      	bcs.n	8000522 <__udivmoddi4+0x2ba>
 80004ce:	45a0      	cmp	r8, r4
 80004d0:	d927      	bls.n	8000522 <__udivmoddi4+0x2ba>
 80004d2:	3802      	subs	r0, #2
 80004d4:	441c      	add	r4, r3
 80004d6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004da:	eba4 0408 	sub.w	r4, r4, r8
 80004de:	fba0 8902 	umull	r8, r9, r0, r2
 80004e2:	454c      	cmp	r4, r9
 80004e4:	46c6      	mov	lr, r8
 80004e6:	464d      	mov	r5, r9
 80004e8:	d315      	bcc.n	8000516 <__udivmoddi4+0x2ae>
 80004ea:	d012      	beq.n	8000512 <__udivmoddi4+0x2aa>
 80004ec:	b156      	cbz	r6, 8000504 <__udivmoddi4+0x29c>
 80004ee:	ebba 030e 	subs.w	r3, sl, lr
 80004f2:	eb64 0405 	sbc.w	r4, r4, r5
 80004f6:	fa04 f707 	lsl.w	r7, r4, r7
 80004fa:	40cb      	lsrs	r3, r1
 80004fc:	431f      	orrs	r7, r3
 80004fe:	40cc      	lsrs	r4, r1
 8000500:	6037      	str	r7, [r6, #0]
 8000502:	6074      	str	r4, [r6, #4]
 8000504:	2100      	movs	r1, #0
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	4618      	mov	r0, r3
 800050c:	e6f8      	b.n	8000300 <__udivmoddi4+0x98>
 800050e:	4690      	mov	r8, r2
 8000510:	e6e0      	b.n	80002d4 <__udivmoddi4+0x6c>
 8000512:	45c2      	cmp	sl, r8
 8000514:	d2ea      	bcs.n	80004ec <__udivmoddi4+0x284>
 8000516:	ebb8 0e02 	subs.w	lr, r8, r2
 800051a:	eb69 0503 	sbc.w	r5, r9, r3
 800051e:	3801      	subs	r0, #1
 8000520:	e7e4      	b.n	80004ec <__udivmoddi4+0x284>
 8000522:	4628      	mov	r0, r5
 8000524:	e7d7      	b.n	80004d6 <__udivmoddi4+0x26e>
 8000526:	4640      	mov	r0, r8
 8000528:	e791      	b.n	800044e <__udivmoddi4+0x1e6>
 800052a:	4681      	mov	r9, r0
 800052c:	e7be      	b.n	80004ac <__udivmoddi4+0x244>
 800052e:	4601      	mov	r1, r0
 8000530:	e778      	b.n	8000424 <__udivmoddi4+0x1bc>
 8000532:	3802      	subs	r0, #2
 8000534:	443c      	add	r4, r7
 8000536:	e745      	b.n	80003c4 <__udivmoddi4+0x15c>
 8000538:	4608      	mov	r0, r1
 800053a:	e708      	b.n	800034e <__udivmoddi4+0xe6>
 800053c:	f1a8 0802 	sub.w	r8, r8, #2
 8000540:	443d      	add	r5, r7
 8000542:	e72b      	b.n	800039c <__udivmoddi4+0x134>

08000544 <__aeabi_idiv0>:
 8000544:	4770      	bx	lr
 8000546:	bf00      	nop

08000548 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000548:	4a0e      	ldr	r2, [pc, #56]	; (8000584 <HAL_InitTick+0x3c>)
 800054a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800054e:	490e      	ldr	r1, [pc, #56]	; (8000588 <HAL_InitTick+0x40>)
 8000550:	7812      	ldrb	r2, [r2, #0]
 8000552:	fbb3 f3f2 	udiv	r3, r3, r2
{
 8000556:	b510      	push	{r4, lr}
 8000558:	4604      	mov	r4, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800055a:	6808      	ldr	r0, [r1, #0]
 800055c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000560:	f000 f8aa 	bl	80006b8 <HAL_SYSTICK_Config>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000564:	b958      	cbnz	r0, 800057e <HAL_InitTick+0x36>
 8000566:	2c0f      	cmp	r4, #15
 8000568:	d809      	bhi.n	800057e <HAL_InitTick+0x36>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800056a:	2200      	movs	r2, #0
 800056c:	4621      	mov	r1, r4
 800056e:	f04f 30ff 	mov.w	r0, #4294967295
 8000572:	f000 f85b 	bl	800062c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000576:	4b05      	ldr	r3, [pc, #20]	; (800058c <HAL_InitTick+0x44>)
 8000578:	2000      	movs	r0, #0
 800057a:	601c      	str	r4, [r3, #0]
 800057c:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_ERROR;
 800057e:	2001      	movs	r0, #1
  }

  /* Return function status */
  return HAL_OK;
}
 8000580:	bd10      	pop	{r4, pc}
 8000582:	bf00      	nop
 8000584:	20000000 	.word	0x20000000
 8000588:	20000018 	.word	0x20000018
 800058c:	20000004 	.word	0x20000004

08000590 <HAL_Init>:
{
 8000590:	b508      	push	{r3, lr}
   __HAL_FLASH_ART_ENABLE();
 8000592:	4b09      	ldr	r3, [pc, #36]	; (80005b8 <HAL_Init+0x28>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000594:	2003      	movs	r0, #3
   __HAL_FLASH_ART_ENABLE();
 8000596:	681a      	ldr	r2, [r3, #0]
 8000598:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800059c:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800059e:	681a      	ldr	r2, [r3, #0]
 80005a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80005a4:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005a6:	f000 f82d 	bl	8000604 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80005aa:	2000      	movs	r0, #0
 80005ac:	f7ff ffcc 	bl	8000548 <HAL_InitTick>
  HAL_MspInit();
 80005b0:	f005 fb78 	bl	8005ca4 <HAL_MspInit>
}
 80005b4:	2000      	movs	r0, #0
 80005b6:	bd08      	pop	{r3, pc}
 80005b8:	40023c00 	.word	0x40023c00

080005bc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80005bc:	4a03      	ldr	r2, [pc, #12]	; (80005cc <HAL_IncTick+0x10>)
 80005be:	4b04      	ldr	r3, [pc, #16]	; (80005d0 <HAL_IncTick+0x14>)
 80005c0:	6811      	ldr	r1, [r2, #0]
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	440b      	add	r3, r1
 80005c6:	6013      	str	r3, [r2, #0]
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	200000b8 	.word	0x200000b8
 80005d0:	20000000 	.word	0x20000000

080005d4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005d4:	4b01      	ldr	r3, [pc, #4]	; (80005dc <HAL_GetTick+0x8>)
 80005d6:	6818      	ldr	r0, [r3, #0]
}
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop
 80005dc:	200000b8 	.word	0x200000b8

080005e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005e0:	b538      	push	{r3, r4, r5, lr}
 80005e2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80005e4:	f7ff fff6 	bl	80005d4 <HAL_GetTick>
 80005e8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005ea:	1c63      	adds	r3, r4, #1
 80005ec:	d002      	beq.n	80005f4 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80005ee:	4b04      	ldr	r3, [pc, #16]	; (8000600 <HAL_Delay+0x20>)
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80005f4:	f7ff ffee 	bl	80005d4 <HAL_GetTick>
 80005f8:	1b40      	subs	r0, r0, r5
 80005fa:	4284      	cmp	r4, r0
 80005fc:	d8fa      	bhi.n	80005f4 <HAL_Delay+0x14>
  {
  }
}
 80005fe:	bd38      	pop	{r3, r4, r5, pc}
 8000600:	20000000 	.word	0x20000000

08000604 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000604:	4907      	ldr	r1, [pc, #28]	; (8000624 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000606:	0200      	lsls	r0, r0, #8
 8000608:	4b07      	ldr	r3, [pc, #28]	; (8000628 <HAL_NVIC_SetPriorityGrouping+0x24>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800060a:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800060c:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000610:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000612:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8000616:	4022      	ands	r2, r4
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000618:	f85d 4b04 	ldr.w	r4, [sp], #4
 800061c:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800061e:	4318      	orrs	r0, r3
  SCB->AIRCR =  reg_value;
 8000620:	60c8      	str	r0, [r1, #12]
 8000622:	4770      	bx	lr
 8000624:	e000ed00 	.word	0xe000ed00
 8000628:	05fa0000 	.word	0x05fa0000

0800062c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800062c:	4b19      	ldr	r3, [pc, #100]	; (8000694 <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800062e:	b470      	push	{r4, r5, r6}
 8000630:	68dc      	ldr	r4, [r3, #12]
 8000632:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000636:	f1c4 0607 	rsb	r6, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800063a:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800063c:	2e04      	cmp	r6, #4
 800063e:	bf28      	it	cs
 8000640:	2604      	movcs	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000642:	2b06      	cmp	r3, #6
 8000644:	d919      	bls.n	800067a <HAL_NVIC_SetPriority+0x4e>
 8000646:	3c03      	subs	r4, #3
 8000648:	2501      	movs	r5, #1
 800064a:	40a5      	lsls	r5, r4
 800064c:	3d01      	subs	r5, #1
 800064e:	402a      	ands	r2, r5

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000650:	2301      	movs	r3, #1
  if ((int32_t)(IRQn) < 0)
 8000652:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000654:	fa03 f306 	lsl.w	r3, r3, r6
 8000658:	f103 33ff 	add.w	r3, r3, #4294967295
 800065c:	ea01 0103 	and.w	r1, r1, r3
 8000660:	fa01 f104 	lsl.w	r1, r1, r4
 8000664:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) < 0)
 8000668:	db0a      	blt.n	8000680 <HAL_NVIC_SetPriority+0x54>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800066a:	0109      	lsls	r1, r1, #4
 800066c:	4b0a      	ldr	r3, [pc, #40]	; (8000698 <HAL_NVIC_SetPriority+0x6c>)
 800066e:	b2c9      	uxtb	r1, r1
 8000670:	4403      	add	r3, r0
 8000672:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000676:	bc70      	pop	{r4, r5, r6}
 8000678:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800067a:	2200      	movs	r2, #0
 800067c:	4614      	mov	r4, r2
 800067e:	e7e7      	b.n	8000650 <HAL_NVIC_SetPriority+0x24>
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000680:	f000 000f 	and.w	r0, r0, #15
 8000684:	0109      	lsls	r1, r1, #4
 8000686:	4b05      	ldr	r3, [pc, #20]	; (800069c <HAL_NVIC_SetPriority+0x70>)
 8000688:	b2c9      	uxtb	r1, r1
 800068a:	4403      	add	r3, r0
 800068c:	7619      	strb	r1, [r3, #24]
 800068e:	bc70      	pop	{r4, r5, r6}
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop
 8000694:	e000ed00 	.word	0xe000ed00
 8000698:	e000e100 	.word	0xe000e100
 800069c:	e000ecfc 	.word	0xe000ecfc

080006a0 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80006a0:	f000 011f 	and.w	r1, r0, #31
 80006a4:	2301      	movs	r3, #1
 80006a6:	4a03      	ldr	r2, [pc, #12]	; (80006b4 <HAL_NVIC_EnableIRQ+0x14>)
 80006a8:	0940      	lsrs	r0, r0, #5
 80006aa:	408b      	lsls	r3, r1
 80006ac:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop
 80006b4:	e000e100 	.word	0xe000e100

080006b8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006b8:	3801      	subs	r0, #1
 80006ba:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006be:	d20d      	bcs.n	80006dc <HAL_SYSTICK_Config+0x24>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006c0:	4b07      	ldr	r3, [pc, #28]	; (80006e0 <HAL_SYSTICK_Config+0x28>)
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006c2:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006c4:	2107      	movs	r1, #7
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006c6:	b430      	push	{r4, r5}
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c8:	25f0      	movs	r5, #240	; 0xf0
 80006ca:	4c06      	ldr	r4, [pc, #24]	; (80006e4 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006cc:	6058      	str	r0, [r3, #4]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006ce:	4610      	mov	r0, r2
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d0:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006d6:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 80006d8:	bc30      	pop	{r4, r5}
 80006da:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80006dc:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 80006de:	4770      	bx	lr
 80006e0:	e000e010 	.word	0xe000e010
 80006e4:	e000ed00 	.word	0xe000ed00

080006e8 <HAL_SYSTICK_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80006e8:	4a04      	ldr	r2, [pc, #16]	; (80006fc <HAL_SYSTICK_CLKSourceConfig+0x14>)
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80006ea:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80006ec:	6813      	ldr	r3, [r2, #0]
 80006ee:	bf0c      	ite	eq
 80006f0:	f043 0304 	orreq.w	r3, r3, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80006f4:	f023 0304 	bicne.w	r3, r3, #4
 80006f8:	6013      	str	r3, [r2, #0]
 80006fa:	4770      	bx	lr
 80006fc:	e000e010 	.word	0xe000e010

08000700 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000700:	4770      	bx	lr
 8000702:	bf00      	nop

08000704 <HAL_SYSTICK_IRQHandler>:
{
 8000704:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000706:	f7ff fffb 	bl	8000700 <HAL_SYSTICK_Callback>
 800070a:	bd08      	pop	{r3, pc}

0800070c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800070c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800070e:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8000710:	f7ff ff60 	bl	80005d4 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000714:	2c00      	cmp	r4, #0
 8000716:	d076      	beq.n	8000806 <HAL_DMA_Init+0xfa>
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000718:	2202      	movs	r2, #2
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800071a:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 800071c:	2100      	movs	r1, #0
 800071e:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8000720:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8000724:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hdma);
 8000726:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 800072a:	f022 0201 	bic.w	r2, r2, #1
 800072e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000730:	e005      	b.n	800073e <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000732:	f7ff ff4f 	bl	80005d4 <HAL_GetTick>
 8000736:	1b40      	subs	r0, r0, r5
 8000738:	2805      	cmp	r0, #5
 800073a:	d83e      	bhi.n	80007ba <HAL_DMA_Init+0xae>
 800073c:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800073e:	681a      	ldr	r2, [r3, #0]
 8000740:	07d1      	lsls	r1, r2, #31
 8000742:	d4f6      	bmi.n	8000732 <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000744:	68a1      	ldr	r1, [r4, #8]
 8000746:	6862      	ldr	r2, [r4, #4]
 8000748:	68e0      	ldr	r0, [r4, #12]
 800074a:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800074c:	6921      	ldr	r1, [r4, #16]
 800074e:	6965      	ldr	r5, [r4, #20]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000750:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000752:	69a6      	ldr	r6, [r4, #24]
 8000754:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000756:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000758:	4f37      	ldr	r7, [pc, #220]	; (8000838 <HAL_DMA_Init+0x12c>)
  tmp = hdma->Instance->CR;
 800075a:	6819      	ldr	r1, [r3, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800075c:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800075e:	6a65      	ldr	r5, [r4, #36]	; 0x24
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000760:	400f      	ands	r7, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8000762:	6a21      	ldr	r1, [r4, #32]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000764:	4332      	orrs	r2, r6
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000766:	2d04      	cmp	r5, #4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000768:	ea42 0200 	orr.w	r2, r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 800076c:	ea42 0201 	orr.w	r2, r2, r1
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000770:	ea42 0207 	orr.w	r2, r2, r7
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000774:	d028      	beq.n	80007c8 <HAL_DMA_Init+0xbc>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000776:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000778:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800077a:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800077e:	4315      	orrs	r5, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000780:	b2da      	uxtb	r2, r3
 8000782:	482e      	ldr	r0, [pc, #184]	; (800083c <HAL_DMA_Init+0x130>)
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000784:	492e      	ldr	r1, [pc, #184]	; (8000840 <HAL_DMA_Init+0x134>)
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000786:	3a10      	subs	r2, #16
  hdma->Instance->FCR = tmp;
 8000788:	615d      	str	r5, [r3, #20]
  hdma->State = HAL_DMA_STATE_READY;
 800078a:	2501      	movs	r5, #1
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800078c:	fba0 0202 	umull	r0, r2, r0, r2
 8000790:	0912      	lsrs	r2, r2, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000792:	5c88      	ldrb	r0, [r1, r2]
  
  if (stream_number > 3U)
 8000794:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000796:	4a2b      	ldr	r2, [pc, #172]	; (8000844 <HAL_DMA_Init+0x138>)
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000798:	f04f 0100 	mov.w	r1, #0
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800079c:	65e0      	str	r0, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800079e:	ea02 0203 	and.w	r2, r2, r3
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80007a2:	f04f 033f 	mov.w	r3, #63	; 0x3f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80007a6:	bf88      	it	hi
 80007a8:	3204      	addhi	r2, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80007aa:	4083      	lsls	r3, r0
  return HAL_OK;
 80007ac:	4608      	mov	r0, r1
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80007ae:	65a2      	str	r2, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80007b0:	6093      	str	r3, [r2, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80007b2:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80007b4:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
  return HAL_OK;
 80007b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80007ba:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80007bc:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 80007be:	4618      	mov	r0, r3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80007c0:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80007c2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 80007c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80007c8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80007ca:	6b21      	ldr	r1, [r4, #48]	; 0x30
    tmp |= hdma->Init.FIFOThreshold;
 80007cc:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80007ce:	4301      	orrs	r1, r0
    tmp |= hdma->Init.FIFOThreshold;
 80007d0:	f047 0504 	orr.w	r5, r7, #4
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80007d4:	430a      	orrs	r2, r1
  hdma->Instance->CR = tmp;  
 80007d6:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 80007d8:	695a      	ldr	r2, [r3, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80007da:	f022 0207 	bic.w	r2, r2, #7
    tmp |= hdma->Init.FIFOThreshold;
 80007de:	4315      	orrs	r5, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80007e0:	2800      	cmp	r0, #0
 80007e2:	d0cd      	beq.n	8000780 <HAL_DMA_Init+0x74>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80007e4:	b18e      	cbz	r6, 800080a <HAL_DMA_Init+0xfe>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80007e6:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 80007ea:	d018      	beq.n	800081e <HAL_DMA_Init+0x112>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80007ec:	2f02      	cmp	r7, #2
 80007ee:	d903      	bls.n	80007f8 <HAL_DMA_Init+0xec>
 80007f0:	2f03      	cmp	r7, #3
 80007f2:	d1c5      	bne.n	8000780 <HAL_DMA_Init+0x74>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80007f4:	01c2      	lsls	r2, r0, #7
 80007f6:	d5c3      	bpl.n	8000780 <HAL_DMA_Init+0x74>
        hdma->State = HAL_DMA_STATE_READY;
 80007f8:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80007fa:	2240      	movs	r2, #64	; 0x40
        return HAL_ERROR; 
 80007fc:	4618      	mov	r0, r3
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80007fe:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8000800:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8000804:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8000806:	2001      	movs	r0, #1
 8000808:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (tmp)
 800080a:	2f01      	cmp	r7, #1
 800080c:	d003      	beq.n	8000816 <HAL_DMA_Init+0x10a>
 800080e:	d3f1      	bcc.n	80007f4 <HAL_DMA_Init+0xe8>
 8000810:	2f02      	cmp	r7, #2
 8000812:	d1b5      	bne.n	8000780 <HAL_DMA_Init+0x74>
 8000814:	e7ee      	b.n	80007f4 <HAL_DMA_Init+0xe8>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000816:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 800081a:	d1b1      	bne.n	8000780 <HAL_DMA_Init+0x74>
 800081c:	e7ec      	b.n	80007f8 <HAL_DMA_Init+0xec>
    switch (tmp)
 800081e:	2f03      	cmp	r7, #3
 8000820:	d8ae      	bhi.n	8000780 <HAL_DMA_Init+0x74>
 8000822:	a201      	add	r2, pc, #4	; (adr r2, 8000828 <HAL_DMA_Init+0x11c>)
 8000824:	f852 f027 	ldr.w	pc, [r2, r7, lsl #2]
 8000828:	080007f9 	.word	0x080007f9
 800082c:	080007f5 	.word	0x080007f5
 8000830:	080007f9 	.word	0x080007f9
 8000834:	08000817 	.word	0x08000817
 8000838:	e010803f 	.word	0xe010803f
 800083c:	aaaaaaab 	.word	0xaaaaaaab
 8000840:	0800721c 	.word	0x0800721c
 8000844:	fffffc00 	.word	0xfffffc00

08000848 <HAL_DMA_Start_IT>:
{
 8000848:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 800084a:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 800084e:	2c01      	cmp	r4, #1
 8000850:	d00e      	beq.n	8000870 <HAL_DMA_Start_IT+0x28>
 8000852:	2501      	movs	r5, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8000854:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000858:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 800085a:	42ac      	cmp	r4, r5
  __HAL_LOCK(hdma);
 800085c:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8000860:	d00a      	beq.n	8000878 <HAL_DMA_Start_IT+0x30>
    __HAL_UNLOCK(hdma);	  
 8000862:	2200      	movs	r2, #0
    status = HAL_BUSY;
 8000864:	2302      	movs	r3, #2
    __HAL_UNLOCK(hdma);	  
 8000866:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
}
 800086a:	4618      	mov	r0, r3
 800086c:	bcf0      	pop	{r4, r5, r6, r7}
 800086e:	4770      	bx	lr
  __HAL_LOCK(hdma);
 8000870:	2302      	movs	r3, #2
}
 8000872:	bcf0      	pop	{r4, r5, r6, r7}
 8000874:	4618      	mov	r0, r3
 8000876:	4770      	bx	lr
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000878:	6804      	ldr	r4, [r0, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 800087a:	2702      	movs	r7, #2
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800087c:	2500      	movs	r5, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 800087e:	f880 7035 	strb.w	r7, [r0, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000882:	6545      	str	r5, [r0, #84]	; 0x54
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000884:	6887      	ldr	r7, [r0, #8]
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000886:	6825      	ldr	r5, [r4, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000888:	2f40      	cmp	r7, #64	; 0x40
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800088a:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 800088e:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8000890:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000892:	d019      	beq.n	80008c8 <HAL_DMA_Start_IT+0x80>
    hdma->Instance->PAR = SrcAddress;
 8000894:	60a1      	str	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8000896:	60e2      	str	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000898:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 800089a:	233f      	movs	r3, #63	; 0x3f
    if(hdma->XferHalfCpltCallback != NULL)
 800089c:	6c02      	ldr	r2, [r0, #64]	; 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800089e:	408b      	lsls	r3, r1
 80008a0:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80008a2:	6823      	ldr	r3, [r4, #0]
 80008a4:	f043 0316 	orr.w	r3, r3, #22
 80008a8:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80008aa:	6963      	ldr	r3, [r4, #20]
 80008ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008b0:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 80008b2:	b11a      	cbz	r2, 80008bc <HAL_DMA_Start_IT+0x74>
      hdma->Instance->CR  |= DMA_IT_HT;
 80008b4:	6823      	ldr	r3, [r4, #0]
 80008b6:	f043 0308 	orr.w	r3, r3, #8
 80008ba:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80008bc:	6822      	ldr	r2, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80008be:	2300      	movs	r3, #0
    __HAL_DMA_ENABLE(hdma);
 80008c0:	f042 0201 	orr.w	r2, r2, #1
 80008c4:	6022      	str	r2, [r4, #0]
 80008c6:	e7d0      	b.n	800086a <HAL_DMA_Start_IT+0x22>
    hdma->Instance->PAR = DstAddress;
 80008c8:	60a2      	str	r2, [r4, #8]
    hdma->Instance->M0AR = SrcAddress;
 80008ca:	60e1      	str	r1, [r4, #12]
 80008cc:	e7e4      	b.n	8000898 <HAL_DMA_Start_IT+0x50>
 80008ce:	bf00      	nop

080008d0 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80008d0:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
{
 80008d4:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80008d6:	2a02      	cmp	r2, #2
 80008d8:	d003      	beq.n	80008e2 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80008da:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 80008dc:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80008de:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80008e0:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 80008e2:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80008e4:	2105      	movs	r1, #5
  return HAL_OK;
 80008e6:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_ABORT;
 80008e8:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80008ec:	6813      	ldr	r3, [r2, #0]
 80008ee:	f023 0301 	bic.w	r3, r3, #1
 80008f2:	6013      	str	r3, [r2, #0]
}
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop

080008f8 <HAL_DMA_IRQHandler>:
{
 80008f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008fa:	4604      	mov	r4, r0
 80008fc:	b083      	sub	sp, #12
  __IO uint32_t count = 0;
 80008fe:	2000      	movs	r0, #0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000900:	2208      	movs	r2, #8
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000902:	6da7      	ldr	r7, [r4, #88]	; 0x58
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000904:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  __IO uint32_t count = 0;
 8000906:	9001      	str	r0, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000908:	409a      	lsls	r2, r3
  tmpisr = regs->ISR;
 800090a:	683d      	ldr	r5, [r7, #0]
  uint32_t timeout = SystemCoreClock / 9600;
 800090c:	4960      	ldr	r1, [pc, #384]	; (8000a90 <HAL_DMA_IRQHandler+0x198>)
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800090e:	4215      	tst	r5, r2
  uint32_t timeout = SystemCoreClock / 9600;
 8000910:	680e      	ldr	r6, [r1, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000912:	d003      	beq.n	800091c <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000914:	6821      	ldr	r1, [r4, #0]
 8000916:	6808      	ldr	r0, [r1, #0]
 8000918:	0740      	lsls	r0, r0, #29
 800091a:	d476      	bmi.n	8000a0a <HAL_DMA_IRQHandler+0x112>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800091c:	2201      	movs	r2, #1
 800091e:	409a      	lsls	r2, r3
 8000920:	4215      	tst	r5, r2
 8000922:	d003      	beq.n	800092c <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000924:	6821      	ldr	r1, [r4, #0]
 8000926:	6949      	ldr	r1, [r1, #20]
 8000928:	0608      	lsls	r0, r1, #24
 800092a:	d468      	bmi.n	80009fe <HAL_DMA_IRQHandler+0x106>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800092c:	2204      	movs	r2, #4
 800092e:	409a      	lsls	r2, r3
 8000930:	4215      	tst	r5, r2
 8000932:	d003      	beq.n	800093c <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000934:	6821      	ldr	r1, [r4, #0]
 8000936:	6809      	ldr	r1, [r1, #0]
 8000938:	0789      	lsls	r1, r1, #30
 800093a:	d45a      	bmi.n	80009f2 <HAL_DMA_IRQHandler+0xfa>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800093c:	2210      	movs	r2, #16
 800093e:	409a      	lsls	r2, r3
 8000940:	4215      	tst	r5, r2
 8000942:	d003      	beq.n	800094c <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000944:	6821      	ldr	r1, [r4, #0]
 8000946:	6808      	ldr	r0, [r1, #0]
 8000948:	0700      	lsls	r0, r0, #28
 800094a:	d43f      	bmi.n	80009cc <HAL_DMA_IRQHandler+0xd4>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800094c:	2220      	movs	r2, #32
 800094e:	409a      	lsls	r2, r3
 8000950:	4215      	tst	r5, r2
 8000952:	d003      	beq.n	800095c <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000954:	6821      	ldr	r1, [r4, #0]
 8000956:	6808      	ldr	r0, [r1, #0]
 8000958:	06c0      	lsls	r0, r0, #27
 800095a:	d425      	bmi.n	80009a8 <HAL_DMA_IRQHandler+0xb0>
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800095c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800095e:	b30b      	cbz	r3, 80009a4 <HAL_DMA_IRQHandler+0xac>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000960:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000962:	07da      	lsls	r2, r3, #31
 8000964:	d51a      	bpl.n	800099c <HAL_DMA_IRQHandler+0xa4>
      hdma->State = HAL_DMA_STATE_ABORT;
 8000966:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8000968:	6821      	ldr	r1, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600;
 800096a:	4a4a      	ldr	r2, [pc, #296]	; (8000a94 <HAL_DMA_IRQHandler+0x19c>)
      hdma->State = HAL_DMA_STATE_ABORT;
 800096c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  uint32_t timeout = SystemCoreClock / 9600;
 8000970:	fba2 3206 	umull	r3, r2, r2, r6
      __HAL_DMA_DISABLE(hdma);
 8000974:	680b      	ldr	r3, [r1, #0]
 8000976:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600;
 800097a:	0a92      	lsrs	r2, r2, #10
      __HAL_DMA_DISABLE(hdma);
 800097c:	600b      	str	r3, [r1, #0]
 800097e:	e002      	b.n	8000986 <HAL_DMA_IRQHandler+0x8e>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8000980:	680b      	ldr	r3, [r1, #0]
 8000982:	07db      	lsls	r3, r3, #31
 8000984:	d504      	bpl.n	8000990 <HAL_DMA_IRQHandler+0x98>
        if (++count > timeout)
 8000986:	9b01      	ldr	r3, [sp, #4]
 8000988:	3301      	adds	r3, #1
 800098a:	429a      	cmp	r2, r3
 800098c:	9301      	str	r3, [sp, #4]
 800098e:	d2f7      	bcs.n	8000980 <HAL_DMA_IRQHandler+0x88>
      __HAL_UNLOCK(hdma);
 8000990:	2200      	movs	r2, #0
      hdma->State = HAL_DMA_STATE_READY;
 8000992:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 8000994:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8000998:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 800099c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800099e:	b10b      	cbz	r3, 80009a4 <HAL_DMA_IRQHandler+0xac>
      hdma->XferErrorCallback(hdma);
 80009a0:	4620      	mov	r0, r4
 80009a2:	4798      	blx	r3
}
 80009a4:	b003      	add	sp, #12
 80009a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80009a8:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80009aa:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 80009ae:	2a05      	cmp	r2, #5
 80009b0:	d03b      	beq.n	8000a2a <HAL_DMA_IRQHandler+0x132>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80009b2:	680b      	ldr	r3, [r1, #0]
 80009b4:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80009b8:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80009ba:	d054      	beq.n	8000a66 <HAL_DMA_IRQHandler+0x16e>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80009bc:	0319      	lsls	r1, r3, #12
 80009be:	d55f      	bpl.n	8000a80 <HAL_DMA_IRQHandler+0x188>
        if(hdma->XferCpltCallback != NULL)
 80009c0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d0ca      	beq.n	800095c <HAL_DMA_IRQHandler+0x64>
          hdma->XferCpltCallback(hdma);
 80009c6:	4620      	mov	r0, r4
 80009c8:	4798      	blx	r3
 80009ca:	e7c7      	b.n	800095c <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80009cc:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80009ce:	680a      	ldr	r2, [r1, #0]
 80009d0:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80009d4:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80009d6:	d122      	bne.n	8000a1e <HAL_DMA_IRQHandler+0x126>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80009d8:	05d2      	lsls	r2, r2, #23
 80009da:	d403      	bmi.n	80009e4 <HAL_DMA_IRQHandler+0xec>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80009dc:	680a      	ldr	r2, [r1, #0]
 80009de:	f022 0208 	bic.w	r2, r2, #8
 80009e2:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 80009e4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80009e6:	2a00      	cmp	r2, #0
 80009e8:	d0b0      	beq.n	800094c <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 80009ea:	4620      	mov	r0, r4
 80009ec:	4790      	blx	r2
 80009ee:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80009f0:	e7ac      	b.n	800094c <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80009f2:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80009f4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80009f6:	f042 0204 	orr.w	r2, r2, #4
 80009fa:	6562      	str	r2, [r4, #84]	; 0x54
 80009fc:	e79e      	b.n	800093c <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80009fe:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000a00:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000a02:	f042 0202 	orr.w	r2, r2, #2
 8000a06:	6562      	str	r2, [r4, #84]	; 0x54
 8000a08:	e790      	b.n	800092c <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000a0a:	6808      	ldr	r0, [r1, #0]
 8000a0c:	f020 0004 	bic.w	r0, r0, #4
 8000a10:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000a12:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000a14:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000a16:	f042 0201 	orr.w	r2, r2, #1
 8000a1a:	6562      	str	r2, [r4, #84]	; 0x54
 8000a1c:	e77e      	b.n	800091c <HAL_DMA_IRQHandler+0x24>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000a1e:	0311      	lsls	r1, r2, #12
 8000a20:	d5e0      	bpl.n	80009e4 <HAL_DMA_IRQHandler+0xec>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000a22:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000a24:	2a00      	cmp	r2, #0
 8000a26:	d1e0      	bne.n	80009ea <HAL_DMA_IRQHandler+0xf2>
 8000a28:	e790      	b.n	800094c <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000a2a:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000a2c:	6c20      	ldr	r0, [r4, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000a2e:	f022 0216 	bic.w	r2, r2, #22
 8000a32:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000a34:	694a      	ldr	r2, [r1, #20]
 8000a36:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000a3a:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000a3c:	b320      	cbz	r0, 8000a88 <HAL_DMA_IRQHandler+0x190>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000a3e:	680a      	ldr	r2, [r1, #0]
 8000a40:	f022 0208 	bic.w	r2, r2, #8
 8000a44:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000a46:	223f      	movs	r2, #63	; 0x3f
        __HAL_UNLOCK(hdma);
 8000a48:	2500      	movs	r5, #0
        hdma->State = HAL_DMA_STATE_READY;
 8000a4a:	2001      	movs	r0, #1
        if(hdma->XferAbortCallback != NULL)
 8000a4c:	6d21      	ldr	r1, [r4, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a52:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 8000a54:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8000a58:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8000a5c:	2900      	cmp	r1, #0
 8000a5e:	d0a1      	beq.n	80009a4 <HAL_DMA_IRQHandler+0xac>
          hdma->XferAbortCallback(hdma);
 8000a60:	4620      	mov	r0, r4
 8000a62:	4788      	blx	r1
 8000a64:	e79e      	b.n	80009a4 <HAL_DMA_IRQHandler+0xac>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000a66:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8000a6a:	d1a9      	bne.n	80009c0 <HAL_DMA_IRQHandler+0xc8>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8000a6c:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8000a6e:	2001      	movs	r0, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8000a70:	f022 0210 	bic.w	r2, r2, #16
 8000a74:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 8000a76:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8000a7a:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 8000a7e:	e79f      	b.n	80009c0 <HAL_DMA_IRQHandler+0xc8>
          if(hdma->XferM1CpltCallback != NULL)
 8000a80:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d19f      	bne.n	80009c6 <HAL_DMA_IRQHandler+0xce>
 8000a86:	e769      	b.n	800095c <HAL_DMA_IRQHandler+0x64>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000a88:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000a8a:	2a00      	cmp	r2, #0
 8000a8c:	d1d7      	bne.n	8000a3e <HAL_DMA_IRQHandler+0x146>
 8000a8e:	e7da      	b.n	8000a46 <HAL_DMA_IRQHandler+0x14e>
 8000a90:	20000018 	.word	0x20000018
 8000a94:	1b4e81b5 	.word	0x1b4e81b5

08000a98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a9c:	f8d1 c000 	ldr.w	ip, [r1]
 8000aa0:	b083      	sub	sp, #12
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000aa2:	2500      	movs	r5, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aa4:	f8df 822c 	ldr.w	r8, [pc, #556]	; 8000cd4 <HAL_GPIO_Init+0x23c>
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000aa8:	f8df e22c 	ldr.w	lr, [pc, #556]	; 8000cd8 <HAL_GPIO_Init+0x240>
 8000aac:	e003      	b.n	8000ab6 <HAL_GPIO_Init+0x1e>
  for(position = 0; position < GPIO_NUMBER; position++)
 8000aae:	3501      	adds	r5, #1
 8000ab0:	2d10      	cmp	r5, #16
 8000ab2:	f000 80bf 	beq.w	8000c34 <HAL_GPIO_Init+0x19c>
    ioposition = ((uint32_t)0x01) << position;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	40ab      	lsls	r3, r5
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000aba:	ea03 020c 	and.w	r2, r3, ip
    if(iocurrent == ioposition)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d1f5      	bne.n	8000aae <HAL_GPIO_Init+0x16>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ac2:	684e      	ldr	r6, [r1, #4]
 8000ac4:	f026 0910 	bic.w	r9, r6, #16
 8000ac8:	f1b9 0f02 	cmp.w	r9, #2
 8000acc:	f040 80b5 	bne.w	8000c3a <HAL_GPIO_Init+0x1a2>
        temp = GPIOx->AFR[position >> 3];
 8000ad0:	ea4f 09d5 	mov.w	r9, r5, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000ad4:	f005 0a07 	and.w	sl, r5, #7
 8000ad8:	f04f 0b0f 	mov.w	fp, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000adc:	690c      	ldr	r4, [r1, #16]
 8000ade:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000ae2:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8000ae6:	f8d9 7020 	ldr.w	r7, [r9, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000aea:	fa0b fb0a 	lsl.w	fp, fp, sl
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000aee:	fa04 f40a 	lsl.w	r4, r4, sl
 8000af2:	ea4f 0a45 	mov.w	sl, r5, lsl #1
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000af6:	ea27 070b 	bic.w	r7, r7, fp
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000afa:	f04f 0b03 	mov.w	fp, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000afe:	433c      	orrs	r4, r7
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000b00:	fa0b fb0a 	lsl.w	fp, fp, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000b04:	f006 0703 	and.w	r7, r6, #3
        GPIOx->AFR[position >> 3] = temp;
 8000b08:	f8c9 4020 	str.w	r4, [r9, #32]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000b0c:	ea6f 040b 	mvn.w	r4, fp
      temp = GPIOx->MODER;
 8000b10:	f8d0 9000 	ldr.w	r9, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000b14:	fa07 f70a 	lsl.w	r7, r7, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000b18:	ea09 0904 	and.w	r9, r9, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000b1c:	ea47 0709 	orr.w	r7, r7, r9
      GPIOx->MODER = temp;
 8000b20:	6007      	str	r7, [r0, #0]
        temp = GPIOx->OSPEEDR; 
 8000b22:	6887      	ldr	r7, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000b24:	f3c6 1900 	ubfx	r9, r6, #4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000b28:	ea07 0b04 	and.w	fp, r7, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 8000b2c:	68cf      	ldr	r7, [r1, #12]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000b2e:	fa09 f905 	lsl.w	r9, r9, r5
        temp |= (GPIO_Init->Speed << (position * 2));
 8000b32:	fa07 f70a 	lsl.w	r7, r7, sl
 8000b36:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->OSPEEDR = temp;
 8000b3a:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000b3c:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b3e:	ea27 0303 	bic.w	r3, r7, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000b42:	ea49 0303 	orr.w	r3, r9, r3
        GPIOx->OTYPER = temp;
 8000b46:	6043      	str	r3, [r0, #4]
      temp = GPIOx->PUPDR;
 8000b48:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000b4a:	688b      	ldr	r3, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000b4c:	403c      	ands	r4, r7
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000b4e:	fa03 f30a 	lsl.w	r3, r3, sl
 8000b52:	4323      	orrs	r3, r4
      GPIOx->PUPDR = temp;
 8000b54:	60c3      	str	r3, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b56:	00f3      	lsls	r3, r6, #3
 8000b58:	d5a9      	bpl.n	8000aae <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b5a:	f8d8 4044 	ldr.w	r4, [r8, #68]	; 0x44
 8000b5e:	f025 0703 	bic.w	r7, r5, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000b62:	f005 0303 	and.w	r3, r5, #3
 8000b66:	f04f 090f 	mov.w	r9, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b6a:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8000b6e:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000b72:	009b      	lsls	r3, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b74:	f8c8 4044 	str.w	r4, [r8, #68]	; 0x44
 8000b78:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
 8000b7c:	f8d8 4044 	ldr.w	r4, [r8, #68]	; 0x44
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000b80:	fa09 f903 	lsl.w	r9, r9, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b84:	f404 4480 	and.w	r4, r4, #16384	; 0x4000
 8000b88:	9401      	str	r4, [sp, #4]
 8000b8a:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8000b8c:	68bc      	ldr	r4, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000b8e:	ea24 0a09 	bic.w	sl, r4, r9
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000b92:	4c4b      	ldr	r4, [pc, #300]	; (8000cc0 <HAL_GPIO_Init+0x228>)
 8000b94:	42a0      	cmp	r0, r4
 8000b96:	d069      	beq.n	8000c6c <HAL_GPIO_Init+0x1d4>
 8000b98:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000b9c:	42a0      	cmp	r0, r4
 8000b9e:	d067      	beq.n	8000c70 <HAL_GPIO_Init+0x1d8>
 8000ba0:	4c48      	ldr	r4, [pc, #288]	; (8000cc4 <HAL_GPIO_Init+0x22c>)
 8000ba2:	42a0      	cmp	r0, r4
 8000ba4:	d069      	beq.n	8000c7a <HAL_GPIO_Init+0x1e2>
 8000ba6:	4c48      	ldr	r4, [pc, #288]	; (8000cc8 <HAL_GPIO_Init+0x230>)
 8000ba8:	42a0      	cmp	r0, r4
 8000baa:	d06b      	beq.n	8000c84 <HAL_GPIO_Init+0x1ec>
 8000bac:	4c47      	ldr	r4, [pc, #284]	; (8000ccc <HAL_GPIO_Init+0x234>)
 8000bae:	42a0      	cmp	r0, r4
 8000bb0:	d06d      	beq.n	8000c8e <HAL_GPIO_Init+0x1f6>
 8000bb2:	4c47      	ldr	r4, [pc, #284]	; (8000cd0 <HAL_GPIO_Init+0x238>)
 8000bb4:	42a0      	cmp	r0, r4
 8000bb6:	d06f      	beq.n	8000c98 <HAL_GPIO_Init+0x200>
 8000bb8:	f8df 9120 	ldr.w	r9, [pc, #288]	; 8000cdc <HAL_GPIO_Init+0x244>
 8000bbc:	4548      	cmp	r0, r9
 8000bbe:	d070      	beq.n	8000ca2 <HAL_GPIO_Init+0x20a>
 8000bc0:	f8df 911c 	ldr.w	r9, [pc, #284]	; 8000ce0 <HAL_GPIO_Init+0x248>
 8000bc4:	4548      	cmp	r0, r9
 8000bc6:	d071      	beq.n	8000cac <HAL_GPIO_Init+0x214>
 8000bc8:	f8df 9118 	ldr.w	r9, [pc, #280]	; 8000ce4 <HAL_GPIO_Init+0x24c>
 8000bcc:	4548      	cmp	r0, r9
 8000bce:	d072      	beq.n	8000cb6 <HAL_GPIO_Init+0x21e>
 8000bd0:	f8df 9114 	ldr.w	r9, [pc, #276]	; 8000ce8 <HAL_GPIO_Init+0x250>
 8000bd4:	4548      	cmp	r0, r9
 8000bd6:	bf0c      	ite	eq
 8000bd8:	f04f 0909 	moveq.w	r9, #9
 8000bdc:	f04f 090a 	movne.w	r9, #10
 8000be0:	fa09 f303 	lsl.w	r3, r9, r3
 8000be4:	ea43 030a 	orr.w	r3, r3, sl
        temp &= ~((uint32_t)iocurrent);
 8000be8:	43d4      	mvns	r4, r2
  for(position = 0; position < GPIO_NUMBER; position++)
 8000bea:	3501      	adds	r5, #1
        SYSCFG->EXTICR[position >> 2] = temp;
 8000bec:	60bb      	str	r3, [r7, #8]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bee:	03f7      	lsls	r7, r6, #15
        temp = EXTI->IMR;
 8000bf0:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 8000bf4:	bf54      	ite	pl
 8000bf6:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8000bf8:	4313      	orrmi	r3, r2
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bfa:	03b7      	lsls	r7, r6, #14
        EXTI->IMR = temp;
 8000bfc:	f8ce 3000 	str.w	r3, [lr]
        temp = EXTI->EMR;
 8000c00:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
 8000c04:	bf54      	ite	pl
 8000c06:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8000c08:	4313      	orrmi	r3, r2
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c0a:	02f7      	lsls	r7, r6, #11
        EXTI->EMR = temp;
 8000c0c:	f8ce 3004 	str.w	r3, [lr, #4]
        temp = EXTI->RTSR;
 8000c10:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
 8000c14:	bf54      	ite	pl
 8000c16:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8000c18:	4313      	orrmi	r3, r2
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c1a:	02b6      	lsls	r6, r6, #10
        EXTI->RTSR = temp;
 8000c1c:	f8ce 3008 	str.w	r3, [lr, #8]
        temp = EXTI->FTSR;
 8000c20:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
 8000c24:	bf54      	ite	pl
 8000c26:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8000c28:	4313      	orrmi	r3, r2
  for(position = 0; position < GPIO_NUMBER; position++)
 8000c2a:	2d10      	cmp	r5, #16
        }
        EXTI->FTSR = temp;
 8000c2c:	f8ce 300c 	str.w	r3, [lr, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000c30:	f47f af41 	bne.w	8000ab6 <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8000c34:	b003      	add	sp, #12
 8000c36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c3a:	ea4f 0a45 	mov.w	sl, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000c3e:	2403      	movs	r4, #3
      temp = GPIOx->MODER;
 8000c40:	f8d0 b000 	ldr.w	fp, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c44:	f109 39ff 	add.w	r9, r9, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000c48:	ea06 0704 	and.w	r7, r6, r4
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000c4c:	fa04 f40a 	lsl.w	r4, r4, sl
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c50:	f1b9 0f01 	cmp.w	r9, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000c54:	ea6f 0404 	mvn.w	r4, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000c58:	fa07 f70a 	lsl.w	r7, r7, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000c5c:	ea0b 0b04 	and.w	fp, fp, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000c60:	ea47 070b 	orr.w	r7, r7, fp
      GPIOx->MODER = temp;
 8000c64:	6007      	str	r7, [r0, #0]
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c66:	f63f af6f 	bhi.w	8000b48 <HAL_GPIO_Init+0xb0>
 8000c6a:	e75a      	b.n	8000b22 <HAL_GPIO_Init+0x8a>
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	e7b9      	b.n	8000be4 <HAL_GPIO_Init+0x14c>
 8000c70:	f04f 0901 	mov.w	r9, #1
 8000c74:	fa09 f303 	lsl.w	r3, r9, r3
 8000c78:	e7b4      	b.n	8000be4 <HAL_GPIO_Init+0x14c>
 8000c7a:	f04f 0902 	mov.w	r9, #2
 8000c7e:	fa09 f303 	lsl.w	r3, r9, r3
 8000c82:	e7af      	b.n	8000be4 <HAL_GPIO_Init+0x14c>
 8000c84:	f04f 0903 	mov.w	r9, #3
 8000c88:	fa09 f303 	lsl.w	r3, r9, r3
 8000c8c:	e7aa      	b.n	8000be4 <HAL_GPIO_Init+0x14c>
 8000c8e:	f04f 0904 	mov.w	r9, #4
 8000c92:	fa09 f303 	lsl.w	r3, r9, r3
 8000c96:	e7a5      	b.n	8000be4 <HAL_GPIO_Init+0x14c>
 8000c98:	f04f 0905 	mov.w	r9, #5
 8000c9c:	fa09 f303 	lsl.w	r3, r9, r3
 8000ca0:	e7a0      	b.n	8000be4 <HAL_GPIO_Init+0x14c>
 8000ca2:	f04f 0906 	mov.w	r9, #6
 8000ca6:	fa09 f303 	lsl.w	r3, r9, r3
 8000caa:	e79b      	b.n	8000be4 <HAL_GPIO_Init+0x14c>
 8000cac:	f04f 0907 	mov.w	r9, #7
 8000cb0:	fa09 f303 	lsl.w	r3, r9, r3
 8000cb4:	e796      	b.n	8000be4 <HAL_GPIO_Init+0x14c>
 8000cb6:	f04f 0908 	mov.w	r9, #8
 8000cba:	fa09 f303 	lsl.w	r3, r9, r3
 8000cbe:	e791      	b.n	8000be4 <HAL_GPIO_Init+0x14c>
 8000cc0:	40020000 	.word	0x40020000
 8000cc4:	40020800 	.word	0x40020800
 8000cc8:	40020c00 	.word	0x40020c00
 8000ccc:	40021000 	.word	0x40021000
 8000cd0:	40021400 	.word	0x40021400
 8000cd4:	40023800 	.word	0x40023800
 8000cd8:	40013c00 	.word	0x40013c00
 8000cdc:	40021800 	.word	0x40021800
 8000ce0:	40021c00 	.word	0x40021c00
 8000ce4:	40022000 	.word	0x40022000
 8000ce8:	40022400 	.word	0x40022400

08000cec <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000cec:	6903      	ldr	r3, [r0, #16]
 8000cee:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000cf0:	bf14      	ite	ne
 8000cf2:	2001      	movne	r0, #1
 8000cf4:	2000      	moveq	r0, #0
 8000cf6:	4770      	bx	lr

08000cf8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000cf8:	b902      	cbnz	r2, 8000cfc <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8000cfa:	0409      	lsls	r1, r1, #16
 8000cfc:	6181      	str	r1, [r0, #24]
 8000cfe:	4770      	bx	lr

08000d00 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000d00:	6943      	ldr	r3, [r0, #20]
 8000d02:	4059      	eors	r1, r3
 8000d04:	6141      	str	r1, [r0, #20]
 8000d06:	4770      	bx	lr

08000d08 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8000d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d0c:	4680      	mov	r8, r0
 8000d0e:	460f      	mov	r7, r1
 8000d10:	4616      	mov	r6, r2
 8000d12:	461d      	mov	r5, r3
 8000d14:	f8d8 4000 	ldr.w	r4, [r8]
 8000d18:	e001      	b.n	8000d1e <I2C_WaitOnFlagUntilTimeout+0x16>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8000d1a:	1c6b      	adds	r3, r5, #1
 8000d1c:	d10a      	bne.n	8000d34 <I2C_WaitOnFlagUntilTimeout+0x2c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000d1e:	69a0      	ldr	r0, [r4, #24]
 8000d20:	ea37 0300 	bics.w	r3, r7, r0
 8000d24:	bf0c      	ite	eq
 8000d26:	2001      	moveq	r0, #1
 8000d28:	2000      	movne	r0, #0
 8000d2a:	42b0      	cmp	r0, r6
 8000d2c:	d0f5      	beq.n	8000d1a <I2C_WaitOnFlagUntilTimeout+0x12>
        __HAL_UNLOCK(hi2c);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8000d2e:	2000      	movs	r0, #0
}
 8000d30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000d34:	b12d      	cbz	r5, 8000d42 <I2C_WaitOnFlagUntilTimeout+0x3a>
 8000d36:	f7ff fc4d 	bl	80005d4 <HAL_GetTick>
 8000d3a:	9b06      	ldr	r3, [sp, #24]
 8000d3c:	1ac0      	subs	r0, r0, r3
 8000d3e:	4285      	cmp	r5, r0
 8000d40:	d2e8      	bcs.n	8000d14 <I2C_WaitOnFlagUntilTimeout+0xc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000d42:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8000d44:	2220      	movs	r2, #32
        return HAL_TIMEOUT;
 8000d46:	2003      	movs	r0, #3
        hi2c->State = HAL_I2C_STATE_READY;
 8000d48:	f888 2041 	strb.w	r2, [r8, #65]	; 0x41
        __HAL_UNLOCK(hi2c);
 8000d4c:	f888 3040 	strb.w	r3, [r8, #64]	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000d50:	f888 3042 	strb.w	r3, [r8, #66]	; 0x42
        return HAL_TIMEOUT;
 8000d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000d58 <I2C_IsAcknowledgeFailed.part.0>:
  *                the configuration information for the specified I2C.
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
 8000d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d5a:	4606      	mov	r6, r0
 8000d5c:	460d      	mov	r5, r1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	6834      	ldr	r4, [r6, #0]
 8000d62:	e001      	b.n	8000d68 <I2C_IsAcknowledgeFailed.part.0+0x10>
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8000d64:	1c68      	adds	r0, r5, #1
 8000d66:	d122      	bne.n	8000dae <I2C_IsAcknowledgeFailed.part.0+0x56>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000d68:	69a3      	ldr	r3, [r4, #24]
 8000d6a:	0699      	lsls	r1, r3, #26
 8000d6c:	d5fa      	bpl.n	8000d64 <I2C_IsAcknowledgeFailed.part.0+0xc>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000d6e:	2210      	movs	r2, #16

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000d70:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000d72:	61e2      	str	r2, [r4, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000d74:	61e3      	str	r3, [r4, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8000d76:	69a3      	ldr	r3, [r4, #24]
 8000d78:	079a      	lsls	r2, r3, #30
 8000d7a:	d501      	bpl.n	8000d80 <I2C_IsAcknowledgeFailed.part.0+0x28>
    hi2c->Instance->TXDR = 0x00U;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	62a3      	str	r3, [r4, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000d80:	69a3      	ldr	r3, [r4, #24]
 8000d82:	07db      	lsls	r3, r3, #31
 8000d84:	d403      	bmi.n	8000d8e <I2C_IsAcknowledgeFailed.part.0+0x36>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8000d86:	69a3      	ldr	r3, [r4, #24]
 8000d88:	f043 0301 	orr.w	r3, r3, #1
 8000d8c:	61a3      	str	r3, [r4, #24]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8000d8e:	6863      	ldr	r3, [r4, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000d90:	2200      	movs	r2, #0
    I2C_RESET_CR2(hi2c);
 8000d92:	4f0f      	ldr	r7, [pc, #60]	; (8000dd0 <I2C_IsAcknowledgeFailed.part.0+0x78>)
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8000d94:	2504      	movs	r5, #4
    hi2c->State = HAL_I2C_STATE_READY;
 8000d96:	2120      	movs	r1, #32

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_ERROR;
 8000d98:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8000d9a:	403b      	ands	r3, r7
 8000d9c:	6063      	str	r3, [r4, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8000d9e:	6475      	str	r5, [r6, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 8000da0:	f886 2040 	strb.w	r2, [r6, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8000da4:	f886 1041 	strb.w	r1, [r6, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000da8:	f886 2042 	strb.w	r2, [r6, #66]	; 0x42
  }
  return HAL_OK;
}
 8000dac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000dae:	b125      	cbz	r5, 8000dba <I2C_IsAcknowledgeFailed.part.0+0x62>
 8000db0:	f7ff fc10 	bl	80005d4 <HAL_GetTick>
 8000db4:	1bc0      	subs	r0, r0, r7
 8000db6:	4285      	cmp	r5, r0
 8000db8:	d2d2      	bcs.n	8000d60 <I2C_IsAcknowledgeFailed.part.0+0x8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8000dba:	2300      	movs	r3, #0
          hi2c->State = HAL_I2C_STATE_READY;
 8000dbc:	2220      	movs	r2, #32
          return HAL_TIMEOUT;
 8000dbe:	2003      	movs	r0, #3
          hi2c->State = HAL_I2C_STATE_READY;
 8000dc0:	f886 2041 	strb.w	r2, [r6, #65]	; 0x41
          __HAL_UNLOCK(hi2c);
 8000dc4:	f886 3040 	strb.w	r3, [r6, #64]	; 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8000dc8:	f886 3042 	strb.w	r3, [r6, #66]	; 0x42
 8000dcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	fe00e800 	.word	0xfe00e800

08000dd4 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8000dd4:	b570      	push	{r4, r5, r6, lr}
 8000dd6:	4605      	mov	r5, r0
 8000dd8:	460c      	mov	r4, r1
 8000dda:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8000ddc:	e001      	b.n	8000de2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
    if (Timeout != HAL_MAX_DELAY)
 8000dde:	1c61      	adds	r1, r4, #1
 8000de0:	d111      	bne.n	8000e06 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8000de2:	682b      	ldr	r3, [r5, #0]
 8000de4:	699a      	ldr	r2, [r3, #24]
 8000de6:	0792      	lsls	r2, r2, #30
 8000de8:	d40b      	bmi.n	8000e02 <I2C_WaitOnTXISFlagUntilTimeout+0x2e>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000dea:	699b      	ldr	r3, [r3, #24]
 8000dec:	06d8      	lsls	r0, r3, #27
 8000dee:	d5f6      	bpl.n	8000dde <I2C_WaitOnTXISFlagUntilTimeout+0xa>
 8000df0:	4632      	mov	r2, r6
 8000df2:	4621      	mov	r1, r4
 8000df4:	4628      	mov	r0, r5
 8000df6:	f7ff ffaf 	bl	8000d58 <I2C_IsAcknowledgeFailed.part.0>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000dfa:	2800      	cmp	r0, #0
 8000dfc:	d0ef      	beq.n	8000dde <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      return HAL_ERROR;
 8000dfe:	2001      	movs	r0, #1
}
 8000e00:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8000e02:	2000      	movs	r0, #0
 8000e04:	bd70      	pop	{r4, r5, r6, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000e06:	b124      	cbz	r4, 8000e12 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8000e08:	f7ff fbe4 	bl	80005d4 <HAL_GetTick>
 8000e0c:	1b80      	subs	r0, r0, r6
 8000e0e:	4284      	cmp	r4, r0
 8000e10:	d2e7      	bcs.n	8000de2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000e12:	6c6b      	ldr	r3, [r5, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000e14:	2120      	movs	r1, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000e16:	2200      	movs	r2, #0
      __HAL_UNLOCK(hi2c);
 8000e18:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000e1a:	430b      	orrs	r3, r1
      __HAL_UNLOCK(hi2c);
 8000e1c:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000e20:	646b      	str	r3, [r5, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000e22:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000e26:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
 8000e2a:	bd70      	pop	{r4, r5, r6, pc}

08000e2c <I2C_RequestMemoryRead>:
{
 8000e2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8000e30:	6806      	ldr	r6, [r0, #0]
 8000e32:	f3c1 0e09 	ubfx	lr, r1, #0, #10
 8000e36:	4c1d      	ldr	r4, [pc, #116]	; (8000eac <I2C_RequestMemoryRead+0x80>)
{
 8000e38:	4617      	mov	r7, r2
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8000e3a:	491d      	ldr	r1, [pc, #116]	; (8000eb0 <I2C_RequestMemoryRead+0x84>)
{
 8000e3c:	4698      	mov	r8, r3
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8000e3e:	6872      	ldr	r2, [r6, #4]
 8000e40:	ea4e 0404 	orr.w	r4, lr, r4
 8000e44:	b2db      	uxtb	r3, r3
{
 8000e46:	b082      	sub	sp, #8
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8000e48:	400a      	ands	r2, r1
{
 8000e4a:	4605      	mov	r5, r0
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000e4c:	9908      	ldr	r1, [sp, #32]
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8000e4e:	4314      	orrs	r4, r2
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000e50:	9a09      	ldr	r2, [sp, #36]	; 0x24
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8000e52:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e56:	6074      	str	r4, [r6, #4]
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000e58:	f7ff ffbc 	bl	8000dd4 <I2C_WaitOnTXISFlagUntilTimeout>
 8000e5c:	b958      	cbnz	r0, 8000e76 <I2C_RequestMemoryRead+0x4a>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8000e5e:	f1b8 0f01 	cmp.w	r8, #1
 8000e62:	d00f      	beq.n	8000e84 <I2C_RequestMemoryRead+0x58>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8000e64:	6828      	ldr	r0, [r5, #0]
 8000e66:	0a3b      	lsrs	r3, r7, #8
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000e68:	9a09      	ldr	r2, [sp, #36]	; 0x24
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8000e6a:	6283      	str	r3, [r0, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	9908      	ldr	r1, [sp, #32]
 8000e70:	f7ff ffb0 	bl	8000dd4 <I2C_WaitOnTXISFlagUntilTimeout>
 8000e74:	b130      	cbz	r0, 8000e84 <I2C_RequestMemoryRead+0x58>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000e76:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8000e78:	2b04      	cmp	r3, #4
 8000e7a:	d013      	beq.n	8000ea4 <I2C_RequestMemoryRead+0x78>
      return HAL_TIMEOUT;
 8000e7c:	2003      	movs	r0, #3
}
 8000e7e:	b002      	add	sp, #8
 8000e80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8000e84:	682b      	ldr	r3, [r5, #0]
 8000e86:	b2ff      	uxtb	r7, r7
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8000e88:	4628      	mov	r0, r5
 8000e8a:	2200      	movs	r2, #0
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8000e8c:	629f      	str	r7, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8000e8e:	2140      	movs	r1, #64	; 0x40
 8000e90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8000e92:	9300      	str	r3, [sp, #0]
 8000e94:	9b08      	ldr	r3, [sp, #32]
 8000e96:	f7ff ff37 	bl	8000d08 <I2C_WaitOnFlagUntilTimeout>
 8000e9a:	2800      	cmp	r0, #0
 8000e9c:	d1ee      	bne.n	8000e7c <I2C_RequestMemoryRead+0x50>
}
 8000e9e:	b002      	add	sp, #8
 8000ea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return HAL_ERROR;
 8000ea4:	2001      	movs	r0, #1
}
 8000ea6:	b002      	add	sp, #8
 8000ea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000eac:	80002000 	.word	0x80002000
 8000eb0:	fc009800 	.word	0xfc009800

08000eb4 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8000eb4:	b570      	push	{r4, r5, r6, lr}
 8000eb6:	4605      	mov	r5, r0
 8000eb8:	460c      	mov	r4, r1
 8000eba:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000ebc:	682b      	ldr	r3, [r5, #0]
 8000ebe:	699a      	ldr	r2, [r3, #24]
 8000ec0:	0692      	lsls	r2, r2, #26
 8000ec2:	d41e      	bmi.n	8000f02 <I2C_WaitOnSTOPFlagUntilTimeout+0x4e>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000ec4:	699b      	ldr	r3, [r3, #24]
 8000ec6:	06d9      	lsls	r1, r3, #27
 8000ec8:	d412      	bmi.n	8000ef0 <I2C_WaitOnSTOPFlagUntilTimeout+0x3c>
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000eca:	b124      	cbz	r4, 8000ed6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
 8000ecc:	f7ff fb82 	bl	80005d4 <HAL_GetTick>
 8000ed0:	1b80      	subs	r0, r0, r6
 8000ed2:	4284      	cmp	r4, r0
 8000ed4:	d2f2      	bcs.n	8000ebc <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000ed6:	6c6b      	ldr	r3, [r5, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000ed8:	2120      	movs	r1, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000eda:	2200      	movs	r2, #0
      __HAL_UNLOCK(hi2c);
 8000edc:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000ede:	430b      	orrs	r3, r1
      __HAL_UNLOCK(hi2c);
 8000ee0:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000ee4:	646b      	str	r3, [r5, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000ee6:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000eea:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
 8000eee:	bd70      	pop	{r4, r5, r6, pc}
 8000ef0:	4632      	mov	r2, r6
 8000ef2:	4621      	mov	r1, r4
 8000ef4:	4628      	mov	r0, r5
 8000ef6:	f7ff ff2f 	bl	8000d58 <I2C_IsAcknowledgeFailed.part.0>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000efa:	2800      	cmp	r0, #0
 8000efc:	d0e5      	beq.n	8000eca <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
      return HAL_ERROR;
 8000efe:	2001      	movs	r0, #1
}
 8000f00:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8000f02:	2000      	movs	r0, #0
 8000f04:	bd70      	pop	{r4, r5, r6, pc}
 8000f06:	bf00      	nop

08000f08 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8000f08:	2800      	cmp	r0, #0
 8000f0a:	d04f      	beq.n	8000fac <HAL_I2C_Init+0xa4>
{
 8000f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000f0e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8000f12:	4604      	mov	r4, r0
 8000f14:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d03e      	beq.n	8000f9a <HAL_I2C_Init+0x92>
  __HAL_I2C_DISABLE(hi2c);
 8000f1c:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000f1e:	2124      	movs	r1, #36	; 0x24
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000f20:	6862      	ldr	r2, [r4, #4]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000f22:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8000f26:	6819      	ldr	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000f28:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000f2c:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8000f2e:	f021 0101 	bic.w	r1, r1, #1
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000f32:	2801      	cmp	r0, #1
  __HAL_I2C_DISABLE(hi2c);
 8000f34:	6019      	str	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000f36:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000f38:	689a      	ldr	r2, [r3, #8]
 8000f3a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000f3e:	609a      	str	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000f40:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000f42:	d02f      	beq.n	8000fa4 <HAL_I2C_Init+0x9c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000f44:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000f48:	2802      	cmp	r0, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000f4a:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000f4c:	d021      	beq.n	8000f92 <HAL_I2C_Init+0x8a>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000f4e:	685e      	ldr	r6, [r3, #4]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f50:	2100      	movs	r1, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000f52:	4d17      	ldr	r5, [pc, #92]	; (8000fb0 <HAL_I2C_Init+0xa8>)
  hi2c->State = HAL_I2C_STATE_READY;
 8000f54:	f04f 0e20 	mov.w	lr, #32
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000f58:	6922      	ldr	r2, [r4, #16]
  return HAL_OK;
 8000f5a:	4608      	mov	r0, r1
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000f5c:	4335      	orrs	r5, r6
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000f5e:	6966      	ldr	r6, [r4, #20]
 8000f60:	69a7      	ldr	r7, [r4, #24]
 8000f62:	4332      	orrs	r2, r6
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000f64:	605d      	str	r5, [r3, #4]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000f66:	69e5      	ldr	r5, [r4, #28]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000f68:	68de      	ldr	r6, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000f6a:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000f6e:	6a27      	ldr	r7, [r4, #32]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000f70:	f426 4600 	bic.w	r6, r6, #32768	; 0x8000
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000f74:	433d      	orrs	r5, r7
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000f76:	60de      	str	r6, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000f78:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000f7a:	601d      	str	r5, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8000f7c:	681a      	ldr	r2, [r3, #0]
 8000f7e:	f042 0201 	orr.w	r2, r2, #1
 8000f82:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f84:	6461      	str	r1, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000f86:	f884 e041 	strb.w	lr, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000f8a:	6321      	str	r1, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f8c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
  return HAL_OK;
 8000f90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000f92:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f96:	605a      	str	r2, [r3, #4]
 8000f98:	e7d9      	b.n	8000f4e <HAL_I2C_Init+0x46>
    hi2c->Lock = HAL_UNLOCKED;
 8000f9a:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8000f9e:	f003 fbbd 	bl	800471c <HAL_I2C_MspInit>
 8000fa2:	e7bb      	b.n	8000f1c <HAL_I2C_Init+0x14>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000fa4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000fa8:	609a      	str	r2, [r3, #8]
 8000faa:	e7d0      	b.n	8000f4e <HAL_I2C_Init+0x46>
    return HAL_ERROR;
 8000fac:	2001      	movs	r0, #1
 8000fae:	4770      	bx	lr
 8000fb0:	02008000 	.word	0x02008000

08000fb4 <HAL_I2C_Master_Transmit>:
{
 8000fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000fb8:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
{
 8000fbc:	b082      	sub	sp, #8
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000fbe:	2c20      	cmp	r4, #32
 8000fc0:	d003      	beq.n	8000fca <HAL_I2C_Master_Transmit+0x16>
    return HAL_BUSY;
 8000fc2:	2002      	movs	r0, #2
}
 8000fc4:	b002      	add	sp, #8
 8000fc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hi2c);
 8000fca:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8000fce:	2c01      	cmp	r4, #1
 8000fd0:	d0f7      	beq.n	8000fc2 <HAL_I2C_Master_Transmit+0xe>
 8000fd2:	461f      	mov	r7, r3
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	4690      	mov	r8, r2
 8000fd8:	460e      	mov	r6, r1
 8000fda:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8000fde:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 8000fe0:	f7ff faf8 	bl	80005d4 <HAL_GetTick>
 8000fe4:	4605      	mov	r5, r0
 8000fe6:	e004      	b.n	8000ff2 <HAL_I2C_Master_Transmit+0x3e>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000fe8:	f7ff faf4 	bl	80005d4 <HAL_GetTick>
 8000fec:	1b40      	subs	r0, r0, r5
 8000fee:	2819      	cmp	r0, #25
 8000ff0:	d85a      	bhi.n	80010a8 <HAL_I2C_Master_Transmit+0xf4>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000ff2:	6823      	ldr	r3, [r4, #0]
 8000ff4:	6998      	ldr	r0, [r3, #24]
 8000ff6:	f410 4000 	ands.w	r0, r0, #32768	; 0x8000
 8000ffa:	d1f5      	bne.n	8000fe8 <HAL_I2C_Master_Transmit+0x34>
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8000ffc:	2210      	movs	r2, #16
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000ffe:	2121      	movs	r1, #33	; 0x21
    hi2c->pBuffPtr  = pData;
 8001000:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001004:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001008:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800100c:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 800100e:	8567      	strh	r7, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001010:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001012:	6360      	str	r0, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001014:	b292      	uxth	r2, r2
 8001016:	2aff      	cmp	r2, #255	; 0xff
 8001018:	d963      	bls.n	80010e2 <HAL_I2C_Master_Transmit+0x12e>
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800101a:	6859      	ldr	r1, [r3, #4]
 800101c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8001020:	4a43      	ldr	r2, [pc, #268]	; (8001130 <HAL_I2C_Master_Transmit+0x17c>)
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001022:	27ff      	movs	r7, #255	; 0xff
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001024:	4843      	ldr	r0, [pc, #268]	; (8001134 <HAL_I2C_Master_Transmit+0x180>)
 8001026:	4332      	orrs	r2, r6
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001028:	8527      	strh	r7, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800102a:	4001      	ands	r1, r0
 800102c:	430a      	orrs	r2, r1
 800102e:	605a      	str	r2, [r3, #4]
 8001030:	b2b6      	uxth	r6, r6
 8001032:	4f41      	ldr	r7, [pc, #260]	; (8001138 <HAL_I2C_Master_Transmit+0x184>)
 8001034:	4337      	orrs	r7, r6
    while (hi2c->XferCount > 0U)
 8001036:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001038:	462a      	mov	r2, r5
 800103a:	9908      	ldr	r1, [sp, #32]
 800103c:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 800103e:	b29b      	uxth	r3, r3
 8001040:	2b00      	cmp	r3, #0
 8001042:	d060      	beq.n	8001106 <HAL_I2C_Master_Transmit+0x152>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001044:	f7ff fec6 	bl	8000dd4 <I2C_WaitOnTXISFlagUntilTimeout>
 8001048:	2800      	cmp	r0, #0
 800104a:	d145      	bne.n	80010d8 <HAL_I2C_Master_Transmit+0x124>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 800104c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800104e:	6823      	ldr	r3, [r4, #0]
 8001050:	1c48      	adds	r0, r1, #1
      hi2c->XferSize--;
 8001052:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8001054:	6260      	str	r0, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8001056:	3a01      	subs	r2, #1
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8001058:	7809      	ldrb	r1, [r1, #0]
      hi2c->XferSize--;
 800105a:	b292      	uxth	r2, r2
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 800105c:	6299      	str	r1, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800105e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001060:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001062:	3b01      	subs	r3, #1
 8001064:	b29b      	uxth	r3, r3
 8001066:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8001068:	2a00      	cmp	r2, #0
 800106a:	d1e4      	bne.n	8001036 <HAL_I2C_Master_Transmit+0x82>
 800106c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800106e:	b29b      	uxth	r3, r3
 8001070:	2b00      	cmp	r3, #0
 8001072:	d0e0      	beq.n	8001036 <HAL_I2C_Master_Transmit+0x82>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001074:	2180      	movs	r1, #128	; 0x80
 8001076:	9500      	str	r5, [sp, #0]
 8001078:	9b08      	ldr	r3, [sp, #32]
 800107a:	4620      	mov	r0, r4
 800107c:	f7ff fe44 	bl	8000d08 <I2C_WaitOnFlagUntilTimeout>
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001080:	f8df e0c0 	ldr.w	lr, [pc, #192]	; 8001144 <HAL_I2C_Master_Transmit+0x190>
 8001084:	f046 7200 	orr.w	r2, r6, #33554432	; 0x2000000
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001088:	f04f 0cff 	mov.w	ip, #255	; 0xff
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800108c:	4671      	mov	r1, lr
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800108e:	bb30      	cbnz	r0, 80010de <HAL_I2C_Master_Transmit+0x12a>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001090:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001092:	b29b      	uxth	r3, r3
 8001094:	4563      	cmp	r3, ip
 8001096:	d911      	bls.n	80010bc <HAL_I2C_Master_Transmit+0x108>
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001098:	6822      	ldr	r2, [r4, #0]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800109a:	f8a4 c028 	strh.w	ip, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800109e:	6853      	ldr	r3, [r2, #4]
 80010a0:	400b      	ands	r3, r1
 80010a2:	433b      	orrs	r3, r7
 80010a4:	6053      	str	r3, [r2, #4]
 80010a6:	e7c6      	b.n	8001036 <HAL_I2C_Master_Transmit+0x82>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80010a8:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 80010aa:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 80010ac:	2003      	movs	r0, #3
        hi2c->State = HAL_I2C_STATE_READY;
 80010ae:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
        __HAL_UNLOCK(hi2c);
 80010b2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80010b6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80010ba:	e783      	b.n	8000fc4 <HAL_I2C_Master_Transmit+0x10>
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80010bc:	6820      	ldr	r0, [r4, #0]
          hi2c->XferSize = hi2c->XferCount;
 80010be:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80010c0:	6841      	ldr	r1, [r0, #4]
          hi2c->XferSize = hi2c->XferCount;
 80010c2:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80010c4:	ea01 010e 	and.w	r1, r1, lr
 80010c8:	fa5f fe83 	uxtb.w	lr, r3
          hi2c->XferSize = hi2c->XferCount;
 80010cc:	8523      	strh	r3, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80010ce:	430a      	orrs	r2, r1
 80010d0:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 80010d4:	6042      	str	r2, [r0, #4]
 80010d6:	e7ae      	b.n	8001036 <HAL_I2C_Master_Transmit+0x82>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80010d8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80010da:	2b04      	cmp	r3, #4
 80010dc:	d025      	beq.n	800112a <HAL_I2C_Master_Transmit+0x176>
          return HAL_TIMEOUT;
 80010de:	2003      	movs	r0, #3
 80010e0:	e770      	b.n	8000fc4 <HAL_I2C_Master_Transmit+0x10>
      hi2c->XferSize = hi2c->XferCount;
 80010e2:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80010e4:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80010e8:	4a14      	ldr	r2, [pc, #80]	; (800113c <HAL_I2C_Master_Transmit+0x188>)
      hi2c->XferSize = hi2c->XferCount;
 80010ea:	b289      	uxth	r1, r1
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80010ec:	6858      	ldr	r0, [r3, #4]
 80010ee:	4332      	orrs	r2, r6
 80010f0:	f8df e040 	ldr.w	lr, [pc, #64]	; 8001134 <HAL_I2C_Master_Transmit+0x180>
 80010f4:	b2cf      	uxtb	r7, r1
      hi2c->XferSize = hi2c->XferCount;
 80010f6:	8521      	strh	r1, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80010f8:	ea00 010e 	and.w	r1, r0, lr
 80010fc:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8001100:	430a      	orrs	r2, r1
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	e794      	b.n	8001030 <HAL_I2C_Master_Transmit+0x7c>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001106:	f7ff fed5 	bl	8000eb4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800110a:	2800      	cmp	r0, #0
 800110c:	d1e4      	bne.n	80010d8 <HAL_I2C_Master_Transmit+0x124>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800110e:	6823      	ldr	r3, [r4, #0]
 8001110:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 8001112:	4d0b      	ldr	r5, [pc, #44]	; (8001140 <HAL_I2C_Master_Transmit+0x18c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001114:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001116:	685a      	ldr	r2, [r3, #4]
 8001118:	402a      	ands	r2, r5
 800111a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800111c:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001120:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001124:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001128:	e74c      	b.n	8000fc4 <HAL_I2C_Master_Transmit+0x10>
          return HAL_ERROR;
 800112a:	2001      	movs	r0, #1
 800112c:	e74a      	b.n	8000fc4 <HAL_I2C_Master_Transmit+0x10>
 800112e:	bf00      	nop
 8001130:	81ff2000 	.word	0x81ff2000
 8001134:	fc009800 	.word	0xfc009800
 8001138:	01ff0000 	.word	0x01ff0000
 800113c:	82002000 	.word	0x82002000
 8001140:	fe00e800 	.word	0xfe00e800
 8001144:	fc009c00 	.word	0xfc009c00

08001148 <HAL_I2C_Mem_Read>:
{
 8001148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800114c:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
{
 8001150:	b082      	sub	sp, #8
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001152:	2c20      	cmp	r4, #32
{
 8001154:	f8bd 602c 	ldrh.w	r6, [sp, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001158:	d003      	beq.n	8001162 <HAL_I2C_Mem_Read+0x1a>
    return HAL_BUSY;
 800115a:	2002      	movs	r0, #2
}
 800115c:	b002      	add	sp, #8
 800115e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ((pData == NULL) || (Size == 0U))
 8001162:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8001164:	2c00      	cmp	r4, #0
 8001166:	d042      	beq.n	80011ee <HAL_I2C_Mem_Read+0xa6>
 8001168:	2e00      	cmp	r6, #0
 800116a:	d040      	beq.n	80011ee <HAL_I2C_Mem_Read+0xa6>
    __HAL_LOCK(hi2c);
 800116c:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8001170:	2c01      	cmp	r4, #1
 8001172:	d0f2      	beq.n	800115a <HAL_I2C_Mem_Read+0x12>
 8001174:	4698      	mov	r8, r3
 8001176:	2301      	movs	r3, #1
 8001178:	4617      	mov	r7, r2
 800117a:	4689      	mov	r9, r1
 800117c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8001180:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 8001182:	f7ff fa27 	bl	80005d4 <HAL_GetTick>
 8001186:	4682      	mov	sl, r0
 8001188:	e005      	b.n	8001196 <HAL_I2C_Mem_Read+0x4e>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800118a:	f7ff fa23 	bl	80005d4 <HAL_GetTick>
 800118e:	eba0 000a 	sub.w	r0, r0, sl
 8001192:	2819      	cmp	r0, #25
 8001194:	d82d      	bhi.n	80011f2 <HAL_I2C_Mem_Read+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001196:	6823      	ldr	r3, [r4, #0]
 8001198:	699d      	ldr	r5, [r3, #24]
 800119a:	f415 4500 	ands.w	r5, r5, #32768	; 0x8000
 800119e:	d1f4      	bne.n	800118a <HAL_I2C_Mem_Read+0x42>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80011a0:	2122      	movs	r1, #34	; 0x22
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80011a2:	2040      	movs	r0, #64	; 0x40
    hi2c->pBuffPtr  = pData;
 80011a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80011a6:	463a      	mov	r2, r7
 80011a8:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    hi2c->pBuffPtr  = pData;
 80011aa:	6263      	str	r3, [r4, #36]	; 0x24
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80011ac:	4643      	mov	r3, r8
    hi2c->XferISR   = NULL;
 80011ae:	6365      	str	r5, [r4, #52]	; 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80011b0:	f8cd a004 	str.w	sl, [sp, #4]
 80011b4:	9700      	str	r7, [sp, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80011b6:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80011ba:	4649      	mov	r1, r9
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80011bc:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80011c0:	4620      	mov	r0, r4
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80011c2:	6465      	str	r5, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 80011c4:	8566      	strh	r6, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80011c6:	f7ff fe31 	bl	8000e2c <I2C_RequestMemoryRead>
 80011ca:	b1e0      	cbz	r0, 8001206 <HAL_I2C_Mem_Read+0xbe>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80011cc:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80011ce:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80011d2:	2b04      	cmp	r3, #4
 80011d4:	d00b      	beq.n	80011ee <HAL_I2C_Mem_Read+0xa6>
        return HAL_TIMEOUT;
 80011d6:	2003      	movs	r0, #3
 80011d8:	e7c0      	b.n	800115c <HAL_I2C_Mem_Read+0x14>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80011da:	4652      	mov	r2, sl
 80011dc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80011de:	4620      	mov	r0, r4
 80011e0:	f7ff fe68 	bl	8000eb4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80011e4:	2800      	cmp	r0, #0
 80011e6:	d07c      	beq.n	80012e2 <HAL_I2C_Mem_Read+0x19a>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80011e8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80011ea:	2b04      	cmp	r3, #4
 80011ec:	d1f3      	bne.n	80011d6 <HAL_I2C_Mem_Read+0x8e>
        return HAL_ERROR;
 80011ee:	2001      	movs	r0, #1
 80011f0:	e7b4      	b.n	800115c <HAL_I2C_Mem_Read+0x14>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80011f2:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 80011f4:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 80011f6:	2003      	movs	r0, #3
        hi2c->State = HAL_I2C_STATE_READY;
 80011f8:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
        __HAL_UNLOCK(hi2c);
 80011fc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001200:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001204:	e7aa      	b.n	800115c <HAL_I2C_Mem_Read+0x14>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001206:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001208:	b29b      	uxth	r3, r3
 800120a:	2bff      	cmp	r3, #255	; 0xff
 800120c:	d958      	bls.n	80012c0 <HAL_I2C_Mem_Read+0x178>
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800120e:	6820      	ldr	r0, [r4, #0]
 8001210:	f3c9 0109 	ubfx	r1, r9, #0, #10
 8001214:	4e3a      	ldr	r6, [pc, #232]	; (8001300 <HAL_I2C_Mem_Read+0x1b8>)
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001216:	25ff      	movs	r5, #255	; 0xff
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001218:	6842      	ldr	r2, [r0, #4]
 800121a:	4b3a      	ldr	r3, [pc, #232]	; (8001304 <HAL_I2C_Mem_Read+0x1bc>)
 800121c:	4032      	ands	r2, r6
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800121e:	8525      	strh	r5, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001220:	430b      	orrs	r3, r1
 8001222:	4313      	orrs	r3, r2
 8001224:	6043      	str	r3, [r0, #4]
 8001226:	b28d      	uxth	r5, r1
 8001228:	4e37      	ldr	r6, [pc, #220]	; (8001308 <HAL_I2C_Mem_Read+0x1c0>)
 800122a:	432e      	orrs	r6, r5
 800122c:	e003      	b.n	8001236 <HAL_I2C_Mem_Read+0xee>
    while (hi2c->XferCount > 0U);
 800122e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001230:	b29b      	uxth	r3, r3
 8001232:	2b00      	cmp	r3, #0
 8001234:	d0d1      	beq.n	80011da <HAL_I2C_Mem_Read+0x92>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001236:	f8cd a000 	str.w	sl, [sp]
 800123a:	2200      	movs	r2, #0
 800123c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800123e:	2104      	movs	r1, #4
 8001240:	4620      	mov	r0, r4
 8001242:	f7ff fd61 	bl	8000d08 <I2C_WaitOnFlagUntilTimeout>
 8001246:	2800      	cmp	r0, #0
 8001248:	d1c5      	bne.n	80011d6 <HAL_I2C_Mem_Read+0x8e>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 800124a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800124c:	6822      	ldr	r2, [r4, #0]
 800124e:	1c59      	adds	r1, r3, #1
 8001250:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001252:	6261      	str	r1, [r4, #36]	; 0x24
 8001254:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8001256:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001258:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800125a:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 800125c:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 800125e:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8001260:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001262:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001264:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8001266:	2a00      	cmp	r2, #0
 8001268:	d1e1      	bne.n	800122e <HAL_I2C_Mem_Read+0xe6>
 800126a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800126c:	b29b      	uxth	r3, r3
 800126e:	2b00      	cmp	r3, #0
 8001270:	d0dd      	beq.n	800122e <HAL_I2C_Mem_Read+0xe6>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001272:	f8cd a000 	str.w	sl, [sp]
 8001276:	2180      	movs	r1, #128	; 0x80
 8001278:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800127a:	4620      	mov	r0, r4
 800127c:	f7ff fd44 	bl	8000d08 <I2C_WaitOnFlagUntilTimeout>
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001280:	4f22      	ldr	r7, [pc, #136]	; (800130c <HAL_I2C_Mem_Read+0x1c4>)
 8001282:	f045 7200 	orr.w	r2, r5, #33554432	; 0x2000000
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001286:	f04f 0eff 	mov.w	lr, #255	; 0xff
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800128a:	2800      	cmp	r0, #0
 800128c:	d1a3      	bne.n	80011d6 <HAL_I2C_Mem_Read+0x8e>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800128e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001290:	b29b      	uxth	r3, r3
 8001292:	4573      	cmp	r3, lr
 8001294:	d907      	bls.n	80012a6 <HAL_I2C_Mem_Read+0x15e>
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001296:	6822      	ldr	r2, [r4, #0]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001298:	f8a4 e028 	strh.w	lr, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800129c:	6853      	ldr	r3, [r2, #4]
 800129e:	403b      	ands	r3, r7
 80012a0:	4333      	orrs	r3, r6
 80012a2:	6053      	str	r3, [r2, #4]
 80012a4:	e7c3      	b.n	800122e <HAL_I2C_Mem_Read+0xe6>
 80012a6:	6820      	ldr	r0, [r4, #0]
          hi2c->XferSize = hi2c->XferCount;
 80012a8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80012aa:	6841      	ldr	r1, [r0, #4]
          hi2c->XferSize = hi2c->XferCount;
 80012ac:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80012ae:	4039      	ands	r1, r7
          hi2c->XferSize = hi2c->XferCount;
 80012b0:	8523      	strh	r3, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80012b2:	b2df      	uxtb	r7, r3
 80012b4:	ea42 0301 	orr.w	r3, r2, r1
 80012b8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80012bc:	6043      	str	r3, [r0, #4]
 80012be:	e7b6      	b.n	800122e <HAL_I2C_Mem_Read+0xe6>
 80012c0:	6825      	ldr	r5, [r4, #0]
 80012c2:	f3c9 0109 	ubfx	r1, r9, #0, #10
      hi2c->XferSize = hi2c->XferCount;
 80012c6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80012c8:	4e0d      	ldr	r6, [pc, #52]	; (8001300 <HAL_I2C_Mem_Read+0x1b8>)
 80012ca:	6868      	ldr	r0, [r5, #4]
      hi2c->XferSize = hi2c->XferCount;
 80012cc:	b292      	uxth	r2, r2
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80012ce:	4b10      	ldr	r3, [pc, #64]	; (8001310 <HAL_I2C_Mem_Read+0x1c8>)
 80012d0:	4030      	ands	r0, r6
      hi2c->XferSize = hi2c->XferCount;
 80012d2:	8522      	strh	r2, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80012d4:	430b      	orrs	r3, r1
 80012d6:	b2d2      	uxtb	r2, r2
 80012d8:	4303      	orrs	r3, r0
 80012da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80012de:	606b      	str	r3, [r5, #4]
 80012e0:	e7a1      	b.n	8001226 <HAL_I2C_Mem_Read+0xde>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80012e2:	6823      	ldr	r3, [r4, #0]
 80012e4:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 80012e6:	4d0b      	ldr	r5, [pc, #44]	; (8001314 <HAL_I2C_Mem_Read+0x1cc>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80012e8:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80012ea:	685a      	ldr	r2, [r3, #4]
 80012ec:	402a      	ands	r2, r5
 80012ee:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80012f0:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80012f4:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80012f8:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 80012fc:	e72e      	b.n	800115c <HAL_I2C_Mem_Read+0x14>
 80012fe:	bf00      	nop
 8001300:	fc009800 	.word	0xfc009800
 8001304:	81ff2400 	.word	0x81ff2400
 8001308:	01ff0000 	.word	0x01ff0000
 800130c:	fc009c00 	.word	0xfc009c00
 8001310:	82002400 	.word	0x82002400
 8001314:	fe00e800 	.word	0xfe00e800

08001318 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001318:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800131c:	b2db      	uxtb	r3, r3
 800131e:	2b20      	cmp	r3, #32
 8001320:	d001      	beq.n	8001326 <HAL_I2CEx_ConfigAnalogFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001322:	2002      	movs	r0, #2
 8001324:	4770      	bx	lr
 8001326:	4602      	mov	r2, r0
    __HAL_LOCK(hi2c);
 8001328:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 800132c:	2801      	cmp	r0, #1
 800132e:	d0f8      	beq.n	8001322 <HAL_I2CEx_ConfigAnalogFilter+0xa>
    hi2c->State = HAL_I2C_STATE_BUSY;
 8001330:	2024      	movs	r0, #36	; 0x24
{
 8001332:	b470      	push	{r4, r5, r6}
    __HAL_I2C_DISABLE(hi2c);
 8001334:	6814      	ldr	r4, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8001336:	2600      	movs	r6, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 8001338:	f882 0041 	strb.w	r0, [r2, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 800133c:	6825      	ldr	r5, [r4, #0]
    return HAL_OK;
 800133e:	4630      	mov	r0, r6
    __HAL_I2C_DISABLE(hi2c);
 8001340:	f025 0501 	bic.w	r5, r5, #1
 8001344:	6025      	str	r5, [r4, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001346:	6825      	ldr	r5, [r4, #0]
 8001348:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 800134c:	6025      	str	r5, [r4, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 800134e:	6825      	ldr	r5, [r4, #0]
 8001350:	4329      	orrs	r1, r5
 8001352:	6021      	str	r1, [r4, #0]
    __HAL_I2C_ENABLE(hi2c);
 8001354:	6821      	ldr	r1, [r4, #0]
 8001356:	f041 0101 	orr.w	r1, r1, #1
 800135a:	6021      	str	r1, [r4, #0]
    __HAL_UNLOCK(hi2c);
 800135c:	f882 6040 	strb.w	r6, [r2, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8001360:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
  }
}
 8001364:	bc70      	pop	{r4, r5, r6}
 8001366:	4770      	bx	lr

08001368 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001368:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800136c:	b2db      	uxtb	r3, r3
 800136e:	2b20      	cmp	r3, #32
 8001370:	d001      	beq.n	8001376 <HAL_I2CEx_ConfigDigitalFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001372:	2002      	movs	r0, #2
 8001374:	4770      	bx	lr
 8001376:	4602      	mov	r2, r0
    __HAL_LOCK(hi2c);
 8001378:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 800137c:	2801      	cmp	r0, #1
 800137e:	d0f8      	beq.n	8001372 <HAL_I2CEx_ConfigDigitalFilter+0xa>
    hi2c->State = HAL_I2C_STATE_BUSY;
 8001380:	2024      	movs	r0, #36	; 0x24
{
 8001382:	b470      	push	{r4, r5, r6}
    __HAL_I2C_DISABLE(hi2c);
 8001384:	6814      	ldr	r4, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8001386:	2600      	movs	r6, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 8001388:	f882 0041 	strb.w	r0, [r2, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 800138c:	6825      	ldr	r5, [r4, #0]
    return HAL_OK;
 800138e:	4630      	mov	r0, r6
    __HAL_I2C_DISABLE(hi2c);
 8001390:	f025 0501 	bic.w	r5, r5, #1
 8001394:	6025      	str	r5, [r4, #0]
    tmpreg = hi2c->Instance->CR1;
 8001396:	6825      	ldr	r5, [r4, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8001398:	f425 6570 	bic.w	r5, r5, #3840	; 0xf00
    tmpreg |= DigitalFilter << 8U;
 800139c:	ea45 2101 	orr.w	r1, r5, r1, lsl #8
    hi2c->Instance->CR1 = tmpreg;
 80013a0:	6021      	str	r1, [r4, #0]
    __HAL_I2C_ENABLE(hi2c);
 80013a2:	6821      	ldr	r1, [r4, #0]
 80013a4:	f041 0101 	orr.w	r1, r1, #1
 80013a8:	6021      	str	r1, [r4, #0]
    __HAL_UNLOCK(hi2c);
 80013aa:	f882 6040 	strb.w	r6, [r2, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 80013ae:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
  }
}
 80013b2:	bc70      	pop	{r4, r5, r6}
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop

080013b8 <HAL_IWDG_Init>:
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if(hiwdg == NULL)
 80013b8:	b308      	cbz	r0, 80013fe <HAL_IWDG_Init+0x46>
{
 80013ba:	b538      	push	{r3, r4, r5, lr}
 80013bc:	4604      	mov	r4, r0
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 80013be:	6803      	ldr	r3, [r0, #0]
 80013c0:	f64c 45cc 	movw	r5, #52428	; 0xcccc

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80013c4:	f245 5055 	movw	r0, #21845	; 0x5555

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80013c8:	6861      	ldr	r1, [r4, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80013ca:	68a2      	ldr	r2, [r4, #8]
  __HAL_IWDG_START(hiwdg);
 80013cc:	601d      	str	r5, [r3, #0]
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80013ce:	6018      	str	r0, [r3, #0]
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80013d0:	6059      	str	r1, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80013d2:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80013d4:	f7ff f8fe 	bl	80005d4 <HAL_GetTick>
 80013d8:	4605      	mov	r5, r0

   /* Wait for register to be updated */
  while(hiwdg->Instance->SR != RESET)
 80013da:	e004      	b.n	80013e6 <HAL_IWDG_Init+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > HAL_IWDG_DEFAULT_TIMEOUT)
 80013dc:	f7ff f8fa 	bl	80005d4 <HAL_GetTick>
 80013e0:	1b40      	subs	r0, r0, r5
 80013e2:	2830      	cmp	r0, #48	; 0x30
 80013e4:	d809      	bhi.n	80013fa <HAL_IWDG_Init+0x42>
  while(hiwdg->Instance->SR != RESET)
 80013e6:	6823      	ldr	r3, [r4, #0]
 80013e8:	68d8      	ldr	r0, [r3, #12]
 80013ea:	2800      	cmp	r0, #0
 80013ec:	d1f6      	bne.n	80013dc <HAL_IWDG_Init+0x24>
    }
  }

  /* If window parameter is different than current value, modify window 
  register */
  if(hiwdg->Instance->WINR != hiwdg->Init.Window)
 80013ee:	68e2      	ldr	r2, [r4, #12]
 80013f0:	6919      	ldr	r1, [r3, #16]
 80013f2:	4291      	cmp	r1, r2
 80013f4:	d005      	beq.n	8001402 <HAL_IWDG_Init+0x4a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing 
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80013f6:	611a      	str	r2, [r3, #16]
 80013f8:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 80013fa:	2003      	movs	r0, #3
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
}
 80013fc:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80013fe:	2001      	movs	r0, #1
 8001400:	4770      	bx	lr
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001402:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	bd38      	pop	{r3, r4, r5, pc}
 800140a:	bf00      	nop

0800140c <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800140c:	6803      	ldr	r3, [r0, #0]
 800140e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa

  /* Return function status */
  return HAL_OK;
}
 8001412:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001414:	601a      	str	r2, [r3, #0]
}
 8001416:	4770      	bx	lr

08001418 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8001418:	4a1b      	ldr	r2, [pc, #108]	; (8001488 <HAL_PWREx_EnableOverDrive+0x70>)
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800141a:	4b1c      	ldr	r3, [pc, #112]	; (800148c <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800141c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800141e:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
{
 8001422:	b530      	push	{r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8001424:	6411      	str	r1, [r2, #64]	; 0x40
{
 8001426:	b083      	sub	sp, #12
  __HAL_RCC_PWR_CLK_ENABLE();
 8001428:	6c12      	ldr	r2, [r2, #64]	; 0x40

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800142a:	461c      	mov	r4, r3
  __HAL_RCC_PWR_CLK_ENABLE();
 800142c:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8001430:	9201      	str	r2, [sp, #4]
 8001432:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800143a:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800143c:	f7ff f8ca 	bl	80005d4 <HAL_GetTick>
 8001440:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001442:	e005      	b.n	8001450 <HAL_PWREx_EnableOverDrive+0x38>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001444:	f7ff f8c6 	bl	80005d4 <HAL_GetTick>
 8001448:	1b40      	subs	r0, r0, r5
 800144a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800144e:	d817      	bhi.n	8001480 <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001450:	6863      	ldr	r3, [r4, #4]
 8001452:	03da      	lsls	r2, r3, #15
 8001454:	d5f6      	bpl.n	8001444 <HAL_PWREx_EnableOverDrive+0x2c>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001456:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001458:	4d0c      	ldr	r5, [pc, #48]	; (800148c <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800145a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800145e:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8001460:	f7ff f8b8 	bl	80005d4 <HAL_GetTick>
 8001464:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001466:	e005      	b.n	8001474 <HAL_PWREx_EnableOverDrive+0x5c>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001468:	f7ff f8b4 	bl	80005d4 <HAL_GetTick>
 800146c:	1b00      	subs	r0, r0, r4
 800146e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001472:	d805      	bhi.n	8001480 <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001474:	686b      	ldr	r3, [r5, #4]
 8001476:	039b      	lsls	r3, r3, #14
 8001478:	d5f6      	bpl.n	8001468 <HAL_PWREx_EnableOverDrive+0x50>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 800147a:	2000      	movs	r0, #0
}
 800147c:	b003      	add	sp, #12
 800147e:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 8001480:	2003      	movs	r0, #3
}
 8001482:	b003      	add	sp, #12
 8001484:	bd30      	pop	{r4, r5, pc}
 8001486:	bf00      	nop
 8001488:	40023800 	.word	0x40023800
 800148c:	40007000 	.word	0x40007000

08001490 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001490:	2800      	cmp	r0, #0
 8001492:	f000 81d0 	beq.w	8001836 <HAL_RCC_OscConfig+0x3a6>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001496:	6803      	ldr	r3, [r0, #0]
{
 8001498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800149c:	07dd      	lsls	r5, r3, #31
{
 800149e:	b082      	sub	sp, #8
 80014a0:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014a2:	d530      	bpl.n	8001506 <HAL_RCC_OscConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80014a4:	49aa      	ldr	r1, [pc, #680]	; (8001750 <HAL_RCC_OscConfig+0x2c0>)
 80014a6:	688a      	ldr	r2, [r1, #8]
 80014a8:	f002 020c 	and.w	r2, r2, #12
 80014ac:	2a04      	cmp	r2, #4
 80014ae:	f000 8119 	beq.w	80016e4 <HAL_RCC_OscConfig+0x254>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014b2:	688a      	ldr	r2, [r1, #8]
 80014b4:	f002 020c 	and.w	r2, r2, #12
 80014b8:	2a08      	cmp	r2, #8
 80014ba:	f000 810f 	beq.w	80016dc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014be:	6863      	ldr	r3, [r4, #4]
 80014c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014c4:	f000 8152 	beq.w	800176c <HAL_RCC_OscConfig+0x2dc>
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	f000 80db 	beq.w	8001684 <HAL_RCC_OscConfig+0x1f4>
 80014ce:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014d2:	4b9f      	ldr	r3, [pc, #636]	; (8001750 <HAL_RCC_OscConfig+0x2c0>)
 80014d4:	681a      	ldr	r2, [r3, #0]
 80014d6:	f000 81a6 	beq.w	8001826 <HAL_RCC_OscConfig+0x396>
 80014da:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80014e6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014e8:	f7ff f874 	bl	80005d4 <HAL_GetTick>

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ec:	4d98      	ldr	r5, [pc, #608]	; (8001750 <HAL_RCC_OscConfig+0x2c0>)
        tickstart = HAL_GetTick();
 80014ee:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014f0:	e005      	b.n	80014fe <HAL_RCC_OscConfig+0x6e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014f2:	f7ff f86f 	bl	80005d4 <HAL_GetTick>
 80014f6:	1b80      	subs	r0, r0, r6
 80014f8:	2864      	cmp	r0, #100	; 0x64
 80014fa:	f200 80eb 	bhi.w	80016d4 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014fe:	682b      	ldr	r3, [r5, #0]
 8001500:	039a      	lsls	r2, r3, #14
 8001502:	d5f6      	bpl.n	80014f2 <HAL_RCC_OscConfig+0x62>
 8001504:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001506:	079f      	lsls	r7, r3, #30
 8001508:	d529      	bpl.n	800155e <HAL_RCC_OscConfig+0xce>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800150a:	4a91      	ldr	r2, [pc, #580]	; (8001750 <HAL_RCC_OscConfig+0x2c0>)
 800150c:	6891      	ldr	r1, [r2, #8]
 800150e:	f011 0f0c 	tst.w	r1, #12
 8001512:	f000 8082 	beq.w	800161a <HAL_RCC_OscConfig+0x18a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001516:	6891      	ldr	r1, [r2, #8]
 8001518:	f001 010c 	and.w	r1, r1, #12
 800151c:	2908      	cmp	r1, #8
 800151e:	d079      	beq.n	8001614 <HAL_RCC_OscConfig+0x184>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001520:	68e3      	ldr	r3, [r4, #12]
 8001522:	2b00      	cmp	r3, #0
 8001524:	f000 8109 	beq.w	800173a <HAL_RCC_OscConfig+0x2aa>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001528:	4b89      	ldr	r3, [pc, #548]	; (8001750 <HAL_RCC_OscConfig+0x2c0>)
 800152a:	681a      	ldr	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800152c:	461d      	mov	r5, r3
        __HAL_RCC_HSI_ENABLE();
 800152e:	f042 0201 	orr.w	r2, r2, #1
 8001532:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001534:	f7ff f84e 	bl	80005d4 <HAL_GetTick>
 8001538:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800153a:	e005      	b.n	8001548 <HAL_RCC_OscConfig+0xb8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800153c:	f7ff f84a 	bl	80005d4 <HAL_GetTick>
 8001540:	1b80      	subs	r0, r0, r6
 8001542:	2802      	cmp	r0, #2
 8001544:	f200 80c6 	bhi.w	80016d4 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001548:	682b      	ldr	r3, [r5, #0]
 800154a:	0798      	lsls	r0, r3, #30
 800154c:	d5f6      	bpl.n	800153c <HAL_RCC_OscConfig+0xac>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800154e:	682b      	ldr	r3, [r5, #0]
 8001550:	6922      	ldr	r2, [r4, #16]
 8001552:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001556:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800155a:	602b      	str	r3, [r5, #0]
 800155c:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800155e:	071a      	lsls	r2, r3, #28
 8001560:	d41f      	bmi.n	80015a2 <HAL_RCC_OscConfig+0x112>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001562:	075d      	lsls	r5, r3, #29
 8001564:	d536      	bpl.n	80015d4 <HAL_RCC_OscConfig+0x144>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001566:	4b7a      	ldr	r3, [pc, #488]	; (8001750 <HAL_RCC_OscConfig+0x2c0>)
 8001568:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800156a:	00d0      	lsls	r0, r2, #3
 800156c:	d573      	bpl.n	8001656 <HAL_RCC_OscConfig+0x1c6>
  FlagStatus pwrclkchanged = RESET;
 800156e:	2500      	movs	r5, #0
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001570:	4b78      	ldr	r3, [pc, #480]	; (8001754 <HAL_RCC_OscConfig+0x2c4>)
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	05d1      	lsls	r1, r2, #23
 8001576:	f140 809c 	bpl.w	80016b2 <HAL_RCC_OscConfig+0x222>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800157a:	68a3      	ldr	r3, [r4, #8]
 800157c:	2b01      	cmp	r3, #1
 800157e:	f000 80fb 	beq.w	8001778 <HAL_RCC_OscConfig+0x2e8>
 8001582:	2b00      	cmp	r3, #0
 8001584:	f000 80b8 	beq.w	80016f8 <HAL_RCC_OscConfig+0x268>
 8001588:	2b05      	cmp	r3, #5
 800158a:	4b71      	ldr	r3, [pc, #452]	; (8001750 <HAL_RCC_OscConfig+0x2c0>)
 800158c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800158e:	f000 810c 	beq.w	80017aa <HAL_RCC_OscConfig+0x31a>
 8001592:	f022 0201 	bic.w	r2, r2, #1
 8001596:	671a      	str	r2, [r3, #112]	; 0x70
 8001598:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800159a:	f022 0204 	bic.w	r2, r2, #4
 800159e:	671a      	str	r2, [r3, #112]	; 0x70
 80015a0:	e0ef      	b.n	8001782 <HAL_RCC_OscConfig+0x2f2>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80015a2:	6963      	ldr	r3, [r4, #20]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d043      	beq.n	8001630 <HAL_RCC_OscConfig+0x1a0>
      __HAL_RCC_LSI_ENABLE();
 80015a8:	4b69      	ldr	r3, [pc, #420]	; (8001750 <HAL_RCC_OscConfig+0x2c0>)
 80015aa:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015ac:	461d      	mov	r5, r3
      __HAL_RCC_LSI_ENABLE();
 80015ae:	f042 0201 	orr.w	r2, r2, #1
 80015b2:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 80015b4:	f7ff f80e 	bl	80005d4 <HAL_GetTick>
 80015b8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015ba:	e005      	b.n	80015c8 <HAL_RCC_OscConfig+0x138>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015bc:	f7ff f80a 	bl	80005d4 <HAL_GetTick>
 80015c0:	1b80      	subs	r0, r0, r6
 80015c2:	2802      	cmp	r0, #2
 80015c4:	f200 8086 	bhi.w	80016d4 <HAL_RCC_OscConfig+0x244>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015c8:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80015ca:	079b      	lsls	r3, r3, #30
 80015cc:	d5f6      	bpl.n	80015bc <HAL_RCC_OscConfig+0x12c>
 80015ce:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015d0:	075d      	lsls	r5, r3, #29
 80015d2:	d4c8      	bmi.n	8001566 <HAL_RCC_OscConfig+0xd6>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015d4:	69a2      	ldr	r2, [r4, #24]
 80015d6:	b1ca      	cbz	r2, 800160c <HAL_RCC_OscConfig+0x17c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015d8:	4b5d      	ldr	r3, [pc, #372]	; (8001750 <HAL_RCC_OscConfig+0x2c0>)
 80015da:	6899      	ldr	r1, [r3, #8]
 80015dc:	f001 010c 	and.w	r1, r1, #12
 80015e0:	2908      	cmp	r1, #8
 80015e2:	d021      	beq.n	8001628 <HAL_RCC_OscConfig+0x198>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015e4:	2a02      	cmp	r2, #2
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015e6:	681a      	ldr	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015e8:	f000 80e7 	beq.w	80017ba <HAL_RCC_OscConfig+0x32a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015ec:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015f0:	461c      	mov	r4, r3
        __HAL_RCC_PLL_DISABLE();
 80015f2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80015f4:	f7fe ffee 	bl	80005d4 <HAL_GetTick>
 80015f8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015fa:	e004      	b.n	8001606 <HAL_RCC_OscConfig+0x176>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015fc:	f7fe ffea 	bl	80005d4 <HAL_GetTick>
 8001600:	1b40      	subs	r0, r0, r5
 8001602:	2802      	cmp	r0, #2
 8001604:	d866      	bhi.n	80016d4 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001606:	6823      	ldr	r3, [r4, #0]
 8001608:	019b      	lsls	r3, r3, #6
 800160a:	d4f7      	bmi.n	80015fc <HAL_RCC_OscConfig+0x16c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 800160c:	2000      	movs	r0, #0
}
 800160e:	b002      	add	sp, #8
 8001610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001614:	6852      	ldr	r2, [r2, #4]
 8001616:	0256      	lsls	r6, r2, #9
 8001618:	d482      	bmi.n	8001520 <HAL_RCC_OscConfig+0x90>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800161a:	4a4d      	ldr	r2, [pc, #308]	; (8001750 <HAL_RCC_OscConfig+0x2c0>)
 800161c:	6812      	ldr	r2, [r2, #0]
 800161e:	0795      	lsls	r5, r2, #30
 8001620:	d524      	bpl.n	800166c <HAL_RCC_OscConfig+0x1dc>
 8001622:	68e2      	ldr	r2, [r4, #12]
 8001624:	2a01      	cmp	r2, #1
 8001626:	d021      	beq.n	800166c <HAL_RCC_OscConfig+0x1dc>
    return HAL_ERROR;
 8001628:	2001      	movs	r0, #1
}
 800162a:	b002      	add	sp, #8
 800162c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8001630:	4b47      	ldr	r3, [pc, #284]	; (8001750 <HAL_RCC_OscConfig+0x2c0>)
 8001632:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001634:	461d      	mov	r5, r3
      __HAL_RCC_LSI_DISABLE();
 8001636:	f022 0201 	bic.w	r2, r2, #1
 800163a:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 800163c:	f7fe ffca 	bl	80005d4 <HAL_GetTick>
 8001640:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001642:	e004      	b.n	800164e <HAL_RCC_OscConfig+0x1be>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001644:	f7fe ffc6 	bl	80005d4 <HAL_GetTick>
 8001648:	1b80      	subs	r0, r0, r6
 800164a:	2802      	cmp	r0, #2
 800164c:	d842      	bhi.n	80016d4 <HAL_RCC_OscConfig+0x244>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800164e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001650:	079f      	lsls	r7, r3, #30
 8001652:	d4f7      	bmi.n	8001644 <HAL_RCC_OscConfig+0x1b4>
 8001654:	e7bb      	b.n	80015ce <HAL_RCC_OscConfig+0x13e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001656:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 8001658:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800165a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800165e:	641a      	str	r2, [r3, #64]	; 0x40
 8001660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001662:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001666:	9301      	str	r3, [sp, #4]
 8001668:	9b01      	ldr	r3, [sp, #4]
 800166a:	e781      	b.n	8001570 <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800166c:	4938      	ldr	r1, [pc, #224]	; (8001750 <HAL_RCC_OscConfig+0x2c0>)
 800166e:	6920      	ldr	r0, [r4, #16]
 8001670:	680a      	ldr	r2, [r1, #0]
 8001672:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001676:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 800167a:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800167c:	071a      	lsls	r2, r3, #28
 800167e:	f57f af70 	bpl.w	8001562 <HAL_RCC_OscConfig+0xd2>
 8001682:	e78e      	b.n	80015a2 <HAL_RCC_OscConfig+0x112>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001684:	4b32      	ldr	r3, [pc, #200]	; (8001750 <HAL_RCC_OscConfig+0x2c0>)
 8001686:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001688:	461d      	mov	r5, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800168a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001696:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001698:	f7fe ff9c 	bl	80005d4 <HAL_GetTick>
 800169c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800169e:	e004      	b.n	80016aa <HAL_RCC_OscConfig+0x21a>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016a0:	f7fe ff98 	bl	80005d4 <HAL_GetTick>
 80016a4:	1b80      	subs	r0, r0, r6
 80016a6:	2864      	cmp	r0, #100	; 0x64
 80016a8:	d814      	bhi.n	80016d4 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016aa:	682b      	ldr	r3, [r5, #0]
 80016ac:	039b      	lsls	r3, r3, #14
 80016ae:	d4f7      	bmi.n	80016a0 <HAL_RCC_OscConfig+0x210>
 80016b0:	e728      	b.n	8001504 <HAL_RCC_OscConfig+0x74>
      PWR->CR1 |= PWR_CR1_DBP;
 80016b2:	681a      	ldr	r2, [r3, #0]
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016b4:	461e      	mov	r6, r3
      PWR->CR1 |= PWR_CR1_DBP;
 80016b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80016ba:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80016bc:	f7fe ff8a 	bl	80005d4 <HAL_GetTick>
 80016c0:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016c2:	6833      	ldr	r3, [r6, #0]
 80016c4:	05da      	lsls	r2, r3, #23
 80016c6:	f53f af58 	bmi.w	800157a <HAL_RCC_OscConfig+0xea>
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80016ca:	f7fe ff83 	bl	80005d4 <HAL_GetTick>
 80016ce:	1bc0      	subs	r0, r0, r7
 80016d0:	2864      	cmp	r0, #100	; 0x64
 80016d2:	d9f6      	bls.n	80016c2 <HAL_RCC_OscConfig+0x232>
            return HAL_TIMEOUT;
 80016d4:	2003      	movs	r0, #3
}
 80016d6:	b002      	add	sp, #8
 80016d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016dc:	684a      	ldr	r2, [r1, #4]
 80016de:	0250      	lsls	r0, r2, #9
 80016e0:	f57f aeed 	bpl.w	80014be <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016e4:	4a1a      	ldr	r2, [pc, #104]	; (8001750 <HAL_RCC_OscConfig+0x2c0>)
 80016e6:	6812      	ldr	r2, [r2, #0]
 80016e8:	0391      	lsls	r1, r2, #14
 80016ea:	f57f af0c 	bpl.w	8001506 <HAL_RCC_OscConfig+0x76>
 80016ee:	6862      	ldr	r2, [r4, #4]
 80016f0:	2a00      	cmp	r2, #0
 80016f2:	f47f af08 	bne.w	8001506 <HAL_RCC_OscConfig+0x76>
 80016f6:	e797      	b.n	8001628 <HAL_RCC_OscConfig+0x198>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016f8:	4b15      	ldr	r3, [pc, #84]	; (8001750 <HAL_RCC_OscConfig+0x2c0>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016fa:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016fe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001700:	461e      	mov	r6, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001702:	f022 0201 	bic.w	r2, r2, #1
 8001706:	671a      	str	r2, [r3, #112]	; 0x70
 8001708:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800170a:	f022 0204 	bic.w	r2, r2, #4
 800170e:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001710:	f7fe ff60 	bl	80005d4 <HAL_GetTick>
 8001714:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001716:	e004      	b.n	8001722 <HAL_RCC_OscConfig+0x292>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001718:	f7fe ff5c 	bl	80005d4 <HAL_GetTick>
 800171c:	1bc0      	subs	r0, r0, r7
 800171e:	4540      	cmp	r0, r8
 8001720:	d8d8      	bhi.n	80016d4 <HAL_RCC_OscConfig+0x244>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001722:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8001724:	0798      	lsls	r0, r3, #30
 8001726:	d4f7      	bmi.n	8001718 <HAL_RCC_OscConfig+0x288>
    if(pwrclkchanged == SET)
 8001728:	2d00      	cmp	r5, #0
 800172a:	f43f af53 	beq.w	80015d4 <HAL_RCC_OscConfig+0x144>
      __HAL_RCC_PWR_CLK_DISABLE();
 800172e:	4a08      	ldr	r2, [pc, #32]	; (8001750 <HAL_RCC_OscConfig+0x2c0>)
 8001730:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001732:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001736:	6413      	str	r3, [r2, #64]	; 0x40
 8001738:	e74c      	b.n	80015d4 <HAL_RCC_OscConfig+0x144>
        __HAL_RCC_HSI_DISABLE();
 800173a:	4b05      	ldr	r3, [pc, #20]	; (8001750 <HAL_RCC_OscConfig+0x2c0>)
 800173c:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800173e:	461d      	mov	r5, r3
        __HAL_RCC_HSI_DISABLE();
 8001740:	f022 0201 	bic.w	r2, r2, #1
 8001744:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001746:	f7fe ff45 	bl	80005d4 <HAL_GetTick>
 800174a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800174c:	e009      	b.n	8001762 <HAL_RCC_OscConfig+0x2d2>
 800174e:	bf00      	nop
 8001750:	40023800 	.word	0x40023800
 8001754:	40007000 	.word	0x40007000
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001758:	f7fe ff3c 	bl	80005d4 <HAL_GetTick>
 800175c:	1b80      	subs	r0, r0, r6
 800175e:	2802      	cmp	r0, #2
 8001760:	d8b8      	bhi.n	80016d4 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001762:	682b      	ldr	r3, [r5, #0]
 8001764:	0799      	lsls	r1, r3, #30
 8001766:	d4f7      	bmi.n	8001758 <HAL_RCC_OscConfig+0x2c8>
 8001768:	6823      	ldr	r3, [r4, #0]
 800176a:	e6f8      	b.n	800155e <HAL_RCC_OscConfig+0xce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800176c:	4a33      	ldr	r2, [pc, #204]	; (800183c <HAL_RCC_OscConfig+0x3ac>)
 800176e:	6813      	ldr	r3, [r2, #0]
 8001770:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001774:	6013      	str	r3, [r2, #0]
 8001776:	e6b7      	b.n	80014e8 <HAL_RCC_OscConfig+0x58>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001778:	4a30      	ldr	r2, [pc, #192]	; (800183c <HAL_RCC_OscConfig+0x3ac>)
 800177a:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800177c:	f043 0301 	orr.w	r3, r3, #1
 8001780:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001782:	f7fe ff27 	bl	80005d4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001786:	4e2d      	ldr	r6, [pc, #180]	; (800183c <HAL_RCC_OscConfig+0x3ac>)
      tickstart = HAL_GetTick();
 8001788:	4680      	mov	r8, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800178a:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800178e:	e005      	b.n	800179c <HAL_RCC_OscConfig+0x30c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001790:	f7fe ff20 	bl	80005d4 <HAL_GetTick>
 8001794:	eba0 0008 	sub.w	r0, r0, r8
 8001798:	42b8      	cmp	r0, r7
 800179a:	d89b      	bhi.n	80016d4 <HAL_RCC_OscConfig+0x244>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800179c:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800179e:	079b      	lsls	r3, r3, #30
 80017a0:	d5f6      	bpl.n	8001790 <HAL_RCC_OscConfig+0x300>
    if(pwrclkchanged == SET)
 80017a2:	2d00      	cmp	r5, #0
 80017a4:	f43f af16 	beq.w	80015d4 <HAL_RCC_OscConfig+0x144>
 80017a8:	e7c1      	b.n	800172e <HAL_RCC_OscConfig+0x29e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017aa:	f042 0204 	orr.w	r2, r2, #4
 80017ae:	671a      	str	r2, [r3, #112]	; 0x70
 80017b0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80017b2:	f042 0201 	orr.w	r2, r2, #1
 80017b6:	671a      	str	r2, [r3, #112]	; 0x70
 80017b8:	e7e3      	b.n	8001782 <HAL_RCC_OscConfig+0x2f2>
        __HAL_RCC_PLL_DISABLE();
 80017ba:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017be:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 80017c0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80017c2:	f7fe ff07 	bl	80005d4 <HAL_GetTick>
 80017c6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017c8:	e005      	b.n	80017d6 <HAL_RCC_OscConfig+0x346>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017ca:	f7fe ff03 	bl	80005d4 <HAL_GetTick>
 80017ce:	1b80      	subs	r0, r0, r6
 80017d0:	2802      	cmp	r0, #2
 80017d2:	f63f af7f 	bhi.w	80016d4 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017d6:	682b      	ldr	r3, [r5, #0]
 80017d8:	0199      	lsls	r1, r3, #6
 80017da:	d4f6      	bmi.n	80017ca <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017dc:	6a22      	ldr	r2, [r4, #32]
 80017de:	69e3      	ldr	r3, [r4, #28]
 80017e0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80017e2:	4313      	orrs	r3, r2
 80017e4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80017e6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80017e8:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 80017ec:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80017ee:	0852      	lsrs	r2, r2, #1
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017f0:	4c12      	ldr	r4, [pc, #72]	; (800183c <HAL_RCC_OscConfig+0x3ac>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017f2:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80017f6:	3a01      	subs	r2, #1
 80017f8:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 80017fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001800:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001802:	682b      	ldr	r3, [r5, #0]
 8001804:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001808:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800180a:	f7fe fee3 	bl	80005d4 <HAL_GetTick>
 800180e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001810:	e005      	b.n	800181e <HAL_RCC_OscConfig+0x38e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001812:	f7fe fedf 	bl	80005d4 <HAL_GetTick>
 8001816:	1b40      	subs	r0, r0, r5
 8001818:	2802      	cmp	r0, #2
 800181a:	f63f af5b 	bhi.w	80016d4 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800181e:	6823      	ldr	r3, [r4, #0]
 8001820:	019a      	lsls	r2, r3, #6
 8001822:	d5f6      	bpl.n	8001812 <HAL_RCC_OscConfig+0x382>
 8001824:	e6f2      	b.n	800160c <HAL_RCC_OscConfig+0x17c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001826:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001832:	601a      	str	r2, [r3, #0]
 8001834:	e658      	b.n	80014e8 <HAL_RCC_OscConfig+0x58>
    return HAL_ERROR;
 8001836:	2001      	movs	r0, #1
}
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	40023800 	.word	0x40023800

08001840 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001840:	4916      	ldr	r1, [pc, #88]	; (800189c <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8001842:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001844:	688b      	ldr	r3, [r1, #8]
 8001846:	f003 030c 	and.w	r3, r3, #12
 800184a:	2b04      	cmp	r3, #4
 800184c:	d01b      	beq.n	8001886 <HAL_RCC_GetSysClockFreq+0x46>
 800184e:	2b08      	cmp	r3, #8
 8001850:	d117      	bne.n	8001882 <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001852:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001854:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001856:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800185a:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800185c:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
 8001860:	d113      	bne.n	800188a <HAL_RCC_GetSysClockFreq+0x4a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001862:	480f      	ldr	r0, [pc, #60]	; (80018a0 <HAL_RCC_GetSysClockFreq+0x60>)
 8001864:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001868:	fba1 0100 	umull	r0, r1, r1, r0
 800186c:	f7fe fce4 	bl	8000238 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8001870:	4b0a      	ldr	r3, [pc, #40]	; (800189c <HAL_RCC_GetSysClockFreq+0x5c>)
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001878:	3301      	adds	r3, #1
 800187a:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 800187c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001880:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8001882:	4807      	ldr	r0, [pc, #28]	; (80018a0 <HAL_RCC_GetSysClockFreq+0x60>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001884:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001886:	4807      	ldr	r0, [pc, #28]	; (80018a4 <HAL_RCC_GetSysClockFreq+0x64>)
 8001888:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800188a:	4806      	ldr	r0, [pc, #24]	; (80018a4 <HAL_RCC_GetSysClockFreq+0x64>)
 800188c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001890:	2300      	movs	r3, #0
 8001892:	fba1 0100 	umull	r0, r1, r1, r0
 8001896:	f7fe fccf 	bl	8000238 <__aeabi_uldivmod>
 800189a:	e7e9      	b.n	8001870 <HAL_RCC_GetSysClockFreq+0x30>
 800189c:	40023800 	.word	0x40023800
 80018a0:	00f42400 	.word	0x00f42400
 80018a4:	007a1200 	.word	0x007a1200

080018a8 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 80018a8:	b178      	cbz	r0, 80018ca <HAL_RCC_ClockConfig+0x22>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018aa:	4a4a      	ldr	r2, [pc, #296]	; (80019d4 <HAL_RCC_ClockConfig+0x12c>)
 80018ac:	6813      	ldr	r3, [r2, #0]
 80018ae:	f003 030f 	and.w	r3, r3, #15
 80018b2:	428b      	cmp	r3, r1
 80018b4:	d20b      	bcs.n	80018ce <HAL_RCC_ClockConfig+0x26>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018b6:	6813      	ldr	r3, [r2, #0]
 80018b8:	f023 030f 	bic.w	r3, r3, #15
 80018bc:	430b      	orrs	r3, r1
 80018be:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018c0:	6813      	ldr	r3, [r2, #0]
 80018c2:	f003 030f 	and.w	r3, r3, #15
 80018c6:	4299      	cmp	r1, r3
 80018c8:	d001      	beq.n	80018ce <HAL_RCC_ClockConfig+0x26>
    return HAL_ERROR;
 80018ca:	2001      	movs	r0, #1
}
 80018cc:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018ce:	6803      	ldr	r3, [r0, #0]
{
 80018d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018d4:	079d      	lsls	r5, r3, #30
 80018d6:	d514      	bpl.n	8001902 <HAL_RCC_ClockConfig+0x5a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018d8:	075c      	lsls	r4, r3, #29
 80018da:	d504      	bpl.n	80018e6 <HAL_RCC_ClockConfig+0x3e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018dc:	4c3e      	ldr	r4, [pc, #248]	; (80019d8 <HAL_RCC_ClockConfig+0x130>)
 80018de:	68a2      	ldr	r2, [r4, #8]
 80018e0:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 80018e4:	60a2      	str	r2, [r4, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018e6:	071a      	lsls	r2, r3, #28
 80018e8:	d504      	bpl.n	80018f4 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018ea:	4c3b      	ldr	r4, [pc, #236]	; (80019d8 <HAL_RCC_ClockConfig+0x130>)
 80018ec:	68a2      	ldr	r2, [r4, #8]
 80018ee:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 80018f2:	60a2      	str	r2, [r4, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018f4:	4c38      	ldr	r4, [pc, #224]	; (80019d8 <HAL_RCC_ClockConfig+0x130>)
 80018f6:	6885      	ldr	r5, [r0, #8]
 80018f8:	68a2      	ldr	r2, [r4, #8]
 80018fa:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80018fe:	432a      	orrs	r2, r5
 8001900:	60a2      	str	r2, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001902:	07df      	lsls	r7, r3, #31
 8001904:	4604      	mov	r4, r0
 8001906:	460d      	mov	r5, r1
 8001908:	d521      	bpl.n	800194e <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800190a:	6842      	ldr	r2, [r0, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800190c:	4b32      	ldr	r3, [pc, #200]	; (80019d8 <HAL_RCC_ClockConfig+0x130>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800190e:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001910:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001912:	d05b      	beq.n	80019cc <HAL_RCC_ClockConfig+0x124>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001914:	2a02      	cmp	r2, #2
 8001916:	d053      	beq.n	80019c0 <HAL_RCC_ClockConfig+0x118>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001918:	0799      	lsls	r1, r3, #30
 800191a:	d528      	bpl.n	800196e <HAL_RCC_ClockConfig+0xc6>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800191c:	492e      	ldr	r1, [pc, #184]	; (80019d8 <HAL_RCC_ClockConfig+0x130>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800191e:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001922:	688b      	ldr	r3, [r1, #8]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001924:	460e      	mov	r6, r1
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001926:	f023 0303 	bic.w	r3, r3, #3
 800192a:	4313      	orrs	r3, r2
 800192c:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800192e:	f7fe fe51 	bl	80005d4 <HAL_GetTick>
 8001932:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001934:	e004      	b.n	8001940 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001936:	f7fe fe4d 	bl	80005d4 <HAL_GetTick>
 800193a:	1bc0      	subs	r0, r0, r7
 800193c:	4540      	cmp	r0, r8
 800193e:	d842      	bhi.n	80019c6 <HAL_RCC_ClockConfig+0x11e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001940:	68b3      	ldr	r3, [r6, #8]
 8001942:	6862      	ldr	r2, [r4, #4]
 8001944:	f003 030c 	and.w	r3, r3, #12
 8001948:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800194c:	d1f3      	bne.n	8001936 <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800194e:	4a21      	ldr	r2, [pc, #132]	; (80019d4 <HAL_RCC_ClockConfig+0x12c>)
 8001950:	6813      	ldr	r3, [r2, #0]
 8001952:	f003 030f 	and.w	r3, r3, #15
 8001956:	429d      	cmp	r5, r3
 8001958:	d20c      	bcs.n	8001974 <HAL_RCC_ClockConfig+0xcc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800195a:	6813      	ldr	r3, [r2, #0]
 800195c:	f023 030f 	bic.w	r3, r3, #15
 8001960:	432b      	orrs	r3, r5
 8001962:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001964:	6813      	ldr	r3, [r2, #0]
 8001966:	f003 030f 	and.w	r3, r3, #15
 800196a:	429d      	cmp	r5, r3
 800196c:	d002      	beq.n	8001974 <HAL_RCC_ClockConfig+0xcc>
    return HAL_ERROR;
 800196e:	2001      	movs	r0, #1
 8001970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001974:	6823      	ldr	r3, [r4, #0]
 8001976:	075a      	lsls	r2, r3, #29
 8001978:	d506      	bpl.n	8001988 <HAL_RCC_ClockConfig+0xe0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800197a:	4917      	ldr	r1, [pc, #92]	; (80019d8 <HAL_RCC_ClockConfig+0x130>)
 800197c:	68e0      	ldr	r0, [r4, #12]
 800197e:	688a      	ldr	r2, [r1, #8]
 8001980:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8001984:	4302      	orrs	r2, r0
 8001986:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001988:	071b      	lsls	r3, r3, #28
 800198a:	d507      	bpl.n	800199c <HAL_RCC_ClockConfig+0xf4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800198c:	4a12      	ldr	r2, [pc, #72]	; (80019d8 <HAL_RCC_ClockConfig+0x130>)
 800198e:	6921      	ldr	r1, [r4, #16]
 8001990:	6893      	ldr	r3, [r2, #8]
 8001992:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001996:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800199a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800199c:	f7ff ff50 	bl	8001840 <HAL_RCC_GetSysClockFreq>
 80019a0:	4b0d      	ldr	r3, [pc, #52]	; (80019d8 <HAL_RCC_ClockConfig+0x130>)
 80019a2:	490e      	ldr	r1, [pc, #56]	; (80019dc <HAL_RCC_ClockConfig+0x134>)
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	4a0e      	ldr	r2, [pc, #56]	; (80019e0 <HAL_RCC_ClockConfig+0x138>)
 80019a8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80019ac:	5ccb      	ldrb	r3, [r1, r3]
 80019ae:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick (TICK_INT_PRIORITY);
 80019b2:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80019b4:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80019b6:	f7fe fdc7 	bl	8000548 <HAL_InitTick>
  return HAL_OK;
 80019ba:	2000      	movs	r0, #0
 80019bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019c0:	0198      	lsls	r0, r3, #6
 80019c2:	d4ab      	bmi.n	800191c <HAL_RCC_ClockConfig+0x74>
 80019c4:	e7d3      	b.n	800196e <HAL_RCC_ClockConfig+0xc6>
        return HAL_TIMEOUT;
 80019c6:	2003      	movs	r0, #3
}
 80019c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019cc:	039e      	lsls	r6, r3, #14
 80019ce:	d4a5      	bmi.n	800191c <HAL_RCC_ClockConfig+0x74>
 80019d0:	e7cd      	b.n	800196e <HAL_RCC_ClockConfig+0xc6>
 80019d2:	bf00      	nop
 80019d4:	40023c00 	.word	0x40023c00
 80019d8:	40023800 	.word	0x40023800
 80019dc:	0800769c 	.word	0x0800769c
 80019e0:	20000018 	.word	0x20000018

080019e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80019e4:	4b01      	ldr	r3, [pc, #4]	; (80019ec <HAL_RCC_GetHCLKFreq+0x8>)
}
 80019e6:	6818      	ldr	r0, [r3, #0]
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	20000018 	.word	0x20000018

080019f0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80019f0:	4b04      	ldr	r3, [pc, #16]	; (8001a04 <HAL_RCC_GetPCLK1Freq+0x14>)
 80019f2:	4a05      	ldr	r2, [pc, #20]	; (8001a08 <HAL_RCC_GetPCLK1Freq+0x18>)
 80019f4:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80019f6:	4905      	ldr	r1, [pc, #20]	; (8001a0c <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80019f8:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80019fc:	6808      	ldr	r0, [r1, #0]
 80019fe:	5cd3      	ldrb	r3, [r2, r3]
}
 8001a00:	40d8      	lsrs	r0, r3
 8001a02:	4770      	bx	lr
 8001a04:	40023800 	.word	0x40023800
 8001a08:	080076ac 	.word	0x080076ac
 8001a0c:	20000018 	.word	0x20000018

08001a10 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001a10:	4b04      	ldr	r3, [pc, #16]	; (8001a24 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001a12:	4a05      	ldr	r2, [pc, #20]	; (8001a28 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001a14:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8001a16:	4905      	ldr	r1, [pc, #20]	; (8001a2c <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001a18:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001a1c:	6808      	ldr	r0, [r1, #0]
 8001a1e:	5cd3      	ldrb	r3, [r2, r3]
}
 8001a20:	40d8      	lsrs	r0, r3
 8001a22:	4770      	bx	lr
 8001a24:	40023800 	.word	0x40023800
 8001a28:	080076ac 	.word	0x080076ac
 8001a2c:	20000018 	.word	0x20000018

08001a30 <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001a30:	6803      	ldr	r3, [r0, #0]
{
 8001a32:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001a36:	f013 0601 	ands.w	r6, r3, #1
{
 8001a3a:	b083      	sub	sp, #12
 8001a3c:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001a3e:	d00b      	beq.n	8001a58 <HAL_RCCEx_PeriphCLKConfig+0x28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001a40:	4a9f      	ldr	r2, [pc, #636]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001a42:	6891      	ldr	r1, [r2, #8]
 8001a44:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 8001a48:	6091      	str	r1, [r2, #8]
 8001a4a:	6b46      	ldr	r6, [r0, #52]	; 0x34
 8001a4c:	6891      	ldr	r1, [r2, #8]
 8001a4e:	4331      	orrs	r1, r6
    
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001a50:	fab6 f686 	clz	r6, r6
 8001a54:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001a56:	6091      	str	r1, [r2, #8]
      plli2sused = 1; 
    }
  }
  
  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001a58:	f413 2500 	ands.w	r5, r3, #524288	; 0x80000
 8001a5c:	d010      	beq.n	8001a80 <HAL_RCCEx_PeriphCLKConfig+0x50>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001a5e:	4998      	ldr	r1, [pc, #608]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001a60:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8001a62:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001a66:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001a6a:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001a6e:	ea42 0205 	orr.w	r2, r2, r5
 8001a72:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001a76:	f000 81c5 	beq.w	8001e04 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    {
      plli2sused = 1; 
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001a7a:	fab5 f585 	clz	r5, r5
 8001a7e:	096d      	lsrs	r5, r5, #5
      pllsaiused = 1; 
    }
  }
  
  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001a80:	02d9      	lsls	r1, r3, #11
 8001a82:	d510      	bpl.n	8001aa6 <HAL_RCCEx_PeriphCLKConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
    
    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001a84:	488e      	ldr	r0, [pc, #568]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001a86:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001a88:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001a8c:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001a90:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8001a94:	ea42 0201 	orr.w	r2, r2, r1
 8001a98:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001a9c:	f000 81b0 	beq.w	8001e00 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
      plli2sused = 1; 
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1; 
 8001aa0:	2900      	cmp	r1, #0
 8001aa2:	bf08      	it	eq
 8001aa4:	2501      	moveq	r5, #1
  }
  
  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {    
      plli2sused = 1; 
 8001aa6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8001aaa:	bf18      	it	ne
 8001aac:	2601      	movne	r6, #1
  }  
  
  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001aae:	069a      	lsls	r2, r3, #26
 8001ab0:	f100 815e 	bmi.w	8001d70 <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001ab4:	06da      	lsls	r2, r3, #27
 8001ab6:	d50c      	bpl.n	8001ad2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
    
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001ab8:	4a81      	ldr	r2, [pc, #516]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001aba:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8001abe:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8001ac2:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
 8001ac6:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8001aca:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001acc:	4301      	orrs	r1, r0
 8001ace:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }
  
  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001ad2:	045f      	lsls	r7, r3, #17
 8001ad4:	d508      	bpl.n	8001ae8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001ad6:	497a      	ldr	r1, [pc, #488]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001ad8:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8001ada:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001ade:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001ae2:	4302      	orrs	r2, r0
 8001ae4:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001ae8:	0418      	lsls	r0, r3, #16
 8001aea:	d508      	bpl.n	8001afe <HAL_RCCEx_PeriphCLKConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001aec:	4974      	ldr	r1, [pc, #464]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001aee:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8001af0:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001af4:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8001af8:	4302      	orrs	r2, r0
 8001afa:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001afe:	03d9      	lsls	r1, r3, #15
 8001b00:	d508      	bpl.n	8001b14 <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001b02:	496f      	ldr	r1, [pc, #444]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001b04:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001b06:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001b0a:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001b0e:	4302      	orrs	r2, r0
 8001b10:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
    
  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001b14:	039a      	lsls	r2, r3, #14
 8001b16:	d508      	bpl.n	8001b2a <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
    
    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001b18:	4969      	ldr	r1, [pc, #420]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001b1a:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8001b1c:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001b20:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8001b24:	4302      	orrs	r2, r0
 8001b26:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001b2a:	065f      	lsls	r7, r3, #25
 8001b2c:	d508      	bpl.n	8001b40 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001b2e:	4964      	ldr	r1, [pc, #400]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001b30:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8001b32:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001b36:	f022 0203 	bic.w	r2, r2, #3
 8001b3a:	4302      	orrs	r2, r0
 8001b3c:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001b40:	0618      	lsls	r0, r3, #24
 8001b42:	d508      	bpl.n	8001b56 <HAL_RCCEx_PeriphCLKConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001b44:	495e      	ldr	r1, [pc, #376]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001b46:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001b48:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001b4c:	f022 020c 	bic.w	r2, r2, #12
 8001b50:	4302      	orrs	r2, r0
 8001b52:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001b56:	05d9      	lsls	r1, r3, #23
 8001b58:	d508      	bpl.n	8001b6c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001b5a:	4959      	ldr	r1, [pc, #356]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001b5c:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8001b5e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001b62:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8001b66:	4302      	orrs	r2, r0
 8001b68:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001b6c:	059a      	lsls	r2, r3, #22
 8001b6e:	d508      	bpl.n	8001b82 <HAL_RCCEx_PeriphCLKConfig+0x152>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001b70:	4953      	ldr	r1, [pc, #332]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001b72:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8001b74:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001b78:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8001b7c:	4302      	orrs	r2, r0
 8001b7e:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001b82:	055f      	lsls	r7, r3, #21
 8001b84:	d508      	bpl.n	8001b98 <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001b86:	494e      	ldr	r1, [pc, #312]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001b88:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001b8a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001b8e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001b92:	4302      	orrs	r2, r0
 8001b94:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8001b98:	0518      	lsls	r0, r3, #20
 8001b9a:	d508      	bpl.n	8001bae <HAL_RCCEx_PeriphCLKConfig+0x17e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
    
    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8001b9c:	4948      	ldr	r1, [pc, #288]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001b9e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001ba0:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001ba4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001ba8:	4302      	orrs	r2, r0
 8001baa:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8001bae:	04d9      	lsls	r1, r3, #19
 8001bb0:	d508      	bpl.n	8001bc4 <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
    
    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8001bb2:	4943      	ldr	r1, [pc, #268]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001bb4:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8001bb6:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001bba:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001bbe:	4302      	orrs	r2, r0
 8001bc0:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8001bc4:	049a      	lsls	r2, r3, #18
 8001bc6:	d508      	bpl.n	8001bda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
    
    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8001bc8:	493d      	ldr	r1, [pc, #244]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001bca:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001bcc:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001bd0:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8001bd4:	4302      	orrs	r2, r0
 8001bd6:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001bda:	025f      	lsls	r7, r3, #9
 8001bdc:	d508      	bpl.n	8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001bde:	4938      	ldr	r1, [pc, #224]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001be0:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8001be2:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001be6:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8001bea:	4302      	orrs	r2, r0
 8001bec:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001bf0:	0298      	lsls	r0, r3, #10
 8001bf2:	d50c      	bpl.n	8001c0e <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
    
    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001bf4:	4932      	ldr	r1, [pc, #200]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001bf6:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8001bf8:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1; 
 8001bfc:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001c00:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
      pllsaiused = 1; 
 8001c04:	bf08      	it	eq
 8001c06:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001c08:	4302      	orrs	r2, r0
 8001c0a:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1; 
 8001c0e:	f013 0f08 	tst.w	r3, #8
 8001c12:	bf18      	it	ne
 8001c14:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
  
  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001c16:	0359      	lsls	r1, r3, #13
 8001c18:	d508      	bpl.n	8001c2c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    
    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001c1a:	4929      	ldr	r1, [pc, #164]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001c1c:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8001c1e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001c22:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001c26:	4302      	orrs	r2, r0
 8001c28:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
   }
  
  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8001c2c:	021a      	lsls	r2, r3, #8
 8001c2e:	d509      	bpl.n	8001c44 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    
    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001c30:	4923      	ldr	r1, [pc, #140]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001c32:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8001c36:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001c3a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8001c3e:	4302      	orrs	r2, r0
 8001c40:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)  
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8001c44:	015f      	lsls	r7, r3, #5
 8001c46:	d509      	bpl.n	8001c5c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
    
    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8001c48:	491d      	ldr	r1, [pc, #116]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001c4a:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8001c4e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001c52:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8001c56:	4302      	orrs	r2, r0
 8001c58:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
	
  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001c5c:	0118      	lsls	r0, r3, #4
 8001c5e:	d509      	bpl.n	8001c74 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001c60:	4917      	ldr	r1, [pc, #92]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001c62:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8001c66:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 8001c6a:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8001c6e:	4302      	orrs	r2, r0
 8001c70:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
  }
  
  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8001c74:	00d9      	lsls	r1, r3, #3
 8001c76:	d40b      	bmi.n	8001c90 <HAL_RCCEx_PeriphCLKConfig+0x260>
  }  
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
  
  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001c78:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001c7c:	d016      	beq.n	8001cac <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8001c7e:	07f2      	lsls	r2, r6, #31
 8001c80:	d414      	bmi.n	8001cac <HAL_RCCEx_PeriphCLKConfig+0x27c>
    }
  } 
  
  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8001c82:	2d01      	cmp	r5, #1
 8001c84:	f000 80c1 	beq.w	8001e0a <HAL_RCCEx_PeriphCLKConfig+0x3da>
        /* return in case of Timeout detected */        
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001c88:	2000      	movs	r0, #0
}
 8001c8a:	b003      	add	sp, #12
 8001c8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8001c90:	490b      	ldr	r1, [pc, #44]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001c92:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8001c96:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8001c9a:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 8001c9e:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8001ca2:	ea42 0200 	orr.w	r2, r2, r0
 8001ca6:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001caa:	d1e8      	bne.n	8001c7e <HAL_RCCEx_PeriphCLKConfig+0x24e>
    __HAL_RCC_PLLI2S_DISABLE();  
 8001cac:	4b04      	ldr	r3, [pc, #16]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001cae:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001cb0:	461e      	mov	r6, r3
    __HAL_RCC_PLLI2S_DISABLE();  
 8001cb2:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8001cb6:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8001cb8:	f7fe fc8c 	bl	80005d4 <HAL_GetTick>
 8001cbc:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001cbe:	e006      	b.n	8001cce <HAL_RCCEx_PeriphCLKConfig+0x29e>
 8001cc0:	40023800 	.word	0x40023800
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001cc4:	f7fe fc86 	bl	80005d4 <HAL_GetTick>
 8001cc8:	1bc0      	subs	r0, r0, r7
 8001cca:	2864      	cmp	r0, #100	; 0x64
 8001ccc:	d84c      	bhi.n	8001d68 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001cce:	6833      	ldr	r3, [r6, #0]
 8001cd0:	011b      	lsls	r3, r3, #4
 8001cd2:	d4f7      	bmi.n	8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x294>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8001cd4:	6823      	ldr	r3, [r4, #0]
 8001cd6:	07df      	lsls	r7, r3, #31
 8001cd8:	d503      	bpl.n	8001ce2 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
 8001cda:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001cdc:	2a00      	cmp	r2, #0
 8001cde:	f000 80fe 	beq.w	8001ede <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001ce2:	031e      	lsls	r6, r3, #12
 8001ce4:	d504      	bpl.n	8001cf0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8001ce6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001ce8:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8001cec:	f000 8122 	beq.w	8001f34 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8001cf0:	02d8      	lsls	r0, r3, #11
 8001cf2:	d504      	bpl.n	8001cfe <HAL_RCCEx_PeriphCLKConfig+0x2ce>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S))) 
 8001cf4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001cf6:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8001cfa:	f000 811b 	beq.w	8001f34 <HAL_RCCEx_PeriphCLKConfig+0x504>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001cfe:	01d9      	lsls	r1, r3, #7
 8001d00:	d511      	bpl.n	8001d26 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001d02:	4ea8      	ldr	r6, [pc, #672]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x574>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8001d04:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001d06:	f8d6 2084 	ldr.w	r2, [r6, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001d0a:	f8d6 7084 	ldr.w	r7, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8001d0e:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 8001d12:	6921      	ldr	r1, [r4, #16]
 8001d14:	f007 47e0 	and.w	r7, r7, #1879048192	; 0x70000000
 8001d18:	433a      	orrs	r2, r7
 8001d1a:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 8001d1e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001d22:	f8c6 2084 	str.w	r2, [r6, #132]	; 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001d26:	019a      	lsls	r2, r3, #6
 8001d28:	d50d      	bpl.n	8001d46 <HAL_RCCEx_PeriphCLKConfig+0x316>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001d2a:	6923      	ldr	r3, [r4, #16]
 8001d2c:	6862      	ldr	r2, [r4, #4]
 8001d2e:	041b      	lsls	r3, r3, #16
 8001d30:	68e0      	ldr	r0, [r4, #12]
 8001d32:	68a1      	ldr	r1, [r4, #8]
 8001d34:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001d38:	4a9a      	ldr	r2, [pc, #616]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8001d3a:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8001d3e:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8001d42:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8001d46:	4b97      	ldr	r3, [pc, #604]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8001d48:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001d4a:	461e      	mov	r6, r3
    __HAL_RCC_PLLI2S_ENABLE();
 8001d4c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001d50:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8001d52:	f7fe fc3f 	bl	80005d4 <HAL_GetTick>
 8001d56:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001d58:	6833      	ldr	r3, [r6, #0]
 8001d5a:	011b      	lsls	r3, r3, #4
 8001d5c:	d491      	bmi.n	8001c82 <HAL_RCCEx_PeriphCLKConfig+0x252>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001d5e:	f7fe fc39 	bl	80005d4 <HAL_GetTick>
 8001d62:	1bc0      	subs	r0, r0, r7
 8001d64:	2864      	cmp	r0, #100	; 0x64
 8001d66:	d9f7      	bls.n	8001d58 <HAL_RCCEx_PeriphCLKConfig+0x328>
        return HAL_TIMEOUT;
 8001d68:	2003      	movs	r0, #3
}
 8001d6a:	b003      	add	sp, #12
 8001d6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d70:	4a8c      	ldr	r2, [pc, #560]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x574>)
    PWR->CR1 |= PWR_CR1_DBP;
 8001d72:	4b8d      	ldr	r3, [pc, #564]	; (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x578>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d74:	6c11      	ldr	r1, [r2, #64]	; 0x40
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001d76:	461f      	mov	r7, r3
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d78:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8001d7c:	6411      	str	r1, [r2, #64]	; 0x40
 8001d7e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001d80:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8001d84:	9201      	str	r2, [sp, #4]
 8001d86:	9a01      	ldr	r2, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d8e:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8001d90:	f7fe fc20 	bl	80005d4 <HAL_GetTick>
 8001d94:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001d96:	e005      	b.n	8001da4 <HAL_RCCEx_PeriphCLKConfig+0x374>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d98:	f7fe fc1c 	bl	80005d4 <HAL_GetTick>
 8001d9c:	eba0 0008 	sub.w	r0, r0, r8
 8001da0:	2864      	cmp	r0, #100	; 0x64
 8001da2:	d8e1      	bhi.n	8001d68 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	05db      	lsls	r3, r3, #23
 8001da8:	d5f6      	bpl.n	8001d98 <HAL_RCCEx_PeriphCLKConfig+0x368>
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001daa:	4a7e      	ldr	r2, [pc, #504]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x574>)
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001dac:	6b23      	ldr	r3, [r4, #48]	; 0x30
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001dae:	6f11      	ldr	r1, [r2, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001db0:	f403 7040 	and.w	r0, r3, #768	; 0x300
 8001db4:	f411 7140 	ands.w	r1, r1, #768	; 0x300
 8001db8:	d011      	beq.n	8001dde <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8001dba:	4281      	cmp	r1, r0
 8001dbc:	d00f      	beq.n	8001dde <HAL_RCCEx_PeriphCLKConfig+0x3ae>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001dbe:	6f11      	ldr	r1, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8001dc0:	6f17      	ldr	r7, [r2, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001dc2:	f421 7140 	bic.w	r1, r1, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8001dc6:	f447 3780 	orr.w	r7, r7, #65536	; 0x10000
 8001dca:	6717      	str	r7, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001dcc:	6f17      	ldr	r7, [r2, #112]	; 0x70
 8001dce:	f427 3780 	bic.w	r7, r7, #65536	; 0x10000
 8001dd2:	6717      	str	r7, [r2, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 8001dd4:	6711      	str	r1, [r2, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001dd6:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8001dd8:	07cf      	lsls	r7, r1, #31
 8001dda:	f100 8096 	bmi.w	8001f0a <HAL_RCCEx_PeriphCLKConfig+0x4da>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001dde:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
 8001de2:	f000 80c3 	beq.w	8001f6c <HAL_RCCEx_PeriphCLKConfig+0x53c>
 8001de6:	496f      	ldr	r1, [pc, #444]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8001de8:	688a      	ldr	r2, [r1, #8]
 8001dea:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8001dee:	608a      	str	r2, [r1, #8]
 8001df0:	4a6c      	ldr	r2, [pc, #432]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8001df2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001df6:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8001df8:	430b      	orrs	r3, r1
 8001dfa:	6713      	str	r3, [r2, #112]	; 0x70
 8001dfc:	6823      	ldr	r3, [r4, #0]
 8001dfe:	e659      	b.n	8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x84>
      plli2sused = 1; 
 8001e00:	2601      	movs	r6, #1
 8001e02:	e650      	b.n	8001aa6 <HAL_RCCEx_PeriphCLKConfig+0x76>
  uint32_t pllsaiused = 0;
 8001e04:	2500      	movs	r5, #0
      plli2sused = 1; 
 8001e06:	2601      	movs	r6, #1
 8001e08:	e63a      	b.n	8001a80 <HAL_RCCEx_PeriphCLKConfig+0x50>
    __HAL_RCC_PLLSAI_DISABLE(); 
 8001e0a:	4b66      	ldr	r3, [pc, #408]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8001e0c:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001e0e:	461d      	mov	r5, r3
    __HAL_RCC_PLLSAI_DISABLE(); 
 8001e10:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8001e14:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8001e16:	f7fe fbdd 	bl	80005d4 <HAL_GetTick>
 8001e1a:	4606      	mov	r6, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001e1c:	e004      	b.n	8001e28 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001e1e:	f7fe fbd9 	bl	80005d4 <HAL_GetTick>
 8001e22:	1b80      	subs	r0, r0, r6
 8001e24:	2864      	cmp	r0, #100	; 0x64
 8001e26:	d89f      	bhi.n	8001d68 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001e28:	682b      	ldr	r3, [r5, #0]
 8001e2a:	009f      	lsls	r7, r3, #2
 8001e2c:	d4f7      	bmi.n	8001e1e <HAL_RCCEx_PeriphCLKConfig+0x3ee>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8001e2e:	6823      	ldr	r3, [r4, #0]
 8001e30:	031d      	lsls	r5, r3, #12
 8001e32:	d466      	bmi.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8001e34:	02d8      	lsls	r0, r3, #11
 8001e36:	d51d      	bpl.n	8001e74 <HAL_RCCEx_PeriphCLKConfig+0x444>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001e38:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001e3a:	b9da      	cbnz	r2, 8001e74 <HAL_RCCEx_PeriphCLKConfig+0x444>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001e3c:	4959      	ldr	r1, [pc, #356]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x574>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8001e3e:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001e40:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001e44:	f8d1 6088 	ldr.w	r6, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8001e48:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8001e4c:	69a0      	ldr	r0, [r4, #24]
 8001e4e:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 8001e52:	4332      	orrs	r2, r6
 8001e54:	ea42 1285 	orr.w	r2, r2, r5, lsl #6
 8001e58:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 8001e5c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001e60:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 8001e64:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001e66:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
 8001e6a:	3801      	subs	r0, #1
 8001e6c:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8001e70:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8001e74:	0299      	lsls	r1, r3, #10
 8001e76:	d503      	bpl.n	8001e80 <HAL_RCCEx_PeriphCLKConfig+0x450>
 8001e78:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8001e7a:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
 8001e7e:	d07e      	beq.n	8001f7e <HAL_RCCEx_PeriphCLKConfig+0x54e>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8001e80:	071a      	lsls	r2, r3, #28
 8001e82:	d519      	bpl.n	8001eb8 <HAL_RCCEx_PeriphCLKConfig+0x488>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001e84:	4a47      	ldr	r2, [pc, #284]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x574>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8001e86:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001e88:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001e8c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8001e90:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8001e94:	69e0      	ldr	r0, [r4, #28]
 8001e96:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e9a:	430b      	orrs	r3, r1
 8001e9c:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8001ea0:	ea43 7300 	orr.w	r3, r3, r0, lsl #28
 8001ea4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8001ea8:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001eac:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001eae:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001eb2:	430b      	orrs	r3, r1
 8001eb4:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 8001eb8:	4b3a      	ldr	r3, [pc, #232]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8001eba:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001ebc:	461c      	mov	r4, r3
    __HAL_RCC_PLLSAI_ENABLE();
 8001ebe:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001ec2:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8001ec4:	f7fe fb86 	bl	80005d4 <HAL_GetTick>
 8001ec8:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001eca:	6823      	ldr	r3, [r4, #0]
 8001ecc:	009b      	lsls	r3, r3, #2
 8001ece:	f53f aedb 	bmi.w	8001c88 <HAL_RCCEx_PeriphCLKConfig+0x258>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001ed2:	f7fe fb7f 	bl	80005d4 <HAL_GetTick>
 8001ed6:	1b40      	subs	r0, r0, r5
 8001ed8:	2864      	cmp	r0, #100	; 0x64
 8001eda:	d9f6      	bls.n	8001eca <HAL_RCCEx_PeriphCLKConfig+0x49a>
 8001edc:	e744      	b.n	8001d68 <HAL_RCCEx_PeriphCLKConfig+0x338>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001ede:	f8d6 2084 	ldr.w	r2, [r6, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001ee2:	f8d6 7084 	ldr.w	r7, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8001ee6:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8001eea:	6860      	ldr	r0, [r4, #4]
 8001eec:	f007 6770 	and.w	r7, r7, #251658240	; 0xf000000
 8001ef0:	68a1      	ldr	r1, [r4, #8]
 8001ef2:	433a      	orrs	r2, r7
 8001ef4:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 8001ef8:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 8001efc:	f8c6 2084 	str.w	r2, [r6, #132]	; 0x84
 8001f00:	e6ef      	b.n	8001ce2 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8001f02:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001f04:	2a00      	cmp	r2, #0
 8001f06:	d099      	beq.n	8001e3c <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8001f08:	e794      	b.n	8001e34 <HAL_RCCEx_PeriphCLKConfig+0x404>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f0a:	4617      	mov	r7, r2
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f0c:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001f10:	f7fe fb60 	bl	80005d4 <HAL_GetTick>
 8001f14:	4681      	mov	r9, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f16:	e006      	b.n	8001f26 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f18:	f7fe fb5c 	bl	80005d4 <HAL_GetTick>
 8001f1c:	eba0 0009 	sub.w	r0, r0, r9
 8001f20:	4540      	cmp	r0, r8
 8001f22:	f63f af21 	bhi.w	8001d68 <HAL_RCCEx_PeriphCLKConfig+0x338>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f26:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001f28:	0799      	lsls	r1, r3, #30
 8001f2a:	d5f5      	bpl.n	8001f18 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
 8001f2c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001f2e:	f403 7040 	and.w	r0, r3, #768	; 0x300
 8001f32:	e754      	b.n	8001dde <HAL_RCCEx_PeriphCLKConfig+0x3ae>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001f34:	4e1b      	ldr	r6, [pc, #108]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x574>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8001f36:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001f38:	f8d6 2084 	ldr.w	r2, [r6, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001f3c:	f8d6 7084 	ldr.w	r7, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8001f40:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8001f44:	68e1      	ldr	r1, [r4, #12]
 8001f46:	f007 47e0 	and.w	r7, r7, #1879048192	; 0x70000000
 8001f4a:	433a      	orrs	r2, r7
 8001f4c:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 8001f50:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001f54:	f8c6 2084 	str.w	r2, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);   
 8001f58:	f8d6 108c 	ldr.w	r1, [r6, #140]	; 0x8c
 8001f5c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001f5e:	f021 011f 	bic.w	r1, r1, #31
 8001f62:	3a01      	subs	r2, #1
 8001f64:	430a      	orrs	r2, r1
 8001f66:	f8c6 208c 	str.w	r2, [r6, #140]	; 0x8c
 8001f6a:	e6c8      	b.n	8001cfe <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f6c:	480d      	ldr	r0, [pc, #52]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8001f6e:	490f      	ldr	r1, [pc, #60]	; (8001fac <HAL_RCCEx_PeriphCLKConfig+0x57c>)
 8001f70:	6882      	ldr	r2, [r0, #8]
 8001f72:	4019      	ands	r1, r3
 8001f74:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	6082      	str	r2, [r0, #8]
 8001f7c:	e738      	b.n	8001df0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001f7e:	4909      	ldr	r1, [pc, #36]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x574>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8001f80:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001f82:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001f86:	f8d1 6088 	ldr.w	r6, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8001f8a:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 8001f8e:	6a20      	ldr	r0, [r4, #32]
 8001f90:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 8001f94:	4332      	orrs	r2, r6
 8001f96:	ea42 1285 	orr.w	r2, r2, r5, lsl #6
 8001f9a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8001f9e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
 8001fa2:	e76d      	b.n	8001e80 <HAL_RCCEx_PeriphCLKConfig+0x450>
 8001fa4:	40023800 	.word	0x40023800
 8001fa8:	40007000 	.word	0x40007000
 8001fac:	0ffffcff 	.word	0x0ffffcff

08001fb0 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001fb0:	6803      	ldr	r3, [r0, #0]
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
      
  /* Return function status */
  return HAL_OK;
}
 8001fb2:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001fb4:	68da      	ldr	r2, [r3, #12]
 8001fb6:	f042 0201 	orr.w	r2, r2, #1
 8001fba:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	f042 0201 	orr.w	r2, r2, #1
 8001fc2:	601a      	str	r2, [r3, #0]
}
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop

08001fc8 <HAL_TIM_PWM_Start>:
{
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001fc8:	6803      	ldr	r3, [r0, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8001fca:	2201      	movs	r2, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001fcc:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << Channel;
 8001fce:	fa02 f101 	lsl.w	r1, r2, r1
  TIMx->CCER &= ~tmp;
 8001fd2:	ea20 0001 	bic.w	r0, r0, r1
{
 8001fd6:	b410      	push	{r4}
  TIMx->CCER &= ~tmp;
 8001fd8:	6218      	str	r0, [r3, #32]
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8001fda:	4c0b      	ldr	r4, [pc, #44]	; (8002008 <HAL_TIM_PWM_Start+0x40>)

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8001fdc:	6a1a      	ldr	r2, [r3, #32]
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8001fde:	42a3      	cmp	r3, r4
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8001fe0:	ea41 0102 	orr.w	r1, r1, r2
 8001fe4:	6219      	str	r1, [r3, #32]
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8001fe6:	d00a      	beq.n	8001ffe <HAL_TIM_PWM_Start+0x36>
 8001fe8:	4a08      	ldr	r2, [pc, #32]	; (800200c <HAL_TIM_PWM_Start+0x44>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d007      	beq.n	8001ffe <HAL_TIM_PWM_Start+0x36>
  __HAL_TIM_ENABLE(htim);
 8001fee:	681a      	ldr	r2, [r3, #0]
} 
 8001ff0:	2000      	movs	r0, #0
 8001ff2:	f85d 4b04 	ldr.w	r4, [sp], #4
  __HAL_TIM_ENABLE(htim);
 8001ff6:	f042 0201 	orr.w	r2, r2, #1
 8001ffa:	601a      	str	r2, [r3, #0]
} 
 8001ffc:	4770      	bx	lr
    __HAL_TIM_MOE_ENABLE(htim);
 8001ffe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002000:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002004:	645a      	str	r2, [r3, #68]	; 0x44
 8002006:	e7f2      	b.n	8001fee <HAL_TIM_PWM_Start+0x26>
 8002008:	40010000 	.word	0x40010000
 800200c:	40010400 	.word	0x40010400

08002010 <HAL_TIM_Encoder_Start>:
  switch (Channel)
 8002010:	b1d1      	cbz	r1, 8002048 <HAL_TIM_Encoder_Start+0x38>
 8002012:	2904      	cmp	r1, #4
 8002014:	d016      	beq.n	8002044 <HAL_TIM_Encoder_Start+0x34>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002016:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~tmp;
 8002018:	6a1a      	ldr	r2, [r3, #32]
 800201a:	f022 0201 	bic.w	r2, r2, #1
 800201e:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8002020:	6a1a      	ldr	r2, [r3, #32]
 8002022:	f042 0201 	orr.w	r2, r2, #1
 8002026:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 8002028:	6a1a      	ldr	r2, [r3, #32]
 800202a:	f022 0210 	bic.w	r2, r2, #16
 800202e:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8002030:	6a1a      	ldr	r2, [r3, #32]
 8002032:	f042 0210 	orr.w	r2, r2, #16
 8002036:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 8002038:	681a      	ldr	r2, [r3, #0]
}
 800203a:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 800203c:	f042 0201 	orr.w	r2, r2, #1
 8002040:	601a      	str	r2, [r3, #0]
}
 8002042:	4770      	bx	lr
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); 
 8002044:	6803      	ldr	r3, [r0, #0]
 8002046:	e7ef      	b.n	8002028 <HAL_TIM_Encoder_Start+0x18>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002048:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~tmp;
 800204a:	6a1a      	ldr	r2, [r3, #32]
 800204c:	f022 0201 	bic.w	r2, r2, #1
 8002050:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8002052:	6a1a      	ldr	r2, [r3, #32]
 8002054:	f042 0201 	orr.w	r2, r2, #1
 8002058:	621a      	str	r2, [r3, #32]
 800205a:	e7ed      	b.n	8002038 <HAL_TIM_Encoder_Start+0x28>

0800205c <HAL_TIM_OC_DelayElapsedCallback>:
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop

08002060 <HAL_TIM_IC_CaptureCallback>:
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop

08002064 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop

08002068 <HAL_TIM_TriggerCallback>:
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop

0800206c <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800206c:	6803      	ldr	r3, [r0, #0]
 800206e:	691a      	ldr	r2, [r3, #16]
 8002070:	0791      	lsls	r1, r2, #30
{
 8002072:	b510      	push	{r4, lr}
 8002074:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002076:	d502      	bpl.n	800207e <HAL_TIM_IRQHandler+0x12>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002078:	68da      	ldr	r2, [r3, #12]
 800207a:	0792      	lsls	r2, r2, #30
 800207c:	d465      	bmi.n	800214a <HAL_TIM_IRQHandler+0xde>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800207e:	691a      	ldr	r2, [r3, #16]
 8002080:	0752      	lsls	r2, r2, #29
 8002082:	d502      	bpl.n	800208a <HAL_TIM_IRQHandler+0x1e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002084:	68da      	ldr	r2, [r3, #12]
 8002086:	0750      	lsls	r0, r2, #29
 8002088:	d44c      	bmi.n	8002124 <HAL_TIM_IRQHandler+0xb8>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800208a:	691a      	ldr	r2, [r3, #16]
 800208c:	0711      	lsls	r1, r2, #28
 800208e:	d502      	bpl.n	8002096 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002090:	68da      	ldr	r2, [r3, #12]
 8002092:	0712      	lsls	r2, r2, #28
 8002094:	d434      	bmi.n	8002100 <HAL_TIM_IRQHandler+0x94>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002096:	691a      	ldr	r2, [r3, #16]
 8002098:	06d0      	lsls	r0, r2, #27
 800209a:	d502      	bpl.n	80020a2 <HAL_TIM_IRQHandler+0x36>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800209c:	68da      	ldr	r2, [r3, #12]
 800209e:	06d1      	lsls	r1, r2, #27
 80020a0:	d41e      	bmi.n	80020e0 <HAL_TIM_IRQHandler+0x74>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80020a2:	691a      	ldr	r2, [r3, #16]
 80020a4:	07d2      	lsls	r2, r2, #31
 80020a6:	d502      	bpl.n	80020ae <HAL_TIM_IRQHandler+0x42>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80020a8:	68da      	ldr	r2, [r3, #12]
 80020aa:	07d0      	lsls	r0, r2, #31
 80020ac:	d46b      	bmi.n	8002186 <HAL_TIM_IRQHandler+0x11a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80020ae:	691a      	ldr	r2, [r3, #16]
 80020b0:	0611      	lsls	r1, r2, #24
 80020b2:	d502      	bpl.n	80020ba <HAL_TIM_IRQHandler+0x4e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80020b4:	68da      	ldr	r2, [r3, #12]
 80020b6:	0612      	lsls	r2, r2, #24
 80020b8:	d46d      	bmi.n	8002196 <HAL_TIM_IRQHandler+0x12a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80020ba:	691a      	ldr	r2, [r3, #16]
 80020bc:	05d0      	lsls	r0, r2, #23
 80020be:	d502      	bpl.n	80020c6 <HAL_TIM_IRQHandler+0x5a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80020c0:	68da      	ldr	r2, [r3, #12]
 80020c2:	0611      	lsls	r1, r2, #24
 80020c4:	d46f      	bmi.n	80021a6 <HAL_TIM_IRQHandler+0x13a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80020c6:	691a      	ldr	r2, [r3, #16]
 80020c8:	0652      	lsls	r2, r2, #25
 80020ca:	d502      	bpl.n	80020d2 <HAL_TIM_IRQHandler+0x66>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80020cc:	68da      	ldr	r2, [r3, #12]
 80020ce:	0650      	lsls	r0, r2, #25
 80020d0:	d451      	bmi.n	8002176 <HAL_TIM_IRQHandler+0x10a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80020d2:	691a      	ldr	r2, [r3, #16]
 80020d4:	0691      	lsls	r1, r2, #26
 80020d6:	d502      	bpl.n	80020de <HAL_TIM_IRQHandler+0x72>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80020d8:	68da      	ldr	r2, [r3, #12]
 80020da:	0692      	lsls	r2, r2, #26
 80020dc:	d443      	bmi.n	8002166 <HAL_TIM_IRQHandler+0xfa>
 80020de:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020e0:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020e4:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 80020e6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020e8:	6119      	str	r1, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 80020ea:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020ec:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 80020ee:	f413 7f40 	tst.w	r3, #768	; 0x300
 80020f2:	d06c      	beq.n	80021ce <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_IC_CaptureCallback(htim);
 80020f4:	f7ff ffb4 	bl	8002060 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020f8:	2200      	movs	r2, #0
 80020fa:	6823      	ldr	r3, [r4, #0]
 80020fc:	7722      	strb	r2, [r4, #28]
 80020fe:	e7d0      	b.n	80020a2 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002100:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002104:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 8002106:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002108:	6119      	str	r1, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 800210a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800210c:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 800210e:	079b      	lsls	r3, r3, #30
 8002110:	d15a      	bne.n	80021c8 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002112:	f7ff ffa3 	bl	800205c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002116:	4620      	mov	r0, r4
 8002118:	f7ff ffa4 	bl	8002064 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800211c:	2200      	movs	r2, #0
 800211e:	6823      	ldr	r3, [r4, #0]
 8002120:	7722      	strb	r2, [r4, #28]
 8002122:	e7b8      	b.n	8002096 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002124:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002128:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800212a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800212c:	6119      	str	r1, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 800212e:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002130:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8002132:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002136:	d144      	bne.n	80021c2 <HAL_TIM_IRQHandler+0x156>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002138:	f7ff ff90 	bl	800205c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800213c:	4620      	mov	r0, r4
 800213e:	f7ff ff91 	bl	8002064 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002142:	2200      	movs	r2, #0
 8002144:	6823      	ldr	r3, [r4, #0]
 8002146:	7722      	strb	r2, [r4, #28]
 8002148:	e79f      	b.n	800208a <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800214a:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800214e:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002150:	6119      	str	r1, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002152:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002154:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002156:	0799      	lsls	r1, r3, #30
 8002158:	d02d      	beq.n	80021b6 <HAL_TIM_IRQHandler+0x14a>
          HAL_TIM_IC_CaptureCallback(htim);
 800215a:	f7ff ff81 	bl	8002060 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800215e:	2200      	movs	r2, #0
 8002160:	6823      	ldr	r3, [r4, #0]
 8002162:	7722      	strb	r2, [r4, #28]
 8002164:	e78b      	b.n	800207e <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002166:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 800216a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800216c:	611a      	str	r2, [r3, #16]
}
 800216e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8002172:	f000 bae7 	b.w	8002744 <HAL_TIMEx_CommutationCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002176:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800217a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800217c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800217e:	f7ff ff73 	bl	8002068 <HAL_TIM_TriggerCallback>
 8002182:	6823      	ldr	r3, [r4, #0]
 8002184:	e7a5      	b.n	80020d2 <HAL_TIM_IRQHandler+0x66>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002186:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800218a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800218c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800218e:	f002 fc57 	bl	8004a40 <HAL_TIM_PeriodElapsedCallback>
 8002192:	6823      	ldr	r3, [r4, #0]
 8002194:	e78b      	b.n	80020ae <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002196:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800219a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800219c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800219e:	f000 fad3 	bl	8002748 <HAL_TIMEx_BreakCallback>
 80021a2:	6823      	ldr	r3, [r4, #0]
 80021a4:	e789      	b.n	80020ba <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80021a6:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80021aa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80021ac:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80021ae:	f000 facb 	bl	8002748 <HAL_TIMEx_BreakCallback>
 80021b2:	6823      	ldr	r3, [r4, #0]
 80021b4:	e787      	b.n	80020c6 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80021b6:	f7ff ff51 	bl	800205c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021ba:	4620      	mov	r0, r4
 80021bc:	f7ff ff52 	bl	8002064 <HAL_TIM_PWM_PulseFinishedCallback>
 80021c0:	e7cd      	b.n	800215e <HAL_TIM_IRQHandler+0xf2>
        HAL_TIM_IC_CaptureCallback(htim);
 80021c2:	f7ff ff4d 	bl	8002060 <HAL_TIM_IC_CaptureCallback>
 80021c6:	e7bc      	b.n	8002142 <HAL_TIM_IRQHandler+0xd6>
        HAL_TIM_IC_CaptureCallback(htim);
 80021c8:	f7ff ff4a 	bl	8002060 <HAL_TIM_IC_CaptureCallback>
 80021cc:	e7a6      	b.n	800211c <HAL_TIM_IRQHandler+0xb0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021ce:	f7ff ff45 	bl	800205c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021d2:	4620      	mov	r0, r4
 80021d4:	f7ff ff46 	bl	8002064 <HAL_TIM_PWM_PulseFinishedCallback>
 80021d8:	e78e      	b.n	80020f8 <HAL_TIM_IRQHandler+0x8c>
 80021da:	bf00      	nop

080021dc <TIM_Base_SetConfig>:
{
 80021dc:	b4f0      	push	{r4, r5, r6, r7}
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80021de:	4c3e      	ldr	r4, [pc, #248]	; (80022d8 <TIM_Base_SetConfig+0xfc>)
 80021e0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  tmpcr1 = TIMx->CR1;
 80021e4:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80021e6:	eba0 0404 	sub.w	r4, r0, r4
 80021ea:	fab4 f484 	clz	r4, r4
 80021ee:	ea4f 1454 	mov.w	r4, r4, lsr #5
 80021f2:	d04f      	beq.n	8002294 <TIM_Base_SetConfig+0xb8>
 80021f4:	2c00      	cmp	r4, #0
 80021f6:	d14d      	bne.n	8002294 <TIM_Base_SetConfig+0xb8>
 80021f8:	4a38      	ldr	r2, [pc, #224]	; (80022dc <TIM_Base_SetConfig+0x100>)
 80021fa:	4290      	cmp	r0, r2
 80021fc:	d00d      	beq.n	800221a <TIM_Base_SetConfig+0x3e>
 80021fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002202:	4290      	cmp	r0, r2
 8002204:	d009      	beq.n	800221a <TIM_Base_SetConfig+0x3e>
 8002206:	f502 427c 	add.w	r2, r2, #64512	; 0xfc00
 800220a:	4d35      	ldr	r5, [pc, #212]	; (80022e0 <TIM_Base_SetConfig+0x104>)
 800220c:	4290      	cmp	r0, r2
 800220e:	bf18      	it	ne
 8002210:	42a8      	cmpne	r0, r5
 8002212:	bf0c      	ite	eq
 8002214:	2201      	moveq	r2, #1
 8002216:	2200      	movne	r2, #0
 8002218:	d111      	bne.n	800223e <TIM_Base_SetConfig+0x62>
 800221a:	4a32      	ldr	r2, [pc, #200]	; (80022e4 <TIM_Base_SetConfig+0x108>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800221c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002220:	4d2e      	ldr	r5, [pc, #184]	; (80022dc <TIM_Base_SetConfig+0x100>)
 8002222:	1a82      	subs	r2, r0, r2
    tmpcr1 |= Structure->CounterMode;
 8002224:	684e      	ldr	r6, [r1, #4]
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002226:	42a8      	cmp	r0, r5
 8002228:	fab2 f282 	clz	r2, r2
    tmpcr1 |= Structure->CounterMode;
 800222c:	ea43 0306 	orr.w	r3, r3, r6
 8002230:	ea4f 1252 	mov.w	r2, r2, lsr #5
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002234:	d037      	beq.n	80022a6 <TIM_Base_SetConfig+0xca>
 8002236:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800223a:	42a8      	cmp	r0, r5
 800223c:	d033      	beq.n	80022a6 <TIM_Base_SetConfig+0xca>
 800223e:	4d28      	ldr	r5, [pc, #160]	; (80022e0 <TIM_Base_SetConfig+0x104>)
 8002240:	42a8      	cmp	r0, r5
 8002242:	bf14      	ite	ne
 8002244:	4615      	movne	r5, r2
 8002246:	f042 0501 	orreq.w	r5, r2, #1
 800224a:	bb65      	cbnz	r5, 80022a6 <TIM_Base_SetConfig+0xca>
 800224c:	4a26      	ldr	r2, [pc, #152]	; (80022e8 <TIM_Base_SetConfig+0x10c>)
 800224e:	4e27      	ldr	r6, [pc, #156]	; (80022ec <TIM_Base_SetConfig+0x110>)
 8002250:	4290      	cmp	r0, r2
 8002252:	bf18      	it	ne
 8002254:	42b0      	cmpne	r0, r6
 8002256:	bf0c      	ite	eq
 8002258:	2201      	moveq	r2, #1
 800225a:	2200      	movne	r2, #0
 800225c:	d039      	beq.n	80022d2 <TIM_Base_SetConfig+0xf6>
 800225e:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8002262:	4d23      	ldr	r5, [pc, #140]	; (80022f0 <TIM_Base_SetConfig+0x114>)
 8002264:	42a8      	cmp	r0, r5
 8002266:	bf18      	it	ne
 8002268:	42b0      	cmpne	r0, r6
 800226a:	d01c      	beq.n	80022a6 <TIM_Base_SetConfig+0xca>
 800226c:	4a21      	ldr	r2, [pc, #132]	; (80022f4 <TIM_Base_SetConfig+0x118>)
 800226e:	4290      	cmp	r0, r2
 8002270:	d02f      	beq.n	80022d2 <TIM_Base_SetConfig+0xf6>
 8002272:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002276:	4290      	cmp	r0, r2
 8002278:	d02b      	beq.n	80022d2 <TIM_Base_SetConfig+0xf6>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800227a:	694a      	ldr	r2, [r1, #20]
 800227c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002280:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002282:	4313      	orrs	r3, r2
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002284:	680a      	ldr	r2, [r1, #0]
  TIMx->CR1 = tmpcr1;
 8002286:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002288:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800228a:	6282      	str	r2, [r0, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 800228c:	2301      	movs	r3, #1
}
 800228e:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->EGR = TIM_EGR_UG;
 8002290:	6143      	str	r3, [r0, #20]
}
 8002292:	4770      	bx	lr
 8002294:	4a13      	ldr	r2, [pc, #76]	; (80022e4 <TIM_Base_SetConfig+0x108>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002296:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800229a:	684d      	ldr	r5, [r1, #4]
 800229c:	1a82      	subs	r2, r0, r2
 800229e:	432b      	orrs	r3, r5
 80022a0:	fab2 f282 	clz	r2, r2
 80022a4:	0952      	lsrs	r2, r2, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80022a6:	68ce      	ldr	r6, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80022a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80022ac:	694d      	ldr	r5, [r1, #20]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80022ae:	4333      	orrs	r3, r6
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022b0:	688f      	ldr	r7, [r1, #8]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80022b2:	680e      	ldr	r6, [r1, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80022b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80022b8:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80022ba:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022bc:	62c7      	str	r7, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80022be:	6286      	str	r6, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80022c0:	b90c      	cbnz	r4, 80022c6 <TIM_Base_SetConfig+0xea>
 80022c2:	2a00      	cmp	r2, #0
 80022c4:	d0e2      	beq.n	800228c <TIM_Base_SetConfig+0xb0>
    TIMx->RCR = Structure->RepetitionCounter;
 80022c6:	690b      	ldr	r3, [r1, #16]
 80022c8:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80022ca:	2301      	movs	r3, #1
}
 80022cc:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->EGR = TIM_EGR_UG;
 80022ce:	6143      	str	r3, [r0, #20]
}
 80022d0:	4770      	bx	lr
 80022d2:	2200      	movs	r2, #0
 80022d4:	e7e7      	b.n	80022a6 <TIM_Base_SetConfig+0xca>
 80022d6:	bf00      	nop
 80022d8:	40010000 	.word	0x40010000
 80022dc:	40000400 	.word	0x40000400
 80022e0:	40000c00 	.word	0x40000c00
 80022e4:	40010400 	.word	0x40010400
 80022e8:	40014400 	.word	0x40014400
 80022ec:	40014000 	.word	0x40014000
 80022f0:	40001800 	.word	0x40001800
 80022f4:	40001c00 	.word	0x40001c00

080022f8 <HAL_TIM_Base_Init>:
  if(htim == NULL)
 80022f8:	b1b8      	cbz	r0, 800232a <HAL_TIM_Base_Init+0x32>
  if(htim->State == HAL_TIM_STATE_RESET)
 80022fa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{ 
 80022fe:	b510      	push	{r4, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 8002300:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002304:	4604      	mov	r4, r0
 8002306:	b15b      	cbz	r3, 8002320 <HAL_TIM_Base_Init+0x28>
  htim->State= HAL_TIM_STATE_BUSY;
 8002308:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800230a:	6820      	ldr	r0, [r4, #0]
 800230c:	1d21      	adds	r1, r4, #4
  htim->State= HAL_TIM_STATE_BUSY;
 800230e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002312:	f7ff ff63 	bl	80021dc <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002316:	2301      	movs	r3, #1
  return HAL_OK;
 8002318:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800231a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800231e:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002320:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002324:	f003 fe94 	bl	8006050 <HAL_TIM_Base_MspInit>
 8002328:	e7ee      	b.n	8002308 <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 800232a:	2001      	movs	r0, #1
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop

08002330 <HAL_TIM_PWM_Init>:
  if(htim == NULL)
 8002330:	b1b8      	cbz	r0, 8002362 <HAL_TIM_PWM_Init+0x32>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002332:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 8002336:	b510      	push	{r4, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 8002338:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800233c:	4604      	mov	r4, r0
 800233e:	b15b      	cbz	r3, 8002358 <HAL_TIM_PWM_Init+0x28>
  htim->State= HAL_TIM_STATE_BUSY;  
 8002340:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002342:	6820      	ldr	r0, [r4, #0]
 8002344:	1d21      	adds	r1, r4, #4
  htim->State= HAL_TIM_STATE_BUSY;  
 8002346:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800234a:	f7ff ff47 	bl	80021dc <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800234e:	2301      	movs	r3, #1
  return HAL_OK;
 8002350:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002352:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002356:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002358:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800235c:	f003 fe10 	bl	8005f80 <HAL_TIM_PWM_MspInit>
 8002360:	e7ee      	b.n	8002340 <HAL_TIM_PWM_Init+0x10>
    return HAL_ERROR;
 8002362:	2001      	movs	r0, #1
 8002364:	4770      	bx	lr
 8002366:	bf00      	nop

08002368 <HAL_TIM_Encoder_Init>:
  if(htim == NULL)
 8002368:	2800      	cmp	r0, #0
 800236a:	d04b      	beq.n	8002404 <HAL_TIM_Encoder_Init+0x9c>
{
 800236c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 8002370:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002374:	4605      	mov	r5, r0
 8002376:	460c      	mov	r4, r1
 8002378:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800237c:	2b00      	cmp	r3, #0
 800237e:	d03c      	beq.n	80023fa <HAL_TIM_Encoder_Init+0x92>
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002380:	4629      	mov	r1, r5
  htim->State= HAL_TIM_STATE_BUSY;   
 8002382:	2002      	movs	r0, #2
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002384:	4a20      	ldr	r2, [pc, #128]	; (8002408 <HAL_TIM_Encoder_Init+0xa0>)
 8002386:	f851 3b04 	ldr.w	r3, [r1], #4
  htim->State= HAL_TIM_STATE_BUSY;   
 800238a:	f885 003d 	strb.w	r0, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800238e:	689e      	ldr	r6, [r3, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
 8002390:	4618      	mov	r0, r3
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002392:	4032      	ands	r2, r6
  htim->State= HAL_TIM_STATE_READY;
 8002394:	2601      	movs	r6, #1
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002396:	609a      	str	r2, [r3, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
 8002398:	f7ff ff20 	bl	80021dc <TIM_Base_SetConfig>
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 800239c:	6923      	ldr	r3, [r4, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8));
 800239e:	69a7      	ldr	r7, [r4, #24]
 80023a0:	68a0      	ldr	r0, [r4, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 80023a2:	011a      	lsls	r2, r3, #4
  tmpsmcr = htim->Instance->SMCR;
 80023a4:	6829      	ldr	r1, [r5, #0]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8));
 80023a6:	ea40 2807 	orr.w	r8, r0, r7, lsl #8
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 80023aa:	69e7      	ldr	r7, [r4, #28]
  tmpsmcr = htim->Instance->SMCR;
 80023ac:	f8d1 e008 	ldr.w	lr, [r1, #8]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80023b0:	4816      	ldr	r0, [pc, #88]	; (800240c <HAL_TIM_Encoder_Init+0xa4>)
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 80023b2:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr1 = htim->Instance->CCMR1;
 80023b6:	698b      	ldr	r3, [r1, #24]
  tmpsmcr |= sConfig->EncoderMode;
 80023b8:	6827      	ldr	r7, [r4, #0]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80023ba:	4018      	ands	r0, r3
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 80023bc:	68e3      	ldr	r3, [r4, #12]
 80023be:	f8d4 9020 	ldr.w	r9, [r4, #32]
  tmpsmcr |= sConfig->EncoderMode;
 80023c2:	ea4e 0707 	orr.w	r7, lr, r7
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 80023c6:	431a      	orrs	r2, r3
  tmpccer = htim->Instance->CCER;
 80023c8:	6a0b      	ldr	r3, [r1, #32]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8));
 80023ca:	ea48 0800 	orr.w	r8, r8, r0
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4);
 80023ce:	6960      	ldr	r0, [r4, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80023d0:	f023 0caa 	bic.w	ip, r3, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4);
 80023d4:	6863      	ldr	r3, [r4, #4]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80023d6:	4c0e      	ldr	r4, [pc, #56]	; (8002410 <HAL_TIM_Encoder_Init+0xa8>)
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 80023d8:	ea42 3209 	orr.w	r2, r2, r9, lsl #12
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4);
 80023dc:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  htim->Instance->SMCR = tmpsmcr;
 80023e0:	608f      	str	r7, [r1, #8]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80023e2:	ea08 0404 	and.w	r4, r8, r4
  return HAL_OK;
 80023e6:	2000      	movs	r0, #0
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4);
 80023e8:	ea43 030c 	orr.w	r3, r3, ip
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 80023ec:	4322      	orrs	r2, r4
  htim->Instance->CCMR1 = tmpccmr1;
 80023ee:	618a      	str	r2, [r1, #24]
  htim->Instance->CCER = tmpccer;
 80023f0:	620b      	str	r3, [r1, #32]
  htim->State= HAL_TIM_STATE_READY;
 80023f2:	f885 603d 	strb.w	r6, [r5, #61]	; 0x3d
  return HAL_OK;
 80023f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    htim->Lock = HAL_UNLOCKED;
 80023fa:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 80023fe:	f003 fd7d 	bl	8005efc <HAL_TIM_Encoder_MspInit>
 8002402:	e7bd      	b.n	8002380 <HAL_TIM_Encoder_Init+0x18>
    return HAL_ERROR;
 8002404:	2001      	movs	r0, #1
 8002406:	4770      	bx	lr
 8002408:	fffefff8 	.word	0xfffefff8
 800240c:	fffffcfc 	.word	0xfffffcfc
 8002410:	ffff0303 	.word	0xffff0303

08002414 <TIM_OC1_SetConfig>:
{
 8002414:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002416:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= OC_Config->OCPolarity;
 8002418:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800241a:	f024 0401 	bic.w	r4, r4, #1
  tmpccmrx |= OC_Config->OCMode;
 800241e:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002420:	4a13      	ldr	r2, [pc, #76]	; (8002470 <TIM_OC1_SetConfig+0x5c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002422:	6204      	str	r4, [r0, #32]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002424:	4d13      	ldr	r5, [pc, #76]	; (8002474 <TIM_OC1_SetConfig+0x60>)
  tmpccer = TIMx->CCER;
 8002426:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 8002428:	6844      	ldr	r4, [r0, #4]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800242a:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR1;
 800242c:	f8d0 e018 	ldr.w	lr, [r0, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 8002430:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002434:	ea0e 0202 	and.w	r2, lr, r2
  tmpccer |= OC_Config->OCPolarity;
 8002438:	ea43 0307 	orr.w	r3, r3, r7
  tmpccmrx |= OC_Config->OCMode;
 800243c:	ea42 0206 	orr.w	r2, r2, r6
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002440:	d009      	beq.n	8002456 <TIM_OC1_SetConfig+0x42>
 8002442:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002446:	42a8      	cmp	r0, r5
 8002448:	d005      	beq.n	8002456 <TIM_OC1_SetConfig+0x42>
  TIMx->CCR1 = OC_Config->Pulse;
 800244a:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800244c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800244e:	6182      	str	r2, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8002450:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;  
 8002452:	6203      	str	r3, [r0, #32]
 8002454:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpccer &= ~TIM_CCER_CC1NP;
 8002456:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800245a:	68cf      	ldr	r7, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 800245c:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800245e:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8002462:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 8002464:	433b      	orrs	r3, r7
    tmpcr2 |= OC_Config->OCNIdleState;
 8002466:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8002468:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800246c:	432c      	orrs	r4, r5
 800246e:	e7ec      	b.n	800244a <TIM_OC1_SetConfig+0x36>
 8002470:	fffeff8c 	.word	0xfffeff8c
 8002474:	40010000 	.word	0x40010000

08002478 <TIM_OC2_SetConfig>:
{
 8002478:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800247a:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 4);
 800247c:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800247e:	f024 0410 	bic.w	r4, r4, #16
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002482:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002484:	4a14      	ldr	r2, [pc, #80]	; (80024d8 <TIM_OC2_SetConfig+0x60>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002486:	6204      	str	r4, [r0, #32]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002488:	4d14      	ldr	r5, [pc, #80]	; (80024dc <TIM_OC2_SetConfig+0x64>)
  tmpccer = TIMx->CCER;
 800248a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 800248c:	6844      	ldr	r4, [r0, #4]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800248e:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR1;
 8002490:	f8d0 e018 	ldr.w	lr, [r0, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 8002494:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002498:	ea0e 0202 	and.w	r2, lr, r2
  tmpccer |= (OC_Config->OCPolarity << 4);
 800249c:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8);
 80024a0:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80024a4:	d009      	beq.n	80024ba <TIM_OC2_SetConfig+0x42>
 80024a6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80024aa:	42a8      	cmp	r0, r5
 80024ac:	d005      	beq.n	80024ba <TIM_OC2_SetConfig+0x42>
  TIMx->CCR2 = OC_Config->Pulse;
 80024ae:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80024b0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80024b2:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80024b4:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80024b6:	6203      	str	r3, [r0, #32]
 80024b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpccer &= ~TIM_CCER_CC2NP;
 80024ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4);
 80024be:	68cf      	ldr	r7, [r1, #12]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 80024c0:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80024c2:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80024c6:	698e      	ldr	r6, [r1, #24]
    tmpccer |= (OC_Config->OCNPolarity << 4);
 80024c8:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80024cc:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80024ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80024d2:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 80024d6:	e7ea      	b.n	80024ae <TIM_OC2_SetConfig+0x36>
 80024d8:	feff8cff 	.word	0xfeff8cff
 80024dc:	40010000 	.word	0x40010000

080024e0 <TIM_OC3_SetConfig>:
{
 80024e0:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80024e2:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 8);
 80024e4:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80024e6:	f424 7480 	bic.w	r4, r4, #256	; 0x100
  tmpccmrx |= OC_Config->OCMode;
 80024ea:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80024ec:	4a14      	ldr	r2, [pc, #80]	; (8002540 <TIM_OC3_SetConfig+0x60>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80024ee:	6204      	str	r4, [r0, #32]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80024f0:	4d14      	ldr	r5, [pc, #80]	; (8002544 <TIM_OC3_SetConfig+0x64>)
  tmpccer = TIMx->CCER;
 80024f2:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 80024f4:	6844      	ldr	r4, [r0, #4]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80024f6:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR2;
 80024f8:	f8d0 e01c 	ldr.w	lr, [r0, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 80024fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8002500:	ea0e 0202 	and.w	r2, lr, r2
  tmpccer |= (OC_Config->OCPolarity << 8);
 8002504:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8002508:	ea42 0206 	orr.w	r2, r2, r6
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800250c:	d009      	beq.n	8002522 <TIM_OC3_SetConfig+0x42>
 800250e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002512:	42a8      	cmp	r0, r5
 8002514:	d005      	beq.n	8002522 <TIM_OC3_SetConfig+0x42>
  TIMx->CCR3 = OC_Config->Pulse;
 8002516:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002518:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 800251a:	61c2      	str	r2, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800251c:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 800251e:	6203      	str	r3, [r0, #32]
 8002520:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpccer &= ~TIM_CCER_CC3NP;
 8002522:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8002526:	68cf      	ldr	r7, [r1, #12]
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8002528:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800252a:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 800252e:	698e      	ldr	r6, [r1, #24]
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8002530:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8002534:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8002536:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 800253a:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 800253e:	e7ea      	b.n	8002516 <TIM_OC3_SetConfig+0x36>
 8002540:	fffeff8c 	.word	0xfffeff8c
 8002544:	40010000 	.word	0x40010000

08002548 <TIM_OC4_SetConfig>:
{
 8002548:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800254a:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 12);
 800254c:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800254e:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002552:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002554:	4a10      	ldr	r2, [pc, #64]	; (8002598 <TIM_OC4_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002556:	6204      	str	r4, [r0, #32]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002558:	4d10      	ldr	r5, [pc, #64]	; (800259c <TIM_OC4_SetConfig+0x54>)
  tmpccer = TIMx->CCER;
 800255a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 800255c:	6844      	ldr	r4, [r0, #4]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800255e:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR2;
 8002560:	f8d0 e01c 	ldr.w	lr, [r0, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 8002564:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002568:	ea0e 0202 	and.w	r2, lr, r2
  tmpccer |= (OC_Config->OCPolarity << 12);
 800256c:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002570:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002574:	d009      	beq.n	800258a <TIM_OC4_SetConfig+0x42>
 8002576:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800257a:	42a8      	cmp	r0, r5
 800257c:	d005      	beq.n	800258a <TIM_OC4_SetConfig+0x42>
  TIMx->CCR4 = OC_Config->Pulse;
 800257e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002580:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002582:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8002584:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8002586:	6203      	str	r3, [r0, #32]
 8002588:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpcr2 &= ~TIM_CR2_OIS4;
 800258a:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 800258e:	694d      	ldr	r5, [r1, #20]
 8002590:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8002594:	e7f3      	b.n	800257e <TIM_OC4_SetConfig+0x36>
 8002596:	bf00      	nop
 8002598:	feff8cff 	.word	0xfeff8cff
 800259c:	40010000 	.word	0x40010000

080025a0 <TIM_OC5_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80025a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80025a2:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx |= OC_Config->OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16);
 80025a4:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80025a6:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
  tmpccmrx |= OC_Config->OCMode;
 80025aa:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80025ac:	4a10      	ldr	r2, [pc, #64]	; (80025f0 <TIM_OC5_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80025ae:	6204      	str	r4, [r0, #32]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80025b0:	4d10      	ldr	r5, [pc, #64]	; (80025f4 <TIM_OC5_SetConfig+0x54>)
  tmpccer = TIMx->CCER;
 80025b2:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 80025b4:	6844      	ldr	r4, [r0, #4]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80025b6:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR3;
 80025b8:	f8d0 e054 	ldr.w	lr, [r0, #84]	; 0x54
  tmpccer &= ~TIM_CCER_CC5P;
 80025bc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80025c0:	ea0e 0202 	and.w	r2, lr, r2
  tmpccer |= (OC_Config->OCPolarity << 16);
 80025c4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 80025c8:	ea42 0206 	orr.w	r2, r2, r6
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80025cc:	d009      	beq.n	80025e2 <TIM_OC5_SetConfig+0x42>
 80025ce:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80025d2:	42a8      	cmp	r0, r5
 80025d4:	d005      	beq.n	80025e2 <TIM_OC5_SetConfig+0x42>
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80025d6:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80025d8:	6044      	str	r4, [r0, #4]
  TIMx->CCMR3 = tmpccmrx;
 80025da:	6542      	str	r2, [r0, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 80025dc:	6581      	str	r1, [r0, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80025de:	6203      	str	r3, [r0, #32]
 80025e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpcr2 &= ~TIM_CR2_OIS5;
 80025e2:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 80025e6:	694d      	ldr	r5, [r1, #20]
 80025e8:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 80025ec:	e7f3      	b.n	80025d6 <TIM_OC5_SetConfig+0x36>
 80025ee:	bf00      	nop
 80025f0:	fffeff8f 	.word	0xfffeff8f
 80025f4:	40010000 	.word	0x40010000

080025f8 <TIM_OC6_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80025f8:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80025fa:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx |= (OC_Config->OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 80025fc:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80025fe:	f424 1480 	bic.w	r4, r4, #1048576	; 0x100000
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002602:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002604:	4a10      	ldr	r2, [pc, #64]	; (8002648 <TIM_OC6_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002606:	6204      	str	r4, [r0, #32]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002608:	4d10      	ldr	r5, [pc, #64]	; (800264c <TIM_OC6_SetConfig+0x54>)
  tmpccer = TIMx->CCER;
 800260a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 800260c:	6844      	ldr	r4, [r0, #4]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800260e:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR3;
 8002610:	f8d0 e054 	ldr.w	lr, [r0, #84]	; 0x54
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002614:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002618:	ea0e 0202 	and.w	r2, lr, r2
  tmpccer |= (OC_Config->OCPolarity << 20);
 800261c:	ea43 5307 	orr.w	r3, r3, r7, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002620:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002624:	d009      	beq.n	800263a <TIM_OC6_SetConfig+0x42>
 8002626:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800262a:	42a8      	cmp	r0, r5
 800262c:	d005      	beq.n	800263a <TIM_OC6_SetConfig+0x42>
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800262e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002630:	6044      	str	r4, [r0, #4]
  TIMx->CCMR3 = tmpccmrx;
 8002632:	6542      	str	r2, [r0, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 8002634:	65c1      	str	r1, [r0, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002636:	6203      	str	r3, [r0, #32]
 8002638:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpcr2 &= ~TIM_CR2_OIS6;
 800263a:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 800263e:	694d      	ldr	r5, [r1, #20]
 8002640:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
 8002644:	e7f3      	b.n	800262e <TIM_OC6_SetConfig+0x36>
 8002646:	bf00      	nop
 8002648:	feff8fff 	.word	0xfeff8fff
 800264c:	40010000 	.word	0x40010000

08002650 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8002650:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002654:	2b01      	cmp	r3, #1
{
 8002656:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(htim);
 8002658:	d01f      	beq.n	800269a <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  tmpcr2 = htim->Instance->CR2;
 800265a:	6802      	ldr	r2, [r0, #0]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800265c:	4d11      	ldr	r5, [pc, #68]	; (80026a4 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  tmpcr2 = htim->Instance->CR2;
 800265e:	6853      	ldr	r3, [r2, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002660:	42aa      	cmp	r2, r5
  tmpsmcr = htim->Instance->SMCR;
 8002662:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002664:	d014      	beq.n	8002690 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8002666:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800266a:	42aa      	cmp	r2, r5
 800266c:	d010      	beq.n	8002690 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800266e:	680d      	ldr	r5, [r1, #0]
  __HAL_UNLOCK(htim);
 8002670:	2600      	movs	r6, #0
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002672:	6889      	ldr	r1, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002674:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  tmpcr2 &= ~TIM_CR2_MMS;
 8002678:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800267c:	4321      	orrs	r1, r4
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800267e:	432b      	orrs	r3, r5
  return HAL_OK;
 8002680:	4635      	mov	r5, r6
  htim->Instance->CR2 = tmpcr2;
 8002682:	6053      	str	r3, [r2, #4]
  htim->Instance->SMCR = tmpsmcr;
 8002684:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 8002686:	f880 603c 	strb.w	r6, [r0, #60]	; 0x3c
} 
 800268a:	4628      	mov	r0, r5
 800268c:	bc70      	pop	{r4, r5, r6}
 800268e:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002690:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002694:	684d      	ldr	r5, [r1, #4]
 8002696:	432b      	orrs	r3, r5
 8002698:	e7e9      	b.n	800266e <HAL_TIMEx_MasterConfigSynchronization+0x1e>
  __HAL_LOCK(htim);
 800269a:	2502      	movs	r5, #2
} 
 800269c:	4628      	mov	r0, r5
 800269e:	bc70      	pop	{r4, r5, r6}
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	40010000 	.word	0x40010000

080026a8 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 80026a8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d041      	beq.n	8002734 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80026b0:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80026b2:	684a      	ldr	r2, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80026b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
{
 80026b8:	b4f0      	push	{r4, r5, r6, r7}
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80026ba:	688c      	ldr	r4, [r1, #8]
{
 80026bc:	b082      	sub	sp, #8
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80026be:	680f      	ldr	r7, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80026c0:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80026c2:	694e      	ldr	r6, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80026c4:	6a8c      	ldr	r4, [r1, #40]	; 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80026c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80026ca:	6805      	ldr	r5, [r0, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80026cc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 80026ce:	698a      	ldr	r2, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80026d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 80026d4:	9201      	str	r2, [sp, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80026d6:	690a      	ldr	r2, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80026d8:	433b      	orrs	r3, r7
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80026da:	4f18      	ldr	r7, [pc, #96]	; (800273c <HAL_TIMEx_ConfigBreakDeadTime+0x94>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80026dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80026e0:	42bd      	cmp	r5, r7
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80026e2:	ea43 0302 	orr.w	r3, r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 80026e6:	9a01      	ldr	r2, [sp, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80026e8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80026ec:	ea43 0306 	orr.w	r3, r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 80026f0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80026f4:	ea43 0304 	orr.w	r3, r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 80026f8:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80026fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002700:	d00a      	beq.n	8002718 <HAL_TIMEx_ConfigBreakDeadTime+0x70>
 8002702:	4a0f      	ldr	r2, [pc, #60]	; (8002740 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 8002704:	4295      	cmp	r5, r2
 8002706:	d007      	beq.n	8002718 <HAL_TIMEx_ConfigBreakDeadTime+0x70>
  __HAL_UNLOCK(htim);
 8002708:	2200      	movs	r2, #0
  htim->Instance->BDTR = tmpbdtr;
 800270a:	646b      	str	r3, [r5, #68]	; 0x44
  __HAL_UNLOCK(htim);
 800270c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8002710:	4610      	mov	r0, r2
 8002712:	b002      	add	sp, #8
 8002714:	bcf0      	pop	{r4, r5, r6, r7}
 8002716:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 8002718:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 800271a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800271e:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 8002720:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8002724:	6a0a      	ldr	r2, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002726:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800272a:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800272c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8002730:	4313      	orrs	r3, r2
 8002732:	e7e9      	b.n	8002708 <HAL_TIMEx_ConfigBreakDeadTime+0x60>
  __HAL_LOCK(htim);
 8002734:	2302      	movs	r3, #2
}
 8002736:	4618      	mov	r0, r3
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	40010000 	.word	0x40010000
 8002740:	40010400 	.word	0x40010400

08002744 <HAL_TIMEx_CommutationCallback>:
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop

08002748 <HAL_TIMEx_BreakCallback>:
{
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop

0800274c <HAL_TIM_PWM_ConfigChannel>:
{
 800274c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800274e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002752:	2b01      	cmp	r3, #1
 8002754:	d030      	beq.n	80027b8 <HAL_TIM_PWM_ConfigChannel+0x6c>
 8002756:	460d      	mov	r5, r1
  htim->State = HAL_TIM_STATE_BUSY;
 8002758:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 800275a:	2101      	movs	r1, #1
 800275c:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800275e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 8002762:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
  switch (Channel)
 8002766:	2a14      	cmp	r2, #20
 8002768:	d81e      	bhi.n	80027a8 <HAL_TIM_PWM_ConfigChannel+0x5c>
 800276a:	e8df f002 	tbb	[pc, r2]
 800276e:	1d3a      	.short	0x1d3a
 8002770:	1d4c1d1d 	.word	0x1d4c1d1d
 8002774:	1d5f1d1d 	.word	0x1d5f1d1d
 8002778:	1d0b1d1d 	.word	0x1d0b1d1d
 800277c:	1d711d1d 	.word	0x1d711d1d
 8002780:	1d1d      	.short	0x1d1d
 8002782:	27          	.byte	0x27
 8002783:	00          	.byte	0x00
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002784:	4629      	mov	r1, r5
 8002786:	6800      	ldr	r0, [r0, #0]
 8002788:	f7ff fede 	bl	8002548 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800278c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 800278e:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002790:	69d9      	ldr	r1, [r3, #28]
 8002792:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8002796:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002798:	69d9      	ldr	r1, [r3, #28]
 800279a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800279e:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 80027a0:	69da      	ldr	r2, [r3, #28]
 80027a2:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80027a6:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 80027a8:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80027aa:	2201      	movs	r2, #1
  return HAL_OK;
 80027ac:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 80027ae:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80027b2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return HAL_OK;
 80027b6:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 80027b8:	2002      	movs	r0, #2
}
 80027ba:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80027bc:	4629      	mov	r1, r5
 80027be:	6800      	ldr	r0, [r0, #0]
 80027c0:	f7ff ff1a 	bl	80025f8 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80027c4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 80027c6:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80027c8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80027ca:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80027ce:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80027d0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80027d2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80027d6:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 80027d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80027da:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80027de:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 80027e0:	e7e2      	b.n	80027a8 <HAL_TIM_PWM_ConfigChannel+0x5c>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80027e2:	4629      	mov	r1, r5
 80027e4:	6800      	ldr	r0, [r0, #0]
 80027e6:	f7ff fe15 	bl	8002414 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80027ea:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80027ec:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80027ee:	6999      	ldr	r1, [r3, #24]
 80027f0:	f041 0108 	orr.w	r1, r1, #8
 80027f4:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80027f6:	6999      	ldr	r1, [r3, #24]
 80027f8:	f021 0104 	bic.w	r1, r1, #4
 80027fc:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80027fe:	699a      	ldr	r2, [r3, #24]
 8002800:	4302      	orrs	r2, r0
 8002802:	619a      	str	r2, [r3, #24]
    break;
 8002804:	e7d0      	b.n	80027a8 <HAL_TIM_PWM_ConfigChannel+0x5c>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002806:	4629      	mov	r1, r5
 8002808:	6800      	ldr	r0, [r0, #0]
 800280a:	f7ff fe35 	bl	8002478 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800280e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002810:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002812:	6999      	ldr	r1, [r3, #24]
 8002814:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8002818:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800281a:	6999      	ldr	r1, [r3, #24]
 800281c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002820:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002822:	699a      	ldr	r2, [r3, #24]
 8002824:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8002828:	619a      	str	r2, [r3, #24]
    break;
 800282a:	e7bd      	b.n	80027a8 <HAL_TIM_PWM_ConfigChannel+0x5c>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800282c:	4629      	mov	r1, r5
 800282e:	6800      	ldr	r0, [r0, #0]
 8002830:	f7ff fe56 	bl	80024e0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002834:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002836:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002838:	69d9      	ldr	r1, [r3, #28]
 800283a:	f041 0108 	orr.w	r1, r1, #8
 800283e:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002840:	69d9      	ldr	r1, [r3, #28]
 8002842:	f021 0104 	bic.w	r1, r1, #4
 8002846:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002848:	69da      	ldr	r2, [r3, #28]
 800284a:	4302      	orrs	r2, r0
 800284c:	61da      	str	r2, [r3, #28]
    break;
 800284e:	e7ab      	b.n	80027a8 <HAL_TIM_PWM_ConfigChannel+0x5c>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002850:	4629      	mov	r1, r5
 8002852:	6800      	ldr	r0, [r0, #0]
 8002854:	f7ff fea4 	bl	80025a0 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002858:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 800285a:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800285c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800285e:	f041 0108 	orr.w	r1, r1, #8
 8002862:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002864:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002866:	f021 0104 	bic.w	r1, r1, #4
 800286a:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 800286c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800286e:	4302      	orrs	r2, r0
 8002870:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 8002872:	e799      	b.n	80027a8 <HAL_TIM_PWM_ConfigChannel+0x5c>

08002874 <HAL_UART_Receive_DMA>:
  * @note   When the UART parity is enabled (PCE = 1), the received data contain
  *         the parity bit (MSB position).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8002876:	f890 406a 	ldrb.w	r4, [r0, #106]	; 0x6a
 800287a:	2c20      	cmp	r4, #32
 800287c:	d001      	beq.n	8002882 <HAL_UART_Receive_DMA+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800287e:	2002      	movs	r0, #2
  }
}
 8002880:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((pData == NULL ) || (Size == 0U))
 8002882:	2900      	cmp	r1, #0
 8002884:	d035      	beq.n	80028f2 <HAL_UART_Receive_DMA+0x7e>
 8002886:	fab2 f482 	clz	r4, r2
 800288a:	0964      	lsrs	r4, r4, #5
 800288c:	2c00      	cmp	r4, #0
 800288e:	d130      	bne.n	80028f2 <HAL_UART_Receive_DMA+0x7e>
    __HAL_LOCK(huart);
 8002890:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8002894:	2b01      	cmp	r3, #1
 8002896:	d0f2      	beq.n	800287e <HAL_UART_Receive_DMA+0xa>
 8002898:	4605      	mov	r5, r0
 800289a:	4616      	mov	r6, r2
 800289c:	460a      	mov	r2, r1
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800289e:	2122      	movs	r1, #34	; 0x22
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80028a0:	6e47      	ldr	r7, [r0, #100]	; 0x64
    __HAL_LOCK(huart);
 80028a2:	f04f 0e01 	mov.w	lr, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028a6:	66c4      	str	r4, [r0, #108]	; 0x6c
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 80028a8:	4633      	mov	r3, r6
    huart->pRxBuffPtr = pData;
 80028aa:	6542      	str	r2, [r0, #84]	; 0x54
    huart->RxXferSize = Size;
 80028ac:	f8a0 6058 	strh.w	r6, [r0, #88]	; 0x58
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 80028b0:	4638      	mov	r0, r7
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80028b2:	f885 106a 	strb.w	r1, [r5, #106]	; 0x6a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80028b6:	4e10      	ldr	r6, [pc, #64]	; (80028f8 <HAL_UART_Receive_DMA+0x84>)
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80028b8:	4910      	ldr	r1, [pc, #64]	; (80028fc <HAL_UART_Receive_DMA+0x88>)
    __HAL_LOCK(huart);
 80028ba:	f885 e068 	strb.w	lr, [r5, #104]	; 0x68
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80028be:	63fe      	str	r6, [r7, #60]	; 0x3c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80028c0:	6439      	str	r1, [r7, #64]	; 0x40
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80028c2:	4e0f      	ldr	r6, [pc, #60]	; (8002900 <HAL_UART_Receive_DMA+0x8c>)
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 80028c4:	6829      	ldr	r1, [r5, #0]
    huart->hdmarx->XferAbortCallback = NULL;
 80028c6:	653c      	str	r4, [r7, #80]	; 0x50
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80028c8:	64fe      	str	r6, [r7, #76]	; 0x4c
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 80028ca:	3124      	adds	r1, #36	; 0x24
 80028cc:	f7fd ffbc 	bl	8000848 <HAL_DMA_Start_IT>
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80028d0:	682b      	ldr	r3, [r5, #0]
    __HAL_UNLOCK(huart);
 80028d2:	f885 4068 	strb.w	r4, [r5, #104]	; 0x68
    return HAL_OK;
 80028d6:	4620      	mov	r0, r4
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028de:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028e0:	689a      	ldr	r2, [r3, #8]
 80028e2:	f042 0201 	orr.w	r2, r2, #1
 80028e6:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80028e8:	689a      	ldr	r2, [r3, #8]
 80028ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80028ee:	609a      	str	r2, [r3, #8]
    return HAL_OK;
 80028f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 80028f2:	2001      	movs	r0, #1
 80028f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028f6:	bf00      	nop
 80028f8:	08002a2d 	.word	0x08002a2d
 80028fc:	08002ae5 	.word	0x08002ae5
 8002900:	08002af5 	.word	0x08002af5

08002904 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002908:	9d08      	ldr	r5, [sp, #32]
 800290a:	4680      	mov	r8, r0
 800290c:	460f      	mov	r7, r1
 800290e:	4616      	mov	r6, r2
 8002910:	4699      	mov	r9, r3
 8002912:	f8d8 4000 	ldr.w	r4, [r8]
 8002916:	e001      	b.n	800291c <UART_WaitOnFlagUntilTimeout+0x18>
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002918:	1c6b      	adds	r3, r5, #1
 800291a:	d10a      	bne.n	8002932 <UART_WaitOnFlagUntilTimeout+0x2e>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800291c:	69e0      	ldr	r0, [r4, #28]
 800291e:	ea37 0300 	bics.w	r3, r7, r0
 8002922:	bf0c      	ite	eq
 8002924:	2001      	moveq	r0, #1
 8002926:	2000      	movne	r0, #0
 8002928:	42b0      	cmp	r0, r6
 800292a:	d0f5      	beq.n	8002918 <UART_WaitOnFlagUntilTimeout+0x14>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800292c:	2000      	movs	r0, #0
}
 800292e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 8002932:	b13d      	cbz	r5, 8002944 <UART_WaitOnFlagUntilTimeout+0x40>
 8002934:	f7fd fe4e 	bl	80005d4 <HAL_GetTick>
 8002938:	eba0 0009 	sub.w	r0, r0, r9
 800293c:	4285      	cmp	r5, r0
 800293e:	d8e8      	bhi.n	8002912 <UART_WaitOnFlagUntilTimeout+0xe>
 8002940:	f8d8 4000 	ldr.w	r4, [r8]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002944:	6823      	ldr	r3, [r4, #0]
        huart->gState = HAL_UART_STATE_READY;
 8002946:	2220      	movs	r2, #32
        __HAL_UNLOCK(huart);
 8002948:	2100      	movs	r1, #0
 800294a:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800294c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002950:	6023      	str	r3, [r4, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002952:	68a3      	ldr	r3, [r4, #8]
 8002954:	f023 0301 	bic.w	r3, r3, #1
 8002958:	60a3      	str	r3, [r4, #8]
        huart->gState = HAL_UART_STATE_READY;
 800295a:	f888 2069 	strb.w	r2, [r8, #105]	; 0x69
        __HAL_UNLOCK(huart);
 800295e:	f888 1068 	strb.w	r1, [r8, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 8002962:	f888 206a 	strb.w	r2, [r8, #106]	; 0x6a
 8002966:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800296a:	bf00      	nop

0800296c <HAL_UART_Transmit>:
{
 800296c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002970:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8002972:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
{
 8002976:	b084      	sub	sp, #16
  if(huart->gState == HAL_UART_STATE_READY)
 8002978:	2b20      	cmp	r3, #32
 800297a:	d003      	beq.n	8002984 <HAL_UART_Transmit+0x18>
    return HAL_BUSY;
 800297c:	2002      	movs	r0, #2
}
 800297e:	b004      	add	sp, #16
 8002980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002984:	460e      	mov	r6, r1
    if((pData == NULL ) || (Size == 0U))
 8002986:	b399      	cbz	r1, 80029f0 <HAL_UART_Transmit+0x84>
 8002988:	fab2 f382 	clz	r3, r2
 800298c:	095b      	lsrs	r3, r3, #5
 800298e:	bb7b      	cbnz	r3, 80029f0 <HAL_UART_Transmit+0x84>
    __HAL_LOCK(huart);
 8002990:	f890 1068 	ldrb.w	r1, [r0, #104]	; 0x68
 8002994:	4604      	mov	r4, r0
 8002996:	2901      	cmp	r1, #1
 8002998:	d0f0      	beq.n	800297c <HAL_UART_Transmit+0x10>
 800299a:	2001      	movs	r0, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800299c:	2121      	movs	r1, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800299e:	66e3      	str	r3, [r4, #108]	; 0x6c
    __HAL_LOCK(huart);
 80029a0:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029a4:	f884 1069 	strb.w	r1, [r4, #105]	; 0x69
 80029a8:	9203      	str	r2, [sp, #12]
    tickstart = HAL_GetTick();
 80029aa:	f7fd fe13 	bl	80005d4 <HAL_GetTick>
    huart->TxXferSize = Size;
 80029ae:	9a03      	ldr	r2, [sp, #12]
    tickstart = HAL_GetTick();
 80029b0:	4680      	mov	r8, r0
    huart->TxXferSize = Size;
 80029b2:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 80029b6:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 80029ba:	f8b4 5052 	ldrh.w	r5, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029be:	4643      	mov	r3, r8
 80029c0:	2200      	movs	r2, #0
 80029c2:	2180      	movs	r1, #128	; 0x80
    while(huart->TxXferCount > 0U)
 80029c4:	b2ad      	uxth	r5, r5
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029c6:	4620      	mov	r0, r4
    while(huart->TxXferCount > 0U)
 80029c8:	b305      	cbz	r5, 8002a0c <HAL_UART_Transmit+0xa0>
      huart->TxXferCount--;
 80029ca:	f8b4 5052 	ldrh.w	r5, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029ce:	9700      	str	r7, [sp, #0]
      huart->TxXferCount--;
 80029d0:	3d01      	subs	r5, #1
 80029d2:	b2ad      	uxth	r5, r5
 80029d4:	f8a4 5052 	strh.w	r5, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029d8:	f7ff ff94 	bl	8002904 <UART_WaitOnFlagUntilTimeout>
 80029dc:	b9a0      	cbnz	r0, 8002a08 <HAL_UART_Transmit+0x9c>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029de:	68a3      	ldr	r3, [r4, #8]
 80029e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029e4:	d006      	beq.n	80029f4 <HAL_UART_Transmit+0x88>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80029e6:	7832      	ldrb	r2, [r6, #0]
 80029e8:	3601      	adds	r6, #1
 80029ea:	6823      	ldr	r3, [r4, #0]
 80029ec:	629a      	str	r2, [r3, #40]	; 0x28
 80029ee:	e7e4      	b.n	80029ba <HAL_UART_Transmit+0x4e>
      return  HAL_ERROR;
 80029f0:	2001      	movs	r0, #1
 80029f2:	e7c4      	b.n	800297e <HAL_UART_Transmit+0x12>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029f4:	6923      	ldr	r3, [r4, #16]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d1f5      	bne.n	80029e6 <HAL_UART_Transmit+0x7a>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80029fa:	f836 3b02 	ldrh.w	r3, [r6], #2
 80029fe:	6822      	ldr	r2, [r4, #0]
 8002a00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a04:	6293      	str	r3, [r2, #40]	; 0x28
        pData += 2;
 8002a06:	e7d8      	b.n	80029ba <HAL_UART_Transmit+0x4e>
        return HAL_TIMEOUT;
 8002a08:	2003      	movs	r0, #3
 8002a0a:	e7b8      	b.n	800297e <HAL_UART_Transmit+0x12>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a0c:	9700      	str	r7, [sp, #0]
 8002a0e:	462a      	mov	r2, r5
 8002a10:	2140      	movs	r1, #64	; 0x40
 8002a12:	f7ff ff77 	bl	8002904 <UART_WaitOnFlagUntilTimeout>
 8002a16:	2800      	cmp	r0, #0
 8002a18:	d1f6      	bne.n	8002a08 <HAL_UART_Transmit+0x9c>
    huart->gState = HAL_UART_STATE_READY;
 8002a1a:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002a1c:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 8002a20:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    return HAL_OK;
 8002a24:	e7ab      	b.n	800297e <HAL_UART_Transmit+0x12>
 8002a26:	bf00      	nop

08002a28 <HAL_UART_TxCpltCallback>:
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop

08002a2c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback
  * @param hdma DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002a2c:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;

  /* DMA Normal mode */
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8002a2e:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a30:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8002a38:	d111      	bne.n	8002a5e <UART_DMAReceiveCplt+0x32>
  {
    huart->RxXferCount = 0U;

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002a3a:	6802      	ldr	r2, [r0, #0]
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

	/* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002a3c:	2120      	movs	r1, #32
    huart->RxXferCount = 0U;
 8002a3e:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002a42:	6813      	ldr	r3, [r2, #0]
 8002a44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a48:	6013      	str	r3, [r2, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a4a:	6893      	ldr	r3, [r2, #8]
 8002a4c:	f023 0301 	bic.w	r3, r3, #1
 8002a50:	6093      	str	r3, [r2, #8]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a52:	6893      	ldr	r3, [r2, #8]
 8002a54:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a58:	6093      	str	r3, [r2, #8]
    huart->RxState = HAL_UART_STATE_READY;
 8002a5a:	f880 106a 	strb.w	r1, [r0, #106]	; 0x6a
  }
  HAL_UART_RxCpltCallback(huart);
 8002a5e:	f003 f853 	bl	8005b08 <HAL_UART_RxCpltCallback>
 8002a62:	bd08      	pop	{r3, pc}

08002a64 <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart UART handle
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002a64:	b538      	push	{r3, r4, r5, lr}
  uint16_t* tmp;
  uint16_t uhMask = huart->Mask;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002a66:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 8002a6a:	2b22      	cmp	r3, #34	; 0x22
 8002a6c:	d006      	beq.n	8002a7c <UART_Receive_IT+0x18>
    return HAL_OK;
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002a6e:	6802      	ldr	r2, [r0, #0]

    return HAL_BUSY;
 8002a70:	2002      	movs	r0, #2
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002a72:	6993      	ldr	r3, [r2, #24]
 8002a74:	f043 0308 	orr.w	r3, r3, #8
 8002a78:	6193      	str	r3, [r2, #24]
    return HAL_BUSY;
 8002a7a:	bd38      	pop	{r3, r4, r5, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a7c:	6883      	ldr	r3, [r0, #8]
  uint16_t uhMask = huart->Mask;
 8002a7e:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a86:	d01f      	beq.n	8002ac8 <UART_Receive_IT+0x64>
      *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002a88:	6803      	ldr	r3, [r0, #0]
 8002a8a:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8002a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a8e:	1c54      	adds	r4, r2, #1
 8002a90:	400b      	ands	r3, r1
 8002a92:	6544      	str	r4, [r0, #84]	; 0x54
 8002a94:	7013      	strb	r3, [r2, #0]
    if(--huart->RxXferCount == 0)
 8002a96:	f8b0 405a 	ldrh.w	r4, [r0, #90]	; 0x5a
 8002a9a:	3c01      	subs	r4, #1
 8002a9c:	b2a4      	uxth	r4, r4
 8002a9e:	f8a0 405a 	strh.w	r4, [r0, #90]	; 0x5a
 8002aa2:	b10c      	cbz	r4, 8002aa8 <UART_Receive_IT+0x44>
    return HAL_OK;
 8002aa4:	2000      	movs	r0, #0
  }
}
 8002aa6:	bd38      	pop	{r3, r4, r5, pc}
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002aa8:	6803      	ldr	r3, [r0, #0]
      huart->RxState = HAL_UART_STATE_READY;
 8002aaa:	2520      	movs	r5, #32
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002aac:	6819      	ldr	r1, [r3, #0]
 8002aae:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 8002ab2:	6019      	str	r1, [r3, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ab4:	6899      	ldr	r1, [r3, #8]
 8002ab6:	f021 0101 	bic.w	r1, r1, #1
 8002aba:	6099      	str	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8002abc:	f880 506a 	strb.w	r5, [r0, #106]	; 0x6a
      HAL_UART_RxCpltCallback(huart);
 8002ac0:	f003 f822 	bl	8005b08 <HAL_UART_RxCpltCallback>
 8002ac4:	4620      	mov	r0, r4
 8002ac6:	bd38      	pop	{r3, r4, r5, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ac8:	6903      	ldr	r3, [r0, #16]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d1dc      	bne.n	8002a88 <UART_Receive_IT+0x24>
      *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8002ace:	6803      	ldr	r3, [r0, #0]
 8002ad0:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8002ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad4:	400b      	ands	r3, r1
 8002ad6:	f822 3b02 	strh.w	r3, [r2], #2
      huart->pRxBuffPtr +=2;
 8002ada:	6542      	str	r2, [r0, #84]	; 0x54
 8002adc:	e7db      	b.n	8002a96 <UART_Receive_IT+0x32>
 8002ade:	bf00      	nop

08002ae0 <HAL_UART_RxHalfCpltCallback>:
 8002ae0:	4770      	bx	lr
 8002ae2:	bf00      	nop

08002ae4 <UART_DMARxHalfCplt>:
{
 8002ae4:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart);
 8002ae6:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8002ae8:	f7ff fffa 	bl	8002ae0 <HAL_UART_RxHalfCpltCallback>
 8002aec:	bd08      	pop	{r3, pc}
 8002aee:	bf00      	nop

08002af0 <HAL_UART_ErrorCallback>:
{
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop

08002af4 <UART_DMAError>:
{
 8002af4:	b508      	push	{r3, lr}
  huart->RxXferCount = 0U;
 8002af6:	2200      	movs	r2, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002af8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8002afa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8002afe:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  if (  (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002b02:	f893 2069 	ldrb.w	r2, [r3, #105]	; 0x69
 8002b06:	2a21      	cmp	r2, #33	; 0x21
 8002b08:	d01b      	beq.n	8002b42 <UART_DMAError+0x4e>
  if (  (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002b0a:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
 8002b0e:	2a22      	cmp	r2, #34	; 0x22
 8002b10:	d007      	beq.n	8002b22 <UART_DMAError+0x2e>
  SET_BIT(huart->ErrorCode, HAL_UART_ERROR_DMA);
 8002b12:	6eda      	ldr	r2, [r3, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 8002b14:	4618      	mov	r0, r3
  SET_BIT(huart->ErrorCode, HAL_UART_ERROR_DMA);
 8002b16:	f042 0210 	orr.w	r2, r2, #16
 8002b1a:	66da      	str	r2, [r3, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 8002b1c:	f7ff ffe8 	bl	8002af0 <HAL_UART_ErrorCallback>
 8002b20:	bd08      	pop	{r3, pc}
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) )
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	6891      	ldr	r1, [r2, #8]
 8002b26:	0649      	lsls	r1, r1, #25
 8002b28:	d5f3      	bpl.n	8002b12 <UART_DMAError+0x1e>
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b2a:	6811      	ldr	r1, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002b2c:	2020      	movs	r0, #32
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b2e:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 8002b32:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b34:	6891      	ldr	r1, [r2, #8]
 8002b36:	f021 0101 	bic.w	r1, r1, #1
 8002b3a:	6091      	str	r1, [r2, #8]
  huart->RxState = HAL_UART_STATE_READY;
 8002b3c:	f883 006a 	strb.w	r0, [r3, #106]	; 0x6a
 8002b40:	e7e7      	b.n	8002b12 <UART_DMAError+0x1e>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) )
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	6891      	ldr	r1, [r2, #8]
 8002b46:	0608      	lsls	r0, r1, #24
 8002b48:	d5df      	bpl.n	8002b0a <UART_DMAError+0x16>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002b4a:	6811      	ldr	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002b4c:	2020      	movs	r0, #32
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002b4e:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8002b52:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002b54:	f883 0069 	strb.w	r0, [r3, #105]	; 0x69
 8002b58:	e7d7      	b.n	8002b0a <UART_DMAError+0x16>
 8002b5a:	bf00      	nop

08002b5c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002b5c:	6803      	ldr	r3, [r0, #0]
 8002b5e:	69da      	ldr	r2, [r3, #28]
{
 8002b60:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8002b62:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002b64:	681d      	ldr	r5, [r3, #0]
{
 8002b66:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002b68:	6899      	ldr	r1, [r3, #8]
  if (errorflags == RESET)
 8002b6a:	d10d      	bne.n	8002b88 <HAL_UART_IRQHandler+0x2c>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002b6c:	0696      	lsls	r6, r2, #26
 8002b6e:	d502      	bpl.n	8002b76 <HAL_UART_IRQHandler+0x1a>
 8002b70:	06a9      	lsls	r1, r5, #26
 8002b72:	f100 8090 	bmi.w	8002c96 <HAL_UART_IRQHandler+0x13a>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002b76:	0616      	lsls	r6, r2, #24
 8002b78:	d501      	bpl.n	8002b7e <HAL_UART_IRQHandler+0x22>
 8002b7a:	0628      	lsls	r0, r5, #24
 8002b7c:	d473      	bmi.n	8002c66 <HAL_UART_IRQHandler+0x10a>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002b7e:	0651      	lsls	r1, r2, #25
 8002b80:	d501      	bpl.n	8002b86 <HAL_UART_IRQHandler+0x2a>
 8002b82:	066a      	lsls	r2, r5, #25
 8002b84:	d464      	bmi.n	8002c50 <HAL_UART_IRQHandler+0xf4>
 8002b86:	bd70      	pop	{r4, r5, r6, pc}
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8002b88:	f011 0101 	ands.w	r1, r1, #1
 8002b8c:	d148      	bne.n	8002c20 <HAL_UART_IRQHandler+0xc4>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8002b8e:	f415 7f90 	tst.w	r5, #288	; 0x120
 8002b92:	d0f0      	beq.n	8002b76 <HAL_UART_IRQHandler+0x1a>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002b94:	f012 0001 	ands.w	r0, r2, #1
 8002b98:	f000 8088 	beq.w	8002cac <HAL_UART_IRQHandler+0x150>
 8002b9c:	f415 7080 	ands.w	r0, r5, #256	; 0x100
 8002ba0:	d142      	bne.n	8002c28 <HAL_UART_IRQHandler+0xcc>
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ba2:	4601      	mov	r1, r0
 8002ba4:	ea01 0092 	and.w	r0, r1, r2, lsr #2
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ba8:	b128      	cbz	r0, 8002bb6 <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8002baa:	2004      	movs	r0, #4
 8002bac:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002bae:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002bb0:	f040 0002 	orr.w	r0, r0, #2
 8002bb4:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8002bb6:	0716      	lsls	r6, r2, #28
 8002bb8:	d503      	bpl.n	8002bc2 <HAL_UART_IRQHandler+0x66>
 8002bba:	06a8      	lsls	r0, r5, #26
 8002bbc:	d46f      	bmi.n	8002c9e <HAL_UART_IRQHandler+0x142>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002bbe:	2900      	cmp	r1, #0
 8002bc0:	d16d      	bne.n	8002c9e <HAL_UART_IRQHandler+0x142>
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002bc2:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8002bc4:	2900      	cmp	r1, #0
 8002bc6:	d0de      	beq.n	8002b86 <HAL_UART_IRQHandler+0x2a>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002bc8:	0696      	lsls	r6, r2, #26
 8002bca:	d501      	bpl.n	8002bd0 <HAL_UART_IRQHandler+0x74>
 8002bcc:	06a8      	lsls	r0, r5, #26
 8002bce:	d473      	bmi.n	8002cb8 <HAL_UART_IRQHandler+0x15c>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002bd0:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8002bd2:	0711      	lsls	r1, r2, #28
 8002bd4:	d403      	bmi.n	8002bde <HAL_UART_IRQHandler+0x82>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8002bd6:	689d      	ldr	r5, [r3, #8]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002bd8:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002bdc:	d071      	beq.n	8002cc2 <HAL_UART_IRQHandler+0x166>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bde:	681a      	ldr	r2, [r3, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8002be0:	2120      	movs	r1, #32
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002be2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002be6:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002be8:	689a      	ldr	r2, [r3, #8]
 8002bea:	f022 0201 	bic.w	r2, r2, #1
 8002bee:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 8002bf0:	f884 106a 	strb.w	r1, [r4, #106]	; 0x6a
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bf4:	689a      	ldr	r2, [r3, #8]
 8002bf6:	0652      	lsls	r2, r2, #25
 8002bf8:	d55a      	bpl.n	8002cb0 <HAL_UART_IRQHandler+0x154>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bfa:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8002bfc:	6e61      	ldr	r1, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bfe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c02:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8002c04:	2900      	cmp	r1, #0
 8002c06:	d053      	beq.n	8002cb0 <HAL_UART_IRQHandler+0x154>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002c08:	4b3a      	ldr	r3, [pc, #232]	; (8002cf4 <HAL_UART_IRQHandler+0x198>)
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002c0a:	4608      	mov	r0, r1
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002c0c:	650b      	str	r3, [r1, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002c0e:	f7fd fe5f 	bl	80008d0 <HAL_DMA_Abort_IT>
 8002c12:	2800      	cmp	r0, #0
 8002c14:	d0b7      	beq.n	8002b86 <HAL_UART_IRQHandler+0x2a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002c16:	6e60      	ldr	r0, [r4, #100]	; 0x64
}
 8002c18:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002c1c:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002c1e:	4718      	bx	r3
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002c20:	07d6      	lsls	r6, r2, #31
 8002c22:	d507      	bpl.n	8002c34 <HAL_UART_IRQHandler+0xd8>
 8002c24:	05e8      	lsls	r0, r5, #23
 8002c26:	d505      	bpl.n	8002c34 <HAL_UART_IRQHandler+0xd8>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8002c28:	2001      	movs	r0, #1
 8002c2a:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002c2c:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002c2e:	f040 0001 	orr.w	r0, r0, #1
 8002c32:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c34:	b2c9      	uxtb	r1, r1
 8002c36:	ea11 0052 	ands.w	r0, r1, r2, lsr #1
 8002c3a:	d0b3      	beq.n	8002ba4 <HAL_UART_IRQHandler+0x48>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8002c3c:	2602      	movs	r6, #2
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002c3e:	4601      	mov	r1, r0
 8002c40:	f3c2 0080 	ubfx	r0, r2, #2, #1
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8002c44:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002c46:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8002c48:	f046 0604 	orr.w	r6, r6, #4
 8002c4c:	66e6      	str	r6, [r4, #108]	; 0x6c
 8002c4e:	e7ab      	b.n	8002ba8 <HAL_UART_IRQHandler+0x4c>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002c50:	681a      	ldr	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002c52:	2120      	movs	r1, #32
  HAL_UART_TxCpltCallback(huart);
 8002c54:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002c56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c5a:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002c5c:	f884 1069 	strb.w	r1, [r4, #105]	; 0x69
  HAL_UART_TxCpltCallback(huart);
 8002c60:	f7ff fee2 	bl	8002a28 <HAL_UART_TxCpltCallback>
 8002c64:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002c66:	f894 2069 	ldrb.w	r2, [r4, #105]	; 0x69
 8002c6a:	2a21      	cmp	r2, #33	; 0x21
 8002c6c:	d18b      	bne.n	8002b86 <HAL_UART_IRQHandler+0x2a>
    if(huart->TxXferCount == 0U)
 8002c6e:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8002c72:	b292      	uxth	r2, r2
 8002c74:	b352      	cbz	r2, 8002ccc <HAL_UART_IRQHandler+0x170>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c76:	68a2      	ldr	r2, [r4, #8]
 8002c78:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002c7c:	d02f      	beq.n	8002cde <HAL_UART_IRQHandler+0x182>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8002c7e:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8002c80:	1c51      	adds	r1, r2, #1
 8002c82:	64e1      	str	r1, [r4, #76]	; 0x4c
 8002c84:	7812      	ldrb	r2, [r2, #0]
 8002c86:	629a      	str	r2, [r3, #40]	; 0x28
      huart->TxXferCount--;
 8002c88:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8002c8c:	3b01      	subs	r3, #1
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 8002c94:	bd70      	pop	{r4, r5, r6, pc}
}
 8002c96:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002c9a:	f7ff bee3 	b.w	8002a64 <UART_Receive_IT>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8002c9e:	2108      	movs	r1, #8
 8002ca0:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002ca2:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8002ca4:	f041 0108 	orr.w	r1, r1, #8
 8002ca8:	66e1      	str	r1, [r4, #108]	; 0x6c
 8002caa:	e78a      	b.n	8002bc2 <HAL_UART_IRQHandler+0x66>
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002cac:	4601      	mov	r1, r0
 8002cae:	e782      	b.n	8002bb6 <HAL_UART_IRQHandler+0x5a>
            HAL_UART_ErrorCallback(huart);
 8002cb0:	4620      	mov	r0, r4
 8002cb2:	f7ff ff1d 	bl	8002af0 <HAL_UART_ErrorCallback>
 8002cb6:	bd70      	pop	{r4, r5, r6, pc}
        UART_Receive_IT(huart);
 8002cb8:	4620      	mov	r0, r4
 8002cba:	f7ff fed3 	bl	8002a64 <UART_Receive_IT>
 8002cbe:	6823      	ldr	r3, [r4, #0]
 8002cc0:	e786      	b.n	8002bd0 <HAL_UART_IRQHandler+0x74>
        HAL_UART_ErrorCallback(huart);
 8002cc2:	4620      	mov	r0, r4
 8002cc4:	f7ff ff14 	bl	8002af0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cc8:	66e5      	str	r5, [r4, #108]	; 0x6c
 8002cca:	bd70      	pop	{r4, r5, r6, pc}
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002cd2:	601a      	str	r2, [r3, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002cda:	601a      	str	r2, [r3, #0]
 8002cdc:	bd70      	pop	{r4, r5, r6, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cde:	6922      	ldr	r2, [r4, #16]
 8002ce0:	2a00      	cmp	r2, #0
 8002ce2:	d1cc      	bne.n	8002c7e <HAL_UART_IRQHandler+0x122>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002ce4:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8002ce6:	f832 1b02 	ldrh.w	r1, [r2], #2
 8002cea:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002cee:	6299      	str	r1, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8002cf0:	64e2      	str	r2, [r4, #76]	; 0x4c
 8002cf2:	e7c9      	b.n	8002c88 <HAL_UART_IRQHandler+0x12c>
 8002cf4:	08002cf9 	.word	0x08002cf9

08002cf8 <UART_DMAAbortOnError>:
{
 8002cf8:	b508      	push	{r3, lr}
  huart->RxXferCount = 0U;
 8002cfa:	2200      	movs	r2, #0
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8002cfc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8002cfe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  HAL_UART_ErrorCallback(huart);
 8002d02:	4618      	mov	r0, r3
  huart->TxXferCount = 0U;
 8002d04:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 8002d08:	f7ff fef2 	bl	8002af0 <HAL_UART_ErrorCallback>
 8002d0c:	bd08      	pop	{r3, pc}
 8002d0e:	bf00      	nop

08002d10 <UART_SetConfig>:
  * @brief Configure the UART peripheral
  * @param huart uart handle
  * @retval None
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d12:	4605      	mov	r5, r0
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002d14:	6883      	ldr	r3, [r0, #8]
 8002d16:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002d18:	682c      	ldr	r4, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002d1a:	696a      	ldr	r2, [r5, #20]
 8002d1c:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002d1e:	4ea7      	ldr	r6, [pc, #668]	; (8002fbc <UART_SetConfig+0x2ac>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002d20:	69e8      	ldr	r0, [r5, #28]
 8002d22:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002d24:	6822      	ldr	r2, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002d26:	4303      	orrs	r3, r0

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d28:	68ef      	ldr	r7, [r5, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002d2a:	4016      	ands	r6, r2
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002d2c:	69aa      	ldr	r2, [r5, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d2e:	49a4      	ldr	r1, [pc, #656]	; (8002fc0 <UART_SetConfig+0x2b0>)
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002d30:	4333      	orrs	r3, r6
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002d32:	6a2e      	ldr	r6, [r5, #32]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d34:	428c      	cmp	r4, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002d36:	6023      	str	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002d38:	ea42 0306 	orr.w	r3, r2, r6
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d3c:	6862      	ldr	r2, [r4, #4]
 8002d3e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002d42:	ea42 0207 	orr.w	r2, r2, r7
 8002d46:	6062      	str	r2, [r4, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002d48:	68a2      	ldr	r2, [r4, #8]
 8002d4a:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8002d4e:	ea43 0302 	orr.w	r3, r3, r2
 8002d52:	60a3      	str	r3, [r4, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d54:	d04d      	beq.n	8002df2 <UART_SetConfig+0xe2>
 8002d56:	4b9b      	ldr	r3, [pc, #620]	; (8002fc4 <UART_SetConfig+0x2b4>)
 8002d58:	429c      	cmp	r4, r3
 8002d5a:	f000 8099 	beq.w	8002e90 <UART_SetConfig+0x180>
 8002d5e:	4b9a      	ldr	r3, [pc, #616]	; (8002fc8 <UART_SetConfig+0x2b8>)
 8002d60:	429c      	cmp	r4, r3
 8002d62:	f000 809e 	beq.w	8002ea2 <UART_SetConfig+0x192>
 8002d66:	4b99      	ldr	r3, [pc, #612]	; (8002fcc <UART_SetConfig+0x2bc>)
 8002d68:	429c      	cmp	r4, r3
 8002d6a:	d026      	beq.n	8002dba <UART_SetConfig+0xaa>
 8002d6c:	4b98      	ldr	r3, [pc, #608]	; (8002fd0 <UART_SetConfig+0x2c0>)
 8002d6e:	429c      	cmp	r4, r3
 8002d70:	d010      	beq.n	8002d94 <UART_SetConfig+0x84>
 8002d72:	4b98      	ldr	r3, [pc, #608]	; (8002fd4 <UART_SetConfig+0x2c4>)
 8002d74:	429c      	cmp	r4, r3
 8002d76:	d05d      	beq.n	8002e34 <UART_SetConfig+0x124>
 8002d78:	4b97      	ldr	r3, [pc, #604]	; (8002fd8 <UART_SetConfig+0x2c8>)
 8002d7a:	429c      	cmp	r4, r3
 8002d7c:	d06e      	beq.n	8002e5c <UART_SetConfig+0x14c>
 8002d7e:	4b97      	ldr	r3, [pc, #604]	; (8002fdc <UART_SetConfig+0x2cc>)
 8002d80:	429c      	cmp	r4, r3
 8002d82:	f000 8107 	beq.w	8002f94 <UART_SetConfig+0x284>

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d86:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8002d8a:	f000 80a3 	beq.w	8002ed4 <UART_SetConfig+0x1c4>
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
      break;
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
    }
  }

  return ret;

}
 8002d90:	4618      	mov	r0, r3
 8002d92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d94:	f503 33f4 	add.w	r3, r3, #124928	; 0x1e800
 8002d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d9c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002da0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002da4:	d063      	beq.n	8002e6e <UART_SetConfig+0x15e>
 8002da6:	d912      	bls.n	8002dce <UART_SetConfig+0xbe>
 8002da8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002dac:	f000 8084 	beq.w	8002eb8 <UART_SetConfig+0x1a8>
 8002db0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002db4:	f000 80ad 	beq.w	8002f12 <UART_SetConfig+0x202>
 8002db8:	e7e5      	b.n	8002d86 <UART_SetConfig+0x76>
 8002dba:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002dbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dc2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002dc6:	2b40      	cmp	r3, #64	; 0x40
 8002dc8:	d051      	beq.n	8002e6e <UART_SetConfig+0x15e>
 8002dca:	f200 809d 	bhi.w	8002f08 <UART_SetConfig+0x1f8>
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d1d9      	bne.n	8002d86 <UART_SetConfig+0x76>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002dd2:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8002dd6:	f000 80d1 	beq.w	8002f7c <UART_SetConfig+0x26c>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002dda:	f7fe fe09 	bl	80019f0 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002dde:	686a      	ldr	r2, [r5, #4]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002de0:	2300      	movs	r3, #0
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002de2:	eb00 0052 	add.w	r0, r0, r2, lsr #1
 8002de6:	fbb0 f0f2 	udiv	r0, r0, r2
 8002dea:	b280      	uxth	r0, r0
 8002dec:	60e0      	str	r0, [r4, #12]
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002df2:	4b7b      	ldr	r3, [pc, #492]	; (8002fe0 <UART_SetConfig+0x2d0>)
 8002df4:	4a7b      	ldr	r2, [pc, #492]	; (8002fe4 <UART_SetConfig+0x2d4>)
 8002df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dfa:	f003 0303 	and.w	r3, r3, #3
 8002dfe:	5cd3      	ldrb	r3, [r2, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e00:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8002e04:	d069      	beq.n	8002eda <UART_SetConfig+0x1ca>
    switch (clocksource)
 8002e06:	2b08      	cmp	r3, #8
 8002e08:	d8c1      	bhi.n	8002d8e <UART_SetConfig+0x7e>
 8002e0a:	a201      	add	r2, pc, #4	; (adr r2, 8002e10 <UART_SetConfig+0x100>)
 8002e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e10:	08002ddb 	.word	0x08002ddb
 8002e14:	08002e57 	.word	0x08002e57
 8002e18:	08002ebf 	.word	0x08002ebf
 8002e1c:	08002d8f 	.word	0x08002d8f
 8002e20:	08002e75 	.word	0x08002e75
 8002e24:	08002d8f 	.word	0x08002d8f
 8002e28:	08002d8f 	.word	0x08002d8f
 8002e2c:	08002d8f 	.word	0x08002d8f
 8002e30:	08002e7b 	.word	0x08002e7b
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e34:	f503 3392 	add.w	r3, r3, #74752	; 0x12400
 8002e38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e3c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002e40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e44:	d013      	beq.n	8002e6e <UART_SetConfig+0x15e>
 8002e46:	f200 808f 	bhi.w	8002f68 <UART_SetConfig+0x258>
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d19b      	bne.n	8002d86 <UART_SetConfig+0x76>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e4e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8002e52:	f000 809c 	beq.w	8002f8e <UART_SetConfig+0x27e>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002e56:	f7fe fddb 	bl	8001a10 <HAL_RCC_GetPCLK2Freq>
 8002e5a:	e7c0      	b.n	8002dde <UART_SetConfig+0xce>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e5c:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8002e60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e64:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8002e68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e6c:	d162      	bne.n	8002f34 <UART_SetConfig+0x224>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e6e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8002e72:	d068      	beq.n	8002f46 <UART_SetConfig+0x236>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002e74:	f7fe fce4 	bl	8001840 <HAL_RCC_GetSysClockFreq>
 8002e78:	e7b1      	b.n	8002dde <UART_SetConfig+0xce>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002e7a:	6869      	ldr	r1, [r5, #4]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e7c:	2300      	movs	r3, #0
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002e7e:	084a      	lsrs	r2, r1, #1
 8002e80:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8002e84:	fbb2 f2f1 	udiv	r2, r2, r1
 8002e88:	b292      	uxth	r2, r2
 8002e8a:	60e2      	str	r2, [r4, #12]
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e90:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8002e94:	4a54      	ldr	r2, [pc, #336]	; (8002fe8 <UART_SetConfig+0x2d8>)
 8002e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e9a:	f003 030c 	and.w	r3, r3, #12
 8002e9e:	5cd3      	ldrb	r3, [r2, r3]
 8002ea0:	e7ae      	b.n	8002e00 <UART_SetConfig+0xf0>
 8002ea2:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
 8002ea6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eaa:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002eae:	2b10      	cmp	r3, #16
 8002eb0:	d0dd      	beq.n	8002e6e <UART_SetConfig+0x15e>
 8002eb2:	d98c      	bls.n	8002dce <UART_SetConfig+0xbe>
 8002eb4:	2b20      	cmp	r3, #32
 8002eb6:	d15e      	bne.n	8002f76 <UART_SetConfig+0x266>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002eb8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8002ebc:	d061      	beq.n	8002f82 <UART_SetConfig+0x272>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002ebe:	6869      	ldr	r1, [r5, #4]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ec0:	2300      	movs	r3, #0
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002ec2:	4a4a      	ldr	r2, [pc, #296]	; (8002fec <UART_SetConfig+0x2dc>)
}
 8002ec4:	4618      	mov	r0, r3
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002ec6:	eb02 0251 	add.w	r2, r2, r1, lsr #1
 8002eca:	fbb2 f2f1 	udiv	r2, r2, r1
 8002ece:	b292      	uxth	r2, r2
 8002ed0:	60e2      	str	r2, [r4, #12]
}
 8002ed2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ed4:	2200      	movs	r2, #0
        ret = HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e7d7      	b.n	8002e8a <UART_SetConfig+0x17a>
    switch (clocksource)
 8002eda:	2b08      	cmp	r3, #8
 8002edc:	d8fa      	bhi.n	8002ed4 <UART_SetConfig+0x1c4>
 8002ede:	a201      	add	r2, pc, #4	; (adr r2, 8002ee4 <UART_SetConfig+0x1d4>)
 8002ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ee4:	08002f7d 	.word	0x08002f7d
 8002ee8:	08002f8f 	.word	0x08002f8f
 8002eec:	08002f83 	.word	0x08002f83
 8002ef0:	08002ed5 	.word	0x08002ed5
 8002ef4:	08002f47 	.word	0x08002f47
 8002ef8:	08002ed5 	.word	0x08002ed5
 8002efc:	08002ed5 	.word	0x08002ed5
 8002f00:	08002ed5 	.word	0x08002ed5
 8002f04:	08002f19 	.word	0x08002f19
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f08:	2b80      	cmp	r3, #128	; 0x80
 8002f0a:	d0d5      	beq.n	8002eb8 <UART_SetConfig+0x1a8>
 8002f0c:	2bc0      	cmp	r3, #192	; 0xc0
 8002f0e:	f47f af3a 	bne.w	8002d86 <UART_SetConfig+0x76>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f12:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8002f16:	d1b0      	bne.n	8002e7a <UART_SetConfig+0x16a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002f18:	686a      	ldr	r2, [r5, #4]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f1a:	2300      	movs	r3, #0
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002f1c:	0851      	lsrs	r1, r2, #1
 8002f1e:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
 8002f22:	fbb1 f1f2 	udiv	r1, r1, r2
 8002f26:	f3c1 0242 	ubfx	r2, r1, #1, #3
 8002f2a:	f021 010f 	bic.w	r1, r1, #15
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	b292      	uxth	r2, r2
      break;
 8002f32:	e7aa      	b.n	8002e8a <UART_SetConfig+0x17a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f34:	f67f af4b 	bls.w	8002dce <UART_SetConfig+0xbe>
 8002f38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f3c:	d0bc      	beq.n	8002eb8 <UART_SetConfig+0x1a8>
 8002f3e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002f42:	d0e6      	beq.n	8002f12 <UART_SetConfig+0x202>
 8002f44:	e71f      	b.n	8002d86 <UART_SetConfig+0x76>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002f46:	f7fe fc7b 	bl	8001840 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002f4a:	6869      	ldr	r1, [r5, #4]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	682c      	ldr	r4, [r5, #0]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002f50:	084a      	lsrs	r2, r1, #1
 8002f52:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 8002f56:	fbb0 f0f1 	udiv	r0, r0, r1
 8002f5a:	f3c0 0242 	ubfx	r2, r0, #1, #3
 8002f5e:	f020 000f 	bic.w	r0, r0, #15
 8002f62:	4302      	orrs	r2, r0
 8002f64:	b292      	uxth	r2, r2
      break;
 8002f66:	e790      	b.n	8002e8a <UART_SetConfig+0x17a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f6c:	d0a4      	beq.n	8002eb8 <UART_SetConfig+0x1a8>
 8002f6e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002f72:	d0ce      	beq.n	8002f12 <UART_SetConfig+0x202>
 8002f74:	e707      	b.n	8002d86 <UART_SetConfig+0x76>
 8002f76:	2b30      	cmp	r3, #48	; 0x30
 8002f78:	d0cb      	beq.n	8002f12 <UART_SetConfig+0x202>
 8002f7a:	e704      	b.n	8002d86 <UART_SetConfig+0x76>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002f7c:	f7fe fd38 	bl	80019f0 <HAL_RCC_GetPCLK1Freq>
 8002f80:	e7e3      	b.n	8002f4a <UART_SetConfig+0x23a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002f82:	686a      	ldr	r2, [r5, #4]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f84:	2300      	movs	r3, #0
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002f86:	491a      	ldr	r1, [pc, #104]	; (8002ff0 <UART_SetConfig+0x2e0>)
 8002f88:	eb01 0152 	add.w	r1, r1, r2, lsr #1
 8002f8c:	e7c9      	b.n	8002f22 <UART_SetConfig+0x212>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002f8e:	f7fe fd3f 	bl	8001a10 <HAL_RCC_GetPCLK2Freq>
 8002f92:	e7da      	b.n	8002f4a <UART_SetConfig+0x23a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f94:	f503 33de 	add.w	r3, r3, #113664	; 0x1bc00
 8002f98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f9c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002fa0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002fa4:	f43f af63 	beq.w	8002e6e <UART_SetConfig+0x15e>
 8002fa8:	f67f af11 	bls.w	8002dce <UART_SetConfig+0xbe>
 8002fac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002fb0:	d082      	beq.n	8002eb8 <UART_SetConfig+0x1a8>
 8002fb2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002fb6:	d0ac      	beq.n	8002f12 <UART_SetConfig+0x202>
 8002fb8:	e6e5      	b.n	8002d86 <UART_SetConfig+0x76>
 8002fba:	bf00      	nop
 8002fbc:	efff69f3 	.word	0xefff69f3
 8002fc0:	40011000 	.word	0x40011000
 8002fc4:	40004400 	.word	0x40004400
 8002fc8:	40004800 	.word	0x40004800
 8002fcc:	40004c00 	.word	0x40004c00
 8002fd0:	40005000 	.word	0x40005000
 8002fd4:	40011400 	.word	0x40011400
 8002fd8:	40007800 	.word	0x40007800
 8002fdc:	40007c00 	.word	0x40007c00
 8002fe0:	40023800 	.word	0x40023800
 8002fe4:	08007224 	.word	0x08007224
 8002fe8:	08007228 	.word	0x08007228
 8002fec:	00f42400 	.word	0x00f42400
 8002ff0:	01e84800 	.word	0x01e84800

08002ff4 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002ff4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002ff6:	07da      	lsls	r2, r3, #31
{
 8002ff8:	b410      	push	{r4}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002ffa:	d506      	bpl.n	800300a <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002ffc:	6801      	ldr	r1, [r0, #0]
 8002ffe:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8003000:	684a      	ldr	r2, [r1, #4]
 8003002:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003006:	4322      	orrs	r2, r4
 8003008:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800300a:	079c      	lsls	r4, r3, #30
 800300c:	d506      	bpl.n	800301c <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800300e:	6801      	ldr	r1, [r0, #0]
 8003010:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003012:	684a      	ldr	r2, [r1, #4]
 8003014:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003018:	4322      	orrs	r2, r4
 800301a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800301c:	0759      	lsls	r1, r3, #29
 800301e:	d506      	bpl.n	800302e <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003020:	6801      	ldr	r1, [r0, #0]
 8003022:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003024:	684a      	ldr	r2, [r1, #4]
 8003026:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800302a:	4322      	orrs	r2, r4
 800302c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800302e:	071a      	lsls	r2, r3, #28
 8003030:	d506      	bpl.n	8003040 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003032:	6801      	ldr	r1, [r0, #0]
 8003034:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003036:	684a      	ldr	r2, [r1, #4]
 8003038:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800303c:	4322      	orrs	r2, r4
 800303e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003040:	06dc      	lsls	r4, r3, #27
 8003042:	d506      	bpl.n	8003052 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003044:	6801      	ldr	r1, [r0, #0]
 8003046:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003048:	688a      	ldr	r2, [r1, #8]
 800304a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800304e:	4322      	orrs	r2, r4
 8003050:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003052:	0699      	lsls	r1, r3, #26
 8003054:	d506      	bpl.n	8003064 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003056:	6801      	ldr	r1, [r0, #0]
 8003058:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800305a:	688a      	ldr	r2, [r1, #8]
 800305c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003060:	4322      	orrs	r2, r4
 8003062:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003064:	065a      	lsls	r2, r3, #25
 8003066:	d50a      	bpl.n	800307e <UART_AdvFeatureConfig+0x8a>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003068:	6801      	ldr	r1, [r0, #0]
 800306a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800306c:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800306e:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003072:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003076:	ea42 0204 	orr.w	r2, r2, r4
 800307a:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800307c:	d00b      	beq.n	8003096 <UART_AdvFeatureConfig+0xa2>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800307e:	061b      	lsls	r3, r3, #24
 8003080:	d506      	bpl.n	8003090 <UART_AdvFeatureConfig+0x9c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003082:	6802      	ldr	r2, [r0, #0]
 8003084:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003086:	6853      	ldr	r3, [r2, #4]
 8003088:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800308c:	430b      	orrs	r3, r1
 800308e:	6053      	str	r3, [r2, #4]
  }
}
 8003090:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003094:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003096:	684a      	ldr	r2, [r1, #4]
 8003098:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800309a:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800309e:	4322      	orrs	r2, r4
 80030a0:	604a      	str	r2, [r1, #4]
 80030a2:	e7ec      	b.n	800307e <UART_AdvFeatureConfig+0x8a>

080030a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80030a4:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart = 0U;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030a6:	2500      	movs	r5, #0
{
 80030a8:	4604      	mov	r4, r0
 80030aa:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030ac:	66c5      	str	r5, [r0, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80030ae:	f7fd fa91 	bl	80005d4 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80030b2:	6822      	ldr	r2, [r4, #0]
 80030b4:	6812      	ldr	r2, [r2, #0]
 80030b6:	0713      	lsls	r3, r2, #28
 80030b8:	d40a      	bmi.n	80030d0 <UART_CheckIdleState+0x2c>
  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
  huart->RxState= HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80030ba:	2300      	movs	r3, #0
  huart->gState= HAL_UART_STATE_READY;
 80030bc:	2220      	movs	r2, #32

  return HAL_OK;
 80030be:	4618      	mov	r0, r3
  huart->gState= HAL_UART_STATE_READY;
 80030c0:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 80030c4:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
  huart->RxState= HAL_UART_STATE_READY;
 80030c8:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
}
 80030cc:	b002      	add	sp, #8
 80030ce:	bd70      	pop	{r4, r5, r6, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80030d0:	f06f 467e 	mvn.w	r6, #4261412864	; 0xfe000000
 80030d4:	4603      	mov	r3, r0
 80030d6:	462a      	mov	r2, r5
 80030d8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80030dc:	9600      	str	r6, [sp, #0]
 80030de:	4620      	mov	r0, r4
 80030e0:	f7ff fc10 	bl	8002904 <UART_WaitOnFlagUntilTimeout>
 80030e4:	2800      	cmp	r0, #0
 80030e6:	d0e8      	beq.n	80030ba <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 80030e8:	2003      	movs	r0, #3
}
 80030ea:	b002      	add	sp, #8
 80030ec:	bd70      	pop	{r4, r5, r6, pc}
 80030ee:	bf00      	nop

080030f0 <HAL_UART_Init>:
  if(huart == NULL)
 80030f0:	b390      	cbz	r0, 8003158 <HAL_UART_Init+0x68>
  if(huart->gState == HAL_UART_STATE_RESET)
 80030f2:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
{
 80030f6:	b510      	push	{r4, lr}
  if(huart->gState == HAL_UART_STATE_RESET)
 80030f8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80030fc:	4604      	mov	r4, r0
 80030fe:	b303      	cbz	r3, 8003142 <HAL_UART_Init+0x52>
  __HAL_UART_DISABLE(huart);
 8003100:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003102:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003104:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8003106:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 800310a:	6813      	ldr	r3, [r2, #0]
 800310c:	f023 0301 	bic.w	r3, r3, #1
 8003110:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003112:	f7ff fdfd 	bl	8002d10 <UART_SetConfig>
 8003116:	2801      	cmp	r0, #1
 8003118:	d018      	beq.n	800314c <HAL_UART_Init+0x5c>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800311a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800311c:	b9c3      	cbnz	r3, 8003150 <HAL_UART_Init+0x60>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800311e:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8003120:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003122:	685a      	ldr	r2, [r3, #4]
 8003124:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003128:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800312a:	689a      	ldr	r2, [r3, #8]
 800312c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003130:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	f042 0201 	orr.w	r2, r2, #1
}
 8003138:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 800313c:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800313e:	f7ff bfb1 	b.w	80030a4 <UART_CheckIdleState>
    huart->Lock = HAL_UNLOCKED;
 8003142:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 8003146:	f003 fb73 	bl	8006830 <HAL_UART_MspInit>
 800314a:	e7d9      	b.n	8003100 <HAL_UART_Init+0x10>
}
 800314c:	2001      	movs	r0, #1
 800314e:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 8003150:	4620      	mov	r0, r4
 8003152:	f7ff ff4f 	bl	8002ff4 <UART_AdvFeatureConfig>
 8003156:	e7e2      	b.n	800311e <HAL_UART_Init+0x2e>
}
 8003158:	2001      	movs	r0, #1
 800315a:	4770      	bx	lr

0800315c <DFPlayer_init>:
#include "DFPlayer_Mini_mp3.h"

uint8_t cmd[8];

void DFPlayer_init(UART_HandleTypeDef *handler){
	huart_DFPlayer = handler;
 800315c:	4b01      	ldr	r3, [pc, #4]	; (8003164 <DFPlayer_init+0x8>)
 800315e:	6018      	str	r0, [r3, #0]
 8003160:	4770      	bx	lr
 8003162:	bf00      	nop
 8003164:	200000bc 	.word	0x200000bc

08003168 <DFPlayer_setvolume>:
}

void DFPlayer_setvolume(uint8_t volume){
 8003168:	b5f0      	push	{r4, r5, r6, r7, lr}
	cmd[3]=	0x06;
	cmd[4]=	0x00;
	cmd[5]=	0x00;
	cmd[6]=	volume;
	cmd[7]=	0xEF;
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 800316a:	4a0f      	ldr	r2, [pc, #60]	; (80031a8 <DFPlayer_setvolume+0x40>)
void DFPlayer_setvolume(uint8_t volume){
 800316c:	b083      	sub	sp, #12
	cmd[0]= 0x7E;
 800316e:	217e      	movs	r1, #126	; 0x7e
	cmd[2]=	0x06;
 8003170:	2506      	movs	r5, #6
	cmd[4]=	0x00;
 8003172:	2400      	movs	r4, #0
	cmd[6]=	volume;
 8003174:	f88d 0006 	strb.w	r0, [sp, #6]
	cmd[0]= 0x7E;
 8003178:	f88d 1000 	strb.w	r1, [sp]
	cmd[1]= 0xFF;
 800317c:	27ff      	movs	r7, #255	; 0xff
	cmd[7]=	0xEF;
 800317e:	26ef      	movs	r6, #239	; 0xef
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8003180:	230f      	movs	r3, #15
 8003182:	6810      	ldr	r0, [r2, #0]
 8003184:	4669      	mov	r1, sp
 8003186:	2208      	movs	r2, #8
	cmd[1]= 0xFF;
 8003188:	f88d 7001 	strb.w	r7, [sp, #1]
	cmd[2]=	0x06;
 800318c:	f88d 5002 	strb.w	r5, [sp, #2]
	cmd[3]=	0x06;
 8003190:	f88d 5003 	strb.w	r5, [sp, #3]
	cmd[4]=	0x00;
 8003194:	f88d 4004 	strb.w	r4, [sp, #4]
	cmd[5]=	0x00;
 8003198:	f88d 4005 	strb.w	r4, [sp, #5]
	cmd[7]=	0xEF;
 800319c:	f88d 6007 	strb.w	r6, [sp, #7]
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 80031a0:	f7ff fbe4 	bl	800296c <HAL_UART_Transmit>
}
 80031a4:	b003      	add	sp, #12
 80031a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031a8:	200000bc 	.word	0x200000bc

080031ac <DFPlayer_playmp3>:
void DFPlayer_playmp3(uint8_t playnumber){
 80031ac:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t cmd[8];
	cmd[0]= 0x7E;
 80031ae:	227e      	movs	r2, #126	; 0x7e
void DFPlayer_playmp3(uint8_t playnumber){
 80031b0:	b083      	sub	sp, #12
	cmd[1]= 0xFF;
 80031b2:	21ff      	movs	r1, #255	; 0xff
	cmd[3]=	0x0F;
	cmd[4]=	0x00;
	cmd[5]=	1;
	cmd[6]=	playnumber;
	cmd[7]=	0xEF;
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 80031b4:	f8df e03c 	ldr.w	lr, [pc, #60]	; 80031f4 <DFPlayer_playmp3+0x48>
	cmd[3]=	0x0F;
 80031b8:	230f      	movs	r3, #15
	cmd[0]= 0x7E;
 80031ba:	f88d 2000 	strb.w	r2, [sp]
	cmd[1]= 0xFF;
 80031be:	f88d 1001 	strb.w	r1, [sp, #1]
	cmd[2]=	0x06;
 80031c2:	2706      	movs	r7, #6
	cmd[4]=	0x00;
 80031c4:	2600      	movs	r6, #0
	cmd[5]=	1;
 80031c6:	2501      	movs	r5, #1
	cmd[7]=	0xEF;
 80031c8:	24ef      	movs	r4, #239	; 0xef
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 80031ca:	2208      	movs	r2, #8
 80031cc:	4669      	mov	r1, sp
	cmd[6]=	playnumber;
 80031ce:	f88d 0006 	strb.w	r0, [sp, #6]
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 80031d2:	f8de 0000 	ldr.w	r0, [lr]
	cmd[3]=	0x0F;
 80031d6:	f88d 3003 	strb.w	r3, [sp, #3]
	cmd[2]=	0x06;
 80031da:	f88d 7002 	strb.w	r7, [sp, #2]
	cmd[4]=	0x00;
 80031de:	f88d 6004 	strb.w	r6, [sp, #4]
	cmd[5]=	1;
 80031e2:	f88d 5005 	strb.w	r5, [sp, #5]
	cmd[7]=	0xEF;
 80031e6:	f88d 4007 	strb.w	r4, [sp, #7]
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 80031ea:	f7ff fbbf 	bl	800296c <HAL_UART_Transmit>
}
 80031ee:	b003      	add	sp, #12
 80031f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031f2:	bf00      	nop
 80031f4:	200000bc 	.word	0x200000bc

080031f8 <DFPlayer_stopmp3>:
void DFPlayer_stopmp3(){
 80031f8:	b5f0      	push	{r4, r5, r6, r7, lr}
	cmd[3]=	0x0E;
	cmd[4]=	0x00;
	cmd[5]=	0x00;
	cmd[6]=	0x00;
	cmd[7]=	0xEF;
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 80031fa:	4b10      	ldr	r3, [pc, #64]	; (800323c <DFPlayer_stopmp3+0x44>)
void DFPlayer_stopmp3(){
 80031fc:	b083      	sub	sp, #12
	cmd[0]= 0x7E;
 80031fe:	227e      	movs	r2, #126	; 0x7e
	cmd[1]= 0xFF;
 8003200:	21ff      	movs	r1, #255	; 0xff
	cmd[4]=	0x00;
 8003202:	2400      	movs	r4, #0
	cmd[2]=	0x06;
 8003204:	2706      	movs	r7, #6
	cmd[0]= 0x7E;
 8003206:	f88d 2000 	strb.w	r2, [sp]
	cmd[3]=	0x0E;
 800320a:	260e      	movs	r6, #14
	cmd[1]= 0xFF;
 800320c:	f88d 1001 	strb.w	r1, [sp, #1]
	cmd[7]=	0xEF;
 8003210:	25ef      	movs	r5, #239	; 0xef
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8003212:	6818      	ldr	r0, [r3, #0]
 8003214:	2208      	movs	r2, #8
 8003216:	230f      	movs	r3, #15
 8003218:	4669      	mov	r1, sp
	cmd[2]=	0x06;
 800321a:	f88d 7002 	strb.w	r7, [sp, #2]
	cmd[3]=	0x0E;
 800321e:	f88d 6003 	strb.w	r6, [sp, #3]
	cmd[4]=	0x00;
 8003222:	f88d 4004 	strb.w	r4, [sp, #4]
	cmd[5]=	0x00;
 8003226:	f88d 4005 	strb.w	r4, [sp, #5]
	cmd[6]=	0x00;
 800322a:	f88d 4006 	strb.w	r4, [sp, #6]
	cmd[7]=	0xEF;
 800322e:	f88d 5007 	strb.w	r5, [sp, #7]
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8003232:	f7ff fb9b 	bl	800296c <HAL_UART_Transmit>
}
 8003236:	b003      	add	sp, #12
 8003238:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800323a:	bf00      	nop
 800323c:	200000bc 	.word	0x200000bc

08003240 <JY901_init>:
 */
#include "JY901.h"


void JY901_init(I2C_HandleTypeDef *handler){
	 JY901_I2C = handler;
 8003240:	4b01      	ldr	r3, [pc, #4]	; (8003248 <JY901_init+0x8>)
 8003242:	6018      	str	r0, [r3, #0]
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	200000c8 	.word	0x200000c8

0800324c <JY901_calibration>:
 * cmd=4  Save
 */
void JY901_calibration(uint32_t time,uint8_t cmd){
	uint8_t send_cmd[3];
	uint8_t cycletime=0;
	if(time>1000){
 800324c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
void JY901_calibration(uint32_t time,uint8_t cmd){
 8003250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003252:	4605      	mov	r5, r0
 8003254:	b085      	sub	sp, #20
	if(time>1000){
 8003256:	d920      	bls.n	800329a <JY901_calibration+0x4e>
		cycletime=time/1000;
 8003258:	4c33      	ldr	r4, [pc, #204]	; (8003328 <JY901_calibration+0xdc>)
 800325a:	fba4 3400 	umull	r3, r4, r4, r0
 800325e:	09a4      	lsrs	r4, r4, #6
	}
	switch(cmd){
 8003260:	3901      	subs	r1, #1
 8003262:	b2e4      	uxtb	r4, r4
 8003264:	2903      	cmp	r1, #3
 8003266:	d816      	bhi.n	8003296 <JY901_calibration+0x4a>
 8003268:	e8df f001 	tbb	[pc, r1]
 800326c:	02192547 	.word	0x02192547

	case 4:
		send_cmd[0]=0x00;
		send_cmd[1]=0x00;
		send_cmd[2]=0x00;
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 8003270:	4a2e      	ldr	r2, [pc, #184]	; (800332c <JY901_calibration+0xe0>)
 8003272:	210f      	movs	r1, #15
		send_cmd[0]=0x00;
 8003274:	2400      	movs	r4, #0
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 8003276:	2303      	movs	r3, #3
 8003278:	6810      	ldr	r0, [r2, #0]
 800327a:	aa03      	add	r2, sp, #12
 800327c:	9100      	str	r1, [sp, #0]
 800327e:	21a0      	movs	r1, #160	; 0xa0
		send_cmd[0]=0x00;
 8003280:	f88d 400c 	strb.w	r4, [sp, #12]
		send_cmd[1]=0x00;
 8003284:	f88d 400d 	strb.w	r4, [sp, #13]
		send_cmd[2]=0x00;
 8003288:	f88d 400e 	strb.w	r4, [sp, #14]
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 800328c:	f7fd fe92 	bl	8000fb4 <HAL_I2C_Master_Transmit>
		HAL_Delay(time);
 8003290:	4628      	mov	r0, r5
 8003292:	f7fd f9a5 	bl	80005e0 <HAL_Delay>
	break;
	}
}
 8003296:	b005      	add	sp, #20
 8003298:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800329a:	2400      	movs	r4, #0
 800329c:	e7e0      	b.n	8003260 <JY901_calibration+0x14>
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 800329e:	4b23      	ldr	r3, [pc, #140]	; (800332c <JY901_calibration+0xe0>)
 80032a0:	220f      	movs	r2, #15
		send_cmd[0]=0x01;
 80032a2:	2601      	movs	r6, #1
		send_cmd[1]=0x00;
 80032a4:	2400      	movs	r4, #0
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 80032a6:	6818      	ldr	r0, [r3, #0]
 80032a8:	21a0      	movs	r1, #160	; 0xa0
 80032aa:	9200      	str	r2, [sp, #0]
 80032ac:	2303      	movs	r3, #3
 80032ae:	aa03      	add	r2, sp, #12
		send_cmd[0]=0x01;
 80032b0:	f88d 600c 	strb.w	r6, [sp, #12]
 80032b4:	e7e6      	b.n	8003284 <JY901_calibration+0x38>
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 80032b6:	4a1d      	ldr	r2, [pc, #116]	; (800332c <JY901_calibration+0xe0>)
 80032b8:	230f      	movs	r3, #15
		send_cmd[0]=0x01;
 80032ba:	2701      	movs	r7, #1
		send_cmd[1]=0x02;
 80032bc:	2602      	movs	r6, #2
		send_cmd[2]=0x00;
 80032be:	2500      	movs	r5, #0
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 80032c0:	6810      	ldr	r0, [r2, #0]
 80032c2:	21a0      	movs	r1, #160	; 0xa0
 80032c4:	9300      	str	r3, [sp, #0]
 80032c6:	aa03      	add	r2, sp, #12
 80032c8:	2303      	movs	r3, #3
		send_cmd[0]=0x01;
 80032ca:	f88d 700c 	strb.w	r7, [sp, #12]
		send_cmd[1]=0x02;
 80032ce:	f88d 600d 	strb.w	r6, [sp, #13]
		send_cmd[2]=0x00;
 80032d2:	f88d 500e 	strb.w	r5, [sp, #14]
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 80032d6:	f7fd fe6d 	bl	8000fb4 <HAL_I2C_Master_Transmit>
		for(uint8_t i=0;i<cycletime;i++){
 80032da:	2c00      	cmp	r4, #0
 80032dc:	d0db      	beq.n	8003296 <JY901_calibration+0x4a>
			HAL_IWDG_Refresh(&hiwdg);
 80032de:	4e14      	ldr	r6, [pc, #80]	; (8003330 <JY901_calibration+0xe4>)
			HAL_Delay(1000);
 80032e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80032e4:	3501      	adds	r5, #1
 80032e6:	f7fd f97b 	bl	80005e0 <HAL_Delay>
			HAL_IWDG_Refresh(&hiwdg);
 80032ea:	4630      	mov	r0, r6
 80032ec:	f7fe f88e 	bl	800140c <HAL_IWDG_Refresh>
		for(uint8_t i=0;i<cycletime;i++){
 80032f0:	b2eb      	uxtb	r3, r5
 80032f2:	429c      	cmp	r4, r3
 80032f4:	d8f4      	bhi.n	80032e0 <JY901_calibration+0x94>
}
 80032f6:	b005      	add	sp, #20
 80032f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 80032fa:	4b0c      	ldr	r3, [pc, #48]	; (800332c <JY901_calibration+0xe0>)
 80032fc:	220f      	movs	r2, #15
		send_cmd[0]=0x01;
 80032fe:	2401      	movs	r4, #1
		send_cmd[2]=0x00;
 8003300:	2600      	movs	r6, #0
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 8003302:	6818      	ldr	r0, [r3, #0]
 8003304:	21a0      	movs	r1, #160	; 0xa0
 8003306:	2303      	movs	r3, #3
 8003308:	9200      	str	r2, [sp, #0]
 800330a:	aa03      	add	r2, sp, #12
		send_cmd[0]=0x01;
 800330c:	f88d 400c 	strb.w	r4, [sp, #12]
		send_cmd[1]=0x01;
 8003310:	f88d 400d 	strb.w	r4, [sp, #13]
		send_cmd[2]=0x00;
 8003314:	f88d 600e 	strb.w	r6, [sp, #14]
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 8003318:	f7fd fe4c 	bl	8000fb4 <HAL_I2C_Master_Transmit>
		HAL_Delay(time);
 800331c:	4628      	mov	r0, r5
 800331e:	f7fd f95f 	bl	80005e0 <HAL_Delay>
}
 8003322:	b005      	add	sp, #20
 8003324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003326:	bf00      	nop
 8003328:	10624dd3 	.word	0x10624dd3
 800332c:	200000c8 	.word	0x200000c8
 8003330:	200001fc 	.word	0x200001fc

08003334 <JY901_def_set>:

int JY901_def_set(){
 8003334:	b510      	push	{r4, lr}
 8003336:	b086      	sub	sp, #24
	    uint8_t yaw[2];
	    uint16_t  def;
	    HAL_I2C_Mem_Read(JY901_I2C,JY901_I2C_ADDRESS,0x3F,I2C_MEMADD_SIZE_8BIT,(uint8_t*)yaw,2,0xFF);
 8003338:	4b0c      	ldr	r3, [pc, #48]	; (800336c <JY901_def_set+0x38>)
 800333a:	22ff      	movs	r2, #255	; 0xff
 800333c:	2402      	movs	r4, #2
 800333e:	a905      	add	r1, sp, #20
 8003340:	6818      	ldr	r0, [r3, #0]
 8003342:	9202      	str	r2, [sp, #8]
 8003344:	2301      	movs	r3, #1
 8003346:	223f      	movs	r2, #63	; 0x3f
 8003348:	e88d 0012 	stmia.w	sp, {r1, r4}
 800334c:	21a0      	movs	r1, #160	; 0xa0
 800334e:	f7fd fefb 	bl	8001148 <HAL_I2C_Mem_Read>
	    uint8_t yawl=yaw[0];
	    uint8_t yawh=yaw[1];
	    def = ((yawh<< 8 ) | yawl ) * 180/ 32768 ;
 8003352:	f8bd 2014 	ldrh.w	r2, [sp, #20]
 8003356:	23b4      	movs	r3, #180	; 0xb4
	    def=(def-359)*(-1);
 8003358:	f240 1067 	movw	r0, #359	; 0x167
	    def = ((yawh<< 8 ) | yawl ) * 180/ 32768 ;
 800335c:	fb03 f302 	mul.w	r3, r3, r2
 8003360:	f3c3 33cf 	ubfx	r3, r3, #15, #16
	    def=(def-359)*(-1);
 8003364:	1ac0      	subs	r0, r0, r3
	    if(def<0){
	    	def=360+def;
	    }
	    return def;
}
 8003366:	b280      	uxth	r0, r0
 8003368:	b006      	add	sp, #24
 800336a:	bd10      	pop	{r4, pc}
 800336c:	200000c8 	.word	0x200000c8

08003370 <JY901_yaw_get>:

int JY901_yaw_get(uint16_t def){
 8003370:	b530      	push	{r4, r5, lr}
    uint8_t yaw[2];
    uint16_t digree;
    HAL_I2C_Mem_Read(JY901_I2C,JY901_I2C_ADDRESS,0x3F,I2C_MEMADD_SIZE_8BIT,(uint8_t*)yaw,2,0xFF);
 8003372:	4c10      	ldr	r4, [pc, #64]	; (80033b4 <JY901_yaw_get+0x44>)
int JY901_yaw_get(uint16_t def){
 8003374:	b087      	sub	sp, #28
    HAL_I2C_Mem_Read(JY901_I2C,JY901_I2C_ADDRESS,0x3F,I2C_MEMADD_SIZE_8BIT,(uint8_t*)yaw,2,0xFF);
 8003376:	23ff      	movs	r3, #255	; 0xff
 8003378:	2102      	movs	r1, #2
 800337a:	6825      	ldr	r5, [r4, #0]
 800337c:	aa05      	add	r2, sp, #20
int JY901_yaw_get(uint16_t def){
 800337e:	4604      	mov	r4, r0
    HAL_I2C_Mem_Read(JY901_I2C,JY901_I2C_ADDRESS,0x3F,I2C_MEMADD_SIZE_8BIT,(uint8_t*)yaw,2,0xFF);
 8003380:	9302      	str	r3, [sp, #8]
 8003382:	9101      	str	r1, [sp, #4]
 8003384:	2301      	movs	r3, #1
 8003386:	9200      	str	r2, [sp, #0]
 8003388:	4628      	mov	r0, r5
 800338a:	223f      	movs	r2, #63	; 0x3f
 800338c:	21a0      	movs	r1, #160	; 0xa0
 800338e:	f7fd fedb 	bl	8001148 <HAL_I2C_Mem_Read>
    uint8_t yawl=yaw[0];
    uint8_t yawh=yaw[1];
    int Hx;
    Hx = ((yawh<< 8 ) | yawl ) * 180/ 32768 ;
 8003392:	f8bd 2014 	ldrh.w	r2, [sp, #20]
 8003396:	23b4      	movs	r3, #180	; 0xb4
    Hx=(Hx-359)*(-1);
 8003398:	f240 1067 	movw	r0, #359	; 0x167
    Hx = ((yawh<< 8 ) | yawl ) * 180/ 32768 ;
 800339c:	fb03 f302 	mul.w	r3, r3, r2
    Hx=(Hx-359)*(-1);
 80033a0:	eba0 30e3 	sub.w	r0, r0, r3, asr #15
    Hx = Hx - def;
     if(Hx<0){
 80033a4:	1b00      	subs	r0, r0, r4
     digree=Hx+360;
 80033a6:	bf48      	it	mi
 80033a8:	f500 70b4 	addmi.w	r0, r0, #360	; 0x168
     }
     else{
     digree=Hx;
 80033ac:	b280      	uxth	r0, r0
     }
     return digree;
}
 80033ae:	b007      	add	sp, #28
 80033b0:	bd30      	pop	{r4, r5, pc}
 80033b2:	bf00      	nop
 80033b4:	200000c8 	.word	0x200000c8

080033b8 <func>:
	const float H_delta = 110;
	const float W_Max = sqrt(L*L - H_min * H_min);

	static int before_result = 0;

	float ans = L * L - H_min * H_min - 0.000016f * H_delta * H_delta * h * h - 0.008f * H_delta * h * H_min;
 80033b8:	ee07 0a90 	vmov	s15, r0
 80033bc:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8003440 <func+0x88>
 80033c0:	ed9f 0a20 	vldr	s0, [pc, #128]	; 8003444 <func+0x8c>
 80033c4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80033c8:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8003448 <func+0x90>
 80033cc:	ed9f 6a1f 	vldr	s12, [pc, #124]	; 800344c <func+0x94>
 80033d0:	ee26 7a87 	vmul.f32	s14, s13, s14
 80033d4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80033d8:	eea6 0ac7 	vfms.f32	s0, s13, s14
int func(int h) {
 80033dc:	b508      	push	{r3, lr}
 80033de:	ed2d 8b02 	vpush	{d8}
	float ans = L * L - H_min * H_min - 0.000016f * H_delta * H_delta * h * h - 0.008f * H_delta * h * H_min;
 80033e2:	eea7 0a86 	vfma.f32	s0, s15, s12
	if (ans < 0) return before_result;
 80033e6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80033ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033ee:	d41e      	bmi.n	800342e <func+0x76>

	int result = (int)((W_Max - sqrt(ans)) * 0.5f + 0.5f);
 80033f0:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 80033f4:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80033f8:	eeb1 8bc0 	vsqrt.f64	d8, d0
 80033fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003400:	d501      	bpl.n	8003406 <func+0x4e>
 8003402:	f003 fce5 	bl	8006dd0 <sqrt>
 8003406:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
	if (result < 0) return before_result;
 800340a:	4b11      	ldr	r3, [pc, #68]	; (8003450 <func+0x98>)
	int result = (int)((W_Max - sqrt(ans)) * 0.5f + 0.5f);
 800340c:	ed9f 6b0a 	vldr	d6, [pc, #40]	; 8003438 <func+0x80>
 8003410:	ee36 6b48 	vsub.f64	d6, d6, d8

	before_result = result;
	return result;
}
 8003414:	ecbd 8b02 	vpop	{d8}
	int result = (int)((W_Max - sqrt(ans)) * 0.5f + 0.5f);
 8003418:	eea6 7b07 	vfma.f64	d7, d6, d7
 800341c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8003420:	ee17 0a90 	vmov	r0, s15
	if (result < 0) return before_result;
 8003424:	2800      	cmp	r0, #0
 8003426:	bfb4      	ite	lt
 8003428:	6818      	ldrlt	r0, [r3, #0]
	before_result = result;
 800342a:	6018      	strge	r0, [r3, #0]
}
 800342c:	bd08      	pop	{r3, pc}
	if (ans < 0) return before_result;
 800342e:	4b08      	ldr	r3, [pc, #32]	; (8003450 <func+0x98>)
}
 8003430:	ecbd 8b02 	vpop	{d8}
	if (ans < 0) return before_result;
 8003434:	6818      	ldr	r0, [r3, #0]
}
 8003436:	bd08      	pop	{r3, pc}
 8003438:	20000000 	.word	0x20000000
 800343c:	406bc127 	.word	0x406bc127
 8003440:	3e463f14 	.word	0x3e463f14
 8003444:	47409400 	.word	0x47409400
 8003448:	3f6147af 	.word	0x3f6147af
 800344c:	42700000 	.word	0x42700000
 8003450:	200000a0 	.word	0x200000a0

08003454 <pwm>:

void pwm(int pwm3,int pwm4,int pwm1,int pwm2){
 8003454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	  	  sConfigOC.Pulse = pwm2;
 8003458:	4d17      	ldr	r5, [pc, #92]	; (80034b8 <pwm+0x64>)
void pwm(int pwm3,int pwm4,int pwm1,int pwm2){
 800345a:	4607      	mov	r7, r0
		  HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1);
 800345c:	4c17      	ldr	r4, [pc, #92]	; (80034bc <pwm+0x68>)
void pwm(int pwm3,int pwm4,int pwm1,int pwm2){
 800345e:	460e      	mov	r6, r1
 8003460:	4690      	mov	r8, r2
		  HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1);
 8003462:	4629      	mov	r1, r5
 8003464:	2200      	movs	r2, #0
 8003466:	4620      	mov	r0, r4
	  	  sConfigOC.Pulse = pwm2;
 8003468:	606b      	str	r3, [r5, #4]
		  HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1);
 800346a:	f7ff f96f 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
		  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 800346e:	4620      	mov	r0, r4
 8003470:	2100      	movs	r1, #0
 8003472:	f7fe fda9 	bl	8001fc8 <HAL_TIM_PWM_Start>
		  sConfigOC.Pulse = pwm1;
		  HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2);
 8003476:	4629      	mov	r1, r5
 8003478:	2204      	movs	r2, #4
 800347a:	4620      	mov	r0, r4
		  sConfigOC.Pulse = pwm1;
 800347c:	f8c5 8004 	str.w	r8, [r5, #4]
		  HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2);
 8003480:	f7ff f964 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
		  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 8003484:	4620      	mov	r0, r4
 8003486:	2104      	movs	r1, #4
 8003488:	f7fe fd9e 	bl	8001fc8 <HAL_TIM_PWM_Start>
		  sConfigOC.Pulse = pwm3;
		  HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3);
 800348c:	4629      	mov	r1, r5
 800348e:	2208      	movs	r2, #8
 8003490:	4620      	mov	r0, r4
		  sConfigOC.Pulse = pwm3;
 8003492:	606f      	str	r7, [r5, #4]
		  HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3);
 8003494:	f7ff f95a 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
		  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
 8003498:	4620      	mov	r0, r4
 800349a:	2108      	movs	r1, #8
 800349c:	f7fe fd94 	bl	8001fc8 <HAL_TIM_PWM_Start>
		  sConfigOC.Pulse = pwm4;
		  HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4);
 80034a0:	4629      	mov	r1, r5
 80034a2:	4620      	mov	r0, r4
 80034a4:	220c      	movs	r2, #12
		  sConfigOC.Pulse = pwm4;
 80034a6:	606e      	str	r6, [r5, #4]
		  HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4);
 80034a8:	f7ff f950 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
		  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 80034ac:	4620      	mov	r0, r4
 80034ae:	210c      	movs	r1, #12
}
 80034b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 80034b4:	f7fe bd88 	b.w	8001fc8 <HAL_TIM_PWM_Start>
 80034b8:	200000ec 	.word	0x200000ec
 80034bc:	2000030c 	.word	0x2000030c

080034c0 <slider>:

void slider(uint8_t cmd_bed,uint8_t speed_bed,uint8_t cmd_mechanism,uint8_t speed_mechanism){
	switch (cmd_bed) {
 80034c0:	2864      	cmp	r0, #100	; 0x64
void slider(uint8_t cmd_bed,uint8_t speed_bed,uint8_t cmd_mechanism,uint8_t speed_mechanism){
 80034c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034c6:	460f      	mov	r7, r1
 80034c8:	4615      	mov	r5, r2
 80034ca:	461e      	mov	r6, r3
	switch (cmd_bed) {
 80034cc:	f000 8083 	beq.w	80035d6 <slider+0x116>
 80034d0:	28c8      	cmp	r0, #200	; 0xc8
 80034d2:	d061      	beq.n	8003598 <slider+0xd8>
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
		break;

		case 200:
			if(HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_4)==0){
				sConfigOC.Pulse = 0;
 80034d4:	4c56      	ldr	r4, [pc, #344]	; (8003630 <slider+0x170>)
 80034d6:	2700      	movs	r7, #0
				HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 80034d8:	4856      	ldr	r0, [pc, #344]	; (8003634 <slider+0x174>)
 80034da:	463a      	mov	r2, r7
 80034dc:	4621      	mov	r1, r4
				sConfigOC.Pulse = 0;
 80034de:	6067      	str	r7, [r4, #4]
			}
		break;

		default:
			sConfigOC.Pulse = 0;
			HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 80034e0:	f7ff f934 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80034e4:	4639      	mov	r1, r7
 80034e6:	4853      	ldr	r0, [pc, #332]	; (8003634 <slider+0x174>)
 80034e8:	f7fe fd6e 	bl	8001fc8 <HAL_TIM_PWM_Start>
			sConfigOC.Pulse = 0;
			HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2);
 80034ec:	4621      	mov	r1, r4
 80034ee:	2204      	movs	r2, #4
 80034f0:	4850      	ldr	r0, [pc, #320]	; (8003634 <slider+0x174>)
			sConfigOC.Pulse = 0;
 80034f2:	6067      	str	r7, [r4, #4]
			HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2);
 80034f4:	f7ff f92a 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80034f8:	2104      	movs	r1, #4
 80034fa:	484e      	ldr	r0, [pc, #312]	; (8003634 <slider+0x174>)
 80034fc:	f7fe fd64 	bl	8001fc8 <HAL_TIM_PWM_Start>
		break;
	}
	switch (cmd_mechanism) {
 8003500:	2d64      	cmp	r5, #100	; 0x64
 8003502:	d014      	beq.n	800352e <slider+0x6e>
 8003504:	2dc8      	cmp	r5, #200	; 0xc8
 8003506:	d02f      	beq.n	8003568 <slider+0xa8>
 8003508:	2d0a      	cmp	r5, #10
		case 10:
			sConfigOC.Pulse = 0;
			HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 800350a:	f04f 0208 	mov.w	r2, #8
			sConfigOC.Pulse = 0;
 800350e:	f04f 0500 	mov.w	r5, #0
			HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 8003512:	4947      	ldr	r1, [pc, #284]	; (8003630 <slider+0x170>)
	switch (cmd_mechanism) {
 8003514:	d014      	beq.n	8003540 <slider+0x80>
			}
		break;

		default:
			sConfigOC.Pulse = 0;
			HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_3);
 8003516:	4848      	ldr	r0, [pc, #288]	; (8003638 <slider+0x178>)
			sConfigOC.Pulse = 0;
 8003518:	6065      	str	r5, [r4, #4]
			HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_3);
 800351a:	f7ff f917 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 800351e:	2108      	movs	r1, #8
 8003520:	4844      	ldr	r0, [pc, #272]	; (8003634 <slider+0x174>)
 8003522:	f7fe fd51 	bl	8001fc8 <HAL_TIM_PWM_Start>
			sConfigOC.Pulse = 0;
			HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_4);
 8003526:	220c      	movs	r2, #12
 8003528:	4941      	ldr	r1, [pc, #260]	; (8003630 <slider+0x170>)
 800352a:	4843      	ldr	r0, [pc, #268]	; (8003638 <slider+0x178>)
 800352c:	e013      	b.n	8003556 <slider+0x96>
			if(HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_2)==0){
 800352e:	2104      	movs	r1, #4
 8003530:	4842      	ldr	r0, [pc, #264]	; (800363c <slider+0x17c>)
 8003532:	f7fd fbdb 	bl	8000cec <HAL_GPIO_ReadPin>
 8003536:	2800      	cmp	r0, #0
 8003538:	d167      	bne.n	800360a <slider+0x14a>
				sConfigOC.Pulse = 0;
 800353a:	2500      	movs	r5, #0
				HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 800353c:	2208      	movs	r2, #8
 800353e:	493c      	ldr	r1, [pc, #240]	; (8003630 <slider+0x170>)
 8003540:	483c      	ldr	r0, [pc, #240]	; (8003634 <slider+0x174>)
				sConfigOC.Pulse = 0;
 8003542:	6065      	str	r5, [r4, #4]
				HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 8003544:	f7ff f902 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8003548:	2108      	movs	r1, #8
 800354a:	483a      	ldr	r0, [pc, #232]	; (8003634 <slider+0x174>)
 800354c:	f7fe fd3c 	bl	8001fc8 <HAL_TIM_PWM_Start>
				HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4);
 8003550:	220c      	movs	r2, #12
 8003552:	4937      	ldr	r1, [pc, #220]	; (8003630 <slider+0x170>)
 8003554:	4837      	ldr	r0, [pc, #220]	; (8003634 <slider+0x174>)
			sConfigOC.Pulse = 0;
 8003556:	6065      	str	r5, [r4, #4]
			HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_4);
 8003558:	f7ff f8f8 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 800355c:	210c      	movs	r1, #12
 800355e:	4835      	ldr	r0, [pc, #212]	; (8003634 <slider+0x174>)
		break;
	}
}
 8003560:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8003564:	f7fe bd30 	b.w	8001fc8 <HAL_TIM_PWM_Start>
			if(HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_3)==0){
 8003568:	2108      	movs	r1, #8
 800356a:	4834      	ldr	r0, [pc, #208]	; (800363c <slider+0x17c>)
 800356c:	f7fd fbbe 	bl	8000cec <HAL_GPIO_ReadPin>
 8003570:	2800      	cmp	r0, #0
 8003572:	d0e2      	beq.n	800353a <slider+0x7a>
			sConfigOC.Pulse = (speed_mechanism-1)*4;
 8003574:	3e01      	subs	r6, #1
			sConfigOC.Pulse = 0;
 8003576:	2300      	movs	r3, #0
			HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 8003578:	2208      	movs	r2, #8
 800357a:	492d      	ldr	r1, [pc, #180]	; (8003630 <slider+0x170>)
 800357c:	482d      	ldr	r0, [pc, #180]	; (8003634 <slider+0x174>)
			sConfigOC.Pulse = (speed_mechanism-1)*4;
 800357e:	00b6      	lsls	r6, r6, #2
			sConfigOC.Pulse = 0;
 8003580:	6063      	str	r3, [r4, #4]
			HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 8003582:	f7ff f8e3 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8003586:	2108      	movs	r1, #8
 8003588:	482a      	ldr	r0, [pc, #168]	; (8003634 <slider+0x174>)
 800358a:	f7fe fd1d 	bl	8001fc8 <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4);
 800358e:	220c      	movs	r2, #12
 8003590:	4927      	ldr	r1, [pc, #156]	; (8003630 <slider+0x170>)
 8003592:	4828      	ldr	r0, [pc, #160]	; (8003634 <slider+0x174>)
			sConfigOC.Pulse = (speed_mechanism-1)*4;
 8003594:	6066      	str	r6, [r4, #4]
 8003596:	e7df      	b.n	8003558 <slider+0x98>
			if(HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_4)==0){
 8003598:	2110      	movs	r1, #16
 800359a:	4828      	ldr	r0, [pc, #160]	; (800363c <slider+0x17c>)
 800359c:	f7fd fba6 	bl	8000cec <HAL_GPIO_ReadPin>
 80035a0:	2800      	cmp	r0, #0
 80035a2:	d097      	beq.n	80034d4 <slider+0x14>
			sConfigOC.Pulse = (speed_bed-1)*4;
 80035a4:	3f01      	subs	r7, #1
 80035a6:	4c22      	ldr	r4, [pc, #136]	; (8003630 <slider+0x170>)
			HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 80035a8:	2200      	movs	r2, #0
 80035aa:	4822      	ldr	r0, [pc, #136]	; (8003634 <slider+0x174>)
			sConfigOC.Pulse = (speed_bed-1)*4;
 80035ac:	00bf      	lsls	r7, r7, #2
			HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 80035ae:	4621      	mov	r1, r4
			sConfigOC.Pulse = (speed_bed-1)*4;
 80035b0:	6067      	str	r7, [r4, #4]
			HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 80035b2:	f7ff f8cb 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80035b6:	2100      	movs	r1, #0
 80035b8:	481e      	ldr	r0, [pc, #120]	; (8003634 <slider+0x174>)
 80035ba:	f7fe fd05 	bl	8001fc8 <HAL_TIM_PWM_Start>
			sConfigOC.Pulse = 0;
 80035be:	2300      	movs	r3, #0
			HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2);
 80035c0:	4621      	mov	r1, r4
 80035c2:	2204      	movs	r2, #4
 80035c4:	481b      	ldr	r0, [pc, #108]	; (8003634 <slider+0x174>)
			sConfigOC.Pulse = 0;
 80035c6:	6063      	str	r3, [r4, #4]
			HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2);
 80035c8:	f7ff f8c0 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80035cc:	2104      	movs	r1, #4
 80035ce:	4819      	ldr	r0, [pc, #100]	; (8003634 <slider+0x174>)
 80035d0:	f7fe fcfa 	bl	8001fc8 <HAL_TIM_PWM_Start>
 80035d4:	e794      	b.n	8003500 <slider+0x40>
			if(HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_5)==0){
 80035d6:	2120      	movs	r1, #32
 80035d8:	4818      	ldr	r0, [pc, #96]	; (800363c <slider+0x17c>)
 80035da:	f7fd fb87 	bl	8000cec <HAL_GPIO_ReadPin>
 80035de:	2800      	cmp	r0, #0
 80035e0:	f43f af78 	beq.w	80034d4 <slider+0x14>
			sConfigOC.Pulse = 0;
 80035e4:	4c12      	ldr	r4, [pc, #72]	; (8003630 <slider+0x170>)
 80035e6:	f04f 0800 	mov.w	r8, #0
			HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 80035ea:	4812      	ldr	r0, [pc, #72]	; (8003634 <slider+0x174>)
			sConfigOC.Pulse = (speed_bed-1)*4;
 80035ec:	3f01      	subs	r7, #1
			HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 80035ee:	4642      	mov	r2, r8
 80035f0:	4621      	mov	r1, r4
			sConfigOC.Pulse = 0;
 80035f2:	f8c4 8004 	str.w	r8, [r4, #4]
			HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 80035f6:	f7ff f8a9 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80035fa:	4641      	mov	r1, r8
 80035fc:	480d      	ldr	r0, [pc, #52]	; (8003634 <slider+0x174>)
 80035fe:	f7fe fce3 	bl	8001fc8 <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2);
 8003602:	4621      	mov	r1, r4
 8003604:	2204      	movs	r2, #4
			sConfigOC.Pulse = (speed_bed-1)*4;
 8003606:	00bf      	lsls	r7, r7, #2
 8003608:	e772      	b.n	80034f0 <slider+0x30>
			sConfigOC.Pulse = (speed_mechanism-1)*4;
 800360a:	3e01      	subs	r6, #1
			HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 800360c:	2208      	movs	r2, #8
 800360e:	4908      	ldr	r1, [pc, #32]	; (8003630 <slider+0x170>)
			sConfigOC.Pulse = (speed_mechanism-1)*4;
 8003610:	00b6      	lsls	r6, r6, #2
			HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 8003612:	4808      	ldr	r0, [pc, #32]	; (8003634 <slider+0x174>)
			sConfigOC.Pulse = (speed_mechanism-1)*4;
 8003614:	6066      	str	r6, [r4, #4]
			HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 8003616:	f7ff f899 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 800361a:	2108      	movs	r1, #8
 800361c:	4805      	ldr	r0, [pc, #20]	; (8003634 <slider+0x174>)
 800361e:	f7fe fcd3 	bl	8001fc8 <HAL_TIM_PWM_Start>
			sConfigOC.Pulse = 0;
 8003622:	2300      	movs	r3, #0
			HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4);
 8003624:	220c      	movs	r2, #12
 8003626:	4902      	ldr	r1, [pc, #8]	; (8003630 <slider+0x170>)
 8003628:	4802      	ldr	r0, [pc, #8]	; (8003634 <slider+0x174>)
			sConfigOC.Pulse = 0;
 800362a:	6063      	str	r3, [r4, #4]
 800362c:	e794      	b.n	8003558 <slider+0x98>
 800362e:	bf00      	nop
 8003630:	200000ec 	.word	0x200000ec
 8003634:	2000028c 	.word	0x2000028c
 8003638:	2000044c 	.word	0x2000044c
 800363c:	40021400 	.word	0x40021400

08003640 <servo>:


void servo(int16_t a,int16_t b,int16_t c,int16_t d,int16_t e,int16_t f,int16_t g,int16_t h,int16_t i,int16_t j)
{
 8003640:	28b4      	cmp	r0, #180	; 0xb4
 8003642:	bfa8      	it	ge
 8003644:	20b4      	movge	r0, #180	; 0xb4
 8003646:	2999      	cmp	r1, #153	; 0x99
 8003648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800364c:	bfa8      	it	ge
 800364e:	2199      	movge	r1, #153	; 0x99
 8003650:	b085      	sub	sp, #20
 8003652:	2ab4      	cmp	r2, #180	; 0xb4
 8003654:	f9bd 7038 	ldrsh.w	r7, [sp, #56]	; 0x38
 8003658:	468a      	mov	sl, r1
 800365a:	bfa8      	it	ge
 800365c:	22b4      	movge	r2, #180	; 0xb4
 800365e:	2bb4      	cmp	r3, #180	; 0xb4
 8003660:	f9bd 403c 	ldrsh.w	r4, [sp, #60]	; 0x3c
 8003664:	bfa8      	it	ge
 8003666:	23b4      	movge	r3, #180	; 0xb4
 8003668:	2fb4      	cmp	r7, #180	; 0xb4
 800366a:	f9bd b048 	ldrsh.w	fp, [sp, #72]	; 0x48
 800366e:	4691      	mov	r9, r2
 8003670:	bfa8      	it	ge
 8003672:	27b4      	movge	r7, #180	; 0xb4
 8003674:	2cb4      	cmp	r4, #180	; 0xb4
 8003676:	4698      	mov	r8, r3
 8003678:	f9bd 2040 	ldrsh.w	r2, [sp, #64]	; 0x40
 800367c:	bfa8      	it	ge
 800367e:	24b4      	movge	r4, #180	; 0xb4
		if(d>180){d=180;}
		if(e>180){e=180;}
		if(f>180){f=180;}
		if(g>180){g=180;}
		if(h>180){h=180;}
		if(i>180){g=180;}
 8003680:	f1bb 0fb4 	cmp.w	fp, #180	; 0xb4
{
 8003684:	f9bd 1044 	ldrsh.w	r1, [sp, #68]	; 0x44
 8003688:	9402      	str	r4, [sp, #8]
 800368a:	f9bd 304c 	ldrsh.w	r3, [sp, #76]	; 0x4c
		if(i>180){g=180;}
 800368e:	f300 80eb 	bgt.w	8003868 <servo+0x228>
 8003692:	2ab4      	cmp	r2, #180	; 0xb4
 8003694:	f44f 7539 	mov.w	r5, #740	; 0x2e4
 8003698:	4c7f      	ldr	r4, [pc, #508]	; (8003898 <servo+0x258>)
 800369a:	bfa8      	it	ge
 800369c:	22b4      	movge	r2, #180	; 0xb4
		if(j>180){h=180;}
 800369e:	2bb4      	cmp	r3, #180	; 0xb4
 80036a0:	fb12 f205 	smulbb	r2, r2, r5
 80036a4:	fb84 5402 	smull	r5, r4, r4, r2
 80036a8:	ea4f 75e2 	mov.w	r5, r2, asr #31
 80036ac:	4422      	add	r2, r4
 80036ae:	ebc5 12e2 	rsb	r2, r5, r2, asr #7
 80036b2:	f502 72be 	add.w	r2, r2, #380	; 0x17c
 80036b6:	9200      	str	r2, [sp, #0]
 80036b8:	f340 80dc 	ble.w	8003874 <servo+0x234>
 80036bc:	f44f 628c 	mov.w	r2, #1120	; 0x460
 80036c0:	9201      	str	r2, [sp, #4]
		HAL_Delay(off_time);
	}
}

long map_a(long x, long in_min, long in_max, long out_min, long out_max) {
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80036c2:	f44f 7639 	mov.w	r6, #740	; 0x2e4
 80036c6:	4d74      	ldr	r5, [pc, #464]	; (8003898 <servo+0x258>)
 80036c8:	9303      	str	r3, [sp, #12]
 80036ca:	f1aa 0ab4 	sub.w	sl, sl, #180	; 0xb4
 80036ce:	fb10 f106 	smulbb	r1, r0, r6
		sConfigOC.Pulse = map_a(a,0,180,SERVO_LOW,SERVO_HIGH);
 80036d2:	4c72      	ldr	r4, [pc, #456]	; (800389c <servo+0x25c>)
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80036d4:	fb06 fa0a 	mul.w	sl, r6, sl
		HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1);
 80036d8:	2200      	movs	r2, #0
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80036da:	fb85 3c01 	smull	r3, ip, r5, r1
 80036de:	ea4f 7ee1 	mov.w	lr, r1, asr #31
		HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1);
 80036e2:	486f      	ldr	r0, [pc, #444]	; (80038a0 <servo+0x260>)
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80036e4:	f1a9 09b4 	sub.w	r9, r9, #180	; 0xb4
 80036e8:	448c      	add	ip, r1
		HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1);
 80036ea:	4621      	mov	r1, r4
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80036ec:	fb06 f909 	mul.w	r9, r6, r9
 80036f0:	f1a8 08b4 	sub.w	r8, r8, #180	; 0xb4
 80036f4:	fb17 f706 	smulbb	r7, r7, r6
 80036f8:	ebce 1eec 	rsb	lr, lr, ip, asr #7
 80036fc:	fb1b fb06 	smulbb	fp, fp, r6
 8003700:	fb06 f808 	mul.w	r8, r6, r8
 8003704:	f50e 7ebe 	add.w	lr, lr, #380	; 0x17c
		sConfigOC.Pulse = map_a(a,0,180,SERVO_LOW,SERVO_HIGH);
 8003708:	f8c4 e004 	str.w	lr, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1);
 800370c:	f7ff f81e 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8003710:	2100      	movs	r1, #0
 8003712:	4863      	ldr	r0, [pc, #396]	; (80038a0 <servo+0x260>)
 8003714:	f7fe fc58 	bl	8001fc8 <HAL_TIM_PWM_Start>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003718:	fb85 3c0a 	smull	r3, ip, r5, sl
 800371c:	ea4f 7eea 	mov.w	lr, sl, asr #31
		HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2);
 8003720:	4621      	mov	r1, r4
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003722:	44e2      	add	sl, ip
		HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2);
 8003724:	2204      	movs	r2, #4
 8003726:	485e      	ldr	r0, [pc, #376]	; (80038a0 <servo+0x260>)
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003728:	ebae 1eea 	sub.w	lr, lr, sl, asr #7
 800372c:	f50e 7ebe 	add.w	lr, lr, #380	; 0x17c
		sConfigOC.Pulse = map_a(b,180,0,SERVO_LOW,SERVO_HIGH);
 8003730:	f8c4 e004 	str.w	lr, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2);
 8003734:	f7ff f80a 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8003738:	2104      	movs	r1, #4
 800373a:	4859      	ldr	r0, [pc, #356]	; (80038a0 <servo+0x260>)
 800373c:	f7fe fc44 	bl	8001fc8 <HAL_TIM_PWM_Start>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003740:	fb85 3c09 	smull	r3, ip, r5, r9
 8003744:	ea4f 7ee9 	mov.w	lr, r9, asr #31
		HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3);
 8003748:	4621      	mov	r1, r4
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800374a:	44e1      	add	r9, ip
		HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3);
 800374c:	2208      	movs	r2, #8
 800374e:	4854      	ldr	r0, [pc, #336]	; (80038a0 <servo+0x260>)
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003750:	ebae 1ee9 	sub.w	lr, lr, r9, asr #7
 8003754:	f50e 7ebe 	add.w	lr, lr, #380	; 0x17c
		sConfigOC.Pulse = map_a(c,180,0,SERVO_LOW,SERVO_HIGH);
 8003758:	f8c4 e004 	str.w	lr, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3);
 800375c:	f7fe fff6 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8003760:	2108      	movs	r1, #8
 8003762:	484f      	ldr	r0, [pc, #316]	; (80038a0 <servo+0x260>)
 8003764:	f7fe fc30 	bl	8001fc8 <HAL_TIM_PWM_Start>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003768:	fb85 3c08 	smull	r3, ip, r5, r8
 800376c:	ea4f 7ee8 	mov.w	lr, r8, asr #31
		HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4);
 8003770:	4621      	mov	r1, r4
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003772:	44e0      	add	r8, ip
		HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4);
 8003774:	220c      	movs	r2, #12
 8003776:	484a      	ldr	r0, [pc, #296]	; (80038a0 <servo+0x260>)
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003778:	ebae 1ee8 	sub.w	lr, lr, r8, asr #7
 800377c:	f50e 7ebe 	add.w	lr, lr, #380	; 0x17c
		sConfigOC.Pulse = map_a(d,180,0,380,1120);
 8003780:	f8c4 e004 	str.w	lr, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4);
 8003784:	f7fe ffe2 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8003788:	210c      	movs	r1, #12
 800378a:	4845      	ldr	r0, [pc, #276]	; (80038a0 <servo+0x260>)
 800378c:	f7fe fc1c 	bl	8001fc8 <HAL_TIM_PWM_Start>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003790:	fb85 3c07 	smull	r3, ip, r5, r7
 8003794:	ea4f 7ee7 	mov.w	lr, r7, asr #31
		HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1);
 8003798:	4621      	mov	r1, r4
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800379a:	4467      	add	r7, ip
		HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1);
 800379c:	2200      	movs	r2, #0
 800379e:	4841      	ldr	r0, [pc, #260]	; (80038a4 <servo+0x264>)
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80037a0:	ebce 17e7 	rsb	r7, lr, r7, asr #7
 80037a4:	f507 77be 	add.w	r7, r7, #380	; 0x17c
		sConfigOC.Pulse = map_a(e,0,180,SERVO_LOW,SERVO_HIGH);
 80037a8:	6067      	str	r7, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1);
 80037aa:	f7fe ffcf 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 80037ae:	2100      	movs	r1, #0
 80037b0:	483c      	ldr	r0, [pc, #240]	; (80038a4 <servo+0x264>)
 80037b2:	f7fe fc09 	bl	8001fc8 <HAL_TIM_PWM_Start>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80037b6:	9b02      	ldr	r3, [sp, #8]
		HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2);
 80037b8:	4621      	mov	r1, r4
 80037ba:	2204      	movs	r2, #4
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80037bc:	f1a3 07b4 	sub.w	r7, r3, #180	; 0xb4
		HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2);
 80037c0:	4838      	ldr	r0, [pc, #224]	; (80038a4 <servo+0x264>)
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80037c2:	fb06 f707 	mul.w	r7, r6, r7
 80037c6:	fb85 3c07 	smull	r3, ip, r5, r7
 80037ca:	ea4f 7ee7 	mov.w	lr, r7, asr #31
 80037ce:	4467      	add	r7, ip
 80037d0:	ebae 17e7 	sub.w	r7, lr, r7, asr #7
 80037d4:	f507 77be 	add.w	r7, r7, #380	; 0x17c
		sConfigOC.Pulse = map_a(f,180,0,SERVO_LOW,SERVO_HIGH);
 80037d8:	6067      	str	r7, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2);
 80037da:	f7fe ffb7 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 80037de:	2104      	movs	r1, #4
 80037e0:	4830      	ldr	r0, [pc, #192]	; (80038a4 <servo+0x264>)
 80037e2:	f7fe fbf1 	bl	8001fc8 <HAL_TIM_PWM_Start>
		sConfigOC.Pulse = map_a(g,0,180,SERVO_LOW,SERVO_HIGH);
 80037e6:	9b00      	ldr	r3, [sp, #0]
		HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1);
 80037e8:	4621      	mov	r1, r4
 80037ea:	2200      	movs	r2, #0
 80037ec:	482e      	ldr	r0, [pc, #184]	; (80038a8 <servo+0x268>)
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80037ee:	ea4f 77eb 	mov.w	r7, fp, asr #31
		sConfigOC.Pulse = map_a(g,0,180,SERVO_LOW,SERVO_HIGH);
 80037f2:	6063      	str	r3, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1);
 80037f4:	f7fe ffaa 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 80037f8:	2100      	movs	r1, #0
 80037fa:	482b      	ldr	r0, [pc, #172]	; (80038a8 <servo+0x268>)
 80037fc:	f7fe fbe4 	bl	8001fc8 <HAL_TIM_PWM_Start>
		sConfigOC.Pulse = map_a(h,0,180,SERVO_LOW,SERVO_HIGH);
 8003800:	9b01      	ldr	r3, [sp, #4]
		HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1);
 8003802:	4621      	mov	r1, r4
 8003804:	2200      	movs	r2, #0
 8003806:	4829      	ldr	r0, [pc, #164]	; (80038ac <servo+0x26c>)
		sConfigOC.Pulse = map_a(h,0,180,SERVO_LOW,SERVO_HIGH);
 8003808:	6063      	str	r3, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1);
 800380a:	f7fe ff9f 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 800380e:	2100      	movs	r1, #0
 8003810:	4826      	ldr	r0, [pc, #152]	; (80038ac <servo+0x26c>)
 8003812:	f7fe fbd9 	bl	8001fc8 <HAL_TIM_PWM_Start>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003816:	fb85 3e0b 	smull	r3, lr, r5, fp
		HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1);
 800381a:	4621      	mov	r1, r4
 800381c:	2200      	movs	r2, #0
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800381e:	44f3      	add	fp, lr
		HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1);
 8003820:	4823      	ldr	r0, [pc, #140]	; (80038b0 <servo+0x270>)
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003822:	ebc7 17eb 	rsb	r7, r7, fp, asr #7
 8003826:	f507 77be 	add.w	r7, r7, #380	; 0x17c
		sConfigOC.Pulse = map_a(i,0,180,SERVO_LOW,SERVO_HIGH);
 800382a:	6067      	str	r7, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1);
 800382c:	f7fe ff8e 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 8003830:	2100      	movs	r1, #0
 8003832:	481f      	ldr	r0, [pc, #124]	; (80038b0 <servo+0x270>)
 8003834:	f7fe fbc8 	bl	8001fc8 <HAL_TIM_PWM_Start>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003838:	9b03      	ldr	r3, [sp, #12]
		HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2);
 800383a:	4621      	mov	r1, r4
 800383c:	2204      	movs	r2, #4
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800383e:	fb13 f606 	smulbb	r6, r3, r6
		HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2);
 8003842:	481b      	ldr	r0, [pc, #108]	; (80038b0 <servo+0x270>)
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003844:	fb85 3506 	smull	r3, r5, r5, r6
 8003848:	17f3      	asrs	r3, r6, #31
 800384a:	442e      	add	r6, r5
 800384c:	ebc3 16e6 	rsb	r6, r3, r6, asr #7
 8003850:	f506 76be 	add.w	r6, r6, #380	; 0x17c
		sConfigOC.Pulse = map_a(j,0,180,SERVO_LOW,SERVO_HIGH);
 8003854:	6066      	str	r6, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2);
 8003856:	f7fe ff79 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 800385a:	2104      	movs	r1, #4
 800385c:	4814      	ldr	r0, [pc, #80]	; (80038b0 <servo+0x270>)
}
 800385e:	b005      	add	sp, #20
 8003860:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 8003864:	f7fe bbb0 	b.w	8001fc8 <HAL_TIM_PWM_Start>
 8003868:	f44f 628c 	mov.w	r2, #1120	; 0x460
		if(j>180){h=180;}
 800386c:	2bb4      	cmp	r3, #180	; 0xb4
 800386e:	9200      	str	r2, [sp, #0]
 8003870:	f73f af24 	bgt.w	80036bc <servo+0x7c>
 8003874:	29b4      	cmp	r1, #180	; 0xb4
 8003876:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800387a:	4c07      	ldr	r4, [pc, #28]	; (8003898 <servo+0x258>)
 800387c:	bfa8      	it	ge
 800387e:	21b4      	movge	r1, #180	; 0xb4
 8003880:	fb11 f202 	smulbb	r2, r1, r2
 8003884:	fb84 4102 	smull	r4, r1, r4, r2
 8003888:	17d4      	asrs	r4, r2, #31
 800388a:	440a      	add	r2, r1
 800388c:	ebc4 12e2 	rsb	r2, r4, r2, asr #7
 8003890:	f502 72be 	add.w	r2, r2, #380	; 0x17c
 8003894:	9201      	str	r2, [sp, #4]
 8003896:	e714      	b.n	80036c2 <servo+0x82>
 8003898:	b60b60b7 	.word	0xb60b60b7
 800389c:	200000ec 	.word	0x200000ec
 80038a0:	2000024c 	.word	0x2000024c
 80038a4:	2000044c 	.word	0x2000044c
 80038a8:	200002cc 	.word	0x200002cc
 80038ac:	2000038c 	.word	0x2000038c
 80038b0:	200004cc 	.word	0x200004cc

080038b4 <encordermotor1>:
int encordermotor1(uint8_t place1){
 80038b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uwDirectionCounta = TIM1->CNT;
 80038b8:	4dae      	ldr	r5, [pc, #696]	; (8003b74 <encordermotor1+0x2c0>)
	if(place1==0){
 80038ba:	4680      	mov	r8, r0
	uwDirectionCounta = TIM1->CNT;
 80038bc:	4eae      	ldr	r6, [pc, #696]	; (8003b78 <encordermotor1+0x2c4>)
 80038be:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80038c0:	6033      	str	r3, [r6, #0]
	if(place1==0){
 80038c2:	2800      	cmp	r0, #0
 80038c4:	d03b      	beq.n	800393e <encordermotor1+0x8a>
		else if(place1==250){
 80038c6:	28fa      	cmp	r0, #250	; 0xfa
 80038c8:	f000 80f3 	beq.w	8003ab2 <encordermotor1+0x1fe>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80038cc:	f245 6064 	movw	r0, #22116	; 0x5664
 80038d0:	4aaa      	ldr	r2, [pc, #680]	; (8003b7c <encordermotor1+0x2c8>)
 80038d2:	f247 5730 	movw	r7, #30000	; 0x7530
 80038d6:	fb00 f008 	mul.w	r0, r0, r8
 80038da:	fb82 1200 	smull	r1, r2, r2, r0
 80038de:	17c4      	asrs	r4, r0, #31
 80038e0:	ebc4 1422 	rsb	r4, r4, r2, asr #4
 80038e4:	443c      	add	r4, r7
	if(uwDirectionCounta<(placetemp1-5)){
 80038e6:	1f62      	subs	r2, r4, #5
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d36a      	bcc.n	80039c2 <encordermotor1+0x10e>
	else if(uwDirectionCounta>=(placetemp1+5)){
 80038ec:	1d62      	adds	r2, r4, #5
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d34b      	bcc.n	800398a <encordermotor1+0xd6>
		if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2)==0){
 80038f2:	2104      	movs	r1, #4
 80038f4:	48a2      	ldr	r0, [pc, #648]	; (8003b80 <encordermotor1+0x2cc>)
 80038f6:	f7fd f9f9 	bl	8000cec <HAL_GPIO_ReadPin>
 80038fa:	4680      	mov	r8, r0
 80038fc:	2800      	cmp	r0, #0
 80038fe:	f040 8091 	bne.w	8003a24 <encordermotor1+0x170>
				sConfigOC.Pulse = 0;
 8003902:	4ca0      	ldr	r4, [pc, #640]	; (8003b84 <encordermotor1+0x2d0>)
			    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003904:	4602      	mov	r2, r0
				TIM1->CNT = en1min;
 8003906:	626f      	str	r7, [r5, #36]	; 0x24
			    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003908:	4621      	mov	r1, r4
 800390a:	489f      	ldr	r0, [pc, #636]	; (8003b88 <encordermotor1+0x2d4>)
				sConfigOC.Pulse = 0;
 800390c:	f8c4 8004 	str.w	r8, [r4, #4]
			    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003910:	f7fe ff1c 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8003914:	4641      	mov	r1, r8
 8003916:	489c      	ldr	r0, [pc, #624]	; (8003b88 <encordermotor1+0x2d4>)
 8003918:	f7fe fb56 	bl	8001fc8 <HAL_TIM_PWM_Start>
				HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 800391c:	4621      	mov	r1, r4
 800391e:	2208      	movs	r2, #8
 8003920:	4899      	ldr	r0, [pc, #612]	; (8003b88 <encordermotor1+0x2d4>)
				sConfigOC.Pulse = 0;
 8003922:	f8c4 8004 	str.w	r8, [r4, #4]
				HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8003926:	f7fe ff11 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3) ;
 800392a:	2108      	movs	r1, #8
 800392c:	4896      	ldr	r0, [pc, #600]	; (8003b88 <encordermotor1+0x2d4>)
 800392e:	f7fe fb4b 	bl	8001fc8 <HAL_TIM_PWM_Start>
				Expand_flug=1;
 8003932:	4b96      	ldr	r3, [pc, #600]	; (8003b8c <encordermotor1+0x2d8>)
 8003934:	2201      	movs	r2, #1
				return HAL_OK;
 8003936:	4640      	mov	r0, r8
				Expand_flug=1;
 8003938:	701a      	strb	r2, [r3, #0]
				return HAL_OK;
 800393a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2)==0){
 800393e:	2104      	movs	r1, #4
 8003940:	488f      	ldr	r0, [pc, #572]	; (8003b80 <encordermotor1+0x2cc>)
 8003942:	f7fd f9d3 	bl	8000cec <HAL_GPIO_ReadPin>
 8003946:	4606      	mov	r6, r0
 8003948:	2800      	cmp	r0, #0
 800394a:	f000 8094 	beq.w	8003a76 <encordermotor1+0x1c2>
				sConfigOC.Pulse =700;
 800394e:	4c8d      	ldr	r4, [pc, #564]	; (8003b84 <encordermotor1+0x2d0>)
 8003950:	f44f 732f 	mov.w	r3, #700	; 0x2bc
				HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003954:	4642      	mov	r2, r8
 8003956:	488c      	ldr	r0, [pc, #560]	; (8003b88 <encordermotor1+0x2d4>)
 8003958:	4621      	mov	r1, r4
				sConfigOC.Pulse =700;
 800395a:	6063      	str	r3, [r4, #4]
				HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 800395c:	f7fe fef6 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8003960:	4641      	mov	r1, r8
 8003962:	4889      	ldr	r0, [pc, #548]	; (8003b88 <encordermotor1+0x2d4>)
 8003964:	f7fe fb30 	bl	8001fc8 <HAL_TIM_PWM_Start>
				HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8003968:	4621      	mov	r1, r4
 800396a:	2208      	movs	r2, #8
 800396c:	4886      	ldr	r0, [pc, #536]	; (8003b88 <encordermotor1+0x2d4>)
				sConfigOC.Pulse = 0;
 800396e:	f8c4 8004 	str.w	r8, [r4, #4]
				HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8003972:	f7fe feeb 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8003976:	2108      	movs	r1, #8
 8003978:	4883      	ldr	r0, [pc, #524]	; (8003b88 <encordermotor1+0x2d4>)
 800397a:	f7fe fb25 	bl	8001fc8 <HAL_TIM_PWM_Start>
				Expand_flug=0;
 800397e:	4b83      	ldr	r3, [pc, #524]	; (8003b8c <encordermotor1+0x2d8>)
				return 2;
 8003980:	2002      	movs	r0, #2
				Expand_flug=0;
 8003982:	f883 8000 	strb.w	r8, [r3]
				return 2;
 8003986:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		sConfigOC.Pulse = 0;
 800398a:	2400      	movs	r4, #0
 800398c:	4d7d      	ldr	r5, [pc, #500]	; (8003b84 <encordermotor1+0x2d0>)
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 800398e:	487e      	ldr	r0, [pc, #504]	; (8003b88 <encordermotor1+0x2d4>)
 8003990:	4622      	mov	r2, r4
 8003992:	4629      	mov	r1, r5
		sConfigOC.Pulse = 0;
 8003994:	606c      	str	r4, [r5, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003996:	f7fe fed9 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1) ;
 800399a:	4621      	mov	r1, r4
 800399c:	487a      	ldr	r0, [pc, #488]	; (8003b88 <encordermotor1+0x2d4>)
 800399e:	f7fe fb13 	bl	8001fc8 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 80039a2:	4629      	mov	r1, r5
 80039a4:	2208      	movs	r2, #8
 80039a6:	4878      	ldr	r0, [pc, #480]	; (8003b88 <encordermotor1+0x2d4>)
		sConfigOC.Pulse = 0;
 80039a8:	606c      	str	r4, [r5, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 80039aa:	f7fe fecf 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80039ae:	2108      	movs	r1, #8
 80039b0:	4875      	ldr	r0, [pc, #468]	; (8003b88 <encordermotor1+0x2d4>)
 80039b2:	f7fe fb09 	bl	8001fc8 <HAL_TIM_PWM_Start>
		Expand_flug=1;
 80039b6:	4b75      	ldr	r3, [pc, #468]	; (8003b8c <encordermotor1+0x2d8>)
 80039b8:	2201      	movs	r2, #1
		return HAL_OK;
 80039ba:	4620      	mov	r0, r4
		Expand_flug=1;
 80039bc:	701a      	strb	r2, [r3, #0]
}
 80039be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_3)==0){
 80039c2:	2108      	movs	r1, #8
 80039c4:	486e      	ldr	r0, [pc, #440]	; (8003b80 <encordermotor1+0x2cc>)
 80039c6:	f7fd f991 	bl	8000cec <HAL_GPIO_ReadPin>
 80039ca:	4607      	mov	r7, r0
 80039cc:	2800      	cmp	r0, #0
 80039ce:	f000 8095 	beq.w	8003afc <encordermotor1+0x248>
		sConfigOC.Pulse = 0;
 80039d2:	4f6c      	ldr	r7, [pc, #432]	; (8003b84 <encordermotor1+0x2d0>)
 80039d4:	2500      	movs	r5, #0
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 80039d6:	486c      	ldr	r0, [pc, #432]	; (8003b88 <encordermotor1+0x2d4>)
 80039d8:	462a      	mov	r2, r5
 80039da:	4639      	mov	r1, r7
		sConfigOC.Pulse = 0;
 80039dc:	607d      	str	r5, [r7, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 80039de:	f7fe feb5 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80039e2:	4629      	mov	r1, r5
 80039e4:	4868      	ldr	r0, [pc, #416]	; (8003b88 <encordermotor1+0x2d4>)
 80039e6:	f7fe faef 	bl	8001fc8 <HAL_TIM_PWM_Start>
		sConfigOC.Pulse = map_a((placetemp1 - uwDirectionCounta), 0, en1max-en1min, 500, 1000);
 80039ea:	6832      	ldr	r2, [r6, #0]
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80039ec:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80039f0:	4e67      	ldr	r6, [pc, #412]	; (8003b90 <encordermotor1+0x2dc>)
		sConfigOC.Pulse = map_a((placetemp1 - uwDirectionCounta), 0, en1max-en1min, 500, 1000);
 80039f2:	1aa4      	subs	r4, r4, r2
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 80039f4:	4639      	mov	r1, r7
 80039f6:	2208      	movs	r2, #8
 80039f8:	4863      	ldr	r0, [pc, #396]	; (8003b88 <encordermotor1+0x2d4>)
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80039fa:	fb03 f404 	mul.w	r4, r3, r4
 80039fe:	fb86 6304 	smull	r6, r3, r6, r4
 8003a02:	17e4      	asrs	r4, r4, #31
 8003a04:	ebc4 24e3 	rsb	r4, r4, r3, asr #11
 8003a08:	f504 74fa 	add.w	r4, r4, #500	; 0x1f4
		sConfigOC.Pulse = map_a((placetemp1 - uwDirectionCounta), 0, en1max-en1min, 500, 1000);
 8003a0c:	607c      	str	r4, [r7, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8003a0e:	f7fe fe9d 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8003a12:	2108      	movs	r1, #8
 8003a14:	485c      	ldr	r0, [pc, #368]	; (8003b88 <encordermotor1+0x2d4>)
 8003a16:	f7fe fad7 	bl	8001fc8 <HAL_TIM_PWM_Start>
		Expand_flug=0;
 8003a1a:	4b5c      	ldr	r3, [pc, #368]	; (8003b8c <encordermotor1+0x2d8>)
		return 2;
 8003a1c:	2002      	movs	r0, #2
		Expand_flug=0;
 8003a1e:	701d      	strb	r5, [r3, #0]
		return 2;
 8003a20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		sConfigOC.Pulse = map_a((uwDirectionCounta - placetemp1), 0, en1max-en1min, 500, 1000);
 8003a24:	6831      	ldr	r1, [r6, #0]
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003a26:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003a2a:	4f59      	ldr	r7, [pc, #356]	; (8003b90 <encordermotor1+0x2dc>)
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003a2c:	2200      	movs	r2, #0
		sConfigOC.Pulse = map_a((uwDirectionCounta - placetemp1), 0, en1max-en1min, 500, 1000);
 8003a2e:	1b0c      	subs	r4, r1, r4
 8003a30:	4d54      	ldr	r5, [pc, #336]	; (8003b84 <encordermotor1+0x2d0>)
		sConfigOC.Pulse =0;
 8003a32:	4616      	mov	r6, r2
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003a34:	4854      	ldr	r0, [pc, #336]	; (8003b88 <encordermotor1+0x2d4>)
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003a36:	fb03 f404 	mul.w	r4, r3, r4
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003a3a:	4629      	mov	r1, r5
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003a3c:	fb87 7304 	smull	r7, r3, r7, r4
 8003a40:	17e4      	asrs	r4, r4, #31
 8003a42:	ebc4 24e3 	rsb	r4, r4, r3, asr #11
 8003a46:	f504 74fa 	add.w	r4, r4, #500	; 0x1f4
		sConfigOC.Pulse = map_a((uwDirectionCounta - placetemp1), 0, en1max-en1min, 500, 1000);
 8003a4a:	606c      	str	r4, [r5, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003a4c:	f7fe fe7e 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8003a50:	4631      	mov	r1, r6
 8003a52:	484d      	ldr	r0, [pc, #308]	; (8003b88 <encordermotor1+0x2d4>)
 8003a54:	f7fe fab8 	bl	8001fc8 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8003a58:	4629      	mov	r1, r5
 8003a5a:	2208      	movs	r2, #8
 8003a5c:	484a      	ldr	r0, [pc, #296]	; (8003b88 <encordermotor1+0x2d4>)
		sConfigOC.Pulse =0;
 8003a5e:	606e      	str	r6, [r5, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8003a60:	f7fe fe74 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8003a64:	2108      	movs	r1, #8
 8003a66:	4848      	ldr	r0, [pc, #288]	; (8003b88 <encordermotor1+0x2d4>)
 8003a68:	f7fe faae 	bl	8001fc8 <HAL_TIM_PWM_Start>
		Expand_flug=0;
 8003a6c:	4b47      	ldr	r3, [pc, #284]	; (8003b8c <encordermotor1+0x2d8>)
		return 1;
 8003a6e:	2001      	movs	r0, #1
		Expand_flug=0;
 8003a70:	701e      	strb	r6, [r3, #0]
		return 1;
 8003a72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				TIM1->CNT = en1min;
 8003a76:	f247 5330 	movw	r3, #30000	; 0x7530
				sConfigOC.Pulse = 0;
 8003a7a:	4c42      	ldr	r4, [pc, #264]	; (8003b84 <encordermotor1+0x2d0>)
			    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	4842      	ldr	r0, [pc, #264]	; (8003b88 <encordermotor1+0x2d4>)
				TIM1->CNT = en1min;
 8003a80:	626b      	str	r3, [r5, #36]	; 0x24
			    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003a82:	4621      	mov	r1, r4
				sConfigOC.Pulse = 0;
 8003a84:	6066      	str	r6, [r4, #4]
			    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003a86:	f7fe fe61 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8003a8a:	4631      	mov	r1, r6
 8003a8c:	483e      	ldr	r0, [pc, #248]	; (8003b88 <encordermotor1+0x2d4>)
 8003a8e:	f7fe fa9b 	bl	8001fc8 <HAL_TIM_PWM_Start>
				HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8003a92:	4621      	mov	r1, r4
 8003a94:	2208      	movs	r2, #8
 8003a96:	483c      	ldr	r0, [pc, #240]	; (8003b88 <encordermotor1+0x2d4>)
				sConfigOC.Pulse = 0;
 8003a98:	6066      	str	r6, [r4, #4]
				HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8003a9a:	f7fe fe57 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3) ;
 8003a9e:	2108      	movs	r1, #8
 8003aa0:	4839      	ldr	r0, [pc, #228]	; (8003b88 <encordermotor1+0x2d4>)
 8003aa2:	f7fe fa91 	bl	8001fc8 <HAL_TIM_PWM_Start>
				Expand_flug=1;
 8003aa6:	4b39      	ldr	r3, [pc, #228]	; (8003b8c <encordermotor1+0x2d8>)
 8003aa8:	2201      	movs	r2, #1
				return HAL_OK;
 8003aaa:	4630      	mov	r0, r6
				Expand_flug=1;
 8003aac:	701a      	strb	r2, [r3, #0]
				return HAL_OK;
 8003aae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_3)==0){
 8003ab2:	2108      	movs	r1, #8
 8003ab4:	4832      	ldr	r0, [pc, #200]	; (8003b80 <encordermotor1+0x2cc>)
 8003ab6:	f7fd f919 	bl	8000cec <HAL_GPIO_ReadPin>
 8003aba:	4604      	mov	r4, r0
 8003abc:	2800      	cmp	r0, #0
 8003abe:	d13b      	bne.n	8003b38 <encordermotor1+0x284>
				TIM1->CNT = en1max;
 8003ac0:	f64c 3394 	movw	r3, #52116	; 0xcb94
				sConfigOC.Pulse = 0;
 8003ac4:	4e2f      	ldr	r6, [pc, #188]	; (8003b84 <encordermotor1+0x2d0>)
				HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003ac6:	4602      	mov	r2, r0
 8003ac8:	482f      	ldr	r0, [pc, #188]	; (8003b88 <encordermotor1+0x2d4>)
				TIM1->CNT = en1max;
 8003aca:	626b      	str	r3, [r5, #36]	; 0x24
				HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003acc:	4631      	mov	r1, r6
				sConfigOC.Pulse = 0;
 8003ace:	6074      	str	r4, [r6, #4]
				HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003ad0:	f7fe fe3c 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8003ad4:	4621      	mov	r1, r4
 8003ad6:	482c      	ldr	r0, [pc, #176]	; (8003b88 <encordermotor1+0x2d4>)
 8003ad8:	f7fe fa76 	bl	8001fc8 <HAL_TIM_PWM_Start>
				HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8003adc:	4631      	mov	r1, r6
 8003ade:	2208      	movs	r2, #8
 8003ae0:	4829      	ldr	r0, [pc, #164]	; (8003b88 <encordermotor1+0x2d4>)
				sConfigOC.Pulse = 0;
 8003ae2:	6074      	str	r4, [r6, #4]
				HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8003ae4:	f7fe fe32 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3) ;
 8003ae8:	2108      	movs	r1, #8
 8003aea:	4827      	ldr	r0, [pc, #156]	; (8003b88 <encordermotor1+0x2d4>)
 8003aec:	f7fe fa6c 	bl	8001fc8 <HAL_TIM_PWM_Start>
				Expand_flug=1;
 8003af0:	4b26      	ldr	r3, [pc, #152]	; (8003b8c <encordermotor1+0x2d8>)
 8003af2:	2201      	movs	r2, #1
				return HAL_OK;
 8003af4:	4620      	mov	r0, r4
				Expand_flug=1;
 8003af6:	701a      	strb	r2, [r3, #0]
				return HAL_OK;
 8003af8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			TIM1->CNT = en1max;
 8003afc:	f64c 3394 	movw	r3, #52116	; 0xcb94
			sConfigOC.Pulse = 0;
 8003b00:	4c20      	ldr	r4, [pc, #128]	; (8003b84 <encordermotor1+0x2d0>)
			HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003b02:	4602      	mov	r2, r0
 8003b04:	4820      	ldr	r0, [pc, #128]	; (8003b88 <encordermotor1+0x2d4>)
			TIM1->CNT = en1max;
 8003b06:	626b      	str	r3, [r5, #36]	; 0x24
			HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003b08:	4621      	mov	r1, r4
			sConfigOC.Pulse = 0;
 8003b0a:	6067      	str	r7, [r4, #4]
			HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003b0c:	f7fe fe1e 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8003b10:	4639      	mov	r1, r7
 8003b12:	481d      	ldr	r0, [pc, #116]	; (8003b88 <encordermotor1+0x2d4>)
 8003b14:	f7fe fa58 	bl	8001fc8 <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8003b18:	4621      	mov	r1, r4
 8003b1a:	2208      	movs	r2, #8
 8003b1c:	481a      	ldr	r0, [pc, #104]	; (8003b88 <encordermotor1+0x2d4>)
			sConfigOC.Pulse = 0;
 8003b1e:	6067      	str	r7, [r4, #4]
			HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8003b20:	f7fe fe14 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3) ;
 8003b24:	2108      	movs	r1, #8
 8003b26:	4818      	ldr	r0, [pc, #96]	; (8003b88 <encordermotor1+0x2d4>)
 8003b28:	f7fe fa4e 	bl	8001fc8 <HAL_TIM_PWM_Start>
			Expand_flug=1;
 8003b2c:	4b17      	ldr	r3, [pc, #92]	; (8003b8c <encordermotor1+0x2d8>)
 8003b2e:	2201      	movs	r2, #1
			return HAL_OK;
 8003b30:	4638      	mov	r0, r7
			Expand_flug=1;
 8003b32:	701a      	strb	r2, [r3, #0]
			return HAL_OK;
 8003b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				sConfigOC.Pulse = 0;
 8003b38:	4d12      	ldr	r5, [pc, #72]	; (8003b84 <encordermotor1+0x2d0>)
 8003b3a:	2400      	movs	r4, #0
				HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003b3c:	4812      	ldr	r0, [pc, #72]	; (8003b88 <encordermotor1+0x2d4>)
 8003b3e:	4622      	mov	r2, r4
 8003b40:	4629      	mov	r1, r5
				sConfigOC.Pulse = 0;
 8003b42:	606c      	str	r4, [r5, #4]
				HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003b44:	f7fe fe02 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8003b48:	4621      	mov	r1, r4
 8003b4a:	480f      	ldr	r0, [pc, #60]	; (8003b88 <encordermotor1+0x2d4>)
 8003b4c:	f7fe fa3c 	bl	8001fc8 <HAL_TIM_PWM_Start>
				sConfigOC.Pulse = 700;
 8003b50:	f44f 732f 	mov.w	r3, #700	; 0x2bc
				HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8003b54:	4629      	mov	r1, r5
 8003b56:	2208      	movs	r2, #8
 8003b58:	480b      	ldr	r0, [pc, #44]	; (8003b88 <encordermotor1+0x2d4>)
				sConfigOC.Pulse = 700;
 8003b5a:	606b      	str	r3, [r5, #4]
				HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8003b5c:	f7fe fdf6 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8003b60:	2108      	movs	r1, #8
 8003b62:	4809      	ldr	r0, [pc, #36]	; (8003b88 <encordermotor1+0x2d4>)
 8003b64:	f7fe fa30 	bl	8001fc8 <HAL_TIM_PWM_Start>
				Expand_flug=0;
 8003b68:	4b08      	ldr	r3, [pc, #32]	; (8003b8c <encordermotor1+0x2d8>)
				return 1;
 8003b6a:	2001      	movs	r0, #1
				Expand_flug=0;
 8003b6c:	701c      	strb	r4, [r3, #0]
				return 1;
 8003b6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b72:	bf00      	nop
 8003b74:	40010000 	.word	0x40010000
 8003b78:	200000a4 	.word	0x200000a4
 8003b7c:	10624dd3 	.word	0x10624dd3
 8003b80:	40021000 	.word	0x40021000
 8003b84:	200000ec 	.word	0x200000ec
 8003b88:	2000048c 	.word	0x2000048c
 8003b8c:	200000ce 	.word	0x200000ce
 8003b90:	17b4ce81 	.word	0x17b4ce81

08003b94 <beep>:
	for(uint8_t fortime=0;fortime<time;fortime++){
 8003b94:	b1f0      	cbz	r0, 8003bd4 <beep+0x40>
void beep(uint8_t time,uint16_t on_time,uint16_t off_time){
 8003b96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b9a:	4606      	mov	r6, r0
 8003b9c:	4690      	mov	r8, r2
 8003b9e:	460f      	mov	r7, r1
	for(uint8_t fortime=0;fortime<time;fortime++){
 8003ba0:	2400      	movs	r4, #0
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,1);
 8003ba2:	4d0d      	ldr	r5, [pc, #52]	; (8003bd8 <beep+0x44>)
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003baa:	4628      	mov	r0, r5
	for(uint8_t fortime=0;fortime<time;fortime++){
 8003bac:	3401      	adds	r4, #1
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,1);
 8003bae:	f7fd f8a3 	bl	8000cf8 <HAL_GPIO_WritePin>
		HAL_Delay(on_time);
 8003bb2:	4638      	mov	r0, r7
 8003bb4:	f7fc fd14 	bl	80005e0 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,0);
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003bbe:	4628      	mov	r0, r5
	for(uint8_t fortime=0;fortime<time;fortime++){
 8003bc0:	b2e4      	uxtb	r4, r4
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,0);
 8003bc2:	f7fd f899 	bl	8000cf8 <HAL_GPIO_WritePin>
		HAL_Delay(off_time);
 8003bc6:	4640      	mov	r0, r8
 8003bc8:	f7fc fd0a 	bl	80005e0 <HAL_Delay>
	for(uint8_t fortime=0;fortime<time;fortime++){
 8003bcc:	42a6      	cmp	r6, r4
 8003bce:	d1e9      	bne.n	8003ba4 <beep+0x10>
 8003bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	40020400 	.word	0x40020400

08003bdc <recuber>:
		tempL=0;
	}
}

void recuber(uint8_t cmd,uint8_t power){
	HOUI=JY901_yaw_get(HOUI_def);
 8003bdc:	4b89      	ldr	r3, [pc, #548]	; (8003e04 <recuber+0x228>)
void recuber(uint8_t cmd,uint8_t power){
 8003bde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003be2:	460d      	mov	r5, r1
 8003be4:	4604      	mov	r4, r0
	HOUI=JY901_yaw_get(HOUI_def);
 8003be6:	8818      	ldrh	r0, [r3, #0]
 8003be8:	f7ff fbc2 	bl	8003370 <JY901_yaw_get>
 8003bec:	4a86      	ldr	r2, [pc, #536]	; (8003e08 <recuber+0x22c>)
 8003bee:	b283      	uxth	r3, r0
	uint8_t	changepower;
	int16_t	power_subtraction;
	if(power>200){changepower=4;}
 8003bf0:	2dc8      	cmp	r5, #200	; 0xc8
	HOUI=JY901_yaw_get(HOUI_def);
 8003bf2:	8013      	strh	r3, [r2, #0]
	if(power>200){changepower=4;}
 8003bf4:	d848      	bhi.n	8003c88 <recuber+0xac>
	else if(power>=100){changepower=3;}
	else{changepower=2;}
 8003bf6:	2d63      	cmp	r5, #99	; 0x63
 8003bf8:	bf8c      	ite	hi
 8003bfa:	2603      	movhi	r6, #3
 8003bfc:	2602      	movls	r6, #2

	switch(cmd){
 8003bfe:	2c64      	cmp	r4, #100	; 0x64
 8003c00:	d046      	beq.n	8003c90 <recuber+0xb4>
 8003c02:	2cc8      	cmp	r4, #200	; 0xc8
 8003c04:	f040 8082 	bne.w	8003d0c <recuber+0x130>
		pwm(0,(power*4),0,(power*4));
		}
	break;

	case 200:
		if(HOUI>1 && HOUI<180){
 8003c08:	1e9a      	subs	r2, r3, #2
 8003c0a:	2ab1      	cmp	r2, #177	; 0xb1
 8003c0c:	f240 80c8 	bls.w	8003da0 <recuber+0x1c4>
			power_subtraction =(power*4)-(map_crawler((HOUI*log((float)(HOUI+1)/1.5)),0,180,10,1000)*changepower);
			if(power_subtraction<0){power_subtraction=0;}
			pwm((power_subtraction),0,(power*4),0);
	}
	else if(HOUI<358 && HOUI>180){
 8003c10:	3bb5      	subs	r3, #181	; 0xb5
 8003c12:	2bb0      	cmp	r3, #176	; 0xb0
 8003c14:	f200 8083 	bhi.w	8003d1e <recuber+0x142>
 8003c18:	b284      	uxth	r4, r0
		power_subtraction=(power*4)-(map_crawler((360-HOUI)*log((float)(((360-HOUI)+1)/1.5)),0,180,10,1000)*changepower);
 8003c1a:	f240 1369 	movw	r3, #361	; 0x169
 8003c1e:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5

}


long map_crawler(long x, long in_min, long in_max, long out_min, long out_max) {
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003c22:	f240 37de 	movw	r7, #990	; 0x3de
		power_subtraction=(power*4)-(map_crawler((360-HOUI)*log((float)(((360-HOUI)+1)/1.5)),0,180,10,1000)*changepower);
 8003c26:	1b1b      	subs	r3, r3, r4
 8003c28:	ee07 3a90 	vmov	s15, r3
 8003c2c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003c30:	ee87 0b06 	vdiv.f64	d0, d7, d6
 8003c34:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8003c38:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8003c3c:	f003 f858 	bl	8006cf0 <log>
 8003c40:	f5c4 70b4 	rsb	r0, r4, #360	; 0x168
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003c44:	4c71      	ldr	r4, [pc, #452]	; (8003e0c <recuber+0x230>)
		pwm((power*4),0,(power_subtraction),0);
 8003c46:	2300      	movs	r3, #0
		power_subtraction=(power*4)-(map_crawler((360-HOUI)*log((float)(((360-HOUI)+1)/1.5)),0,180,10,1000)*changepower);
 8003c48:	ee07 0a90 	vmov	s15, r0
		pwm((power*4),0,(power_subtraction),0);
 8003c4c:	00a8      	lsls	r0, r5, #2
 8003c4e:	4619      	mov	r1, r3
		power_subtraction=(power*4)-(map_crawler((360-HOUI)*log((float)(((360-HOUI)+1)/1.5)),0,180,10,1000)*changepower);
 8003c50:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003c54:	ee27 0b00 	vmul.f64	d0, d7, d0
 8003c58:	eebd 0bc0 	vcvt.s32.f64	s0, d0
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003c5c:	ee10 2a10 	vmov	r2, s0
 8003c60:	fb07 f702 	mul.w	r7, r7, r2
 8003c64:	fb84 2407 	smull	r2, r4, r4, r7
 8003c68:	17fa      	asrs	r2, r7, #31
 8003c6a:	443c      	add	r4, r7
 8003c6c:	ebc2 12e4 	rsb	r2, r2, r4, asr #7
 8003c70:	320a      	adds	r2, #10
		power_subtraction=(power*4)-(map_crawler((360-HOUI)*log((float)(((360-HOUI)+1)/1.5)),0,180,10,1000)*changepower);
 8003c72:	fb12 f206 	smulbb	r2, r2, r6
 8003c76:	ebc2 0285 	rsb	r2, r2, r5, lsl #2
 8003c7a:	b212      	sxth	r2, r2
}
 8003c7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		pwm((power*4),0,(power_subtraction),0);
 8003c80:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8003c84:	f7ff bbe6 	b.w	8003454 <pwm>
	switch(cmd){
 8003c88:	2c64      	cmp	r4, #100	; 0x64
	if(power>200){changepower=4;}
 8003c8a:	f04f 0604 	mov.w	r6, #4
	switch(cmd){
 8003c8e:	d1b8      	bne.n	8003c02 <recuber+0x26>
		if(HOUI>1 && HOUI<180){
 8003c90:	1e9a      	subs	r2, r3, #2
 8003c92:	2ab1      	cmp	r2, #177	; 0xb1
 8003c94:	d953      	bls.n	8003d3e <recuber+0x162>
		else if(HOUI<358 && HOUI>180){
 8003c96:	3bb5      	subs	r3, #181	; 0xb5
 8003c98:	2bb0      	cmp	r3, #176	; 0xb0
 8003c9a:	d848      	bhi.n	8003d2e <recuber+0x152>
 8003c9c:	b284      	uxth	r4, r0
			power_subtraction=(power*4)-(map_crawler((360-HOUI)*log((float)(((360-HOUI)+1)/1.5)),0,180,10,1000)*changepower);
 8003c9e:	f240 1369 	movw	r3, #361	; 0x169
 8003ca2:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003ca6:	f240 37de 	movw	r7, #990	; 0x3de
			power_subtraction=(power*4)-(map_crawler((360-HOUI)*log((float)(((360-HOUI)+1)/1.5)),0,180,10,1000)*changepower);
 8003caa:	1b1b      	subs	r3, r3, r4
 8003cac:	ee07 3a90 	vmov	s15, r3
 8003cb0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003cb4:	ee87 0b06 	vdiv.f64	d0, d7, d6
 8003cb8:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8003cbc:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8003cc0:	f003 f816 	bl	8006cf0 <log>
 8003cc4:	f5c4 70b4 	rsb	r0, r4, #360	; 0x168
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003cc8:	4c50      	ldr	r4, [pc, #320]	; (8003e0c <recuber+0x230>)
			pwm(0,(power_subtraction),0,(power*4));
 8003cca:	2200      	movs	r2, #0
			power_subtraction=(power*4)-(map_crawler((360-HOUI)*log((float)(((360-HOUI)+1)/1.5)),0,180,10,1000)*changepower);
 8003ccc:	ee07 0a90 	vmov	s15, r0
			pwm(0,(power_subtraction),0,(power*4));
 8003cd0:	00ab      	lsls	r3, r5, #2
 8003cd2:	4610      	mov	r0, r2
			power_subtraction=(power*4)-(map_crawler((360-HOUI)*log((float)(((360-HOUI)+1)/1.5)),0,180,10,1000)*changepower);
 8003cd4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003cd8:	ee27 0b00 	vmul.f64	d0, d7, d0
 8003cdc:	eebd 0bc0 	vcvt.s32.f64	s0, d0
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003ce0:	ee10 1a10 	vmov	r1, s0
 8003ce4:	fb07 f701 	mul.w	r7, r7, r1
 8003ce8:	fb84 1407 	smull	r1, r4, r4, r7
 8003cec:	17f9      	asrs	r1, r7, #31
 8003cee:	443c      	add	r4, r7
 8003cf0:	ebc1 11e4 	rsb	r1, r1, r4, asr #7
 8003cf4:	310a      	adds	r1, #10
			power_subtraction=(power*4)-(map_crawler((360-HOUI)*log((float)(((360-HOUI)+1)/1.5)),0,180,10,1000)*changepower);
 8003cf6:	fb11 f106 	smulbb	r1, r1, r6
 8003cfa:	ebc1 0185 	rsb	r1, r1, r5, lsl #2
 8003cfe:	b209      	sxth	r1, r1
}
 8003d00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			pwm(0,(power_subtraction),0,(power*4));
 8003d04:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8003d08:	f7ff bba4 	b.w	8003454 <pwm>
		pwm(1000,1000,1000,1000);
 8003d0c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
}
 8003d10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		pwm(1000,1000,1000,1000);
 8003d14:	461a      	mov	r2, r3
 8003d16:	4619      	mov	r1, r3
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f7ff bb9b 	b.w	8003454 <pwm>
	pwm((power*4),0,(power*4),0);
 8003d1e:	00aa      	lsls	r2, r5, #2
 8003d20:	2300      	movs	r3, #0
 8003d22:	4610      	mov	r0, r2
 8003d24:	4619      	mov	r1, r3
}
 8003d26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	pwm((power*4),0,(power*4),0);
 8003d2a:	f7ff bb93 	b.w	8003454 <pwm>
		pwm(0,(power*4),0,(power*4));
 8003d2e:	00ab      	lsls	r3, r5, #2
 8003d30:	2200      	movs	r2, #0
 8003d32:	4619      	mov	r1, r3
 8003d34:	4610      	mov	r0, r2
}
 8003d36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		pwm(0,(power*4),0,(power*4));
 8003d3a:	f7ff bb8b 	b.w	8003454 <pwm>
 8003d3e:	b284      	uxth	r4, r0
			power_subtraction =(power*4)-(map_crawler((HOUI*log((float)(HOUI+1)/1.5)),0,180,10,1000)*changepower);
 8003d40:	eeb7 0b08 	vmov.f64	d0, #120	; 0x3fc00000  1.5
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003d44:	4f31      	ldr	r7, [pc, #196]	; (8003e0c <recuber+0x230>)
			power_subtraction =(power*4)-(map_crawler((HOUI*log((float)(HOUI+1)/1.5)),0,180,10,1000)*changepower);
 8003d46:	1c63      	adds	r3, r4, #1
 8003d48:	ee07 3a10 	vmov	s14, r3
 8003d4c:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8003d50:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8003d54:	f002 ffcc 	bl	8006cf0 <log>
 8003d58:	ee07 4a90 	vmov	s15, r4
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003d5c:	f240 3ede 	movw	lr, #990	; 0x3de
			pwm(0,(power*4),0,(power_subtraction));
 8003d60:	2200      	movs	r2, #0
 8003d62:	00a9      	lsls	r1, r5, #2
			power_subtraction =(power*4)-(map_crawler((HOUI*log((float)(HOUI+1)/1.5)),0,180,10,1000)*changepower);
 8003d64:	eeb8 7be7 	vcvt.f64.s32	d7, s15
			pwm(0,(power*4),0,(power_subtraction));
 8003d68:	4610      	mov	r0, r2
			power_subtraction =(power*4)-(map_crawler((HOUI*log((float)(HOUI+1)/1.5)),0,180,10,1000)*changepower);
 8003d6a:	ee27 0b00 	vmul.f64	d0, d7, d0
 8003d6e:	eebd 0bc0 	vcvt.s32.f64	s0, d0
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003d72:	ee10 3a10 	vmov	r3, s0
 8003d76:	fb0e fe03 	mul.w	lr, lr, r3
 8003d7a:	fb87 340e 	smull	r3, r4, r7, lr
 8003d7e:	ea4f 73ee 	mov.w	r3, lr, asr #31
 8003d82:	4474      	add	r4, lr
 8003d84:	ebc3 13e4 	rsb	r3, r3, r4, asr #7
 8003d88:	330a      	adds	r3, #10
			power_subtraction =(power*4)-(map_crawler((HOUI*log((float)(HOUI+1)/1.5)),0,180,10,1000)*changepower);
 8003d8a:	fb13 f306 	smulbb	r3, r3, r6
 8003d8e:	ebc3 0385 	rsb	r3, r3, r5, lsl #2
 8003d92:	b21b      	sxth	r3, r3
}
 8003d94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			pwm(0,(power*4),0,(power_subtraction));
 8003d98:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003d9c:	f7ff bb5a 	b.w	8003454 <pwm>
 8003da0:	b284      	uxth	r4, r0
			power_subtraction =(power*4)-(map_crawler((HOUI*log((float)(HOUI+1)/1.5)),0,180,10,1000)*changepower);
 8003da2:	eeb7 0b08 	vmov.f64	d0, #120	; 0x3fc00000  1.5
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003da6:	4f19      	ldr	r7, [pc, #100]	; (8003e0c <recuber+0x230>)
			power_subtraction =(power*4)-(map_crawler((HOUI*log((float)(HOUI+1)/1.5)),0,180,10,1000)*changepower);
 8003da8:	1c63      	adds	r3, r4, #1
 8003daa:	ee07 3a10 	vmov	s14, r3
 8003dae:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8003db2:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8003db6:	f002 ff9b 	bl	8006cf0 <log>
 8003dba:	ee07 4a90 	vmov	s15, r4
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003dbe:	f240 3ede 	movw	lr, #990	; 0x3de
			pwm((power_subtraction),0,(power*4),0);
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	00aa      	lsls	r2, r5, #2
			power_subtraction =(power*4)-(map_crawler((HOUI*log((float)(HOUI+1)/1.5)),0,180,10,1000)*changepower);
 8003dc6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
			pwm((power_subtraction),0,(power*4),0);
 8003dca:	4619      	mov	r1, r3
			power_subtraction =(power*4)-(map_crawler((HOUI*log((float)(HOUI+1)/1.5)),0,180,10,1000)*changepower);
 8003dcc:	ee27 0b00 	vmul.f64	d0, d7, d0
 8003dd0:	eebd 0bc0 	vcvt.s32.f64	s0, d0
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003dd4:	ee10 0a10 	vmov	r0, s0
 8003dd8:	fb0e fe00 	mul.w	lr, lr, r0
 8003ddc:	fb87 040e 	smull	r0, r4, r7, lr
 8003de0:	ea4f 70ee 	mov.w	r0, lr, asr #31
 8003de4:	4474      	add	r4, lr
 8003de6:	ebc0 10e4 	rsb	r0, r0, r4, asr #7
 8003dea:	300a      	adds	r0, #10
			power_subtraction =(power*4)-(map_crawler((HOUI*log((float)(HOUI+1)/1.5)),0,180,10,1000)*changepower);
 8003dec:	fb10 f006 	smulbb	r0, r0, r6
 8003df0:	ebc0 0085 	rsb	r0, r0, r5, lsl #2
 8003df4:	b200      	sxth	r0, r0
}
 8003df6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			pwm((power_subtraction),0,(power*4),0);
 8003dfa:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8003dfe:	f7ff bb29 	b.w	8003454 <pwm>
 8003e02:	bf00      	nop
 8003e04:	200000cc 	.word	0x200000cc
 8003e08:	200000e8 	.word	0x200000e8
 8003e0c:	b60b60b7 	.word	0xb60b60b7

08003e10 <motor_move>:
void motor_move(uint8_t Rdata1,uint8_t Rdata2,uint8_t Ldata1,uint8_t Ldata2){
 8003e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		switch(Rdata1){
 8003e12:	2896      	cmp	r0, #150	; 0x96
	motorR = Ldata2;
 8003e14:	4ed1      	ldr	r6, [pc, #836]	; (800415c <motor_move+0x34c>)
	motorL = Rdata2;
 8003e16:	4dd2      	ldr	r5, [pc, #840]	; (8004160 <motor_move+0x350>)
void motor_move(uint8_t Rdata1,uint8_t Rdata2,uint8_t Ldata1,uint8_t Ldata2){
 8003e18:	4614      	mov	r4, r2
	motorR = Ldata2;
 8003e1a:	8033      	strh	r3, [r6, #0]
	motorL = Rdata2;
 8003e1c:	8029      	strh	r1, [r5, #0]
		switch(Rdata1){
 8003e1e:	d076      	beq.n	8003f0e <motor_move+0xfe>
 8003e20:	d832      	bhi.n	8003e88 <motor_move+0x78>
 8003e22:	280a      	cmp	r0, #10
 8003e24:	f000 8095 	beq.w	8003f52 <motor_move+0x142>
 8003e28:	2864      	cmp	r0, #100	; 0x64
 8003e2a:	d15e      	bne.n	8003eea <motor_move+0xda>
			  if(tempR==3){
 8003e2c:	4fcd      	ldr	r7, [pc, #820]	; (8004164 <motor_move+0x354>)
 8003e2e:	783b      	ldrb	r3, [r7, #0]
 8003e30:	2b03      	cmp	r3, #3
 8003e32:	f000 8225 	beq.w	8004280 <motor_move+0x470>
				  switch(Ldata1){
 8003e36:	2c96      	cmp	r4, #150	; 0x96
 8003e38:	f000 8134 	beq.w	80040a4 <motor_move+0x294>
 8003e3c:	f200 80e5 	bhi.w	800400a <motor_move+0x1fa>
 8003e40:	2c0a      	cmp	r4, #10
 8003e42:	d071      	beq.n	8003f28 <motor_move+0x118>
 8003e44:	2c64      	cmp	r4, #100	; 0x64
 8003e46:	f040 8149 	bne.w	80040dc <motor_move+0x2cc>
						  if(tempL==3){
 8003e4a:	4cc7      	ldr	r4, [pc, #796]	; (8004168 <motor_move+0x358>)
 8003e4c:	7823      	ldrb	r3, [r4, #0]
 8003e4e:	2b03      	cmp	r3, #3
 8003e50:	f000 82f0 	beq.w	8004434 <motor_move+0x624>
						  if((motorL)==(motorR)){
 8003e54:	f9b5 1000 	ldrsh.w	r1, [r5]
 8003e58:	f9b6 3000 	ldrsh.w	r3, [r6]
 8003e5c:	4299      	cmp	r1, r3
 8003e5e:	f000 8275 	beq.w	800434c <motor_move+0x53c>
						  pwm(0,(motorL*4),0,(motorR*4));
 8003e62:	2200      	movs	r2, #0
 8003e64:	009b      	lsls	r3, r3, #2
 8003e66:	0089      	lsls	r1, r1, #2
 8003e68:	4610      	mov	r0, r2
 8003e6a:	f7ff faf3 	bl	8003454 <pwm>
							HOUI_def=JY901_def_set();
 8003e6e:	f7ff fa61 	bl	8003334 <JY901_def_set>
 8003e72:	4bbe      	ldr	r3, [pc, #760]	; (800416c <motor_move+0x35c>)
 8003e74:	8018      	strh	r0, [r3, #0]
						  tempL=2;
 8003e76:	2302      	movs	r3, #2
						  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8003e78:	2201      	movs	r2, #1
 8003e7a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003e7e:	48bc      	ldr	r0, [pc, #752]	; (8004170 <motor_move+0x360>)
						  tempL=2;
 8003e80:	7023      	strb	r3, [r4, #0]
						  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8003e82:	f7fc ff39 	bl	8000cf8 <HAL_GPIO_WritePin>
					  break;
 8003e86:	e061      	b.n	8003f4c <motor_move+0x13c>
		switch(Rdata1){
 8003e88:	28c8      	cmp	r0, #200	; 0xc8
 8003e8a:	d07a      	beq.n	8003f82 <motor_move+0x172>
 8003e8c:	28fa      	cmp	r0, #250	; 0xfa
 8003e8e:	d12c      	bne.n	8003eea <motor_move+0xda>
			if(tempR==2){
 8003e90:	4fb4      	ldr	r7, [pc, #720]	; (8004164 <motor_move+0x354>)
 8003e92:	783b      	ldrb	r3, [r7, #0]
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	f000 8226 	beq.w	80042e6 <motor_move+0x4d6>
			switch(Ldata1){
 8003e9a:	2c96      	cmp	r4, #150	; 0x96
 8003e9c:	f000 80a4 	beq.w	8003fe8 <motor_move+0x1d8>
 8003ea0:	f240 809c 	bls.w	8003fdc <motor_move+0x1cc>
 8003ea4:	2cc8      	cmp	r4, #200	; 0xc8
 8003ea6:	d002      	beq.n	8003eae <motor_move+0x9e>
 8003ea8:	2cfa      	cmp	r4, #250	; 0xfa
 8003eaa:	f040 8128 	bne.w	80040fe <motor_move+0x2ee>
				if(tempL==2){
 8003eae:	4cae      	ldr	r4, [pc, #696]	; (8004168 <motor_move+0x358>)
 8003eb0:	7823      	ldrb	r3, [r4, #0]
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	f000 8193 	beq.w	80041de <motor_move+0x3ce>
				pwm((motorL*4),0,(motorR*4),0);
 8003eb8:	2300      	movs	r3, #0
 8003eba:	f9b6 2000 	ldrsh.w	r2, [r6]
 8003ebe:	f9b5 0000 	ldrsh.w	r0, [r5]
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	0092      	lsls	r2, r2, #2
 8003ec6:	0080      	lsls	r0, r0, #2
 8003ec8:	f7ff fac4 	bl	8003454 <pwm>
				HOUI_def=JY901_def_set();
 8003ecc:	f7ff fa32 	bl	8003334 <JY901_def_set>
 8003ed0:	49a6      	ldr	r1, [pc, #664]	; (800416c <motor_move+0x35c>)
				tempL=3;
 8003ed2:	2303      	movs	r3, #3
				HOUI_def=JY901_def_set();
 8003ed4:	8008      	strh	r0, [r1, #0]
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003edc:	48a4      	ldr	r0, [pc, #656]	; (8004170 <motor_move+0x360>)
				tempL=3;
 8003ede:	7023      	strb	r3, [r4, #0]
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8003ee0:	f7fc ff0a 	bl	8000cf8 <HAL_GPIO_WritePin>
			  tempR=3;
 8003ee4:	2303      	movs	r3, #3
 8003ee6:	703b      	strb	r3, [r7, #0]
		break;
 8003ee8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		pwm(0,0,0,0);
 8003eea:	2300      	movs	r3, #0
 8003eec:	461a      	mov	r2, r3
 8003eee:	4619      	mov	r1, r3
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f7ff faaf 	bl	8003454 <pwm>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003efc:	489c      	ldr	r0, [pc, #624]	; (8004170 <motor_move+0x360>)
 8003efe:	f7fc fefb 	bl	8000cf8 <HAL_GPIO_WritePin>
		tempR=0;
 8003f02:	2300      	movs	r3, #0
 8003f04:	4997      	ldr	r1, [pc, #604]	; (8004164 <motor_move+0x354>)
		tempL=0;
 8003f06:	4a98      	ldr	r2, [pc, #608]	; (8004168 <motor_move+0x358>)
		tempR=0;
 8003f08:	700b      	strb	r3, [r1, #0]
		tempL=0;
 8003f0a:	7013      	strb	r3, [r2, #0]
 8003f0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if(tempR==3){
 8003f0e:	4f95      	ldr	r7, [pc, #596]	; (8004164 <motor_move+0x354>)
 8003f10:	783b      	ldrb	r3, [r7, #0]
 8003f12:	2b03      	cmp	r3, #3
 8003f14:	f000 81d6 	beq.w	80042c4 <motor_move+0x4b4>
			switch(Ldata1){
 8003f18:	2c96      	cmp	r4, #150	; 0x96
 8003f1a:	f000 80c3 	beq.w	80040a4 <motor_move+0x294>
 8003f1e:	f200 808a 	bhi.w	8004036 <motor_move+0x226>
 8003f22:	2c0a      	cmp	r4, #10
 8003f24:	f040 8105 	bne.w	8004132 <motor_move+0x322>
				pwm(0,(motorL*4),0,0);
 8003f28:	2300      	movs	r3, #0
 8003f2a:	f9b5 1000 	ldrsh.w	r1, [r5]
 8003f2e:	461a      	mov	r2, r3
 8003f30:	0089      	lsls	r1, r1, #2
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7ff fa8e 	bl	8003454 <pwm>
							HOUI_def=JY901_def_set();
 8003f38:	f7ff f9fc 	bl	8003334 <JY901_def_set>
 8003f3c:	4b8b      	ldr	r3, [pc, #556]	; (800416c <motor_move+0x35c>)
						  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f44f 7100 	mov.w	r1, #512	; 0x200
							HOUI_def=JY901_def_set();
 8003f44:	8018      	strh	r0, [r3, #0]
						  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8003f46:	488a      	ldr	r0, [pc, #552]	; (8004170 <motor_move+0x360>)
 8003f48:	f7fc fed6 	bl	8000cf8 <HAL_GPIO_WritePin>
			  tempR=2;
 8003f4c:	2302      	movs	r3, #2
 8003f4e:	703b      	strb	r3, [r7, #0]
		break;
 8003f50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			switch(Ldata1){
 8003f52:	2a96      	cmp	r2, #150	; 0x96
 8003f54:	f000 8165 	beq.w	8004222 <motor_move+0x412>
 8003f58:	461f      	mov	r7, r3
 8003f5a:	f200 8082 	bhi.w	8004062 <motor_move+0x252>
 8003f5e:	2a0a      	cmp	r2, #10
 8003f60:	f000 812f 	beq.w	80041c2 <motor_move+0x3b2>
 8003f64:	2a64      	cmp	r2, #100	; 0x64
 8003f66:	d1c0      	bne.n	8003eea <motor_move+0xda>
				if(tempL==3){
 8003f68:	4c7f      	ldr	r4, [pc, #508]	; (8004168 <motor_move+0x358>)
 8003f6a:	7823      	ldrb	r3, [r4, #0]
 8003f6c:	2b03      	cmp	r3, #3
 8003f6e:	f000 81f7 	beq.w	8004360 <motor_move+0x550>
				pwm(0,0,0,(motorR*4));tempL=2;
 8003f72:	2200      	movs	r2, #0
 8003f74:	00bb      	lsls	r3, r7, #2
 8003f76:	4611      	mov	r1, r2
 8003f78:	4610      	mov	r0, r2
 8003f7a:	f7ff fa6b 	bl	8003454 <pwm>
 8003f7e:	2302      	movs	r3, #2
 8003f80:	e083      	b.n	800408a <motor_move+0x27a>
			  if(tempR==2){
 8003f82:	4f78      	ldr	r7, [pc, #480]	; (8004164 <motor_move+0x354>)
 8003f84:	783b      	ldrb	r3, [r7, #0]
 8003f86:	2b02      	cmp	r3, #2
 8003f88:	f000 818b 	beq.w	80042a2 <motor_move+0x492>
				switch(Ldata1){
 8003f8c:	2c96      	cmp	r4, #150	; 0x96
 8003f8e:	f000 8163 	beq.w	8004258 <motor_move+0x448>
 8003f92:	d923      	bls.n	8003fdc <motor_move+0x1cc>
 8003f94:	2cc8      	cmp	r4, #200	; 0xc8
 8003f96:	f000 80f5 	beq.w	8004184 <motor_move+0x374>
 8003f9a:	2cfa      	cmp	r4, #250	; 0xfa
 8003f9c:	f040 80af 	bne.w	80040fe <motor_move+0x2ee>
						if(tempL==2){
 8003fa0:	4c71      	ldr	r4, [pc, #452]	; (8004168 <motor_move+0x358>)
 8003fa2:	7823      	ldrb	r3, [r4, #0]
 8003fa4:	2b02      	cmp	r3, #2
 8003fa6:	f000 8223 	beq.w	80043f0 <motor_move+0x5e0>
						pwm(0,(motorL*4),(motorR*4),0);tempL=3;
 8003faa:	2300      	movs	r3, #0
 8003fac:	f9b6 2000 	ldrsh.w	r2, [r6]
 8003fb0:	f9b5 1000 	ldrsh.w	r1, [r5]
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	0092      	lsls	r2, r2, #2
 8003fb8:	0089      	lsls	r1, r1, #2
 8003fba:	f7ff fa4b 	bl	8003454 <pwm>
 8003fbe:	2303      	movs	r3, #3
				pwm((motorL*4),0,0,(motorR*4));tempL=2;
 8003fc0:	7023      	strb	r3, [r4, #0]
				HOUI_def=JY901_def_set();
 8003fc2:	f7ff f9b7 	bl	8003334 <JY901_def_set>
 8003fc6:	4b69      	ldr	r3, [pc, #420]	; (800416c <motor_move+0x35c>)
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8003fc8:	2201      	movs	r2, #1
 8003fca:	f44f 7100 	mov.w	r1, #512	; 0x200
				HOUI_def=JY901_def_set();
 8003fce:	8018      	strh	r0, [r3, #0]
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8003fd0:	4867      	ldr	r0, [pc, #412]	; (8004170 <motor_move+0x360>)
 8003fd2:	f7fc fe91 	bl	8000cf8 <HAL_GPIO_WritePin>
			  tempR=3;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	703b      	strb	r3, [r7, #0]
		break;
 8003fda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			switch(Ldata1){
 8003fdc:	2c0a      	cmp	r4, #10
 8003fde:	f000 809f 	beq.w	8004120 <motor_move+0x310>
 8003fe2:	2c64      	cmp	r4, #100	; 0x64
 8003fe4:	f040 808b 	bne.w	80040fe <motor_move+0x2ee>
				if(tempL==3){
 8003fe8:	4c5f      	ldr	r4, [pc, #380]	; (8004168 <motor_move+0x358>)
 8003fea:	7823      	ldrb	r3, [r4, #0]
 8003fec:	2b03      	cmp	r3, #3
 8003fee:	f000 819c 	beq.w	800432a <motor_move+0x51a>
				pwm((motorL*4),0,0,(motorR*4));tempL=2;
 8003ff2:	f9b6 3000 	ldrsh.w	r3, [r6]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f9b5 0000 	ldrsh.w	r0, [r5]
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	4611      	mov	r1, r2
 8004000:	0080      	lsls	r0, r0, #2
 8004002:	f7ff fa27 	bl	8003454 <pwm>
 8004006:	2302      	movs	r3, #2
 8004008:	e7da      	b.n	8003fc0 <motor_move+0x1b0>
				  switch(Ldata1){
 800400a:	2cc8      	cmp	r4, #200	; 0xc8
 800400c:	d001      	beq.n	8004012 <motor_move+0x202>
			switch(Ldata1){
 800400e:	2cfa      	cmp	r4, #250	; 0xfa
 8004010:	d164      	bne.n	80040dc <motor_move+0x2cc>
						  if(tempL==2){
 8004012:	4c55      	ldr	r4, [pc, #340]	; (8004168 <motor_move+0x358>)
 8004014:	7823      	ldrb	r3, [r4, #0]
 8004016:	2b02      	cmp	r3, #2
 8004018:	f000 8176 	beq.w	8004308 <motor_move+0x4f8>
						  pwm(0,(motorL*4),(motorR*4),0);tempL=3;
 800401c:	2300      	movs	r3, #0
 800401e:	f9b6 2000 	ldrsh.w	r2, [r6]
 8004022:	f9b5 1000 	ldrsh.w	r1, [r5]
 8004026:	4618      	mov	r0, r3
 8004028:	0092      	lsls	r2, r2, #2
 800402a:	0089      	lsls	r1, r1, #2
 800402c:	f7ff fa12 	bl	8003454 <pwm>
 8004030:	2303      	movs	r3, #3
 8004032:	7023      	strb	r3, [r4, #0]
 8004034:	e780      	b.n	8003f38 <motor_move+0x128>
			switch(Ldata1){
 8004036:	2cc8      	cmp	r4, #200	; 0xc8
 8004038:	d1e9      	bne.n	800400e <motor_move+0x1fe>
				  if(tempL==2){
 800403a:	4c4b      	ldr	r4, [pc, #300]	; (8004168 <motor_move+0x358>)
 800403c:	7823      	ldrb	r3, [r4, #0]
 800403e:	2b02      	cmp	r3, #2
 8004040:	f000 821a 	beq.w	8004478 <motor_move+0x668>
				  pwm((motorL*4),0,(motorR*4),0);
 8004044:	2300      	movs	r3, #0
 8004046:	f9b6 2000 	ldrsh.w	r2, [r6]
 800404a:	f9b5 0000 	ldrsh.w	r0, [r5]
 800404e:	4619      	mov	r1, r3
 8004050:	0092      	lsls	r2, r2, #2
 8004052:	0080      	lsls	r0, r0, #2
 8004054:	f7ff f9fe 	bl	8003454 <pwm>
					HOUI_def=JY901_def_set();
 8004058:	f7ff f96c 	bl	8003334 <JY901_def_set>
 800405c:	4943      	ldr	r1, [pc, #268]	; (800416c <motor_move+0x35c>)
				  tempL=3;
 800405e:	2303      	movs	r3, #3
 8004060:	e033      	b.n	80040ca <motor_move+0x2ba>
			switch(Ldata1){
 8004062:	2ac8      	cmp	r2, #200	; 0xc8
 8004064:	f000 8086 	beq.w	8004174 <motor_move+0x364>
 8004068:	2afa      	cmp	r2, #250	; 0xfa
 800406a:	f47f af3e 	bne.w	8003eea <motor_move+0xda>
				if(tempL==2){
 800406e:	4c3e      	ldr	r4, [pc, #248]	; (8004168 <motor_move+0x358>)
 8004070:	7823      	ldrb	r3, [r4, #0]
 8004072:	2b02      	cmp	r3, #2
 8004074:	f000 8187 	beq.w	8004386 <motor_move+0x576>
				pwm(0,0,(motorR*4),0);tempL=3;
 8004078:	f9b6 2000 	ldrsh.w	r2, [r6]
 800407c:	2300      	movs	r3, #0
 800407e:	0092      	lsls	r2, r2, #2
 8004080:	4619      	mov	r1, r3
 8004082:	4618      	mov	r0, r3
 8004084:	f7ff f9e6 	bl	8003454 <pwm>
 8004088:	2303      	movs	r3, #3
 800408a:	7023      	strb	r3, [r4, #0]
				HOUI_def=JY901_def_set();
 800408c:	f7ff f952 	bl	8003334 <JY901_def_set>
 8004090:	4b36      	ldr	r3, [pc, #216]	; (800416c <motor_move+0x35c>)
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8004092:	2201      	movs	r2, #1
 8004094:	f44f 7100 	mov.w	r1, #512	; 0x200
				HOUI_def=JY901_def_set();
 8004098:	8018      	strh	r0, [r3, #0]
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 800409a:	4835      	ldr	r0, [pc, #212]	; (8004170 <motor_move+0x360>)
}
 800409c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 80040a0:	f7fc be2a 	b.w	8000cf8 <HAL_GPIO_WritePin>
				if(tempL==3){
 80040a4:	4c30      	ldr	r4, [pc, #192]	; (8004168 <motor_move+0x358>)
 80040a6:	7823      	ldrb	r3, [r4, #0]
 80040a8:	2b03      	cmp	r3, #3
 80040aa:	f000 80a9 	beq.w	8004200 <motor_move+0x3f0>
				pwm(0,(motorL*4),0,(motorR*4));
 80040ae:	2200      	movs	r2, #0
 80040b0:	f9b6 3000 	ldrsh.w	r3, [r6]
 80040b4:	f9b5 1000 	ldrsh.w	r1, [r5]
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	4610      	mov	r0, r2
 80040bc:	0089      	lsls	r1, r1, #2
 80040be:	f7ff f9c9 	bl	8003454 <pwm>
				HOUI_def=JY901_def_set();
 80040c2:	f7ff f937 	bl	8003334 <JY901_def_set>
 80040c6:	4929      	ldr	r1, [pc, #164]	; (800416c <motor_move+0x35c>)
				tempL=2;
 80040c8:	2302      	movs	r3, #2
				HOUI_def=JY901_def_set();
 80040ca:	8008      	strh	r0, [r1, #0]
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 80040cc:	2201      	movs	r2, #1
 80040ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80040d2:	4827      	ldr	r0, [pc, #156]	; (8004170 <motor_move+0x360>)
				tempL=2;
 80040d4:	7023      	strb	r3, [r4, #0]
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 80040d6:	f7fc fe0f 	bl	8000cf8 <HAL_GPIO_WritePin>
				break;
 80040da:	e737      	b.n	8003f4c <motor_move+0x13c>
						  pwm(1000,1000,1000,1000);
 80040dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80040e0:	461a      	mov	r2, r3
 80040e2:	4619      	mov	r1, r3
 80040e4:	4618      	mov	r0, r3
 80040e6:	f7ff f9b5 	bl	8003454 <pwm>
						  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 80040ea:	2200      	movs	r2, #0
 80040ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80040f0:	481f      	ldr	r0, [pc, #124]	; (8004170 <motor_move+0x360>)
 80040f2:	f7fc fe01 	bl	8000cf8 <HAL_GPIO_WritePin>
						  tempL=0;
 80040f6:	4b1c      	ldr	r3, [pc, #112]	; (8004168 <motor_move+0x358>)
 80040f8:	2200      	movs	r2, #0
 80040fa:	701a      	strb	r2, [r3, #0]
					  break;
 80040fc:	e726      	b.n	8003f4c <motor_move+0x13c>
						pwm(1000,1000,1000,1000);
 80040fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004102:	461a      	mov	r2, r3
 8004104:	4619      	mov	r1, r3
 8004106:	4618      	mov	r0, r3
 8004108:	f7ff f9a4 	bl	8003454 <pwm>
						HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 800410c:	2200      	movs	r2, #0
 800410e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004112:	4817      	ldr	r0, [pc, #92]	; (8004170 <motor_move+0x360>)
 8004114:	f7fc fdf0 	bl	8000cf8 <HAL_GPIO_WritePin>
						tempL=0;
 8004118:	4b13      	ldr	r3, [pc, #76]	; (8004168 <motor_move+0x358>)
 800411a:	2200      	movs	r2, #0
 800411c:	701a      	strb	r2, [r3, #0]
					break;
 800411e:	e6e1      	b.n	8003ee4 <motor_move+0xd4>
				pwm((motorL*4),0,0,0);
 8004120:	2300      	movs	r3, #0
 8004122:	f9b5 0000 	ldrsh.w	r0, [r5]
 8004126:	461a      	mov	r2, r3
 8004128:	0080      	lsls	r0, r0, #2
 800412a:	4619      	mov	r1, r3
 800412c:	f7ff f992 	bl	8003454 <pwm>
 8004130:	e747      	b.n	8003fc2 <motor_move+0x1b2>
			switch(Ldata1){
 8004132:	2c64      	cmp	r4, #100	; 0x64
 8004134:	d1d2      	bne.n	80040dc <motor_move+0x2cc>
				  if(tempL==3){
 8004136:	4c0c      	ldr	r4, [pc, #48]	; (8004168 <motor_move+0x358>)
 8004138:	7823      	ldrb	r3, [r4, #0]
 800413a:	2b03      	cmp	r3, #3
 800413c:	f000 8169 	beq.w	8004412 <motor_move+0x602>
				  pwm((motorL*4),0,0,(motorR*4));tempL=2;
 8004140:	f9b6 3000 	ldrsh.w	r3, [r6]
 8004144:	2200      	movs	r2, #0
 8004146:	f9b5 0000 	ldrsh.w	r0, [r5]
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	4611      	mov	r1, r2
 800414e:	0080      	lsls	r0, r0, #2
 8004150:	f7ff f980 	bl	8003454 <pwm>
 8004154:	2302      	movs	r3, #2
						  pwm(0,(motorL*4),(motorR*4),0);tempL=3;
 8004156:	7023      	strb	r3, [r4, #0]
 8004158:	e6ee      	b.n	8003f38 <motor_move+0x128>
 800415a:	bf00      	nop
 800415c:	200000d0 	.word	0x200000d0
 8004160:	200000e0 	.word	0x200000e0
 8004164:	200000a9 	.word	0x200000a9
 8004168:	200000a8 	.word	0x200000a8
 800416c:	200000cc 	.word	0x200000cc
 8004170:	40020400 	.word	0x40020400
				if(tempL==2){
 8004174:	4cd1      	ldr	r4, [pc, #836]	; (80044bc <motor_move+0x6ac>)
 8004176:	7823      	ldrb	r3, [r4, #0]
 8004178:	2b02      	cmp	r3, #2
 800417a:	f000 8115 	beq.w	80043a8 <motor_move+0x598>
				pwm(0,0,(motorR*4),0);tempL=3;
 800417e:	2300      	movs	r3, #0
 8004180:	00ba      	lsls	r2, r7, #2
 8004182:	e77d      	b.n	8004080 <motor_move+0x270>
						  if(tempL==2){
 8004184:	4ccd      	ldr	r4, [pc, #820]	; (80044bc <motor_move+0x6ac>)
 8004186:	7823      	ldrb	r3, [r4, #0]
 8004188:	2b02      	cmp	r3, #2
 800418a:	f000 8164 	beq.w	8004456 <motor_move+0x646>
						  if((motorL)==(motorR)){
 800418e:	f9b5 0000 	ldrsh.w	r0, [r5]
 8004192:	f9b6 2000 	ldrsh.w	r2, [r6]
 8004196:	4290      	cmp	r0, r2
 8004198:	f000 80dd 	beq.w	8004356 <motor_move+0x546>
						  pwm((motorL*4),0,(motorR*4),0);
 800419c:	2300      	movs	r3, #0
 800419e:	0092      	lsls	r2, r2, #2
 80041a0:	0080      	lsls	r0, r0, #2
 80041a2:	4619      	mov	r1, r3
 80041a4:	f7ff f956 	bl	8003454 <pwm>
							HOUI_def=JY901_def_set();
 80041a8:	f7ff f8c4 	bl	8003334 <JY901_def_set>
 80041ac:	4bc4      	ldr	r3, [pc, #784]	; (80044c0 <motor_move+0x6b0>)
 80041ae:	8018      	strh	r0, [r3, #0]
						  tempL=3;
 80041b0:	2303      	movs	r3, #3
						  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 80041b2:	2201      	movs	r2, #1
 80041b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80041b8:	48c2      	ldr	r0, [pc, #776]	; (80044c4 <motor_move+0x6b4>)
						  tempL=3;
 80041ba:	7023      	strb	r3, [r4, #0]
						  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 80041bc:	f7fc fd9c 	bl	8000cf8 <HAL_GPIO_WritePin>
					break;
 80041c0:	e690      	b.n	8003ee4 <motor_move+0xd4>
				pwm(0,0,0,0);
 80041c2:	2300      	movs	r3, #0
 80041c4:	461a      	mov	r2, r3
 80041c6:	4619      	mov	r1, r3
 80041c8:	4618      	mov	r0, r3
 80041ca:	f7ff f943 	bl	8003454 <pwm>
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 80041ce:	2200      	movs	r2, #0
 80041d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80041d4:	48bb      	ldr	r0, [pc, #748]	; (80044c4 <motor_move+0x6b4>)
}
 80041d6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 80041da:	f7fc bd8d 	b.w	8000cf8 <HAL_GPIO_WritePin>
					pwm(1000,1000,1000,1000);
 80041de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80041e2:	461a      	mov	r2, r3
 80041e4:	4619      	mov	r1, r3
 80041e6:	4618      	mov	r0, r3
 80041e8:	f7ff f934 	bl	8003454 <pwm>
					HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 80041ec:	2200      	movs	r2, #0
 80041ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80041f2:	48b4      	ldr	r0, [pc, #720]	; (80044c4 <motor_move+0x6b4>)
 80041f4:	f7fc fd80 	bl	8000cf8 <HAL_GPIO_WritePin>
					HAL_Delay(delay_time);
 80041f8:	2014      	movs	r0, #20
 80041fa:	f7fc f9f1 	bl	80005e0 <HAL_Delay>
 80041fe:	e65b      	b.n	8003eb8 <motor_move+0xa8>
					pwm(1000,1000,1000,1000);
 8004200:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004204:	461a      	mov	r2, r3
 8004206:	4619      	mov	r1, r3
 8004208:	4618      	mov	r0, r3
 800420a:	f7ff f923 	bl	8003454 <pwm>
					HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 800420e:	2200      	movs	r2, #0
 8004210:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004214:	48ab      	ldr	r0, [pc, #684]	; (80044c4 <motor_move+0x6b4>)
 8004216:	f7fc fd6f 	bl	8000cf8 <HAL_GPIO_WritePin>
					HAL_Delay(delay_time);
 800421a:	2014      	movs	r0, #20
 800421c:	f7fc f9e0 	bl	80005e0 <HAL_Delay>
 8004220:	e745      	b.n	80040ae <motor_move+0x29e>
				if(tempL==3){
 8004222:	4ca6      	ldr	r4, [pc, #664]	; (80044bc <motor_move+0x6ac>)
 8004224:	7823      	ldrb	r3, [r4, #0]
 8004226:	2b03      	cmp	r3, #3
 8004228:	f000 80d1 	beq.w	80043ce <motor_move+0x5be>
				pwm(0,0,0,(motorR*4));
 800422c:	2200      	movs	r2, #0
 800422e:	f9b6 3000 	ldrsh.w	r3, [r6]
 8004232:	4611      	mov	r1, r2
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	4610      	mov	r0, r2
 8004238:	f7ff f90c 	bl	8003454 <pwm>
				HOUI_def=JY901_def_set();
 800423c:	f7ff f87a 	bl	8003334 <JY901_def_set>
 8004240:	499f      	ldr	r1, [pc, #636]	; (80044c0 <motor_move+0x6b0>)
				tempL=2;
 8004242:	2302      	movs	r3, #2
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8004244:	2201      	movs	r2, #1
				HOUI_def=JY901_def_set();
 8004246:	8008      	strh	r0, [r1, #0]
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8004248:	f44f 7100 	mov.w	r1, #512	; 0x200
				tempL=2;
 800424c:	7023      	strb	r3, [r4, #0]
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 800424e:	489d      	ldr	r0, [pc, #628]	; (80044c4 <motor_move+0x6b4>)
}
 8004250:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8004254:	f7fc bd50 	b.w	8000cf8 <HAL_GPIO_WritePin>
						if(tempL==3){
 8004258:	4c98      	ldr	r4, [pc, #608]	; (80044bc <motor_move+0x6ac>)
 800425a:	7823      	ldrb	r3, [r4, #0]
 800425c:	2b03      	cmp	r3, #3
 800425e:	f000 811c 	beq.w	800449a <motor_move+0x68a>
						pwm(0,(motorL*4),0,(motorR*4));
 8004262:	2200      	movs	r2, #0
 8004264:	f9b6 3000 	ldrsh.w	r3, [r6]
 8004268:	f9b5 1000 	ldrsh.w	r1, [r5]
 800426c:	009b      	lsls	r3, r3, #2
 800426e:	4610      	mov	r0, r2
 8004270:	0089      	lsls	r1, r1, #2
 8004272:	f7ff f8ef 	bl	8003454 <pwm>
						HOUI_def=JY901_def_set();
 8004276:	f7ff f85d 	bl	8003334 <JY901_def_set>
 800427a:	4991      	ldr	r1, [pc, #580]	; (80044c0 <motor_move+0x6b0>)
						tempL=2;
 800427c:	2302      	movs	r3, #2
 800427e:	e629      	b.n	8003ed4 <motor_move+0xc4>
				  pwm(1000,1000,1000,1000);
 8004280:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004284:	461a      	mov	r2, r3
 8004286:	4619      	mov	r1, r3
 8004288:	4618      	mov	r0, r3
 800428a:	f7ff f8e3 	bl	8003454 <pwm>
				  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 800428e:	2200      	movs	r2, #0
 8004290:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004294:	488b      	ldr	r0, [pc, #556]	; (80044c4 <motor_move+0x6b4>)
 8004296:	f7fc fd2f 	bl	8000cf8 <HAL_GPIO_WritePin>
				  HAL_Delay(delay_time);
 800429a:	2014      	movs	r0, #20
 800429c:	f7fc f9a0 	bl	80005e0 <HAL_Delay>
 80042a0:	e5c9      	b.n	8003e36 <motor_move+0x26>
				  pwm(1000,1000,1000,1000);
 80042a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80042a6:	461a      	mov	r2, r3
 80042a8:	4619      	mov	r1, r3
 80042aa:	4618      	mov	r0, r3
 80042ac:	f7ff f8d2 	bl	8003454 <pwm>
				  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 80042b0:	2200      	movs	r2, #0
 80042b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80042b6:	4883      	ldr	r0, [pc, #524]	; (80044c4 <motor_move+0x6b4>)
 80042b8:	f7fc fd1e 	bl	8000cf8 <HAL_GPIO_WritePin>
				  HAL_Delay(delay_time);
 80042bc:	2014      	movs	r0, #20
 80042be:	f7fc f98f 	bl	80005e0 <HAL_Delay>
 80042c2:	e663      	b.n	8003f8c <motor_move+0x17c>
				pwm(1000,1000,1000,1000);
 80042c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80042c8:	461a      	mov	r2, r3
 80042ca:	4619      	mov	r1, r3
 80042cc:	4618      	mov	r0, r3
 80042ce:	f7ff f8c1 	bl	8003454 <pwm>
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 80042d2:	2200      	movs	r2, #0
 80042d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80042d8:	487a      	ldr	r0, [pc, #488]	; (80044c4 <motor_move+0x6b4>)
 80042da:	f7fc fd0d 	bl	8000cf8 <HAL_GPIO_WritePin>
				HAL_Delay(delay_time);
 80042de:	2014      	movs	r0, #20
 80042e0:	f7fc f97e 	bl	80005e0 <HAL_Delay>
 80042e4:	e618      	b.n	8003f18 <motor_move+0x108>
				pwm(1000,1000,1000,1000);
 80042e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80042ea:	461a      	mov	r2, r3
 80042ec:	4619      	mov	r1, r3
 80042ee:	4618      	mov	r0, r3
 80042f0:	f7ff f8b0 	bl	8003454 <pwm>
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 80042f4:	2200      	movs	r2, #0
 80042f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80042fa:	4872      	ldr	r0, [pc, #456]	; (80044c4 <motor_move+0x6b4>)
 80042fc:	f7fc fcfc 	bl	8000cf8 <HAL_GPIO_WritePin>
				HAL_Delay(delay_time);
 8004300:	2014      	movs	r0, #20
 8004302:	f7fc f96d 	bl	80005e0 <HAL_Delay>
 8004306:	e5c8      	b.n	8003e9a <motor_move+0x8a>
							  pwm(1000,1000,1000,1000);
 8004308:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800430c:	461a      	mov	r2, r3
 800430e:	4619      	mov	r1, r3
 8004310:	4618      	mov	r0, r3
 8004312:	f7ff f89f 	bl	8003454 <pwm>
							  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 8004316:	2200      	movs	r2, #0
 8004318:	f44f 7100 	mov.w	r1, #512	; 0x200
 800431c:	4869      	ldr	r0, [pc, #420]	; (80044c4 <motor_move+0x6b4>)
 800431e:	f7fc fceb 	bl	8000cf8 <HAL_GPIO_WritePin>
							  HAL_Delay(delay_time);
 8004322:	2014      	movs	r0, #20
 8004324:	f7fc f95c 	bl	80005e0 <HAL_Delay>
 8004328:	e678      	b.n	800401c <motor_move+0x20c>
					pwm(1000,1000,1000,1000);
 800432a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800432e:	461a      	mov	r2, r3
 8004330:	4619      	mov	r1, r3
 8004332:	4618      	mov	r0, r3
 8004334:	f7ff f88e 	bl	8003454 <pwm>
					HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 8004338:	2200      	movs	r2, #0
 800433a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800433e:	4861      	ldr	r0, [pc, #388]	; (80044c4 <motor_move+0x6b4>)
 8004340:	f7fc fcda 	bl	8000cf8 <HAL_GPIO_WritePin>
					HAL_Delay(delay_time);
 8004344:	2014      	movs	r0, #20
 8004346:	f7fc f94b 	bl	80005e0 <HAL_Delay>
 800434a:	e652      	b.n	8003ff2 <motor_move+0x1e2>
							  recuber(Ldata1,motorL);
 800434c:	b2c9      	uxtb	r1, r1
 800434e:	2064      	movs	r0, #100	; 0x64
 8004350:	f7ff fc44 	bl	8003bdc <recuber>
 8004354:	e58f      	b.n	8003e76 <motor_move+0x66>
							  recuber(Ldata1,motorL);
 8004356:	b2c1      	uxtb	r1, r0
 8004358:	20c8      	movs	r0, #200	; 0xc8
 800435a:	f7ff fc3f 	bl	8003bdc <recuber>
 800435e:	e727      	b.n	80041b0 <motor_move+0x3a0>
				pwm(1000,1000,1000,1000);
 8004360:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004364:	461a      	mov	r2, r3
 8004366:	4619      	mov	r1, r3
 8004368:	4618      	mov	r0, r3
 800436a:	f7ff f873 	bl	8003454 <pwm>
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 800436e:	2200      	movs	r2, #0
 8004370:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004374:	4853      	ldr	r0, [pc, #332]	; (80044c4 <motor_move+0x6b4>)
 8004376:	f7fc fcbf 	bl	8000cf8 <HAL_GPIO_WritePin>
				HAL_Delay(delay_time);
 800437a:	2014      	movs	r0, #20
 800437c:	f7fc f930 	bl	80005e0 <HAL_Delay>
 8004380:	f9b6 7000 	ldrsh.w	r7, [r6]
 8004384:	e5f5      	b.n	8003f72 <motor_move+0x162>
					pwm(1000,1000,1000,1000);
 8004386:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800438a:	461a      	mov	r2, r3
 800438c:	4619      	mov	r1, r3
 800438e:	4618      	mov	r0, r3
 8004390:	f7ff f860 	bl	8003454 <pwm>
					HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 8004394:	2200      	movs	r2, #0
 8004396:	f44f 7100 	mov.w	r1, #512	; 0x200
 800439a:	484a      	ldr	r0, [pc, #296]	; (80044c4 <motor_move+0x6b4>)
 800439c:	f7fc fcac 	bl	8000cf8 <HAL_GPIO_WritePin>
					HAL_Delay(delay_time);
 80043a0:	2014      	movs	r0, #20
 80043a2:	f7fc f91d 	bl	80005e0 <HAL_Delay>
 80043a6:	e667      	b.n	8004078 <motor_move+0x268>
					pwm(1000,1000,1000,1000);
 80043a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80043ac:	461a      	mov	r2, r3
 80043ae:	4619      	mov	r1, r3
 80043b0:	4618      	mov	r0, r3
 80043b2:	f7ff f84f 	bl	8003454 <pwm>
					HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 80043b6:	2200      	movs	r2, #0
 80043b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80043bc:	4841      	ldr	r0, [pc, #260]	; (80044c4 <motor_move+0x6b4>)
 80043be:	f7fc fc9b 	bl	8000cf8 <HAL_GPIO_WritePin>
					HAL_Delay(delay_time);
 80043c2:	2014      	movs	r0, #20
 80043c4:	f7fc f90c 	bl	80005e0 <HAL_Delay>
 80043c8:	f9b6 7000 	ldrsh.w	r7, [r6]
 80043cc:	e6d7      	b.n	800417e <motor_move+0x36e>
					pwm(1000,1000,1000,1000);
 80043ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80043d2:	461a      	mov	r2, r3
 80043d4:	4619      	mov	r1, r3
 80043d6:	4618      	mov	r0, r3
 80043d8:	f7ff f83c 	bl	8003454 <pwm>
					HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 80043dc:	2200      	movs	r2, #0
 80043de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80043e2:	4838      	ldr	r0, [pc, #224]	; (80044c4 <motor_move+0x6b4>)
 80043e4:	f7fc fc88 	bl	8000cf8 <HAL_GPIO_WritePin>
					HAL_Delay(delay_time);
 80043e8:	2014      	movs	r0, #20
 80043ea:	f7fc f8f9 	bl	80005e0 <HAL_Delay>
 80043ee:	e71d      	b.n	800422c <motor_move+0x41c>
							pwm(1000,1000,1000,1000);
 80043f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80043f4:	461a      	mov	r2, r3
 80043f6:	4619      	mov	r1, r3
 80043f8:	4618      	mov	r0, r3
 80043fa:	f7ff f82b 	bl	8003454 <pwm>
							HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 80043fe:	2200      	movs	r2, #0
 8004400:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004404:	482f      	ldr	r0, [pc, #188]	; (80044c4 <motor_move+0x6b4>)
 8004406:	f7fc fc77 	bl	8000cf8 <HAL_GPIO_WritePin>
							HAL_Delay(delay_time);
 800440a:	2014      	movs	r0, #20
 800440c:	f7fc f8e8 	bl	80005e0 <HAL_Delay>
 8004410:	e5cb      	b.n	8003faa <motor_move+0x19a>
				 	pwm(1000,1000,1000,1000);
 8004412:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004416:	461a      	mov	r2, r3
 8004418:	4619      	mov	r1, r3
 800441a:	4618      	mov	r0, r3
 800441c:	f7ff f81a 	bl	8003454 <pwm>
					  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 8004420:	2200      	movs	r2, #0
 8004422:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004426:	4827      	ldr	r0, [pc, #156]	; (80044c4 <motor_move+0x6b4>)
 8004428:	f7fc fc66 	bl	8000cf8 <HAL_GPIO_WritePin>
				 	HAL_Delay(delay_time);
 800442c:	2014      	movs	r0, #20
 800442e:	f7fc f8d7 	bl	80005e0 <HAL_Delay>
 8004432:	e685      	b.n	8004140 <motor_move+0x330>
							 pwm(1000,1000,1000,1000);
 8004434:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004438:	461a      	mov	r2, r3
 800443a:	4619      	mov	r1, r3
 800443c:	4618      	mov	r0, r3
 800443e:	f7ff f809 	bl	8003454 <pwm>
							  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 8004442:	2200      	movs	r2, #0
 8004444:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004448:	481e      	ldr	r0, [pc, #120]	; (80044c4 <motor_move+0x6b4>)
 800444a:	f7fc fc55 	bl	8000cf8 <HAL_GPIO_WritePin>
							 HAL_Delay(delay_time);
 800444e:	2014      	movs	r0, #20
 8004450:	f7fc f8c6 	bl	80005e0 <HAL_Delay>
 8004454:	e4fe      	b.n	8003e54 <motor_move+0x44>
							  pwm(1000,1000,1000,1000);
 8004456:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800445a:	461a      	mov	r2, r3
 800445c:	4619      	mov	r1, r3
 800445e:	4618      	mov	r0, r3
 8004460:	f7fe fff8 	bl	8003454 <pwm>
							  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 8004464:	2200      	movs	r2, #0
 8004466:	f44f 7100 	mov.w	r1, #512	; 0x200
 800446a:	4816      	ldr	r0, [pc, #88]	; (80044c4 <motor_move+0x6b4>)
 800446c:	f7fc fc44 	bl	8000cf8 <HAL_GPIO_WritePin>
							  HAL_Delay(delay_time);
 8004470:	2014      	movs	r0, #20
 8004472:	f7fc f8b5 	bl	80005e0 <HAL_Delay>
 8004476:	e68a      	b.n	800418e <motor_move+0x37e>
					  pwm(1000,1000,1000,1000);
 8004478:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800447c:	461a      	mov	r2, r3
 800447e:	4619      	mov	r1, r3
 8004480:	4618      	mov	r0, r3
 8004482:	f7fe ffe7 	bl	8003454 <pwm>
					  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 8004486:	2200      	movs	r2, #0
 8004488:	f44f 7100 	mov.w	r1, #512	; 0x200
 800448c:	480d      	ldr	r0, [pc, #52]	; (80044c4 <motor_move+0x6b4>)
 800448e:	f7fc fc33 	bl	8000cf8 <HAL_GPIO_WritePin>
					  HAL_Delay(delay_time);
 8004492:	2014      	movs	r0, #20
 8004494:	f7fc f8a4 	bl	80005e0 <HAL_Delay>
 8004498:	e5d4      	b.n	8004044 <motor_move+0x234>
							pwm(1000,1000,1000,1000);
 800449a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800449e:	461a      	mov	r2, r3
 80044a0:	4619      	mov	r1, r3
 80044a2:	4618      	mov	r0, r3
 80044a4:	f7fe ffd6 	bl	8003454 <pwm>
							HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 80044a8:	2200      	movs	r2, #0
 80044aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80044ae:	4805      	ldr	r0, [pc, #20]	; (80044c4 <motor_move+0x6b4>)
 80044b0:	f7fc fc22 	bl	8000cf8 <HAL_GPIO_WritePin>
							HAL_Delay(delay_time);
 80044b4:	2014      	movs	r0, #20
 80044b6:	f7fc f893 	bl	80005e0 <HAL_Delay>
 80044ba:	e6d2      	b.n	8004262 <motor_move+0x452>
 80044bc:	200000a8 	.word	0x200000a8
 80044c0:	200000cc 	.word	0x200000cc
 80044c4:	40020400 	.word	0x40020400

080044c8 <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80044c8:	4b0a      	ldr	r3, [pc, #40]	; (80044f4 <MX_DMA_Init+0x2c>)

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 1, 0);
 80044ca:	2200      	movs	r2, #0
 80044cc:	2101      	movs	r1, #1
 80044ce:	203a      	movs	r0, #58	; 0x3a
{
 80044d0:	b510      	push	{r4, lr}
  __HAL_RCC_DMA2_CLK_ENABLE();
 80044d2:	6b1c      	ldr	r4, [r3, #48]	; 0x30
{
 80044d4:	b082      	sub	sp, #8
  __HAL_RCC_DMA2_CLK_ENABLE();
 80044d6:	f444 0480 	orr.w	r4, r4, #4194304	; 0x400000
 80044da:	631c      	str	r4, [r3, #48]	; 0x30
 80044dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044e2:	9301      	str	r3, [sp, #4]
 80044e4:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 1, 0);
 80044e6:	f7fc f8a1 	bl	800062c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80044ea:	203a      	movs	r0, #58	; 0x3a
 80044ec:	f7fc f8d8 	bl	80006a0 <HAL_NVIC_EnableIRQ>

}
 80044f0:	b002      	add	sp, #8
 80044f2:	bd10      	pop	{r4, pc}
 80044f4:	40023800 	.word	0x40023800

080044f8 <MX_GPIO_Init>:
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80044f8:	4b4c      	ldr	r3, [pc, #304]	; (800462c <MX_GPIO_Init+0x134>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOG_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_5 
 80044fa:	2200      	movs	r2, #0
 80044fc:	f243 3121 	movw	r1, #13089	; 0x3321
{
 8004500:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004502:	6b1f      	ldr	r7, [r3, #48]	; 0x30
{
 8004504:	b08f      	sub	sp, #60	; 0x3c
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_5 
 8004506:	4e4a      	ldr	r6, [pc, #296]	; (8004630 <MX_GPIO_Init+0x138>)
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE3 PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004508:	4614      	mov	r4, r2
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800450a:	f047 0710 	orr.w	r7, r7, #16
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 800450e:	4d49      	ldr	r5, [pc, #292]	; (8004634 <MX_GPIO_Init+0x13c>)
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_5 
 8004510:	4630      	mov	r0, r6
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004512:	631f      	str	r7, [r3, #48]	; 0x30
 8004514:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 8004516:	f007 0710 	and.w	r7, r7, #16
 800451a:	9701      	str	r7, [sp, #4]
 800451c:	9f01      	ldr	r7, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800451e:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 8004520:	f047 0704 	orr.w	r7, r7, #4
 8004524:	631f      	str	r7, [r3, #48]	; 0x30
 8004526:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 8004528:	f007 0704 	and.w	r7, r7, #4
 800452c:	9702      	str	r7, [sp, #8]
 800452e:	9f02      	ldr	r7, [sp, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004530:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 8004532:	f047 0720 	orr.w	r7, r7, #32
 8004536:	631f      	str	r7, [r3, #48]	; 0x30
 8004538:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 800453a:	f007 0720 	and.w	r7, r7, #32
 800453e:	9703      	str	r7, [sp, #12]
 8004540:	9f03      	ldr	r7, [sp, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004542:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 8004544:	f047 0780 	orr.w	r7, r7, #128	; 0x80
 8004548:	631f      	str	r7, [r3, #48]	; 0x30
 800454a:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 800454c:	f007 0780 	and.w	r7, r7, #128	; 0x80
 8004550:	9704      	str	r7, [sp, #16]
 8004552:	9f04      	ldr	r7, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004554:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 8004556:	f047 0701 	orr.w	r7, r7, #1
 800455a:	631f      	str	r7, [r3, #48]	; 0x30
 800455c:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 800455e:	f007 0701 	and.w	r7, r7, #1
 8004562:	9705      	str	r7, [sp, #20]
 8004564:	9f05      	ldr	r7, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004566:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 8004568:	f047 0702 	orr.w	r7, r7, #2
 800456c:	631f      	str	r7, [r3, #48]	; 0x30
 800456e:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 8004570:	f007 0702 	and.w	r7, r7, #2
 8004574:	9706      	str	r7, [sp, #24]
 8004576:	9f06      	ldr	r7, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004578:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 800457a:	f047 0708 	orr.w	r7, r7, #8
 800457e:	631f      	str	r7, [r3, #48]	; 0x30
 8004580:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 8004582:	f007 0708 	and.w	r7, r7, #8
 8004586:	9707      	str	r7, [sp, #28]
 8004588:	9f07      	ldr	r7, [sp, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800458a:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 800458c:	f047 0740 	orr.w	r7, r7, #64	; 0x40
 8004590:	631f      	str	r7, [r3, #48]	; 0x30

  /*Configure GPIO pins : PB0 PB12 PB13 PB5 
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_5 
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004592:	2701      	movs	r7, #1
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8004594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800459a:	9308      	str	r3, [sp, #32]
 800459c:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_5 
 800459e:	f7fc fbab 	bl	8000cf8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80045a2:	4622      	mov	r2, r4
 80045a4:	4628      	mov	r0, r5
 80045a6:	2103      	movs	r1, #3
 80045a8:	f7fc fba6 	bl	8000cf8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 80045ac:	231c      	movs	r3, #28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80045ae:	4628      	mov	r0, r5
 80045b0:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 80045b2:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045b4:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045b6:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80045b8:	f7fc fa6e 	bl	8000a98 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80045bc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045c0:	a909      	add	r1, sp, #36	; 0x24
 80045c2:	481d      	ldr	r0, [pc, #116]	; (8004638 <MX_GPIO_Init+0x140>)
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80045c4:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045c6:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045c8:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045ca:	f7fc fa65 	bl	8000a98 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80045ce:	233c      	movs	r3, #60	; 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80045d0:	a909      	add	r1, sp, #36	; 0x24
 80045d2:	481a      	ldr	r0, [pc, #104]	; (800463c <MX_GPIO_Init+0x144>)
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80045d4:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045d6:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045d8:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80045da:	f7fc fa5d 	bl	8000a98 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_5 
 80045de:	f243 3321 	movw	r3, #13089	; 0x3321
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045e2:	a909      	add	r1, sp, #36	; 0x24
 80045e4:	4630      	mov	r0, r6
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045e6:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_5 
 80045e8:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045ea:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045ec:	970a      	str	r7, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045ee:	f7fc fa53 	bl	8000a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG12 PG13 PG14 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80045f2:	f44f 4370 	mov.w	r3, #61440	; 0xf000
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80045f6:	a909      	add	r1, sp, #36	; 0x24
 80045f8:	4811      	ldr	r0, [pc, #68]	; (8004640 <MX_GPIO_Init+0x148>)
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80045fa:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045fc:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045fe:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004600:	f7fc fa4a 	bl	8000a98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004604:	2310      	movs	r3, #16
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004606:	4630      	mov	r0, r6
 8004608:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800460a:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800460c:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800460e:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004610:	f7fc fa42 	bl	8000a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004614:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004616:	a909      	add	r1, sp, #36	; 0x24
 8004618:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800461a:	970a      	str	r7, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800461c:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800461e:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004620:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004622:	f7fc fa39 	bl	8000a98 <HAL_GPIO_Init>

}
 8004626:	b00f      	add	sp, #60	; 0x3c
 8004628:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800462a:	bf00      	nop
 800462c:	40023800 	.word	0x40023800
 8004630:	40020400 	.word	0x40020400
 8004634:	40021000 	.word	0x40021000
 8004638:	40020800 	.word	0x40020800
 800463c:	40021400 	.word	0x40021400
 8004640:	40021800 	.word	0x40021800

08004644 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004644:	b538      	push	{r3, r4, r5, lr}

  hi2c1.Instance = I2C1;
 8004646:	4b16      	ldr	r3, [pc, #88]	; (80046a0 <MX_I2C1_Init+0x5c>)
  hi2c1.Init.Timing = 0x40D32A31;
  hi2c1.Init.OwnAddress1 = 0;
 8004648:	2200      	movs	r2, #0
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800464a:	2101      	movs	r1, #1
  hi2c1.Instance = I2C1;
 800464c:	4d15      	ldr	r5, [pc, #84]	; (80046a4 <MX_I2C1_Init+0x60>)
  hi2c1.Init.Timing = 0x40D32A31;
 800464e:	4c16      	ldr	r4, [pc, #88]	; (80046a8 <MX_I2C1_Init+0x64>)
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004650:	4618      	mov	r0, r3
  hi2c1.Instance = I2C1;
 8004652:	601d      	str	r5, [r3, #0]
  hi2c1.Init.Timing = 0x40D32A31;
 8004654:	605c      	str	r4, [r3, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004656:	60d9      	str	r1, [r3, #12]
  hi2c1.Init.OwnAddress1 = 0;
 8004658:	609a      	str	r2, [r3, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800465a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800465c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800465e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004660:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004662:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004664:	f7fc fc50 	bl	8000f08 <HAL_I2C_Init>
 8004668:	b9a8      	cbnz	r0, 8004696 <MX_I2C1_Init+0x52>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800466a:	2100      	movs	r1, #0
 800466c:	480c      	ldr	r0, [pc, #48]	; (80046a0 <MX_I2C1_Init+0x5c>)
 800466e:	f7fc fe53 	bl	8001318 <HAL_I2CEx_ConfigAnalogFilter>
 8004672:	b958      	cbnz	r0, 800468c <MX_I2C1_Init+0x48>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004674:	2100      	movs	r1, #0
 8004676:	480a      	ldr	r0, [pc, #40]	; (80046a0 <MX_I2C1_Init+0x5c>)
 8004678:	f7fc fe76 	bl	8001368 <HAL_I2CEx_ConfigDigitalFilter>
 800467c:	b900      	cbnz	r0, 8004680 <MX_I2C1_Init+0x3c>
 800467e:	bd38      	pop	{r3, r4, r5, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 8004680:	2151      	movs	r1, #81	; 0x51
 8004682:	480a      	ldr	r0, [pc, #40]	; (80046ac <MX_I2C1_Init+0x68>)
  }

}
 8004684:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    _Error_Handler(__FILE__, __LINE__);
 8004688:	f001 bad6 	b.w	8005c38 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 800468c:	214a      	movs	r1, #74	; 0x4a
 800468e:	4807      	ldr	r0, [pc, #28]	; (80046ac <MX_I2C1_Init+0x68>)
 8004690:	f001 fad2 	bl	8005c38 <_Error_Handler>
 8004694:	e7ee      	b.n	8004674 <MX_I2C1_Init+0x30>
    _Error_Handler(__FILE__, __LINE__);
 8004696:	2143      	movs	r1, #67	; 0x43
 8004698:	4804      	ldr	r0, [pc, #16]	; (80046ac <MX_I2C1_Init+0x68>)
 800469a:	f001 facd 	bl	8005c38 <_Error_Handler>
 800469e:	e7e4      	b.n	800466a <MX_I2C1_Init+0x26>
 80046a0:	20000164 	.word	0x20000164
 80046a4:	40005400 	.word	0x40005400
 80046a8:	40d32a31 	.word	0x40d32a31
 80046ac:	08007238 	.word	0x08007238

080046b0 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80046b0:	b538      	push	{r3, r4, r5, lr}

  hi2c2.Instance = I2C2;
 80046b2:	4b16      	ldr	r3, [pc, #88]	; (800470c <MX_I2C2_Init+0x5c>)
  hi2c2.Init.Timing = 0x40D32A31;
  hi2c2.Init.OwnAddress1 = 0;
 80046b4:	2200      	movs	r2, #0
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80046b6:	2101      	movs	r1, #1
  hi2c2.Instance = I2C2;
 80046b8:	4d15      	ldr	r5, [pc, #84]	; (8004710 <MX_I2C2_Init+0x60>)
  hi2c2.Init.Timing = 0x40D32A31;
 80046ba:	4c16      	ldr	r4, [pc, #88]	; (8004714 <MX_I2C2_Init+0x64>)
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c2.Init.OwnAddress2 = 0;
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80046bc:	4618      	mov	r0, r3
  hi2c2.Instance = I2C2;
 80046be:	601d      	str	r5, [r3, #0]
  hi2c2.Init.Timing = 0x40D32A31;
 80046c0:	605c      	str	r4, [r3, #4]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80046c2:	60d9      	str	r1, [r3, #12]
  hi2c2.Init.OwnAddress1 = 0;
 80046c4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80046c6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80046c8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80046ca:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80046cc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80046ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80046d0:	f7fc fc1a 	bl	8000f08 <HAL_I2C_Init>
 80046d4:	b9a8      	cbnz	r0, 8004702 <MX_I2C2_Init+0x52>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80046d6:	2100      	movs	r1, #0
 80046d8:	480c      	ldr	r0, [pc, #48]	; (800470c <MX_I2C2_Init+0x5c>)
 80046da:	f7fc fe1d 	bl	8001318 <HAL_I2CEx_ConfigAnalogFilter>
 80046de:	b958      	cbnz	r0, 80046f8 <MX_I2C2_Init+0x48>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80046e0:	2100      	movs	r1, #0
 80046e2:	480a      	ldr	r0, [pc, #40]	; (800470c <MX_I2C2_Init+0x5c>)
 80046e4:	f7fc fe40 	bl	8001368 <HAL_I2CEx_ConfigDigitalFilter>
 80046e8:	b900      	cbnz	r0, 80046ec <MX_I2C2_Init+0x3c>
 80046ea:	bd38      	pop	{r3, r4, r5, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 80046ec:	2172      	movs	r1, #114	; 0x72
 80046ee:	480a      	ldr	r0, [pc, #40]	; (8004718 <MX_I2C2_Init+0x68>)
  }

}
 80046f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    _Error_Handler(__FILE__, __LINE__);
 80046f4:	f001 baa0 	b.w	8005c38 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 80046f8:	216b      	movs	r1, #107	; 0x6b
 80046fa:	4807      	ldr	r0, [pc, #28]	; (8004718 <MX_I2C2_Init+0x68>)
 80046fc:	f001 fa9c 	bl	8005c38 <_Error_Handler>
 8004700:	e7ee      	b.n	80046e0 <MX_I2C2_Init+0x30>
    _Error_Handler(__FILE__, __LINE__);
 8004702:	2164      	movs	r1, #100	; 0x64
 8004704:	4804      	ldr	r0, [pc, #16]	; (8004718 <MX_I2C2_Init+0x68>)
 8004706:	f001 fa97 	bl	8005c38 <_Error_Handler>
 800470a:	e7e4      	b.n	80046d6 <MX_I2C2_Init+0x26>
 800470c:	200001b0 	.word	0x200001b0
 8004710:	40005800 	.word	0x40005800
 8004714:	40d32a31 	.word	0x40d32a31
 8004718:	08007238 	.word	0x08007238

0800471c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 800471c:	6803      	ldr	r3, [r0, #0]
 800471e:	4a1d      	ldr	r2, [pc, #116]	; (8004794 <HAL_I2C_MspInit+0x78>)
 8004720:	4293      	cmp	r3, r2
{
 8004722:	b570      	push	{r4, r5, r6, lr}
 8004724:	b088      	sub	sp, #32
  if(i2cHandle->Instance==I2C1)
 8004726:	d01c      	beq.n	8004762 <HAL_I2C_MspInit+0x46>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
  else if(i2cHandle->Instance==I2C2)
 8004728:	4a1b      	ldr	r2, [pc, #108]	; (8004798 <HAL_I2C_MspInit+0x7c>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d001      	beq.n	8004732 <HAL_I2C_MspInit+0x16>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800472e:	b008      	add	sp, #32
 8004730:	bd70      	pop	{r4, r5, r6, pc}
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004732:	2303      	movs	r3, #3
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004734:	2204      	movs	r2, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004736:	2512      	movs	r5, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004738:	2401      	movs	r4, #1
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800473a:	a903      	add	r1, sp, #12
 800473c:	4817      	ldr	r0, [pc, #92]	; (800479c <HAL_I2C_MspInit+0x80>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800473e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004740:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004742:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004744:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004746:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004748:	f7fc f9a6 	bl	8000a98 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800474c:	4b14      	ldr	r3, [pc, #80]	; (80047a0 <HAL_I2C_MspInit+0x84>)
 800474e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004750:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004754:	641a      	str	r2, [r3, #64]	; 0x40
 8004756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004758:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800475c:	9302      	str	r3, [sp, #8]
 800475e:	9b02      	ldr	r3, [sp, #8]
}
 8004760:	e7e5      	b.n	800472e <HAL_I2C_MspInit+0x12>
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004762:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004764:	2304      	movs	r3, #4
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004766:	26c0      	movs	r6, #192	; 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004768:	2512      	movs	r5, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800476a:	2401      	movs	r4, #1
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800476c:	a903      	add	r1, sp, #12
 800476e:	480d      	ldr	r0, [pc, #52]	; (80047a4 <HAL_I2C_MspInit+0x88>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004770:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004772:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004774:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004776:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004778:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800477a:	f7fc f98d 	bl	8000a98 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 800477e:	4b08      	ldr	r3, [pc, #32]	; (80047a0 <HAL_I2C_MspInit+0x84>)
 8004780:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004782:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8004786:	641a      	str	r2, [r3, #64]	; 0x40
 8004788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800478e:	9301      	str	r3, [sp, #4]
 8004790:	9b01      	ldr	r3, [sp, #4]
 8004792:	e7cc      	b.n	800472e <HAL_I2C_MspInit+0x12>
 8004794:	40005400 	.word	0x40005400
 8004798:	40005800 	.word	0x40005800
 800479c:	40021400 	.word	0x40021400
 80047a0:	40023800 	.word	0x40023800
 80047a4:	40020400 	.word	0x40020400

080047a8 <oled_power.part.0>:

void oled_clear(){
	oled_writeCommand(ClearDisplay);
}

void oled_power(bool state){
 80047a8:	b530      	push	{r4, r5, lr}
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 80047aa:	4a0a      	ldr	r2, [pc, #40]	; (80047d4 <oled_power.part.0+0x2c>)
void oled_power(bool state){
 80047ac:	b085      	sub	sp, #20
	command[1]=t_command;
 80047ae:	240f      	movs	r4, #15
	command[0]=0x00;
 80047b0:	2500      	movs	r5, #0
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 80047b2:	2302      	movs	r3, #2
 80047b4:	6810      	ldr	r0, [r2, #0]
 80047b6:	2178      	movs	r1, #120	; 0x78
 80047b8:	aa03      	add	r2, sp, #12
 80047ba:	9400      	str	r4, [sp, #0]
	command[1]=t_command;
 80047bc:	f88d 400d 	strb.w	r4, [sp, #13]
	command[0]=0x00;
 80047c0:	f88d 500c 	strb.w	r5, [sp, #12]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 80047c4:	f7fc fbf6 	bl	8000fb4 <HAL_I2C_Master_Transmit>
	if(state == true){
		oled_writeCommand(DisplayON);
		HAL_Delay(10);
 80047c8:	200a      	movs	r0, #10
 80047ca:	f7fb ff09 	bl	80005e0 <HAL_Delay>
	}
	else{
		oled_writeCommand(DisplayOFF);
		HAL_Delay(10);
	}
}
 80047ce:	b005      	add	sp, #20
 80047d0:	bd30      	pop	{r4, r5, pc}
 80047d2:	bf00      	nop
 80047d4:	2000015c 	.word	0x2000015c

080047d8 <oled_puts>:
void oled_puts(char *strings){
 80047d8:	b510      	push	{r4, lr}
	uint8_t stringsbuf[17] = {0};
 80047da:	2300      	movs	r3, #0
void oled_puts(char *strings){
 80047dc:	b088      	sub	sp, #32
	stringsbuf[0] = 0x40;
 80047de:	2140      	movs	r1, #64	; 0x40
	while(*strings){
 80047e0:	7802      	ldrb	r2, [r0, #0]
	uint8_t stringsbuf[17] = {0};
 80047e2:	9303      	str	r3, [sp, #12]
 80047e4:	9304      	str	r3, [sp, #16]
 80047e6:	9305      	str	r3, [sp, #20]
 80047e8:	9306      	str	r3, [sp, #24]
 80047ea:	f88d 301c 	strb.w	r3, [sp, #28]
	stringsbuf[0] = 0x40;
 80047ee:	f88d 100c 	strb.w	r1, [sp, #12]
	while(*strings){
 80047f2:	b1a2      	cbz	r2, 800481e <oled_puts+0x46>
 80047f4:	f10d 010d 	add.w	r1, sp, #13
 80047f8:	2301      	movs	r3, #1
		stringsbuf[count] = (uint8_t)*strings++;
 80047fa:	f801 2b01 	strb.w	r2, [r1], #1
		count++;
 80047fe:	3301      	adds	r3, #1
	while(*strings){
 8004800:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8004804:	2a00      	cmp	r2, #0
 8004806:	d1f8      	bne.n	80047fa <oled_puts+0x22>
 8004808:	b29b      	uxth	r3, r3
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)stringsbuf,count,200);
 800480a:	4906      	ldr	r1, [pc, #24]	; (8004824 <oled_puts+0x4c>)
 800480c:	24c8      	movs	r4, #200	; 0xc8
 800480e:	aa03      	add	r2, sp, #12
 8004810:	6808      	ldr	r0, [r1, #0]
 8004812:	2178      	movs	r1, #120	; 0x78
 8004814:	9400      	str	r4, [sp, #0]
 8004816:	f7fc fbcd 	bl	8000fb4 <HAL_I2C_Master_Transmit>
}
 800481a:	b008      	add	sp, #32
 800481c:	bd10      	pop	{r4, pc}
	while(*strings){
 800481e:	2301      	movs	r3, #1
 8004820:	e7f3      	b.n	800480a <oled_puts+0x32>
 8004822:	bf00      	nop
 8004824:	2000015c 	.word	0x2000015c

08004828 <oled_contrast>:
void oled_contrast(int contrast){
 8004828:	b5f0      	push	{r4, r5, r6, r7, lr}
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 800482a:	4e2a      	ldr	r6, [pc, #168]	; (80048d4 <oled_contrast+0xac>)
void oled_contrast(int contrast){
 800482c:	b085      	sub	sp, #20
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 800482e:	250f      	movs	r5, #15
	command[0]=0x00;
 8004830:	2400      	movs	r4, #0
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004832:	6833      	ldr	r3, [r6, #0]
	command[1]=t_command;
 8004834:	f04f 0e2a 	mov.w	lr, #42	; 0x2a
void oled_contrast(int contrast){
 8004838:	4607      	mov	r7, r0
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 800483a:	aa03      	add	r2, sp, #12
 800483c:	4618      	mov	r0, r3
 800483e:	9500      	str	r5, [sp, #0]
 8004840:	2302      	movs	r3, #2
 8004842:	2178      	movs	r1, #120	; 0x78
	command[1]=t_command;
 8004844:	f88d e00d 	strb.w	lr, [sp, #13]
	command[0]=0x00;
 8004848:	f88d 400c 	strb.w	r4, [sp, #12]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 800484c:	f7fc fbb2 	bl	8000fb4 <HAL_I2C_Master_Transmit>
	command[1]=t_command;
 8004850:	f04f 0e79 	mov.w	lr, #121	; 0x79
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004854:	6830      	ldr	r0, [r6, #0]
 8004856:	aa03      	add	r2, sp, #12
 8004858:	9500      	str	r5, [sp, #0]
 800485a:	2302      	movs	r3, #2
 800485c:	2178      	movs	r1, #120	; 0x78
	command[1]=t_command;
 800485e:	f88d e00d 	strb.w	lr, [sp, #13]
	command[0]=0x00;
 8004862:	f88d 400c 	strb.w	r4, [sp, #12]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004866:	f7fc fba5 	bl	8000fb4 <HAL_I2C_Master_Transmit>
	command[1]=t_command;
 800486a:	f04f 0e81 	mov.w	lr, #129	; 0x81
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 800486e:	6830      	ldr	r0, [r6, #0]
 8004870:	aa03      	add	r2, sp, #12
 8004872:	9500      	str	r5, [sp, #0]
 8004874:	2302      	movs	r3, #2
 8004876:	2178      	movs	r1, #120	; 0x78
	command[1]=t_command;
 8004878:	f88d e00d 	strb.w	lr, [sp, #13]
	command[0]=0x00;
 800487c:	f88d 400c 	strb.w	r4, [sp, #12]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004880:	f7fc fb98 	bl	8000fb4 <HAL_I2C_Master_Transmit>
 8004884:	2178      	movs	r1, #120	; 0x78
	oled_writeCommand(contrast);//PxMAX(0x00~0xFF)
 8004886:	f88d 700d 	strb.w	r7, [sp, #13]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 800488a:	6830      	ldr	r0, [r6, #0]
 800488c:	aa03      	add	r2, sp, #12
	command[1]=t_command;
 800488e:	460f      	mov	r7, r1
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004890:	9500      	str	r5, [sp, #0]
 8004892:	2302      	movs	r3, #2
	command[0]=0x00;
 8004894:	f88d 400c 	strb.w	r4, [sp, #12]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004898:	f7fc fb8c 	bl	8000fb4 <HAL_I2C_Master_Transmit>
 800489c:	6830      	ldr	r0, [r6, #0]
 800489e:	aa03      	add	r2, sp, #12
 80048a0:	4639      	mov	r1, r7
 80048a2:	9500      	str	r5, [sp, #0]
 80048a4:	2302      	movs	r3, #2
	command[0]=0x00;
 80048a6:	f88d 400c 	strb.w	r4, [sp, #12]
	command[1]=t_command;
 80048aa:	f88d 700d 	strb.w	r7, [sp, #13]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 80048ae:	f7fc fb81 	bl	8000fb4 <HAL_I2C_Master_Transmit>
 80048b2:	6830      	ldr	r0, [r6, #0]
	command[1]=t_command;
 80048b4:	2628      	movs	r6, #40	; 0x28
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 80048b6:	aa03      	add	r2, sp, #12
 80048b8:	4639      	mov	r1, r7
 80048ba:	2302      	movs	r3, #2
 80048bc:	9500      	str	r5, [sp, #0]
	command[0]=0x00;
 80048be:	f88d 400c 	strb.w	r4, [sp, #12]
	command[1]=t_command;
 80048c2:	f88d 600d 	strb.w	r6, [sp, #13]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 80048c6:	f7fc fb75 	bl	8000fb4 <HAL_I2C_Master_Transmit>
	HAL_Delay(100);
 80048ca:	2064      	movs	r0, #100	; 0x64
 80048cc:	f7fb fe88 	bl	80005e0 <HAL_Delay>
}
 80048d0:	b005      	add	sp, #20
 80048d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048d4:	2000015c 	.word	0x2000015c

080048d8 <oled_clear>:
void oled_clear(){
 80048d8:	b530      	push	{r4, r5, lr}
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 80048da:	4b09      	ldr	r3, [pc, #36]	; (8004900 <oled_clear+0x28>)
void oled_clear(){
 80048dc:	b085      	sub	sp, #20
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 80048de:	220f      	movs	r2, #15
	command[0]=0x00;
 80048e0:	2500      	movs	r5, #0
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 80048e2:	6818      	ldr	r0, [r3, #0]
	command[1]=t_command;
 80048e4:	2401      	movs	r4, #1
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 80048e6:	9200      	str	r2, [sp, #0]
 80048e8:	2302      	movs	r3, #2
 80048ea:	aa03      	add	r2, sp, #12
 80048ec:	2178      	movs	r1, #120	; 0x78
	command[0]=0x00;
 80048ee:	f88d 500c 	strb.w	r5, [sp, #12]
	command[1]=t_command;
 80048f2:	f88d 400d 	strb.w	r4, [sp, #13]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 80048f6:	f7fc fb5d 	bl	8000fb4 <HAL_I2C_Master_Transmit>
}
 80048fa:	b005      	add	sp, #20
 80048fc:	bd30      	pop	{r4, r5, pc}
 80048fe:	bf00      	nop
 8004900:	2000015c 	.word	0x2000015c

08004904 <oled_display_setting>:
	char command[1];
	command[0] = 0x08;
	command[0] =
			1		  << 3 |
			displayon << 2 |
			cursoron  << 1 |
 8004904:	f042 0208 	orr.w	r2, r2, #8
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004908:	230f      	movs	r3, #15
void oled_display_setting(bool displayon,bool cursoron,bool blinkon){
 800490a:	b570      	push	{r4, r5, r6, lr}
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 800490c:	4c0b      	ldr	r4, [pc, #44]	; (800493c <oled_display_setting+0x38>)
			cursoron  << 1 |
 800490e:	ea42 0141 	orr.w	r1, r2, r1, lsl #1
void oled_display_setting(bool displayon,bool cursoron,bool blinkon){
 8004912:	b084      	sub	sp, #16
	command[0]=0x00;
 8004914:	2500      	movs	r5, #0
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004916:	6826      	ldr	r6, [r4, #0]
			cursoron  << 1 |
 8004918:	ea41 0480 	orr.w	r4, r1, r0, lsl #2
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 800491c:	9300      	str	r3, [sp, #0]
 800491e:	aa03      	add	r2, sp, #12
 8004920:	2302      	movs	r3, #2
 8004922:	2178      	movs	r1, #120	; 0x78
 8004924:	4630      	mov	r0, r6
	command[1]=t_command;
 8004926:	f88d 400d 	strb.w	r4, [sp, #13]
	command[0]=0x00;
 800492a:	f88d 500c 	strb.w	r5, [sp, #12]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 800492e:	f7fc fb41 	bl	8000fb4 <HAL_I2C_Master_Transmit>
			blinkon   << 0;

	oled_writeCommand(command[0]);
	HAL_Delay(10);
 8004932:	200a      	movs	r0, #10
 8004934:	f7fb fe54 	bl	80005e0 <HAL_Delay>

}
 8004938:	b004      	add	sp, #16
 800493a:	bd70      	pop	{r4, r5, r6, pc}
 800493c:	2000015c 	.word	0x2000015c

08004940 <oled_setcursor>:
  * @param  column	0~1
  * @param  row		0~15
  * @retval none
  */
void oled_setcursor(int column,int row){
	if(column==0 && row<16){
 8004940:	290f      	cmp	r1, #15
void oled_setcursor(int column,int row){
 8004942:	b530      	push	{r4, r5, lr}
	if(column==0 && row<16){
 8004944:	bfc8      	it	gt
 8004946:	2300      	movgt	r3, #0
void oled_setcursor(int column,int row){
 8004948:	b085      	sub	sp, #20
	if(column==0 && row<16){
 800494a:	bfd8      	it	le
 800494c:	2301      	movle	r3, #1
 800494e:	b900      	cbnz	r0, 8004952 <oled_setcursor+0x12>
 8004950:	bb2b      	cbnz	r3, 800499e <oled_setcursor+0x5e>
		oled_writeCommand(0x80+row);
	}
	else if(column==1 && row<16){
 8004952:	2801      	cmp	r0, #1
 8004954:	d112      	bne.n	800497c <oled_setcursor+0x3c>
 8004956:	b18b      	cbz	r3, 800497c <oled_setcursor+0x3c>
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004958:	4b13      	ldr	r3, [pc, #76]	; (80049a8 <oled_setcursor+0x68>)
 800495a:	220f      	movs	r2, #15
		oled_writeCommand(0xA0+row);
 800495c:	f1a1 0460 	sub.w	r4, r1, #96	; 0x60
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004960:	6818      	ldr	r0, [r3, #0]
	command[0]=0x00;
 8004962:	2500      	movs	r5, #0
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004964:	9200      	str	r2, [sp, #0]
 8004966:	2302      	movs	r3, #2
 8004968:	aa03      	add	r2, sp, #12
 800496a:	2178      	movs	r1, #120	; 0x78
	command[1]=t_command;
 800496c:	f88d 400d 	strb.w	r4, [sp, #13]
	command[0]=0x00;
 8004970:	f88d 500c 	strb.w	r5, [sp, #12]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004974:	f7fc fb1e 	bl	8000fb4 <HAL_I2C_Master_Transmit>
	}
	else{
		oled_writeCommand(0x80);
	}
}
 8004978:	b005      	add	sp, #20
 800497a:	bd30      	pop	{r4, r5, pc}
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 800497c:	4b0a      	ldr	r3, [pc, #40]	; (80049a8 <oled_setcursor+0x68>)
 800497e:	220f      	movs	r2, #15
	command[0]=0x00;
 8004980:	2500      	movs	r5, #0
	command[1]=t_command;
 8004982:	2480      	movs	r4, #128	; 0x80
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004984:	6818      	ldr	r0, [r3, #0]
 8004986:	2178      	movs	r1, #120	; 0x78
 8004988:	9200      	str	r2, [sp, #0]
 800498a:	2302      	movs	r3, #2
 800498c:	aa03      	add	r2, sp, #12
	command[0]=0x00;
 800498e:	f88d 500c 	strb.w	r5, [sp, #12]
	command[1]=t_command;
 8004992:	f88d 400d 	strb.w	r4, [sp, #13]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004996:	f7fc fb0d 	bl	8000fb4 <HAL_I2C_Master_Transmit>
}
 800499a:	b005      	add	sp, #20
 800499c:	bd30      	pop	{r4, r5, pc}
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 800499e:	4b02      	ldr	r3, [pc, #8]	; (80049a8 <oled_setcursor+0x68>)
 80049a0:	220f      	movs	r2, #15
		oled_writeCommand(0x80+row);
 80049a2:	f1a1 0480 	sub.w	r4, r1, #128	; 0x80
 80049a6:	e7db      	b.n	8004960 <oled_setcursor+0x20>
 80049a8:	2000015c 	.word	0x2000015c

080049ac <oled_returnhome>:

void oled_returnhome(){
 80049ac:	b530      	push	{r4, r5, lr}
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 80049ae:	4b09      	ldr	r3, [pc, #36]	; (80049d4 <oled_returnhome+0x28>)
void oled_returnhome(){
 80049b0:	b085      	sub	sp, #20
	command[1]=t_command;
 80049b2:	2402      	movs	r4, #2
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 80049b4:	220f      	movs	r2, #15
 80049b6:	6818      	ldr	r0, [r3, #0]
	command[0]=0x00;
 80049b8:	2500      	movs	r5, #0
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 80049ba:	9200      	str	r2, [sp, #0]
 80049bc:	4623      	mov	r3, r4
 80049be:	aa03      	add	r2, sp, #12
 80049c0:	2178      	movs	r1, #120	; 0x78
	command[1]=t_command;
 80049c2:	f88d 400d 	strb.w	r4, [sp, #13]
	command[0]=0x00;
 80049c6:	f88d 500c 	strb.w	r5, [sp, #12]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 80049ca:	f7fc faf3 	bl	8000fb4 <HAL_I2C_Master_Transmit>
	oled_writeCommand(ReturnHome);
}
 80049ce:	b005      	add	sp, #20
 80049d0:	bd30      	pop	{r4, r5, pc}
 80049d2:	bf00      	nop
 80049d4:	2000015c 	.word	0x2000015c

080049d8 <oled_i2c_to_oled>:
void oled_i2c_to_oled(I2C_HandleTypeDef *handler){
 80049d8:	b508      	push	{r3, lr}
	 oled_I2C = handler;
 80049da:	4b0a      	ldr	r3, [pc, #40]	; (8004a04 <oled_i2c_to_oled+0x2c>)
 80049dc:	6018      	str	r0, [r3, #0]
	oled_returnhome();
 80049de:	f7ff ffe5 	bl	80049ac <oled_returnhome>
 80049e2:	f7ff fee1 	bl	80047a8 <oled_power.part.0>
	oled_clear();
 80049e6:	f7ff ff77 	bl	80048d8 <oled_clear>
	 oled_contrast(0xFF);
 80049ea:	20ff      	movs	r0, #255	; 0xff
 80049ec:	f7ff ff1c 	bl	8004828 <oled_contrast>
	 oled_clear();
 80049f0:	f7ff ff72 	bl	80048d8 <oled_clear>
	 oled_display_setting(true, false, false);
 80049f4:	2200      	movs	r2, #0
 80049f6:	2001      	movs	r0, #1
 80049f8:	4611      	mov	r1, r2
}
 80049fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	 oled_display_setting(true, false, false);
 80049fe:	f7ff bf81 	b.w	8004904 <oled_display_setting>
 8004a02:	bf00      	nop
 8004a04:	2000015c 	.word	0x2000015c

08004a08 <MX_IWDG_Init>:

/* IWDG init function */
void MX_IWDG_Init(void)
{

  hiwdg.Instance = IWDG;
 8004a08:	4b0a      	ldr	r3, [pc, #40]	; (8004a34 <MX_IWDG_Init+0x2c>)
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
  hiwdg.Init.Window = 4095;
 8004a0a:	f640 72ff 	movw	r2, #4095	; 0xfff
  hiwdg.Instance = IWDG;
 8004a0e:	490a      	ldr	r1, [pc, #40]	; (8004a38 <MX_IWDG_Init+0x30>)
  hiwdg.Init.Reload = 4095;
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8004a10:	4618      	mov	r0, r3
{
 8004a12:	b510      	push	{r4, lr}
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8004a14:	2404      	movs	r4, #4
  hiwdg.Init.Window = 4095;
 8004a16:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8004a18:	609a      	str	r2, [r3, #8]
  hiwdg.Instance = IWDG;
 8004a1a:	e883 0012 	stmia.w	r3, {r1, r4}
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8004a1e:	f7fc fccb 	bl	80013b8 <HAL_IWDG_Init>
 8004a22:	b900      	cbnz	r0, 8004a26 <MX_IWDG_Init+0x1e>
 8004a24:	bd10      	pop	{r4, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 8004a26:	213b      	movs	r1, #59	; 0x3b
 8004a28:	4804      	ldr	r0, [pc, #16]	; (8004a3c <MX_IWDG_Init+0x34>)
  }

}
 8004a2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    _Error_Handler(__FILE__, __LINE__);
 8004a2e:	f001 b903 	b.w	8005c38 <_Error_Handler>
 8004a32:	bf00      	nop
 8004a34:	200001fc 	.word	0x200001fc
 8004a38:	40003000 	.word	0x40003000
 8004a3c:	08007248 	.word	0x08007248

08004a40 <HAL_TIM_PeriodElapsedCallback>:
int16_t servotemp[Servonumber]={180,67,90,180};
uint32_t uwDirectionCount1 = 0;
uint32_t uwDirectionCount2 = 0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a40:	b570      	push	{r4, r5, r6, lr}
	 if(Rxdetatemp!=data[Servonumber+9] || HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_4)==0){
 8004a42:	4d10      	ldr	r5, [pc, #64]	; (8004a84 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8004a44:	4c10      	ldr	r4, [pc, #64]	; (8004a88 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8004a46:	7b6a      	ldrb	r2, [r5, #13]
 8004a48:	7823      	ldrb	r3, [r4, #0]
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d00a      	beq.n	8004a64 <HAL_TIM_PeriodElapsedCallback+0x24>
		 TPIPConnect=1;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	4e0e      	ldr	r6, [pc, #56]	; (8004a8c <HAL_TIM_PeriodElapsedCallback+0x4c>)
		 HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,1);
 8004a52:	480f      	ldr	r0, [pc, #60]	; (8004a90 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8004a54:	461a      	mov	r2, r3
 8004a56:	4619      	mov	r1, r3
		 TPIPConnect=1;
 8004a58:	7033      	strb	r3, [r6, #0]
		 HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,1);
 8004a5a:	f7fc f94d 	bl	8000cf8 <HAL_GPIO_WritePin>
	 }
	 else{
		 TPIPConnect=0;
		 HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_0);
	 }
	 Rxdetatemp=data[Servonumber+9];
 8004a5e:	7b6b      	ldrb	r3, [r5, #13]
 8004a60:	7023      	strb	r3, [r4, #0]
 8004a62:	bd70      	pop	{r4, r5, r6, pc}
	 if(Rxdetatemp!=data[Servonumber+9] || HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_4)==0){
 8004a64:	2110      	movs	r1, #16
 8004a66:	480b      	ldr	r0, [pc, #44]	; (8004a94 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8004a68:	f7fc f940 	bl	8000cec <HAL_GPIO_ReadPin>
 8004a6c:	2800      	cmp	r0, #0
 8004a6e:	d0ee      	beq.n	8004a4e <HAL_TIM_PeriodElapsedCallback+0xe>
		 TPIPConnect=0;
 8004a70:	4b06      	ldr	r3, [pc, #24]	; (8004a8c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8004a72:	2200      	movs	r2, #0
		 HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_0);
 8004a74:	2101      	movs	r1, #1
 8004a76:	4806      	ldr	r0, [pc, #24]	; (8004a90 <HAL_TIM_PeriodElapsedCallback+0x50>)
		 TPIPConnect=0;
 8004a78:	701a      	strb	r2, [r3, #0]
		 HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_0);
 8004a7a:	f7fc f941 	bl	8000d00 <HAL_GPIO_TogglePin>
	 Rxdetatemp=data[Servonumber+9];
 8004a7e:	7b6b      	ldrb	r3, [r5, #13]
 8004a80:	7023      	strb	r3, [r4, #0]
 8004a82:	bd70      	pop	{r4, r5, r6, pc}
 8004a84:	2000022c 	.word	0x2000022c
 8004a88:	200000ab 	.word	0x200000ab
 8004a8c:	200000ac 	.word	0x200000ac
 8004a90:	40021000 	.word	0x40021000
 8004a94:	40020400 	.word	0x40020400

08004a98 <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a98:	4a40      	ldr	r2, [pc, #256]	; (8004b9c <SystemClock_Config+0x104>)

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8004a9a:	2009      	movs	r0, #9
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004a9c:	4b40      	ldr	r3, [pc, #256]	; (8004ba0 <SystemClock_Config+0x108>)
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004a9e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
{
 8004aa2:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8004aa4:	6c15      	ldr	r5, [r2, #64]	; 0x40
{
 8004aa6:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004aa8:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004aaa:	f44f 3780 	mov.w	r7, #65536	; 0x10000
  __HAL_RCC_PWR_CLK_ENABLE();
 8004aae:	f045 5e80 	orr.w	lr, r5, #268435456	; 0x10000000
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004ab2:	2601      	movs	r6, #1
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004ab4:	2504      	movs	r5, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 8004ab6:	f8c2 e040 	str.w	lr, [r2, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8004aba:	f04f 0ed8 	mov.w	lr, #216	; 0xd8
  __HAL_RCC_PWR_CLK_ENABLE();
 8004abe:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004ac0:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8004ac4:	9200      	str	r2, [sp, #0]
 8004ac6:	9a00      	ldr	r2, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8004ace:	601a      	str	r2, [r3, #0]
 8004ad0:	681b      	ldr	r3, [r3, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8004ad2:	9007      	str	r0, [sp, #28]
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004ad4:	a807      	add	r0, sp, #28
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004ad6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004ada:	9708      	str	r7, [sp, #32]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004adc:	960c      	str	r6, [sp, #48]	; 0x30
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004ade:	9301      	str	r3, [sp, #4]
 8004ae0:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004ae2:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004ae4:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8004ae6:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004ae8:	910e      	str	r1, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004aea:	950f      	str	r5, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8004aec:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004af0:	f7fc fcce 	bl	8001490 <HAL_RCC_OscConfig>
 8004af4:	2800      	cmp	r0, #0
 8004af6:	d134      	bne.n	8004b62 <SystemClock_Config+0xca>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Activate the Over-Drive mode 
    */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8004af8:	f7fc fc8e 	bl	8001418 <HAL_PWREx_EnableOverDrive>
 8004afc:	4603      	mov	r3, r0
 8004afe:	2800      	cmp	r0, #0
 8004b00:	d144      	bne.n	8004b8c <SystemClock_Config+0xf4>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004b02:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004b06:	270f      	movs	r7, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004b08:	f44f 56a0 	mov.w	r6, #5120	; 0x1400

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8004b0c:	2107      	movs	r1, #7
 8004b0e:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004b10:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004b12:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004b14:	9702      	str	r7, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004b16:	9605      	str	r6, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004b18:	9206      	str	r2, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8004b1a:	f7fc fec5 	bl	80018a8 <HAL_RCC_ClockConfig>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	bb68      	cbnz	r0, 8004b7e <SystemClock_Config+0xe6>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8004b22:	f24c 12c0 	movw	r2, #49600	; 0xc1c0
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
  PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004b26:	a814      	add	r0, sp, #80	; 0x50
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004b28:	9325      	str	r3, [sp, #148]	; 0x94
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004b2a:	9326      	str	r3, [sp, #152]	; 0x98
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004b2c:	9327      	str	r3, [sp, #156]	; 0x9c
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004b2e:	932d      	str	r3, [sp, #180]	; 0xb4
  PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8004b30:	932e      	str	r3, [sp, #184]	; 0xb8
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8004b32:	9214      	str	r2, [sp, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004b34:	f7fc ff7c 	bl	8001a30 <HAL_RCCEx_PeriphCLKConfig>
 8004b38:	4604      	mov	r4, r0
 8004b3a:	b9c8      	cbnz	r0, 8004b70 <SystemClock_Config+0xd8>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8004b3c:	f7fc ff52 	bl	80019e4 <HAL_RCC_GetHCLKFreq>
 8004b40:	4b18      	ldr	r3, [pc, #96]	; (8004ba4 <SystemClock_Config+0x10c>)
 8004b42:	fba3 3000 	umull	r3, r0, r3, r0
 8004b46:	0980      	lsrs	r0, r0, #6
 8004b48:	f7fb fdb6 	bl	80006b8 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8004b4c:	4628      	mov	r0, r5
 8004b4e:	f7fb fdcb 	bl	80006e8 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8004b52:	4622      	mov	r2, r4
 8004b54:	4621      	mov	r1, r4
 8004b56:	f04f 30ff 	mov.w	r0, #4294967295
 8004b5a:	f7fb fd67 	bl	800062c <HAL_NVIC_SetPriority>
}
 8004b5e:	b039      	add	sp, #228	; 0xe4
 8004b60:	bdf0      	pop	{r4, r5, r6, r7, pc}
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
  {
	  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,1);
 8004b62:	4c11      	ldr	r4, [pc, #68]	; (8004ba8 <SystemClock_Config+0x110>)
 8004b64:	2201      	movs	r2, #1
 8004b66:	2120      	movs	r1, #32
 8004b68:	4620      	mov	r0, r4
 8004b6a:	f7fc f8c5 	bl	8000cf8 <HAL_GPIO_WritePin>
 8004b6e:	e7f9      	b.n	8004b64 <SystemClock_Config+0xcc>
 8004b70:	4c0d      	ldr	r4, [pc, #52]	; (8004ba8 <SystemClock_Config+0x110>)
 8004b72:	2201      	movs	r2, #1
 8004b74:	2120      	movs	r1, #32
 8004b76:	4620      	mov	r0, r4
 8004b78:	f7fc f8be 	bl	8000cf8 <HAL_GPIO_WritePin>
 8004b7c:	e7f9      	b.n	8004b72 <SystemClock_Config+0xda>
 8004b7e:	4c0a      	ldr	r4, [pc, #40]	; (8004ba8 <SystemClock_Config+0x110>)
 8004b80:	2201      	movs	r2, #1
 8004b82:	2120      	movs	r1, #32
 8004b84:	4620      	mov	r0, r4
 8004b86:	f7fc f8b7 	bl	8000cf8 <HAL_GPIO_WritePin>
 8004b8a:	e7f9      	b.n	8004b80 <SystemClock_Config+0xe8>
 8004b8c:	4c06      	ldr	r4, [pc, #24]	; (8004ba8 <SystemClock_Config+0x110>)
 8004b8e:	2201      	movs	r2, #1
 8004b90:	2120      	movs	r1, #32
 8004b92:	4620      	mov	r0, r4
 8004b94:	f7fc f8b0 	bl	8000cf8 <HAL_GPIO_WritePin>
 8004b98:	e7f9      	b.n	8004b8e <SystemClock_Config+0xf6>
 8004b9a:	bf00      	nop
 8004b9c:	40023800 	.word	0x40023800
 8004ba0:	40007000 	.word	0x40007000
 8004ba4:	10624dd3 	.word	0x10624dd3
 8004ba8:	40020400 	.word	0x40020400

08004bac <main_run>:
void main_run(){
 8004bac:	b5f0      	push	{r4, r5, r6, r7, lr}
			  motor_move(data[0],data[1],data[2],data[3]);
 8004bae:	4c55      	ldr	r4, [pc, #340]	; (8004d04 <main_run+0x158>)
void main_run(){
 8004bb0:	b087      	sub	sp, #28
			  servo(servodata[0],servodata[1],90,servodata[3],servodata[3],servodata[2],servodata[3],90,90,90);
 8004bb2:	4e55      	ldr	r6, [pc, #340]	; (8004d08 <main_run+0x15c>)
 8004bb4:	255a      	movs	r5, #90	; 0x5a
			  motor_move(data[0],data[1],data[2],data[3]);
 8004bb6:	78e3      	ldrb	r3, [r4, #3]
 8004bb8:	78a2      	ldrb	r2, [r4, #2]
 8004bba:	7861      	ldrb	r1, [r4, #1]
 8004bbc:	7820      	ldrb	r0, [r4, #0]
 8004bbe:	f7ff f927 	bl	8003e10 <motor_move>
			  servo(servodata[0],servodata[1],90,servodata[3],servodata[3],servodata[2],servodata[3],90,90,90);
 8004bc2:	f9b6 3006 	ldrsh.w	r3, [r6, #6]
 8004bc6:	f9b6 1002 	ldrsh.w	r1, [r6, #2]
 8004bca:	462a      	mov	r2, r5
 8004bcc:	f9b6 0000 	ldrsh.w	r0, [r6]
 8004bd0:	f9b6 6004 	ldrsh.w	r6, [r6, #4]
 8004bd4:	9302      	str	r3, [sp, #8]
 8004bd6:	9505      	str	r5, [sp, #20]
 8004bd8:	9504      	str	r5, [sp, #16]
 8004bda:	9503      	str	r5, [sp, #12]
			  if(Flug_Rxdata==1){
 8004bdc:	4f4b      	ldr	r7, [pc, #300]	; (8004d0c <main_run+0x160>)
			  servo(servodata[0],servodata[1],90,servodata[3],servodata[3],servodata[2],servodata[3],90,90,90);
 8004bde:	e88d 0048 	stmia.w	sp, {r3, r6}
 8004be2:	f7fe fd2d 	bl	8003640 <servo>
			  encordermotor1(data[8]);
 8004be6:	7a20      	ldrb	r0, [r4, #8]
 8004be8:	f7fe fe64 	bl	80038b4 <encordermotor1>
			  slider(data[4],data[5],data[6],data[7]);
 8004bec:	79e3      	ldrb	r3, [r4, #7]
 8004bee:	79a2      	ldrb	r2, [r4, #6]
 8004bf0:	7961      	ldrb	r1, [r4, #5]
 8004bf2:	7920      	ldrb	r0, [r4, #4]
 8004bf4:	f7fe fc64 	bl	80034c0 <slider>
			  if(Flug_Rxdata==1){
 8004bf8:	783d      	ldrb	r5, [r7, #0]
 8004bfa:	2d01      	cmp	r5, #1
 8004bfc:	d001      	beq.n	8004c02 <main_run+0x56>
}
 8004bfe:	b007      	add	sp, #28
 8004c00:	bdf0      	pop	{r4, r5, r6, r7, pc}
			  oled_returnhome();
 8004c02:	f7ff fed3 	bl	80049ac <oled_returnhome>
			  oled_puts("connection      ");
 8004c06:	4842      	ldr	r0, [pc, #264]	; (8004d10 <main_run+0x164>)
 8004c08:	f7ff fde6 	bl	80047d8 <oled_puts>
			  oled_setcursor(1,0);
 8004c0c:	4628      	mov	r0, r5
 8004c0e:	2100      	movs	r1, #0
 8004c10:	f7ff fe96 	bl	8004940 <oled_setcursor>
			switch(data[0]){
 8004c14:	7823      	ldrb	r3, [r4, #0]
 8004c16:	2b96      	cmp	r3, #150	; 0x96
 8004c18:	d004      	beq.n	8004c24 <main_run+0x78>
 8004c1a:	d80f      	bhi.n	8004c3c <main_run+0x90>
 8004c1c:	2b0a      	cmp	r3, #10
 8004c1e:	d041      	beq.n	8004ca4 <main_run+0xf8>
 8004c20:	2b64      	cmp	r3, #100	; 0x64
 8004c22:	d10f      	bne.n	8004c44 <main_run+0x98>
				switch(data[2]){
 8004c24:	78a3      	ldrb	r3, [r4, #2]
 8004c26:	2b96      	cmp	r3, #150	; 0x96
 8004c28:	d004      	beq.n	8004c34 <main_run+0x88>
 8004c2a:	d84f      	bhi.n	8004ccc <main_run+0x120>
 8004c2c:	2b0a      	cmp	r3, #10
 8004c2e:	d05d      	beq.n	8004cec <main_run+0x140>
 8004c30:	2b64      	cmp	r3, #100	; 0x64
 8004c32:	d10a      	bne.n	8004c4a <main_run+0x9e>
					case 150:oled_puts("mR = +  mL = +  ");break;
 8004c34:	4837      	ldr	r0, [pc, #220]	; (8004d14 <main_run+0x168>)
 8004c36:	f7ff fdcf 	bl	80047d8 <oled_puts>
 8004c3a:	e006      	b.n	8004c4a <main_run+0x9e>
			switch(data[0]){
 8004c3c:	2bc8      	cmp	r3, #200	; 0xc8
 8004c3e:	d025      	beq.n	8004c8c <main_run+0xe0>
 8004c40:	2bfa      	cmp	r3, #250	; 0xfa
 8004c42:	d023      	beq.n	8004c8c <main_run+0xe0>
			default:oled_puts("no data         ");break;
 8004c44:	4834      	ldr	r0, [pc, #208]	; (8004d18 <main_run+0x16c>)
 8004c46:	f7ff fdc7 	bl	80047d8 <oled_puts>
			  xprintf(" D8=%d",data[8]);
 8004c4a:	7a21      	ldrb	r1, [r4, #8]
 8004c4c:	4833      	ldr	r0, [pc, #204]	; (8004d1c <main_run+0x170>)
 8004c4e:	f001 fff1 	bl	8006c34 <xprintf>
			  xprintf(" D9=%d",data[9]);
 8004c52:	7a61      	ldrb	r1, [r4, #9]
 8004c54:	4832      	ldr	r0, [pc, #200]	; (8004d20 <main_run+0x174>)
 8004c56:	f001 ffed 	bl	8006c34 <xprintf>
			  xprintf(" D10=%d",data[10]);
 8004c5a:	7aa1      	ldrb	r1, [r4, #10]
 8004c5c:	4831      	ldr	r0, [pc, #196]	; (8004d24 <main_run+0x178>)
 8004c5e:	f001 ffe9 	bl	8006c34 <xprintf>
			  xprintf(" D11=%d",data[11]);
 8004c62:	7ae1      	ldrb	r1, [r4, #11]
 8004c64:	4830      	ldr	r0, [pc, #192]	; (8004d28 <main_run+0x17c>)
 8004c66:	f001 ffe5 	bl	8006c34 <xprintf>
			  xprintf(" D12=%d",data[12]);
 8004c6a:	7b21      	ldrb	r1, [r4, #12]
 8004c6c:	482f      	ldr	r0, [pc, #188]	; (8004d2c <main_run+0x180>)
 8004c6e:	f001 ffe1 	bl	8006c34 <xprintf>
			  xprintf(" H=%d",HOUI);
 8004c72:	4b2f      	ldr	r3, [pc, #188]	; (8004d30 <main_run+0x184>)
 8004c74:	482f      	ldr	r0, [pc, #188]	; (8004d34 <main_run+0x188>)
 8004c76:	8819      	ldrh	r1, [r3, #0]
 8004c78:	f001 ffdc 	bl	8006c34 <xprintf>
			  xprintf(" D13=%d\r\n",data[13]);
 8004c7c:	7b61      	ldrb	r1, [r4, #13]
 8004c7e:	482e      	ldr	r0, [pc, #184]	; (8004d38 <main_run+0x18c>)
 8004c80:	f001 ffd8 	bl	8006c34 <xprintf>
			Flug_Rxdata=0;
 8004c84:	2300      	movs	r3, #0
 8004c86:	703b      	strb	r3, [r7, #0]
}
 8004c88:	b007      	add	sp, #28
 8004c8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
				switch(data[2]){
 8004c8c:	78a3      	ldrb	r3, [r4, #2]
 8004c8e:	2b96      	cmp	r3, #150	; 0x96
 8004c90:	d004      	beq.n	8004c9c <main_run+0xf0>
 8004c92:	d813      	bhi.n	8004cbc <main_run+0x110>
 8004c94:	2b0a      	cmp	r3, #10
 8004c96:	d02d      	beq.n	8004cf4 <main_run+0x148>
 8004c98:	2b64      	cmp	r3, #100	; 0x64
 8004c9a:	d1d6      	bne.n	8004c4a <main_run+0x9e>
					case 150:oled_puts("mR = -  mL = +  ");break;
 8004c9c:	4827      	ldr	r0, [pc, #156]	; (8004d3c <main_run+0x190>)
 8004c9e:	f7ff fd9b 	bl	80047d8 <oled_puts>
 8004ca2:	e7d2      	b.n	8004c4a <main_run+0x9e>
				switch (data[2]) {
 8004ca4:	78a3      	ldrb	r3, [r4, #2]
 8004ca6:	2b96      	cmp	r3, #150	; 0x96
 8004ca8:	d004      	beq.n	8004cb4 <main_run+0x108>
 8004caa:	d817      	bhi.n	8004cdc <main_run+0x130>
 8004cac:	2b0a      	cmp	r3, #10
 8004cae:	d025      	beq.n	8004cfc <main_run+0x150>
 8004cb0:	2b64      	cmp	r3, #100	; 0x64
 8004cb2:	d1ca      	bne.n	8004c4a <main_run+0x9e>
					case 150:oled_puts("mR = 0  mL = +  ");break;
 8004cb4:	4822      	ldr	r0, [pc, #136]	; (8004d40 <main_run+0x194>)
 8004cb6:	f7ff fd8f 	bl	80047d8 <oled_puts>
 8004cba:	e7c6      	b.n	8004c4a <main_run+0x9e>
				switch(data[2]){
 8004cbc:	2bc8      	cmp	r3, #200	; 0xc8
 8004cbe:	d001      	beq.n	8004cc4 <main_run+0x118>
 8004cc0:	2bfa      	cmp	r3, #250	; 0xfa
 8004cc2:	d1c2      	bne.n	8004c4a <main_run+0x9e>
					case 250:oled_puts("mR = -  mL = -  ");	break;
 8004cc4:	481f      	ldr	r0, [pc, #124]	; (8004d44 <main_run+0x198>)
 8004cc6:	f7ff fd87 	bl	80047d8 <oled_puts>
 8004cca:	e7be      	b.n	8004c4a <main_run+0x9e>
				switch(data[2]){
 8004ccc:	2bc8      	cmp	r3, #200	; 0xc8
 8004cce:	d001      	beq.n	8004cd4 <main_run+0x128>
 8004cd0:	2bfa      	cmp	r3, #250	; 0xfa
 8004cd2:	d1ba      	bne.n	8004c4a <main_run+0x9e>
					case 250:oled_puts("mR = +  mL = -  ");break;
 8004cd4:	481c      	ldr	r0, [pc, #112]	; (8004d48 <main_run+0x19c>)
 8004cd6:	f7ff fd7f 	bl	80047d8 <oled_puts>
 8004cda:	e7b6      	b.n	8004c4a <main_run+0x9e>
				switch (data[2]) {
 8004cdc:	2bc8      	cmp	r3, #200	; 0xc8
 8004cde:	d001      	beq.n	8004ce4 <main_run+0x138>
 8004ce0:	2bfa      	cmp	r3, #250	; 0xfa
 8004ce2:	d1b2      	bne.n	8004c4a <main_run+0x9e>
					case 250:oled_puts("mR = 0  mL = -  ");	break;
 8004ce4:	4819      	ldr	r0, [pc, #100]	; (8004d4c <main_run+0x1a0>)
 8004ce6:	f7ff fd77 	bl	80047d8 <oled_puts>
 8004cea:	e7ae      	b.n	8004c4a <main_run+0x9e>
					case 10:oled_puts("mR = +  mL = 0  ");break;
 8004cec:	4818      	ldr	r0, [pc, #96]	; (8004d50 <main_run+0x1a4>)
 8004cee:	f7ff fd73 	bl	80047d8 <oled_puts>
 8004cf2:	e7aa      	b.n	8004c4a <main_run+0x9e>
					case 10:oled_puts("mR = -  mL = 0  ");break;
 8004cf4:	4817      	ldr	r0, [pc, #92]	; (8004d54 <main_run+0x1a8>)
 8004cf6:	f7ff fd6f 	bl	80047d8 <oled_puts>
 8004cfa:	e7a6      	b.n	8004c4a <main_run+0x9e>
					case 10: oled_puts ("mR = 0  mL = 0  ");	break;
 8004cfc:	4816      	ldr	r0, [pc, #88]	; (8004d58 <main_run+0x1ac>)
 8004cfe:	f7ff fd6b 	bl	80047d8 <oled_puts>
 8004d02:	e7a2      	b.n	8004c4a <main_run+0x9e>
 8004d04:	2000022c 	.word	0x2000022c
 8004d08:	20000008 	.word	0x20000008
 8004d0c:	200000aa 	.word	0x200000aa
 8004d10:	080074f0 	.word	0x080074f0
 8004d14:	08007540 	.word	0x08007540
 8004d18:	080075b8 	.word	0x080075b8
 8004d1c:	080075cc 	.word	0x080075cc
 8004d20:	080075d4 	.word	0x080075d4
 8004d24:	080075dc 	.word	0x080075dc
 8004d28:	080075e4 	.word	0x080075e4
 8004d2c:	080075ec 	.word	0x080075ec
 8004d30:	200000e8 	.word	0x200000e8
 8004d34:	080075f4 	.word	0x080075f4
 8004d38:	080075fc 	.word	0x080075fc
 8004d3c:	0800757c 	.word	0x0800757c
 8004d40:	08007504 	.word	0x08007504
 8004d44:	08007590 	.word	0x08007590
 8004d48:	08007554 	.word	0x08007554
 8004d4c:	08007518 	.word	0x08007518
 8004d50:	08007568 	.word	0x08007568
 8004d54:	080075a4 	.word	0x080075a4
 8004d58:	0800752c 	.word	0x0800752c

08004d5c <sens_test>:
	motor_move(0,0,0,0);
 8004d5c:	2300      	movs	r3, #0
void sens_test(){
 8004d5e:	b5f0      	push	{r4, r5, r6, r7, lr}
	motor_move(0,0,0,0);
 8004d60:	461a      	mov	r2, r3
void sens_test(){
 8004d62:	b087      	sub	sp, #28
	motor_move(0,0,0,0);
 8004d64:	4619      	mov	r1, r3
 8004d66:	4618      	mov	r0, r3
 8004d68:	f7ff f852 	bl	8003e10 <motor_move>
	  servo(180,67,90,180,180,90,90,90,90,90);
 8004d6c:	245a      	movs	r4, #90	; 0x5a
 8004d6e:	f04f 0eb4 	mov.w	lr, #180	; 0xb4
	HOUI=JY901_yaw_get(HOUI_def);
 8004d72:	4e2d      	ldr	r6, [pc, #180]	; (8004e28 <sens_test+0xcc>)
	  servo(180,67,90,180,180,90,90,90,90,90);
 8004d74:	4622      	mov	r2, r4
 8004d76:	2143      	movs	r1, #67	; 0x43
 8004d78:	4673      	mov	r3, lr
 8004d7a:	4670      	mov	r0, lr
 8004d7c:	f8cd e000 	str.w	lr, [sp]
 8004d80:	9405      	str	r4, [sp, #20]
 8004d82:	9404      	str	r4, [sp, #16]
 8004d84:	9403      	str	r4, [sp, #12]
 8004d86:	9402      	str	r4, [sp, #8]
 8004d88:	9401      	str	r4, [sp, #4]
 8004d8a:	f7fe fc59 	bl	8003640 <servo>
	HOUI=JY901_yaw_get(HOUI_def);
 8004d8e:	8830      	ldrh	r0, [r6, #0]
 8004d90:	f7fe faee 	bl	8003370 <JY901_yaw_get>
	uwDirectionCount1 = TIM1->CNT;
 8004d94:	4b25      	ldr	r3, [pc, #148]	; (8004e2c <sens_test+0xd0>)
	HOUI=JY901_yaw_get(HOUI_def);
 8004d96:	4d26      	ldr	r5, [pc, #152]	; (8004e30 <sens_test+0xd4>)
	uwDirectionCount1 = TIM1->CNT;
 8004d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d9a:	4a26      	ldr	r2, [pc, #152]	; (8004e34 <sens_test+0xd8>)
	xprintf(" SWE1=%d",HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2));
 8004d9c:	4f26      	ldr	r7, [pc, #152]	; (8004e38 <sens_test+0xdc>)
	xprintf(" E1=%d ",(int)uwDirectionCount1);
 8004d9e:	4619      	mov	r1, r3
	HOUI=JY901_yaw_get(HOUI_def);
 8004da0:	8028      	strh	r0, [r5, #0]
	xprintf(" E1=%d ",(int)uwDirectionCount1);
 8004da2:	4826      	ldr	r0, [pc, #152]	; (8004e3c <sens_test+0xe0>)
	uwDirectionCount1 = TIM1->CNT;
 8004da4:	6013      	str	r3, [r2, #0]
	xprintf(" E1=%d ",(int)uwDirectionCount1);
 8004da6:	f001 ff45 	bl	8006c34 <xprintf>
	xprintf(" SWE1=%d",HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2));
 8004daa:	4638      	mov	r0, r7
 8004dac:	2104      	movs	r1, #4
 8004dae:	f7fb ff9d 	bl	8000cec <HAL_GPIO_ReadPin>
 8004db2:	4601      	mov	r1, r0
 8004db4:	4822      	ldr	r0, [pc, #136]	; (8004e40 <sens_test+0xe4>)
	xprintf(" SW1=%d",HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_2));
 8004db6:	4c23      	ldr	r4, [pc, #140]	; (8004e44 <sens_test+0xe8>)
	xprintf(" SWE1=%d",HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2));
 8004db8:	f001 ff3c 	bl	8006c34 <xprintf>
	xprintf(" SWE2=%d",HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_3));
 8004dbc:	4638      	mov	r0, r7
 8004dbe:	2108      	movs	r1, #8
 8004dc0:	f7fb ff94 	bl	8000cec <HAL_GPIO_ReadPin>
 8004dc4:	4601      	mov	r1, r0
 8004dc6:	4820      	ldr	r0, [pc, #128]	; (8004e48 <sens_test+0xec>)
 8004dc8:	f001 ff34 	bl	8006c34 <xprintf>
	xprintf(" SW1=%d",HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_2));
 8004dcc:	4620      	mov	r0, r4
 8004dce:	2104      	movs	r1, #4
 8004dd0:	f7fb ff8c 	bl	8000cec <HAL_GPIO_ReadPin>
 8004dd4:	4601      	mov	r1, r0
 8004dd6:	481d      	ldr	r0, [pc, #116]	; (8004e4c <sens_test+0xf0>)
 8004dd8:	f001 ff2c 	bl	8006c34 <xprintf>
	xprintf(" SW2=%d",HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_3));
 8004ddc:	4620      	mov	r0, r4
 8004dde:	2108      	movs	r1, #8
 8004de0:	f7fb ff84 	bl	8000cec <HAL_GPIO_ReadPin>
 8004de4:	4601      	mov	r1, r0
 8004de6:	481a      	ldr	r0, [pc, #104]	; (8004e50 <sens_test+0xf4>)
 8004de8:	f001 ff24 	bl	8006c34 <xprintf>
	xprintf(" SW3=%d",HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_4));
 8004dec:	4620      	mov	r0, r4
 8004dee:	2110      	movs	r1, #16
 8004df0:	f7fb ff7c 	bl	8000cec <HAL_GPIO_ReadPin>
 8004df4:	4601      	mov	r1, r0
 8004df6:	4817      	ldr	r0, [pc, #92]	; (8004e54 <sens_test+0xf8>)
 8004df8:	f001 ff1c 	bl	8006c34 <xprintf>
	xprintf(" SW4=%d",HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_5));
 8004dfc:	4620      	mov	r0, r4
 8004dfe:	2120      	movs	r1, #32
 8004e00:	f7fb ff74 	bl	8000cec <HAL_GPIO_ReadPin>
 8004e04:	4601      	mov	r1, r0
 8004e06:	4814      	ldr	r0, [pc, #80]	; (8004e58 <sens_test+0xfc>)
 8004e08:	f001 ff14 	bl	8006c34 <xprintf>
	xprintf(" HOUIdef=%d",HOUI_def);
 8004e0c:	8831      	ldrh	r1, [r6, #0]
 8004e0e:	4813      	ldr	r0, [pc, #76]	; (8004e5c <sens_test+0x100>)
 8004e10:	f001 ff10 	bl	8006c34 <xprintf>
	xprintf(" HOUI=%d\r\n",HOUI);
 8004e14:	8829      	ldrh	r1, [r5, #0]
 8004e16:	4812      	ldr	r0, [pc, #72]	; (8004e60 <sens_test+0x104>)
 8004e18:	f001 ff0c 	bl	8006c34 <xprintf>
	HAL_Delay(5);
 8004e1c:	2005      	movs	r0, #5
}
 8004e1e:	b007      	add	sp, #28
 8004e20:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	HAL_Delay(5);
 8004e24:	f7fb bbdc 	b.w	80005e0 <HAL_Delay>
 8004e28:	200000cc 	.word	0x200000cc
 8004e2c:	40010000 	.word	0x40010000
 8004e30:	200000e8 	.word	0x200000e8
 8004e34:	200000b0 	.word	0x200000b0
 8004e38:	40021000 	.word	0x40021000
 8004e3c:	08007608 	.word	0x08007608
 8004e40:	08007610 	.word	0x08007610
 8004e44:	40021400 	.word	0x40021400
 8004e48:	0800761c 	.word	0x0800761c
 8004e4c:	08007628 	.word	0x08007628
 8004e50:	08007630 	.word	0x08007630
 8004e54:	08007638 	.word	0x08007638
 8004e58:	08007640 	.word	0x08007640
 8004e5c:	08007648 	.word	0x08007648
 8004e60:	08007654 	.word	0x08007654

08004e64 <test_mode>:
		motor_move(0,0,0,0);
 8004e64:	2300      	movs	r3, #0
void test_mode(){
 8004e66:	b570      	push	{r4, r5, r6, lr}
		  servo(180,67,90,180,180,90,90,90,90,90);
 8004e68:	245a      	movs	r4, #90	; 0x5a
void test_mode(){
 8004e6a:	b086      	sub	sp, #24
		  servo(180,67,90,180,180,90,90,90,90,90);
 8004e6c:	25b4      	movs	r5, #180	; 0xb4
		motor_move(0,0,0,0);
 8004e6e:	461a      	mov	r2, r3
 8004e70:	4619      	mov	r1, r3
 8004e72:	4618      	mov	r0, r3
 8004e74:	f7fe ffcc 	bl	8003e10 <motor_move>
		  servo(180,67,90,180,180,90,90,90,90,90);
 8004e78:	2143      	movs	r1, #67	; 0x43
 8004e7a:	4628      	mov	r0, r5
 8004e7c:	9405      	str	r4, [sp, #20]
 8004e7e:	4622      	mov	r2, r4
 8004e80:	9404      	str	r4, [sp, #16]
 8004e82:	462b      	mov	r3, r5
 8004e84:	9403      	str	r4, [sp, #12]
 8004e86:	9402      	str	r4, [sp, #8]
 8004e88:	9401      	str	r4, [sp, #4]
 8004e8a:	9500      	str	r5, [sp, #0]
 8004e8c:	f7fe fbd8 	bl	8003640 <servo>
		if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_4)==0){
 8004e90:	2110      	movs	r1, #16
 8004e92:	4826      	ldr	r0, [pc, #152]	; (8004f2c <test_mode+0xc8>)
 8004e94:	f7fb ff2a 	bl	8000cec <HAL_GPIO_ReadPin>
 8004e98:	2800      	cmp	r0, #0
 8004e9a:	d139      	bne.n	8004f10 <test_mode+0xac>
		xprintf("goto250 ");
 8004e9c:	4e24      	ldr	r6, [pc, #144]	; (8004f30 <test_mode+0xcc>)
		xprintf("encorder1=%d",TIM1->CNT);
 8004e9e:	4d25      	ldr	r5, [pc, #148]	; (8004f34 <test_mode+0xd0>)
 8004ea0:	4c25      	ldr	r4, [pc, #148]	; (8004f38 <test_mode+0xd4>)
 8004ea2:	e00c      	b.n	8004ebe <test_mode+0x5a>
		xprintf("goto250 ");
 8004ea4:	4630      	mov	r0, r6
 8004ea6:	f001 fec5 	bl	8006c34 <xprintf>
		xprintf("encorder1=%d",TIM1->CNT);
 8004eaa:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8004eac:	4620      	mov	r0, r4
 8004eae:	f001 fec1 	bl	8006c34 <xprintf>
		xprintf("\r\n");
 8004eb2:	4822      	ldr	r0, [pc, #136]	; (8004f3c <test_mode+0xd8>)
 8004eb4:	f001 febe 	bl	8006c34 <xprintf>
		  HAL_IWDG_Refresh(&hiwdg);
 8004eb8:	4821      	ldr	r0, [pc, #132]	; (8004f40 <test_mode+0xdc>)
 8004eba:	f7fc faa7 	bl	800140c <HAL_IWDG_Refresh>
		while(encordermotor1(250)!=HAL_OK){
 8004ebe:	20fa      	movs	r0, #250	; 0xfa
 8004ec0:	f7fe fcf8 	bl	80038b4 <encordermotor1>
 8004ec4:	2800      	cmp	r0, #0
 8004ec6:	d1ed      	bne.n	8004ea4 <test_mode+0x40>
		HAL_Delay(1000);
 8004ec8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
			xprintf("=%d",func((int)10));
 8004ecc:	4e1d      	ldr	r6, [pc, #116]	; (8004f44 <test_mode+0xe0>)
		HAL_Delay(1000);
 8004ece:	f7fb fb87 	bl	80005e0 <HAL_Delay>
		  HAL_IWDG_Refresh(&hiwdg);
 8004ed2:	481b      	ldr	r0, [pc, #108]	; (8004f40 <test_mode+0xdc>)
 8004ed4:	f7fc fa9a 	bl	800140c <HAL_IWDG_Refresh>
			xprintf("goto0 ");
 8004ed8:	4d1b      	ldr	r5, [pc, #108]	; (8004f48 <test_mode+0xe4>)
			xprintf("encorder1=%d",TIM1->CNT);
 8004eda:	4c16      	ldr	r4, [pc, #88]	; (8004f34 <test_mode+0xd0>)
		while(encordermotor1(0)!=HAL_OK){
 8004edc:	e013      	b.n	8004f06 <test_mode+0xa2>
			xprintf("=%d",func((int)10));
 8004ede:	200a      	movs	r0, #10
 8004ee0:	f7fe fa6a 	bl	80033b8 <func>
 8004ee4:	4601      	mov	r1, r0
 8004ee6:	4630      	mov	r0, r6
 8004ee8:	f001 fea4 	bl	8006c34 <xprintf>
			xprintf("goto0 ");
 8004eec:	4628      	mov	r0, r5
 8004eee:	f001 fea1 	bl	8006c34 <xprintf>
			xprintf("encorder1=%d",TIM1->CNT);
 8004ef2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004ef4:	4810      	ldr	r0, [pc, #64]	; (8004f38 <test_mode+0xd4>)
 8004ef6:	f001 fe9d 	bl	8006c34 <xprintf>
			xprintf("\r\n");
 8004efa:	4810      	ldr	r0, [pc, #64]	; (8004f3c <test_mode+0xd8>)
 8004efc:	f001 fe9a 	bl	8006c34 <xprintf>
			  HAL_IWDG_Refresh(&hiwdg);
 8004f00:	480f      	ldr	r0, [pc, #60]	; (8004f40 <test_mode+0xdc>)
 8004f02:	f7fc fa83 	bl	800140c <HAL_IWDG_Refresh>
		while(encordermotor1(0)!=HAL_OK){
 8004f06:	2000      	movs	r0, #0
 8004f08:	f7fe fcd4 	bl	80038b4 <encordermotor1>
 8004f0c:	2800      	cmp	r0, #0
 8004f0e:	d1e6      	bne.n	8004ede <test_mode+0x7a>
		xprintf("waiting");
 8004f10:	480e      	ldr	r0, [pc, #56]	; (8004f4c <test_mode+0xe8>)
 8004f12:	f001 fe8f 	bl	8006c34 <xprintf>
		xprintf(" encorder1=%d",TIM1->CNT);
 8004f16:	4b07      	ldr	r3, [pc, #28]	; (8004f34 <test_mode+0xd0>)
 8004f18:	480d      	ldr	r0, [pc, #52]	; (8004f50 <test_mode+0xec>)
 8004f1a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004f1c:	f001 fe8a 	bl	8006c34 <xprintf>
		xprintf("\r\n");
 8004f20:	4806      	ldr	r0, [pc, #24]	; (8004f3c <test_mode+0xd8>)
}
 8004f22:	b006      	add	sp, #24
 8004f24:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		xprintf("\r\n");
 8004f28:	f001 be84 	b.w	8006c34 <xprintf>
 8004f2c:	40020400 	.word	0x40020400
 8004f30:	08007678 	.word	0x08007678
 8004f34:	40010000 	.word	0x40010000
 8004f38:	08007684 	.word	0x08007684
 8004f3c:	080072d0 	.word	0x080072d0
 8004f40:	200001fc 	.word	0x200001fc
 8004f44:	080075e0 	.word	0x080075e0
 8004f48:	08007694 	.word	0x08007694
 8004f4c:	08007660 	.word	0x08007660
 8004f50:	08007668 	.word	0x08007668

08004f54 <calib_mode>:
void calib_mode(){
 8004f54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	while(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==1){
 8004f58:	f8df 8178 	ldr.w	r8, [pc, #376]	; 80050d4 <calib_mode+0x180>
void calib_mode(){
 8004f5c:	b087      	sub	sp, #28
	oled_puts("Calib select    ");
 8004f5e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80050d8 <calib_mode+0x184>
if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_4)==0){	//press RS
 8004f62:	4f51      	ldr	r7, [pc, #324]	; (80050a8 <calib_mode+0x154>)
	while(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==1){
 8004f64:	e006      	b.n	8004f74 <calib_mode+0x20>
	HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 8004f66:	4638      	mov	r0, r7
 8004f68:	2101      	movs	r1, #1
 8004f6a:	f7fb fec9 	bl	8000d00 <HAL_GPIO_TogglePin>
	HAL_IWDG_Refresh(&hiwdg);
 8004f6e:	484f      	ldr	r0, [pc, #316]	; (80050ac <calib_mode+0x158>)
 8004f70:	f7fc fa4c 	bl	800140c <HAL_IWDG_Refresh>
	while(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==1){
 8004f74:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004f78:	4640      	mov	r0, r8
 8004f7a:	f7fb feb7 	bl	8000cec <HAL_GPIO_ReadPin>
 8004f7e:	2801      	cmp	r0, #1
 8004f80:	4605      	mov	r5, r0
 8004f82:	f040 808d 	bne.w	80050a0 <calib_mode+0x14c>
	oled_returnhome();
 8004f86:	f7ff fd11 	bl	80049ac <oled_returnhome>
	oled_puts("Calib select    ");
 8004f8a:	4648      	mov	r0, r9
 8004f8c:	f7ff fc24 	bl	80047d8 <oled_puts>
	oled_setcursor(1,0);
 8004f90:	2100      	movs	r1, #0
 8004f92:	4628      	mov	r0, r5
 8004f94:	f7ff fcd4 	bl	8004940 <oled_setcursor>
	oled_puts("Running Press SW");
 8004f98:	4845      	ldr	r0, [pc, #276]	; (80050b0 <calib_mode+0x15c>)
 8004f9a:	f7ff fc1d 	bl	80047d8 <oled_puts>
	HAL_Delay(5);
 8004f9e:	2005      	movs	r0, #5
 8004fa0:	f7fb fb1e 	bl	80005e0 <HAL_Delay>
if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_4)==0){	//press RS
 8004fa4:	2110      	movs	r1, #16
 8004fa6:	4840      	ldr	r0, [pc, #256]	; (80050a8 <calib_mode+0x154>)
 8004fa8:	f7fb fea0 	bl	8000cec <HAL_GPIO_ReadPin>
 8004fac:	4604      	mov	r4, r0
 8004fae:	2800      	cmp	r0, #0
 8004fb0:	d1d9      	bne.n	8004f66 <calib_mode+0x12>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,1);
 8004fb2:	462a      	mov	r2, r5
 8004fb4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004fb8:	4638      	mov	r0, r7
	  servo(180,67,90,180,180,90,90,90,90,90);
 8004fba:	265a      	movs	r6, #90	; 0x5a
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,1);
 8004fbc:	f7fb fe9c 	bl	8000cf8 <HAL_GPIO_WritePin>
	DFPlayer_playmp3(8);
 8004fc0:	2008      	movs	r0, #8
 8004fc2:	f7fe f8f3 	bl	80031ac <DFPlayer_playmp3>
	  servo(180,67,90,180,180,90,90,90,90,90);
 8004fc6:	f04f 0eb4 	mov.w	lr, #180	; 0xb4
 8004fca:	4632      	mov	r2, r6
 8004fcc:	2143      	movs	r1, #67	; 0x43
 8004fce:	4673      	mov	r3, lr
 8004fd0:	4670      	mov	r0, lr
 8004fd2:	f8cd e000 	str.w	lr, [sp]
 8004fd6:	9605      	str	r6, [sp, #20]
 8004fd8:	9604      	str	r6, [sp, #16]
 8004fda:	9603      	str	r6, [sp, #12]
 8004fdc:	9602      	str	r6, [sp, #8]
 8004fde:	9601      	str	r6, [sp, #4]
 8004fe0:	f7fe fb2e 	bl	8003640 <servo>
	motor_move(0,0,0,0);
 8004fe4:	4623      	mov	r3, r4
 8004fe6:	4622      	mov	r2, r4
 8004fe8:	4621      	mov	r1, r4
 8004fea:	4620      	mov	r0, r4
 8004fec:	f7fe ff10 	bl	8003e10 <motor_move>
	oled_clear();
 8004ff0:	f7ff fc72 	bl	80048d8 <oled_clear>
	oled_returnhome();
 8004ff4:	f7ff fcda 	bl	80049ac <oled_returnhome>
	oled_puts("Angular velocity");
 8004ff8:	482e      	ldr	r0, [pc, #184]	; (80050b4 <calib_mode+0x160>)
 8004ffa:	f7ff fbed 	bl	80047d8 <oled_puts>
	oled_setcursor(1,0);
 8004ffe:	4621      	mov	r1, r4
 8005000:	4628      	mov	r0, r5
 8005002:	f7ff fc9d 	bl	8004940 <oled_setcursor>
	oled_puts("    Calibration ");
 8005006:	482c      	ldr	r0, [pc, #176]	; (80050b8 <calib_mode+0x164>)
 8005008:	f7ff fbe6 	bl	80047d8 <oled_puts>
	JY901_calibration(1600,1);
 800500c:	4629      	mov	r1, r5
 800500e:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 8005012:	f7fe f91b 	bl	800324c <JY901_calibration>
	oled_clear();
 8005016:	f7ff fc5f 	bl	80048d8 <oled_clear>
	oled_returnhome();
 800501a:	f7ff fcc7 	bl	80049ac <oled_returnhome>
	oled_puts("Magnetic");
 800501e:	4827      	ldr	r0, [pc, #156]	; (80050bc <calib_mode+0x168>)
 8005020:	f7ff fbda 	bl	80047d8 <oled_puts>
	oled_setcursor(1,0);
 8005024:	4621      	mov	r1, r4
 8005026:	4628      	mov	r0, r5
 8005028:	f7ff fc8a 	bl	8004940 <oled_setcursor>
	oled_puts(" Calibration  RS");
 800502c:	4824      	ldr	r0, [pc, #144]	; (80050c0 <calib_mode+0x16c>)
 800502e:	f7ff fbd3 	bl	80047d8 <oled_puts>
	xprintf("houi cab\r\n");
 8005032:	4824      	ldr	r0, [pc, #144]	; (80050c4 <calib_mode+0x170>)
 8005034:	f001 fdfe 	bl	8006c34 <xprintf>
	motor_move(100,100,200,100);
 8005038:	2364      	movs	r3, #100	; 0x64
 800503a:	22c8      	movs	r2, #200	; 0xc8
 800503c:	4619      	mov	r1, r3
 800503e:	4618      	mov	r0, r3
 8005040:	f7fe fee6 	bl	8003e10 <motor_move>
	JY901_calibration(10000,2);
 8005044:	2102      	movs	r1, #2
 8005046:	f242 7010 	movw	r0, #10000	; 0x2710
 800504a:	f7fe f8ff 	bl	800324c <JY901_calibration>
	oled_clear();
 800504e:	f7ff fc43 	bl	80048d8 <oled_clear>
	oled_returnhome();
 8005052:	f7ff fcab 	bl	80049ac <oled_returnhome>
	oled_puts("Calibration End ");
 8005056:	481c      	ldr	r0, [pc, #112]	; (80050c8 <calib_mode+0x174>)
 8005058:	f7ff fbbe 	bl	80047d8 <oled_puts>
	motor_move(0,0,0,0);
 800505c:	4623      	mov	r3, r4
 800505e:	4622      	mov	r2, r4
 8005060:	4621      	mov	r1, r4
 8005062:	4620      	mov	r0, r4
 8005064:	f7fe fed4 	bl	8003e10 <motor_move>
	xprintf("cab end\r\n");
 8005068:	4818      	ldr	r0, [pc, #96]	; (80050cc <calib_mode+0x178>)
 800506a:	f001 fde3 	bl	8006c34 <xprintf>
	JY901_calibration(100,3);
 800506e:	2103      	movs	r1, #3
 8005070:	2064      	movs	r0, #100	; 0x64
 8005072:	f7fe f8eb 	bl	800324c <JY901_calibration>
	xprintf("save\r\n");
 8005076:	4816      	ldr	r0, [pc, #88]	; (80050d0 <calib_mode+0x17c>)
 8005078:	f001 fddc 	bl	8006c34 <xprintf>
	JY901_calibration(100,4);
 800507c:	2104      	movs	r1, #4
 800507e:	2064      	movs	r0, #100	; 0x64
 8005080:	f7fe f8e4 	bl	800324c <JY901_calibration>
	DFPlayer_stopmp3();
 8005084:	f7fe f8b8 	bl	80031f8 <DFPlayer_stopmp3>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,0);
 8005088:	4622      	mov	r2, r4
 800508a:	4638      	mov	r0, r7
 800508c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005090:	f7fb fe32 	bl	8000cf8 <HAL_GPIO_WritePin>
	beep(2,150,70);
 8005094:	2246      	movs	r2, #70	; 0x46
 8005096:	2196      	movs	r1, #150	; 0x96
 8005098:	2002      	movs	r0, #2
 800509a:	f7fe fd7b 	bl	8003b94 <beep>
 800509e:	e762      	b.n	8004f66 <calib_mode+0x12>
}
 80050a0:	b007      	add	sp, #28
 80050a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80050a6:	bf00      	nop
 80050a8:	40020400 	.word	0x40020400
 80050ac:	200001fc 	.word	0x200001fc
 80050b0:	0800726c 	.word	0x0800726c
 80050b4:	08007280 	.word	0x08007280
 80050b8:	08007294 	.word	0x08007294
 80050bc:	080072a8 	.word	0x080072a8
 80050c0:	080072b4 	.word	0x080072b4
 80050c4:	080072c8 	.word	0x080072c8
 80050c8:	080072d4 	.word	0x080072d4
 80050cc:	080072e8 	.word	0x080072e8
 80050d0:	080072f4 	.word	0x080072f4
 80050d4:	40021800 	.word	0x40021800
 80050d8:	08007258 	.word	0x08007258

080050dc <main>:
{
 80050dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050e0:	b087      	sub	sp, #28
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80050e2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80050e6:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80050ea:	48c7      	ldr	r0, [pc, #796]	; (8005408 <main+0x32c>)
 80050ec:	2200      	movs	r2, #0
 80050ee:	f8c0 2250 	str.w	r2, [r0, #592]	; 0x250
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80050f2:	6943      	ldr	r3, [r0, #20]
 80050f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80050f8:	6143      	str	r3, [r0, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80050fa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80050fe:	f3bf 8f6f 	isb	sy
    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
 8005102:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8005106:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 800510a:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 800510e:	f643 7ee0 	movw	lr, #16352	; 0x3fe0
 8005112:	f3c3 06c9 	ubfx	r6, r3, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8005116:	f3c3 334e 	ubfx	r3, r3, #13, #15
 800511a:	07b7      	lsls	r7, r6, #30
 800511c:	015c      	lsls	r4, r3, #5
 800511e:	ea04 050e 	and.w	r5, r4, lr
 8005122:	4639      	mov	r1, r7
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8005124:	4632      	mov	r2, r6
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8005126:	ea41 0305 	orr.w	r3, r1, r5
      } while (ways--);
 800512a:	3a01      	subs	r2, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800512c:	f101 4140 	add.w	r1, r1, #3221225472	; 0xc0000000
 8005130:	f8c0 3260 	str.w	r3, [r0, #608]	; 0x260
      } while (ways--);
 8005134:	1c53      	adds	r3, r2, #1
 8005136:	d1f6      	bne.n	8005126 <main+0x4a>
 8005138:	3c20      	subs	r4, #32
    } while(sets--);
 800513a:	f114 0f20 	cmn.w	r4, #32
 800513e:	d1ee      	bne.n	800511e <main+0x42>
 8005140:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8005144:	6943      	ldr	r3, [r0, #20]
 8005146:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800514a:	6143      	str	r3, [r0, #20]
 800514c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005150:	f3bf 8f6f 	isb	sy
  HAL_Init();
 8005154:	f7fb fa1c 	bl	8000590 <HAL_Init>
  SystemClock_Config();
 8005158:	f7ff fc9e 	bl	8004a98 <SystemClock_Config>
  MX_GPIO_Init();
 800515c:	f7ff f9cc 	bl	80044f8 <MX_GPIO_Init>
  MX_DMA_Init();
 8005160:	f7ff f9b2 	bl	80044c8 <MX_DMA_Init>
  MX_TIM3_Init();
 8005164:	f000 fe5e 	bl	8005e24 <MX_TIM3_Init>
  MX_TIM2_Init();
 8005168:	f001 f83e 	bl	80061e8 <MX_TIM2_Init>
  MX_TIM8_Init();
 800516c:	f001 f95c 	bl	8006428 <MX_TIM8_Init>
  MX_TIM9_Init();
 8005170:	f001 f9ee 	bl	8006550 <MX_TIM9_Init>
  MX_TIM10_Init();
 8005174:	f001 fa30 	bl	80065d8 <MX_TIM10_Init>
  MX_TIM11_Init();
 8005178:	f001 fa70 	bl	800665c <MX_TIM11_Init>
  MX_TIM12_Init();
 800517c:	f001 fab0 	bl	80066e0 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 8005180:	f001 faf0 	bl	8006764 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8005184:	f001 fb10 	bl	80067a8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8005188:	f7ff fa5c 	bl	8004644 <MX_I2C1_Init>
  MX_I2C2_Init();
 800518c:	f7ff fa90 	bl	80046b0 <MX_I2C2_Init>
  MX_TIM6_Init();
 8005190:	f000 fe84 	bl	8005e9c <MX_TIM6_Init>
  MX_TIM1_Init();
 8005194:	f000 fe08 	bl	8005da8 <MX_TIM1_Init>
  MX_TIM4_Init();
 8005198:	f001 f874 	bl	8006284 <MX_TIM4_Init>
  MX_TIM5_Init();
 800519c:	f001 f8da 	bl	8006354 <MX_TIM5_Init>
  MX_USART3_UART_Init();
 80051a0:	f001 fb24 	bl	80067ec <MX_USART3_UART_Init>
  xprintf_init(&huart2);
 80051a4:	4899      	ldr	r0, [pc, #612]	; (800540c <main+0x330>)
 80051a6:	f001 fbef 	bl	8006988 <xprintf_init>
  xdev_out(uart_putc);
 80051aa:	4b99      	ldr	r3, [pc, #612]	; (8005410 <main+0x334>)
 80051ac:	4a99      	ldr	r2, [pc, #612]	; (8005414 <main+0x338>)
  oled_i2c_to_oled(&hi2c1);
 80051ae:	489a      	ldr	r0, [pc, #616]	; (8005418 <main+0x33c>)
  xdev_out(uart_putc);
 80051b0:	601a      	str	r2, [r3, #0]
  oled_i2c_to_oled(&hi2c1);
 80051b2:	f7ff fc11 	bl	80049d8 <oled_i2c_to_oled>
  oled_returnhome();
 80051b6:	f7ff fbf9 	bl	80049ac <oled_returnhome>
  if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_4)==1){
 80051ba:	2110      	movs	r1, #16
 80051bc:	4897      	ldr	r0, [pc, #604]	; (800541c <main+0x340>)
 80051be:	f7fb fd95 	bl	8000cec <HAL_GPIO_ReadPin>
 80051c2:	2801      	cmp	r0, #1
 80051c4:	f000 8084 	beq.w	80052d0 <main+0x1f4>
	  oled_puts("Debug mode");
 80051c8:	4895      	ldr	r0, [pc, #596]	; (8005420 <main+0x344>)
 80051ca:	f7ff fb05 	bl	80047d8 <oled_puts>
	  oled_setcursor(1,0);
 80051ce:	2100      	movs	r1, #0
 80051d0:	2001      	movs	r0, #1
 80051d2:	f7ff fbb5 	bl	8004940 <oled_setcursor>
	  oled_puts("No init of iwdg");
 80051d6:	4893      	ldr	r0, [pc, #588]	; (8005424 <main+0x348>)
 80051d8:	f7ff fafe 	bl	80047d8 <oled_puts>
	  beep(10,30,30);
 80051dc:	221e      	movs	r2, #30
 80051de:	200a      	movs	r0, #10
 80051e0:	4611      	mov	r1, r2
 80051e2:	f7fe fcd7 	bl	8003b94 <beep>
	  HAL_Delay(200);
 80051e6:	20c8      	movs	r0, #200	; 0xc8
 80051e8:	f7fb f9fa 	bl	80005e0 <HAL_Delay>
  servo(180,67,90,180,180,90,90,90,90,90);
 80051ec:	245a      	movs	r4, #90	; 0x5a
 80051ee:	25b4      	movs	r5, #180	; 0xb4
  oled_clear();
 80051f0:	f7ff fb72 	bl	80048d8 <oled_clear>
  servo(180,67,90,180,180,90,90,90,90,90);
 80051f4:	2143      	movs	r1, #67	; 0x43
 80051f6:	4622      	mov	r2, r4
 80051f8:	462b      	mov	r3, r5
 80051fa:	4628      	mov	r0, r5
 80051fc:	9405      	str	r4, [sp, #20]
 80051fe:	9404      	str	r4, [sp, #16]
 8005200:	9403      	str	r4, [sp, #12]
 8005202:	9402      	str	r4, [sp, #8]
 8005204:	9401      	str	r4, [sp, #4]
 8005206:	9500      	str	r5, [sp, #0]
 8005208:	f7fe fa1a 	bl	8003640 <servo>
  motor_move(0,0,0,0);
 800520c:	2300      	movs	r3, #0
 800520e:	461a      	mov	r2, r3
 8005210:	4619      	mov	r1, r3
 8005212:	4618      	mov	r0, r3
 8005214:	f7fe fdfc 	bl	8003e10 <motor_move>
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,1);
 8005218:	2201      	movs	r2, #1
 800521a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800521e:	487f      	ldr	r0, [pc, #508]	; (800541c <main+0x340>)
 8005220:	f7fb fd6a 	bl	8000cf8 <HAL_GPIO_WritePin>
  JY901_init(&hi2c1);
 8005224:	487c      	ldr	r0, [pc, #496]	; (8005418 <main+0x33c>)
 8005226:	f7fe f80b 	bl	8003240 <JY901_init>
  DFPlayer_init(&huart3);
 800522a:	487f      	ldr	r0, [pc, #508]	; (8005428 <main+0x34c>)
 800522c:	f7fd ff96 	bl	800315c <DFPlayer_init>
  oled_returnhome();
 8005230:	f7ff fbbc 	bl	80049ac <oled_returnhome>
  oled_puts("Is The Order a");
 8005234:	487d      	ldr	r0, [pc, #500]	; (800542c <main+0x350>)
 8005236:	f7ff facf 	bl	80047d8 <oled_puts>
  oled_setcursor(1,2);
 800523a:	2102      	movs	r1, #2
 800523c:	2001      	movs	r0, #1
 800523e:	f7ff fb7f 	bl	8004940 <oled_setcursor>
  oled_puts("Rescue Robot?");
 8005242:	487b      	ldr	r0, [pc, #492]	; (8005430 <main+0x354>)
 8005244:	f7ff fac8 	bl	80047d8 <oled_puts>
  HAL_Delay(700);
 8005248:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 800524c:	f7fb f9c8 	bl	80005e0 <HAL_Delay>
  DFPlayer_setvolume(0x25);
 8005250:	2025      	movs	r0, #37	; 0x25
 8005252:	f7fd ff89 	bl	8003168 <DFPlayer_setvolume>
  HAL_Delay(100);
 8005256:	2064      	movs	r0, #100	; 0x64
 8005258:	f7fb f9c2 	bl	80005e0 <HAL_Delay>
  DFPlayer_playmp3(1);
 800525c:	2001      	movs	r0, #1
 800525e:	f7fd ffa5 	bl	80031ac <DFPlayer_playmp3>
  HAL_Delay(300);
 8005262:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005266:	f7fb f9bb 	bl	80005e0 <HAL_Delay>
  HAL_IWDG_Refresh(&hiwdg);
 800526a:	4872      	ldr	r0, [pc, #456]	; (8005434 <main+0x358>)
 800526c:	f7fc f8ce 	bl	800140c <HAL_IWDG_Refresh>
  HAL_Delay(1000);
 8005270:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005274:	f7fb f9b4 	bl	80005e0 <HAL_Delay>
  HAL_IWDG_Refresh(&hiwdg);
 8005278:	486e      	ldr	r0, [pc, #440]	; (8005434 <main+0x358>)
 800527a:	f7fc f8c7 	bl	800140c <HAL_IWDG_Refresh>
  HAL_Delay(600);
 800527e:	f44f 7016 	mov.w	r0, #600	; 0x258
 8005282:	f7fb f9ad 	bl	80005e0 <HAL_Delay>
  HAL_IWDG_Refresh(&hiwdg);
 8005286:	486b      	ldr	r0, [pc, #428]	; (8005434 <main+0x358>)
 8005288:	f7fc f8c0 	bl	800140c <HAL_IWDG_Refresh>
  oled_clear();
 800528c:	f7ff fb24 	bl	80048d8 <oled_clear>
  HAL_IWDG_Refresh(&hiwdg);
 8005290:	4868      	ldr	r0, [pc, #416]	; (8005434 <main+0x358>)
 8005292:	f7fc f8bb 	bl	800140c <HAL_IWDG_Refresh>
  HAL_TIM_Base_Start_IT(&htim6);
 8005296:	4868      	ldr	r0, [pc, #416]	; (8005438 <main+0x35c>)
 8005298:	f7fc fe8a 	bl	8001fb0 <HAL_TIM_Base_Start_IT>
  if (HAL_UART_Receive_DMA(&huart1, (uint8_t *)Rxbuf,(Servonumber + 11)) != HAL_OK)
 800529c:	220f      	movs	r2, #15
 800529e:	4967      	ldr	r1, [pc, #412]	; (800543c <main+0x360>)
 80052a0:	4867      	ldr	r0, [pc, #412]	; (8005440 <main+0x364>)
 80052a2:	f7fd fae7 	bl	8002874 <HAL_UART_Receive_DMA>
 80052a6:	b960      	cbnz	r0, 80052c2 <main+0x1e6>
  if(HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80052a8:	4966      	ldr	r1, [pc, #408]	; (8005444 <main+0x368>)
 80052aa:	4867      	ldr	r0, [pc, #412]	; (8005448 <main+0x36c>)
 80052ac:	f7fd f85c 	bl	8002368 <HAL_TIM_Encoder_Init>
 80052b0:	4604      	mov	r4, r0
 80052b2:	b180      	cbz	r0, 80052d6 <main+0x1fa>
	  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,1);
 80052b4:	4c59      	ldr	r4, [pc, #356]	; (800541c <main+0x340>)
 80052b6:	2201      	movs	r2, #1
 80052b8:	2120      	movs	r1, #32
 80052ba:	4620      	mov	r0, r4
 80052bc:	f7fb fd1c 	bl	8000cf8 <HAL_GPIO_WritePin>
 80052c0:	e7f9      	b.n	80052b6 <main+0x1da>
 80052c2:	4c56      	ldr	r4, [pc, #344]	; (800541c <main+0x340>)
 80052c4:	2201      	movs	r2, #1
 80052c6:	2120      	movs	r1, #32
 80052c8:	4620      	mov	r0, r4
 80052ca:	f7fb fd15 	bl	8000cf8 <HAL_GPIO_WritePin>
 80052ce:	e7f9      	b.n	80052c4 <main+0x1e8>
    	 MX_IWDG_Init();
 80052d0:	f7ff fb9a 	bl	8004a08 <MX_IWDG_Init>
 80052d4:	e78a      	b.n	80051ec <main+0x110>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80052d6:	213c      	movs	r1, #60	; 0x3c
 80052d8:	485b      	ldr	r0, [pc, #364]	; (8005448 <main+0x36c>)
 80052da:	f7fc fe99 	bl	8002010 <HAL_TIM_Encoder_Start>
 80052de:	4e57      	ldr	r6, [pc, #348]	; (800543c <main+0x360>)
  TIM1->CNT=30000;
 80052e0:	4a5a      	ldr	r2, [pc, #360]	; (800544c <main+0x370>)
 80052e2:	f247 5130 	movw	r1, #30000	; 0x7530
  Expand_flug=0;
 80052e6:	4b5a      	ldr	r3, [pc, #360]	; (8005450 <main+0x374>)
	  mode=HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_12)*4+(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_13)*2)
 80052e8:	4d5a      	ldr	r5, [pc, #360]	; (8005454 <main+0x378>)
	  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 80052ea:	f8df 8130 	ldr.w	r8, [pc, #304]	; 800541c <main+0x340>
	  HAL_IWDG_Refresh(&hiwdg);
 80052ee:	4f51      	ldr	r7, [pc, #324]	; (8005434 <main+0x358>)
  TIM1->CNT=30000;
 80052f0:	6251      	str	r1, [r2, #36]	; 0x24
  Expand_flug=0;
 80052f2:	701c      	strb	r4, [r3, #0]
	  mode=HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_12)*4+(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_13)*2)
 80052f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80052f8:	4628      	mov	r0, r5
 80052fa:	f7fb fcf7 	bl	8000cec <HAL_GPIO_ReadPin>
 80052fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005302:	4681      	mov	r9, r0
 8005304:	4628      	mov	r0, r5
 8005306:	f7fb fcf1 	bl	8000cec <HAL_GPIO_ReadPin>
 800530a:	4604      	mov	r4, r0
			  +(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_14));
 800530c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005310:	4628      	mov	r0, r5
	  mode=HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_12)*4+(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_13)*2)
 8005312:	eb04 0449 	add.w	r4, r4, r9, lsl #1
			  +(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_14));
 8005316:	f7fb fce9 	bl	8000cec <HAL_GPIO_ReadPin>
	  mode=HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_12)*4+(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_13)*2)
 800531a:	4a4f      	ldr	r2, [pc, #316]	; (8005458 <main+0x37c>)
			  +(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_14));
 800531c:	eb00 0044 	add.w	r0, r0, r4, lsl #1
 8005320:	b2c0      	uxtb	r0, r0
	  switch(mode){
 8005322:	1e43      	subs	r3, r0, #1
	  mode=HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_12)*4+(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_13)*2)
 8005324:	7010      	strb	r0, [r2, #0]
	  switch(mode){
 8005326:	2b05      	cmp	r3, #5
 8005328:	f200 80c9 	bhi.w	80054be <main+0x3e2>
 800532c:	e8df f003 	tbb	[pc, r3]
 8005330:	5460bba0 	.word	0x5460bba0
 8005334:	0338      	.short	0x0338
			oled_returnhome();
 8005336:	f7ff fb39 	bl	80049ac <oled_returnhome>
			oled_puts("Calib select");
 800533a:	4848      	ldr	r0, [pc, #288]	; (800545c <main+0x380>)
 800533c:	f7ff fa4c 	bl	80047d8 <oled_puts>
			oled_setcursor(1,0);
 8005340:	2100      	movs	r1, #0
 8005342:	2001      	movs	r0, #1
 8005344:	f7ff fafc 	bl	8004940 <oled_setcursor>
		  if(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==1){
 8005348:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800534c:	4628      	mov	r0, r5
 800534e:	f7fb fccd 	bl	8000cec <HAL_GPIO_ReadPin>
 8005352:	2801      	cmp	r0, #1
 8005354:	f000 80dc 	beq.w	8005510 <main+0x434>
				oled_puts("OK?     waiting ");
 8005358:	4841      	ldr	r0, [pc, #260]	; (8005460 <main+0x384>)
 800535a:	f7ff fa3d 	bl	80047d8 <oled_puts>
				HAL_Delay(5);
 800535e:	2005      	movs	r0, #5
 8005360:	f7fb f93e 	bl	80005e0 <HAL_Delay>
				motor_move(0,0,0,0);
 8005364:	2300      	movs	r3, #0
				  servo(180,67,90,180,180,90,90,90,90,90);
 8005366:	245a      	movs	r4, #90	; 0x5a
				motor_move(0,0,0,0);
 8005368:	461a      	mov	r2, r3
 800536a:	4619      	mov	r1, r3
 800536c:	4618      	mov	r0, r3
 800536e:	f7fe fd4f 	bl	8003e10 <motor_move>
				  servo(180,67,90,180,180,90,90,90,90,90);
 8005372:	f04f 0eb4 	mov.w	lr, #180	; 0xb4
 8005376:	2143      	movs	r1, #67	; 0x43
 8005378:	9405      	str	r4, [sp, #20]
 800537a:	4622      	mov	r2, r4
 800537c:	9404      	str	r4, [sp, #16]
 800537e:	4673      	mov	r3, lr
 8005380:	9403      	str	r4, [sp, #12]
 8005382:	4670      	mov	r0, lr
 8005384:	9402      	str	r4, [sp, #8]
 8005386:	9401      	str	r4, [sp, #4]
 8005388:	f8cd e000 	str.w	lr, [sp]
 800538c:	f7fe f958 	bl	8003640 <servo>
	  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 8005390:	4640      	mov	r0, r8
 8005392:	2101      	movs	r1, #1
 8005394:	f7fb fcb4 	bl	8000d00 <HAL_GPIO_TogglePin>
	  HAL_IWDG_Refresh(&hiwdg);
 8005398:	4638      	mov	r0, r7
 800539a:	f7fc f837 	bl	800140c <HAL_IWDG_Refresh>
	  mofu:
 800539e:	e7a9      	b.n	80052f4 <main+0x218>
		  if(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==1){
 80053a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80053a4:	4628      	mov	r0, r5
 80053a6:	f7fb fca1 	bl	8000cec <HAL_GPIO_ReadPin>
 80053aa:	2801      	cmp	r0, #1
 80053ac:	4604      	mov	r4, r0
 80053ae:	f000 80b5 	beq.w	800551c <main+0x440>
				oled_returnhome();
 80053b2:	f7ff fafb 	bl	80049ac <oled_returnhome>
				oled_puts("demo mode select");
 80053b6:	482b      	ldr	r0, [pc, #172]	; (8005464 <main+0x388>)
			oled_puts("test mode select");
 80053b8:	f7ff fa0e 	bl	80047d8 <oled_puts>
			oled_setcursor(1,0);
 80053bc:	2100      	movs	r1, #0
 80053be:	2001      	movs	r0, #1
 80053c0:	f7ff fabe 	bl	8004940 <oled_setcursor>
			oled_puts("OK?     waiting ");
 80053c4:	4826      	ldr	r0, [pc, #152]	; (8005460 <main+0x384>)
 80053c6:	f7ff fa07 	bl	80047d8 <oled_puts>
			  HAL_IWDG_Refresh(&hiwdg);
 80053ca:	4638      	mov	r0, r7
 80053cc:	f7fc f81e 	bl	800140c <HAL_IWDG_Refresh>
			HAL_Delay(5);
 80053d0:	2005      	movs	r0, #5
 80053d2:	f7fb f905 	bl	80005e0 <HAL_Delay>
 80053d6:	e7db      	b.n	8005390 <main+0x2b4>
		  if(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==1){
 80053d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80053dc:	4628      	mov	r0, r5
 80053de:	f7fb fc85 	bl	8000cec <HAL_GPIO_ReadPin>
 80053e2:	2801      	cmp	r0, #1
 80053e4:	f000 80c9 	beq.w	800557a <main+0x49e>
			oled_returnhome();
 80053e8:	f7ff fae0 	bl	80049ac <oled_returnhome>
			oled_puts("test mode select");
 80053ec:	481e      	ldr	r0, [pc, #120]	; (8005468 <main+0x38c>)
 80053ee:	e7e3      	b.n	80053b8 <main+0x2dc>
		  if(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==1){
 80053f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80053f4:	4628      	mov	r0, r5
 80053f6:	f7fb fc79 	bl	8000cec <HAL_GPIO_ReadPin>
 80053fa:	2801      	cmp	r0, #1
 80053fc:	f000 8296 	beq.w	800592c <main+0x850>
				oled_returnhome();
 8005400:	f7ff fad4 	bl	80049ac <oled_returnhome>
				oled_puts("sens_test select");
 8005404:	4819      	ldr	r0, [pc, #100]	; (800546c <main+0x390>)
 8005406:	e7d7      	b.n	80053b8 <main+0x2dc>
 8005408:	e000ed00 	.word	0xe000ed00
 800540c:	2000064c 	.word	0x2000064c
 8005410:	200006c0 	.word	0x200006c0
 8005414:	08006969 	.word	0x08006969
 8005418:	20000164 	.word	0x20000164
 800541c:	40020400 	.word	0x40020400
 8005420:	080072fc 	.word	0x080072fc
 8005424:	08007308 	.word	0x08007308
 8005428:	2000050c 	.word	0x2000050c
 800542c:	08007318 	.word	0x08007318
 8005430:	08007328 	.word	0x08007328
 8005434:	200001fc 	.word	0x200001fc
 8005438:	200003cc 	.word	0x200003cc
 800543c:	2000021c 	.word	0x2000021c
 8005440:	200005dc 	.word	0x200005dc
 8005444:	20000138 	.word	0x20000138
 8005448:	2000040c 	.word	0x2000040c
 800544c:	40010000 	.word	0x40010000
 8005450:	200000ce 	.word	0x200000ce
 8005454:	40021800 	.word	0x40021800
 8005458:	2000022b 	.word	0x2000022b
 800545c:	080074b8 	.word	0x080074b8
 8005460:	080073f8 	.word	0x080073f8
 8005464:	08007490 	.word	0x08007490
 8005468:	08007468 	.word	0x08007468
 800546c:	08007440 	.word	0x08007440
		  if(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==1){
 8005470:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005474:	4628      	mov	r0, r5
 8005476:	f7fb fc39 	bl	8000cec <HAL_GPIO_ReadPin>
 800547a:	2801      	cmp	r0, #1
 800547c:	f000 80c5 	beq.w	800560a <main+0x52e>
			  oled_returnhome();
 8005480:	f7ff fa94 	bl	80049ac <oled_returnhome>
			  oled_puts("main_run select");
 8005484:	4868      	ldr	r0, [pc, #416]	; (8005628 <main+0x54c>)
 8005486:	f7ff f9a7 	bl	80047d8 <oled_puts>
			  oled_setcursor(1,0);
 800548a:	2100      	movs	r1, #0
 800548c:	2001      	movs	r0, #1
 800548e:	f7ff fa57 	bl	8004940 <oled_setcursor>
			  oled_puts("OK?     waiting ");
 8005492:	4866      	ldr	r0, [pc, #408]	; (800562c <main+0x550>)
 8005494:	f7ff f9a0 	bl	80047d8 <oled_puts>
			  HAL_Delay(5);
 8005498:	2005      	movs	r0, #5
 800549a:	f7fb f8a1 	bl	80005e0 <HAL_Delay>
			  HAL_IWDG_Refresh(&hiwdg);
 800549e:	4638      	mov	r0, r7
 80054a0:	f7fb ffb4 	bl	800140c <HAL_IWDG_Refresh>
 80054a4:	e774      	b.n	8005390 <main+0x2b4>
			if(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==1){
 80054a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80054aa:	4628      	mov	r0, r5
 80054ac:	f7fb fc1e 	bl	8000cec <HAL_GPIO_ReadPin>
 80054b0:	2801      	cmp	r0, #1
 80054b2:	f000 82af 	beq.w	8005a14 <main+0x938>
				oled_returnhome();
 80054b6:	f7ff fa79 	bl	80049ac <oled_returnhome>
				oled_puts("Comu test select");
 80054ba:	485d      	ldr	r0, [pc, #372]	; (8005630 <main+0x554>)
 80054bc:	e77c      	b.n	80053b8 <main+0x2dc>
			oled_returnhome();
 80054be:	f7ff fa75 	bl	80049ac <oled_returnhome>
			oled_puts("select mode     ");
 80054c2:	485c      	ldr	r0, [pc, #368]	; (8005634 <main+0x558>)
 80054c4:	f7ff f988 	bl	80047d8 <oled_puts>
			oled_setcursor(1,0);
 80054c8:	2100      	movs	r1, #0
 80054ca:	2001      	movs	r0, #1
			  servo(180,67,90,180,180,90,90,90,90,90);
 80054cc:	245a      	movs	r4, #90	; 0x5a
			oled_setcursor(1,0);
 80054ce:	f7ff fa37 	bl	8004940 <oled_setcursor>
			oled_puts("           SURF ");
 80054d2:	4859      	ldr	r0, [pc, #356]	; (8005638 <main+0x55c>)
 80054d4:	f7ff f980 	bl	80047d8 <oled_puts>
			motor_move(0,0,0,0);
 80054d8:	2300      	movs	r3, #0
 80054da:	461a      	mov	r2, r3
 80054dc:	4619      	mov	r1, r3
 80054de:	4618      	mov	r0, r3
 80054e0:	f7fe fc96 	bl	8003e10 <motor_move>
			  servo(180,67,90,180,180,90,90,90,90,90);
 80054e4:	f04f 0eb4 	mov.w	lr, #180	; 0xb4
 80054e8:	2143      	movs	r1, #67	; 0x43
 80054ea:	4622      	mov	r2, r4
 80054ec:	4670      	mov	r0, lr
 80054ee:	4673      	mov	r3, lr
 80054f0:	f8cd e000 	str.w	lr, [sp]
 80054f4:	9405      	str	r4, [sp, #20]
 80054f6:	9404      	str	r4, [sp, #16]
 80054f8:	9403      	str	r4, [sp, #12]
 80054fa:	9402      	str	r4, [sp, #8]
 80054fc:	9401      	str	r4, [sp, #4]
 80054fe:	f7fe f89f 	bl	8003640 <servo>
			HAL_IWDG_Refresh(&hiwdg);
 8005502:	4638      	mov	r0, r7
 8005504:	f7fb ff82 	bl	800140c <HAL_IWDG_Refresh>
		   HAL_Delay(5);
 8005508:	2005      	movs	r0, #5
 800550a:	f7fb f869 	bl	80005e0 <HAL_Delay>
	  break;
 800550e:	e73f      	b.n	8005390 <main+0x2b4>
			  calib_mode();
 8005510:	f7ff fd20 	bl	8004f54 <calib_mode>
			  HAL_IWDG_Refresh(&hiwdg);
 8005514:	4638      	mov	r0, r7
 8005516:	f7fb ff79 	bl	800140c <HAL_IWDG_Refresh>
 800551a:	e723      	b.n	8005364 <main+0x288>
			  oled_clear();
 800551c:	f7ff f9dc 	bl	80048d8 <oled_clear>
				oled_puts("demo mode select");
 8005520:	f8df 9128 	ldr.w	r9, [pc, #296]	; 800564c <main+0x570>
			  HOUI_def=JY901_def_set();
 8005524:	f7fd ff06 	bl	8003334 <JY901_def_set>
			    TIM1->CNT=30000;
 8005528:	4b44      	ldr	r3, [pc, #272]	; (800563c <main+0x560>)
			  HOUI_def=JY901_def_set();
 800552a:	4a45      	ldr	r2, [pc, #276]	; (8005640 <main+0x564>)
			    TIM1->CNT=30000;
 800552c:	f247 5130 	movw	r1, #30000	; 0x7530
			  HOUI_def=JY901_def_set();
 8005530:	8010      	strh	r0, [r2, #0]
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,1);
 8005532:	4622      	mov	r2, r4
			    TIM1->CNT=30000;
 8005534:	6259      	str	r1, [r3, #36]	; 0x24
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,1);
 8005536:	4640      	mov	r0, r8
 8005538:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800553c:	f7fb fbdc 	bl	8000cf8 <HAL_GPIO_WritePin>
				while(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==1){
 8005540:	e012      	b.n	8005568 <main+0x48c>
				oled_returnhome();
 8005542:	f7ff fa33 	bl	80049ac <oled_returnhome>
				oled_puts("demo mode select");
 8005546:	4648      	mov	r0, r9
 8005548:	f7ff f946 	bl	80047d8 <oled_puts>
				oled_setcursor(1,0);
 800554c:	2100      	movs	r1, #0
 800554e:	4620      	mov	r0, r4
 8005550:	f7ff f9f6 	bl	8004940 <oled_setcursor>
				oled_puts("Runnning         ");
 8005554:	483b      	ldr	r0, [pc, #236]	; (8005644 <main+0x568>)
 8005556:	f7ff f93f 	bl	80047d8 <oled_puts>
				HAL_IWDG_Refresh(&hiwdg);
 800555a:	4638      	mov	r0, r7
 800555c:	f7fb ff56 	bl	800140c <HAL_IWDG_Refresh>
				HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 8005560:	4621      	mov	r1, r4
 8005562:	4640      	mov	r0, r8
 8005564:	f7fb fbcc 	bl	8000d00 <HAL_GPIO_TogglePin>
				while(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==1){
 8005568:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800556c:	4628      	mov	r0, r5
 800556e:	f7fb fbbd 	bl	8000cec <HAL_GPIO_ReadPin>
 8005572:	2801      	cmp	r0, #1
 8005574:	4604      	mov	r4, r0
 8005576:	d0e4      	beq.n	8005542 <main+0x466>
 8005578:	e6f4      	b.n	8005364 <main+0x288>
			  oled_clear();
 800557a:	f7ff f9ad 	bl	80048d8 <oled_clear>
			    	oled_puts("test mode select");
 800557e:	f8df a0d0 	ldr.w	sl, [pc, #208]	; 8005650 <main+0x574>
			  HOUI_def=JY901_def_set();
 8005582:	f7fd fed7 	bl	8003334 <JY901_def_set>
 8005586:	4a2e      	ldr	r2, [pc, #184]	; (8005640 <main+0x564>)
			    TIM1->CNT=30000;
 8005588:	4b2c      	ldr	r3, [pc, #176]	; (800563c <main+0x560>)
			  HOUI_def=JY901_def_set();
 800558a:	8010      	strh	r0, [r2, #0]
			    TIM1->CNT=30000;
 800558c:	f247 5230 	movw	r2, #30000	; 0x7530
 8005590:	625a      	str	r2, [r3, #36]	; 0x24
			    while(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==1){
 8005592:	e02c      	b.n	80055ee <main+0x512>
			    	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,1);
 8005594:	f7fb fbb0 	bl	8000cf8 <HAL_GPIO_WritePin>
					  servo(180,67,90,180,180,90,90,90,90,90);
 8005598:	245a      	movs	r4, #90	; 0x5a
			    	oled_returnhome();
 800559a:	f7ff fa07 	bl	80049ac <oled_returnhome>
			    	oled_puts("test mode select");
 800559e:	4650      	mov	r0, sl
 80055a0:	f7ff f91a 	bl	80047d8 <oled_puts>
			    	oled_setcursor(1,0);
 80055a4:	2100      	movs	r1, #0
 80055a6:	4648      	mov	r0, r9
 80055a8:	f7ff f9ca 	bl	8004940 <oled_setcursor>
			    	oled_puts("Ruuning         ");
 80055ac:	4826      	ldr	r0, [pc, #152]	; (8005648 <main+0x56c>)
 80055ae:	f7ff f913 	bl	80047d8 <oled_puts>
					HAL_IWDG_Refresh(&hiwdg);
 80055b2:	4638      	mov	r0, r7
 80055b4:	f7fb ff2a 	bl	800140c <HAL_IWDG_Refresh>
					test_mode();
 80055b8:	f7ff fc54 	bl	8004e64 <test_mode>
					motor_move(0,0,0,0);
 80055bc:	2300      	movs	r3, #0
 80055be:	461a      	mov	r2, r3
 80055c0:	4619      	mov	r1, r3
 80055c2:	4618      	mov	r0, r3
 80055c4:	f7fe fc24 	bl	8003e10 <motor_move>
					  servo(180,67,90,180,180,90,90,90,90,90);
 80055c8:	f04f 0eb4 	mov.w	lr, #180	; 0xb4
 80055cc:	2143      	movs	r1, #67	; 0x43
 80055ce:	9405      	str	r4, [sp, #20]
 80055d0:	4670      	mov	r0, lr
 80055d2:	4622      	mov	r2, r4
 80055d4:	9404      	str	r4, [sp, #16]
 80055d6:	4673      	mov	r3, lr
 80055d8:	9403      	str	r4, [sp, #12]
 80055da:	9402      	str	r4, [sp, #8]
 80055dc:	9401      	str	r4, [sp, #4]
 80055de:	f8cd e000 	str.w	lr, [sp]
 80055e2:	f7fe f82d 	bl	8003640 <servo>
					HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 80055e6:	4649      	mov	r1, r9
 80055e8:	4640      	mov	r0, r8
 80055ea:	f7fb fb89 	bl	8000d00 <HAL_GPIO_TogglePin>
			    while(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==1){
 80055ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80055f2:	4628      	mov	r0, r5
 80055f4:	f7fb fb7a 	bl	8000cec <HAL_GPIO_ReadPin>
 80055f8:	4681      	mov	r9, r0
			    	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,1);
 80055fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80055fe:	4640      	mov	r0, r8
			    while(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==1){
 8005600:	f1b9 0f01 	cmp.w	r9, #1
			    	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,1);
 8005604:	464a      	mov	r2, r9
			    while(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==1){
 8005606:	d0c5      	beq.n	8005594 <main+0x4b8>
 8005608:	e6ac      	b.n	8005364 <main+0x288>
			  oled_clear();
 800560a:	f7ff f965 	bl	80048d8 <oled_clear>
			    uint32_t timeout=0;
 800560e:	2400      	movs	r4, #0
			  HOUI_def=JY901_def_set();
 8005610:	f7fd fe90 	bl	8003334 <JY901_def_set>
 8005614:	4a0a      	ldr	r2, [pc, #40]	; (8005640 <main+0x564>)
			  TIM1->CNT=30000;
 8005616:	4b09      	ldr	r3, [pc, #36]	; (800563c <main+0x560>)
			  HOUI_def=JY901_def_set();
 8005618:	8010      	strh	r0, [r2, #0]
			  TIM1->CNT=30000;
 800561a:	f247 5230 	movw	r2, #30000	; 0x7530
			    while(encordermotor1(0) && timeout<10000000){
 800561e:	f8df 9034 	ldr.w	r9, [pc, #52]	; 8005654 <main+0x578>
			  TIM1->CNT=30000;
 8005622:	625a      	str	r2, [r3, #36]	; 0x24
			    while(encordermotor1(0) && timeout<10000000){
 8005624:	e01e      	b.n	8005664 <main+0x588>
 8005626:	bf00      	nop
 8005628:	080073cc 	.word	0x080073cc
 800562c:	080073f8 	.word	0x080073f8
 8005630:	0800740c 	.word	0x0800740c
 8005634:	080074c8 	.word	0x080074c8
 8005638:	080074dc 	.word	0x080074dc
 800563c:	40010000 	.word	0x40010000
 8005640:	200000cc 	.word	0x200000cc
 8005644:	080074a4 	.word	0x080074a4
 8005648:	0800747c 	.word	0x0800747c
 800564c:	08007490 	.word	0x08007490
 8005650:	08007468 	.word	0x08007468
 8005654:	00989680 	.word	0x00989680
 8005658:	b16b      	cbz	r3, 8005676 <main+0x59a>
			    	delayUs(1);
 800565a:	f000 fb15 	bl	8005c88 <delayUs>
			    	HAL_IWDG_Refresh(&hiwdg);
 800565e:	4638      	mov	r0, r7
 8005660:	f7fb fed4 	bl	800140c <HAL_IWDG_Refresh>
			    while(encordermotor1(0) && timeout<10000000){
 8005664:	2000      	movs	r0, #0
 8005666:	f7fe f925 	bl	80038b4 <encordermotor1>
 800566a:	454c      	cmp	r4, r9
 800566c:	4603      	mov	r3, r0
			    	delayUs(1);
 800566e:	f04f 0001 	mov.w	r0, #1
			    	timeout++;
 8005672:	4404      	add	r4, r0
			    while(encordermotor1(0) && timeout<10000000){
 8005674:	d1f0      	bne.n	8005658 <main+0x57c>
			    sConfigOC.Pulse = 0;
 8005676:	2400      	movs	r4, #0
			    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8005678:	49c8      	ldr	r1, [pc, #800]	; (800599c <main+0x8c0>)
 800567a:	48c9      	ldr	r0, [pc, #804]	; (80059a0 <main+0x8c4>)
 800567c:	4622      	mov	r2, r4
			    sConfigOC.Pulse = 0;
 800567e:	604c      	str	r4, [r1, #4]
			    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8005680:	f7fd f864 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
			    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8005684:	4621      	mov	r1, r4
 8005686:	48c6      	ldr	r0, [pc, #792]	; (80059a0 <main+0x8c4>)
 8005688:	f7fc fc9e 	bl	8001fc8 <HAL_TIM_PWM_Start>
			    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 800568c:	49c3      	ldr	r1, [pc, #780]	; (800599c <main+0x8c0>)
 800568e:	2208      	movs	r2, #8
 8005690:	48c3      	ldr	r0, [pc, #780]	; (80059a0 <main+0x8c4>)
			    sConfigOC.Pulse = 0;
 8005692:	604c      	str	r4, [r1, #4]
			    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8005694:	f7fd f85a 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
			    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3) ;
 8005698:	2108      	movs	r1, #8
 800569a:	48c1      	ldr	r0, [pc, #772]	; (80059a0 <main+0x8c4>)
 800569c:	f7fc fc94 	bl	8001fc8 <HAL_TIM_PWM_Start>
			  while(TPIPConnect==0){
 80056a0:	4bc0      	ldr	r3, [pc, #768]	; (80059a4 <main+0x8c8>)
 80056a2:	781b      	ldrb	r3, [r3, #0]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d15f      	bne.n	8005768 <main+0x68c>
			  	oled_puts("main_run select ");
 80056a8:	4cbf      	ldr	r4, [pc, #764]	; (80059a8 <main+0x8cc>)
			  	motor_move(0,0,0,0);
 80056aa:	2300      	movs	r3, #0
 80056ac:	461a      	mov	r2, r3
 80056ae:	4619      	mov	r1, r3
 80056b0:	4618      	mov	r0, r3
 80056b2:	f7fe fbad 	bl	8003e10 <motor_move>
			  	oled_returnhome();
 80056b6:	f7ff f979 	bl	80049ac <oled_returnhome>
			  	oled_puts("main_run select ");
 80056ba:	4620      	mov	r0, r4
 80056bc:	f7ff f88c 	bl	80047d8 <oled_puts>
			  	oled_setcursor(1,0);
 80056c0:	2100      	movs	r1, #0
 80056c2:	2001      	movs	r0, #1
 80056c4:	f7ff f93c 	bl	8004940 <oled_setcursor>
			  	oled_puts("waiting for TPIP");
 80056c8:	48b8      	ldr	r0, [pc, #736]	; (80059ac <main+0x8d0>)
 80056ca:	f7ff f885 	bl	80047d8 <oled_puts>
				xprintf(" 0=%d",Rxbuf[0]);
 80056ce:	7831      	ldrb	r1, [r6, #0]
 80056d0:	48b7      	ldr	r0, [pc, #732]	; (80059b0 <main+0x8d4>)
 80056d2:	f001 faaf 	bl	8006c34 <xprintf>
				xprintf(" 1=%d",Rxbuf[1]);
 80056d6:	7871      	ldrb	r1, [r6, #1]
 80056d8:	48b6      	ldr	r0, [pc, #728]	; (80059b4 <main+0x8d8>)
 80056da:	f001 faab 	bl	8006c34 <xprintf>
				xprintf(" 2=%d",Rxbuf[2]);
 80056de:	78b1      	ldrb	r1, [r6, #2]
 80056e0:	48b5      	ldr	r0, [pc, #724]	; (80059b8 <main+0x8dc>)
 80056e2:	f001 faa7 	bl	8006c34 <xprintf>
				xprintf(" 3=%d",Rxbuf[3]);
 80056e6:	78f1      	ldrb	r1, [r6, #3]
 80056e8:	48b4      	ldr	r0, [pc, #720]	; (80059bc <main+0x8e0>)
 80056ea:	f001 faa3 	bl	8006c34 <xprintf>
				xprintf(" 4=%d",Rxbuf[4]);
 80056ee:	7931      	ldrb	r1, [r6, #4]
 80056f0:	48b3      	ldr	r0, [pc, #716]	; (80059c0 <main+0x8e4>)
 80056f2:	f001 fa9f 	bl	8006c34 <xprintf>
				xprintf(" 5=%d",Rxbuf[5]);
 80056f6:	7971      	ldrb	r1, [r6, #5]
 80056f8:	48b2      	ldr	r0, [pc, #712]	; (80059c4 <main+0x8e8>)
 80056fa:	f001 fa9b 	bl	8006c34 <xprintf>
				xprintf(" 6=%d",Rxbuf[6]);
 80056fe:	79b1      	ldrb	r1, [r6, #6]
 8005700:	48b1      	ldr	r0, [pc, #708]	; (80059c8 <main+0x8ec>)
 8005702:	f001 fa97 	bl	8006c34 <xprintf>
				xprintf(" 7=%d",Rxbuf[7]);
 8005706:	79f1      	ldrb	r1, [r6, #7]
 8005708:	48b0      	ldr	r0, [pc, #704]	; (80059cc <main+0x8f0>)
 800570a:	f001 fa93 	bl	8006c34 <xprintf>
				xprintf(" 8=%d",Rxbuf[8]);
 800570e:	7a31      	ldrb	r1, [r6, #8]
 8005710:	48af      	ldr	r0, [pc, #700]	; (80059d0 <main+0x8f4>)
 8005712:	f001 fa8f 	bl	8006c34 <xprintf>
				xprintf(" 9=%d",Rxbuf[9]);
 8005716:	7a71      	ldrb	r1, [r6, #9]
 8005718:	48ae      	ldr	r0, [pc, #696]	; (80059d4 <main+0x8f8>)
 800571a:	f001 fa8b 	bl	8006c34 <xprintf>
				xprintf(" 10=%d",Rxbuf[10]);
 800571e:	7ab1      	ldrb	r1, [r6, #10]
 8005720:	48ad      	ldr	r0, [pc, #692]	; (80059d8 <main+0x8fc>)
 8005722:	f001 fa87 	bl	8006c34 <xprintf>
				xprintf(" 11=%d",Rxbuf[11]);
 8005726:	7af1      	ldrb	r1, [r6, #11]
 8005728:	48ac      	ldr	r0, [pc, #688]	; (80059dc <main+0x900>)
 800572a:	f001 fa83 	bl	8006c34 <xprintf>
				xprintf(" 12=%d\r\n",Rxbuf[12]);
 800572e:	7b31      	ldrb	r1, [r6, #12]
 8005730:	48ab      	ldr	r0, [pc, #684]	; (80059e0 <main+0x904>)
 8005732:	f001 fa7f 	bl	8006c34 <xprintf>
			  	if(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==0){goto mofu;}
 8005736:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800573a:	4628      	mov	r0, r5
 800573c:	f7fb fad6 	bl	8000cec <HAL_GPIO_ReadPin>
			  	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,1);
 8005740:	2201      	movs	r2, #1
 8005742:	f44f 5100 	mov.w	r1, #8192	; 0x2000
			  	if(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==0){goto mofu;}
 8005746:	2800      	cmp	r0, #0
 8005748:	f43f add4 	beq.w	80052f4 <main+0x218>
			  	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,1);
 800574c:	4640      	mov	r0, r8
 800574e:	f7fb fad3 	bl	8000cf8 <HAL_GPIO_WritePin>
			    HAL_IWDG_Refresh(&hiwdg);
 8005752:	4638      	mov	r0, r7
 8005754:	f7fb fe5a 	bl	800140c <HAL_IWDG_Refresh>
			    HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 8005758:	2101      	movs	r1, #1
 800575a:	4640      	mov	r0, r8
 800575c:	f7fb fad0 	bl	8000d00 <HAL_GPIO_TogglePin>
			  while(TPIPConnect==0){
 8005760:	4b90      	ldr	r3, [pc, #576]	; (80059a4 <main+0x8c8>)
 8005762:	781b      	ldrb	r3, [r3, #0]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d0a0      	beq.n	80056aa <main+0x5ce>
			    DFPlayer_playmp3(9);
 8005768:	2009      	movs	r0, #9
 800576a:	f7fd fd1f 	bl	80031ac <DFPlayer_playmp3>
			  	beep(3,50,50);
 800576e:	2232      	movs	r2, #50	; 0x32
 8005770:	2003      	movs	r0, #3
 8005772:	4611      	mov	r1, r2
 8005774:	f7fe fa0e 	bl	8003b94 <beep>
			  	 oled_clear();
 8005778:	f7ff f8ae 	bl	80048d8 <oled_clear>
			  	while(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==1){
 800577c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005780:	4628      	mov	r0, r5
 8005782:	f7fb fab3 	bl	8000cec <HAL_GPIO_ReadPin>
 8005786:	2801      	cmp	r0, #1
 8005788:	4683      	mov	fp, r0
 800578a:	d178      	bne.n	800587e <main+0x7a2>
			  		if(TPIPConnect==1){
 800578c:	4b85      	ldr	r3, [pc, #532]	; (80059a4 <main+0x8c8>)
 800578e:	781c      	ldrb	r4, [r3, #0]
 8005790:	2c01      	cmp	r4, #1
 8005792:	f000 80ab 	beq.w	80058ec <main+0x810>
			  			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,0);
 8005796:	2200      	movs	r2, #0
 8005798:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800579c:	4640      	mov	r0, r8
			  			servo(servotemp[0],servotemp[1],servotemp[2],servotemp[3],servotemp[3],
 800579e:	245a      	movs	r4, #90	; 0x5a
			  			sConfigOC.Pulse = 0;
 80057a0:	4692      	mov	sl, r2
			  			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,0);
 80057a2:	f7fb faa9 	bl	8000cf8 <HAL_GPIO_WritePin>
 80057a6:	f8df 9260 	ldr.w	r9, [pc, #608]	; 8005a08 <main+0x92c>
			  			motor_move(0,0,0,0);
 80057aa:	4653      	mov	r3, sl
 80057ac:	4652      	mov	r2, sl
 80057ae:	4651      	mov	r1, sl
 80057b0:	4650      	mov	r0, sl
 80057b2:	f7fe fb2d 	bl	8003e10 <motor_move>
			  			servo(servotemp[0],servotemp[1],servotemp[2],servotemp[3],servotemp[3],
 80057b6:	4b8b      	ldr	r3, [pc, #556]	; (80059e4 <main+0x908>)
 80057b8:	f9b3 0006 	ldrsh.w	r0, [r3, #6]
 80057bc:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80057c0:	f9b3 1002 	ldrsh.w	r1, [r3, #2]
 80057c4:	4603      	mov	r3, r0
 80057c6:	9000      	str	r0, [sp, #0]
 80057c8:	4886      	ldr	r0, [pc, #536]	; (80059e4 <main+0x908>)
 80057ca:	f9b0 0000 	ldrsh.w	r0, [r0]
 80057ce:	9405      	str	r4, [sp, #20]
 80057d0:	9404      	str	r4, [sp, #16]
 80057d2:	9403      	str	r4, [sp, #12]
 80057d4:	9402      	str	r4, [sp, #8]
 80057d6:	9401      	str	r4, [sp, #4]
			  			for(int i=0;i<13;i++){
 80057d8:	4654      	mov	r4, sl
			  			servo(servotemp[0],servotemp[1],servotemp[2],servotemp[3],servotemp[3],
 80057da:	f7fd ff31 	bl	8003640 <servo>
			  			HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 80057de:	496f      	ldr	r1, [pc, #444]	; (800599c <main+0x8c0>)
 80057e0:	4652      	mov	r2, sl
 80057e2:	486f      	ldr	r0, [pc, #444]	; (80059a0 <main+0x8c4>)
			  			sConfigOC.Pulse = 0;
 80057e4:	f8c1 a004 	str.w	sl, [r1, #4]
			  			HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 80057e8:	f7fc ffb0 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
			  			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80057ec:	4651      	mov	r1, sl
 80057ee:	486c      	ldr	r0, [pc, #432]	; (80059a0 <main+0x8c4>)
 80057f0:	f7fc fbea 	bl	8001fc8 <HAL_TIM_PWM_Start>
			  			HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 80057f4:	4969      	ldr	r1, [pc, #420]	; (800599c <main+0x8c0>)
 80057f6:	2208      	movs	r2, #8
 80057f8:	4869      	ldr	r0, [pc, #420]	; (80059a0 <main+0x8c4>)
			  			sConfigOC.Pulse = 0;
 80057fa:	f8c1 a004 	str.w	sl, [r1, #4]
			  			HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 80057fe:	f7fc ffa5 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
			  			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3) ;
 8005802:	2108      	movs	r1, #8
 8005804:	4866      	ldr	r0, [pc, #408]	; (80059a0 <main+0x8c4>)
 8005806:	f7fc fbdf 	bl	8001fc8 <HAL_TIM_PWM_Start>
			  			oled_returnhome();
 800580a:	f7ff f8cf 	bl	80049ac <oled_returnhome>
			  			oled_puts("main_run select");
 800580e:	4876      	ldr	r0, [pc, #472]	; (80059e8 <main+0x90c>)
 8005810:	f7fe ffe2 	bl	80047d8 <oled_puts>
			  			oled_setcursor(1,0);
 8005814:	4651      	mov	r1, sl
 8005816:	4658      	mov	r0, fp
			  				xprintf(" %d)%d",i,Rxbuf[i]);
 8005818:	f8df a1f0 	ldr.w	sl, [pc, #496]	; 8005a0c <main+0x930>
			  			oled_setcursor(1,0);
 800581c:	f7ff f890 	bl	8004940 <oled_setcursor>
			  			oled_puts("lost connection!");
 8005820:	4872      	ldr	r0, [pc, #456]	; (80059ec <main+0x910>)
 8005822:	f7fe ffd9 	bl	80047d8 <oled_puts>
			  				xprintf(" %d)%d",i,Rxbuf[i]);
 8005826:	4621      	mov	r1, r4
			  			for(int i=0;i<13;i++){
 8005828:	3401      	adds	r4, #1
			  				xprintf(" %d)%d",i,Rxbuf[i]);
 800582a:	f819 2b01 	ldrb.w	r2, [r9], #1
 800582e:	4650      	mov	r0, sl
 8005830:	f001 fa00 	bl	8006c34 <xprintf>
			  			for(int i=0;i<13;i++){
 8005834:	2c0d      	cmp	r4, #13
 8005836:	d1f6      	bne.n	8005826 <main+0x74a>
			  			xprintf("\r\n");
 8005838:	486d      	ldr	r0, [pc, #436]	; (80059f0 <main+0x914>)
 800583a:	f001 f9fb 	bl	8006c34 <xprintf>
					    DFPlayer_playmp3(12);
 800583e:	200c      	movs	r0, #12
 8005840:	f7fd fcb4 	bl	80031ac <DFPlayer_playmp3>
	  			  		beep(1,300,300);
 8005844:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005848:	2001      	movs	r0, #1
 800584a:	4611      	mov	r1, r2
 800584c:	f7fe f9a2 	bl	8003b94 <beep>
		  			    HAL_IWDG_Refresh(&hiwdg);
 8005850:	4638      	mov	r0, r7
 8005852:	f7fb fddb 	bl	800140c <HAL_IWDG_Refresh>
	  			  		beep(1,300,300);
 8005856:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800585a:	2001      	movs	r0, #1
 800585c:	4611      	mov	r1, r2
 800585e:	f7fe f999 	bl	8003b94 <beep>
		  			    HAL_IWDG_Refresh(&hiwdg);
 8005862:	4638      	mov	r0, r7
 8005864:	f7fb fdd2 	bl	800140c <HAL_IWDG_Refresh>
			  	  HAL_IWDG_Refresh(&hiwdg);
 8005868:	4638      	mov	r0, r7
 800586a:	f7fb fdcf 	bl	800140c <HAL_IWDG_Refresh>
			  	while(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==1){
 800586e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005872:	4628      	mov	r0, r5
 8005874:	f7fb fa3a 	bl	8000cec <HAL_GPIO_ReadPin>
 8005878:	2801      	cmp	r0, #1
 800587a:	4683      	mov	fp, r0
 800587c:	d086      	beq.n	800578c <main+0x6b0>
			  	sConfigOC.Pulse = 0;
 800587e:	2400      	movs	r4, #0
			  	HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8005880:	4946      	ldr	r1, [pc, #280]	; (800599c <main+0x8c0>)
 8005882:	4847      	ldr	r0, [pc, #284]	; (80059a0 <main+0x8c4>)
 8005884:	4622      	mov	r2, r4
			  	sConfigOC.Pulse = 0;
 8005886:	604c      	str	r4, [r1, #4]
			  	HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8005888:	f7fc ff60 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
			  	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800588c:	4621      	mov	r1, r4
 800588e:	4844      	ldr	r0, [pc, #272]	; (80059a0 <main+0x8c4>)
 8005890:	f7fc fb9a 	bl	8001fc8 <HAL_TIM_PWM_Start>
			  	HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8005894:	4941      	ldr	r1, [pc, #260]	; (800599c <main+0x8c0>)
 8005896:	2208      	movs	r2, #8
 8005898:	4841      	ldr	r0, [pc, #260]	; (80059a0 <main+0x8c4>)
			  	sConfigOC.Pulse = 0;
 800589a:	604c      	str	r4, [r1, #4]
			  	HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 800589c:	f7fc ff56 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
			  	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3) ;
 80058a0:	2108      	movs	r1, #8
 80058a2:	483f      	ldr	r0, [pc, #252]	; (80059a0 <main+0x8c4>)
 80058a4:	f7fc fb90 	bl	8001fc8 <HAL_TIM_PWM_Start>
		  		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,0);
 80058a8:	4622      	mov	r2, r4
 80058aa:	4640      	mov	r0, r8
 80058ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80058b0:	f7fb fa22 	bl	8000cf8 <HAL_GPIO_WritePin>
	  			motor_move(0,0,0,0);
 80058b4:	4623      	mov	r3, r4
 80058b6:	4622      	mov	r2, r4
 80058b8:	4621      	mov	r1, r4
 80058ba:	4620      	mov	r0, r4
	  			servo(servotemp[0],servotemp[1],servotemp[2],servotemp[3],servotemp[3],
 80058bc:	245a      	movs	r4, #90	; 0x5a
	  			motor_move(0,0,0,0);
 80058be:	f7fe faa7 	bl	8003e10 <motor_move>
	  			servo(servotemp[0],servotemp[1],servotemp[2],servotemp[3],servotemp[3],
 80058c2:	4b48      	ldr	r3, [pc, #288]	; (80059e4 <main+0x908>)
 80058c4:	4847      	ldr	r0, [pc, #284]	; (80059e4 <main+0x908>)
 80058c6:	f9b3 e006 	ldrsh.w	lr, [r3, #6]
 80058ca:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80058ce:	f9b3 1002 	ldrsh.w	r1, [r3, #2]
 80058d2:	4673      	mov	r3, lr
 80058d4:	f9b0 0000 	ldrsh.w	r0, [r0]
 80058d8:	f8cd e000 	str.w	lr, [sp]
 80058dc:	9405      	str	r4, [sp, #20]
 80058de:	9404      	str	r4, [sp, #16]
 80058e0:	9403      	str	r4, [sp, #12]
 80058e2:	9402      	str	r4, [sp, #8]
 80058e4:	9401      	str	r4, [sp, #4]
 80058e6:	f7fd feab 	bl	8003640 <servo>
 80058ea:	e551      	b.n	8005390 <main+0x2b4>
			  		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,1);
 80058ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80058f0:	4622      	mov	r2, r4
 80058f2:	4640      	mov	r0, r8
 80058f4:	f7fb fa00 	bl	8000cf8 <HAL_GPIO_WritePin>
			  		main_run();
 80058f8:	f7ff f958 	bl	8004bac <main_run>
			  		if(data[Servonumber+11-2]%11==0){
 80058fc:	4b3d      	ldr	r3, [pc, #244]	; (80059f4 <main+0x918>)
 80058fe:	4a3e      	ldr	r2, [pc, #248]	; (80059f8 <main+0x91c>)
 8005900:	7b5b      	ldrb	r3, [r3, #13]
 8005902:	fba2 1203 	umull	r1, r2, r2, r3
 8005906:	08d2      	lsrs	r2, r2, #3
 8005908:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800590c:	eb02 0241 	add.w	r2, r2, r1, lsl #1
 8005910:	1a9b      	subs	r3, r3, r2
 8005912:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8005916:	f000 80d1 	beq.w	8005abc <main+0x9e0>
			  		if(data[Servonumber+11-2]%11==5){
 800591a:	2b05      	cmp	r3, #5
 800591c:	d1a4      	bne.n	8005868 <main+0x78c>
			  		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,0);
 800591e:	2200      	movs	r2, #0
 8005920:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005924:	4640      	mov	r0, r8
 8005926:	f7fb f9e7 	bl	8000cf8 <HAL_GPIO_WritePin>
 800592a:	e79d      	b.n	8005868 <main+0x78c>
			  oled_clear();
 800592c:	f7fe ffd4 	bl	80048d8 <oled_clear>
			  	oled_puts("sens_test select");
 8005930:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 8005a10 <main+0x934>
			  HOUI_def=JY901_def_set();
 8005934:	f7fd fcfe 	bl	8003334 <JY901_def_set>
			    TIM1->CNT=30000;
 8005938:	4b30      	ldr	r3, [pc, #192]	; (80059fc <main+0x920>)
 800593a:	f247 5130 	movw	r1, #30000	; 0x7530
			  HOUI_def=JY901_def_set();
 800593e:	4a30      	ldr	r2, [pc, #192]	; (8005a00 <main+0x924>)
 8005940:	8010      	strh	r0, [r2, #0]
			    HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,0);
 8005942:	2200      	movs	r2, #0
			    TIM1->CNT=30000;
 8005944:	6259      	str	r1, [r3, #36]	; 0x24
			    HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,0);
 8005946:	4640      	mov	r0, r8
 8005948:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800594c:	f7fb f9d4 	bl	8000cf8 <HAL_GPIO_WritePin>
			  	while(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==1){
 8005950:	e01a      	b.n	8005988 <main+0x8ac>
			  	oled_returnhome();
 8005952:	f7ff f82b 	bl	80049ac <oled_returnhome>
			  	oled_puts("sens_test select");
 8005956:	4648      	mov	r0, r9
 8005958:	f7fe ff3e 	bl	80047d8 <oled_puts>
			  	oled_setcursor(1,0);
 800595c:	2100      	movs	r1, #0
 800595e:	4620      	mov	r0, r4
 8005960:	f7fe ffee 	bl	8004940 <oled_setcursor>
			  	oled_puts("Running          ");
 8005964:	4827      	ldr	r0, [pc, #156]	; (8005a04 <main+0x928>)
 8005966:	f7fe ff37 	bl	80047d8 <oled_puts>
				sens_test();
 800596a:	f7ff f9f7 	bl	8004d5c <sens_test>
				  HAL_IWDG_Refresh(&hiwdg);
 800596e:	4638      	mov	r0, r7
 8005970:	f7fb fd4c 	bl	800140c <HAL_IWDG_Refresh>
				 HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 8005974:	4621      	mov	r1, r4
 8005976:	4640      	mov	r0, r8
 8005978:	f7fb f9c2 	bl	8000d00 <HAL_GPIO_TogglePin>
				 HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,0);
 800597c:	2200      	movs	r2, #0
 800597e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005982:	4640      	mov	r0, r8
 8005984:	f7fb f9b8 	bl	8000cf8 <HAL_GPIO_WritePin>
			  	while(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==1){
 8005988:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800598c:	4628      	mov	r0, r5
 800598e:	f7fb f9ad 	bl	8000cec <HAL_GPIO_ReadPin>
 8005992:	2801      	cmp	r0, #1
 8005994:	4604      	mov	r4, r0
 8005996:	d0dc      	beq.n	8005952 <main+0x876>
 8005998:	e4e4      	b.n	8005364 <main+0x288>
 800599a:	bf00      	nop
 800599c:	200000ec 	.word	0x200000ec
 80059a0:	2000048c 	.word	0x2000048c
 80059a4:	200000ac 	.word	0x200000ac
 80059a8:	08007338 	.word	0x08007338
 80059ac:	0800734c 	.word	0x0800734c
 80059b0:	08007360 	.word	0x08007360
 80059b4:	08007368 	.word	0x08007368
 80059b8:	08007370 	.word	0x08007370
 80059bc:	08007378 	.word	0x08007378
 80059c0:	08007380 	.word	0x08007380
 80059c4:	08007388 	.word	0x08007388
 80059c8:	08007390 	.word	0x08007390
 80059cc:	08007398 	.word	0x08007398
 80059d0:	080073a0 	.word	0x080073a0
 80059d4:	080073a8 	.word	0x080073a8
 80059d8:	080073b0 	.word	0x080073b0
 80059dc:	080073b8 	.word	0x080073b8
 80059e0:	080073c0 	.word	0x080073c0
 80059e4:	20000010 	.word	0x20000010
 80059e8:	080073cc 	.word	0x080073cc
 80059ec:	080073dc 	.word	0x080073dc
 80059f0:	080072d0 	.word	0x080072d0
 80059f4:	2000022c 	.word	0x2000022c
 80059f8:	ba2e8ba3 	.word	0xba2e8ba3
 80059fc:	40010000 	.word	0x40010000
 8005a00:	200000cc 	.word	0x200000cc
 8005a04:	08007454 	.word	0x08007454
 8005a08:	2000021c 	.word	0x2000021c
 8005a0c:	080073f0 	.word	0x080073f0
 8005a10:	08007440 	.word	0x08007440
				oled_clear();
 8005a14:	f7fe ff60 	bl	80048d8 <oled_clear>
			    TIM1->CNT=30000;
 8005a18:	f247 5430 	movw	r4, #30000	; 0x7530
				HOUI_def=JY901_def_set();
 8005a1c:	f7fd fc8a 	bl	8003334 <JY901_def_set>
			    TIM1->CNT=30000;
 8005a20:	4b30      	ldr	r3, [pc, #192]	; (8005ae4 <main+0xa08>)
				HOUI_def=JY901_def_set();
 8005a22:	4a31      	ldr	r2, [pc, #196]	; (8005ae8 <main+0xa0c>)
		  		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,0);
 8005a24:	f44f 5100 	mov.w	r1, #8192	; 0x2000
				oled_puts("Comu test select");
 8005a28:	f8df b0d0 	ldr.w	fp, [pc, #208]	; 8005afc <main+0xa20>
				HOUI_def=JY901_def_set();
 8005a2c:	8010      	strh	r0, [r2, #0]
		  		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,0);
 8005a2e:	2200      	movs	r2, #0
			    TIM1->CNT=30000;
 8005a30:	625c      	str	r4, [r3, #36]	; 0x24
		  		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,0);
 8005a32:	4640      	mov	r0, r8
 8005a34:	f7fb f960 	bl	8000cf8 <HAL_GPIO_WritePin>
				motor_move(0,0,0,0);
 8005a38:	2300      	movs	r3, #0
				  servo(180,67,90,180,180,90,90,90,90,90);
 8005a3a:	24b4      	movs	r4, #180	; 0xb4
				motor_move(0,0,0,0);
 8005a3c:	461a      	mov	r2, r3
 8005a3e:	4619      	mov	r1, r3
 8005a40:	4618      	mov	r0, r3
 8005a42:	f7fe f9e5 	bl	8003e10 <motor_move>
				  servo(180,67,90,180,180,90,90,90,90,90);
 8005a46:	205a      	movs	r0, #90	; 0x5a
 8005a48:	2143      	movs	r1, #67	; 0x43
 8005a4a:	4623      	mov	r3, r4
 8005a4c:	9005      	str	r0, [sp, #20]
 8005a4e:	4602      	mov	r2, r0
 8005a50:	9004      	str	r0, [sp, #16]
 8005a52:	9003      	str	r0, [sp, #12]
 8005a54:	9002      	str	r0, [sp, #8]
 8005a56:	9001      	str	r0, [sp, #4]
 8005a58:	4620      	mov	r0, r4
 8005a5a:	9400      	str	r4, [sp, #0]
 8005a5c:	f7fd fdf0 	bl	8003640 <servo>
				while(HAL_GPIO_ReadPin(GPIOG,GPIO_PIN_15)==1){
 8005a60:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005a64:	4628      	mov	r0, r5
 8005a66:	f7fb f941 	bl	8000cec <HAL_GPIO_ReadPin>
 8005a6a:	2801      	cmp	r0, #1
 8005a6c:	4604      	mov	r4, r0
 8005a6e:	f47f ac8f 	bne.w	8005390 <main+0x2b4>
				oled_returnhome();
 8005a72:	f7fe ff9b 	bl	80049ac <oled_returnhome>
				oled_puts("Comu test select");
 8005a76:	4658      	mov	r0, fp
 8005a78:	f7fe feae 	bl	80047d8 <oled_puts>
				oled_setcursor(1,0);
 8005a7c:	2100      	movs	r1, #0
 8005a7e:	4620      	mov	r0, r4
 8005a80:	f8df 907c 	ldr.w	r9, [pc, #124]	; 8005b00 <main+0xa24>
				for(int counttime1=0;counttime1<(Servonumber+11-1);counttime1++){
 8005a84:	460c      	mov	r4, r1
				oled_setcursor(1,0);
 8005a86:	f7fe ff5b 	bl	8004940 <oled_setcursor>
				oled_puts("running         ");
 8005a8a:	4818      	ldr	r0, [pc, #96]	; (8005aec <main+0xa10>)
					xprintf(" data%d)%d",counttime1,data[counttime1]);
 8005a8c:	f8df a074 	ldr.w	sl, [pc, #116]	; 8005b04 <main+0xa28>
				oled_puts("running         ");
 8005a90:	f7fe fea2 	bl	80047d8 <oled_puts>
					xprintf(" data%d)%d",counttime1,data[counttime1]);
 8005a94:	4621      	mov	r1, r4
				for(int counttime1=0;counttime1<(Servonumber+11-1);counttime1++){
 8005a96:	3401      	adds	r4, #1
					xprintf(" data%d)%d",counttime1,data[counttime1]);
 8005a98:	f819 2f01 	ldrb.w	r2, [r9, #1]!
 8005a9c:	4650      	mov	r0, sl
 8005a9e:	f001 f8c9 	bl	8006c34 <xprintf>
				for(int counttime1=0;counttime1<(Servonumber+11-1);counttime1++){
 8005aa2:	2c0e      	cmp	r4, #14
 8005aa4:	d1f6      	bne.n	8005a94 <main+0x9b8>
				xprintf("\r\n");
 8005aa6:	4812      	ldr	r0, [pc, #72]	; (8005af0 <main+0xa14>)
 8005aa8:	f001 f8c4 	bl	8006c34 <xprintf>
				HAL_IWDG_Refresh(&hiwdg);
 8005aac:	4638      	mov	r0, r7
 8005aae:	f7fb fcad 	bl	800140c <HAL_IWDG_Refresh>
				HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 8005ab2:	2101      	movs	r1, #1
 8005ab4:	4640      	mov	r0, r8
 8005ab6:	f7fb f923 	bl	8000d00 <HAL_GPIO_TogglePin>
 8005aba:	e7d1      	b.n	8005a60 <main+0x984>
			  		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,1);
 8005abc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005ac0:	4622      	mov	r2, r4
 8005ac2:	4640      	mov	r0, r8
 8005ac4:	f7fb f918 	bl	8000cf8 <HAL_GPIO_WritePin>
 8005ac8:	4b0a      	ldr	r3, [pc, #40]	; (8005af4 <main+0xa18>)
 8005aca:	4a0b      	ldr	r2, [pc, #44]	; (8005af8 <main+0xa1c>)
 8005acc:	7b5b      	ldrb	r3, [r3, #13]
 8005ace:	fba2 1203 	umull	r1, r2, r2, r3
 8005ad2:	08d2      	lsrs	r2, r2, #3
 8005ad4:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8005ad8:	eb02 0241 	add.w	r2, r2, r1, lsl #1
 8005adc:	1a9b      	subs	r3, r3, r2
 8005ade:	b2db      	uxtb	r3, r3
 8005ae0:	e71b      	b.n	800591a <main+0x83e>
 8005ae2:	bf00      	nop
 8005ae4:	40010000 	.word	0x40010000
 8005ae8:	200000cc 	.word	0x200000cc
 8005aec:	08007420 	.word	0x08007420
 8005af0:	080072d0 	.word	0x080072d0
 8005af4:	2000022c 	.word	0x2000022c
 8005af8:	ba2e8ba3 	.word	0xba2e8ba3
 8005afc:	0800740c 	.word	0x0800740c
 8005b00:	2000022b 	.word	0x2000022b
 8005b04:	08007434 	.word	0x08007434

08005b08 <HAL_UART_RxCpltCallback>:
		while (Rxbuf[j] != 252 && j<(Servonumber + 11-1)) {
 8005b08:	4941      	ldr	r1, [pc, #260]	; (8005c10 <HAL_UART_RxCpltCallback+0x108>)
 8005b0a:	780b      	ldrb	r3, [r1, #0]
 8005b0c:	2bfc      	cmp	r3, #252	; 0xfc
 8005b0e:	d07d      	beq.n	8005c0c <HAL_UART_RxCpltCallback+0x104>
 8005b10:	1c4a      	adds	r2, r1, #1
 8005b12:	2300      	movs	r3, #0
 8005b14:	f812 0b01 	ldrb.w	r0, [r2], #1
			j++;
 8005b18:	3301      	adds	r3, #1
		while (Rxbuf[j] != 252 && j<(Servonumber + 11-1)) {
 8005b1a:	28fc      	cmp	r0, #252	; 0xfc
 8005b1c:	d011      	beq.n	8005b42 <HAL_UART_RxCpltCallback+0x3a>
 8005b1e:	2b0e      	cmp	r3, #14
 8005b20:	d1f8      	bne.n	8005b14 <HAL_UART_RxCpltCallback+0xc>
 8005b22:	4b3c      	ldr	r3, [pc, #240]	; (8005c14 <HAL_UART_RxCpltCallback+0x10c>)
				data[k] = 0;
 8005b24:	2200      	movs	r2, #0
 8005b26:	f103 0108 	add.w	r1, r3, #8
 8005b2a:	f803 2f01 	strb.w	r2, [r3, #1]!
			for (int k = 0; k < 8; k++) {
 8005b2e:	428b      	cmp	r3, r1
 8005b30:	d1fb      	bne.n	8005b2a <HAL_UART_RxCpltCallback+0x22>
				data[k]=90;
 8005b32:	4b39      	ldr	r3, [pc, #228]	; (8005c18 <HAL_UART_RxCpltCallback+0x110>)
 8005b34:	215a      	movs	r1, #90	; 0x5a
			data[13]=0;
 8005b36:	735a      	strb	r2, [r3, #13]
				data[k]=90;
 8005b38:	7219      	strb	r1, [r3, #8]
 8005b3a:	7259      	strb	r1, [r3, #9]
 8005b3c:	7299      	strb	r1, [r3, #10]
 8005b3e:	72d9      	strb	r1, [r3, #11]
 8005b40:	4770      	bx	lr
		if(j>=Servonumber+11-2){
 8005b42:	2b0c      	cmp	r3, #12
 8005b44:	dced      	bgt.n	8005b22 <HAL_UART_RxCpltCallback+0x1a>
 8005b46:	4419      	add	r1, r3
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8005b48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b4c:	4c32      	ldr	r4, [pc, #200]	; (8005c18 <HAL_UART_RxCpltCallback+0x110>)
		int j = 0;
 8005b4e:	4625      	mov	r5, r4
 8005b50:	340e      	adds	r4, #14
 8005b52:	1b5a      	subs	r2, r3, r5
 8005b54:	462b      	mov	r3, r5
				if ((j + k) >= Servonumber + 11-1) {
 8005b56:	18d0      	adds	r0, r2, r3
 8005b58:	3301      	adds	r3, #1
 8005b5a:	3101      	adds	r1, #1
 8005b5c:	280d      	cmp	r0, #13
					data[k] = Rxbuf[k - (Servonumber + 11-1  - j)];
 8005b5e:	bfcc      	ite	gt
 8005b60:	f811 0c0f 	ldrbgt.w	r0, [r1, #-15]
					data[k] = Rxbuf[j + k + 1];
 8005b64:	7808      	ldrble	r0, [r1, #0]
 8005b66:	f803 0c01 	strb.w	r0, [r3, #-1]
			for (int k = 0; k < (Servonumber + 11-1); k++) {
 8005b6a:	429c      	cmp	r4, r3
 8005b6c:	d1f3      	bne.n	8005b56 <HAL_UART_RxCpltCallback+0x4e>
			motor[0]=data[0];
 8005b6e:	4b2b      	ldr	r3, [pc, #172]	; (8005c1c <HAL_UART_RxCpltCallback+0x114>)
			Flug_Rxdata=1;
 8005b70:	f04f 0801 	mov.w	r8, #1
			motor[0]=data[0];
 8005b74:	782a      	ldrb	r2, [r5, #0]
			Txdata[0]=1+(!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_2))*2+!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_3)*4+
 8005b76:	2104      	movs	r1, #4
			motor[1]=data[1];
 8005b78:	786c      	ldrb	r4, [r5, #1]
			motor[2]=data[2];
 8005b7a:	78a8      	ldrb	r0, [r5, #2]
			motor[3]=data[3];
 8005b7c:	78ee      	ldrb	r6, [r5, #3]
			motor[0]=data[0];
 8005b7e:	701a      	strb	r2, [r3, #0]
			motor[4]=data[4];
 8005b80:	792a      	ldrb	r2, [r5, #4]
			motor[1]=data[1];
 8005b82:	705c      	strb	r4, [r3, #1]
			motor[2]=data[2];
 8005b84:	7098      	strb	r0, [r3, #2]
			servodata[i]=data[i+9];
 8005b86:	4c26      	ldr	r4, [pc, #152]	; (8005c20 <HAL_UART_RxCpltCallback+0x118>)
 8005b88:	7a68      	ldrb	r0, [r5, #9]
 8005b8a:	7aaf      	ldrb	r7, [r5, #10]
			motor[3]=data[3];
 8005b8c:	70de      	strb	r6, [r3, #3]
			motor[4]=data[4];
 8005b8e:	711a      	strb	r2, [r3, #4]
			servodata[i]=data[i+9];
 8005b90:	7aee      	ldrb	r6, [r5, #11]
 8005b92:	7b2a      	ldrb	r2, [r5, #12]
			Flug_Rxdata=1;
 8005b94:	4b23      	ldr	r3, [pc, #140]	; (8005c24 <HAL_UART_RxCpltCallback+0x11c>)
			servodata[i]=data[i+9];
 8005b96:	8020      	strh	r0, [r4, #0]
			Txdata[0]=1+(!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_2))*2+!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_3)*4+
 8005b98:	4823      	ldr	r0, [pc, #140]	; (8005c28 <HAL_UART_RxCpltCallback+0x120>)
			servodata[i]=data[i+9];
 8005b9a:	80e2      	strh	r2, [r4, #6]
 8005b9c:	8067      	strh	r7, [r4, #2]
 8005b9e:	80a6      	strh	r6, [r4, #4]
			Flug_Rxdata=1;
 8005ba0:	f883 8000 	strb.w	r8, [r3]
			Txdata[0]=1+(!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_2))*2+!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_3)*4+
 8005ba4:	f7fb f8a2 	bl	8000cec <HAL_GPIO_ReadPin>
 8005ba8:	2800      	cmp	r0, #0
 8005baa:	f04f 0108 	mov.w	r1, #8
 8005bae:	481e      	ldr	r0, [pc, #120]	; (8005c28 <HAL_UART_RxCpltCallback+0x120>)
 8005bb0:	bf14      	ite	ne
 8005bb2:	4647      	movne	r7, r8
 8005bb4:	2703      	moveq	r7, #3
 8005bb6:	f7fb f899 	bl	8000cec <HAL_GPIO_ReadPin>
 8005bba:	2800      	cmp	r0, #0
					!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_4)*8+!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_5)*16+Expand_flug*32;
 8005bbc:	f04f 0110 	mov.w	r1, #16
 8005bc0:	4819      	ldr	r0, [pc, #100]	; (8005c28 <HAL_UART_RxCpltCallback+0x120>)
			Txdata[0]=1+(!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_2))*2+!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_3)*4+
 8005bc2:	bf14      	ite	ne
 8005bc4:	2600      	movne	r6, #0
 8005bc6:	2604      	moveq	r6, #4
					!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_4)*8+!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_5)*16+Expand_flug*32;
 8005bc8:	f7fb f890 	bl	8000cec <HAL_GPIO_ReadPin>
			Txdata[0]=1+(!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_2))*2+!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_3)*4+
 8005bcc:	2800      	cmp	r0, #0
					!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_4)*8+!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_5)*16+Expand_flug*32;
 8005bce:	f04f 0120 	mov.w	r1, #32
 8005bd2:	4815      	ldr	r0, [pc, #84]	; (8005c28 <HAL_UART_RxCpltCallback+0x120>)
			Txdata[0]=1+(!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_2))*2+!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_3)*4+
 8005bd4:	bf14      	ite	ne
 8005bd6:	2500      	movne	r5, #0
 8005bd8:	2508      	moveq	r5, #8
					!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_4)*8+!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_5)*16+Expand_flug*32;
 8005bda:	f7fb f887 	bl	8000cec <HAL_GPIO_ReadPin>
 8005bde:	4b13      	ldr	r3, [pc, #76]	; (8005c2c <HAL_UART_RxCpltCallback+0x124>)
 8005be0:	2800      	cmp	r0, #0
			Txdata[0]=1+(!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_2))*2+!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_3)*4+
 8005be2:	f8df e050 	ldr.w	lr, [pc, #80]	; 8005c34 <HAL_UART_RxCpltCallback+0x12c>
					!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_4)*8+!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_5)*16+Expand_flug*32;
 8005be6:	781b      	ldrb	r3, [r3, #0]
			HAL_UART_Transmit(&huart1,(uint8_t*)Txdata,1,0xFF);
 8005be8:	4642      	mov	r2, r8
					!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_4)*8+!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_5)*16+Expand_flug*32;
 8005bea:	bf14      	ite	ne
 8005bec:	2400      	movne	r4, #0
 8005bee:	2410      	moveq	r4, #16
 8005bf0:	eb07 1743 	add.w	r7, r7, r3, lsl #5
			HAL_UART_Transmit(&huart1,(uint8_t*)Txdata,1,0xFF);
 8005bf4:	4671      	mov	r1, lr
 8005bf6:	23ff      	movs	r3, #255	; 0xff
 8005bf8:	480d      	ldr	r0, [pc, #52]	; (8005c30 <HAL_UART_RxCpltCallback+0x128>)
					!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_4)*8+!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_5)*16+Expand_flug*32;
 8005bfa:	443e      	add	r6, r7
 8005bfc:	4435      	add	r5, r6
 8005bfe:	442c      	add	r4, r5
			Txdata[0]=1+(!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_2))*2+!HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_3)*4+
 8005c00:	f88e 4000 	strb.w	r4, [lr]
		}
 8005c04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			HAL_UART_Transmit(&huart1,(uint8_t*)Txdata,1,0xFF);
 8005c08:	f7fc beb0 	b.w	800296c <HAL_UART_Transmit>
		int j = 0;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	e79a      	b.n	8005b46 <HAL_UART_RxCpltCallback+0x3e>
 8005c10:	2000021c 	.word	0x2000021c
 8005c14:	2000022b 	.word	0x2000022b
 8005c18:	2000022c 	.word	0x2000022c
 8005c1c:	20000244 	.word	0x20000244
 8005c20:	20000008 	.word	0x20000008
 8005c24:	200000aa 	.word	0x200000aa
 8005c28:	40021400 	.word	0x40021400
 8005c2c:	200000ce 	.word	0x200000ce
 8005c30:	200005dc 	.word	0x200005dc
 8005c34:	20000134 	.word	0x20000134

08005c38 <_Error_Handler>:
	  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,1);
 8005c38:	4c03      	ldr	r4, [pc, #12]	; (8005c48 <_Error_Handler+0x10>)
{
 8005c3a:	b508      	push	{r3, lr}
	  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,1);
 8005c3c:	2201      	movs	r2, #1
 8005c3e:	2120      	movs	r1, #32
 8005c40:	4620      	mov	r0, r4
 8005c42:	f7fb f859 	bl	8000cf8 <HAL_GPIO_WritePin>
 8005c46:	e7f9      	b.n	8005c3c <_Error_Handler+0x4>
 8005c48:	40020400 	.word	0x40020400

08005c4c <getUs>:
 */
#include "microsectimer.h"



uint32_t getUs(void) {
 8005c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
uint32_t usTicks = HAL_RCC_GetSysClockFreq() / 1000000;
 8005c4e:	4f0c      	ldr	r7, [pc, #48]	; (8005c80 <getUs+0x34>)
 8005c50:	f7fb fdf6 	bl	8001840 <HAL_RCC_GetSysClockFreq>
register uint32_t ms, cycle_cnt;
do {
ms = HAL_GetTick();
cycle_cnt = SysTick->VAL;
 8005c54:	4e0b      	ldr	r6, [pc, #44]	; (8005c84 <getUs+0x38>)
uint32_t usTicks = HAL_RCC_GetSysClockFreq() / 1000000;
 8005c56:	fba7 3700 	umull	r3, r7, r7, r0
 8005c5a:	0cbf      	lsrs	r7, r7, #18
ms = HAL_GetTick();
 8005c5c:	f7fa fcba 	bl	80005d4 <HAL_GetTick>
 8005c60:	4604      	mov	r4, r0
cycle_cnt = SysTick->VAL;
 8005c62:	68b5      	ldr	r5, [r6, #8]
} while (ms != HAL_GetTick());
 8005c64:	f7fa fcb6 	bl	80005d4 <HAL_GetTick>
 8005c68:	4284      	cmp	r4, r0
 8005c6a:	d1f7      	bne.n	8005c5c <getUs+0x10>
return (ms * 1000) + (usTicks * 1000 - cycle_cnt) / usTicks;
 8005c6c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005c70:	fb00 f307 	mul.w	r3, r0, r7
 8005c74:	1b5d      	subs	r5, r3, r5
 8005c76:	fbb5 f7f7 	udiv	r7, r5, r7
}
 8005c7a:	fb00 7004 	mla	r0, r0, r4, r7
 8005c7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c80:	431bde83 	.word	0x431bde83
 8005c84:	e000e010 	.word	0xe000e010

08005c88 <delayUs>:

void delayUs(uint16_t micros) {
 8005c88:	b538      	push	{r3, r4, r5, lr}
 8005c8a:	4605      	mov	r5, r0
uint32_t start = getUs();
 8005c8c:	f7ff ffde 	bl	8005c4c <getUs>
 8005c90:	4604      	mov	r4, r0
while (getUs()-start < (uint32_t) micros) {
 8005c92:	e000      	b.n	8005c96 <delayUs+0xe>
	asm("nop");
 8005c94:	bf00      	nop
while (getUs()-start < (uint32_t) micros) {
 8005c96:	f7ff ffd9 	bl	8005c4c <getUs>
 8005c9a:	1b00      	subs	r0, r0, r4
 8005c9c:	42a8      	cmp	r0, r5
 8005c9e:	d3f9      	bcc.n	8005c94 <delayUs+0xc>
}
}
 8005ca0:	bd38      	pop	{r3, r4, r5, pc}
 8005ca2:	bf00      	nop

08005ca4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005ca4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005ca6:	2003      	movs	r0, #3
 8005ca8:	f7fa fcac 	bl	8000604 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8005cac:	2200      	movs	r2, #0
 8005cae:	f06f 000b 	mvn.w	r0, #11
 8005cb2:	4611      	mov	r1, r2
 8005cb4:	f7fa fcba 	bl	800062c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f06f 000a 	mvn.w	r0, #10
 8005cbe:	4611      	mov	r1, r2
 8005cc0:	f7fa fcb4 	bl	800062c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f06f 0009 	mvn.w	r0, #9
 8005cca:	4611      	mov	r1, r2
 8005ccc:	f7fa fcae 	bl	800062c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f06f 0004 	mvn.w	r0, #4
 8005cd6:	4611      	mov	r1, r2
 8005cd8:	f7fa fca8 	bl	800062c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f06f 0003 	mvn.w	r0, #3
 8005ce2:	4611      	mov	r1, r2
 8005ce4:	f7fa fca2 	bl	800062c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f06f 0001 	mvn.w	r0, #1
 8005cee:	4611      	mov	r1, r2
 8005cf0:	f7fa fc9c 	bl	800062c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f04f 30ff 	mov.w	r0, #4294967295
 8005cfa:	4611      	mov	r1, r2

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005cfc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005d00:	f7fa bc94 	b.w	800062c <HAL_NVIC_SetPriority>

08005d04 <NMI_Handler>:
 8005d04:	4770      	bx	lr
 8005d06:	bf00      	nop

08005d08 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8005d08:	e7fe      	b.n	8005d08 <HardFault_Handler>
 8005d0a:	bf00      	nop

08005d0c <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8005d0c:	e7fe      	b.n	8005d0c <MemManage_Handler>
 8005d0e:	bf00      	nop

08005d10 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8005d10:	e7fe      	b.n	8005d10 <BusFault_Handler>
 8005d12:	bf00      	nop

08005d14 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8005d14:	e7fe      	b.n	8005d14 <UsageFault_Handler>
 8005d16:	bf00      	nop

08005d18 <SVC_Handler>:
 8005d18:	4770      	bx	lr
 8005d1a:	bf00      	nop

08005d1c <DebugMon_Handler>:
 8005d1c:	4770      	bx	lr
 8005d1e:	bf00      	nop

08005d20 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8005d20:	4770      	bx	lr
 8005d22:	bf00      	nop

08005d24 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8005d24:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005d26:	f7fa fc49 	bl	80005bc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005d2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8005d2e:	f7fa bce9 	b.w	8000704 <HAL_SYSTICK_IRQHandler>
 8005d32:	bf00      	nop

08005d34 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005d34:	4801      	ldr	r0, [pc, #4]	; (8005d3c <USART1_IRQHandler+0x8>)
 8005d36:	f7fc bf11 	b.w	8002b5c <HAL_UART_IRQHandler>
 8005d3a:	bf00      	nop
 8005d3c:	200005dc 	.word	0x200005dc

08005d40 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005d40:	4801      	ldr	r0, [pc, #4]	; (8005d48 <TIM6_DAC_IRQHandler+0x8>)
 8005d42:	f7fc b993 	b.w	800206c <HAL_TIM_IRQHandler>
 8005d46:	bf00      	nop
 8005d48:	200003cc 	.word	0x200003cc

08005d4c <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8005d4c:	4801      	ldr	r0, [pc, #4]	; (8005d54 <DMA2_Stream2_IRQHandler+0x8>)
 8005d4e:	f7fa bdd3 	b.w	80008f8 <HAL_DMA_IRQHandler>
 8005d52:	bf00      	nop
 8005d54:	2000057c 	.word	0x2000057c

08005d58 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005d58:	4a0f      	ldr	r2, [pc, #60]	; (8005d98 <SystemInit+0x40>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005d5a:	4b10      	ldr	r3, [pc, #64]	; (8005d9c <SystemInit+0x44>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005d5c:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005d60:	490f      	ldr	r1, [pc, #60]	; (8005da0 <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005d62:	f440 0070 	orr.w	r0, r0, #15728640	; 0xf00000
{
 8005d66:	b470      	push	{r4, r5, r6}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005d68:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
  RCC->CFGR = 0x00000000;
 8005d6c:	2400      	movs	r4, #0
  RCC->CR |= (uint32_t)0x00000001;
 8005d6e:	6818      	ldr	r0, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005d70:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
  RCC->PLLCFGR = 0x24003010;
 8005d74:	4e0b      	ldr	r6, [pc, #44]	; (8005da4 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001;
 8005d76:	f040 0001 	orr.w	r0, r0, #1
 8005d7a:	6018      	str	r0, [r3, #0]
  RCC->CFGR = 0x00000000;
 8005d7c:	609c      	str	r4, [r3, #8]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005d7e:	6818      	ldr	r0, [r3, #0]
 8005d80:	4001      	ands	r1, r0
 8005d82:	6019      	str	r1, [r3, #0]
  RCC->PLLCFGR = 0x24003010;
 8005d84:	605e      	str	r6, [r3, #4]
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005d86:	6819      	ldr	r1, [r3, #0]
 8005d88:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8005d8c:	6019      	str	r1, [r3, #0]
  RCC->CIR = 0x00000000;
 8005d8e:	60dc      	str	r4, [r3, #12]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005d90:	6095      	str	r5, [r2, #8]
#endif
}
 8005d92:	bc70      	pop	{r4, r5, r6}
 8005d94:	4770      	bx	lr
 8005d96:	bf00      	nop
 8005d98:	e000ed00 	.word	0xe000ed00
 8005d9c:	40023800 	.word	0x40023800
 8005da0:	fef6ffff 	.word	0xfef6ffff
 8005da4:	24003010 	.word	0x24003010

08005da8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim11;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 60000;
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005daa:	4b19      	ldr	r3, [pc, #100]	; (8005e10 <MX_TIM1_Init+0x68>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005dac:	2200      	movs	r2, #0
  htim1.Instance = TIM1;
 8005dae:	4c19      	ldr	r4, [pc, #100]	; (8005e14 <MX_TIM1_Init+0x6c>)
  htim1.Init.Prescaler = 1;
 8005db0:	2501      	movs	r5, #1
  htim1.Init.Period = 60000;
 8005db2:	f64e 2660 	movw	r6, #60000	; 0xea60
  htim1.Instance = TIM1;
 8005db6:	4f18      	ldr	r7, [pc, #96]	; (8005e18 <MX_TIM1_Init+0x70>)
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8005db8:	4620      	mov	r0, r4
 8005dba:	4619      	mov	r1, r3
  htim1.Instance = TIM1;
 8005dbc:	6027      	str	r7, [r4, #0]
  htim1.Init.Period = 60000;
 8005dbe:	60e6      	str	r6, [r4, #12]
  htim1.Init.Prescaler = 1;
 8005dc0:	6065      	str	r5, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005dc2:	60a2      	str	r2, [r4, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005dc4:	6122      	str	r2, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 8005dc6:	6162      	str	r2, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005dc8:	61a2      	str	r2, [r4, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005dca:	601d      	str	r5, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005dcc:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005dce:	609d      	str	r5, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005dd0:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 8005dd2:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005dd4:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005dd6:	619d      	str	r5, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005dd8:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 8005dda:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8005ddc:	f7fc fac4 	bl	8002368 <HAL_TIM_Encoder_Init>
 8005de0:	b980      	cbnz	r0, 8005e04 <MX_TIM1_Init+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005de2:	4b0e      	ldr	r3, [pc, #56]	; (8005e1c <MX_TIM1_Init+0x74>)
 8005de4:	2200      	movs	r2, #0
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005de6:	480b      	ldr	r0, [pc, #44]	; (8005e14 <MX_TIM1_Init+0x6c>)
 8005de8:	4619      	mov	r1, r3
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005dea:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005dec:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005dee:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005df0:	f7fc fc2e 	bl	8002650 <HAL_TIMEx_MasterConfigSynchronization>
 8005df4:	b900      	cbnz	r0, 8005df8 <MX_TIM1_Init+0x50>
 8005df6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 8005df8:	215f      	movs	r1, #95	; 0x5f
 8005dfa:	4809      	ldr	r0, [pc, #36]	; (8005e20 <MX_TIM1_Init+0x78>)
  }

}
 8005dfc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    _Error_Handler(__FILE__, __LINE__);
 8005e00:	f7ff bf1a 	b.w	8005c38 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8005e04:	2157      	movs	r1, #87	; 0x57
 8005e06:	4806      	ldr	r0, [pc, #24]	; (8005e20 <MX_TIM1_Init+0x78>)
 8005e08:	f7ff ff16 	bl	8005c38 <_Error_Handler>
 8005e0c:	e7e9      	b.n	8005de2 <MX_TIM1_Init+0x3a>
 8005e0e:	bf00      	nop
 8005e10:	20000138 	.word	0x20000138
 8005e14:	2000040c 	.word	0x2000040c
 8005e18:	40010000 	.word	0x40010000
 8005e1c:	200000d4 	.word	0x200000d4
 8005e20:	080076b4 	.word	0x080076b4

08005e24 <MX_TIM3_Init>:
  HAL_TIM_MspPostInit(&htim2);

}
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  htim3.Instance = TIM3;
 8005e26:	4a18      	ldr	r2, [pc, #96]	; (8005e88 <MX_TIM3_Init+0x64>)
  htim3.Init.Prescaler = 1;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e28:	2400      	movs	r4, #0
  htim3.Init.Period = 60000;
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005e2a:	4b18      	ldr	r3, [pc, #96]	; (8005e8c <MX_TIM3_Init+0x68>)
  htim3.Init.Prescaler = 1;
 8005e2c:	2601      	movs	r6, #1
  htim3.Instance = TIM3;
 8005e2e:	4918      	ldr	r1, [pc, #96]	; (8005e90 <MX_TIM3_Init+0x6c>)
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8005e30:	2502      	movs	r5, #2
  htim3.Init.Period = 60000;
 8005e32:	f64e 2760 	movw	r7, #60000	; 0xea60
  sConfig.IC1Filter = 2;
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 2;
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8005e36:	4610      	mov	r0, r2
  htim3.Instance = TIM3;
 8005e38:	6011      	str	r1, [r2, #0]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8005e3a:	4619      	mov	r1, r3
  htim3.Init.Period = 60000;
 8005e3c:	60d7      	str	r7, [r2, #12]
  htim3.Init.Prescaler = 1;
 8005e3e:	6056      	str	r6, [r2, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e40:	6094      	str	r4, [r2, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005e42:	6114      	str	r4, [r2, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005e44:	6194      	str	r4, [r2, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005e46:	601e      	str	r6, [r3, #0]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005e48:	609e      	str	r6, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005e4a:	60dc      	str	r4, [r3, #12]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005e4c:	619e      	str	r6, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005e4e:	61dc      	str	r4, [r3, #28]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8005e50:	605d      	str	r5, [r3, #4]
  sConfig.IC1Filter = 2;
 8005e52:	611d      	str	r5, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8005e54:	615d      	str	r5, [r3, #20]
  sConfig.IC2Filter = 2;
 8005e56:	621d      	str	r5, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8005e58:	f7fc fa86 	bl	8002368 <HAL_TIM_Encoder_Init>
 8005e5c:	b978      	cbnz	r0, 8005e7e <MX_TIM3_Init+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005e5e:	4b0d      	ldr	r3, [pc, #52]	; (8005e94 <MX_TIM3_Init+0x70>)
 8005e60:	2200      	movs	r2, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005e62:	4809      	ldr	r0, [pc, #36]	; (8005e88 <MX_TIM3_Init+0x64>)
 8005e64:	4619      	mov	r1, r3
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005e66:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005e68:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005e6a:	f7fc fbf1 	bl	8002650 <HAL_TIMEx_MasterConfigSynchronization>
 8005e6e:	b900      	cbnz	r0, 8005e72 <MX_TIM3_Init+0x4e>
 8005e70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 8005e72:	21a6      	movs	r1, #166	; 0xa6
 8005e74:	4808      	ldr	r0, [pc, #32]	; (8005e98 <MX_TIM3_Init+0x74>)
  }

}
 8005e76:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    _Error_Handler(__FILE__, __LINE__);
 8005e7a:	f7ff bedd 	b.w	8005c38 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8005e7e:	219f      	movs	r1, #159	; 0x9f
 8005e80:	4805      	ldr	r0, [pc, #20]	; (8005e98 <MX_TIM3_Init+0x74>)
 8005e82:	f7ff fed9 	bl	8005c38 <_Error_Handler>
 8005e86:	e7ea      	b.n	8005e5e <MX_TIM3_Init+0x3a>
 8005e88:	2000034c 	.word	0x2000034c
 8005e8c:	20000138 	.word	0x20000138
 8005e90:	40000400 	.word	0x40000400
 8005e94:	200000d4 	.word	0x200000d4
 8005e98:	080076b4 	.word	0x080076b4

08005e9c <MX_TIM6_Init>:
  HAL_TIM_MspPostInit(&htim5);

}
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8005e9c:	b538      	push	{r3, r4, r5, lr}

  htim6.Instance = TIM6;
 8005e9e:	4b13      	ldr	r3, [pc, #76]	; (8005eec <MX_TIM6_Init+0x50>)
  htim6.Init.Prescaler = 864;
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005ea0:	2200      	movs	r2, #0
  htim6.Init.Prescaler = 864;
 8005ea2:	f44f 7458 	mov.w	r4, #864	; 0x360
  htim6.Instance = TIM6;
 8005ea6:	4d12      	ldr	r5, [pc, #72]	; (8005ef0 <MX_TIM6_Init+0x54>)
  htim6.Init.Period = 50000-1;
 8005ea8:	f24c 314f 	movw	r1, #49999	; 0xc34f
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005eac:	4618      	mov	r0, r3
  htim6.Instance = TIM6;
 8005eae:	601d      	str	r5, [r3, #0]
  htim6.Init.Prescaler = 864;
 8005eb0:	605c      	str	r4, [r3, #4]
  htim6.Init.Period = 50000-1;
 8005eb2:	60d9      	str	r1, [r3, #12]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005eb4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005eb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005eb8:	f7fc fa1e 	bl	80022f8 <HAL_TIM_Base_Init>
 8005ebc:	b980      	cbnz	r0, 8005ee0 <MX_TIM6_Init+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ebe:	4b0d      	ldr	r3, [pc, #52]	; (8005ef4 <MX_TIM6_Init+0x58>)
 8005ec0:	2200      	movs	r2, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005ec2:	480a      	ldr	r0, [pc, #40]	; (8005eec <MX_TIM6_Init+0x50>)
 8005ec4:	4619      	mov	r1, r3
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ec6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005ec8:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005eca:	f7fc fbc1 	bl	8002650 <HAL_TIMEx_MasterConfigSynchronization>
 8005ece:	b900      	cbnz	r0, 8005ed2 <MX_TIM6_Init+0x36>
 8005ed0:	bd38      	pop	{r3, r4, r5, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 8005ed2:	f44f 718f 	mov.w	r1, #286	; 0x11e
 8005ed6:	4808      	ldr	r0, [pc, #32]	; (8005ef8 <MX_TIM6_Init+0x5c>)
  }

}
 8005ed8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    _Error_Handler(__FILE__, __LINE__);
 8005edc:	f7ff beac 	b.w	8005c38 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8005ee0:	f240 1117 	movw	r1, #279	; 0x117
 8005ee4:	4804      	ldr	r0, [pc, #16]	; (8005ef8 <MX_TIM6_Init+0x5c>)
 8005ee6:	f7ff fea7 	bl	8005c38 <_Error_Handler>
 8005eea:	e7e8      	b.n	8005ebe <MX_TIM6_Init+0x22>
 8005eec:	200003cc 	.word	0x200003cc
 8005ef0:	40001000 	.word	0x40001000
 8005ef4:	200000d4 	.word	0x200000d4
 8005ef8:	080076b4 	.word	0x080076b4

08005efc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(tim_encoderHandle->Instance==TIM1)
 8005efc:	6803      	ldr	r3, [r0, #0]
 8005efe:	4a1b      	ldr	r2, [pc, #108]	; (8005f6c <HAL_TIM_Encoder_MspInit+0x70>)
 8005f00:	4293      	cmp	r3, r2
{
 8005f02:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f04:	b089      	sub	sp, #36	; 0x24
  if(tim_encoderHandle->Instance==TIM1)
 8005f06:	d019      	beq.n	8005f3c <HAL_TIM_Encoder_MspInit+0x40>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM3)
 8005f08:	4a19      	ldr	r2, [pc, #100]	; (8005f70 <HAL_TIM_Encoder_MspInit+0x74>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d001      	beq.n	8005f12 <HAL_TIM_Encoder_MspInit+0x16>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8005f0e:	b009      	add	sp, #36	; 0x24
 8005f10:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005f12:	4b18      	ldr	r3, [pc, #96]	; (8005f74 <HAL_TIM_Encoder_MspInit+0x78>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f14:	2502      	movs	r5, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f16:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005f18:	26c0      	movs	r6, #192	; 0xc0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005f1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f1c:	a903      	add	r1, sp, #12
 8005f1e:	4816      	ldr	r0, [pc, #88]	; (8005f78 <HAL_TIM_Encoder_MspInit+0x7c>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005f20:	432a      	orrs	r2, r5
 8005f22:	641a      	str	r2, [r3, #64]	; 0x40
 8005f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005f26:	9603      	str	r6, [sp, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005f28:	402b      	ands	r3, r5
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f2a:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005f2c:	9507      	str	r5, [sp, #28]
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005f2e:	9302      	str	r3, [sp, #8]
 8005f30:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f32:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f34:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f36:	f7fa fdaf 	bl	8000a98 <HAL_GPIO_Init>
}
 8005f3a:	e7e8      	b.n	8005f0e <HAL_TIM_Encoder_MspInit+0x12>
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005f3c:	4b0d      	ldr	r3, [pc, #52]	; (8005f74 <HAL_TIM_Encoder_MspInit+0x78>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005f3e:	2501      	movs	r5, #1
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f40:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8005f42:	f44f 6720 	mov.w	r7, #2560	; 0xa00
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005f46:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f48:	2602      	movs	r6, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005f4a:	a903      	add	r1, sp, #12
 8005f4c:	480b      	ldr	r0, [pc, #44]	; (8005f7c <HAL_TIM_Encoder_MspInit+0x80>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005f4e:	432a      	orrs	r2, r5
 8005f50:	645a      	str	r2, [r3, #68]	; 0x44
 8005f52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8005f54:	9703      	str	r7, [sp, #12]
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005f56:	402b      	ands	r3, r5
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f58:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f5a:	9405      	str	r4, [sp, #20]
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005f5c:	9301      	str	r3, [sp, #4]
 8005f5e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f60:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005f62:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005f64:	f7fa fd98 	bl	8000a98 <HAL_GPIO_Init>
 8005f68:	e7d1      	b.n	8005f0e <HAL_TIM_Encoder_MspInit+0x12>
 8005f6a:	bf00      	nop
 8005f6c:	40010000 	.word	0x40010000
 8005f70:	40000400 	.word	0x40000400
 8005f74:	40023800 	.word	0x40023800
 8005f78:	40020000 	.word	0x40020000
 8005f7c:	40021000 	.word	0x40021000

08005f80 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM2)
 8005f80:	6803      	ldr	r3, [r0, #0]
{
 8005f82:	b086      	sub	sp, #24
  if(tim_pwmHandle->Instance==TIM2)
 8005f84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f88:	d01c      	beq.n	8005fc4 <HAL_TIM_PWM_MspInit+0x44>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(tim_pwmHandle->Instance==TIM4)
 8005f8a:	4a2b      	ldr	r2, [pc, #172]	; (8006038 <HAL_TIM_PWM_MspInit+0xb8>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d026      	beq.n	8005fde <HAL_TIM_PWM_MspInit+0x5e>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  else if(tim_pwmHandle->Instance==TIM5)
 8005f90:	4a2a      	ldr	r2, [pc, #168]	; (800603c <HAL_TIM_PWM_MspInit+0xbc>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d02e      	beq.n	8005ff4 <HAL_TIM_PWM_MspInit+0x74>
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
  else if(tim_pwmHandle->Instance==TIM8)
 8005f96:	4a2a      	ldr	r2, [pc, #168]	; (8006040 <HAL_TIM_PWM_MspInit+0xc0>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d036      	beq.n	800600a <HAL_TIM_PWM_MspInit+0x8a>
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
  else if(tim_pwmHandle->Instance==TIM9)
 8005f9c:	4a29      	ldr	r2, [pc, #164]	; (8006044 <HAL_TIM_PWM_MspInit+0xc4>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d03e      	beq.n	8006020 <HAL_TIM_PWM_MspInit+0xa0>
    __HAL_RCC_TIM9_CLK_ENABLE();
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
  else if(tim_pwmHandle->Instance==TIM12)
 8005fa2:	4a29      	ldr	r2, [pc, #164]	; (8006048 <HAL_TIM_PWM_MspInit+0xc8>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d001      	beq.n	8005fac <HAL_TIM_PWM_MspInit+0x2c>
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8005fa8:	b006      	add	sp, #24
 8005faa:	4770      	bx	lr
    __HAL_RCC_TIM12_CLK_ENABLE();
 8005fac:	4b27      	ldr	r3, [pc, #156]	; (800604c <HAL_TIM_PWM_MspInit+0xcc>)
 8005fae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005fb0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005fb4:	641a      	str	r2, [r3, #64]	; 0x40
 8005fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fbc:	9305      	str	r3, [sp, #20]
 8005fbe:	9b05      	ldr	r3, [sp, #20]
}
 8005fc0:	b006      	add	sp, #24
 8005fc2:	4770      	bx	lr
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005fc4:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8005fc8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005fca:	f042 0201 	orr.w	r2, r2, #1
 8005fce:	641a      	str	r2, [r3, #64]	; 0x40
 8005fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd2:	f003 0301 	and.w	r3, r3, #1
 8005fd6:	9300      	str	r3, [sp, #0]
 8005fd8:	9b00      	ldr	r3, [sp, #0]
}
 8005fda:	b006      	add	sp, #24
 8005fdc:	4770      	bx	lr
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005fde:	4b1b      	ldr	r3, [pc, #108]	; (800604c <HAL_TIM_PWM_MspInit+0xcc>)
 8005fe0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005fe2:	f042 0204 	orr.w	r2, r2, #4
 8005fe6:	641a      	str	r2, [r3, #64]	; 0x40
 8005fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fea:	f003 0304 	and.w	r3, r3, #4
 8005fee:	9301      	str	r3, [sp, #4]
 8005ff0:	9b01      	ldr	r3, [sp, #4]
 8005ff2:	e7d9      	b.n	8005fa8 <HAL_TIM_PWM_MspInit+0x28>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005ff4:	4b15      	ldr	r3, [pc, #84]	; (800604c <HAL_TIM_PWM_MspInit+0xcc>)
 8005ff6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ff8:	f042 0208 	orr.w	r2, r2, #8
 8005ffc:	641a      	str	r2, [r3, #64]	; 0x40
 8005ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006000:	f003 0308 	and.w	r3, r3, #8
 8006004:	9302      	str	r3, [sp, #8]
 8006006:	9b02      	ldr	r3, [sp, #8]
 8006008:	e7ce      	b.n	8005fa8 <HAL_TIM_PWM_MspInit+0x28>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800600a:	4b10      	ldr	r3, [pc, #64]	; (800604c <HAL_TIM_PWM_MspInit+0xcc>)
 800600c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800600e:	f042 0202 	orr.w	r2, r2, #2
 8006012:	645a      	str	r2, [r3, #68]	; 0x44
 8006014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006016:	f003 0302 	and.w	r3, r3, #2
 800601a:	9303      	str	r3, [sp, #12]
 800601c:	9b03      	ldr	r3, [sp, #12]
 800601e:	e7c3      	b.n	8005fa8 <HAL_TIM_PWM_MspInit+0x28>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8006020:	4b0a      	ldr	r3, [pc, #40]	; (800604c <HAL_TIM_PWM_MspInit+0xcc>)
 8006022:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006024:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006028:	645a      	str	r2, [r3, #68]	; 0x44
 800602a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800602c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006030:	9304      	str	r3, [sp, #16]
 8006032:	9b04      	ldr	r3, [sp, #16]
 8006034:	e7b8      	b.n	8005fa8 <HAL_TIM_PWM_MspInit+0x28>
 8006036:	bf00      	nop
 8006038:	40000800 	.word	0x40000800
 800603c:	40000c00 	.word	0x40000c00
 8006040:	40010400 	.word	0x40010400
 8006044:	40014000 	.word	0x40014000
 8006048:	40001800 	.word	0x40001800
 800604c:	40023800 	.word	0x40023800

08006050 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM6)
 8006050:	6803      	ldr	r3, [r0, #0]
 8006052:	4a1b      	ldr	r2, [pc, #108]	; (80060c0 <HAL_TIM_Base_MspInit+0x70>)
 8006054:	4293      	cmp	r3, r2
{
 8006056:	b510      	push	{r4, lr}
 8006058:	b084      	sub	sp, #16
  if(tim_baseHandle->Instance==TIM6)
 800605a:	d01e      	beq.n	800609a <HAL_TIM_Base_MspInit+0x4a>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM10)
 800605c:	4a19      	ldr	r2, [pc, #100]	; (80060c4 <HAL_TIM_Base_MspInit+0x74>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d010      	beq.n	8006084 <HAL_TIM_Base_MspInit+0x34>
    __HAL_RCC_TIM10_CLK_ENABLE();
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM11)
 8006062:	4a19      	ldr	r2, [pc, #100]	; (80060c8 <HAL_TIM_Base_MspInit+0x78>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d001      	beq.n	800606c <HAL_TIM_Base_MspInit+0x1c>
    __HAL_RCC_TIM11_CLK_ENABLE();
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8006068:	b004      	add	sp, #16
 800606a:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM11_CLK_ENABLE();
 800606c:	4b17      	ldr	r3, [pc, #92]	; (80060cc <HAL_TIM_Base_MspInit+0x7c>)
 800606e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006070:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006074:	645a      	str	r2, [r3, #68]	; 0x44
 8006076:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006078:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800607c:	9303      	str	r3, [sp, #12]
 800607e:	9b03      	ldr	r3, [sp, #12]
}
 8006080:	b004      	add	sp, #16
 8006082:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM10_CLK_ENABLE();
 8006084:	4b11      	ldr	r3, [pc, #68]	; (80060cc <HAL_TIM_Base_MspInit+0x7c>)
 8006086:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006088:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800608c:	645a      	str	r2, [r3, #68]	; 0x44
 800608e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006090:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006094:	9302      	str	r3, [sp, #8]
 8006096:	9b02      	ldr	r3, [sp, #8]
 8006098:	e7e6      	b.n	8006068 <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800609a:	4b0c      	ldr	r3, [pc, #48]	; (80060cc <HAL_TIM_Base_MspInit+0x7c>)
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 2, 0);
 800609c:	2200      	movs	r2, #0
 800609e:	2102      	movs	r1, #2
 80060a0:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 80060a2:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 80060a4:	f044 0410 	orr.w	r4, r4, #16
 80060a8:	641c      	str	r4, [r3, #64]	; 0x40
 80060aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ac:	f003 0310 	and.w	r3, r3, #16
 80060b0:	9301      	str	r3, [sp, #4]
 80060b2:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 2, 0);
 80060b4:	f7fa faba 	bl	800062c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80060b8:	2036      	movs	r0, #54	; 0x36
 80060ba:	f7fa faf1 	bl	80006a0 <HAL_NVIC_EnableIRQ>
 80060be:	e7d3      	b.n	8006068 <HAL_TIM_Base_MspInit+0x18>
 80060c0:	40001000 	.word	0x40001000
 80060c4:	40014400 	.word	0x40014400
 80060c8:	40014800 	.word	0x40014800
 80060cc:	40023800 	.word	0x40023800

080060d0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM2)
 80060d0:	6803      	ldr	r3, [r0, #0]
 80060d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 80060d6:	b570      	push	{r4, r5, r6, lr}
 80060d8:	b086      	sub	sp, #24
  if(timHandle->Instance==TIM2)
 80060da:	d026      	beq.n	800612a <HAL_TIM_MspPostInit+0x5a>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM4)
 80060dc:	4a35      	ldr	r2, [pc, #212]	; (80061b4 <HAL_TIM_MspPostInit+0xe4>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d03c      	beq.n	800615c <HAL_TIM_MspPostInit+0x8c>

  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM5)
 80060e2:	4a35      	ldr	r2, [pc, #212]	; (80061b8 <HAL_TIM_MspPostInit+0xe8>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d047      	beq.n	8006178 <HAL_TIM_MspPostInit+0xa8>

  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM8)
 80060e8:	4a34      	ldr	r2, [pc, #208]	; (80061bc <HAL_TIM_MspPostInit+0xec>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d04a      	beq.n	8006184 <HAL_TIM_MspPostInit+0xb4>

  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM9)
 80060ee:	4a34      	ldr	r2, [pc, #208]	; (80061c0 <HAL_TIM_MspPostInit+0xf0>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d04f      	beq.n	8006194 <HAL_TIM_MspPostInit+0xc4>

  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM10)
 80060f4:	4a33      	ldr	r2, [pc, #204]	; (80061c4 <HAL_TIM_MspPostInit+0xf4>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d053      	beq.n	80061a2 <HAL_TIM_MspPostInit+0xd2>

  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM11)
 80060fa:	4a33      	ldr	r2, [pc, #204]	; (80061c8 <HAL_TIM_MspPostInit+0xf8>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d057      	beq.n	80061b0 <HAL_TIM_MspPostInit+0xe0>

  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM12)
 8006100:	4a32      	ldr	r2, [pc, #200]	; (80061cc <HAL_TIM_MspPostInit+0xfc>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d001      	beq.n	800610a <HAL_TIM_MspPostInit+0x3a>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8006106:	b006      	add	sp, #24
 8006108:	bd70      	pop	{r4, r5, r6, pc}
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800610a:	f44f 4540 	mov.w	r5, #49152	; 0xc000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800610e:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006110:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8006112:	2209      	movs	r2, #9
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006114:	a901      	add	r1, sp, #4
 8006116:	482e      	ldr	r0, [pc, #184]	; (80061d0 <HAL_TIM_MspPostInit+0x100>)
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8006118:	9501      	str	r5, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800611a:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800611c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800611e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8006120:	9205      	str	r2, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006122:	f7fa fcb9 	bl	8000a98 <HAL_GPIO_Init>
}
 8006126:	b006      	add	sp, #24
 8006128:	bd70      	pop	{r4, r5, r6, pc}
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800612a:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800612c:	2320      	movs	r3, #32
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800612e:	2602      	movs	r6, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006130:	2501      	movs	r5, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006132:	a901      	add	r1, sp, #4
 8006134:	4827      	ldr	r0, [pc, #156]	; (80061d4 <HAL_TIM_MspPostInit+0x104>)
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8006136:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006138:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800613a:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800613c:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800613e:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006140:	f7fa fcaa 	bl	8000a98 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006144:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006148:	a901      	add	r1, sp, #4
 800614a:	4821      	ldr	r0, [pc, #132]	; (80061d0 <HAL_TIM_MspPostInit+0x100>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800614c:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800614e:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006150:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006152:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006154:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006156:	f7fa fc9f 	bl	8000a98 <HAL_GPIO_Init>
 800615a:	e7d4      	b.n	8006106 <HAL_TIM_MspPostInit+0x36>
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800615c:	f44f 4470 	mov.w	r4, #61440	; 0xf000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006160:	2202      	movs	r2, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006162:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006164:	a901      	add	r1, sp, #4
 8006166:	481c      	ldr	r0, [pc, #112]	; (80061d8 <HAL_TIM_MspPostInit+0x108>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8006168:	9401      	str	r4, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800616a:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800616c:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800616e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006170:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006172:	f7fa fc91 	bl	8000a98 <HAL_GPIO_Init>
 8006176:	e7c6      	b.n	8006106 <HAL_TIM_MspPostInit+0x36>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8006178:	240f      	movs	r4, #15
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800617a:	2202      	movs	r2, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800617c:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800617e:	a901      	add	r1, sp, #4
 8006180:	4814      	ldr	r0, [pc, #80]	; (80061d4 <HAL_TIM_MspPostInit+0x104>)
 8006182:	e7f1      	b.n	8006168 <HAL_TIM_MspPostInit+0x98>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8006184:	f44f 7570 	mov.w	r5, #960	; 0x3c0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006188:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800618a:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800618c:	2203      	movs	r2, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800618e:	a901      	add	r1, sp, #4
 8006190:	4812      	ldr	r0, [pc, #72]	; (80061dc <HAL_TIM_MspPostInit+0x10c>)
 8006192:	e7c1      	b.n	8006118 <HAL_TIM_MspPostInit+0x48>
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8006194:	2560      	movs	r5, #96	; 0x60
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006196:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006198:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800619a:	2203      	movs	r2, #3
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800619c:	a901      	add	r1, sp, #4
 800619e:	4810      	ldr	r0, [pc, #64]	; (80061e0 <HAL_TIM_MspPostInit+0x110>)
 80061a0:	e7ba      	b.n	8006118 <HAL_TIM_MspPostInit+0x48>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80061a2:	2540      	movs	r5, #64	; 0x40
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061a4:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061a6:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 80061a8:	2203      	movs	r2, #3
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80061aa:	a901      	add	r1, sp, #4
 80061ac:	480d      	ldr	r0, [pc, #52]	; (80061e4 <HAL_TIM_MspPostInit+0x114>)
 80061ae:	e7b3      	b.n	8006118 <HAL_TIM_MspPostInit+0x48>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80061b0:	2580      	movs	r5, #128	; 0x80
 80061b2:	e7f7      	b.n	80061a4 <HAL_TIM_MspPostInit+0xd4>
 80061b4:	40000800 	.word	0x40000800
 80061b8:	40000c00 	.word	0x40000c00
 80061bc:	40010400 	.word	0x40010400
 80061c0:	40014000 	.word	0x40014000
 80061c4:	40014400 	.word	0x40014400
 80061c8:	40014800 	.word	0x40014800
 80061cc:	40001800 	.word	0x40001800
 80061d0:	40020400 	.word	0x40020400
 80061d4:	40020000 	.word	0x40020000
 80061d8:	40020c00 	.word	0x40020c00
 80061dc:	40020800 	.word	0x40020800
 80061e0:	40021000 	.word	0x40021000
 80061e4:	40021400 	.word	0x40021400

080061e8 <MX_TIM2_Init>:
{
 80061e8:	b538      	push	{r3, r4, r5, lr}
  htim2.Instance = TIM2;
 80061ea:	4b22      	ldr	r3, [pc, #136]	; (8006274 <MX_TIM2_Init+0x8c>)
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80061ec:	2200      	movs	r2, #0
  htim2.Instance = TIM2;
 80061ee:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 10;
 80061f2:	240a      	movs	r4, #10
  htim2.Init.Period = 999;
 80061f4:	f240 31e7 	movw	r1, #999	; 0x3e7
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80061f8:	4618      	mov	r0, r3
  htim2.Instance = TIM2;
 80061fa:	601d      	str	r5, [r3, #0]
  htim2.Init.Prescaler = 10;
 80061fc:	605c      	str	r4, [r3, #4]
  htim2.Init.Period = 999;
 80061fe:	60d9      	str	r1, [r3, #12]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006200:	609a      	str	r2, [r3, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006202:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006204:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8006206:	f7fc f893 	bl	8002330 <HAL_TIM_PWM_Init>
 800620a:	bb70      	cbnz	r0, 800626a <MX_TIM2_Init+0x82>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800620c:	4b1a      	ldr	r3, [pc, #104]	; (8006278 <MX_TIM2_Init+0x90>)
 800620e:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006210:	4818      	ldr	r0, [pc, #96]	; (8006274 <MX_TIM2_Init+0x8c>)
 8006212:	4619      	mov	r1, r3
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006214:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006216:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006218:	f7fc fa1a 	bl	8002650 <HAL_TIMEx_MasterConfigSynchronization>
 800621c:	bb00      	cbnz	r0, 8006260 <MX_TIM2_Init+0x78>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800621e:	4b17      	ldr	r3, [pc, #92]	; (800627c <MX_TIM2_Init+0x94>)
  sConfigOC.Pulse = 0;
 8006220:	2400      	movs	r4, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006222:	2560      	movs	r5, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006224:	4813      	ldr	r0, [pc, #76]	; (8006274 <MX_TIM2_Init+0x8c>)
 8006226:	4619      	mov	r1, r3
 8006228:	4622      	mov	r2, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800622a:	601d      	str	r5, [r3, #0]
  sConfigOC.Pulse = 0;
 800622c:	605c      	str	r4, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800622e:	609c      	str	r4, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006230:	611c      	str	r4, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006232:	f7fc fa8b 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
 8006236:	b970      	cbnz	r0, 8006256 <MX_TIM2_Init+0x6e>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006238:	2208      	movs	r2, #8
 800623a:	4910      	ldr	r1, [pc, #64]	; (800627c <MX_TIM2_Init+0x94>)
 800623c:	480d      	ldr	r0, [pc, #52]	; (8006274 <MX_TIM2_Init+0x8c>)
 800623e:	f7fc fa85 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
 8006242:	b118      	cbz	r0, 800624c <MX_TIM2_Init+0x64>
    _Error_Handler(__FILE__, __LINE__);
 8006244:	2184      	movs	r1, #132	; 0x84
 8006246:	480e      	ldr	r0, [pc, #56]	; (8006280 <MX_TIM2_Init+0x98>)
 8006248:	f7ff fcf6 	bl	8005c38 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 800624c:	4809      	ldr	r0, [pc, #36]	; (8006274 <MX_TIM2_Init+0x8c>)
}
 800624e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_TIM_MspPostInit(&htim2);
 8006252:	f7ff bf3d 	b.w	80060d0 <HAL_TIM_MspPostInit>
    _Error_Handler(__FILE__, __LINE__);
 8006256:	217f      	movs	r1, #127	; 0x7f
 8006258:	4809      	ldr	r0, [pc, #36]	; (8006280 <MX_TIM2_Init+0x98>)
 800625a:	f7ff fced 	bl	8005c38 <_Error_Handler>
 800625e:	e7eb      	b.n	8006238 <MX_TIM2_Init+0x50>
    _Error_Handler(__FILE__, __LINE__);
 8006260:	2176      	movs	r1, #118	; 0x76
 8006262:	4807      	ldr	r0, [pc, #28]	; (8006280 <MX_TIM2_Init+0x98>)
 8006264:	f7ff fce8 	bl	8005c38 <_Error_Handler>
 8006268:	e7d9      	b.n	800621e <MX_TIM2_Init+0x36>
    _Error_Handler(__FILE__, __LINE__);
 800626a:	216f      	movs	r1, #111	; 0x6f
 800626c:	4804      	ldr	r0, [pc, #16]	; (8006280 <MX_TIM2_Init+0x98>)
 800626e:	f7ff fce3 	bl	8005c38 <_Error_Handler>
 8006272:	e7cb      	b.n	800620c <MX_TIM2_Init+0x24>
 8006274:	2000048c 	.word	0x2000048c
 8006278:	200000d4 	.word	0x200000d4
 800627c:	200000ec 	.word	0x200000ec
 8006280:	080076b4 	.word	0x080076b4

08006284 <MX_TIM4_Init>:
{
 8006284:	b538      	push	{r3, r4, r5, lr}
  htim4.Instance = TIM4;
 8006286:	4b2e      	ldr	r3, [pc, #184]	; (8006340 <MX_TIM4_Init+0xbc>)
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006288:	2200      	movs	r2, #0
  htim4.Init.Prescaler = 5;
 800628a:	2405      	movs	r4, #5
  htim4.Instance = TIM4;
 800628c:	4d2d      	ldr	r5, [pc, #180]	; (8006344 <MX_TIM4_Init+0xc0>)
  htim4.Init.Period = 999;
 800628e:	f240 31e7 	movw	r1, #999	; 0x3e7
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8006292:	4618      	mov	r0, r3
  htim4.Instance = TIM4;
 8006294:	601d      	str	r5, [r3, #0]
  htim4.Init.Prescaler = 5;
 8006296:	605c      	str	r4, [r3, #4]
  htim4.Init.Period = 999;
 8006298:	60d9      	str	r1, [r3, #12]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800629a:	609a      	str	r2, [r3, #8]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800629c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800629e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80062a0:	f7fc f846 	bl	8002330 <HAL_TIM_PWM_Init>
 80062a4:	2800      	cmp	r0, #0
 80062a6:	d145      	bne.n	8006334 <MX_TIM4_Init+0xb0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80062a8:	4b27      	ldr	r3, [pc, #156]	; (8006348 <MX_TIM4_Init+0xc4>)
 80062aa:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80062ac:	4824      	ldr	r0, [pc, #144]	; (8006340 <MX_TIM4_Init+0xbc>)
 80062ae:	4619      	mov	r1, r3
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80062b0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80062b2:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80062b4:	f7fc f9cc 	bl	8002650 <HAL_TIMEx_MasterConfigSynchronization>
 80062b8:	2800      	cmp	r0, #0
 80062ba:	d136      	bne.n	800632a <MX_TIM4_Init+0xa6>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80062bc:	4b23      	ldr	r3, [pc, #140]	; (800634c <MX_TIM4_Init+0xc8>)
  sConfigOC.Pulse = 0;
 80062be:	2400      	movs	r4, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80062c0:	2560      	movs	r5, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80062c2:	481f      	ldr	r0, [pc, #124]	; (8006340 <MX_TIM4_Init+0xbc>)
 80062c4:	4619      	mov	r1, r3
 80062c6:	4622      	mov	r2, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80062c8:	601d      	str	r5, [r3, #0]
  sConfigOC.Pulse = 0;
 80062ca:	605c      	str	r4, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80062cc:	609c      	str	r4, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80062ce:	611c      	str	r4, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80062d0:	f7fc fa3c 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
 80062d4:	bb20      	cbnz	r0, 8006320 <MX_TIM4_Init+0x9c>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80062d6:	2204      	movs	r2, #4
 80062d8:	491c      	ldr	r1, [pc, #112]	; (800634c <MX_TIM4_Init+0xc8>)
 80062da:	4819      	ldr	r0, [pc, #100]	; (8006340 <MX_TIM4_Init+0xbc>)
 80062dc:	f7fc fa36 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
 80062e0:	b9c8      	cbnz	r0, 8006316 <MX_TIM4_Init+0x92>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80062e2:	2208      	movs	r2, #8
 80062e4:	4919      	ldr	r1, [pc, #100]	; (800634c <MX_TIM4_Init+0xc8>)
 80062e6:	4816      	ldr	r0, [pc, #88]	; (8006340 <MX_TIM4_Init+0xbc>)
 80062e8:	f7fc fa30 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
 80062ec:	b970      	cbnz	r0, 800630c <MX_TIM4_Init+0x88>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80062ee:	220c      	movs	r2, #12
 80062f0:	4916      	ldr	r1, [pc, #88]	; (800634c <MX_TIM4_Init+0xc8>)
 80062f2:	4813      	ldr	r0, [pc, #76]	; (8006340 <MX_TIM4_Init+0xbc>)
 80062f4:	f7fc fa2a 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
 80062f8:	b118      	cbz	r0, 8006302 <MX_TIM4_Init+0x7e>
    _Error_Handler(__FILE__, __LINE__);
 80062fa:	21d5      	movs	r1, #213	; 0xd5
 80062fc:	4814      	ldr	r0, [pc, #80]	; (8006350 <MX_TIM4_Init+0xcc>)
 80062fe:	f7ff fc9b 	bl	8005c38 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim4);
 8006302:	480f      	ldr	r0, [pc, #60]	; (8006340 <MX_TIM4_Init+0xbc>)
}
 8006304:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_TIM_MspPostInit(&htim4);
 8006308:	f7ff bee2 	b.w	80060d0 <HAL_TIM_MspPostInit>
    _Error_Handler(__FILE__, __LINE__);
 800630c:	21d0      	movs	r1, #208	; 0xd0
 800630e:	4810      	ldr	r0, [pc, #64]	; (8006350 <MX_TIM4_Init+0xcc>)
 8006310:	f7ff fc92 	bl	8005c38 <_Error_Handler>
 8006314:	e7eb      	b.n	80062ee <MX_TIM4_Init+0x6a>
    _Error_Handler(__FILE__, __LINE__);
 8006316:	21cb      	movs	r1, #203	; 0xcb
 8006318:	480d      	ldr	r0, [pc, #52]	; (8006350 <MX_TIM4_Init+0xcc>)
 800631a:	f7ff fc8d 	bl	8005c38 <_Error_Handler>
 800631e:	e7e0      	b.n	80062e2 <MX_TIM4_Init+0x5e>
    _Error_Handler(__FILE__, __LINE__);
 8006320:	21c6      	movs	r1, #198	; 0xc6
 8006322:	480b      	ldr	r0, [pc, #44]	; (8006350 <MX_TIM4_Init+0xcc>)
 8006324:	f7ff fc88 	bl	8005c38 <_Error_Handler>
 8006328:	e7d5      	b.n	80062d6 <MX_TIM4_Init+0x52>
    _Error_Handler(__FILE__, __LINE__);
 800632a:	21bd      	movs	r1, #189	; 0xbd
 800632c:	4808      	ldr	r0, [pc, #32]	; (8006350 <MX_TIM4_Init+0xcc>)
 800632e:	f7ff fc83 	bl	8005c38 <_Error_Handler>
 8006332:	e7c3      	b.n	80062bc <MX_TIM4_Init+0x38>
    _Error_Handler(__FILE__, __LINE__);
 8006334:	21b6      	movs	r1, #182	; 0xb6
 8006336:	4806      	ldr	r0, [pc, #24]	; (8006350 <MX_TIM4_Init+0xcc>)
 8006338:	f7ff fc7e 	bl	8005c38 <_Error_Handler>
 800633c:	e7b4      	b.n	80062a8 <MX_TIM4_Init+0x24>
 800633e:	bf00      	nop
 8006340:	2000028c 	.word	0x2000028c
 8006344:	40000800 	.word	0x40000800
 8006348:	200000d4 	.word	0x200000d4
 800634c:	200000ec 	.word	0x200000ec
 8006350:	080076b4 	.word	0x080076b4

08006354 <MX_TIM5_Init>:
{
 8006354:	b538      	push	{r3, r4, r5, lr}
  htim5.Instance = TIM5;
 8006356:	4b2f      	ldr	r3, [pc, #188]	; (8006414 <MX_TIM5_Init+0xc0>)
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006358:	2200      	movs	r2, #0
  htim5.Init.Prescaler = 10;
 800635a:	240a      	movs	r4, #10
  htim5.Instance = TIM5;
 800635c:	4d2e      	ldr	r5, [pc, #184]	; (8006418 <MX_TIM5_Init+0xc4>)
  htim5.Init.Period = 999;
 800635e:	f240 31e7 	movw	r1, #999	; 0x3e7
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8006362:	4618      	mov	r0, r3
  htim5.Instance = TIM5;
 8006364:	601d      	str	r5, [r3, #0]
  htim5.Init.Prescaler = 10;
 8006366:	605c      	str	r4, [r3, #4]
  htim5.Init.Period = 999;
 8006368:	60d9      	str	r1, [r3, #12]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800636a:	609a      	str	r2, [r3, #8]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800636c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800636e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8006370:	f7fb ffde 	bl	8002330 <HAL_TIM_PWM_Init>
 8006374:	2800      	cmp	r0, #0
 8006376:	d147      	bne.n	8006408 <MX_TIM5_Init+0xb4>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006378:	4b28      	ldr	r3, [pc, #160]	; (800641c <MX_TIM5_Init+0xc8>)
 800637a:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800637c:	4825      	ldr	r0, [pc, #148]	; (8006414 <MX_TIM5_Init+0xc0>)
 800637e:	4619      	mov	r1, r3
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006380:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006382:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8006384:	f7fc f964 	bl	8002650 <HAL_TIMEx_MasterConfigSynchronization>
 8006388:	2800      	cmp	r0, #0
 800638a:	d138      	bne.n	80063fe <MX_TIM5_Init+0xaa>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800638c:	4b24      	ldr	r3, [pc, #144]	; (8006420 <MX_TIM5_Init+0xcc>)
  sConfigOC.Pulse = 0;
 800638e:	2400      	movs	r4, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006390:	2560      	movs	r5, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006392:	4820      	ldr	r0, [pc, #128]	; (8006414 <MX_TIM5_Init+0xc0>)
 8006394:	4619      	mov	r1, r3
 8006396:	4622      	mov	r2, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006398:	601d      	str	r5, [r3, #0]
  sConfigOC.Pulse = 0;
 800639a:	605c      	str	r4, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800639c:	609c      	str	r4, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800639e:	611c      	str	r4, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80063a0:	f7fc f9d4 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
 80063a4:	bb30      	cbnz	r0, 80063f4 <MX_TIM5_Init+0xa0>
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80063a6:	2204      	movs	r2, #4
 80063a8:	491d      	ldr	r1, [pc, #116]	; (8006420 <MX_TIM5_Init+0xcc>)
 80063aa:	481a      	ldr	r0, [pc, #104]	; (8006414 <MX_TIM5_Init+0xc0>)
 80063ac:	f7fc f9ce 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
 80063b0:	b9d8      	cbnz	r0, 80063ea <MX_TIM5_Init+0x96>
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80063b2:	2208      	movs	r2, #8
 80063b4:	491a      	ldr	r1, [pc, #104]	; (8006420 <MX_TIM5_Init+0xcc>)
 80063b6:	4817      	ldr	r0, [pc, #92]	; (8006414 <MX_TIM5_Init+0xc0>)
 80063b8:	f7fc f9c8 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
 80063bc:	b978      	cbnz	r0, 80063de <MX_TIM5_Init+0x8a>
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80063be:	220c      	movs	r2, #12
 80063c0:	4917      	ldr	r1, [pc, #92]	; (8006420 <MX_TIM5_Init+0xcc>)
 80063c2:	4814      	ldr	r0, [pc, #80]	; (8006414 <MX_TIM5_Init+0xc0>)
 80063c4:	f7fc f9c2 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
 80063c8:	b120      	cbz	r0, 80063d4 <MX_TIM5_Init+0x80>
    _Error_Handler(__FILE__, __LINE__);
 80063ca:	f44f 7183 	mov.w	r1, #262	; 0x106
 80063ce:	4815      	ldr	r0, [pc, #84]	; (8006424 <MX_TIM5_Init+0xd0>)
 80063d0:	f7ff fc32 	bl	8005c38 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim5);
 80063d4:	480f      	ldr	r0, [pc, #60]	; (8006414 <MX_TIM5_Init+0xc0>)
}
 80063d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_TIM_MspPostInit(&htim5);
 80063da:	f7ff be79 	b.w	80060d0 <HAL_TIM_MspPostInit>
    _Error_Handler(__FILE__, __LINE__);
 80063de:	f240 1101 	movw	r1, #257	; 0x101
 80063e2:	4810      	ldr	r0, [pc, #64]	; (8006424 <MX_TIM5_Init+0xd0>)
 80063e4:	f7ff fc28 	bl	8005c38 <_Error_Handler>
 80063e8:	e7e9      	b.n	80063be <MX_TIM5_Init+0x6a>
    _Error_Handler(__FILE__, __LINE__);
 80063ea:	21fc      	movs	r1, #252	; 0xfc
 80063ec:	480d      	ldr	r0, [pc, #52]	; (8006424 <MX_TIM5_Init+0xd0>)
 80063ee:	f7ff fc23 	bl	8005c38 <_Error_Handler>
 80063f2:	e7de      	b.n	80063b2 <MX_TIM5_Init+0x5e>
    _Error_Handler(__FILE__, __LINE__);
 80063f4:	21f7      	movs	r1, #247	; 0xf7
 80063f6:	480b      	ldr	r0, [pc, #44]	; (8006424 <MX_TIM5_Init+0xd0>)
 80063f8:	f7ff fc1e 	bl	8005c38 <_Error_Handler>
 80063fc:	e7d3      	b.n	80063a6 <MX_TIM5_Init+0x52>
    _Error_Handler(__FILE__, __LINE__);
 80063fe:	21ee      	movs	r1, #238	; 0xee
 8006400:	4808      	ldr	r0, [pc, #32]	; (8006424 <MX_TIM5_Init+0xd0>)
 8006402:	f7ff fc19 	bl	8005c38 <_Error_Handler>
 8006406:	e7c1      	b.n	800638c <MX_TIM5_Init+0x38>
    _Error_Handler(__FILE__, __LINE__);
 8006408:	21e7      	movs	r1, #231	; 0xe7
 800640a:	4806      	ldr	r0, [pc, #24]	; (8006424 <MX_TIM5_Init+0xd0>)
 800640c:	f7ff fc14 	bl	8005c38 <_Error_Handler>
 8006410:	e7b2      	b.n	8006378 <MX_TIM5_Init+0x24>
 8006412:	bf00      	nop
 8006414:	2000030c 	.word	0x2000030c
 8006418:	40000c00 	.word	0x40000c00
 800641c:	200000d4 	.word	0x200000d4
 8006420:	200000ec 	.word	0x200000ec
 8006424:	080076b4 	.word	0x080076b4

08006428 <MX_TIM8_Init>:
{
 8006428:	b538      	push	{r3, r4, r5, lr}
  htim8.Instance = TIM8;
 800642a:	4b43      	ldr	r3, [pc, #268]	; (8006538 <MX_TIM8_Init+0x110>)
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800642c:	2200      	movs	r2, #0
  htim8.Init.Prescaler = 432;
 800642e:	f44f 74d8 	mov.w	r4, #432	; 0x1b0
  htim8.Instance = TIM8;
 8006432:	4d42      	ldr	r5, [pc, #264]	; (800653c <MX_TIM8_Init+0x114>)
  htim8.Init.Period = 9999;
 8006434:	f242 710f 	movw	r1, #9999	; 0x270f
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8006438:	4618      	mov	r0, r3
  htim8.Instance = TIM8;
 800643a:	601d      	str	r5, [r3, #0]
  htim8.Init.Prescaler = 432;
 800643c:	605c      	str	r4, [r3, #4]
  htim8.Init.Period = 9999;
 800643e:	60d9      	str	r1, [r3, #12]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006440:	609a      	str	r2, [r3, #8]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006442:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8006444:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006446:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8006448:	f7fb ff72 	bl	8002330 <HAL_TIM_PWM_Init>
 800644c:	2800      	cmp	r0, #0
 800644e:	d16c      	bne.n	800652a <MX_TIM8_Init+0x102>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006450:	4b3b      	ldr	r3, [pc, #236]	; (8006540 <MX_TIM8_Init+0x118>)
 8006452:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8006454:	4838      	ldr	r0, [pc, #224]	; (8006538 <MX_TIM8_Init+0x110>)
 8006456:	4619      	mov	r1, r3
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006458:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800645a:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800645c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800645e:	f7fc f8f7 	bl	8002650 <HAL_TIMEx_MasterConfigSynchronization>
 8006462:	2800      	cmp	r0, #0
 8006464:	d15b      	bne.n	800651e <MX_TIM8_Init+0xf6>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006466:	4b37      	ldr	r3, [pc, #220]	; (8006544 <MX_TIM8_Init+0x11c>)
  sConfigOC.Pulse = 0;
 8006468:	2400      	movs	r4, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800646a:	2560      	movs	r5, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800646c:	4832      	ldr	r0, [pc, #200]	; (8006538 <MX_TIM8_Init+0x110>)
 800646e:	4619      	mov	r1, r3
 8006470:	4622      	mov	r2, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006472:	601d      	str	r5, [r3, #0]
  sConfigOC.Pulse = 0;
 8006474:	605c      	str	r4, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006476:	609c      	str	r4, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006478:	60dc      	str	r4, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800647a:	611c      	str	r4, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800647c:	615c      	str	r4, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800647e:	619c      	str	r4, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006480:	f7fc f964 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
 8006484:	2800      	cmp	r0, #0
 8006486:	d144      	bne.n	8006512 <MX_TIM8_Init+0xea>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006488:	2204      	movs	r2, #4
 800648a:	492e      	ldr	r1, [pc, #184]	; (8006544 <MX_TIM8_Init+0x11c>)
 800648c:	482a      	ldr	r0, [pc, #168]	; (8006538 <MX_TIM8_Init+0x110>)
 800648e:	f7fc f95d 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
 8006492:	2800      	cmp	r0, #0
 8006494:	d137      	bne.n	8006506 <MX_TIM8_Init+0xde>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006496:	2208      	movs	r2, #8
 8006498:	492a      	ldr	r1, [pc, #168]	; (8006544 <MX_TIM8_Init+0x11c>)
 800649a:	4827      	ldr	r0, [pc, #156]	; (8006538 <MX_TIM8_Init+0x110>)
 800649c:	f7fc f956 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
 80064a0:	bb58      	cbnz	r0, 80064fa <MX_TIM8_Init+0xd2>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80064a2:	220c      	movs	r2, #12
 80064a4:	4927      	ldr	r1, [pc, #156]	; (8006544 <MX_TIM8_Init+0x11c>)
 80064a6:	4824      	ldr	r0, [pc, #144]	; (8006538 <MX_TIM8_Init+0x110>)
 80064a8:	f7fc f950 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
 80064ac:	b9f8      	cbnz	r0, 80064ee <MX_TIM8_Init+0xc6>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80064ae:	4b26      	ldr	r3, [pc, #152]	; (8006548 <MX_TIM8_Init+0x120>)
 80064b0:	2200      	movs	r2, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80064b2:	f44f 5500 	mov.w	r5, #8192	; 0x2000
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80064b6:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80064ba:	4619      	mov	r1, r3
 80064bc:	481e      	ldr	r0, [pc, #120]	; (8006538 <MX_TIM8_Init+0x110>)
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80064be:	615d      	str	r5, [r3, #20]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80064c0:	621c      	str	r4, [r3, #32]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80064c2:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80064c4:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80064c6:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80064c8:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80064ca:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80064cc:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80064ce:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2Filter = 0;
 80064d0:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80064d2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80064d4:	f7fc f8e8 	bl	80026a8 <HAL_TIMEx_ConfigBreakDeadTime>
 80064d8:	b120      	cbz	r0, 80064e4 <MX_TIM8_Init+0xbc>
    _Error_Handler(__FILE__, __LINE__);
 80064da:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80064de:	481b      	ldr	r0, [pc, #108]	; (800654c <MX_TIM8_Init+0x124>)
 80064e0:	f7ff fbaa 	bl	8005c38 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim8);
 80064e4:	4814      	ldr	r0, [pc, #80]	; (8006538 <MX_TIM8_Init+0x110>)
}
 80064e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_TIM_MspPostInit(&htim8);
 80064ea:	f7ff bdf1 	b.w	80060d0 <HAL_TIM_MspPostInit>
    _Error_Handler(__FILE__, __LINE__);
 80064ee:	f44f 71a9 	mov.w	r1, #338	; 0x152
 80064f2:	4816      	ldr	r0, [pc, #88]	; (800654c <MX_TIM8_Init+0x124>)
 80064f4:	f7ff fba0 	bl	8005c38 <_Error_Handler>
 80064f8:	e7d9      	b.n	80064ae <MX_TIM8_Init+0x86>
    _Error_Handler(__FILE__, __LINE__);
 80064fa:	f240 114d 	movw	r1, #333	; 0x14d
 80064fe:	4813      	ldr	r0, [pc, #76]	; (800654c <MX_TIM8_Init+0x124>)
 8006500:	f7ff fb9a 	bl	8005c38 <_Error_Handler>
 8006504:	e7cd      	b.n	80064a2 <MX_TIM8_Init+0x7a>
    _Error_Handler(__FILE__, __LINE__);
 8006506:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800650a:	4810      	ldr	r0, [pc, #64]	; (800654c <MX_TIM8_Init+0x124>)
 800650c:	f7ff fb94 	bl	8005c38 <_Error_Handler>
 8006510:	e7c1      	b.n	8006496 <MX_TIM8_Init+0x6e>
    _Error_Handler(__FILE__, __LINE__);
 8006512:	f240 1143 	movw	r1, #323	; 0x143
 8006516:	480d      	ldr	r0, [pc, #52]	; (800654c <MX_TIM8_Init+0x124>)
 8006518:	f7ff fb8e 	bl	8005c38 <_Error_Handler>
 800651c:	e7b4      	b.n	8006488 <MX_TIM8_Init+0x60>
    _Error_Handler(__FILE__, __LINE__);
 800651e:	f240 1137 	movw	r1, #311	; 0x137
 8006522:	480a      	ldr	r0, [pc, #40]	; (800654c <MX_TIM8_Init+0x124>)
 8006524:	f7ff fb88 	bl	8005c38 <_Error_Handler>
 8006528:	e79d      	b.n	8006466 <MX_TIM8_Init+0x3e>
    _Error_Handler(__FILE__, __LINE__);
 800652a:	f240 112f 	movw	r1, #303	; 0x12f
 800652e:	4807      	ldr	r0, [pc, #28]	; (800654c <MX_TIM8_Init+0x124>)
 8006530:	f7ff fb82 	bl	8005c38 <_Error_Handler>
 8006534:	e78c      	b.n	8006450 <MX_TIM8_Init+0x28>
 8006536:	bf00      	nop
 8006538:	2000024c 	.word	0x2000024c
 800653c:	40010400 	.word	0x40010400
 8006540:	200000d4 	.word	0x200000d4
 8006544:	200000ec 	.word	0x200000ec
 8006548:	20000108 	.word	0x20000108
 800654c:	080076b4 	.word	0x080076b4

08006550 <MX_TIM9_Init>:
{
 8006550:	b538      	push	{r3, r4, r5, lr}
  htim9.Instance = TIM9;
 8006552:	4b1d      	ldr	r3, [pc, #116]	; (80065c8 <MX_TIM9_Init+0x78>)
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006554:	2200      	movs	r2, #0
  htim9.Init.Prescaler = 432;
 8006556:	f44f 74d8 	mov.w	r4, #432	; 0x1b0
  htim9.Instance = TIM9;
 800655a:	4d1c      	ldr	r5, [pc, #112]	; (80065cc <MX_TIM9_Init+0x7c>)
  htim9.Init.Period = 9999;
 800655c:	f242 710f 	movw	r1, #9999	; 0x270f
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8006560:	4618      	mov	r0, r3
  htim9.Instance = TIM9;
 8006562:	601d      	str	r5, [r3, #0]
  htim9.Init.Prescaler = 432;
 8006564:	605c      	str	r4, [r3, #4]
  htim9.Init.Period = 9999;
 8006566:	60d9      	str	r1, [r3, #12]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006568:	609a      	str	r2, [r3, #8]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800656a:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800656c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 800656e:	f7fb fedf 	bl	8002330 <HAL_TIM_PWM_Init>
 8006572:	bb10      	cbnz	r0, 80065ba <MX_TIM9_Init+0x6a>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006574:	4b16      	ldr	r3, [pc, #88]	; (80065d0 <MX_TIM9_Init+0x80>)
  sConfigOC.Pulse = 0;
 8006576:	2400      	movs	r4, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006578:	2560      	movs	r5, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800657a:	4813      	ldr	r0, [pc, #76]	; (80065c8 <MX_TIM9_Init+0x78>)
 800657c:	4619      	mov	r1, r3
 800657e:	4622      	mov	r2, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006580:	601d      	str	r5, [r3, #0]
  sConfigOC.Pulse = 0;
 8006582:	605c      	str	r4, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006584:	609c      	str	r4, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006586:	611c      	str	r4, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006588:	f7fc f8e0 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
 800658c:	b978      	cbnz	r0, 80065ae <MX_TIM9_Init+0x5e>
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800658e:	2204      	movs	r2, #4
 8006590:	490f      	ldr	r1, [pc, #60]	; (80065d0 <MX_TIM9_Init+0x80>)
 8006592:	480d      	ldr	r0, [pc, #52]	; (80065c8 <MX_TIM9_Init+0x78>)
 8006594:	f7fc f8da 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
 8006598:	b120      	cbz	r0, 80065a4 <MX_TIM9_Init+0x54>
    _Error_Handler(__FILE__, __LINE__);
 800659a:	f44f 71c1 	mov.w	r1, #386	; 0x182
 800659e:	480d      	ldr	r0, [pc, #52]	; (80065d4 <MX_TIM9_Init+0x84>)
 80065a0:	f7ff fb4a 	bl	8005c38 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim9);
 80065a4:	4808      	ldr	r0, [pc, #32]	; (80065c8 <MX_TIM9_Init+0x78>)
}
 80065a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_TIM_MspPostInit(&htim9);
 80065aa:	f7ff bd91 	b.w	80060d0 <HAL_TIM_MspPostInit>
    _Error_Handler(__FILE__, __LINE__);
 80065ae:	f240 117d 	movw	r1, #381	; 0x17d
 80065b2:	4808      	ldr	r0, [pc, #32]	; (80065d4 <MX_TIM9_Init+0x84>)
 80065b4:	f7ff fb40 	bl	8005c38 <_Error_Handler>
 80065b8:	e7e9      	b.n	800658e <MX_TIM9_Init+0x3e>
    _Error_Handler(__FILE__, __LINE__);
 80065ba:	f44f 71ba 	mov.w	r1, #372	; 0x174
 80065be:	4805      	ldr	r0, [pc, #20]	; (80065d4 <MX_TIM9_Init+0x84>)
 80065c0:	f7ff fb3a 	bl	8005c38 <_Error_Handler>
 80065c4:	e7d6      	b.n	8006574 <MX_TIM9_Init+0x24>
 80065c6:	bf00      	nop
 80065c8:	2000044c 	.word	0x2000044c
 80065cc:	40014000 	.word	0x40014000
 80065d0:	200000ec 	.word	0x200000ec
 80065d4:	080076b4 	.word	0x080076b4

080065d8 <MX_TIM10_Init>:
{
 80065d8:	b538      	push	{r3, r4, r5, lr}
  htim10.Instance = TIM10;
 80065da:	4b1c      	ldr	r3, [pc, #112]	; (800664c <MX_TIM10_Init+0x74>)
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80065dc:	2200      	movs	r2, #0
  htim10.Init.Prescaler = 432;
 80065de:	f44f 74d8 	mov.w	r4, #432	; 0x1b0
  htim10.Instance = TIM10;
 80065e2:	4d1b      	ldr	r5, [pc, #108]	; (8006650 <MX_TIM10_Init+0x78>)
  htim10.Init.Period = 9999;
 80065e4:	f242 710f 	movw	r1, #9999	; 0x270f
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80065e8:	4618      	mov	r0, r3
  htim10.Instance = TIM10;
 80065ea:	601d      	str	r5, [r3, #0]
  htim10.Init.Prescaler = 432;
 80065ec:	605c      	str	r4, [r3, #4]
  htim10.Init.Period = 9999;
 80065ee:	60d9      	str	r1, [r3, #12]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80065f0:	609a      	str	r2, [r3, #8]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80065f2:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80065f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80065f6:	f7fb fe7f 	bl	80022f8 <HAL_TIM_Base_Init>
 80065fa:	bb00      	cbnz	r0, 800663e <MX_TIM10_Init+0x66>
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80065fc:	4813      	ldr	r0, [pc, #76]	; (800664c <MX_TIM10_Init+0x74>)
 80065fe:	f7fb fe97 	bl	8002330 <HAL_TIM_PWM_Init>
 8006602:	b9b0      	cbnz	r0, 8006632 <MX_TIM10_Init+0x5a>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006604:	4b13      	ldr	r3, [pc, #76]	; (8006654 <MX_TIM10_Init+0x7c>)
  sConfigOC.Pulse = 0;
 8006606:	2400      	movs	r4, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006608:	2560      	movs	r5, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800660a:	4810      	ldr	r0, [pc, #64]	; (800664c <MX_TIM10_Init+0x74>)
 800660c:	4619      	mov	r1, r3
 800660e:	4622      	mov	r2, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006610:	601d      	str	r5, [r3, #0]
  sConfigOC.Pulse = 0;
 8006612:	605c      	str	r4, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006614:	609c      	str	r4, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006616:	611c      	str	r4, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006618:	f7fc f898 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
 800661c:	b120      	cbz	r0, 8006628 <MX_TIM10_Init+0x50>
    _Error_Handler(__FILE__, __LINE__);
 800661e:	f44f 71d1 	mov.w	r1, #418	; 0x1a2
 8006622:	480d      	ldr	r0, [pc, #52]	; (8006658 <MX_TIM10_Init+0x80>)
 8006624:	f7ff fb08 	bl	8005c38 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim10);
 8006628:	4808      	ldr	r0, [pc, #32]	; (800664c <MX_TIM10_Init+0x74>)
}
 800662a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_TIM_MspPostInit(&htim10);
 800662e:	f7ff bd4f 	b.w	80060d0 <HAL_TIM_MspPostInit>
    _Error_Handler(__FILE__, __LINE__);
 8006632:	f240 1199 	movw	r1, #409	; 0x199
 8006636:	4808      	ldr	r0, [pc, #32]	; (8006658 <MX_TIM10_Init+0x80>)
 8006638:	f7ff fafe 	bl	8005c38 <_Error_Handler>
 800663c:	e7e2      	b.n	8006604 <MX_TIM10_Init+0x2c>
    _Error_Handler(__FILE__, __LINE__);
 800663e:	f44f 71ca 	mov.w	r1, #404	; 0x194
 8006642:	4805      	ldr	r0, [pc, #20]	; (8006658 <MX_TIM10_Init+0x80>)
 8006644:	f7ff faf8 	bl	8005c38 <_Error_Handler>
 8006648:	e7d8      	b.n	80065fc <MX_TIM10_Init+0x24>
 800664a:	bf00      	nop
 800664c:	200002cc 	.word	0x200002cc
 8006650:	40014400 	.word	0x40014400
 8006654:	200000ec 	.word	0x200000ec
 8006658:	080076b4 	.word	0x080076b4

0800665c <MX_TIM11_Init>:
{
 800665c:	b538      	push	{r3, r4, r5, lr}
  htim11.Instance = TIM11;
 800665e:	4b1c      	ldr	r3, [pc, #112]	; (80066d0 <MX_TIM11_Init+0x74>)
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006660:	2200      	movs	r2, #0
  htim11.Init.Prescaler = 432;
 8006662:	f44f 74d8 	mov.w	r4, #432	; 0x1b0
  htim11.Instance = TIM11;
 8006666:	4d1b      	ldr	r5, [pc, #108]	; (80066d4 <MX_TIM11_Init+0x78>)
  htim11.Init.Period = 9999;
 8006668:	f242 710f 	movw	r1, #9999	; 0x270f
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800666c:	4618      	mov	r0, r3
  htim11.Instance = TIM11;
 800666e:	601d      	str	r5, [r3, #0]
  htim11.Init.Prescaler = 432;
 8006670:	605c      	str	r4, [r3, #4]
  htim11.Init.Period = 9999;
 8006672:	60d9      	str	r1, [r3, #12]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006674:	609a      	str	r2, [r3, #8]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006676:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006678:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800667a:	f7fb fe3d 	bl	80022f8 <HAL_TIM_Base_Init>
 800667e:	bb00      	cbnz	r0, 80066c2 <MX_TIM11_Init+0x66>
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8006680:	4813      	ldr	r0, [pc, #76]	; (80066d0 <MX_TIM11_Init+0x74>)
 8006682:	f7fb fe55 	bl	8002330 <HAL_TIM_PWM_Init>
 8006686:	b9b0      	cbnz	r0, 80066b6 <MX_TIM11_Init+0x5a>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006688:	4b13      	ldr	r3, [pc, #76]	; (80066d8 <MX_TIM11_Init+0x7c>)
  sConfigOC.Pulse = 0;
 800668a:	2400      	movs	r4, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800668c:	2560      	movs	r5, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800668e:	4810      	ldr	r0, [pc, #64]	; (80066d0 <MX_TIM11_Init+0x74>)
 8006690:	4619      	mov	r1, r3
 8006692:	4622      	mov	r2, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006694:	601d      	str	r5, [r3, #0]
  sConfigOC.Pulse = 0;
 8006696:	605c      	str	r4, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006698:	609c      	str	r4, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800669a:	611c      	str	r4, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800669c:	f7fc f856 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
 80066a0:	b120      	cbz	r0, 80066ac <MX_TIM11_Init+0x50>
    _Error_Handler(__FILE__, __LINE__);
 80066a2:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 80066a6:	480d      	ldr	r0, [pc, #52]	; (80066dc <MX_TIM11_Init+0x80>)
 80066a8:	f7ff fac6 	bl	8005c38 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim11);
 80066ac:	4808      	ldr	r0, [pc, #32]	; (80066d0 <MX_TIM11_Init+0x74>)
}
 80066ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_TIM_MspPostInit(&htim11);
 80066b2:	f7ff bd0d 	b.w	80060d0 <HAL_TIM_MspPostInit>
    _Error_Handler(__FILE__, __LINE__);
 80066b6:	f240 11b9 	movw	r1, #441	; 0x1b9
 80066ba:	4808      	ldr	r0, [pc, #32]	; (80066dc <MX_TIM11_Init+0x80>)
 80066bc:	f7ff fabc 	bl	8005c38 <_Error_Handler>
 80066c0:	e7e2      	b.n	8006688 <MX_TIM11_Init+0x2c>
    _Error_Handler(__FILE__, __LINE__);
 80066c2:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 80066c6:	4805      	ldr	r0, [pc, #20]	; (80066dc <MX_TIM11_Init+0x80>)
 80066c8:	f7ff fab6 	bl	8005c38 <_Error_Handler>
 80066cc:	e7d8      	b.n	8006680 <MX_TIM11_Init+0x24>
 80066ce:	bf00      	nop
 80066d0:	2000038c 	.word	0x2000038c
 80066d4:	40014800 	.word	0x40014800
 80066d8:	200000ec 	.word	0x200000ec
 80066dc:	080076b4 	.word	0x080076b4

080066e0 <MX_TIM12_Init>:
{
 80066e0:	b538      	push	{r3, r4, r5, lr}
  htim12.Instance = TIM12;
 80066e2:	4b1c      	ldr	r3, [pc, #112]	; (8006754 <MX_TIM12_Init+0x74>)
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80066e4:	2200      	movs	r2, #0
  htim12.Init.Prescaler = 216;
 80066e6:	24d8      	movs	r4, #216	; 0xd8
  htim12.Instance = TIM12;
 80066e8:	4d1b      	ldr	r5, [pc, #108]	; (8006758 <MX_TIM12_Init+0x78>)
  htim12.Init.Period = 9999;
 80066ea:	f242 710f 	movw	r1, #9999	; 0x270f
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80066ee:	4618      	mov	r0, r3
  htim12.Instance = TIM12;
 80066f0:	601d      	str	r5, [r3, #0]
  htim12.Init.Prescaler = 216;
 80066f2:	605c      	str	r4, [r3, #4]
  htim12.Init.Period = 9999;
 80066f4:	60d9      	str	r1, [r3, #12]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80066f6:	609a      	str	r2, [r3, #8]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80066f8:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80066fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80066fc:	f7fb fe18 	bl	8002330 <HAL_TIM_PWM_Init>
 8006700:	bb10      	cbnz	r0, 8006748 <MX_TIM12_Init+0x68>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006702:	4b16      	ldr	r3, [pc, #88]	; (800675c <MX_TIM12_Init+0x7c>)
  sConfigOC.Pulse = 0;
 8006704:	2400      	movs	r4, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006706:	2560      	movs	r5, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006708:	4812      	ldr	r0, [pc, #72]	; (8006754 <MX_TIM12_Init+0x74>)
 800670a:	4619      	mov	r1, r3
 800670c:	4622      	mov	r2, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800670e:	601d      	str	r5, [r3, #0]
  sConfigOC.Pulse = 0;
 8006710:	605c      	str	r4, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006712:	609c      	str	r4, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006714:	611c      	str	r4, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006716:	f7fc f819 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
 800671a:	b978      	cbnz	r0, 800673c <MX_TIM12_Init+0x5c>
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800671c:	2204      	movs	r2, #4
 800671e:	490f      	ldr	r1, [pc, #60]	; (800675c <MX_TIM12_Init+0x7c>)
 8006720:	480c      	ldr	r0, [pc, #48]	; (8006754 <MX_TIM12_Init+0x74>)
 8006722:	f7fc f813 	bl	800274c <HAL_TIM_PWM_ConfigChannel>
 8006726:	b120      	cbz	r0, 8006732 <MX_TIM12_Init+0x52>
    _Error_Handler(__FILE__, __LINE__);
 8006728:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 800672c:	480c      	ldr	r0, [pc, #48]	; (8006760 <MX_TIM12_Init+0x80>)
 800672e:	f7ff fa83 	bl	8005c38 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim12);
 8006732:	4808      	ldr	r0, [pc, #32]	; (8006754 <MX_TIM12_Init+0x74>)
}
 8006734:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_TIM_MspPostInit(&htim12);
 8006738:	f7ff bcca 	b.w	80060d0 <HAL_TIM_MspPostInit>
    _Error_Handler(__FILE__, __LINE__);
 800673c:	f240 11dd 	movw	r1, #477	; 0x1dd
 8006740:	4807      	ldr	r0, [pc, #28]	; (8006760 <MX_TIM12_Init+0x80>)
 8006742:	f7ff fa79 	bl	8005c38 <_Error_Handler>
 8006746:	e7e9      	b.n	800671c <MX_TIM12_Init+0x3c>
    _Error_Handler(__FILE__, __LINE__);
 8006748:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 800674c:	4804      	ldr	r0, [pc, #16]	; (8006760 <MX_TIM12_Init+0x80>)
 800674e:	f7ff fa73 	bl	8005c38 <_Error_Handler>
 8006752:	e7d6      	b.n	8006702 <MX_TIM12_Init+0x22>
 8006754:	200004cc 	.word	0x200004cc
 8006758:	40001800 	.word	0x40001800
 800675c:	200000ec 	.word	0x200000ec
 8006760:	080076b4 	.word	0x080076b4

08006764 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006764:	b538      	push	{r3, r4, r5, lr}

  huart1.Instance = USART1;
 8006766:	4b0d      	ldr	r3, [pc, #52]	; (800679c <MX_USART1_UART_Init+0x38>)
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006768:	2200      	movs	r2, #0
  huart1.Init.BaudRate = 115200;
 800676a:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart1.Instance = USART1;
 800676e:	4d0c      	ldr	r5, [pc, #48]	; (80067a0 <MX_USART1_UART_Init+0x3c>)
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006770:	210c      	movs	r1, #12
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006772:	4618      	mov	r0, r3
  huart1.Instance = USART1;
 8006774:	601d      	str	r5, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8006776:	605c      	str	r4, [r3, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006778:	6159      	str	r1, [r3, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800677a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800677c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800677e:	611a      	str	r2, [r3, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006780:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006782:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006784:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006786:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006788:	f7fc fcb2 	bl	80030f0 <HAL_UART_Init>
 800678c:	b900      	cbnz	r0, 8006790 <MX_USART1_UART_Init+0x2c>
 800678e:	bd38      	pop	{r3, r4, r5, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 8006790:	2148      	movs	r1, #72	; 0x48
 8006792:	4804      	ldr	r0, [pc, #16]	; (80067a4 <MX_USART1_UART_Init+0x40>)
  }

}
 8006794:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    _Error_Handler(__FILE__, __LINE__);
 8006798:	f7ff ba4e 	b.w	8005c38 <_Error_Handler>
 800679c:	200005dc 	.word	0x200005dc
 80067a0:	40011000 	.word	0x40011000
 80067a4:	080076c4 	.word	0x080076c4

080067a8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80067a8:	b538      	push	{r3, r4, r5, lr}

  huart2.Instance = USART2;
 80067aa:	4b0d      	ldr	r3, [pc, #52]	; (80067e0 <MX_USART2_UART_Init+0x38>)
  huart2.Init.BaudRate = 115200;
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80067ac:	2200      	movs	r2, #0
  huart2.Init.BaudRate = 115200;
 80067ae:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart2.Instance = USART2;
 80067b2:	4d0c      	ldr	r5, [pc, #48]	; (80067e4 <MX_USART2_UART_Init+0x3c>)
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80067b4:	210c      	movs	r1, #12
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80067b6:	4618      	mov	r0, r3
  huart2.Instance = USART2;
 80067b8:	601d      	str	r5, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80067ba:	605c      	str	r4, [r3, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80067bc:	6159      	str	r1, [r3, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80067be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80067c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80067c2:	611a      	str	r2, [r3, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80067c4:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80067c6:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80067c8:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80067ca:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80067cc:	f7fc fc90 	bl	80030f0 <HAL_UART_Init>
 80067d0:	b900      	cbnz	r0, 80067d4 <MX_USART2_UART_Init+0x2c>
 80067d2:	bd38      	pop	{r3, r4, r5, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 80067d4:	215d      	movs	r1, #93	; 0x5d
 80067d6:	4804      	ldr	r0, [pc, #16]	; (80067e8 <MX_USART2_UART_Init+0x40>)
  }

}
 80067d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    _Error_Handler(__FILE__, __LINE__);
 80067dc:	f7ff ba2c 	b.w	8005c38 <_Error_Handler>
 80067e0:	2000064c 	.word	0x2000064c
 80067e4:	40004400 	.word	0x40004400
 80067e8:	080076c4 	.word	0x080076c4

080067ec <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80067ec:	b538      	push	{r3, r4, r5, lr}

  huart3.Instance = USART3;
 80067ee:	4b0d      	ldr	r3, [pc, #52]	; (8006824 <MX_USART3_UART_Init+0x38>)
  huart3.Init.BaudRate = 9600;
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80067f0:	2200      	movs	r2, #0
  huart3.Init.BaudRate = 9600;
 80067f2:	f44f 5416 	mov.w	r4, #9600	; 0x2580
  huart3.Instance = USART3;
 80067f6:	4d0c      	ldr	r5, [pc, #48]	; (8006828 <MX_USART3_UART_Init+0x3c>)
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 80067f8:	210c      	movs	r1, #12
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80067fa:	4618      	mov	r0, r3
  huart3.Instance = USART3;
 80067fc:	601d      	str	r5, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80067fe:	605c      	str	r4, [r3, #4]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8006800:	6159      	str	r1, [r3, #20]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8006802:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8006804:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8006806:	611a      	str	r2, [r3, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006808:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800680a:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800680c:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800680e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8006810:	f7fc fc6e 	bl	80030f0 <HAL_UART_Init>
 8006814:	b900      	cbnz	r0, 8006818 <MX_USART3_UART_Init+0x2c>
 8006816:	bd38      	pop	{r3, r4, r5, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 8006818:	2172      	movs	r1, #114	; 0x72
 800681a:	4804      	ldr	r0, [pc, #16]	; (800682c <MX_USART3_UART_Init+0x40>)
  }

}
 800681c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    _Error_Handler(__FILE__, __LINE__);
 8006820:	f7ff ba0a 	b.w	8005c38 <_Error_Handler>
 8006824:	2000050c 	.word	0x2000050c
 8006828:	40004800 	.word	0x40004800
 800682c:	080076c4 	.word	0x080076c4

08006830 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 8006830:	4a44      	ldr	r2, [pc, #272]	; (8006944 <HAL_UART_MspInit+0x114>)
 8006832:	6803      	ldr	r3, [r0, #0]
 8006834:	4293      	cmp	r3, r2
{
 8006836:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006838:	b089      	sub	sp, #36	; 0x24
  if(uartHandle->Instance==USART1)
 800683a:	d022      	beq.n	8006882 <HAL_UART_MspInit+0x52>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 800683c:	4a42      	ldr	r2, [pc, #264]	; (8006948 <HAL_UART_MspInit+0x118>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d065      	beq.n	800690e <HAL_UART_MspInit+0xde>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 8006842:	4a42      	ldr	r2, [pc, #264]	; (800694c <HAL_UART_MspInit+0x11c>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d001      	beq.n	800684c <HAL_UART_MspInit+0x1c>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8006848:	b009      	add	sp, #36	; 0x24
 800684a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_USART3_CLK_ENABLE();
 800684c:	4b40      	ldr	r3, [pc, #256]	; (8006950 <HAL_UART_MspInit+0x120>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800684e:	f44f 7e40 	mov.w	lr, #768	; 0x300
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006852:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006854:	2600      	movs	r6, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 8006856:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006858:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800685a:	2407      	movs	r4, #7
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800685c:	a903      	add	r1, sp, #12
    __HAL_RCC_USART3_CLK_ENABLE();
 800685e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006862:	483c      	ldr	r0, [pc, #240]	; (8006954 <HAL_UART_MspInit+0x124>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8006864:	641a      	str	r2, [r3, #64]	; 0x40
 8006866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006868:	f8cd e00c 	str.w	lr, [sp, #12]
    __HAL_RCC_USART3_CLK_ENABLE();
 800686c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006870:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006872:	9605      	str	r6, [sp, #20]
    __HAL_RCC_USART3_CLK_ENABLE();
 8006874:	9302      	str	r3, [sp, #8]
 8006876:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006878:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800687a:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800687c:	f7fa f90c 	bl	8000a98 <HAL_GPIO_Init>
}
 8006880:	e7e2      	b.n	8006848 <HAL_UART_MspInit+0x18>
    __HAL_RCC_USART1_CLK_ENABLE();
 8006882:	4b33      	ldr	r3, [pc, #204]	; (8006950 <HAL_UART_MspInit+0x120>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006884:	2502      	movs	r5, #2
 8006886:	4604      	mov	r4, r0
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8006888:	f44f 60c0 	mov.w	r0, #1536	; 0x600
    __HAL_RCC_USART1_CLK_ENABLE();
 800688c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800688e:	2600      	movs	r6, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006890:	f04f 0e03 	mov.w	lr, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006894:	2707      	movs	r7, #7
    __HAL_RCC_USART1_CLK_ENABLE();
 8006896:	f042 0210 	orr.w	r2, r2, #16
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800689a:	a903      	add	r1, sp, #12
    __HAL_RCC_USART1_CLK_ENABLE();
 800689c:	645a      	str	r2, [r3, #68]	; 0x44
 800689e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80068a0:	9003      	str	r0, [sp, #12]
    __HAL_RCC_USART1_CLK_ENABLE();
 80068a2:	f003 0310 	and.w	r3, r3, #16
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80068a6:	482c      	ldr	r0, [pc, #176]	; (8006958 <HAL_UART_MspInit+0x128>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80068a8:	9504      	str	r5, [sp, #16]
    __HAL_RCC_USART1_CLK_ENABLE();
 80068aa:	9300      	str	r3, [sp, #0]
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80068ac:	4d2b      	ldr	r5, [pc, #172]	; (800695c <HAL_UART_MspInit+0x12c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80068ae:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80068b0:	f8cd e018 	str.w	lr, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80068b4:	9707      	str	r7, [sp, #28]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80068b6:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068ba:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80068bc:	f7fa f8ec 	bl	8000a98 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80068c0:	f8df e0a0 	ldr.w	lr, [pc, #160]	; 8006964 <HAL_UART_MspInit+0x134>
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80068c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80068c8:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80068cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80068d0:	4628      	mov	r0, r5
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80068d2:	60ae      	str	r6, [r5, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80068d4:	60ee      	str	r6, [r5, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80068d6:	616e      	str	r6, [r5, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80068d8:	61ae      	str	r6, [r5, #24]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80068da:	626e      	str	r6, [r5, #36]	; 0x24
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80068dc:	f8c5 e000 	str.w	lr, [r5]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80068e0:	606f      	str	r7, [r5, #4]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80068e2:	6129      	str	r1, [r5, #16]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80068e4:	61ea      	str	r2, [r5, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80068e6:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80068e8:	f7f9 ff10 	bl	800070c <HAL_DMA_Init>
 80068ec:	b950      	cbnz	r0, 8006904 <HAL_UART_MspInit+0xd4>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80068ee:	6665      	str	r5, [r4, #100]	; 0x64
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 80068f0:	2200      	movs	r2, #0
 80068f2:	2103      	movs	r1, #3
 80068f4:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80068f6:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 80068f8:	f7f9 fe98 	bl	800062c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80068fc:	2025      	movs	r0, #37	; 0x25
 80068fe:	f7f9 fecf 	bl	80006a0 <HAL_NVIC_EnableIRQ>
 8006902:	e7a1      	b.n	8006848 <HAL_UART_MspInit+0x18>
      _Error_Handler(__FILE__, __LINE__);
 8006904:	219c      	movs	r1, #156	; 0x9c
 8006906:	4816      	ldr	r0, [pc, #88]	; (8006960 <HAL_UART_MspInit+0x130>)
 8006908:	f7ff f996 	bl	8005c38 <_Error_Handler>
 800690c:	e7ef      	b.n	80068ee <HAL_UART_MspInit+0xbe>
    __HAL_RCC_USART2_CLK_ENABLE();
 800690e:	4b10      	ldr	r3, [pc, #64]	; (8006950 <HAL_UART_MspInit+0x120>)
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8006910:	f04f 0e60 	mov.w	lr, #96	; 0x60
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006914:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006916:	2600      	movs	r6, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 8006918:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800691a:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800691c:	2407      	movs	r4, #7
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800691e:	a903      	add	r1, sp, #12
    __HAL_RCC_USART2_CLK_ENABLE();
 8006920:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006924:	480b      	ldr	r0, [pc, #44]	; (8006954 <HAL_UART_MspInit+0x124>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8006926:	641a      	str	r2, [r3, #64]	; 0x40
 8006928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800692a:	f8cd e00c 	str.w	lr, [sp, #12]
    __HAL_RCC_USART2_CLK_ENABLE();
 800692e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006932:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006934:	9605      	str	r6, [sp, #20]
    __HAL_RCC_USART2_CLK_ENABLE();
 8006936:	9301      	str	r3, [sp, #4]
 8006938:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800693a:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800693c:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800693e:	f7fa f8ab 	bl	8000a98 <HAL_GPIO_Init>
 8006942:	e781      	b.n	8006848 <HAL_UART_MspInit+0x18>
 8006944:	40011000 	.word	0x40011000
 8006948:	40004400 	.word	0x40004400
 800694c:	40004800 	.word	0x40004800
 8006950:	40023800 	.word	0x40023800
 8006954:	40020c00 	.word	0x40020c00
 8006958:	40020000 	.word	0x40020000
 800695c:	2000057c 	.word	0x2000057c
 8006960:	080076c4 	.word	0x080076c4
 8006964:	40026440 	.word	0x40026440

08006968 <uart_putc>:
	    c = buf[0];
	    return c;
	}

void uart_putc(uint8_t c)
	{
 8006968:	b510      	push	{r4, lr}
 800696a:	b082      	sub	sp, #8
	 char buf[1];
	 buf[0] = c;
	 HAL_UART_Transmit(huart_xprintf, (uint8_t *)buf, sizeof(buf), 0xFFFF);
 800696c:	4c05      	ldr	r4, [pc, #20]	; (8006984 <uart_putc+0x1c>)
 800696e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006972:	2201      	movs	r2, #1
	 buf[0] = c;
 8006974:	a902      	add	r1, sp, #8
 8006976:	f801 0d04 	strb.w	r0, [r1, #-4]!
	 HAL_UART_Transmit(huart_xprintf, (uint8_t *)buf, sizeof(buf), 0xFFFF);
 800697a:	6820      	ldr	r0, [r4, #0]
 800697c:	f7fb fff6 	bl	800296c <HAL_UART_Transmit>
	}
 8006980:	b002      	add	sp, #8
 8006982:	bd10      	pop	{r4, pc}
 8006984:	200000e4 	.word	0x200000e4

08006988 <xprintf_init>:
	xdev_out(uart_putc);
 8006988:	4a02      	ldr	r2, [pc, #8]	; (8006994 <xprintf_init+0xc>)
 800698a:	4903      	ldr	r1, [pc, #12]	; (8006998 <xprintf_init+0x10>)
	huart_xprintf = handler;
 800698c:	4b03      	ldr	r3, [pc, #12]	; (800699c <xprintf_init+0x14>)
	xdev_out(uart_putc);
 800698e:	6011      	str	r1, [r2, #0]
	huart_xprintf = handler;
 8006990:	6018      	str	r0, [r3, #0]
 8006992:	4770      	bx	lr
 8006994:	200006c0 	.word	0x200006c0
 8006998:	08006969 	.word	0x08006969
 800699c:	200000e4 	.word	0x200000e4

080069a0 <xputc>:
	    }
	}

void xputc (char c)
{
	if (_CR_CRLF && c == '\n') xputc('\r');		/* CR -> CRLF */
 80069a0:	280a      	cmp	r0, #10
{
 80069a2:	b510      	push	{r4, lr}
 80069a4:	4604      	mov	r4, r0
	if (_CR_CRLF && c == '\n') xputc('\r');		/* CR -> CRLF */
 80069a6:	d00e      	beq.n	80069c6 <xputc+0x26>

	if (outptr) {
 80069a8:	4a09      	ldr	r2, [pc, #36]	; (80069d0 <xputc+0x30>)
 80069aa:	6813      	ldr	r3, [r2, #0]
 80069ac:	b11b      	cbz	r3, 80069b6 <xputc+0x16>
		*outptr++ = (unsigned char)c;
 80069ae:	1c59      	adds	r1, r3, #1
 80069b0:	701c      	strb	r4, [r3, #0]
 80069b2:	6011      	str	r1, [r2, #0]
		return;
 80069b4:	bd10      	pop	{r4, pc}
	}

	if (xfunc_out) xfunc_out((unsigned char)c);
 80069b6:	4b07      	ldr	r3, [pc, #28]	; (80069d4 <xputc+0x34>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	b11b      	cbz	r3, 80069c4 <xputc+0x24>
 80069bc:	4620      	mov	r0, r4
}
 80069be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (xfunc_out) xfunc_out((unsigned char)c);
 80069c2:	4718      	bx	r3
 80069c4:	bd10      	pop	{r4, pc}
	if (_CR_CRLF && c == '\n') xputc('\r');		/* CR -> CRLF */
 80069c6:	200d      	movs	r0, #13
 80069c8:	f7ff ffea 	bl	80069a0 <xputc>
 80069cc:	e7ec      	b.n	80069a8 <xputc+0x8>
 80069ce:	bf00      	nop
 80069d0:	200000b4 	.word	0x200000b4
 80069d4:	200006c0 	.word	0x200006c0

080069d8 <xvprintf>:
static
void xvprintf (
	const char*	fmt,	/* Pointer to the format string */
	va_list arp			/* Pointer to arguments */
)
{
 80069d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069dc:	b085      	sub	sp, #20
 80069de:	4606      	mov	r6, r0
 80069e0:	4688      	mov	r8, r1
 80069e2:	466f      	mov	r7, sp
	unsigned long v;
	char s[16], c, d, *p;


	for (;;) {
		c = *fmt++;					/* Get a char */
 80069e4:	7830      	ldrb	r0, [r6, #0]
		if (!c) break;				/* End of format? */
 80069e6:	b138      	cbz	r0, 80069f8 <xvprintf+0x20>
		if (c != '%') {				/* Pass through it if not a % sequense */
 80069e8:	2825      	cmp	r0, #37	; 0x25
 80069ea:	d008      	beq.n	80069fe <xvprintf+0x26>
		c = *fmt++;					/* Get a char */
 80069ec:	3601      	adds	r6, #1
			xputc(c); continue;
 80069ee:	f7ff ffd7 	bl	80069a0 <xputc>
		c = *fmt++;					/* Get a char */
 80069f2:	7830      	ldrb	r0, [r6, #0]
		if (!c) break;				/* End of format? */
 80069f4:	2800      	cmp	r0, #0
 80069f6:	d1f7      	bne.n	80069e8 <xvprintf+0x10>
		j = i; d = (f & 1) ? '0' : ' ';
		while (!(f & 2) && j++ < w) xputc(d);
		do xputc(s[--i]); while(i);
		while (j++ < w) xputc(' ');
	}
}
 80069f8:	b005      	add	sp, #20
 80069fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		c = *fmt++;					/* Get first char of the sequense */
 80069fe:	7870      	ldrb	r0, [r6, #1]
		if (c == '0') {				/* Flag: '0' padded */
 8006a00:	2830      	cmp	r0, #48	; 0x30
 8006a02:	f000 80fb 	beq.w	8006bfc <xvprintf+0x224>
			if (c == '-') {			/* Flag: left justified */
 8006a06:	282d      	cmp	r0, #45	; 0x2d
 8006a08:	f000 80fd 	beq.w	8006c06 <xvprintf+0x22e>
		c = *fmt++;					/* Get first char of the sequense */
 8006a0c:	3602      	adds	r6, #2
		f = 0;
 8006a0e:	f04f 0c00 	mov.w	ip, #0
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++)	/* Minimum width */
 8006a12:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006a16:	2400      	movs	r4, #0
 8006a18:	2b09      	cmp	r3, #9
 8006a1a:	d80a      	bhi.n	8006a32 <xvprintf+0x5a>
			w = w * 10 + c - '0';
 8006a1c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8006a20:	eb00 0444 	add.w	r4, r0, r4, lsl #1
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++)	/* Minimum width */
 8006a24:	f816 0b01 	ldrb.w	r0, [r6], #1
 8006a28:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
			w = w * 10 + c - '0';
 8006a2c:	3c30      	subs	r4, #48	; 0x30
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++)	/* Minimum width */
 8006a2e:	2b09      	cmp	r3, #9
 8006a30:	d9f4      	bls.n	8006a1c <xvprintf+0x44>
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 8006a32:	f000 03df 	and.w	r3, r0, #223	; 0xdf
 8006a36:	2b4c      	cmp	r3, #76	; 0x4c
 8006a38:	d103      	bne.n	8006a42 <xvprintf+0x6a>
			f |= 4; c = *fmt++;
 8006a3a:	7830      	ldrb	r0, [r6, #0]
 8006a3c:	f04c 0c04 	orr.w	ip, ip, #4
 8006a40:	3601      	adds	r6, #1
		if (!c) break;				/* End of format? */
 8006a42:	2800      	cmp	r0, #0
 8006a44:	d0d8      	beq.n	80069f8 <xvprintf+0x20>
		if (d >= 'a') d -= 0x20;
 8006a46:	2860      	cmp	r0, #96	; 0x60
 8006a48:	f240 80d6 	bls.w	8006bf8 <xvprintf+0x220>
 8006a4c:	f1a0 0320 	sub.w	r3, r0, #32
 8006a50:	b2db      	uxtb	r3, r3
		switch (d) {				/* Type is... */
 8006a52:	f1a3 0242 	sub.w	r2, r3, #66	; 0x42
 8006a56:	2a16      	cmp	r2, #22
 8006a58:	f200 80cb 	bhi.w	8006bf2 <xvprintf+0x21a>
 8006a5c:	e8df f002 	tbb	[pc, r2]
 8006a60:	c981bec6 	.word	0xc981bec6
 8006a64:	c9c9c9c9 	.word	0xc9c9c9c9
 8006a68:	c9c9c9c9 	.word	0xc9c9c9c9
 8006a6c:	c9c96ec9 	.word	0xc9c96ec9
 8006a70:	81c984c9 	.word	0x81c984c9
 8006a74:	c9c9      	.short	0xc9c9
 8006a76:	0c          	.byte	0x0c
 8006a77:	00          	.byte	0x00
			r = 16; break;
 8006a78:	f04f 0e10 	mov.w	lr, #16
		v = (f & 4) ? va_arg(arp, long) : ((d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int));
 8006a7c:	f01c 0f04 	tst.w	ip, #4
 8006a80:	d163      	bne.n	8006b4a <xvprintf+0x172>
 8006a82:	f8d8 1000 	ldr.w	r1, [r8]
 8006a86:	f108 0804 	add.w	r8, r8, #4
 8006a8a:	2878      	cmp	r0, #120	; 0x78
		i = 0;
 8006a8c:	f04f 0900 	mov.w	r9, #0
 8006a90:	f10d 30ff 	add.w	r0, sp, #4294967295
 8006a94:	bf0c      	ite	eq
 8006a96:	f04f 0a27 	moveq.w	sl, #39	; 0x27
 8006a9a:	f04f 0a07 	movne.w	sl, #7
 8006a9e:	e002      	b.n	8006aa6 <xvprintf+0xce>
		} while (v && i < sizeof(s));
 8006aa0:	2d0f      	cmp	r5, #15
 8006aa2:	d815      	bhi.n	8006ad0 <xvprintf+0xf8>
 8006aa4:	46a9      	mov	r9, r5
			s[i++] = d + '0';
 8006aa6:	f109 0501 	add.w	r5, r9, #1
			d = (char)(v % r); v /= r;
 8006aaa:	fbb1 f2fe 	udiv	r2, r1, lr
 8006aae:	fb0e 1b12 	mls	fp, lr, r2, r1
 8006ab2:	4611      	mov	r1, r2
 8006ab4:	fa5f f38b 	uxtb.w	r3, fp
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 8006ab8:	f1bb 0f09 	cmp.w	fp, #9
 8006abc:	eb0a 0b03 	add.w	fp, sl, r3
 8006ac0:	bf88      	it	hi
 8006ac2:	fa5f f38b 	uxtbhi.w	r3, fp
			s[i++] = d + '0';
 8006ac6:	3330      	adds	r3, #48	; 0x30
 8006ac8:	f800 3f01 	strb.w	r3, [r0, #1]!
		} while (v && i < sizeof(s));
 8006acc:	2a00      	cmp	r2, #0
 8006ace:	d1e7      	bne.n	8006aa0 <xvprintf+0xc8>
		if (f & 8) s[i++] = '-';
 8006ad0:	f01c 0f08 	tst.w	ip, #8
 8006ad4:	d006      	beq.n	8006ae4 <xvprintf+0x10c>
 8006ad6:	ab04      	add	r3, sp, #16
 8006ad8:	222d      	movs	r2, #45	; 0x2d
 8006ada:	442b      	add	r3, r5
 8006adc:	f109 0502 	add.w	r5, r9, #2
 8006ae0:	f803 2c10 	strb.w	r2, [r3, #-16]
		j = i; d = (f & 1) ? '0' : ' ';
 8006ae4:	f01c 0f01 	tst.w	ip, #1
 8006ae8:	bf0c      	ite	eq
 8006aea:	f04f 0a20 	moveq.w	sl, #32
 8006aee:	f04f 0a30 	movne.w	sl, #48	; 0x30
		while (!(f & 2) && j++ < w) xputc(d);
 8006af2:	f01c 0f02 	tst.w	ip, #2
 8006af6:	f040 808b 	bne.w	8006c10 <xvprintf+0x238>
 8006afa:	42a5      	cmp	r5, r4
 8006afc:	f105 0901 	add.w	r9, r5, #1
 8006b00:	d208      	bcs.n	8006b14 <xvprintf+0x13c>
 8006b02:	f104 0b01 	add.w	fp, r4, #1
 8006b06:	f109 0901 	add.w	r9, r9, #1
 8006b0a:	4650      	mov	r0, sl
 8006b0c:	f7ff ff48 	bl	80069a0 <xputc>
 8006b10:	45d9      	cmp	r9, fp
 8006b12:	d1f8      	bne.n	8006b06 <xvprintf+0x12e>
 8006b14:	443d      	add	r5, r7
		do xputc(s[--i]); while(i);
 8006b16:	f815 0d01 	ldrb.w	r0, [r5, #-1]!
 8006b1a:	f7ff ff41 	bl	80069a0 <xputc>
 8006b1e:	42af      	cmp	r7, r5
 8006b20:	d1f9      	bne.n	8006b16 <xvprintf+0x13e>
		while (j++ < w) xputc(' ');
 8006b22:	45a1      	cmp	r9, r4
 8006b24:	f109 0501 	add.w	r5, r9, #1
 8006b28:	f4bf af5c 	bcs.w	80069e4 <xvprintf+0xc>
 8006b2c:	3401      	adds	r4, #1
 8006b2e:	3501      	adds	r5, #1
 8006b30:	2020      	movs	r0, #32
 8006b32:	f7ff ff35 	bl	80069a0 <xputc>
 8006b36:	42a5      	cmp	r5, r4
 8006b38:	d1f9      	bne.n	8006b2e <xvprintf+0x156>
 8006b3a:	e753      	b.n	80069e4 <xvprintf+0xc>
			r = 8; break;
 8006b3c:	f04f 0e08 	mov.w	lr, #8
		v = (f & 4) ? va_arg(arp, long) : ((d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int));
 8006b40:	f01c 0f04 	tst.w	ip, #4
 8006b44:	d101      	bne.n	8006b4a <xvprintf+0x172>
 8006b46:	2b44      	cmp	r3, #68	; 0x44
 8006b48:	d19b      	bne.n	8006a82 <xvprintf+0xaa>
		if (d == 'D' && (v & 0x80000000)) {
 8006b4a:	2b44      	cmp	r3, #68	; 0x44
		v = (f & 4) ? va_arg(arp, long) : ((d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int));
 8006b4c:	f8d8 1000 	ldr.w	r1, [r8]
 8006b50:	f108 0804 	add.w	r8, r8, #4
		if (d == 'D' && (v & 0x80000000)) {
 8006b54:	d199      	bne.n	8006a8a <xvprintf+0xb2>
 8006b56:	2900      	cmp	r1, #0
 8006b58:	da97      	bge.n	8006a8a <xvprintf+0xb2>
			v = 0 - v;
 8006b5a:	4249      	negs	r1, r1
			f |= 8;
 8006b5c:	f04c 0c08 	orr.w	ip, ip, #8
 8006b60:	e793      	b.n	8006a8a <xvprintf+0xb2>
			r = 10; break;
 8006b62:	f04f 0e0a 	mov.w	lr, #10
 8006b66:	e7eb      	b.n	8006b40 <xvprintf+0x168>
			p = va_arg(arp, char*);
 8006b68:	f8d8 a000 	ldr.w	sl, [r8]
 8006b6c:	f108 0804 	add.w	r8, r8, #4
			for (j = 0; p[j]; j++) ;
 8006b70:	f89a 0000 	ldrb.w	r0, [sl]
 8006b74:	2800      	cmp	r0, #0
 8006b76:	d04d      	beq.n	8006c14 <xvprintf+0x23c>
 8006b78:	4653      	mov	r3, sl
 8006b7a:	2500      	movs	r5, #0
 8006b7c:	e000      	b.n	8006b80 <xvprintf+0x1a8>
 8006b7e:	464d      	mov	r5, r9
 8006b80:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8006b84:	f105 0901 	add.w	r9, r5, #1
 8006b88:	2a00      	cmp	r2, #0
 8006b8a:	d1f8      	bne.n	8006b7e <xvprintf+0x1a6>
			while (!(f & 2) && j++ < w) xputc(' ');
 8006b8c:	f01c 0f02 	tst.w	ip, #2
 8006b90:	d14e      	bne.n	8006c30 <xvprintf+0x258>
 8006b92:	45a1      	cmp	r9, r4
 8006b94:	f105 0b02 	add.w	fp, r5, #2
 8006b98:	f105 0503 	add.w	r5, r5, #3
 8006b9c:	d301      	bcc.n	8006ba2 <xvprintf+0x1ca>
 8006b9e:	e045      	b.n	8006c2c <xvprintf+0x254>
 8006ba0:	46cb      	mov	fp, r9
 8006ba2:	2020      	movs	r0, #32
 8006ba4:	f10b 0901 	add.w	r9, fp, #1
 8006ba8:	f7ff fefa 	bl	80069a0 <xputc>
 8006bac:	45a3      	cmp	fp, r4
 8006bae:	d3f7      	bcc.n	8006ba0 <xvprintf+0x1c8>
 8006bb0:	f89a 0000 	ldrb.w	r0, [sl]
 8006bb4:	f10b 0502 	add.w	r5, fp, #2
	while (*str)
 8006bb8:	b128      	cbz	r0, 8006bc6 <xvprintf+0x1ee>
		xputc(*str++);
 8006bba:	f7ff fef1 	bl	80069a0 <xputc>
	while (*str)
 8006bbe:	f81a 0f01 	ldrb.w	r0, [sl, #1]!
 8006bc2:	2800      	cmp	r0, #0
 8006bc4:	d1f9      	bne.n	8006bba <xvprintf+0x1e2>
			while (j++ < w) xputc(' ');
 8006bc6:	454c      	cmp	r4, r9
 8006bc8:	f67f af0c 	bls.w	80069e4 <xvprintf+0xc>
 8006bcc:	2020      	movs	r0, #32
 8006bce:	f7ff fee7 	bl	80069a0 <xputc>
 8006bd2:	1c6b      	adds	r3, r5, #1
 8006bd4:	42ac      	cmp	r4, r5
 8006bd6:	461d      	mov	r5, r3
 8006bd8:	d8f8      	bhi.n	8006bcc <xvprintf+0x1f4>
 8006bda:	e703      	b.n	80069e4 <xvprintf+0xc>
			xputc((char)va_arg(arp, int)); continue;
 8006bdc:	f108 0404 	add.w	r4, r8, #4
 8006be0:	f898 0000 	ldrb.w	r0, [r8]
 8006be4:	f7ff fedc 	bl	80069a0 <xputc>
 8006be8:	46a0      	mov	r8, r4
 8006bea:	e6fb      	b.n	80069e4 <xvprintf+0xc>
			r = 2; break;
 8006bec:	f04f 0e02 	mov.w	lr, #2
 8006bf0:	e744      	b.n	8006a7c <xvprintf+0xa4>
			xputc(c); continue;
 8006bf2:	f7ff fed5 	bl	80069a0 <xputc>
 8006bf6:	e6f5      	b.n	80069e4 <xvprintf+0xc>
 8006bf8:	4603      	mov	r3, r0
 8006bfa:	e72a      	b.n	8006a52 <xvprintf+0x7a>
			f = 1; c = *fmt++;
 8006bfc:	78b0      	ldrb	r0, [r6, #2]
 8006bfe:	f04f 0c01 	mov.w	ip, #1
 8006c02:	3603      	adds	r6, #3
 8006c04:	e705      	b.n	8006a12 <xvprintf+0x3a>
				f = 2; c = *fmt++;
 8006c06:	78b0      	ldrb	r0, [r6, #2]
 8006c08:	f04f 0c02 	mov.w	ip, #2
 8006c0c:	3603      	adds	r6, #3
 8006c0e:	e700      	b.n	8006a12 <xvprintf+0x3a>
		while (!(f & 2) && j++ < w) xputc(d);
 8006c10:	46a9      	mov	r9, r5
 8006c12:	e77f      	b.n	8006b14 <xvprintf+0x13c>
			while (!(f & 2) && j++ < w) xputc(' ');
 8006c14:	f01c 0f02 	tst.w	ip, #2
 8006c18:	d002      	beq.n	8006c20 <xvprintf+0x248>
			for (j = 0; p[j]; j++) ;
 8006c1a:	4681      	mov	r9, r0
			while (!(f & 2) && j++ < w) xputc(' ');
 8006c1c:	2501      	movs	r5, #1
 8006c1e:	e7d2      	b.n	8006bc6 <xvprintf+0x1ee>
 8006c20:	2c00      	cmp	r4, #0
 8006c22:	f43f aedf 	beq.w	80069e4 <xvprintf+0xc>
 8006c26:	f04f 0b01 	mov.w	fp, #1
 8006c2a:	e7ba      	b.n	8006ba2 <xvprintf+0x1ca>
 8006c2c:	46d9      	mov	r9, fp
 8006c2e:	e7c4      	b.n	8006bba <xvprintf+0x1e2>
 8006c30:	3502      	adds	r5, #2
 8006c32:	e7c2      	b.n	8006bba <xvprintf+0x1e2>

08006c34 <xprintf>:

void xprintf (			/* Put a formatted string to the default device */
	const char*	fmt,	/* Pointer to the format string */
	...					/* Optional arguments */
)
{
 8006c34:	b40f      	push	{r0, r1, r2, r3}
 8006c36:	b500      	push	{lr}
 8006c38:	b083      	sub	sp, #12
 8006c3a:	ab04      	add	r3, sp, #16
 8006c3c:	f853 0b04 	ldr.w	r0, [r3], #4
	va_list arp;


	va_start(arp, fmt);
	xvprintf(fmt, arp);
 8006c40:	4619      	mov	r1, r3
	va_start(arp, fmt);
 8006c42:	9301      	str	r3, [sp, #4]
	xvprintf(fmt, arp);
 8006c44:	f7ff fec8 	bl	80069d8 <xvprintf>
	va_end(arp);
}
 8006c48:	b003      	add	sp, #12
 8006c4a:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c4e:	b004      	add	sp, #16
 8006c50:	4770      	bx	lr
 8006c52:	bf00      	nop

08006c54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006c54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006c8c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006c58:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006c5a:	e003      	b.n	8006c64 <LoopCopyDataInit>

08006c5c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006c5c:	4b0c      	ldr	r3, [pc, #48]	; (8006c90 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006c5e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006c60:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006c62:	3104      	adds	r1, #4

08006c64 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006c64:	480b      	ldr	r0, [pc, #44]	; (8006c94 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006c66:	4b0c      	ldr	r3, [pc, #48]	; (8006c98 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006c68:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006c6a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006c6c:	d3f6      	bcc.n	8006c5c <CopyDataInit>
  ldr  r2, =_sbss
 8006c6e:	4a0b      	ldr	r2, [pc, #44]	; (8006c9c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006c70:	e002      	b.n	8006c78 <LoopFillZerobss>

08006c72 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006c72:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006c74:	f842 3b04 	str.w	r3, [r2], #4

08006c78 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006c78:	4b09      	ldr	r3, [pc, #36]	; (8006ca0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8006c7a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006c7c:	d3f9      	bcc.n	8006c72 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8006c7e:	f7ff f86b 	bl	8005d58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006c82:	f000 f811 	bl	8006ca8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006c86:	f7fe fa29 	bl	80050dc <main>
  bx  lr    
 8006c8a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006c8c:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8006c90:	080076f0 	.word	0x080076f0
  ldr  r0, =_sdata
 8006c94:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006c98:	20000084 	.word	0x20000084
  ldr  r2, =_sbss
 8006c9c:	20000084 	.word	0x20000084
  ldr  r3, = _ebss
 8006ca0:	200006c4 	.word	0x200006c4

08006ca4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006ca4:	e7fe      	b.n	8006ca4 <ADC_IRQHandler>
	...

08006ca8 <__libc_init_array>:
 8006ca8:	b570      	push	{r4, r5, r6, lr}
 8006caa:	4e0d      	ldr	r6, [pc, #52]	; (8006ce0 <__libc_init_array+0x38>)
 8006cac:	4c0d      	ldr	r4, [pc, #52]	; (8006ce4 <__libc_init_array+0x3c>)
 8006cae:	1ba4      	subs	r4, r4, r6
 8006cb0:	10a4      	asrs	r4, r4, #2
 8006cb2:	2500      	movs	r5, #0
 8006cb4:	42a5      	cmp	r5, r4
 8006cb6:	d109      	bne.n	8006ccc <__libc_init_array+0x24>
 8006cb8:	4e0b      	ldr	r6, [pc, #44]	; (8006ce8 <__libc_init_array+0x40>)
 8006cba:	4c0c      	ldr	r4, [pc, #48]	; (8006cec <__libc_init_array+0x44>)
 8006cbc:	f000 faa2 	bl	8007204 <_init>
 8006cc0:	1ba4      	subs	r4, r4, r6
 8006cc2:	10a4      	asrs	r4, r4, #2
 8006cc4:	2500      	movs	r5, #0
 8006cc6:	42a5      	cmp	r5, r4
 8006cc8:	d105      	bne.n	8006cd6 <__libc_init_array+0x2e>
 8006cca:	bd70      	pop	{r4, r5, r6, pc}
 8006ccc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006cd0:	4798      	blx	r3
 8006cd2:	3501      	adds	r5, #1
 8006cd4:	e7ee      	b.n	8006cb4 <__libc_init_array+0xc>
 8006cd6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006cda:	4798      	blx	r3
 8006cdc:	3501      	adds	r5, #1
 8006cde:	e7f2      	b.n	8006cc6 <__libc_init_array+0x1e>
 8006ce0:	080076e8 	.word	0x080076e8
 8006ce4:	080076e8 	.word	0x080076e8
 8006ce8:	080076e8 	.word	0x080076e8
 8006cec:	080076ec 	.word	0x080076ec

08006cf0 <log>:
 8006cf0:	b500      	push	{lr}
 8006cf2:	ed2d 8b02 	vpush	{d8}
 8006cf6:	eeb0 8b40 	vmov.f64	d8, d0
 8006cfa:	b08b      	sub	sp, #44	; 0x2c
 8006cfc:	f000 f8b4 	bl	8006e68 <__ieee754_log>
 8006d00:	4b2d      	ldr	r3, [pc, #180]	; (8006db8 <log+0xc8>)
 8006d02:	f993 3000 	ldrsb.w	r3, [r3]
 8006d06:	1c5a      	adds	r2, r3, #1
 8006d08:	d051      	beq.n	8006dae <log+0xbe>
 8006d0a:	eeb4 8b48 	vcmp.f64	d8, d8
 8006d0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d12:	d64c      	bvs.n	8006dae <log+0xbe>
 8006d14:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 8006d18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d1c:	dc47      	bgt.n	8006dae <log+0xbe>
 8006d1e:	4a27      	ldr	r2, [pc, #156]	; (8006dbc <log+0xcc>)
 8006d20:	9201      	str	r2, [sp, #4]
 8006d22:	2200      	movs	r2, #0
 8006d24:	9208      	str	r2, [sp, #32]
 8006d26:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006d2a:	ed8d 8b04 	vstr	d8, [sp, #16]
 8006d2e:	b993      	cbnz	r3, 8006d56 <log+0x66>
 8006d30:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006d34:	4922      	ldr	r1, [pc, #136]	; (8006dc0 <log+0xd0>)
 8006d36:	f04f 4060 	mov.w	r0, #3758096384	; 0xe0000000
 8006d3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d3e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006d42:	d025      	beq.n	8006d90 <log+0xa0>
 8006d44:	2201      	movs	r2, #1
 8006d46:	2b02      	cmp	r3, #2
 8006d48:	9200      	str	r2, [sp, #0]
 8006d4a:	d116      	bne.n	8006d7a <log+0x8a>
 8006d4c:	f000 fa54 	bl	80071f8 <__errno>
 8006d50:	2321      	movs	r3, #33	; 0x21
 8006d52:	6003      	str	r3, [r0, #0]
 8006d54:	e016      	b.n	8006d84 <log+0x94>
 8006d56:	491b      	ldr	r1, [pc, #108]	; (8006dc4 <log+0xd4>)
 8006d58:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006d5c:	2000      	movs	r0, #0
 8006d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d62:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006d66:	d1ed      	bne.n	8006d44 <log+0x54>
 8006d68:	2202      	movs	r2, #2
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	9200      	str	r2, [sp, #0]
 8006d6e:	d111      	bne.n	8006d94 <log+0xa4>
 8006d70:	f000 fa42 	bl	80071f8 <__errno>
 8006d74:	2322      	movs	r3, #34	; 0x22
 8006d76:	6003      	str	r3, [r0, #0]
 8006d78:	e011      	b.n	8006d9e <log+0xae>
 8006d7a:	4668      	mov	r0, sp
 8006d7c:	f000 fa30 	bl	80071e0 <matherr>
 8006d80:	2800      	cmp	r0, #0
 8006d82:	d0e3      	beq.n	8006d4c <log+0x5c>
 8006d84:	4810      	ldr	r0, [pc, #64]	; (8006dc8 <log+0xd8>)
 8006d86:	f000 fa2f 	bl	80071e8 <nan>
 8006d8a:	ed8d 0b06 	vstr	d0, [sp, #24]
 8006d8e:	e006      	b.n	8006d9e <log+0xae>
 8006d90:	2302      	movs	r3, #2
 8006d92:	9300      	str	r3, [sp, #0]
 8006d94:	4668      	mov	r0, sp
 8006d96:	f000 fa23 	bl	80071e0 <matherr>
 8006d9a:	2800      	cmp	r0, #0
 8006d9c:	d0e8      	beq.n	8006d70 <log+0x80>
 8006d9e:	9b08      	ldr	r3, [sp, #32]
 8006da0:	b11b      	cbz	r3, 8006daa <log+0xba>
 8006da2:	f000 fa29 	bl	80071f8 <__errno>
 8006da6:	9b08      	ldr	r3, [sp, #32]
 8006da8:	6003      	str	r3, [r0, #0]
 8006daa:	ed9d 0b06 	vldr	d0, [sp, #24]
 8006dae:	b00b      	add	sp, #44	; 0x2c
 8006db0:	ecbd 8b02 	vpop	{d8}
 8006db4:	f85d fb04 	ldr.w	pc, [sp], #4
 8006db8:	2000001c 	.word	0x2000001c
 8006dbc:	080076d4 	.word	0x080076d4
 8006dc0:	c7efffff 	.word	0xc7efffff
 8006dc4:	fff00000 	.word	0xfff00000
 8006dc8:	080076d7 	.word	0x080076d7
 8006dcc:	00000000 	.word	0x00000000

08006dd0 <sqrt>:
 8006dd0:	b500      	push	{lr}
 8006dd2:	ed2d 8b02 	vpush	{d8}
 8006dd6:	eeb0 8b40 	vmov.f64	d8, d0
 8006dda:	b08b      	sub	sp, #44	; 0x2c
 8006ddc:	f000 f962 	bl	80070a4 <__ieee754_sqrt>
 8006de0:	4b1f      	ldr	r3, [pc, #124]	; (8006e60 <sqrt+0x90>)
 8006de2:	f993 3000 	ldrsb.w	r3, [r3]
 8006de6:	1c5a      	adds	r2, r3, #1
 8006de8:	d024      	beq.n	8006e34 <sqrt+0x64>
 8006dea:	eeb4 8b48 	vcmp.f64	d8, d8
 8006dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006df2:	d61f      	bvs.n	8006e34 <sqrt+0x64>
 8006df4:	ed9f 7b18 	vldr	d7, [pc, #96]	; 8006e58 <sqrt+0x88>
 8006df8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8006dfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e00:	d518      	bpl.n	8006e34 <sqrt+0x64>
 8006e02:	2201      	movs	r2, #1
 8006e04:	9200      	str	r2, [sp, #0]
 8006e06:	4a17      	ldr	r2, [pc, #92]	; (8006e64 <sqrt+0x94>)
 8006e08:	9201      	str	r2, [sp, #4]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	9208      	str	r2, [sp, #32]
 8006e0e:	ed8d 8b04 	vstr	d8, [sp, #16]
 8006e12:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006e16:	b993      	cbnz	r3, 8006e3e <sqrt+0x6e>
 8006e18:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006e1c:	4668      	mov	r0, sp
 8006e1e:	f000 f9df 	bl	80071e0 <matherr>
 8006e22:	b190      	cbz	r0, 8006e4a <sqrt+0x7a>
 8006e24:	9b08      	ldr	r3, [sp, #32]
 8006e26:	b11b      	cbz	r3, 8006e30 <sqrt+0x60>
 8006e28:	f000 f9e6 	bl	80071f8 <__errno>
 8006e2c:	9b08      	ldr	r3, [sp, #32]
 8006e2e:	6003      	str	r3, [r0, #0]
 8006e30:	ed9d 0b06 	vldr	d0, [sp, #24]
 8006e34:	b00b      	add	sp, #44	; 0x2c
 8006e36:	ecbd 8b02 	vpop	{d8}
 8006e3a:	f85d fb04 	ldr.w	pc, [sp], #4
 8006e3e:	2b02      	cmp	r3, #2
 8006e40:	ee87 6b07 	vdiv.f64	d6, d7, d7
 8006e44:	ed8d 6b06 	vstr	d6, [sp, #24]
 8006e48:	d1e8      	bne.n	8006e1c <sqrt+0x4c>
 8006e4a:	f000 f9d5 	bl	80071f8 <__errno>
 8006e4e:	2321      	movs	r3, #33	; 0x21
 8006e50:	6003      	str	r3, [r0, #0]
 8006e52:	e7e7      	b.n	8006e24 <sqrt+0x54>
 8006e54:	f3af 8000 	nop.w
	...
 8006e60:	2000001c 	.word	0x2000001c
 8006e64:	080076d8 	.word	0x080076d8

08006e68 <__ieee754_log>:
 8006e68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006e6a:	ed8d 0b00 	vstr	d0, [sp]
 8006e6e:	9a01      	ldr	r2, [sp, #4]
 8006e70:	9b00      	ldr	r3, [sp, #0]
 8006e72:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8006e76:	da27      	bge.n	8006ec8 <__ieee754_log+0x60>
 8006e78:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8006e7c:	430b      	orrs	r3, r1
 8006e7e:	d107      	bne.n	8006e90 <__ieee754_log+0x28>
 8006e80:	ed9f 7b6d 	vldr	d7, [pc, #436]	; 8007038 <__ieee754_log+0x1d0>
 8006e84:	ed9f 6b6e 	vldr	d6, [pc, #440]	; 8007040 <__ieee754_log+0x1d8>
 8006e88:	ee86 0b07 	vdiv.f64	d0, d6, d7
 8006e8c:	b003      	add	sp, #12
 8006e8e:	bd30      	pop	{r4, r5, pc}
 8006e90:	2a00      	cmp	r2, #0
 8006e92:	da06      	bge.n	8006ea2 <__ieee754_log+0x3a>
 8006e94:	ed9d 7b00 	vldr	d7, [sp]
 8006e98:	ee37 6b47 	vsub.f64	d6, d7, d7
 8006e9c:	ed9f 7b66 	vldr	d7, [pc, #408]	; 8007038 <__ieee754_log+0x1d0>
 8006ea0:	e7f2      	b.n	8006e88 <__ieee754_log+0x20>
 8006ea2:	ed9d 6b00 	vldr	d6, [sp]
 8006ea6:	ed9f 7b68 	vldr	d7, [pc, #416]	; 8007048 <__ieee754_log+0x1e0>
 8006eaa:	ee26 7b07 	vmul.f64	d7, d6, d7
 8006eae:	ed8d 7b00 	vstr	d7, [sp]
 8006eb2:	9a01      	ldr	r2, [sp, #4]
 8006eb4:	f06f 0135 	mvn.w	r1, #53	; 0x35
 8006eb8:	4b79      	ldr	r3, [pc, #484]	; (80070a0 <__ieee754_log+0x238>)
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	dd06      	ble.n	8006ecc <__ieee754_log+0x64>
 8006ebe:	ed9d 7b00 	vldr	d7, [sp]
 8006ec2:	ee37 0b07 	vadd.f64	d0, d7, d7
 8006ec6:	e7e1      	b.n	8006e8c <__ieee754_log+0x24>
 8006ec8:	2100      	movs	r1, #0
 8006eca:	e7f5      	b.n	8006eb8 <__ieee754_log+0x50>
 8006ecc:	1513      	asrs	r3, r2, #20
 8006ece:	f3c2 0013 	ubfx	r0, r2, #0, #20
 8006ed2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006ed6:	4419      	add	r1, r3
 8006ed8:	f500 2315 	add.w	r3, r0, #610304	; 0x95000
 8006edc:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8006ee0:	f403 1480 	and.w	r4, r3, #1048576	; 0x100000
 8006ee4:	f084 557f 	eor.w	r5, r4, #1069547520	; 0x3fc00000
 8006ee8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006eec:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8006ef0:	f485 1540 	eor.w	r5, r5, #3145728	; 0x300000
 8006ef4:	ea45 0300 	orr.w	r3, r5, r0
 8006ef8:	ec43 2b10 	vmov	d0, r2, r3
 8006efc:	1c82      	adds	r2, r0, #2
 8006efe:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8006f02:	2a02      	cmp	r2, #2
 8006f04:	eb01 5414 	add.w	r4, r1, r4, lsr #20
 8006f08:	ee30 0b47 	vsub.f64	d0, d0, d7
 8006f0c:	dc31      	bgt.n	8006f72 <__ieee754_log+0x10a>
 8006f0e:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8006f12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f16:	d10f      	bne.n	8006f38 <__ieee754_log+0xd0>
 8006f18:	2c00      	cmp	r4, #0
 8006f1a:	f000 8088 	beq.w	800702e <__ieee754_log+0x1c6>
 8006f1e:	ed9f 0b4c 	vldr	d0, [pc, #304]	; 8007050 <__ieee754_log+0x1e8>
 8006f22:	ed9f 6b4d 	vldr	d6, [pc, #308]	; 8007058 <__ieee754_log+0x1f0>
 8006f26:	ee07 4a90 	vmov	s15, r4
 8006f2a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006f2e:	ee27 0b00 	vmul.f64	d0, d7, d0
 8006f32:	eea7 0b06 	vfma.f64	d0, d7, d6
 8006f36:	e7a9      	b.n	8006e8c <__ieee754_log+0x24>
 8006f38:	ed9f 7b49 	vldr	d7, [pc, #292]	; 8007060 <__ieee754_log+0x1f8>
 8006f3c:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 8006f40:	eea0 6b47 	vfms.f64	d6, d0, d7
 8006f44:	ee20 7b00 	vmul.f64	d7, d0, d0
 8006f48:	ee26 6b07 	vmul.f64	d6, d6, d7
 8006f4c:	b914      	cbnz	r4, 8006f54 <__ieee754_log+0xec>
 8006f4e:	ee30 0b46 	vsub.f64	d0, d0, d6
 8006f52:	e79b      	b.n	8006e8c <__ieee754_log+0x24>
 8006f54:	ed9f 5b3e 	vldr	d5, [pc, #248]	; 8007050 <__ieee754_log+0x1e8>
 8006f58:	ee07 4a90 	vmov	s15, r4
 8006f5c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006f60:	eea7 6b45 	vfms.f64	d6, d7, d5
 8006f64:	ee36 0b40 	vsub.f64	d0, d6, d0
 8006f68:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 8007058 <__ieee754_log+0x1f0>
 8006f6c:	ee97 0b06 	vfnms.f64	d0, d7, d6
 8006f70:	e78c      	b.n	8006e8c <__ieee754_log+0x24>
 8006f72:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8006f76:	ee30 7b07 	vadd.f64	d7, d0, d7
 8006f7a:	ee80 4b07 	vdiv.f64	d4, d0, d7
 8006f7e:	ee07 4a90 	vmov	s15, r4
 8006f82:	ee24 3b04 	vmul.f64	d3, d4, d4
 8006f86:	ed9f 2b38 	vldr	d2, [pc, #224]	; 8007068 <__ieee754_log+0x200>
 8006f8a:	ee23 5b03 	vmul.f64	d5, d3, d3
 8006f8e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8006f92:	ed9f 7b37 	vldr	d7, [pc, #220]	; 8007070 <__ieee754_log+0x208>
 8006f96:	eea5 7b02 	vfma.f64	d7, d5, d2
 8006f9a:	ed9f 2b37 	vldr	d2, [pc, #220]	; 8007078 <__ieee754_log+0x210>
 8006f9e:	eea5 2b07 	vfma.f64	d2, d5, d7
 8006fa2:	ed9f 7b37 	vldr	d7, [pc, #220]	; 8007080 <__ieee754_log+0x218>
 8006fa6:	eea5 7b02 	vfma.f64	d7, d5, d2
 8006faa:	ed9f 2b37 	vldr	d2, [pc, #220]	; 8007088 <__ieee754_log+0x220>
 8006fae:	ee27 7b03 	vmul.f64	d7, d7, d3
 8006fb2:	ed9f 3b37 	vldr	d3, [pc, #220]	; 8007090 <__ieee754_log+0x228>
 8006fb6:	f5a0 21c2 	sub.w	r1, r0, #397312	; 0x61000
 8006fba:	f5c0 22d7 	rsb	r2, r0, #440320	; 0x6b800
 8006fbe:	eea5 2b03 	vfma.f64	d2, d5, d3
 8006fc2:	f2a1 417a 	subw	r1, r1, #1146	; 0x47a
 8006fc6:	ed9f 3b34 	vldr	d3, [pc, #208]	; 8007098 <__ieee754_log+0x230>
 8006fca:	3251      	adds	r2, #81	; 0x51
 8006fcc:	430a      	orrs	r2, r1
 8006fce:	2a00      	cmp	r2, #0
 8006fd0:	eea5 3b02 	vfma.f64	d3, d5, d2
 8006fd4:	eea5 7b03 	vfma.f64	d7, d5, d3
 8006fd8:	dd1c      	ble.n	8007014 <__ieee754_log+0x1ac>
 8006fda:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8006fde:	ee20 5b05 	vmul.f64	d5, d0, d5
 8006fe2:	ee25 5b00 	vmul.f64	d5, d5, d0
 8006fe6:	ee37 7b05 	vadd.f64	d7, d7, d5
 8006fea:	b924      	cbnz	r4, 8006ff6 <__ieee754_log+0x18e>
 8006fec:	eea4 5b47 	vfms.f64	d5, d4, d7
 8006ff0:	ee30 0b45 	vsub.f64	d0, d0, d5
 8006ff4:	e74a      	b.n	8006e8c <__ieee754_log+0x24>
 8006ff6:	ed9f 3b16 	vldr	d3, [pc, #88]	; 8007050 <__ieee754_log+0x1e8>
 8006ffa:	ee26 3b03 	vmul.f64	d3, d6, d3
 8006ffe:	eea4 3b07 	vfma.f64	d3, d4, d7
 8007002:	ee35 5b43 	vsub.f64	d5, d5, d3
 8007006:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8007058 <__ieee754_log+0x1f0>
 800700a:	ee35 0b40 	vsub.f64	d0, d5, d0
 800700e:	ee96 0b07 	vfnms.f64	d0, d6, d7
 8007012:	e73b      	b.n	8006e8c <__ieee754_log+0x24>
 8007014:	ee30 7b47 	vsub.f64	d7, d0, d7
 8007018:	b914      	cbnz	r4, 8007020 <__ieee754_log+0x1b8>
 800701a:	eea4 0b47 	vfms.f64	d0, d4, d7
 800701e:	e735      	b.n	8006e8c <__ieee754_log+0x24>
 8007020:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8007050 <__ieee754_log+0x1e8>
 8007024:	ee25 5b46 	vnmul.f64	d5, d5, d6
 8007028:	eea4 5b07 	vfma.f64	d5, d4, d7
 800702c:	e7eb      	b.n	8007006 <__ieee754_log+0x19e>
 800702e:	ed9f 0b02 	vldr	d0, [pc, #8]	; 8007038 <__ieee754_log+0x1d0>
 8007032:	e72b      	b.n	8006e8c <__ieee754_log+0x24>
 8007034:	f3af 8000 	nop.w
	...
 8007044:	c3500000 	.word	0xc3500000
 8007048:	00000000 	.word	0x00000000
 800704c:	43500000 	.word	0x43500000
 8007050:	35793c76 	.word	0x35793c76
 8007054:	3dea39ef 	.word	0x3dea39ef
 8007058:	fee00000 	.word	0xfee00000
 800705c:	3fe62e42 	.word	0x3fe62e42
 8007060:	55555555 	.word	0x55555555
 8007064:	3fd55555 	.word	0x3fd55555
 8007068:	df3e5244 	.word	0xdf3e5244
 800706c:	3fc2f112 	.word	0x3fc2f112
 8007070:	96cb03de 	.word	0x96cb03de
 8007074:	3fc74664 	.word	0x3fc74664
 8007078:	94229359 	.word	0x94229359
 800707c:	3fd24924 	.word	0x3fd24924
 8007080:	55555593 	.word	0x55555593
 8007084:	3fe55555 	.word	0x3fe55555
 8007088:	1d8e78af 	.word	0x1d8e78af
 800708c:	3fcc71c5 	.word	0x3fcc71c5
 8007090:	d078c69f 	.word	0xd078c69f
 8007094:	3fc39a09 	.word	0x3fc39a09
 8007098:	9997fa04 	.word	0x9997fa04
 800709c:	3fd99999 	.word	0x3fd99999
 80070a0:	7fefffff 	.word	0x7fefffff

080070a4 <__ieee754_sqrt>:
 80070a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070a8:	ee10 3a90 	vmov	r3, s1
 80070ac:	4c4b      	ldr	r4, [pc, #300]	; (80071dc <__ieee754_sqrt+0x138>)
 80070ae:	439c      	bics	r4, r3
 80070b0:	ee10 0a10 	vmov	r0, s0
 80070b4:	ee10 2a90 	vmov	r2, s1
 80070b8:	ee10 1a10 	vmov	r1, s0
 80070bc:	d103      	bne.n	80070c6 <__ieee754_sqrt+0x22>
 80070be:	eea0 0b00 	vfma.f64	d0, d0, d0
 80070c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	dc0a      	bgt.n	80070e0 <__ieee754_sqrt+0x3c>
 80070ca:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 80070ce:	4320      	orrs	r0, r4
 80070d0:	d079      	beq.n	80071c6 <__ieee754_sqrt+0x122>
 80070d2:	b12b      	cbz	r3, 80070e0 <__ieee754_sqrt+0x3c>
 80070d4:	ee30 7b40 	vsub.f64	d7, d0, d0
 80070d8:	ee87 0b07 	vdiv.f64	d0, d7, d7
 80070dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070e0:	151b      	asrs	r3, r3, #20
 80070e2:	d10c      	bne.n	80070fe <__ieee754_sqrt+0x5a>
 80070e4:	2a00      	cmp	r2, #0
 80070e6:	d070      	beq.n	80071ca <__ieee754_sqrt+0x126>
 80070e8:	2000      	movs	r0, #0
 80070ea:	02d5      	lsls	r5, r2, #11
 80070ec:	d571      	bpl.n	80071d2 <__ieee754_sqrt+0x12e>
 80070ee:	1e44      	subs	r4, r0, #1
 80070f0:	1b1b      	subs	r3, r3, r4
 80070f2:	f1c0 0420 	rsb	r4, r0, #32
 80070f6:	fa21 f404 	lsr.w	r4, r1, r4
 80070fa:	4322      	orrs	r2, r4
 80070fc:	4081      	lsls	r1, r0
 80070fe:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007102:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8007106:	07dc      	lsls	r4, r3, #31
 8007108:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800710c:	bf42      	ittt	mi
 800710e:	0052      	lslmi	r2, r2, #1
 8007110:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 8007114:	0049      	lslmi	r1, r1, #1
 8007116:	105c      	asrs	r4, r3, #1
 8007118:	2500      	movs	r5, #0
 800711a:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 800711e:	441a      	add	r2, r3
 8007120:	0049      	lsls	r1, r1, #1
 8007122:	2316      	movs	r3, #22
 8007124:	4628      	mov	r0, r5
 8007126:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800712a:	1987      	adds	r7, r0, r6
 800712c:	4297      	cmp	r7, r2
 800712e:	bfde      	ittt	le
 8007130:	1bd2      	suble	r2, r2, r7
 8007132:	19b8      	addle	r0, r7, r6
 8007134:	19ad      	addle	r5, r5, r6
 8007136:	0052      	lsls	r2, r2, #1
 8007138:	3b01      	subs	r3, #1
 800713a:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800713e:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007142:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007146:	d1f0      	bne.n	800712a <__ieee754_sqrt+0x86>
 8007148:	f04f 0e20 	mov.w	lr, #32
 800714c:	469c      	mov	ip, r3
 800714e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8007152:	4282      	cmp	r2, r0
 8007154:	eb06 070c 	add.w	r7, r6, ip
 8007158:	dc02      	bgt.n	8007160 <__ieee754_sqrt+0xbc>
 800715a:	d112      	bne.n	8007182 <__ieee754_sqrt+0xde>
 800715c:	428f      	cmp	r7, r1
 800715e:	d810      	bhi.n	8007182 <__ieee754_sqrt+0xde>
 8007160:	2f00      	cmp	r7, #0
 8007162:	eb07 0c06 	add.w	ip, r7, r6
 8007166:	da37      	bge.n	80071d8 <__ieee754_sqrt+0x134>
 8007168:	f1bc 0f00 	cmp.w	ip, #0
 800716c:	db34      	blt.n	80071d8 <__ieee754_sqrt+0x134>
 800716e:	f100 0801 	add.w	r8, r0, #1
 8007172:	1a12      	subs	r2, r2, r0
 8007174:	428f      	cmp	r7, r1
 8007176:	bf88      	it	hi
 8007178:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800717c:	1bc9      	subs	r1, r1, r7
 800717e:	4433      	add	r3, r6
 8007180:	4640      	mov	r0, r8
 8007182:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 8007186:	f1be 0e01 	subs.w	lr, lr, #1
 800718a:	443a      	add	r2, r7
 800718c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007190:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007194:	d1dd      	bne.n	8007152 <__ieee754_sqrt+0xae>
 8007196:	430a      	orrs	r2, r1
 8007198:	d006      	beq.n	80071a8 <__ieee754_sqrt+0x104>
 800719a:	1c58      	adds	r0, r3, #1
 800719c:	bf13      	iteet	ne
 800719e:	3301      	addne	r3, #1
 80071a0:	3501      	addeq	r5, #1
 80071a2:	4673      	moveq	r3, lr
 80071a4:	f023 0301 	bicne.w	r3, r3, #1
 80071a8:	106a      	asrs	r2, r5, #1
 80071aa:	085b      	lsrs	r3, r3, #1
 80071ac:	07e9      	lsls	r1, r5, #31
 80071ae:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80071b2:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80071b6:	bf48      	it	mi
 80071b8:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80071bc:	eb02 5104 	add.w	r1, r2, r4, lsl #20
 80071c0:	4618      	mov	r0, r3
 80071c2:	ec41 0b10 	vmov	d0, r0, r1
 80071c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071ca:	0aca      	lsrs	r2, r1, #11
 80071cc:	3b15      	subs	r3, #21
 80071ce:	0549      	lsls	r1, r1, #21
 80071d0:	e788      	b.n	80070e4 <__ieee754_sqrt+0x40>
 80071d2:	0052      	lsls	r2, r2, #1
 80071d4:	3001      	adds	r0, #1
 80071d6:	e788      	b.n	80070ea <__ieee754_sqrt+0x46>
 80071d8:	4680      	mov	r8, r0
 80071da:	e7ca      	b.n	8007172 <__ieee754_sqrt+0xce>
 80071dc:	7ff00000 	.word	0x7ff00000

080071e0 <matherr>:
 80071e0:	2000      	movs	r0, #0
 80071e2:	4770      	bx	lr
 80071e4:	0000      	movs	r0, r0
	...

080071e8 <nan>:
 80071e8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80071f0 <nan+0x8>
 80071ec:	4770      	bx	lr
 80071ee:	bf00      	nop
 80071f0:	00000000 	.word	0x00000000
 80071f4:	7ff80000 	.word	0x7ff80000

080071f8 <__errno>:
 80071f8:	4b01      	ldr	r3, [pc, #4]	; (8007200 <__errno+0x8>)
 80071fa:	6818      	ldr	r0, [r3, #0]
 80071fc:	4770      	bx	lr
 80071fe:	bf00      	nop
 8007200:	20000020 	.word	0x20000020

08007204 <_init>:
 8007204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007206:	bf00      	nop
 8007208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800720a:	bc08      	pop	{r3}
 800720c:	469e      	mov	lr, r3
 800720e:	4770      	bx	lr

08007210 <_fini>:
 8007210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007212:	bf00      	nop
 8007214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007216:	bc08      	pop	{r3}
 8007218:	469e      	mov	lr, r3
 800721a:	4770      	bx	lr
