#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed May 11 10:07:53 2022
# Process ID: 17316
# Current directory: D:/intelight/intelight_backup3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6216 D:\intelight\intelight_backup3\intelight.xpr
# Log file: D:/intelight/intelight_backup3/vivado.log
# Journal file: D:/intelight/intelight_backup3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/intelight/intelight_backup3/intelight.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd}
copy_bd_objs /  [get_bd_cells {RAM_Block/RAM_0/PL_RAM_0}]
set_property location {6 4438 -938} [get_bd_cells PL_RAM_0]
set_property location {6 3811 -1205} [get_bd_cells PL_RAM_0]
move_bd_cells [get_bd_cells RAM_Block] [get_bd_cells PL_RAM_0]
move_bd_cells [get_bd_cells RAM_Block/RAM_0] [get_bd_cells RAM_Block/PL_RAM_0]
connect_bd_net [get_bd_pins RAM_Block/RAM_0/addra] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/addra]
connect_bd_net [get_bd_pins RAM_Block/RAM_0/clk_bram] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/clka]
connect_bd_net [get_bd_pins RAM_Block/RAM_0/q_new] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/dina]
connect_bd_net [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/douta] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/ena]
delete_bd_objs [get_bd_nets RAM_Block/RAM_0/PL_RAM_1_douta]
connect_bd_net [get_bd_pins RAM_Block/RAM_0/en0_wr] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/ena]
connect_bd_net [get_bd_pins RAM_Block/RAM_0/rst_bram] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/rsta]
connect_bd_net [get_bd_pins RAM_Block/RAM_0/wea1] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/wea]
connect_bd_net [get_bd_pins RAM_Block/RAM_0/addrb] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/addrb]
connect_bd_net [get_bd_pins RAM_Block/RAM_0/clk_bram] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/clkb]
connect_bd_net [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/dinb] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/doutb]
undo
delete_bd_objs [get_bd_nets RAM_Block/RAM_0/Action_RAM_0_doutb]
connect_bd_net [get_bd_pins RAM_Block/RAM_0/q_next_0] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/doutb]
connect_bd_net [get_bd_pins RAM_Block/RAM_0/en0_rd] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/enb]
connect_bd_net [get_bd_pins RAM_Block/RAM_0/rst_bram] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/rstb]
connect_bd_net [get_bd_pins RAM_Block/RAM_0/web] [get_bd_pins RAM_Block/RAM_0/PL_RAM_1/web]
save_bd_design
update_module_reference {system_SD_0_3 testbench_SD_0_0}
update_module_reference system_CU_0_3
update_module_reference system_QA_0_3
update_module_reference testbench_CU_0_0
update_module_reference testbench_QA_0_0
current_bd_design [get_bd_designs system]
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Depth_A {16384} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells RAM_Block/RAM_0/Action_RAM_0]
endgroup
delete_bd_objs [get_bd_nets RAM_Block/RAM_0/PL_RAM_1_doutb] [get_bd_cells RAM_Block/RAM_0/PL_RAM_1]
connect_bd_net [get_bd_pins RAM_Block/RAM_0/q_next_0] [get_bd_pins RAM_Block/RAM_0/Action_RAM_0/doutb]
save_bd_design
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Depth_A {16384} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells RAM_Block/RAM_1/Action_RAM_1]
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Depth_A {16384} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells RAM_Block/RAM_2/Action_RAM_2]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Depth_A {16384} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells RAM_Block/RAM_3/Action_RAM_3]
endgroup
save_bd_design
regenerate_bd_layout
update_module_reference {system_SD_0_3 testbench_SD_0_0}
update_module_reference system_CU_0_3
update_module_reference system_QA_0_3
update_module_reference testbench_CU_0_0
update_module_reference testbench_QA_0_0
current_bd_design [get_bd_designs system]
startgroup
make_bd_pins_external  [get_bd_pins EV/SD_0/batas_3]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins EV/SD_0/batas_4]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins EV/SD_0/batas_5]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins EV/SD_0/batas_6]
endgroup
set_property name batas_3 [get_bd_pins EV/batas_3_0]
set_property name batas_4 [get_bd_pins EV/batas_4_0]
set_property name batas_5 [get_bd_pins EV/batas_5_0]
set_property name batas_6 [get_bd_pins EV/batas_6_0]
delete_bd_objs [get_bd_nets batas_4_0_1] [get_bd_ports batas_4_0]
delete_bd_objs [get_bd_nets batas_5_0_1] [get_bd_ports batas_5_0]
delete_bd_objs [get_bd_nets batas_6_0_1] [get_bd_ports batas_6_0]
delete_bd_objs [get_bd_nets batas_3_0_1] [get_bd_ports batas_3_0]
save_bd_design
create_peripheral xilinx.com user intelight_mem_v2 1.0 -dir D:/intelight/ip_repo/intelight_mem_v2
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:intelight_mem_v2:1.0]
set_property VALUE 21 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:intelight_mem_v2:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:intelight_mem_v2:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:intelight_mem_v2:1.0]
set_property  ip_repo_paths  {D:/intelight/ip_repo/intelight_mem_v2/intelight_mem_v2_1.0 D:/intelight/ip_repo/uart_mem/uart_mem_1.0 D:/intelight/ip_repo} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_intelight_mem_v2_v1_0 -directory D:/intelight/ip_repo/intelight_mem_v2 d:/intelight/ip_repo/intelight_mem_v2/intelight_mem_v2_1.0/component.xml
update_compile_order -fileset sources_1
close_project
