$version Generated by VerilatedVcd $end
$date Mon Apr 22 20:21:55 2024
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire 43 C io_addend [42:0] $end
  $var wire 25 3 io_multiplicand [24:0] $end
  $var wire 18 ; io_multiplier [17:0] $end
  $var wire 43 S io_res [42:0] $end
  $var wire  1 + reset $end
  $scope module BasicMAC $end
   $var wire  1 # clock $end
   $var wire 43 C io_addend [42:0] $end
   $var wire 25 3 io_multiplicand [24:0] $end
   $var wire 18 ; io_multiplier [17:0] $end
   $var wire 43 S io_res [42:0] $end
   $var wire  1 + reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1+
b0000000000000000000000000 3
b000000000000000000 ;
b0000000000000000000000000000000000000000000 C
b0000000000000000000000000000000000000000000 S
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
