# Cascaded Voltage Control of a Half-Bridge Converter

**Task Description**
<img width="761" height="370" alt="image" src="https://github.com/user-attachments/assets/e3bb613b-1856-49a3-86d7-451f857597a5" />

In this assignment, you will design, analyze, and simulate a cascaded control system for a half
bridge dc-dc converter. The converter consists of an input dc source, a pair of complementary 
switches (ğ‘†H and ğ‘†L), an ğ¿ğ¶ filter, and a resistive load. The goal is to regulate the output voltage 
(ğ‘¼<sub>ğ¨ğ®ğ­</sub>) under varying load and reference conditions.

A two-loop cascaded control structure is used:
- Inner current control loop (ğ‘®<sub>ğœğœ</sub>(ğ’”)): regulates the inductor current ğ‘–<sub>ğ¿</sub> to follow the reference ğ‘–<sub>L</sub><sup>ref</sup>.
- Outer voltage control loop (ğ‘®<sub>ğœğ¯</sub>(ğ’”)): generates the reference ğ‘–<sub>L</sub><sup>ref</sup> to regulate the output voltage U<sub>out</sub>.

You are required to:
1. Design PI controllers for both the voltage and current loops based on dynamic specifications 
(e.g., controller bandwidth).
2. Implement and test the control structure using simulation.
3. Analyze system performance under:
    - Load variation (step change in ğ‘…)
    - Reference change (step in ğ‘ˆ<sub>out</sub><sup>ref</sup>)
