Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
Warning: Design 'arm' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : arm
Version: J-2014.09-SP4
Date   : Tue Feb 28 21:16:50 2017
****************************************

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)

Number of ports:                          164
Number of nets:                           193
Number of cells:                            2
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       2

Combinational area:               5024.681049
Buf/Inv area:                      577.415170
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:            1712.703257

Total cell area:                  5024.681049
Total area:                       6737.384306

Information: This design contains black box (unknown) components. (RPT-8)

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  ---------------
arm                               5024.6810    100.0     0.0000     0.0000  0.0000  arm
c                                   51.0829      1.0     0.0000     0.0000  0.0000  controller
c/cl                                51.0829      1.0    10.1658     0.0000  0.0000  condlogic
c/cl/cc                             40.9172      0.8    40.9172     0.0000  0.0000  condcheck
dp                                4973.5981     99.0   106.2322     0.0000  0.0000  datapath
dp/alu                            4314.8569     85.9  4314.8569     0.0000  0.0000  alu_1
dp/alushamt                        244.4865      4.9   244.4865     0.0000  0.0000  alu_0
dp/pcadd1                          154.0113      3.1   154.0113     0.0000  0.0000  adder_WIDTH32_0
dp/pcadd2                          154.0113      3.1   154.0113     0.0000  0.0000  adder_WIDTH32_1
--------------------------------  ---------  -------  ---------  ---------  ------  ---------------
Total                                                 5024.6810     0.0000  0.0000


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                                       Estimated  Perc. of
  Module               Implem.  Count       Area cell area
  -------------------- -------  ----- ---------- ---------
  DP_OP_119J1_122_3276     str      1   255.1892      5.1%
  DP_OP_120J1_123_521      str      1   216.9004      4.3%
  DP_OP_121J1_124_1146     str      1   248.2467      4.9%
  DW01_add             apparch      2   303.7867      6.0%
  DW01_dec             apparch      1    12.6093      0.3%
  DW01_sub             apparch      3   183.9182      3.7%
  DW_cmp               apparch      2     4.2031      0.1%
  DW_leftsh               astr      2   452.8129      9.0%
  DW_rightsh              astr      5   992.0150     19.7%
  -------------------- -------  ----- ---------- ---------
  DP_OP Subtotal:                   3   720.3363     14.3%
  Total:                           18  2669.6816     53.1%

Subtotal of datapath(DP_OP) cell area:  720.3363  14.3%  (estimated)
Total synthetic cell area:              2669.6816  53.1%  (estimated)

1
