

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config4_1_1'
================================================================
* Date:           Mon Jan 13 20:39:09 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.408 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      196|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      8|        0|       40|     -|
|Memory               |        0|      -|       64|       68|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|      135|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      8|      199|      304|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_11s_26_1_1_U40  |mul_16s_11s_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_11s_26_1_1_U41  |mul_16s_11s_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_11s_26_1_1_U42  |mul_16s_11s_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_11s_26_1_1_U43  |mul_16s_11s_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_11s_26_1_1_U44  |mul_16s_11s_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_11s_26_1_1_U45  |mul_16s_11s_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_11s_26_1_1_U46  |mul_16s_11s_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_11s_26_1_1_U47  |mul_16s_11s_26_1_1  |        0|   1|  0|   5|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   8|  0|  40|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |query_weight4_U  |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config4_1_1_query_weigcud  |        0|  64|  68|    0|    16|   11|     1|          176|
    +-----------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                                                                                  |        0|  64|  68|    0|    16|   11|     1|          176|
    +-----------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln42_10_fu_397_p2  |         +|   0|  0|  12|           4|           3|
    |add_ln42_11_fu_408_p2  |         +|   0|  0|  12|           4|           3|
    |add_ln42_12_fu_419_p2  |         +|   0|  0|  12|           4|           3|
    |add_ln42_7_fu_444_p2   |         +|   0|  0|  12|           4|           2|
    |add_ln42_8_fu_454_p2   |         +|   0|  0|  12|           4|           2|
    |add_ln42_9_fu_386_p2   |         +|   0|  0|  12|           4|           3|
    |add_ln42_fu_434_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln58_17_fu_534_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln58_19_fu_627_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_20_fu_540_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln58_fu_616_p2     |         +|   0|  0|  16|          16|          16|
    |x_5_fu_633_p2          |         +|   0|  0|  16|          16|          16|
    |x_fu_622_p2            |         +|   0|  0|  16|          16|          16|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 196|         125|         115|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln58_17_reg_742                    |  16|   0|   16|          0|
    |add_ln58_20_reg_747                    |  16|   0|   16|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |data_0_val_read_reg_697                |  16|   0|   16|          0|
    |data_0_val_read_reg_697_pp0_iter1_reg  |  16|   0|   16|          0|
    |data_1_val_read_reg_692                |  16|   0|   16|          0|
    |data_1_val_read_reg_692_pp0_iter1_reg  |  16|   0|   16|          0|
    |data_2_val_read_reg_687                |  16|   0|   16|          0|
    |data_3_val_read_reg_682                |  16|   0|   16|          0|
    |idx2_read_reg_674                      |   4|   0|    4|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 135|   0|  135|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                  Source Object                                  |    C Type    |
+-------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4_1>.1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4_1>.1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4_1>.1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4_1>.1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4_1>.1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4_1>.1|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4_1>.1|  return value|
|ap_return_0  |  out|   33|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4_1>.1|  return value|
|ap_return_1  |  out|   33|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4_1>.1|  return value|
|data_0_val   |   in|   16|     ap_none|                                                                       data_0_val|        scalar|
|data_1_val   |   in|   16|     ap_none|                                                                       data_1_val|        scalar|
|data_2_val   |   in|   16|     ap_none|                                                                       data_2_val|        scalar|
|data_3_val   |   in|   16|     ap_none|                                                                       data_3_val|        scalar|
|idx2         |   in|    4|     ap_none|                                                                             idx2|        scalar|
+-------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+

