Drill report for 8_Relay_Board_panelized.kicad_pcb
Created on 11/27/2023 11:40:39 PM

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file '8_Relay_Board_panelized.drl' contains
    plated through holes:
    =============================================================
    T1  0.300mm  0.0118"  (100 holes)
    T2  0.600mm  0.0236"  (16 holes)  (with 16 slots)
    T3  1.016mm  0.0400"  (72 holes)
    T4  1.200mm  0.0472"  (104 holes)
    T5  1.300mm  0.0512"  (160 holes)

    Total plated holes count 452


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T6  0.650mm  0.0256"  (8 holes)
    T7  3.302mm  0.1300"  (16 holes)

    Total unplated holes count 24
