Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/shivamtyagi/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 61cb7978d25f460197b31927da37b266 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot cla_TB_func_impl xil_defaultlib.cla_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.full_adder__7
Compiling module xil_defaultlib.full_adder__6
Compiling module xil_defaultlib.full_adder__5
Compiling module xil_defaultlib.full_adder__4
Compiling module xil_defaultlib.carry_lookahead_adder__1
Compiling module xil_defaultlib.full_adder__11
Compiling module xil_defaultlib.full_adder__10
Compiling module xil_defaultlib.full_adder__9
Compiling module xil_defaultlib.full_adder__8
Compiling module xil_defaultlib.carry_lookahead_adder__2
Compiling module xil_defaultlib.full_adder__15
Compiling module xil_defaultlib.full_adder__14
Compiling module xil_defaultlib.full_adder__13
Compiling module xil_defaultlib.full_adder__12
Compiling module xil_defaultlib.carry_lookahead_adder__3
Compiling module xil_defaultlib.full_adder__19
Compiling module xil_defaultlib.full_adder__18
Compiling module xil_defaultlib.full_adder__17
Compiling module xil_defaultlib.full_adder__16
Compiling module xil_defaultlib.carry_lookahead_adder__4
Compiling module xil_defaultlib.full_adder__23
Compiling module xil_defaultlib.full_adder__22
Compiling module xil_defaultlib.full_adder__21
Compiling module xil_defaultlib.full_adder__20
Compiling module xil_defaultlib.carry_lookahead_adder__5
Compiling module xil_defaultlib.full_adder__27
Compiling module xil_defaultlib.full_adder__26
Compiling module xil_defaultlib.full_adder__25
Compiling module xil_defaultlib.full_adder__24
Compiling module xil_defaultlib.carry_lookahead_adder__6
Compiling module xil_defaultlib.full_adder__31
Compiling module xil_defaultlib.full_adder__30
Compiling module xil_defaultlib.full_adder__29
Compiling module xil_defaultlib.full_adder__28
Compiling module xil_defaultlib.carry_lookahead_adder__7
Compiling module xil_defaultlib.full_adder__1
Compiling module xil_defaultlib.full_adder__2
Compiling module xil_defaultlib.full_adder__3
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_lookahead_adder
Compiling module xil_defaultlib.CLA_Adder_Top
Compiling module xil_defaultlib.enable_decoder__1
Compiling module xil_defaultlib.enable_decoder
Compiling module xil_defaultlib.enable_generator
Compiling module xil_defaultlib.CLA_Memory_Module__1
Compiling module xil_defaultlib.CLA_Memory_Module
Compiling module xil_defaultlib.input_buffer
Compiling module xil_defaultlib.bsi_mem_output_side
Compiling module xil_defaultlib.output_mem_to_R0
Compiling module xil_defaultlib.output_buffer
Compiling module xil_defaultlib.CLA_Adder_Wrapper_level1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.adder
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.CLA_Adder_Wrapper_level2
Compiling module xil_defaultlib.cla_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cla_TB_func_impl
