[2024-02-29 20:24:06,188] Running step: step_qonnx_to_finn [1/18]
[2024-02-29 20:24:06,188] Running step: step_tidy_up [2/18]
[2024-02-29 20:24:06,244] Running step: step_streamline [3/18]
[2024-02-29 20:24:07,195] Running step: step_convert_to_hls [4/18]
[2024-02-29 20:24:07,216] Running step: step_create_dataflow_partition [5/18]
[2024-02-29 20:24:07,220] Running step: step_target_fps_parallelization [6/18]
[2024-02-29 20:24:07,231] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/set_folding.py:223: UserWarning: SetFolding doesn't know how to handle op_type StreamingMaxPool_Batch
[2024-02-29 20:24:07,231]   warnings.warn("SetFolding doesn't know how to handle op_type " + op_type)
[2024-02-29 20:24:07,234] /home/vboxuser/workspace/finn/src/finn/custom_op/fpgadataflow/streamingmaxpool_batch.py:138: UserWarning: Estimated latency for layer StreamingMaxPool_Batch_0 can be lower than
[2024-02-29 20:24:07,234]              actual latency!
[2024-02-29 20:24:07,234]   warnings.warn(
[2024-02-29 20:24:07,234] /home/vboxuser/workspace/finn/src/finn/custom_op/fpgadataflow/streamingmaxpool_batch.py:138: UserWarning: Estimated latency for layer StreamingMaxPool_Batch_1 can be lower than
[2024-02-29 20:24:07,234]              actual latency!
[2024-02-29 20:24:07,234]   warnings.warn(
[2024-02-29 20:24:07,235] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/set_folding.py:235: UserWarning: Node ConvolutionInputGenerator_0 is bottleneck with 19760 cycles, running second pass
[2024-02-29 20:24:07,235]   warnings.warn(
[2024-02-29 20:24:07,239] Running step: step_apply_folding_config [7/18]
[2024-02-29 20:24:07,240] Running step: step_minimize_bit_width [8/18]
[2024-02-29 20:24:07,243] /home/vboxuser/workspace/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:620: UserWarning: Clipping some thresholds in MatrixVectorActivation_0
[2024-02-29 20:24:07,243]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2024-02-29 20:24:07,365] Running step: step_generate_estimate_reports [9/18]
[2024-02-29 20:24:07,365] Running step: step_hls_codegen [10/18]
[2024-02-29 20:24:09,173] Running step: step_hls_ipgen [11/18]
[2024-02-29 20:31:16,513] Running step: step_set_fifo_depths [12/18]
[2024-02-29 20:31:16,549] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for ConvolutionInputGenerator_0
[2024-02-29 20:31:16,549]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:31:16,550] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for MatrixVectorActivation_0
[2024-02-29 20:31:16,550]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:31:16,551] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingMaxPool_Batch_0
[2024-02-29 20:31:16,551]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:31:16,552] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for ConvolutionInputGenerator_1
[2024-02-29 20:31:16,552]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:31:16,556] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for MatrixVectorActivation_1
[2024-02-29 20:31:16,556]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:31:16,557] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingMaxPool_Batch_1
[2024-02-29 20:31:16,557]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:31:16,558] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for MatrixVectorActivation_2
[2024-02-29 20:31:16,558]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:31:16,558] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for MatrixVectorActivation_3
[2024-02-29 20:31:16,558]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:31:16,558] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for MatrixVectorActivation_4
[2024-02-29 20:31:16,559]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:31:16,559] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for LabelSelect_Batch_0
[2024-02-29 20:31:16,559]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:31:16,590] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for LabelSelect_Batch_0
[2024-02-29 20:31:16,590]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:31:16,622] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for MatrixVectorActivation_4
[2024-02-29 20:31:16,622]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:31:16,655] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for MatrixVectorActivation_3
[2024-02-29 20:31:16,655]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:32:00,214] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for MatrixVectorActivation_2
[2024-02-29 20:32:00,214]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:32:00,221] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_rtl_5
[2024-02-29 20:32:00,221]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:32:00,227] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingMaxPool_Batch_1
[2024-02-29 20:32:00,227]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:32:00,229] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_rtl_4
[2024-02-29 20:32:00,229]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:32:38,687] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for MatrixVectorActivation_1
[2024-02-29 20:32:38,687]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:32:38,702] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_rtl_3
[2024-02-29 20:32:38,702]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:32:38,728] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_1
[2024-02-29 20:32:38,729]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:32:38,742] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_rtl_2
[2024-02-29 20:32:38,743]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:33:17,003] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingMaxPool_Batch_0
[2024-02-29 20:33:17,003]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:33:17,020] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_rtl_1
[2024-02-29 20:33:17,021]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:33:17,056] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for MatrixVectorActivation_0
[2024-02-29 20:33:17,056]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:33:17,065] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_rtl_0
[2024-02-29 20:33:17,065]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:33:55,359] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_0
[2024-02-29 20:33:55,359]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:34:44,297] %Warning-MODDUP: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:18712:8: Duplicate declaration of module: 'dwc'
[2024-02-29 20:34:44,298] 18712 | module dwc #(
[2024-02-29 20:34:44,298]       |        ^~~
[2024-02-29 20:34:44,298]                  /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1579:8: ... Location of original declaration
[2024-02-29 20:34:44,298]  1579 | module dwc #(
[2024-02-29 20:34:44,298]       |        ^~~
[2024-02-29 20:34:44,298]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2024-02-29 20:34:44,298]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2024-02-29 20:34:44,298] %Warning-MODDUP: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:21786:8: Duplicate declaration of module: 'dwc'
[2024-02-29 20:34:44,298] 21786 | module dwc #(
[2024-02-29 20:34:44,298]       |        ^~~
[2024-02-29 20:34:44,298]                  /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1579:8: ... Location of original declaration
[2024-02-29 20:34:44,298]  1579 | module dwc #(
[2024-02-29 20:34:44,298]       |        ^~~
[2024-02-29 20:34:44,298] %Warning-MODDUP: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:64691:8: Duplicate declaration of module: 'dwc_axi'
[2024-02-29 20:34:44,298] 64691 | module dwc_axi #(
[2024-02-29 20:34:44,298]       |        ^~~~~~~
[2024-02-29 20:34:44,298]                  /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:15138:8: ... Location of original declaration
[2024-02-29 20:34:44,298] 15138 | module dwc_axi #(
[2024-02-29 20:34:44,298]       |        ^~~~~~~
[2024-02-29 20:34:44,298] %Warning-MODDUP: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:66671:8: Duplicate declaration of module: 'dwc_axi'
[2024-02-29 20:34:44,298] 66671 | module dwc_axi #(
[2024-02-29 20:34:44,298]       |        ^~~~~~~
[2024-02-29 20:34:44,298]                  /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:15138:8: ... Location of original declaration
[2024-02-29 20:34:44,298] 15138 | module dwc_axi #(
[2024-02-29 20:34:44,298]       |        ^~~~~~~
[2024-02-29 20:34:44,298] %Warning-MODDUP: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:107151:8: Duplicate declaration of module: 'dwc_axi'
[2024-02-29 20:34:44,298] 107151 | module dwc_axi #(
[2024-02-29 20:34:44,298]        |        ^~~~~~~
[2024-02-29 20:34:44,298]                  /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:15138:8: ... Location of original declaration
[2024-02-29 20:34:44,298] 15138 | module dwc_axi #(
[2024-02-29 20:34:44,298]       |        ^~~~~~~
[2024-02-29 20:34:44,298] %Warning-MODDUP: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:111239:8: Duplicate declaration of module: 'dwc'
[2024-02-29 20:34:44,298] 111239 | module dwc #(
[2024-02-29 20:34:44,298]        |        ^~~
[2024-02-29 20:34:44,298]                  /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1579:8: ... Location of original declaration
[2024-02-29 20:34:44,298]  1579 | module dwc #(
[2024-02-29 20:34:44,298]       |        ^~~
[2024-02-29 20:34:44,298] %Warning-MODDUP: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:113037:8: Duplicate declaration of module: 'dwc'
[2024-02-29 20:34:44,298] 113037 | module dwc #(
[2024-02-29 20:34:44,298]        |        ^~~
[2024-02-29 20:34:44,298]                  /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1579:8: ... Location of original declaration
[2024-02-29 20:34:44,298]  1579 | module dwc #(
[2024-02-29 20:34:44,298]       |        ^~~
[2024-02-29 20:34:44,298] %Warning-MODDUP: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:115245:8: Duplicate declaration of module: 'dwc_axi'
[2024-02-29 20:34:44,298] 115245 | module dwc_axi #(
[2024-02-29 20:34:44,298]        |        ^~~~~~~
[2024-02-29 20:34:44,298]                  /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:15138:8: ... Location of original declaration
[2024-02-29 20:34:44,298] 15138 | module dwc_axi #(
[2024-02-29 20:34:44,298]       |        ^~~~~~~
[2024-02-29 20:34:44,298] %Warning-MODDUP: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:115607:8: Duplicate declaration of module: 'dwc_axi'
[2024-02-29 20:34:44,298] 115607 | module dwc_axi #(
[2024-02-29 20:34:44,298]        |        ^~~~~~~
[2024-02-29 20:34:44,298]                  /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:15138:8: ... Location of original declaration
[2024-02-29 20:34:44,298] 15138 | module dwc_axi #(
[2024-02-29 20:34:44,298]       |        ^~~~~~~
[2024-02-29 20:34:44,298] %Warning-MODDUP: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:123398:8: Duplicate declaration of module: 'dwc'
[2024-02-29 20:34:44,298] 123398 | module dwc #(
[2024-02-29 20:34:44,298]        |        ^~~
[2024-02-29 20:34:44,298]                  /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1579:8: ... Location of original declaration
[2024-02-29 20:34:44,298]  1579 | module dwc #(
[2024-02-29 20:34:44,298]       |        ^~~
[2024-02-29 20:34:44,298] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67019:48: Cell has missing pin: 'awready'
[2024-02-29 20:34:44,298] 67019 |   finn_design_MatrixVectorActivation_0_wstrm_0 MatrixVectorActivation_0_wstrm
[2024-02-29 20:34:44,298]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,298] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67019:48: Cell has missing pin: 'wready'
[2024-02-29 20:34:44,298] 67019 |   finn_design_MatrixVectorActivation_0_wstrm_0 MatrixVectorActivation_0_wstrm
[2024-02-29 20:34:44,298]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,298] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67019:48: Cell has missing pin: 'bvalid'
[2024-02-29 20:34:44,298] 67019 |   finn_design_MatrixVectorActivation_0_wstrm_0 MatrixVectorActivation_0_wstrm
[2024-02-29 20:34:44,298]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,298] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67019:48: Cell has missing pin: 'bresp'
[2024-02-29 20:34:44,298] 67019 |   finn_design_MatrixVectorActivation_0_wstrm_0 MatrixVectorActivation_0_wstrm
[2024-02-29 20:34:44,298]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,298] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67019:48: Cell has missing pin: 'arready'
[2024-02-29 20:34:44,298] 67019 |   finn_design_MatrixVectorActivation_0_wstrm_0 MatrixVectorActivation_0_wstrm
[2024-02-29 20:34:44,298]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,298] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67019:48: Cell has missing pin: 'rvalid'
[2024-02-29 20:34:44,298] 67019 |   finn_design_MatrixVectorActivation_0_wstrm_0 MatrixVectorActivation_0_wstrm
[2024-02-29 20:34:44,298]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,298] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67019:48: Cell has missing pin: 'rresp'
[2024-02-29 20:34:44,298] 67019 |   finn_design_MatrixVectorActivation_0_wstrm_0 MatrixVectorActivation_0_wstrm
[2024-02-29 20:34:44,298]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,298] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67019:48: Cell has missing pin: 'rdata'
[2024-02-29 20:34:44,298] 67019 |   finn_design_MatrixVectorActivation_0_wstrm_0 MatrixVectorActivation_0_wstrm
[2024-02-29 20:34:44,298]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,298] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67088:48: Cell has missing pin: 'awready'
[2024-02-29 20:34:44,298] 67088 |   finn_design_MatrixVectorActivation_1_wstrm_0 MatrixVectorActivation_1_wstrm
[2024-02-29 20:34:44,298]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,298] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67088:48: Cell has missing pin: 'wready'
[2024-02-29 20:34:44,298] 67088 |   finn_design_MatrixVectorActivation_1_wstrm_0 MatrixVectorActivation_1_wstrm
[2024-02-29 20:34:44,298]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,298] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67088:48: Cell has missing pin: 'bvalid'
[2024-02-29 20:34:44,298] 67088 |   finn_design_MatrixVectorActivation_1_wstrm_0 MatrixVectorActivation_1_wstrm
[2024-02-29 20:34:44,298]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,298] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67088:48: Cell has missing pin: 'bresp'
[2024-02-29 20:34:44,298] 67088 |   finn_design_MatrixVectorActivation_1_wstrm_0 MatrixVectorActivation_1_wstrm
[2024-02-29 20:34:44,298]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,298] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67088:48: Cell has missing pin: 'arready'
[2024-02-29 20:34:44,298] 67088 |   finn_design_MatrixVectorActivation_1_wstrm_0 MatrixVectorActivation_1_wstrm
[2024-02-29 20:34:44,298]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,298] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67088:48: Cell has missing pin: 'rvalid'
[2024-02-29 20:34:44,298] 67088 |   finn_design_MatrixVectorActivation_1_wstrm_0 MatrixVectorActivation_1_wstrm
[2024-02-29 20:34:44,298]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,298] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67088:48: Cell has missing pin: 'rresp'
[2024-02-29 20:34:44,298] 67088 |   finn_design_MatrixVectorActivation_1_wstrm_0 MatrixVectorActivation_1_wstrm
[2024-02-29 20:34:44,298]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,298] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67088:48: Cell has missing pin: 'rdata'
[2024-02-29 20:34:44,298] 67088 |   finn_design_MatrixVectorActivation_1_wstrm_0 MatrixVectorActivation_1_wstrm
[2024-02-29 20:34:44,298]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,298] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67157:48: Cell has missing pin: 'awready'
[2024-02-29 20:34:44,298] 67157 |   finn_design_MatrixVectorActivation_2_wstrm_0 MatrixVectorActivation_2_wstrm
[2024-02-29 20:34:44,298]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,298] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67157:48: Cell has missing pin: 'wready'
[2024-02-29 20:34:44,298] 67157 |   finn_design_MatrixVectorActivation_2_wstrm_0 MatrixVectorActivation_2_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67157:48: Cell has missing pin: 'bvalid'
[2024-02-29 20:34:44,299] 67157 |   finn_design_MatrixVectorActivation_2_wstrm_0 MatrixVectorActivation_2_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67157:48: Cell has missing pin: 'bresp'
[2024-02-29 20:34:44,299] 67157 |   finn_design_MatrixVectorActivation_2_wstrm_0 MatrixVectorActivation_2_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67157:48: Cell has missing pin: 'arready'
[2024-02-29 20:34:44,299] 67157 |   finn_design_MatrixVectorActivation_2_wstrm_0 MatrixVectorActivation_2_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67157:48: Cell has missing pin: 'rvalid'
[2024-02-29 20:34:44,299] 67157 |   finn_design_MatrixVectorActivation_2_wstrm_0 MatrixVectorActivation_2_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67157:48: Cell has missing pin: 'rresp'
[2024-02-29 20:34:44,299] 67157 |   finn_design_MatrixVectorActivation_2_wstrm_0 MatrixVectorActivation_2_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67157:48: Cell has missing pin: 'rdata'
[2024-02-29 20:34:44,299] 67157 |   finn_design_MatrixVectorActivation_2_wstrm_0 MatrixVectorActivation_2_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67226:48: Cell has missing pin: 'awready'
[2024-02-29 20:34:44,299] 67226 |   finn_design_MatrixVectorActivation_3_wstrm_0 MatrixVectorActivation_3_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67226:48: Cell has missing pin: 'wready'
[2024-02-29 20:34:44,299] 67226 |   finn_design_MatrixVectorActivation_3_wstrm_0 MatrixVectorActivation_3_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67226:48: Cell has missing pin: 'bvalid'
[2024-02-29 20:34:44,299] 67226 |   finn_design_MatrixVectorActivation_3_wstrm_0 MatrixVectorActivation_3_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67226:48: Cell has missing pin: 'bresp'
[2024-02-29 20:34:44,299] 67226 |   finn_design_MatrixVectorActivation_3_wstrm_0 MatrixVectorActivation_3_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67226:48: Cell has missing pin: 'arready'
[2024-02-29 20:34:44,299] 67226 |   finn_design_MatrixVectorActivation_3_wstrm_0 MatrixVectorActivation_3_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67226:48: Cell has missing pin: 'rvalid'
[2024-02-29 20:34:44,299] 67226 |   finn_design_MatrixVectorActivation_3_wstrm_0 MatrixVectorActivation_3_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67226:48: Cell has missing pin: 'rresp'
[2024-02-29 20:34:44,299] 67226 |   finn_design_MatrixVectorActivation_3_wstrm_0 MatrixVectorActivation_3_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67226:48: Cell has missing pin: 'rdata'
[2024-02-29 20:34:44,299] 67226 |   finn_design_MatrixVectorActivation_3_wstrm_0 MatrixVectorActivation_3_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67295:48: Cell has missing pin: 'awready'
[2024-02-29 20:34:44,299] 67295 |   finn_design_MatrixVectorActivation_4_wstrm_0 MatrixVectorActivation_4_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67295:48: Cell has missing pin: 'wready'
[2024-02-29 20:34:44,299] 67295 |   finn_design_MatrixVectorActivation_4_wstrm_0 MatrixVectorActivation_4_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67295:48: Cell has missing pin: 'bvalid'
[2024-02-29 20:34:44,299] 67295 |   finn_design_MatrixVectorActivation_4_wstrm_0 MatrixVectorActivation_4_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67295:48: Cell has missing pin: 'bresp'
[2024-02-29 20:34:44,299] 67295 |   finn_design_MatrixVectorActivation_4_wstrm_0 MatrixVectorActivation_4_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67295:48: Cell has missing pin: 'arready'
[2024-02-29 20:34:44,299] 67295 |   finn_design_MatrixVectorActivation_4_wstrm_0 MatrixVectorActivation_4_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67295:48: Cell has missing pin: 'rvalid'
[2024-02-29 20:34:44,299] 67295 |   finn_design_MatrixVectorActivation_4_wstrm_0 MatrixVectorActivation_4_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67295:48: Cell has missing pin: 'rresp'
[2024-02-29 20:34:44,299] 67295 |   finn_design_MatrixVectorActivation_4_wstrm_0 MatrixVectorActivation_4_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67295:48: Cell has missing pin: 'rdata'
[2024-02-29 20:34:44,299] 67295 |   finn_design_MatrixVectorActivation_4_wstrm_0 MatrixVectorActivation_4_wstrm
[2024-02-29 20:34:44,299]       |                                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67640:33: Cell has missing pin: 'count'
[2024-02-29 20:34:44,299] 67640 |   finn_design_StreamingFIFO_0_0 StreamingFIFO_0
[2024-02-29 20:34:44,299]       |                                 ^~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67650:33: Cell has missing pin: 'count'
[2024-02-29 20:34:44,299] 67650 |   finn_design_StreamingFIFO_1_0 StreamingFIFO_1
[2024-02-29 20:34:44,299]       |                                 ^~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67660:34: Cell has missing pin: 'count'
[2024-02-29 20:34:44,299] 67660 |   finn_design_StreamingFIFO_10_0 StreamingFIFO_10
[2024-02-29 20:34:44,299]       |                                  ^~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67670:34: Cell has missing pin: 'count'
[2024-02-29 20:34:44,299] 67670 |   finn_design_StreamingFIFO_11_0 StreamingFIFO_11
[2024-02-29 20:34:44,299]       |                                  ^~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67680:34: Cell has missing pin: 'count'
[2024-02-29 20:34:44,299] 67680 |   finn_design_StreamingFIFO_12_0 StreamingFIFO_12
[2024-02-29 20:34:44,299]       |                                  ^~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67690:34: Cell has missing pin: 'count'
[2024-02-29 20:34:44,299] 67690 |   finn_design_StreamingFIFO_13_0 StreamingFIFO_13
[2024-02-29 20:34:44,299]       |                                  ^~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67700:34: Cell has missing pin: 'count'
[2024-02-29 20:34:44,299] 67700 |   finn_design_StreamingFIFO_14_0 StreamingFIFO_14
[2024-02-29 20:34:44,299]       |                                  ^~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67710:34: Cell has missing pin: 'count'
[2024-02-29 20:34:44,299] 67710 |   finn_design_StreamingFIFO_15_0 StreamingFIFO_15
[2024-02-29 20:34:44,299]       |                                  ^~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67720:34: Cell has missing pin: 'count'
[2024-02-29 20:34:44,299] 67720 |   finn_design_StreamingFIFO_16_0 StreamingFIFO_16
[2024-02-29 20:34:44,299]       |                                  ^~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67730:33: Cell has missing pin: 'count'
[2024-02-29 20:34:44,299] 67730 |   finn_design_StreamingFIFO_2_0 StreamingFIFO_2
[2024-02-29 20:34:44,299]       |                                 ^~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67740:33: Cell has missing pin: 'count'
[2024-02-29 20:34:44,299] 67740 |   finn_design_StreamingFIFO_3_0 StreamingFIFO_3
[2024-02-29 20:34:44,299]       |                                 ^~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67750:33: Cell has missing pin: 'count'
[2024-02-29 20:34:44,299] 67750 |   finn_design_StreamingFIFO_4_0 StreamingFIFO_4
[2024-02-29 20:34:44,299]       |                                 ^~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67760:33: Cell has missing pin: 'count'
[2024-02-29 20:34:44,299] 67760 |   finn_design_StreamingFIFO_5_0 StreamingFIFO_5
[2024-02-29 20:34:44,299]       |                                 ^~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67770:33: Cell has missing pin: 'count'
[2024-02-29 20:34:44,299] 67770 |   finn_design_StreamingFIFO_6_0 StreamingFIFO_6
[2024-02-29 20:34:44,299]       |                                 ^~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67780:33: Cell has missing pin: 'count'
[2024-02-29 20:34:44,299] 67780 |   finn_design_StreamingFIFO_7_0 StreamingFIFO_7
[2024-02-29 20:34:44,299]       |                                 ^~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67790:33: Cell has missing pin: 'count'
[2024-02-29 20:34:44,299] 67790 |   finn_design_StreamingFIFO_8_0 StreamingFIFO_8
[2024-02-29 20:34:44,299]       |                                 ^~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-PINMISSING: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:67800:33: Cell has missing pin: 'count'
[2024-02-29 20:34:44,299] 67800 |   finn_design_StreamingFIFO_9_0 StreamingFIFO_9
[2024-02-29 20:34:44,299]       |                                 ^~~~~~~~~~~~~~~
[2024-02-29 20:34:44,299] %Warning-TIMESCALEMOD: /home/vboxuser/workspace/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2024-02-29 20:34:44,299]    32 | package swg;
[2024-02-29 20:34:44,299]       |         ^~~
[2024-02-29 20:34:44,299]                        /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:10:8: ... Location of module with timescale
[2024-02-29 20:34:44,300]    10 | module MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R (
[2024-02-29 20:34:44,300]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,300] %Warning-UNPACKED: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:64921:10: Unsupported: Unpacked struct/union
[2024-02-29 20:34:44,300]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_4.MatrixVectorActivation_4_wstrm.inst.core.mem
[2024-02-29 20:34:44,300] 64921 |  typedef struct {
[2024-02-29 20:34:44,300]       |          ^~~~~~
[2024-02-29 20:34:44,300] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:64944:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 10 bits.
[2024-02-29 20:34:44,300]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_4.MatrixVectorActivation_4_wstrm.inst.core.mem
[2024-02-29 20:34:44,300] 64944 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-02-29 20:34:44,300]       |                                    ^
[2024-02-29 20:34:44,300] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:64944:22: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-02-29 20:34:44,300]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_4.MatrixVectorActivation_4_wstrm.inst.core.mem
[2024-02-29 20:34:44,300] 64944 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-02-29 20:34:44,300]       |                      ^
[2024-02-29 20:34:44,300] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:64949:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 10 bits.
[2024-02-29 20:34:44,300]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_4.MatrixVectorActivation_4_wstrm.inst.core.mem
[2024-02-29 20:34:44,300] 64949 |        ptr_eff.val == DEPTH-2;
[2024-02-29 20:34:44,300]       |                    ^~
[2024-02-29 20:34:44,300] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:64972:19: Operator PATMEMBER expects 10 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2024-02-29 20:34:44,300]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_4.MatrixVectorActivation_4_wstrm.inst.core.mem
[2024-02-29 20:34:44,300] 64972 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2024-02-29 20:34:44,300]       |                   ^~~
[2024-02-29 20:34:44,300] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:39199:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 8 bits.
[2024-02-29 20:34:44,300]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_4.MatrixVectorActivation_4_wstrm.inst.core.config_if
[2024-02-29 20:34:44,300] 39199 |     assign internal_rdata = ip_rdata;
[2024-02-29 20:34:44,300]       |                           ^
[2024-02-29 20:34:44,300] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:64944:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 14 bits.
[2024-02-29 20:34:44,300]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3_wstrm.inst.core.mem
[2024-02-29 20:34:44,300] 64944 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-02-29 20:34:44,300]       |                                    ^
[2024-02-29 20:34:44,300] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:64944:22: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-02-29 20:34:44,300]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3_wstrm.inst.core.mem
[2024-02-29 20:34:44,300] 64944 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-02-29 20:34:44,300]       |                      ^
[2024-02-29 20:34:44,300] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:64949:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 14 bits.
[2024-02-29 20:34:44,300]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3_wstrm.inst.core.mem
[2024-02-29 20:34:44,300] 64949 |        ptr_eff.val == DEPTH-2;
[2024-02-29 20:34:44,300]       |                    ^~
[2024-02-29 20:34:44,300] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:64972:19: Operator PATMEMBER expects 14 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2024-02-29 20:34:44,300]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3_wstrm.inst.core.mem
[2024-02-29 20:34:44,300] 64972 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2024-02-29 20:34:44,300]       |                   ^~~
[2024-02-29 20:34:44,300] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:64944:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 8 bits.
[2024-02-29 20:34:44,300]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1_wstrm.inst.core.mem
[2024-02-29 20:34:44,300] 64944 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-02-29 20:34:44,300]       |                                    ^
[2024-02-29 20:34:44,300] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:64944:22: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-02-29 20:34:44,300]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1_wstrm.inst.core.mem
[2024-02-29 20:34:44,300] 64944 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-02-29 20:34:44,300]       |                      ^
[2024-02-29 20:34:44,300] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:64949:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 8 bits.
[2024-02-29 20:34:44,300]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1_wstrm.inst.core.mem
[2024-02-29 20:34:44,300] 64949 |        ptr_eff.val == DEPTH-2;
[2024-02-29 20:34:44,300]       |                    ^~
[2024-02-29 20:34:44,300] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:64972:19: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2024-02-29 20:34:44,300]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1_wstrm.inst.core.mem
[2024-02-29 20:34:44,300] 64972 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2024-02-29 20:34:44,300]       |                   ^~~
[2024-02-29 20:34:44,300] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:39205:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 120 bits.
[2024-02-29 20:34:44,300]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1_wstrm.inst.core.config_if
[2024-02-29 20:34:44,300] 39205 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2024-02-29 20:34:44,300]       |                           ^
[2024-02-29 20:34:44,300] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:64944:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 3 bits.
[2024-02-29 20:34:44,300]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0_wstrm.inst.core.mem
[2024-02-29 20:34:44,300] 64944 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-02-29 20:34:44,300]       |                                    ^
[2024-02-29 20:34:44,300] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:64944:22: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-02-29 20:34:44,300]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0_wstrm.inst.core.mem
[2024-02-29 20:34:44,300] 64944 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-02-29 20:34:44,300]       |                      ^
[2024-02-29 20:34:44,300] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:64949:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 3 bits.
[2024-02-29 20:34:44,300]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0_wstrm.inst.core.mem
[2024-02-29 20:34:44,300] 64949 |        ptr_eff.val == DEPTH-2;
[2024-02-29 20:34:44,300]       |                    ^~
[2024-02-29 20:34:44,300] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:64972:19: Operator PATMEMBER expects 3 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2024-02-29 20:34:44,300]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0_wstrm.inst.core.mem
[2024-02-29 20:34:44,300] 64972 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2024-02-29 20:34:44,300]       |                   ^~~
[2024-02-29 20:34:44,300] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:39205:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 200 bits.
[2024-02-29 20:34:44,300]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0_wstrm.inst.core.config_if
[2024-02-29 20:34:44,300] 39205 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2024-02-29 20:34:44,300]       |                           ^
[2024-02-29 20:34:44,300] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:89860:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,300]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.flow_control_loop_pipe_sequential_init_U
[2024-02-29 20:34:44,300] 89860 | #0 ap_loop_init_int = 1'b1;
[2024-02-29 20:34:44,300]       |  ^
[2024-02-29 20:34:44,300] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:89861:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,300]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.flow_control_loop_pipe_sequential_init_U
[2024-02-29 20:34:44,300] 89861 | #0 ap_done_cache = 1'b0;
[2024-02-29 20:34:44,300]       |  ^
[2024-02-29 20:34:44,300] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:83726:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,300]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206.flow_control_loop_pipe_sequential_init_U
[2024-02-29 20:34:44,300] 83726 | #0 ap_loop_init_int = 1'b1;
[2024-02-29 20:34:44,300]       |  ^
[2024-02-29 20:34:44,300] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:83727:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,300]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206.flow_control_loop_pipe_sequential_init_U
[2024-02-29 20:34:44,300] 83727 | #0 ap_done_cache = 1'b0;
[2024-02-29 20:34:44,300]       |  ^
[2024-02-29 20:34:44,300] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:65595:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,300]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396.flow_control_loop_pipe_sequential_init_U
[2024-02-29 20:34:44,300] 65595 | #0 ap_loop_init_int = 1'b1;
[2024-02-29 20:34:44,300]       |  ^
[2024-02-29 20:34:44,300] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:65596:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,300]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396.flow_control_loop_pipe_sequential_init_U
[2024-02-29 20:34:44,300] 65596 | #0 ap_done_cache = 1'b0;
[2024-02-29 20:34:44,300]       |  ^
[2024-02-29 20:34:44,300] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:62736:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,300]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.flow_control_loop_pipe_sequential_init_U
[2024-02-29 20:34:44,300] 62736 | #0 ap_loop_init_int = 1'b1;
[2024-02-29 20:34:44,300]       |  ^
[2024-02-29 20:34:44,300] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:62737:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,300]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.flow_control_loop_pipe_sequential_init_U
[2024-02-29 20:34:44,301] 62737 | #0 ap_done_cache = 1'b0;
[2024-02-29 20:34:44,301]       |  ^
[2024-02-29 20:34:44,301] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:39729:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,301]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.flow_control_loop_pipe_sequential_init_U
[2024-02-29 20:34:44,301] 39729 | #0 ap_loop_init_int = 1'b1;
[2024-02-29 20:34:44,301]       |  ^
[2024-02-29 20:34:44,301] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:39730:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,301]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.flow_control_loop_pipe_sequential_init_U
[2024-02-29 20:34:44,301] 39730 | #0 ap_done_cache = 1'b0;
[2024-02-29 20:34:44,301]       |  ^
[2024-02-29 20:34:44,301] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:25774:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,301]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.flow_control_loop_pipe_sequential_init_U
[2024-02-29 20:34:44,301] 25774 | #0 ap_loop_init_int = 1'b1;
[2024-02-29 20:34:44,301]       |  ^
[2024-02-29 20:34:44,301] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:25775:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,301]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.flow_control_loop_pipe_sequential_init_U
[2024-02-29 20:34:44,301] 25775 | #0 ap_done_cache = 1'b0;
[2024-02-29 20:34:44,301]       |  ^
[2024-02-29 20:34:44,301] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1651:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2024-02-29 20:34:44,301]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_5.inst.impl.core
[2024-02-29 20:34:44,301]  1651 |    if(IBITS % OBITS) begin
[2024-02-29 20:34:44,301]       |    ^~
[2024-02-29 20:34:44,301] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1680:11: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-02-29 20:34:44,301]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_5.inst.impl.core
[2024-02-29 20:34:44,301]  1680 |      acnt = ivld? -K+1 : 1;
[2024-02-29 20:34:44,301]       |           ^
[2024-02-29 20:34:44,301] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1686:18: Operator ADD expects 3 bits on the RHS, but RHS's VARREF 'ainc' generates 1 bits.
[2024-02-29 20:34:44,301]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_5.inst.impl.core
[2024-02-29 20:34:44,301]  1686 |     ACnt <= acnt + ainc;
[2024-02-29 20:34:44,301]       |                  ^
[2024-02-29 20:34:44,301] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1607:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2024-02-29 20:34:44,301]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_4.inst.impl.core
[2024-02-29 20:34:44,301]  1607 |    if(OBITS % IBITS) begin
[2024-02-29 20:34:44,301]       |    ^~
[2024-02-29 20:34:44,301] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1617:32: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-02-29 20:34:44,301]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_4.inst.impl.core
[2024-02-29 20:34:44,301]  1617 |   logic [$clog2(K):0]  ACnt = K-1;
[2024-02-29 20:34:44,301]       |                                ^
[2024-02-29 20:34:44,301] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1623:10: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-02-29 20:34:44,301]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_4.inst.impl.core
[2024-02-29 20:34:44,301]  1623 |     ACnt <= K-1;
[2024-02-29 20:34:44,301]       |          ^~
[2024-02-29 20:34:44,301] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1628:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 5 bits.
[2024-02-29 20:34:44,301]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_4.inst.impl.core
[2024-02-29 20:34:44,301]  1628 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2024-02-29 20:34:44,301]       |                                                ^
[2024-02-29 20:34:44,301] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1628:48: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-02-29 20:34:44,301]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_4.inst.impl.core
[2024-02-29 20:34:44,301]  1628 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2024-02-29 20:34:44,301]       |                                                ^
[2024-02-29 20:34:44,301] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1680:11: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-02-29 20:34:44,301]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2024-02-29 20:34:44,301]  1680 |      acnt = ivld? -K+1 : 1;
[2024-02-29 20:34:44,301]       |           ^
[2024-02-29 20:34:44,301] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1686:18: Operator ADD expects 4 bits on the RHS, but RHS's VARREF 'ainc' generates 1 bits.
[2024-02-29 20:34:44,301]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2024-02-29 20:34:44,301]  1686 |     ACnt <= acnt + ainc;
[2024-02-29 20:34:44,301]       |                  ^
[2024-02-29 20:34:44,301] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1617:32: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-02-29 20:34:44,301]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2024-02-29 20:34:44,301]  1617 |   logic [$clog2(K):0]  ACnt = K-1;
[2024-02-29 20:34:44,301]       |                                ^
[2024-02-29 20:34:44,301] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1623:10: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-02-29 20:34:44,301]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2024-02-29 20:34:44,301]  1623 |     ACnt <= K-1;
[2024-02-29 20:34:44,301]       |          ^~
[2024-02-29 20:34:44,301] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1628:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 4 bits.
[2024-02-29 20:34:44,301]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2024-02-29 20:34:44,301]  1628 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2024-02-29 20:34:44,301]       |                                                ^
[2024-02-29 20:34:44,301] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1628:48: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-02-29 20:34:44,301]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2024-02-29 20:34:44,301]  1628 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2024-02-29 20:34:44,301]       |                                                ^
[2024-02-29 20:34:44,301] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1617:32: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-02-29 20:34:44,301]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2024-02-29 20:34:44,301]  1617 |   logic [$clog2(K):0]  ACnt = K-1;
[2024-02-29 20:34:44,301]       |                                ^
[2024-02-29 20:34:44,301] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1623:10: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-02-29 20:34:44,301]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2024-02-29 20:34:44,301]  1623 |     ACnt <= K-1;
[2024-02-29 20:34:44,301]       |          ^~
[2024-02-29 20:34:44,301] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1628:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 6 bits.
[2024-02-29 20:34:44,301]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2024-02-29 20:34:44,301]  1628 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2024-02-29 20:34:44,301]       |                                                ^
[2024-02-29 20:34:44,301] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1628:48: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-02-29 20:34:44,301]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2024-02-29 20:34:44,301]  1628 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2024-02-29 20:34:44,301]       |                                                ^
[2024-02-29 20:34:44,301] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:112502:4: Output port connection 'ip_addr' expects 12 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2024-02-29 20:34:44,301]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_4.MatrixVectorActivation_4_wstrm.inst.core
[2024-02-29 20:34:44,301] 112502 |   .ip_addr(config_address),
[2024-02-29 20:34:44,301]        |    ^~~~~~~
[2024-02-29 20:34:44,301] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:112502:4: Output port connection 'ip_addr' expects 16 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2024-02-29 20:34:44,301]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3_wstrm.inst.core
[2024-02-29 20:34:44,301] 112502 |   .ip_addr(config_address),
[2024-02-29 20:34:44,301]        |    ^~~~~~~
[2024-02-29 20:34:44,301] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:112502:4: Output port connection 'ip_addr' expects 8 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2024-02-29 20:34:44,301]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0_wstrm.inst.core
[2024-02-29 20:34:44,301] 112502 |   .ip_addr(config_address),
[2024-02-29 20:34:44,301]        |    ^~~~~~~
[2024-02-29 20:34:44,301] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:126487:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,301]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.LabelSelect_Batch_0.inst.grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45.flow_control_loop_pipe_sequential_init_U
[2024-02-29 20:34:44,301] 126487 | #0 ap_loop_init_int = 1'b1;
[2024-02-29 20:34:44,301]        |  ^
[2024-02-29 20:34:44,301] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:126488:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,301]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.LabelSelect_Batch_0.inst.grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45.flow_control_loop_pipe_sequential_init_U
[2024-02-29 20:34:44,301] 126488 | #0 ap_done_cache = 1'b0;
[2024-02-29 20:34:44,301]        |  ^
[2024-02-29 20:34:44,301] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:125299:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,301]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2024-02-29 20:34:44,301] 125299 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-02-29 20:34:44,301]        |  ^
[2024-02-29 20:34:44,301] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:125300:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,301]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2024-02-29 20:34:44,301] 125300 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-02-29 20:34:44,301]        |  ^
[2024-02-29 20:34:44,301] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:125301:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,301]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2024-02-29 20:34:44,302] 125301 | #0 ap_done_reg = 1'b0;
[2024-02-29 20:34:44,302]        |  ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:125545:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2024-02-29 20:34:44,302] 125545 |             ap_NS_iter0_fsm = 'bx;
[2024-02-29 20:34:44,302]        |                             ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:125569:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2024-02-29 20:34:44,302] 125569 |             ap_NS_iter1_fsm = 'bx;
[2024-02-29 20:34:44,302]        |                             ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:125600:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_169_p1' generates 64 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2024-02-29 20:34:44,302] 125600 | assign buf_V_1_address0 = outpix_cast_fu_169_p1;
[2024-02-29 20:34:44,302]        |                         ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:125604:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_169_p1' generates 64 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2024-02-29 20:34:44,302] 125604 | assign buf_V_2_address0 = outpix_cast_fu_169_p1;
[2024-02-29 20:34:44,302]        |                         ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:125608:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_169_p1' generates 64 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2024-02-29 20:34:44,302] 125608 | assign buf_V_3_address0 = outpix_cast_fu_169_p1;
[2024-02-29 20:34:44,302]        |                         ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:125612:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_169_p1' generates 64 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2024-02-29 20:34:44,302] 125612 | assign buf_V_4_address0 = outpix_cast_fu_169_p1;
[2024-02-29 20:34:44,302]        |                         ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:125616:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_169_p1' generates 64 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2024-02-29 20:34:44,302] 125616 | assign buf_V_5_address0 = outpix_cast_fu_169_p1;
[2024-02-29 20:34:44,302]        |                         ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:125620:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_169_p1' generates 64 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2024-02-29 20:34:44,302] 125620 | assign buf_V_address0 = outpix_cast_fu_169_p1;
[2024-02-29 20:34:44,302]        |                       ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:125630:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_outpix_1' generates 4 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2024-02-29 20:34:44,302] 125630 | assign outpix_cast_fu_169_p1 = ap_sig_allocacmp_outpix_1;
[2024-02-29 20:34:44,302]        |                              ^
[2024-02-29 20:34:44,302] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:114044:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,302]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2024-02-29 20:34:44,302] 114044 | #0 ap_CS_fsm = 1'd1;
[2024-02-29 20:34:44,302]        |  ^
[2024-02-29 20:34:44,302] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:114045:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,302]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2024-02-29 20:34:44,302] 114045 | #0 ap_done_reg = 1'b0;
[2024-02-29 20:34:44,302]        |  ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:114367:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2024-02-29 20:34:44,302] 114367 |             ap_NS_fsm = 'bx;
[2024-02-29 20:34:44,302]        |                       ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:114384:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_244_p1' generates 64 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2024-02-29 20:34:44,302] 114384 | assign buf_V_1_address0 = zext_ln156_cast_fu_244_p1;
[2024-02-29 20:34:44,302]        |                         ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:114388:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_244_p1' generates 64 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2024-02-29 20:34:44,302] 114388 | assign buf_V_2_address0 = zext_ln156_cast_fu_244_p1;
[2024-02-29 20:34:44,302]        |                         ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:114392:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_244_p1' generates 64 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2024-02-29 20:34:44,302] 114392 | assign buf_V_3_address0 = zext_ln156_cast_fu_244_p1;
[2024-02-29 20:34:44,302]        |                         ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:114396:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_244_p1' generates 64 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2024-02-29 20:34:44,302] 114396 | assign buf_V_4_address0 = zext_ln156_cast_fu_244_p1;
[2024-02-29 20:34:44,302]        |                         ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:114400:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_244_p1' generates 64 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2024-02-29 20:34:44,302] 114400 | assign buf_V_5_address0 = zext_ln156_cast_fu_244_p1;
[2024-02-29 20:34:44,302]        |                         ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:114404:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_244_p1' generates 64 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2024-02-29 20:34:44,302] 114404 | assign buf_V_address0 = zext_ln156_cast_fu_244_p1;
[2024-02-29 20:34:44,302]        |                       ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:114450:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156' generates 4 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2024-02-29 20:34:44,302] 114450 | assign zext_ln156_cast_fu_244_p1 = zext_ln156;
[2024-02-29 20:34:44,302]        |                                  ^
[2024-02-29 20:34:44,302] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:110145:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,302]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2024-02-29 20:34:44,302] 110145 | #0 ap_CS_fsm = 1'd1;
[2024-02-29 20:34:44,302]        |  ^
[2024-02-29 20:34:44,302] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:110146:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,302]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2024-02-29 20:34:44,302] 110146 | #0 ap_done_reg = 1'b0;
[2024-02-29 20:34:44,302]        |  ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:110344:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2024-02-29 20:34:44,302] 110344 |             ap_NS_fsm = 'bx;
[2024-02-29 20:34:44,302]        |                       ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:110359:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_148_p1' generates 64 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2024-02-29 20:34:44,302] 110359 | assign buf_V_1_address0 = i_cast_fu_148_p1;
[2024-02-29 20:34:44,302]        |                         ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:110363:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_148_p1' generates 64 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2024-02-29 20:34:44,302] 110363 | assign buf_V_2_address0 = i_cast_fu_148_p1;
[2024-02-29 20:34:44,302]        |                         ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:110367:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_148_p1' generates 64 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2024-02-29 20:34:44,302] 110367 | assign buf_V_3_address0 = i_cast_fu_148_p1;
[2024-02-29 20:34:44,302]        |                         ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:110371:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_148_p1' generates 64 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2024-02-29 20:34:44,302] 110371 | assign buf_V_4_address0 = i_cast_fu_148_p1;
[2024-02-29 20:34:44,302]        |                         ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:110375:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_148_p1' generates 64 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2024-02-29 20:34:44,302] 110375 | assign buf_V_5_address0 = i_cast_fu_148_p1;
[2024-02-29 20:34:44,302]        |                         ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:110379:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_148_p1' generates 64 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2024-02-29 20:34:44,302] 110379 | assign buf_V_address0 = i_cast_fu_148_p1;
[2024-02-29 20:34:44,302]        |                       ^
[2024-02-29 20:34:44,302] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:110383:25: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_i_1' generates 4 bits.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2024-02-29 20:34:44,302] 110383 | assign i_cast_fu_148_p1 = ap_sig_allocacmp_i_1;
[2024-02-29 20:34:44,302]        |                         ^
[2024-02-29 20:34:44,302] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:95369:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,302]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,302] 95369 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-02-29 20:34:44,302]       |  ^
[2024-02-29 20:34:44,302] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:95370:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 95370 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-02-29 20:34:44,303]       |  ^
[2024-02-29 20:34:44,303] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:95371:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 95371 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-02-29 20:34:44,303]       |  ^
[2024-02-29 20:34:44,303] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:95372:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 95372 | #0 ap_CS_iter3_fsm = 2'd1;
[2024-02-29 20:34:44,303]       |  ^
[2024-02-29 20:34:44,303] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:95373:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 95373 | #0 ap_done_reg = 1'b0;
[2024-02-29 20:34:44,303]       |  ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:102541:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 102541 |             ap_NS_iter0_fsm = 'bx;
[2024-02-29 20:34:44,303]        |                             ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:102565:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 102565 |             ap_NS_iter1_fsm = 'bx;
[2024-02-29 20:34:44,303]        |                             ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:102589:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 102589 |             ap_NS_iter2_fsm = 'bx;
[2024-02-29 20:34:44,303]        |                             ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:102613:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 102613 |             ap_NS_iter3_fsm = 'bx;
[2024-02-29 20:34:44,303]        |                             ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103708:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_1_load_reg_15135' generates 32 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103708 | assign idxprom2_i_fu_5902_p1 = nf_1_load_reg_15135;
[2024-02-29 20:34:44,303]        |                              ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103718:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103718 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,303]        |                                ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103720:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103720 | assign p_ZL7threshs_100_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,303]        |                                  ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103722:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103722 | assign p_ZL7threshs_101_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,303]        |                                  ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103724:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103724 | assign p_ZL7threshs_102_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,303]        |                                  ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103726:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103726 | assign p_ZL7threshs_103_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,303]        |                                  ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103728:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103728 | assign p_ZL7threshs_104_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,303]        |                                  ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103730:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103730 | assign p_ZL7threshs_105_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,303]        |                                  ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103732:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103732 | assign p_ZL7threshs_106_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,303]        |                                  ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103734:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103734 | assign p_ZL7threshs_107_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,303]        |                                  ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103736:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103736 | assign p_ZL7threshs_108_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,303]        |                                  ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103738:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103738 | assign p_ZL7threshs_109_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,303]        |                                  ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103740:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103740 | assign p_ZL7threshs_10_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,303]        |                                 ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103742:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103742 | assign p_ZL7threshs_110_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,303]        |                                  ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103744:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103744 | assign p_ZL7threshs_111_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,303]        |                                  ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103746:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103746 | assign p_ZL7threshs_112_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,303]        |                                  ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103748:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103748 | assign p_ZL7threshs_113_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,303]        |                                  ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103750:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103750 | assign p_ZL7threshs_114_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,303]        |                                  ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103752:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103752 | assign p_ZL7threshs_115_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,303]        |                                  ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103754:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103754 | assign p_ZL7threshs_116_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,303]        |                                  ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103756:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103756 | assign p_ZL7threshs_117_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,303]        |                                  ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103758:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103758 | assign p_ZL7threshs_118_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,303]        |                                  ^
[2024-02-29 20:34:44,303] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103760:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,303]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,303] 103760 | assign p_ZL7threshs_119_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103762:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103762 | assign p_ZL7threshs_11_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                 ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103764:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103764 | assign p_ZL7threshs_120_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103766:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103766 | assign p_ZL7threshs_121_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103768:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103768 | assign p_ZL7threshs_122_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103770:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103770 | assign p_ZL7threshs_123_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103772:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103772 | assign p_ZL7threshs_124_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103774:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103774 | assign p_ZL7threshs_125_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103776:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103776 | assign p_ZL7threshs_126_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103778:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103778 | assign p_ZL7threshs_127_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103780:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103780 | assign p_ZL7threshs_128_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103782:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103782 | assign p_ZL7threshs_129_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103784:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103784 | assign p_ZL7threshs_12_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                 ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103786:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103786 | assign p_ZL7threshs_130_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103788:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103788 | assign p_ZL7threshs_131_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103790:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103790 | assign p_ZL7threshs_132_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103792:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103792 | assign p_ZL7threshs_133_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103794:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103794 | assign p_ZL7threshs_134_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103796:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103796 | assign p_ZL7threshs_135_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103798:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103798 | assign p_ZL7threshs_136_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103800:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103800 | assign p_ZL7threshs_137_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103802:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103802 | assign p_ZL7threshs_138_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103804:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103804 | assign p_ZL7threshs_139_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103806:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103806 | assign p_ZL7threshs_13_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                 ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103808:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103808 | assign p_ZL7threshs_140_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103810:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103810 | assign p_ZL7threshs_141_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103812:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103812 | assign p_ZL7threshs_142_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,304]        |                                  ^
[2024-02-29 20:34:44,304] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103814:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,304]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,304] 103814 | assign p_ZL7threshs_143_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103816:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103816 | assign p_ZL7threshs_144_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103818:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103818 | assign p_ZL7threshs_145_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103820:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103820 | assign p_ZL7threshs_146_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103822:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103822 | assign p_ZL7threshs_147_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103824:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103824 | assign p_ZL7threshs_148_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103826:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103826 | assign p_ZL7threshs_149_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103828:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103828 | assign p_ZL7threshs_14_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                 ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103830:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103830 | assign p_ZL7threshs_150_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103832:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103832 | assign p_ZL7threshs_151_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103834:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103834 | assign p_ZL7threshs_152_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103836:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103836 | assign p_ZL7threshs_153_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103838:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103838 | assign p_ZL7threshs_154_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103840:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103840 | assign p_ZL7threshs_155_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103842:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103842 | assign p_ZL7threshs_156_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103844:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103844 | assign p_ZL7threshs_157_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103846:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103846 | assign p_ZL7threshs_158_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103848:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103848 | assign p_ZL7threshs_159_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103850:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103850 | assign p_ZL7threshs_15_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                 ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103852:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103852 | assign p_ZL7threshs_160_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103854:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103854 | assign p_ZL7threshs_161_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103856:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103856 | assign p_ZL7threshs_162_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103858:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103858 | assign p_ZL7threshs_163_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103860:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103860 | assign p_ZL7threshs_164_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103862:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103862 | assign p_ZL7threshs_165_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103864:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103864 | assign p_ZL7threshs_166_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103866:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103866 | assign p_ZL7threshs_167_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103868:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103868 | assign p_ZL7threshs_168_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103870:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,305] 103870 | assign p_ZL7threshs_169_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,305]        |                                  ^
[2024-02-29 20:34:44,305] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103872:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,305]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,306] 103872 | assign p_ZL7threshs_16_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,306]        |                                 ^
[2024-02-29 20:34:44,306] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103874:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,306]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,306] 103874 | assign p_ZL7threshs_170_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,306]        |                                  ^
[2024-02-29 20:34:44,306] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103876:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,306]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,306] 103876 | assign p_ZL7threshs_171_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,306]        |                                  ^
[2024-02-29 20:34:44,306] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103878:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,306]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,306] 103878 | assign p_ZL7threshs_172_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,306]        |                                  ^
[2024-02-29 20:34:44,306] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103880:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,306]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,306] 103880 | assign p_ZL7threshs_173_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,306]        |                                  ^
[2024-02-29 20:34:44,306] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103882:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,306]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,306] 103882 | assign p_ZL7threshs_174_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,306]        |                                  ^
[2024-02-29 20:34:44,306] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103884:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,306]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,306] 103884 | assign p_ZL7threshs_175_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,306]        |                                  ^
[2024-02-29 20:34:44,306] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103886:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,306]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,306] 103886 | assign p_ZL7threshs_176_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,306]        |                                  ^
[2024-02-29 20:34:44,306] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103888:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,306]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,306] 103888 | assign p_ZL7threshs_177_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,306]        |                                  ^
[2024-02-29 20:34:44,306] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103890:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,306]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,306] 103890 | assign p_ZL7threshs_178_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,306]        |                                  ^
[2024-02-29 20:34:44,306] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103892:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,306]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,306] 103892 | assign p_ZL7threshs_179_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,306]        |                                  ^
[2024-02-29 20:34:44,306] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103894:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,306]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,306] 103894 | assign p_ZL7threshs_17_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,306]        |                                 ^
[2024-02-29 20:34:44,306] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103896:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,306]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,306] 103896 | assign p_ZL7threshs_180_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,306]        |                                  ^
[2024-02-29 20:34:44,306] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103898:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,306]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,306] 103898 | assign p_ZL7threshs_181_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,306]        |                                  ^
[2024-02-29 20:34:44,306] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103900:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,306]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,306] 103900 | assign p_ZL7threshs_182_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,306]        |                                  ^
[2024-02-29 20:34:44,306] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103902:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,306]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,306] 103902 | assign p_ZL7threshs_183_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,306]        |                                  ^
[2024-02-29 20:34:44,306] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103904:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,306]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,306] 103904 | assign p_ZL7threshs_184_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,306]        |                                  ^
[2024-02-29 20:34:44,306] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103906:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,306]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,306] 103906 | assign p_ZL7threshs_185_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,306]        |                                  ^
[2024-02-29 20:34:44,306] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103908:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,306]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,306] 103908 | assign p_ZL7threshs_186_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,306]        |                                  ^
[2024-02-29 20:34:44,306] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103910:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,306]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,307] 103910 | assign p_ZL7threshs_187_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,307]        |                                  ^
[2024-02-29 20:34:44,307] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103912:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,307]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,307] 103912 | assign p_ZL7threshs_188_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,307]        |                                  ^
[2024-02-29 20:34:44,307] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103914:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,307]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,307] 103914 | assign p_ZL7threshs_189_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,307]        |                                  ^
[2024-02-29 20:34:44,307] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103916:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,307]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,307] 103916 | assign p_ZL7threshs_18_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,307]        |                                 ^
[2024-02-29 20:34:44,307] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103918:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,307]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,307] 103918 | assign p_ZL7threshs_190_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,307]        |                                  ^
[2024-02-29 20:34:44,307] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103920:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,307]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,307] 103920 | assign p_ZL7threshs_191_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,307]        |                                  ^
[2024-02-29 20:34:44,307] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103922:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,307]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,307] 103922 | assign p_ZL7threshs_192_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,307]        |                                  ^
[2024-02-29 20:34:44,307] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103924:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,307]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,307] 103924 | assign p_ZL7threshs_193_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,307]        |                                  ^
[2024-02-29 20:34:44,307] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103926:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,307]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,307] 103926 | assign p_ZL7threshs_194_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,307]        |                                  ^
[2024-02-29 20:34:44,307] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103928:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,307]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,307] 103928 | assign p_ZL7threshs_195_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,307]        |                                  ^
[2024-02-29 20:34:44,307] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103930:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,307]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,307] 103930 | assign p_ZL7threshs_196_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,307]        |                                  ^
[2024-02-29 20:34:44,307] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103932:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,307]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,307] 103932 | assign p_ZL7threshs_197_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,307]        |                                  ^
[2024-02-29 20:34:44,307] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103934:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,307]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,307] 103934 | assign p_ZL7threshs_198_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,307]        |                                  ^
[2024-02-29 20:34:44,307] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103936:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,307]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,307] 103936 | assign p_ZL7threshs_199_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,307]        |                                  ^
[2024-02-29 20:34:44,307] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103938:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,307]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,307] 103938 | assign p_ZL7threshs_19_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,307]        |                                 ^
[2024-02-29 20:34:44,307] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103940:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,307]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,307] 103940 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,307]        |                                ^
[2024-02-29 20:34:44,307] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103942:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,307]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,307] 103942 | assign p_ZL7threshs_200_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103944:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103944 | assign p_ZL7threshs_201_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103946:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103946 | assign p_ZL7threshs_202_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103948:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103948 | assign p_ZL7threshs_203_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103950:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103950 | assign p_ZL7threshs_204_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103952:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103952 | assign p_ZL7threshs_205_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103954:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103954 | assign p_ZL7threshs_206_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103956:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103956 | assign p_ZL7threshs_207_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103958:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103958 | assign p_ZL7threshs_208_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103960:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103960 | assign p_ZL7threshs_209_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103962:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103962 | assign p_ZL7threshs_20_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                 ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103964:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103964 | assign p_ZL7threshs_210_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103966:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103966 | assign p_ZL7threshs_211_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103968:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103968 | assign p_ZL7threshs_212_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103970:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103970 | assign p_ZL7threshs_213_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103972:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103972 | assign p_ZL7threshs_214_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103974:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103974 | assign p_ZL7threshs_215_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103976:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103976 | assign p_ZL7threshs_216_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103978:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103978 | assign p_ZL7threshs_217_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103980:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103980 | assign p_ZL7threshs_218_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103982:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103982 | assign p_ZL7threshs_219_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103984:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103984 | assign p_ZL7threshs_21_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                 ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103986:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103986 | assign p_ZL7threshs_220_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103988:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103988 | assign p_ZL7threshs_221_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103990:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103990 | assign p_ZL7threshs_222_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103992:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103992 | assign p_ZL7threshs_223_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103994:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103994 | assign p_ZL7threshs_224_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103996:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103996 | assign p_ZL7threshs_225_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:103998:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 103998 | assign p_ZL7threshs_226_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104000:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 104000 | assign p_ZL7threshs_227_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104002:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,308] 104002 | assign p_ZL7threshs_228_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,308]        |                                  ^
[2024-02-29 20:34:44,308] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104004:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,308]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104004 | assign p_ZL7threshs_229_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104006:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104006 | assign p_ZL7threshs_22_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                 ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104008:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104008 | assign p_ZL7threshs_230_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104010:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104010 | assign p_ZL7threshs_231_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104012:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104012 | assign p_ZL7threshs_232_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104014:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104014 | assign p_ZL7threshs_233_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104016:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104016 | assign p_ZL7threshs_234_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104018:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104018 | assign p_ZL7threshs_235_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104020:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104020 | assign p_ZL7threshs_236_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104022:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104022 | assign p_ZL7threshs_237_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104024:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104024 | assign p_ZL7threshs_238_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104026:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104026 | assign p_ZL7threshs_239_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104028:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104028 | assign p_ZL7threshs_23_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                 ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104030:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104030 | assign p_ZL7threshs_240_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104032:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104032 | assign p_ZL7threshs_241_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104034:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104034 | assign p_ZL7threshs_242_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104036:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104036 | assign p_ZL7threshs_243_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104038:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104038 | assign p_ZL7threshs_244_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104040:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104040 | assign p_ZL7threshs_245_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104042:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104042 | assign p_ZL7threshs_246_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104044:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104044 | assign p_ZL7threshs_247_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104046:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104046 | assign p_ZL7threshs_248_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104048:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104048 | assign p_ZL7threshs_249_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104050:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104050 | assign p_ZL7threshs_24_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                 ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104052:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104052 | assign p_ZL7threshs_250_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104054:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104054 | assign p_ZL7threshs_251_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104056:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104056 | assign p_ZL7threshs_252_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104058:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104058 | assign p_ZL7threshs_253_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104060:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104060 | assign p_ZL7threshs_254_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                  ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104062:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104062 | assign p_ZL7threshs_25_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                 ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104064:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104064 | assign p_ZL7threshs_26_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                 ^
[2024-02-29 20:34:44,309] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104066:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,309]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,309] 104066 | assign p_ZL7threshs_27_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,309]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104068:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104068 | assign p_ZL7threshs_28_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104070:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104070 | assign p_ZL7threshs_29_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104072:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104072 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104074:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104074 | assign p_ZL7threshs_30_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104076:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104076 | assign p_ZL7threshs_31_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104078:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104078 | assign p_ZL7threshs_32_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104080:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104080 | assign p_ZL7threshs_33_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104082:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104082 | assign p_ZL7threshs_34_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104084:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104084 | assign p_ZL7threshs_35_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104086:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104086 | assign p_ZL7threshs_36_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104088:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104088 | assign p_ZL7threshs_37_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104090:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104090 | assign p_ZL7threshs_38_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104092:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104092 | assign p_ZL7threshs_39_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104094:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104094 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104096:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104096 | assign p_ZL7threshs_40_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104098:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104098 | assign p_ZL7threshs_41_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104100:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104100 | assign p_ZL7threshs_42_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104102:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104102 | assign p_ZL7threshs_43_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104104:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104104 | assign p_ZL7threshs_44_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104106:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104106 | assign p_ZL7threshs_45_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104108:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104108 | assign p_ZL7threshs_46_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104110:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104110 | assign p_ZL7threshs_47_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104112:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104112 | assign p_ZL7threshs_48_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104114:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104114 | assign p_ZL7threshs_49_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104116:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104116 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104118:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104118 | assign p_ZL7threshs_50_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104120:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104120 | assign p_ZL7threshs_51_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104122:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104122 | assign p_ZL7threshs_52_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104124:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104124 | assign p_ZL7threshs_53_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104126:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104126 | assign p_ZL7threshs_54_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104128:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104128 | assign p_ZL7threshs_55_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,310]        |                                 ^
[2024-02-29 20:34:44,310] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104130:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,310]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,310] 104130 | assign p_ZL7threshs_56_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104132:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104132 | assign p_ZL7threshs_57_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104134:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104134 | assign p_ZL7threshs_58_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104136:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104136 | assign p_ZL7threshs_59_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104138:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104138 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104140:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104140 | assign p_ZL7threshs_60_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104142:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104142 | assign p_ZL7threshs_61_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104144:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104144 | assign p_ZL7threshs_62_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104146:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104146 | assign p_ZL7threshs_63_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104148:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104148 | assign p_ZL7threshs_64_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104150:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104150 | assign p_ZL7threshs_65_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104152:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104152 | assign p_ZL7threshs_66_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104154:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104154 | assign p_ZL7threshs_67_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104156:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104156 | assign p_ZL7threshs_68_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104158:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104158 | assign p_ZL7threshs_69_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104160:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104160 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104162:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104162 | assign p_ZL7threshs_70_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104164:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104164 | assign p_ZL7threshs_71_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104166:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104166 | assign p_ZL7threshs_72_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104168:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104168 | assign p_ZL7threshs_73_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104170:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104170 | assign p_ZL7threshs_74_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104172:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104172 | assign p_ZL7threshs_75_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104174:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104174 | assign p_ZL7threshs_76_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104176:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104176 | assign p_ZL7threshs_77_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104178:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104178 | assign p_ZL7threshs_78_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104180:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104180 | assign p_ZL7threshs_79_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104182:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104182 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104184:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104184 | assign p_ZL7threshs_80_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104186:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104186 | assign p_ZL7threshs_81_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104188:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104188 | assign p_ZL7threshs_82_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104190:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104190 | assign p_ZL7threshs_83_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104192:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104192 | assign p_ZL7threshs_84_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,311]        |                                 ^
[2024-02-29 20:34:44,311] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104194:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,311]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,311] 104194 | assign p_ZL7threshs_85_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,312]        |                                 ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104196:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104196 | assign p_ZL7threshs_86_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,312]        |                                 ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104198:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104198 | assign p_ZL7threshs_87_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,312]        |                                 ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104200:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104200 | assign p_ZL7threshs_88_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,312]        |                                 ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104202:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104202 | assign p_ZL7threshs_89_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,312]        |                                 ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104204:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104204 | assign p_ZL7threshs_8_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,312]        |                                ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104206:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104206 | assign p_ZL7threshs_90_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,312]        |                                 ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104208:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104208 | assign p_ZL7threshs_91_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,312]        |                                 ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104210:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104210 | assign p_ZL7threshs_92_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,312]        |                                 ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104212:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104212 | assign p_ZL7threshs_93_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,312]        |                                 ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104214:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104214 | assign p_ZL7threshs_94_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,312]        |                                 ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104216:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104216 | assign p_ZL7threshs_95_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,312]        |                                 ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104218:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104218 | assign p_ZL7threshs_96_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,312]        |                                 ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104220:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104220 | assign p_ZL7threshs_97_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,312]        |                                 ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104222:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104222 | assign p_ZL7threshs_98_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,312]        |                                 ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104224:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104224 | assign p_ZL7threshs_99_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,312]        |                                 ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104226:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5902_p1' generates 64 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104226 | assign p_ZL7threshs_9_address0 = idxprom2_i_fu_5902_p1;
[2024-02-29 20:34:44,312]        |                                ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104238:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_1_fu_6208_p00' generates 16 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104238 | assign ret_V_1_fu_6208_p0 = ret_V_1_fu_6208_p00;
[2024-02-29 20:34:44,312]        |                           ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104240:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_1_fu_6191_p4' generates 8 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104240 | assign ret_V_1_fu_6208_p00 = r_V_1_fu_6191_p4;
[2024-02-29 20:34:44,312]        |                            ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104242:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_2_fu_6235_p00' generates 16 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104242 | assign ret_V_2_fu_6235_p0 = ret_V_2_fu_6235_p00;
[2024-02-29 20:34:44,312]        |                           ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104244:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_2_fu_6218_p4' generates 8 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104244 | assign ret_V_2_fu_6235_p00 = r_V_2_fu_6218_p4;
[2024-02-29 20:34:44,312]        |                            ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104246:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_3_fu_6262_p00' generates 16 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104246 | assign ret_V_3_fu_6262_p0 = ret_V_3_fu_6262_p00;
[2024-02-29 20:34:44,312]        |                           ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104248:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_3_fu_6245_p4' generates 8 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104248 | assign ret_V_3_fu_6262_p00 = r_V_3_fu_6245_p4;
[2024-02-29 20:34:44,312]        |                            ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104250:25: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_6181_p00' generates 16 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104250 | assign ret_V_fu_6181_p0 = ret_V_fu_6181_p00;
[2024-02-29 20:34:44,312]        |                         ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104252:26: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_fu_6170_p1' generates 8 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104252 | assign ret_V_fu_6181_p00 = r_V_fu_6170_p1;
[2024-02-29 20:34:44,312]        |                          ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104256:36: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104256 | assign sext_ln1085_100_fu_11064_p1 = $signed(p_ZL7threshs_218_q0);
[2024-02-29 20:34:44,312]        |                                    ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104258:36: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104258 | assign sext_ln1085_101_fu_11088_p1 = $signed(p_ZL7threshs_219_q0);
[2024-02-29 20:34:44,312]        |                                    ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104260:36: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104260 | assign sext_ln1085_102_fu_11112_p1 = $signed(p_ZL7threshs_220_q0);
[2024-02-29 20:34:44,312]        |                                    ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104262:36: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104262 | assign sext_ln1085_103_fu_11136_p1 = $signed(p_ZL7threshs_221_q0);
[2024-02-29 20:34:44,312]        |                                    ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104264:36: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104264 | assign sext_ln1085_104_fu_11160_p1 = $signed(p_ZL7threshs_222_q0);
[2024-02-29 20:34:44,312]        |                                    ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104266:36: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104266 | assign sext_ln1085_105_fu_11184_p1 = $signed(p_ZL7threshs_223_q0);
[2024-02-29 20:34:44,312]        |                                    ^
[2024-02-29 20:34:44,312] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104268:36: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,312]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,312] 104268 | assign sext_ln1085_106_fu_11208_p1 = $signed(p_ZL7threshs_224_q0);
[2024-02-29 20:34:44,313]        |                                    ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104270:36: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104270 | assign sext_ln1085_107_fu_11232_p1 = $signed(p_ZL7threshs_225_q0);
[2024-02-29 20:34:44,313]        |                                    ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104272:36: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104272 | assign sext_ln1085_108_fu_11256_p1 = $signed(p_ZL7threshs_226_q0);
[2024-02-29 20:34:44,313]        |                                    ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104274:36: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104274 | assign sext_ln1085_109_fu_11280_p1 = $signed(p_ZL7threshs_227_q0);
[2024-02-29 20:34:44,313]        |                                    ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104276:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104276 | assign sext_ln1085_10_fu_6844_p1 = $signed(p_ZL7threshs_25_q0);
[2024-02-29 20:34:44,313]        |                                  ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104278:36: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104278 | assign sext_ln1085_110_fu_11304_p1 = $signed(p_ZL7threshs_228_q0);
[2024-02-29 20:34:44,313]        |                                    ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104280:36: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104280 | assign sext_ln1085_111_fu_11328_p1 = $signed(p_ZL7threshs_229_q0);
[2024-02-29 20:34:44,313]        |                                    ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104282:36: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104282 | assign sext_ln1085_112_fu_11352_p1 = $signed(p_ZL7threshs_230_q0);
[2024-02-29 20:34:44,313]        |                                    ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104284:36: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104284 | assign sext_ln1085_113_fu_11376_p1 = $signed(p_ZL7threshs_231_q0);
[2024-02-29 20:34:44,313]        |                                    ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104286:36: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104286 | assign sext_ln1085_114_fu_11400_p1 = $signed(p_ZL7threshs_232_q0);
[2024-02-29 20:34:44,313]        |                                    ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104288:36: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104288 | assign sext_ln1085_115_fu_11424_p1 = $signed(p_ZL7threshs_233_q0);
[2024-02-29 20:34:44,313]        |                                    ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104290:36: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104290 | assign sext_ln1085_116_fu_11448_p1 = $signed(p_ZL7threshs_234_q0);
[2024-02-29 20:34:44,313]        |                                    ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104292:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104292 | assign sext_ln1085_11_fu_6868_p1 = $signed(p_ZL7threshs_26_q0);
[2024-02-29 20:34:44,313]        |                                  ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104294:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104294 | assign sext_ln1085_12_fu_6892_p1 = $signed(p_ZL7threshs_27_q0);
[2024-02-29 20:34:44,313]        |                                  ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104296:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104296 | assign sext_ln1085_13_fu_6916_p1 = $signed(p_ZL7threshs_28_q0);
[2024-02-29 20:34:44,313]        |                                  ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104298:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104298 | assign sext_ln1085_14_fu_7240_p1 = $signed(p_ZL7threshs_44_q0);
[2024-02-29 20:34:44,313]        |                                  ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104300:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104300 | assign sext_ln1085_15_fu_7264_p1 = $signed(p_ZL7threshs_45_q0);
[2024-02-29 20:34:44,313]        |                                  ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104302:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104302 | assign sext_ln1085_16_fu_7288_p1 = $signed(p_ZL7threshs_46_q0);
[2024-02-29 20:34:44,313]        |                                  ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104304:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104304 | assign sext_ln1085_17_fu_7312_p1 = $signed(p_ZL7threshs_47_q0);
[2024-02-29 20:34:44,313]        |                                  ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104306:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104306 | assign sext_ln1085_18_fu_7336_p1 = $signed(p_ZL7threshs_48_q0);
[2024-02-29 20:34:44,313]        |                                  ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104308:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104308 | assign sext_ln1085_19_fu_7360_p1 = $signed(p_ZL7threshs_49_q0);
[2024-02-29 20:34:44,313]        |                                  ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104310:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104310 | assign sext_ln1085_1_fu_6368_p1 = $signed(p_ZL7threshs_3_q0);
[2024-02-29 20:34:44,313]        |                                 ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104312:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104312 | assign sext_ln1085_20_fu_7384_p1 = $signed(p_ZL7threshs_50_q0);
[2024-02-29 20:34:44,313]        |                                  ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104314:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104314 | assign sext_ln1085_21_fu_7408_p1 = $signed(p_ZL7threshs_51_q0);
[2024-02-29 20:34:44,313]        |                                  ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104316:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104316 | assign sext_ln1085_22_fu_7432_p1 = $signed(p_ZL7threshs_52_q0);
[2024-02-29 20:34:44,313]        |                                  ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104318:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104318 | assign sext_ln1085_23_fu_7456_p1 = $signed(p_ZL7threshs_53_q0);
[2024-02-29 20:34:44,313]        |                                  ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104320:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104320 | assign sext_ln1085_24_fu_7480_p1 = $signed(p_ZL7threshs_54_q0);
[2024-02-29 20:34:44,313]        |                                  ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104322:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104322 | assign sext_ln1085_25_fu_7504_p1 = $signed(p_ZL7threshs_55_q0);
[2024-02-29 20:34:44,313]        |                                  ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104324:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104324 | assign sext_ln1085_26_fu_7528_p1 = $signed(p_ZL7threshs_56_q0);
[2024-02-29 20:34:44,313]        |                                  ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104326:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104326 | assign sext_ln1085_27_fu_7552_p1 = $signed(p_ZL7threshs_57_q0);
[2024-02-29 20:34:44,313]        |                                  ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104328:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104328 | assign sext_ln1085_28_fu_7576_p1 = $signed(p_ZL7threshs_58_q0);
[2024-02-29 20:34:44,313]        |                                  ^
[2024-02-29 20:34:44,313] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104330:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,313]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,313] 104330 | assign sext_ln1085_29_fu_8180_p1 = $signed(p_ZL7threshs_88_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104332:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104332 | assign sext_ln1085_2_fu_6432_p1 = $signed(p_ZL7threshs_6_q0);
[2024-02-29 20:34:44,314]        |                                 ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104334:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104334 | assign sext_ln1085_30_fu_8204_p1 = $signed(p_ZL7threshs_89_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104336:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104336 | assign sext_ln1085_31_fu_8228_p1 = $signed(p_ZL7threshs_90_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104338:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104338 | assign sext_ln1085_32_fu_8252_p1 = $signed(p_ZL7threshs_91_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104340:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104340 | assign sext_ln1085_33_fu_8276_p1 = $signed(p_ZL7threshs_92_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104342:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104342 | assign sext_ln1085_34_fu_8300_p1 = $signed(p_ZL7threshs_93_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104344:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104344 | assign sext_ln1085_35_fu_8324_p1 = $signed(p_ZL7threshs_94_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104346:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104346 | assign sext_ln1085_36_fu_8348_p1 = $signed(p_ZL7threshs_95_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104348:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104348 | assign sext_ln1085_37_fu_8372_p1 = $signed(p_ZL7threshs_96_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104350:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104350 | assign sext_ln1085_38_fu_8396_p1 = $signed(p_ZL7threshs_97_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104352:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104352 | assign sext_ln1085_39_fu_8420_p1 = $signed(p_ZL7threshs_98_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104354:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104354 | assign sext_ln1085_3_fu_6536_p1 = $signed(p_ZL7threshs_11_q0);
[2024-02-29 20:34:44,314]        |                                 ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104356:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104356 | assign sext_ln1085_40_fu_8444_p1 = $signed(p_ZL7threshs_99_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104358:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104358 | assign sext_ln1085_41_fu_8468_p1 = $signed(p_ZL7threshs_100_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104360:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104360 | assign sext_ln1085_42_fu_8492_p1 = $signed(p_ZL7threshs_101_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104362:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104362 | assign sext_ln1085_43_fu_8516_p1 = $signed(p_ZL7threshs_102_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104364:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104364 | assign sext_ln1085_44_fu_8540_p1 = $signed(p_ZL7threshs_103_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104366:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104366 | assign sext_ln1085_45_fu_8564_p1 = $signed(p_ZL7threshs_104_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104368:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104368 | assign sext_ln1085_46_fu_8588_p1 = $signed(p_ZL7threshs_105_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104370:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104370 | assign sext_ln1085_47_fu_8612_p1 = $signed(p_ZL7threshs_106_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104372:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104372 | assign sext_ln1085_48_fu_8636_p1 = $signed(p_ZL7threshs_107_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104374:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104374 | assign sext_ln1085_49_fu_8660_p1 = $signed(p_ZL7threshs_108_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104376:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104376 | assign sext_ln1085_4_fu_6560_p1 = $signed(p_ZL7threshs_12_q0);
[2024-02-29 20:34:44,314]        |                                 ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104378:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104378 | assign sext_ln1085_50_fu_8684_p1 = $signed(p_ZL7threshs_109_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104380:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104380 | assign sext_ln1085_51_fu_8708_p1 = $signed(p_ZL7threshs_110_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104382:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104382 | assign sext_ln1085_52_fu_8732_p1 = $signed(p_ZL7threshs_111_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104384:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104384 | assign sext_ln1085_53_fu_8756_p1 = $signed(p_ZL7threshs_112_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104386:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104386 | assign sext_ln1085_54_fu_8780_p1 = $signed(p_ZL7threshs_113_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104388:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104388 | assign sext_ln1085_55_fu_8804_p1 = $signed(p_ZL7threshs_114_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104390:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104390 | assign sext_ln1085_56_fu_8828_p1 = $signed(p_ZL7threshs_115_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,314] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104392:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-02-29 20:34:44,314]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,314] 104392 | assign sext_ln1085_57_fu_8852_p1 = $signed(p_ZL7threshs_116_q0);
[2024-02-29 20:34:44,314]        |                                  ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104394:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104394 | assign sext_ln1085_58_fu_10056_p1 = $signed(p_ZL7threshs_176_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104396:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104396 | assign sext_ln1085_59_fu_10080_p1 = $signed(p_ZL7threshs_177_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104398:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104398 | assign sext_ln1085_5_fu_6584_p1 = $signed(p_ZL7threshs_13_q0);
[2024-02-29 20:34:44,315]        |                                 ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104400:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104400 | assign sext_ln1085_60_fu_10104_p1 = $signed(p_ZL7threshs_178_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104402:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104402 | assign sext_ln1085_61_fu_10128_p1 = $signed(p_ZL7threshs_179_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104404:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104404 | assign sext_ln1085_62_fu_10152_p1 = $signed(p_ZL7threshs_180_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104406:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104406 | assign sext_ln1085_63_fu_10176_p1 = $signed(p_ZL7threshs_181_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104408:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104408 | assign sext_ln1085_64_fu_10200_p1 = $signed(p_ZL7threshs_182_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104410:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104410 | assign sext_ln1085_65_fu_10224_p1 = $signed(p_ZL7threshs_183_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104412:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104412 | assign sext_ln1085_66_fu_10248_p1 = $signed(p_ZL7threshs_184_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104414:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104414 | assign sext_ln1085_67_fu_10272_p1 = $signed(p_ZL7threshs_185_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104416:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104416 | assign sext_ln1085_68_fu_10296_p1 = $signed(p_ZL7threshs_186_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104418:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104418 | assign sext_ln1085_69_fu_10320_p1 = $signed(p_ZL7threshs_187_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104420:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104420 | assign sext_ln1085_6_fu_6608_p1 = $signed(p_ZL7threshs_14_q0);
[2024-02-29 20:34:44,315]        |                                 ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104422:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104422 | assign sext_ln1085_70_fu_10344_p1 = $signed(p_ZL7threshs_188_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104424:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104424 | assign sext_ln1085_71_fu_10368_p1 = $signed(p_ZL7threshs_189_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104426:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104426 | assign sext_ln1085_72_fu_10392_p1 = $signed(p_ZL7threshs_190_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104428:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104428 | assign sext_ln1085_73_fu_10416_p1 = $signed(p_ZL7threshs_191_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104430:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104430 | assign sext_ln1085_74_fu_10440_p1 = $signed(p_ZL7threshs_192_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104432:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104432 | assign sext_ln1085_75_fu_10464_p1 = $signed(p_ZL7threshs_193_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104434:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104434 | assign sext_ln1085_76_fu_10488_p1 = $signed(p_ZL7threshs_194_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104436:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104436 | assign sext_ln1085_77_fu_10512_p1 = $signed(p_ZL7threshs_195_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104438:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104438 | assign sext_ln1085_78_fu_10536_p1 = $signed(p_ZL7threshs_196_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104440:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104440 | assign sext_ln1085_79_fu_10560_p1 = $signed(p_ZL7threshs_197_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104442:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104442 | assign sext_ln1085_7_fu_6772_p1 = $signed(p_ZL7threshs_22_q0);
[2024-02-29 20:34:44,315]        |                                 ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104444:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104444 | assign sext_ln1085_80_fu_10584_p1 = $signed(p_ZL7threshs_198_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104446:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104446 | assign sext_ln1085_81_fu_10608_p1 = $signed(p_ZL7threshs_199_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104448:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104448 | assign sext_ln1085_82_fu_10632_p1 = $signed(p_ZL7threshs_200_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104450:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104450 | assign sext_ln1085_83_fu_10656_p1 = $signed(p_ZL7threshs_201_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104452:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104452 | assign sext_ln1085_84_fu_10680_p1 = $signed(p_ZL7threshs_202_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104454:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,315]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,315] 104454 | assign sext_ln1085_85_fu_10704_p1 = $signed(p_ZL7threshs_203_q0);
[2024-02-29 20:34:44,315]        |                                   ^
[2024-02-29 20:34:44,315] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104456:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104456 | assign sext_ln1085_86_fu_10728_p1 = $signed(p_ZL7threshs_204_q0);
[2024-02-29 20:34:44,316]        |                                   ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104458:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104458 | assign sext_ln1085_87_fu_10752_p1 = $signed(p_ZL7threshs_205_q0);
[2024-02-29 20:34:44,316]        |                                   ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104460:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104460 | assign sext_ln1085_88_fu_10776_p1 = $signed(p_ZL7threshs_206_q0);
[2024-02-29 20:34:44,316]        |                                   ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104462:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104462 | assign sext_ln1085_89_fu_10800_p1 = $signed(p_ZL7threshs_207_q0);
[2024-02-29 20:34:44,316]        |                                   ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104464:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104464 | assign sext_ln1085_8_fu_6796_p1 = $signed(p_ZL7threshs_23_q0);
[2024-02-29 20:34:44,316]        |                                 ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104466:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104466 | assign sext_ln1085_90_fu_10824_p1 = $signed(p_ZL7threshs_208_q0);
[2024-02-29 20:34:44,316]        |                                   ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104468:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104468 | assign sext_ln1085_91_fu_10848_p1 = $signed(p_ZL7threshs_209_q0);
[2024-02-29 20:34:44,316]        |                                   ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104470:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104470 | assign sext_ln1085_92_fu_10872_p1 = $signed(p_ZL7threshs_210_q0);
[2024-02-29 20:34:44,316]        |                                   ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104472:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104472 | assign sext_ln1085_93_fu_10896_p1 = $signed(p_ZL7threshs_211_q0);
[2024-02-29 20:34:44,316]        |                                   ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104474:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104474 | assign sext_ln1085_94_fu_10920_p1 = $signed(p_ZL7threshs_212_q0);
[2024-02-29 20:34:44,316]        |                                   ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104476:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104476 | assign sext_ln1085_95_fu_10944_p1 = $signed(p_ZL7threshs_213_q0);
[2024-02-29 20:34:44,316]        |                                   ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104478:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104478 | assign sext_ln1085_96_fu_10968_p1 = $signed(p_ZL7threshs_214_q0);
[2024-02-29 20:34:44,316]        |                                   ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104480:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104480 | assign sext_ln1085_97_fu_10992_p1 = $signed(p_ZL7threshs_215_q0);
[2024-02-29 20:34:44,316]        |                                   ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104482:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104482 | assign sext_ln1085_98_fu_11016_p1 = $signed(p_ZL7threshs_216_q0);
[2024-02-29 20:34:44,316]        |                                   ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104484:35: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104484 | assign sext_ln1085_99_fu_11040_p1 = $signed(p_ZL7threshs_217_q0);
[2024-02-29 20:34:44,316]        |                                   ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104486:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104486 | assign sext_ln1085_9_fu_6820_p1 = $signed(p_ZL7threshs_24_q0);
[2024-02-29 20:34:44,316]        |                                 ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104488:31: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104488 | assign sext_ln1085_fu_6324_p1 = $signed(p_ZL7threshs_1_q0);
[2024-02-29 20:34:44,316]        |                               ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104490:32: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_2_fu_6235_p2' generates 16 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104490 | assign sext_ln674_1_fu_6241_p1 = ret_V_2_fu_6235_p2;
[2024-02-29 20:34:44,316]        |                                ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104492:30: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_6181_p2' generates 16 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104492 | assign sext_ln674_fu_6187_p1 = ret_V_fu_6181_p2;
[2024-02-29 20:34:44,316]        |                              ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104494:32: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_3_fu_6262_p2' generates 16 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104494 | assign sext_ln886_1_fu_6268_p1 = ret_V_3_fu_6262_p2;
[2024-02-29 20:34:44,316]        |                                ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104496:32: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104496 | assign sext_ln886_2_fu_6284_p1 = $signed(add_ln886_1_fu_6278_p2);
[2024-02-29 20:34:44,316]        |                                ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104498:32: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104498 | assign sext_ln886_3_fu_6294_p1 = $signed(add_ln886_2_fu_6288_p2);
[2024-02-29 20:34:44,316]        |                                ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:104500:30: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_1_fu_6208_p2' generates 16 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 104500 | assign sext_ln886_fu_6214_p1 = ret_V_1_fu_6208_p2;
[2024-02-29 20:34:44,316]        |                              ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105014:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 105014 | assign zext_ln1085_100_fu_8472_p1 = $unsigned(sext_ln1085_41_fu_8468_p1);
[2024-02-29 20:34:44,316]        |                                   ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105016:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 105016 | assign zext_ln1085_101_fu_8496_p1 = $unsigned(sext_ln1085_42_fu_8492_p1);
[2024-02-29 20:34:44,316]        |                                   ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105018:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 105018 | assign zext_ln1085_102_fu_8520_p1 = $unsigned(sext_ln1085_43_fu_8516_p1);
[2024-02-29 20:34:44,316]        |                                   ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105020:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 105020 | assign zext_ln1085_103_fu_8544_p1 = $unsigned(sext_ln1085_44_fu_8540_p1);
[2024-02-29 20:34:44,316]        |                                   ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105022:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 105022 | assign zext_ln1085_104_fu_8568_p1 = $unsigned(sext_ln1085_45_fu_8564_p1);
[2024-02-29 20:34:44,316]        |                                   ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105024:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,316]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,316] 105024 | assign zext_ln1085_105_fu_8592_p1 = $unsigned(sext_ln1085_46_fu_8588_p1);
[2024-02-29 20:34:44,316]        |                                   ^
[2024-02-29 20:34:44,316] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105026:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,317]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,317] 105026 | assign zext_ln1085_106_fu_8616_p1 = $unsigned(sext_ln1085_47_fu_8612_p1);
[2024-02-29 20:34:44,317]        |                                   ^
[2024-02-29 20:34:44,317] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105028:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,317]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,317] 105028 | assign zext_ln1085_107_fu_8640_p1 = $unsigned(sext_ln1085_48_fu_8636_p1);
[2024-02-29 20:34:44,317]        |                                   ^
[2024-02-29 20:34:44,317] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105030:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,317]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,317] 105030 | assign zext_ln1085_108_fu_8664_p1 = $unsigned(sext_ln1085_49_fu_8660_p1);
[2024-02-29 20:34:44,317]        |                                   ^
[2024-02-29 20:34:44,317] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105032:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,317]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,317] 105032 | assign zext_ln1085_109_fu_8688_p1 = $unsigned(sext_ln1085_50_fu_8684_p1);
[2024-02-29 20:34:44,317]        |                                   ^
[2024-02-29 20:34:44,317] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105034:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_10_q0' generates 13 bits.
[2024-02-29 20:34:44,317]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,317] 105034 | assign zext_ln1085_10_fu_6516_p1 = p_ZL7threshs_10_q0;
[2024-02-29 20:34:44,317]        |                                  ^
[2024-02-29 20:34:44,317] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105036:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,317]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,317] 105036 | assign zext_ln1085_110_fu_8712_p1 = $unsigned(sext_ln1085_51_fu_8708_p1);
[2024-02-29 20:34:44,317]        |                                   ^
[2024-02-29 20:34:44,317] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105038:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,317]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,317] 105038 | assign zext_ln1085_111_fu_8736_p1 = $unsigned(sext_ln1085_52_fu_8732_p1);
[2024-02-29 20:34:44,317]        |                                   ^
[2024-02-29 20:34:44,317] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105040:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,317]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,317] 105040 | assign zext_ln1085_112_fu_8760_p1 = $unsigned(sext_ln1085_53_fu_8756_p1);
[2024-02-29 20:34:44,317]        |                                   ^
[2024-02-29 20:34:44,317] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105042:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,317]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,317] 105042 | assign zext_ln1085_113_fu_8784_p1 = $unsigned(sext_ln1085_54_fu_8780_p1);
[2024-02-29 20:34:44,317]        |                                   ^
[2024-02-29 20:34:44,317] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105044:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,317]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,317] 105044 | assign zext_ln1085_114_fu_8808_p1 = $unsigned(sext_ln1085_55_fu_8804_p1);
[2024-02-29 20:34:44,317]        |                                   ^
[2024-02-29 20:34:44,317] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105046:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,317]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,317] 105046 | assign zext_ln1085_115_fu_8832_p1 = $unsigned(sext_ln1085_56_fu_8828_p1);
[2024-02-29 20:34:44,317]        |                                   ^
[2024-02-29 20:34:44,317] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105048:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,317]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,317] 105048 | assign zext_ln1085_116_fu_8856_p1 = $unsigned(sext_ln1085_57_fu_8852_p1);
[2024-02-29 20:34:44,317]        |                                   ^
[2024-02-29 20:34:44,317] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105050:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_117_q0' generates 17 bits.
[2024-02-29 20:34:44,317]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,317] 105050 | assign zext_ln1085_117_fu_8876_p1 = p_ZL7threshs_117_q0;
[2024-02-29 20:34:44,317]        |                                   ^
[2024-02-29 20:34:44,317] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105052:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_118_q0' generates 17 bits.
[2024-02-29 20:34:44,317]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,317] 105052 | assign zext_ln1085_118_fu_8896_p1 = p_ZL7threshs_118_q0;
[2024-02-29 20:34:44,317]        |                                   ^
[2024-02-29 20:34:44,317] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105054:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_119_q0' generates 17 bits.
[2024-02-29 20:34:44,317]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,317] 105054 | assign zext_ln1085_119_fu_8916_p1 = p_ZL7threshs_119_q0;
[2024-02-29 20:34:44,317]        |                                   ^
[2024-02-29 20:34:44,317] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105056:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 13 bits.
[2024-02-29 20:34:44,317]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,317] 105056 | assign zext_ln1085_11_fu_6540_p1 = $unsigned(sext_ln1085_3_fu_6536_p1);
[2024-02-29 20:34:44,317]        |                                  ^
[2024-02-29 20:34:44,317] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105058:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_120_q0' generates 17 bits.
[2024-02-29 20:34:44,317]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,317] 105058 | assign zext_ln1085_120_fu_8936_p1 = p_ZL7threshs_120_q0;
[2024-02-29 20:34:44,317]        |                                   ^
[2024-02-29 20:34:44,317] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105060:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_121_q0' generates 17 bits.
[2024-02-29 20:34:44,317]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,317] 105060 | assign zext_ln1085_121_fu_8956_p1 = p_ZL7threshs_121_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105062:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_122_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105062 | assign zext_ln1085_122_fu_8976_p1 = p_ZL7threshs_122_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105064:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_123_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105064 | assign zext_ln1085_123_fu_8996_p1 = p_ZL7threshs_123_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105066:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_124_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105066 | assign zext_ln1085_124_fu_9016_p1 = p_ZL7threshs_124_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105068:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_125_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105068 | assign zext_ln1085_125_fu_9036_p1 = p_ZL7threshs_125_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105070:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_126_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105070 | assign zext_ln1085_126_fu_9056_p1 = p_ZL7threshs_126_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105072:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_127_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105072 | assign zext_ln1085_127_fu_9076_p1 = p_ZL7threshs_127_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105074:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_128_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105074 | assign zext_ln1085_128_fu_9096_p1 = p_ZL7threshs_128_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105076:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_129_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105076 | assign zext_ln1085_129_fu_9116_p1 = p_ZL7threshs_129_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105078:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 13 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105078 | assign zext_ln1085_12_fu_6564_p1 = $unsigned(sext_ln1085_4_fu_6560_p1);
[2024-02-29 20:34:44,318]        |                                  ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105080:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_130_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105080 | assign zext_ln1085_130_fu_9136_p1 = p_ZL7threshs_130_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105082:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_131_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105082 | assign zext_ln1085_131_fu_9156_p1 = p_ZL7threshs_131_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105084:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_132_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105084 | assign zext_ln1085_132_fu_9176_p1 = p_ZL7threshs_132_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105086:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_133_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105086 | assign zext_ln1085_133_fu_9196_p1 = p_ZL7threshs_133_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105088:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_134_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105088 | assign zext_ln1085_134_fu_9216_p1 = p_ZL7threshs_134_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105090:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_135_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105090 | assign zext_ln1085_135_fu_9236_p1 = p_ZL7threshs_135_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105092:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_136_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105092 | assign zext_ln1085_136_fu_9256_p1 = p_ZL7threshs_136_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105094:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_137_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105094 | assign zext_ln1085_137_fu_9276_p1 = p_ZL7threshs_137_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105096:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_138_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105096 | assign zext_ln1085_138_fu_9296_p1 = p_ZL7threshs_138_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105098:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_139_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105098 | assign zext_ln1085_139_fu_9316_p1 = p_ZL7threshs_139_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105100:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 13 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105100 | assign zext_ln1085_13_fu_6588_p1 = $unsigned(sext_ln1085_5_fu_6584_p1);
[2024-02-29 20:34:44,318]        |                                  ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105102:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_140_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105102 | assign zext_ln1085_140_fu_9336_p1 = p_ZL7threshs_140_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105104:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_141_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105104 | assign zext_ln1085_141_fu_9356_p1 = p_ZL7threshs_141_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105106:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_142_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105106 | assign zext_ln1085_142_fu_9376_p1 = p_ZL7threshs_142_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105108:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_143_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105108 | assign zext_ln1085_143_fu_9396_p1 = p_ZL7threshs_143_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105110:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_144_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105110 | assign zext_ln1085_144_fu_9416_p1 = p_ZL7threshs_144_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105112:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_145_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105112 | assign zext_ln1085_145_fu_9436_p1 = p_ZL7threshs_145_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105114:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_146_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105114 | assign zext_ln1085_146_fu_9456_p1 = p_ZL7threshs_146_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105116:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_147_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105116 | assign zext_ln1085_147_fu_9476_p1 = p_ZL7threshs_147_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105118:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_148_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105118 | assign zext_ln1085_148_fu_9496_p1 = p_ZL7threshs_148_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105120:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_149_q0' generates 17 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,318] 105120 | assign zext_ln1085_149_fu_9516_p1 = p_ZL7threshs_149_q0;
[2024-02-29 20:34:44,318]        |                                   ^
[2024-02-29 20:34:44,318] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105122:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 13 bits.
[2024-02-29 20:34:44,318]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105122 | assign zext_ln1085_14_fu_6612_p1 = $unsigned(sext_ln1085_6_fu_6608_p1);
[2024-02-29 20:34:44,319]        |                                  ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105124:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_150_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105124 | assign zext_ln1085_150_fu_9536_p1 = p_ZL7threshs_150_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105126:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_151_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105126 | assign zext_ln1085_151_fu_9556_p1 = p_ZL7threshs_151_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105128:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_152_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105128 | assign zext_ln1085_152_fu_9576_p1 = p_ZL7threshs_152_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105130:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_153_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105130 | assign zext_ln1085_153_fu_9596_p1 = p_ZL7threshs_153_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105132:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_154_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105132 | assign zext_ln1085_154_fu_9616_p1 = p_ZL7threshs_154_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105134:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_155_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105134 | assign zext_ln1085_155_fu_9636_p1 = p_ZL7threshs_155_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105136:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_156_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105136 | assign zext_ln1085_156_fu_9656_p1 = p_ZL7threshs_156_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105138:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_157_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105138 | assign zext_ln1085_157_fu_9676_p1 = p_ZL7threshs_157_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105140:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_158_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105140 | assign zext_ln1085_158_fu_9696_p1 = p_ZL7threshs_158_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105142:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_159_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105142 | assign zext_ln1085_159_fu_9716_p1 = p_ZL7threshs_159_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105144:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_15_q0' generates 14 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105144 | assign zext_ln1085_15_fu_6632_p1 = p_ZL7threshs_15_q0;
[2024-02-29 20:34:44,319]        |                                  ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105146:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_160_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105146 | assign zext_ln1085_160_fu_9736_p1 = p_ZL7threshs_160_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105148:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_161_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105148 | assign zext_ln1085_161_fu_9756_p1 = p_ZL7threshs_161_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105150:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_162_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105150 | assign zext_ln1085_162_fu_9776_p1 = p_ZL7threshs_162_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105152:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_163_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105152 | assign zext_ln1085_163_fu_9796_p1 = p_ZL7threshs_163_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105154:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_164_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105154 | assign zext_ln1085_164_fu_9816_p1 = p_ZL7threshs_164_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105156:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_165_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105156 | assign zext_ln1085_165_fu_9836_p1 = p_ZL7threshs_165_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105158:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_166_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105158 | assign zext_ln1085_166_fu_9856_p1 = p_ZL7threshs_166_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105160:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_167_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105160 | assign zext_ln1085_167_fu_9876_p1 = p_ZL7threshs_167_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105162:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_168_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105162 | assign zext_ln1085_168_fu_9896_p1 = p_ZL7threshs_168_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105164:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_169_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105164 | assign zext_ln1085_169_fu_9916_p1 = p_ZL7threshs_169_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105166:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_16_q0' generates 14 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105166 | assign zext_ln1085_16_fu_6652_p1 = p_ZL7threshs_16_q0;
[2024-02-29 20:34:44,319]        |                                  ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105168:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_170_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105168 | assign zext_ln1085_170_fu_9936_p1 = p_ZL7threshs_170_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105170:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_171_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105170 | assign zext_ln1085_171_fu_9956_p1 = p_ZL7threshs_171_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105172:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_172_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105172 | assign zext_ln1085_172_fu_9976_p1 = p_ZL7threshs_172_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105174:35: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_173_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105174 | assign zext_ln1085_173_fu_9996_p1 = p_ZL7threshs_173_q0;
[2024-02-29 20:34:44,319]        |                                   ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105176:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_174_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105176 | assign zext_ln1085_174_fu_10016_p1 = p_ZL7threshs_174_q0;
[2024-02-29 20:34:44,319]        |                                    ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105178:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_175_q0' generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105178 | assign zext_ln1085_175_fu_10036_p1 = p_ZL7threshs_175_q0;
[2024-02-29 20:34:44,319]        |                                    ^
[2024-02-29 20:34:44,319] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105180:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,319]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,319] 105180 | assign zext_ln1085_176_fu_10060_p1 = $unsigned(sext_ln1085_58_fu_10056_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105182:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105182 | assign zext_ln1085_177_fu_10084_p1 = $unsigned(sext_ln1085_59_fu_10080_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105184:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105184 | assign zext_ln1085_178_fu_10108_p1 = $unsigned(sext_ln1085_60_fu_10104_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105186:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105186 | assign zext_ln1085_179_fu_10132_p1 = $unsigned(sext_ln1085_61_fu_10128_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105188:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_17_q0' generates 14 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105188 | assign zext_ln1085_17_fu_6672_p1 = p_ZL7threshs_17_q0;
[2024-02-29 20:34:44,320]        |                                  ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105190:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105190 | assign zext_ln1085_180_fu_10156_p1 = $unsigned(sext_ln1085_62_fu_10152_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105192:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105192 | assign zext_ln1085_181_fu_10180_p1 = $unsigned(sext_ln1085_63_fu_10176_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105194:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105194 | assign zext_ln1085_182_fu_10204_p1 = $unsigned(sext_ln1085_64_fu_10200_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105196:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105196 | assign zext_ln1085_183_fu_10228_p1 = $unsigned(sext_ln1085_65_fu_10224_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105198:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105198 | assign zext_ln1085_184_fu_10252_p1 = $unsigned(sext_ln1085_66_fu_10248_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105200:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105200 | assign zext_ln1085_185_fu_10276_p1 = $unsigned(sext_ln1085_67_fu_10272_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105202:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105202 | assign zext_ln1085_186_fu_10300_p1 = $unsigned(sext_ln1085_68_fu_10296_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105204:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105204 | assign zext_ln1085_187_fu_10324_p1 = $unsigned(sext_ln1085_69_fu_10320_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105206:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105206 | assign zext_ln1085_188_fu_10348_p1 = $unsigned(sext_ln1085_70_fu_10344_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105208:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105208 | assign zext_ln1085_189_fu_10372_p1 = $unsigned(sext_ln1085_71_fu_10368_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105210:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_18_q0' generates 14 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105210 | assign zext_ln1085_18_fu_6692_p1 = p_ZL7threshs_18_q0;
[2024-02-29 20:34:44,320]        |                                  ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105212:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105212 | assign zext_ln1085_190_fu_10396_p1 = $unsigned(sext_ln1085_72_fu_10392_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105214:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105214 | assign zext_ln1085_191_fu_10420_p1 = $unsigned(sext_ln1085_73_fu_10416_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105216:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105216 | assign zext_ln1085_192_fu_10444_p1 = $unsigned(sext_ln1085_74_fu_10440_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105218:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105218 | assign zext_ln1085_193_fu_10468_p1 = $unsigned(sext_ln1085_75_fu_10464_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105220:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105220 | assign zext_ln1085_194_fu_10492_p1 = $unsigned(sext_ln1085_76_fu_10488_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105222:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105222 | assign zext_ln1085_195_fu_10516_p1 = $unsigned(sext_ln1085_77_fu_10512_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105224:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105224 | assign zext_ln1085_196_fu_10540_p1 = $unsigned(sext_ln1085_78_fu_10536_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105226:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105226 | assign zext_ln1085_197_fu_10564_p1 = $unsigned(sext_ln1085_79_fu_10560_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105228:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105228 | assign zext_ln1085_198_fu_10588_p1 = $unsigned(sext_ln1085_80_fu_10584_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105230:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105230 | assign zext_ln1085_199_fu_10612_p1 = $unsigned(sext_ln1085_81_fu_10608_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105232:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_19_q0' generates 14 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105232 | assign zext_ln1085_19_fu_6712_p1 = p_ZL7threshs_19_q0;
[2024-02-29 20:34:44,320]        |                                  ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105234:33: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 10 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105234 | assign zext_ln1085_1_fu_6328_p1 = $unsigned(sext_ln1085_fu_6324_p1);
[2024-02-29 20:34:44,320]        |                                 ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105236:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105236 | assign zext_ln1085_200_fu_10636_p1 = $unsigned(sext_ln1085_82_fu_10632_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105238:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105238 | assign zext_ln1085_201_fu_10660_p1 = $unsigned(sext_ln1085_83_fu_10656_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,320] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105240:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,320]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,320] 105240 | assign zext_ln1085_202_fu_10684_p1 = $unsigned(sext_ln1085_84_fu_10680_p1);
[2024-02-29 20:34:44,320]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105242:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105242 | assign zext_ln1085_203_fu_10708_p1 = $unsigned(sext_ln1085_85_fu_10704_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105244:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105244 | assign zext_ln1085_204_fu_10732_p1 = $unsigned(sext_ln1085_86_fu_10728_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105246:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105246 | assign zext_ln1085_205_fu_10756_p1 = $unsigned(sext_ln1085_87_fu_10752_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105248:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105248 | assign zext_ln1085_206_fu_10780_p1 = $unsigned(sext_ln1085_88_fu_10776_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105250:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105250 | assign zext_ln1085_207_fu_10804_p1 = $unsigned(sext_ln1085_89_fu_10800_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105252:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105252 | assign zext_ln1085_208_fu_10828_p1 = $unsigned(sext_ln1085_90_fu_10824_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105254:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105254 | assign zext_ln1085_209_fu_10852_p1 = $unsigned(sext_ln1085_91_fu_10848_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105256:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_20_q0' generates 14 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105256 | assign zext_ln1085_20_fu_6732_p1 = p_ZL7threshs_20_q0;
[2024-02-29 20:34:44,321]        |                                  ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105258:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105258 | assign zext_ln1085_210_fu_10876_p1 = $unsigned(sext_ln1085_92_fu_10872_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105260:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105260 | assign zext_ln1085_211_fu_10900_p1 = $unsigned(sext_ln1085_93_fu_10896_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105262:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105262 | assign zext_ln1085_212_fu_10924_p1 = $unsigned(sext_ln1085_94_fu_10920_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105264:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105264 | assign zext_ln1085_213_fu_10948_p1 = $unsigned(sext_ln1085_95_fu_10944_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105266:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105266 | assign zext_ln1085_214_fu_10972_p1 = $unsigned(sext_ln1085_96_fu_10968_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105268:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105268 | assign zext_ln1085_215_fu_10996_p1 = $unsigned(sext_ln1085_97_fu_10992_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105270:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105270 | assign zext_ln1085_216_fu_11020_p1 = $unsigned(sext_ln1085_98_fu_11016_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105272:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105272 | assign zext_ln1085_217_fu_11044_p1 = $unsigned(sext_ln1085_99_fu_11040_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105274:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105274 | assign zext_ln1085_218_fu_11068_p1 = $unsigned(sext_ln1085_100_fu_11064_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105276:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105276 | assign zext_ln1085_219_fu_11092_p1 = $unsigned(sext_ln1085_101_fu_11088_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105278:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_21_q0' generates 14 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105278 | assign zext_ln1085_21_fu_6752_p1 = p_ZL7threshs_21_q0;
[2024-02-29 20:34:44,321]        |                                  ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105280:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105280 | assign zext_ln1085_220_fu_11116_p1 = $unsigned(sext_ln1085_102_fu_11112_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105282:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105282 | assign zext_ln1085_221_fu_11140_p1 = $unsigned(sext_ln1085_103_fu_11136_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105284:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105284 | assign zext_ln1085_222_fu_11164_p1 = $unsigned(sext_ln1085_104_fu_11160_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105286:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105286 | assign zext_ln1085_223_fu_11188_p1 = $unsigned(sext_ln1085_105_fu_11184_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105288:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105288 | assign zext_ln1085_224_fu_11212_p1 = $unsigned(sext_ln1085_106_fu_11208_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105290:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105290 | assign zext_ln1085_225_fu_11236_p1 = $unsigned(sext_ln1085_107_fu_11232_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105292:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105292 | assign zext_ln1085_226_fu_11260_p1 = $unsigned(sext_ln1085_108_fu_11256_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105294:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105294 | assign zext_ln1085_227_fu_11284_p1 = $unsigned(sext_ln1085_109_fu_11280_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105296:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105296 | assign zext_ln1085_228_fu_11308_p1 = $unsigned(sext_ln1085_110_fu_11304_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105298:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105298 | assign zext_ln1085_229_fu_11332_p1 = $unsigned(sext_ln1085_111_fu_11328_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105300:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105300 | assign zext_ln1085_22_fu_6776_p1 = $unsigned(sext_ln1085_7_fu_6772_p1);
[2024-02-29 20:34:44,321]        |                                  ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105302:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105302 | assign zext_ln1085_230_fu_11356_p1 = $unsigned(sext_ln1085_112_fu_11352_p1);
[2024-02-29 20:34:44,321]        |                                    ^
[2024-02-29 20:34:44,321] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105304:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,321]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,321] 105304 | assign zext_ln1085_231_fu_11380_p1 = $unsigned(sext_ln1085_113_fu_11376_p1);
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105306:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105306 | assign zext_ln1085_232_fu_11404_p1 = $unsigned(sext_ln1085_114_fu_11400_p1);
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105308:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105308 | assign zext_ln1085_233_fu_11428_p1 = $unsigned(sext_ln1085_115_fu_11424_p1);
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105310:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 17 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105310 | assign zext_ln1085_234_fu_11452_p1 = $unsigned(sext_ln1085_116_fu_11448_p1);
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105312:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_235_q0' generates 18 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105312 | assign zext_ln1085_235_fu_11472_p1 = p_ZL7threshs_235_q0;
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105314:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_236_q0' generates 18 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105314 | assign zext_ln1085_236_fu_11492_p1 = p_ZL7threshs_236_q0;
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105316:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_237_q0' generates 18 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105316 | assign zext_ln1085_237_fu_11512_p1 = p_ZL7threshs_237_q0;
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105318:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_238_q0' generates 18 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105318 | assign zext_ln1085_238_fu_11532_p1 = p_ZL7threshs_238_q0;
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105320:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_239_q0' generates 18 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105320 | assign zext_ln1085_239_fu_11552_p1 = p_ZL7threshs_239_q0;
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105322:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105322 | assign zext_ln1085_23_fu_6800_p1 = $unsigned(sext_ln1085_8_fu_6796_p1);
[2024-02-29 20:34:44,322]        |                                  ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105324:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_240_q0' generates 18 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105324 | assign zext_ln1085_240_fu_11572_p1 = p_ZL7threshs_240_q0;
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105326:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_241_q0' generates 18 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105326 | assign zext_ln1085_241_fu_11592_p1 = p_ZL7threshs_241_q0;
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105328:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_242_q0' generates 18 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105328 | assign zext_ln1085_242_fu_11612_p1 = p_ZL7threshs_242_q0;
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105330:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_243_q0' generates 18 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105330 | assign zext_ln1085_243_fu_11632_p1 = p_ZL7threshs_243_q0;
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105332:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_244_q0' generates 18 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105332 | assign zext_ln1085_244_fu_11652_p1 = p_ZL7threshs_244_q0;
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105334:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_245_q0' generates 18 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105334 | assign zext_ln1085_245_fu_11672_p1 = p_ZL7threshs_245_q0;
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105336:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_246_q0' generates 18 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105336 | assign zext_ln1085_246_fu_11692_p1 = p_ZL7threshs_246_q0;
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105338:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_247_q0' generates 18 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105338 | assign zext_ln1085_247_fu_11712_p1 = p_ZL7threshs_247_q0;
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105340:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_248_q0' generates 18 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105340 | assign zext_ln1085_248_fu_11732_p1 = p_ZL7threshs_248_q0;
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105342:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_249_q0' generates 18 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105342 | assign zext_ln1085_249_fu_11752_p1 = p_ZL7threshs_249_q0;
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105344:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105344 | assign zext_ln1085_24_fu_6824_p1 = $unsigned(sext_ln1085_9_fu_6820_p1);
[2024-02-29 20:34:44,322]        |                                  ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105346:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_250_q0' generates 18 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105346 | assign zext_ln1085_250_fu_11772_p1 = p_ZL7threshs_250_q0;
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105348:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_251_q0' generates 18 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105348 | assign zext_ln1085_251_fu_11792_p1 = p_ZL7threshs_251_q0;
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105350:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_252_q0' generates 18 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105350 | assign zext_ln1085_252_fu_11812_p1 = p_ZL7threshs_252_q0;
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105352:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_253_q0' generates 18 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105352 | assign zext_ln1085_253_fu_11832_p1 = p_ZL7threshs_253_q0;
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105354:36: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_254_q0' generates 18 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105354 | assign zext_ln1085_254_fu_11852_p1 = p_ZL7threshs_254_q0;
[2024-02-29 20:34:44,322]        |                                    ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105356:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105356 | assign zext_ln1085_25_fu_6848_p1 = $unsigned(sext_ln1085_10_fu_6844_p1);
[2024-02-29 20:34:44,322]        |                                  ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105358:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105358 | assign zext_ln1085_26_fu_6872_p1 = $unsigned(sext_ln1085_11_fu_6868_p1);
[2024-02-29 20:34:44,322]        |                                  ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105360:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105360 | assign zext_ln1085_27_fu_6896_p1 = $unsigned(sext_ln1085_12_fu_6892_p1);
[2024-02-29 20:34:44,322]        |                                  ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105362:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105362 | assign zext_ln1085_28_fu_6920_p1 = $unsigned(sext_ln1085_13_fu_6916_p1);
[2024-02-29 20:34:44,322]        |                                  ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105364:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_29_q0' generates 15 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105364 | assign zext_ln1085_29_fu_6940_p1 = p_ZL7threshs_29_q0;
[2024-02-29 20:34:44,322]        |                                  ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105366:33: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_q0' generates 11 bits.
[2024-02-29 20:34:44,322]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,322] 105366 | assign zext_ln1085_2_fu_6348_p1 = p_ZL7threshs_2_q0;
[2024-02-29 20:34:44,322]        |                                 ^
[2024-02-29 20:34:44,322] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105368:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_30_q0' generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105368 | assign zext_ln1085_30_fu_6960_p1 = p_ZL7threshs_30_q0;
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105370:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_31_q0' generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105370 | assign zext_ln1085_31_fu_6980_p1 = p_ZL7threshs_31_q0;
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105372:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_32_q0' generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105372 | assign zext_ln1085_32_fu_7000_p1 = p_ZL7threshs_32_q0;
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105374:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_33_q0' generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105374 | assign zext_ln1085_33_fu_7020_p1 = p_ZL7threshs_33_q0;
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105376:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_34_q0' generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105376 | assign zext_ln1085_34_fu_7040_p1 = p_ZL7threshs_34_q0;
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105378:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_35_q0' generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105378 | assign zext_ln1085_35_fu_7060_p1 = p_ZL7threshs_35_q0;
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105380:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_36_q0' generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105380 | assign zext_ln1085_36_fu_7080_p1 = p_ZL7threshs_36_q0;
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105382:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_37_q0' generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105382 | assign zext_ln1085_37_fu_7100_p1 = p_ZL7threshs_37_q0;
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105384:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_38_q0' generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105384 | assign zext_ln1085_38_fu_7120_p1 = p_ZL7threshs_38_q0;
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105386:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_39_q0' generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105386 | assign zext_ln1085_39_fu_7140_p1 = p_ZL7threshs_39_q0;
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105388:33: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105388 | assign zext_ln1085_3_fu_6372_p1 = $unsigned(sext_ln1085_1_fu_6368_p1);
[2024-02-29 20:34:44,323]        |                                 ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105390:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_40_q0' generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105390 | assign zext_ln1085_40_fu_7160_p1 = p_ZL7threshs_40_q0;
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105392:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_41_q0' generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105392 | assign zext_ln1085_41_fu_7180_p1 = p_ZL7threshs_41_q0;
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105394:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_42_q0' generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105394 | assign zext_ln1085_42_fu_7200_p1 = p_ZL7threshs_42_q0;
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105396:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_43_q0' generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105396 | assign zext_ln1085_43_fu_7220_p1 = p_ZL7threshs_43_q0;
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105398:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105398 | assign zext_ln1085_44_fu_7244_p1 = $unsigned(sext_ln1085_14_fu_7240_p1);
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105400:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105400 | assign zext_ln1085_45_fu_7268_p1 = $unsigned(sext_ln1085_15_fu_7264_p1);
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105402:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105402 | assign zext_ln1085_46_fu_7292_p1 = $unsigned(sext_ln1085_16_fu_7288_p1);
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105404:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105404 | assign zext_ln1085_47_fu_7316_p1 = $unsigned(sext_ln1085_17_fu_7312_p1);
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105406:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105406 | assign zext_ln1085_48_fu_7340_p1 = $unsigned(sext_ln1085_18_fu_7336_p1);
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105408:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105408 | assign zext_ln1085_49_fu_7364_p1 = $unsigned(sext_ln1085_19_fu_7360_p1);
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105410:33: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_4_q0' generates 12 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105410 | assign zext_ln1085_4_fu_6392_p1 = p_ZL7threshs_4_q0;
[2024-02-29 20:34:44,323]        |                                 ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105412:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105412 | assign zext_ln1085_50_fu_7388_p1 = $unsigned(sext_ln1085_20_fu_7384_p1);
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105414:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105414 | assign zext_ln1085_51_fu_7412_p1 = $unsigned(sext_ln1085_21_fu_7408_p1);
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105416:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105416 | assign zext_ln1085_52_fu_7436_p1 = $unsigned(sext_ln1085_22_fu_7432_p1);
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105418:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105418 | assign zext_ln1085_53_fu_7460_p1 = $unsigned(sext_ln1085_23_fu_7456_p1);
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105420:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105420 | assign zext_ln1085_54_fu_7484_p1 = $unsigned(sext_ln1085_24_fu_7480_p1);
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105422:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105422 | assign zext_ln1085_55_fu_7508_p1 = $unsigned(sext_ln1085_25_fu_7504_p1);
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105424:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105424 | assign zext_ln1085_56_fu_7532_p1 = $unsigned(sext_ln1085_26_fu_7528_p1);
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105426:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105426 | assign zext_ln1085_57_fu_7556_p1 = $unsigned(sext_ln1085_27_fu_7552_p1);
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105428:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105428 | assign zext_ln1085_58_fu_7580_p1 = $unsigned(sext_ln1085_28_fu_7576_p1);
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,323] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105430:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_59_q0' generates 16 bits.
[2024-02-29 20:34:44,323]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,323] 105430 | assign zext_ln1085_59_fu_7600_p1 = p_ZL7threshs_59_q0;
[2024-02-29 20:34:44,323]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105432:33: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_5_q0' generates 12 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105432 | assign zext_ln1085_5_fu_6412_p1 = p_ZL7threshs_5_q0;
[2024-02-29 20:34:44,324]        |                                 ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105434:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_60_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105434 | assign zext_ln1085_60_fu_7620_p1 = p_ZL7threshs_60_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105436:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_61_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105436 | assign zext_ln1085_61_fu_7640_p1 = p_ZL7threshs_61_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105438:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_62_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105438 | assign zext_ln1085_62_fu_7660_p1 = p_ZL7threshs_62_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105440:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_63_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105440 | assign zext_ln1085_63_fu_7680_p1 = p_ZL7threshs_63_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105442:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_64_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105442 | assign zext_ln1085_64_fu_7700_p1 = p_ZL7threshs_64_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105444:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_65_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105444 | assign zext_ln1085_65_fu_7720_p1 = p_ZL7threshs_65_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105446:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_66_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105446 | assign zext_ln1085_66_fu_7740_p1 = p_ZL7threshs_66_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105448:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_67_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105448 | assign zext_ln1085_67_fu_7760_p1 = p_ZL7threshs_67_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105450:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_68_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105450 | assign zext_ln1085_68_fu_7780_p1 = p_ZL7threshs_68_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105452:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_69_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105452 | assign zext_ln1085_69_fu_7800_p1 = p_ZL7threshs_69_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105454:33: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 12 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105454 | assign zext_ln1085_6_fu_6436_p1 = $unsigned(sext_ln1085_2_fu_6432_p1);
[2024-02-29 20:34:44,324]        |                                 ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105456:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_70_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105456 | assign zext_ln1085_70_fu_7820_p1 = p_ZL7threshs_70_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105458:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_71_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105458 | assign zext_ln1085_71_fu_7840_p1 = p_ZL7threshs_71_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105460:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_72_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105460 | assign zext_ln1085_72_fu_7860_p1 = p_ZL7threshs_72_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105462:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_73_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105462 | assign zext_ln1085_73_fu_7880_p1 = p_ZL7threshs_73_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105464:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_74_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105464 | assign zext_ln1085_74_fu_7900_p1 = p_ZL7threshs_74_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105466:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_75_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105466 | assign zext_ln1085_75_fu_7920_p1 = p_ZL7threshs_75_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105468:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_76_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105468 | assign zext_ln1085_76_fu_7940_p1 = p_ZL7threshs_76_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105470:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_77_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105470 | assign zext_ln1085_77_fu_7960_p1 = p_ZL7threshs_77_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105472:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_78_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105472 | assign zext_ln1085_78_fu_7980_p1 = p_ZL7threshs_78_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105474:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_79_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105474 | assign zext_ln1085_79_fu_8000_p1 = p_ZL7threshs_79_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105476:33: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_7_q0' generates 13 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105476 | assign zext_ln1085_7_fu_6456_p1 = p_ZL7threshs_7_q0;
[2024-02-29 20:34:44,324]        |                                 ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105478:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_80_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105478 | assign zext_ln1085_80_fu_8020_p1 = p_ZL7threshs_80_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105480:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_81_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105480 | assign zext_ln1085_81_fu_8040_p1 = p_ZL7threshs_81_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105482:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_82_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105482 | assign zext_ln1085_82_fu_8060_p1 = p_ZL7threshs_82_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105484:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_83_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105484 | assign zext_ln1085_83_fu_8080_p1 = p_ZL7threshs_83_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105486:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_84_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105486 | assign zext_ln1085_84_fu_8100_p1 = p_ZL7threshs_84_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105488:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_85_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105488 | assign zext_ln1085_85_fu_8120_p1 = p_ZL7threshs_85_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105490:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_86_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105490 | assign zext_ln1085_86_fu_8140_p1 = p_ZL7threshs_86_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105492:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_87_q0' generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,324] 105492 | assign zext_ln1085_87_fu_8160_p1 = p_ZL7threshs_87_q0;
[2024-02-29 20:34:44,324]        |                                  ^
[2024-02-29 20:34:44,324] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105494:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,324]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105494 | assign zext_ln1085_88_fu_8184_p1 = $unsigned(sext_ln1085_29_fu_8180_p1);
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105496:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105496 | assign zext_ln1085_89_fu_8208_p1 = $unsigned(sext_ln1085_30_fu_8204_p1);
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105498:33: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_8_q0' generates 13 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105498 | assign zext_ln1085_8_fu_6476_p1 = p_ZL7threshs_8_q0;
[2024-02-29 20:34:44,325]        |                                 ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105500:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105500 | assign zext_ln1085_90_fu_8232_p1 = $unsigned(sext_ln1085_31_fu_8228_p1);
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105502:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105502 | assign zext_ln1085_91_fu_8256_p1 = $unsigned(sext_ln1085_32_fu_8252_p1);
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105504:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105504 | assign zext_ln1085_92_fu_8280_p1 = $unsigned(sext_ln1085_33_fu_8276_p1);
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105506:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105506 | assign zext_ln1085_93_fu_8304_p1 = $unsigned(sext_ln1085_34_fu_8300_p1);
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105508:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105508 | assign zext_ln1085_94_fu_8328_p1 = $unsigned(sext_ln1085_35_fu_8324_p1);
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105510:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105510 | assign zext_ln1085_95_fu_8352_p1 = $unsigned(sext_ln1085_36_fu_8348_p1);
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105512:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105512 | assign zext_ln1085_96_fu_8376_p1 = $unsigned(sext_ln1085_37_fu_8372_p1);
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105514:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105514 | assign zext_ln1085_97_fu_8400_p1 = $unsigned(sext_ln1085_38_fu_8396_p1);
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105516:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105516 | assign zext_ln1085_98_fu_8424_p1 = $unsigned(sext_ln1085_39_fu_8420_p1);
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105518:34: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105518 | assign zext_ln1085_99_fu_8448_p1 = $unsigned(sext_ln1085_40_fu_8444_p1);
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105520:33: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_9_q0' generates 13 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105520 | assign zext_ln1085_9_fu_6496_p1 = p_ZL7threshs_9_q0;
[2024-02-29 20:34:44,325]        |                                 ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105522:31: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_q0' generates 9 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105522 | assign zext_ln1085_fu_6304_p1 = p_ZL7threshs_0_q0;
[2024-02-29 20:34:44,325]        |                               ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105524:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_1_fu_6314_p2' generates 1 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105524 | assign zext_ln215_fu_6320_p1 = result_V_1_fu_6314_p2;
[2024-02-29 20:34:44,325]        |                              ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105526:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_100_fu_8506_p2' generates 1 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105526 | assign zext_ln218_100_fu_8512_p1 = xor_ln1085_100_fu_8506_p2;
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105528:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_101_fu_8530_p2' generates 1 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105528 | assign zext_ln218_101_fu_8536_p1 = xor_ln1085_101_fu_8530_p2;
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105530:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_102_fu_8554_p2' generates 1 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105530 | assign zext_ln218_102_fu_8560_p1 = xor_ln1085_102_fu_8554_p2;
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105532:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_103_fu_8578_p2' generates 1 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105532 | assign zext_ln218_103_fu_8584_p1 = xor_ln1085_103_fu_8578_p2;
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105534:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_104_fu_8602_p2' generates 1 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105534 | assign zext_ln218_104_fu_8608_p1 = xor_ln1085_104_fu_8602_p2;
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105536:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_105_fu_8626_p2' generates 1 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105536 | assign zext_ln218_105_fu_8632_p1 = xor_ln1085_105_fu_8626_p2;
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105538:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_106_fu_8650_p2' generates 1 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105538 | assign zext_ln218_106_fu_8656_p1 = xor_ln1085_106_fu_8650_p2;
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105540:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_107_fu_8674_p2' generates 1 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105540 | assign zext_ln218_107_fu_8680_p1 = xor_ln1085_107_fu_8674_p2;
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105542:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_108_fu_8698_p2' generates 1 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105542 | assign zext_ln218_108_fu_8704_p1 = xor_ln1085_108_fu_8698_p2;
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105544:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_109_fu_8722_p2' generates 1 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105544 | assign zext_ln218_109_fu_8728_p1 = xor_ln1085_109_fu_8722_p2;
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105546:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_10_fu_6550_p2' generates 1 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105546 | assign zext_ln218_10_fu_6556_p1 = xor_ln1085_10_fu_6550_p2;
[2024-02-29 20:34:44,325]        |                                 ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105548:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_110_fu_8746_p2' generates 1 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105548 | assign zext_ln218_110_fu_8752_p1 = xor_ln1085_110_fu_8746_p2;
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105550:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_111_fu_8770_p2' generates 1 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105550 | assign zext_ln218_111_fu_8776_p1 = xor_ln1085_111_fu_8770_p2;
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105552:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_112_fu_8794_p2' generates 1 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105552 | assign zext_ln218_112_fu_8800_p1 = xor_ln1085_112_fu_8794_p2;
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105554:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_113_fu_8818_p2' generates 1 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105554 | assign zext_ln218_113_fu_8824_p1 = xor_ln1085_113_fu_8818_p2;
[2024-02-29 20:34:44,325]        |                                  ^
[2024-02-29 20:34:44,325] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105556:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_114_fu_8842_p2' generates 1 bits.
[2024-02-29 20:34:44,325]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,325] 105556 | assign zext_ln218_114_fu_8848_p1 = xor_ln1085_114_fu_8842_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105558:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_115_fu_8866_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105558 | assign zext_ln218_115_fu_8872_p1 = xor_ln1085_115_fu_8866_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105560:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_116_fu_8886_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105560 | assign zext_ln218_116_fu_8892_p1 = xor_ln1085_116_fu_8886_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105562:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_117_fu_8906_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105562 | assign zext_ln218_117_fu_8912_p1 = xor_ln1085_117_fu_8906_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105564:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_118_fu_8926_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105564 | assign zext_ln218_118_fu_8932_p1 = xor_ln1085_118_fu_8926_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105566:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_119_fu_8946_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105566 | assign zext_ln218_119_fu_8952_p1 = xor_ln1085_119_fu_8946_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105568:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_11_fu_6574_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105568 | assign zext_ln218_11_fu_6580_p1 = xor_ln1085_11_fu_6574_p2;
[2024-02-29 20:34:44,326]        |                                 ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105570:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_120_fu_8966_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105570 | assign zext_ln218_120_fu_8972_p1 = xor_ln1085_120_fu_8966_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105572:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_121_fu_8986_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105572 | assign zext_ln218_121_fu_8992_p1 = xor_ln1085_121_fu_8986_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105574:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_122_fu_9006_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105574 | assign zext_ln218_122_fu_9012_p1 = xor_ln1085_122_fu_9006_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105576:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_123_fu_9026_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105576 | assign zext_ln218_123_fu_9032_p1 = xor_ln1085_123_fu_9026_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105578:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_124_fu_9046_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105578 | assign zext_ln218_124_fu_9052_p1 = xor_ln1085_124_fu_9046_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105580:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_125_fu_9066_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105580 | assign zext_ln218_125_fu_9072_p1 = xor_ln1085_125_fu_9066_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105582:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_126_fu_9086_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105582 | assign zext_ln218_126_fu_9092_p1 = xor_ln1085_126_fu_9086_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105584:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_127_fu_9106_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105584 | assign zext_ln218_127_fu_9112_p1 = xor_ln1085_127_fu_9106_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105586:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_128_fu_9126_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105586 | assign zext_ln218_128_fu_9132_p1 = xor_ln1085_128_fu_9126_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105588:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_129_fu_9146_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105588 | assign zext_ln218_129_fu_9152_p1 = xor_ln1085_129_fu_9146_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105590:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_12_fu_6598_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105590 | assign zext_ln218_12_fu_6604_p1 = xor_ln1085_12_fu_6598_p2;
[2024-02-29 20:34:44,326]        |                                 ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105592:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_130_fu_9166_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105592 | assign zext_ln218_130_fu_9172_p1 = xor_ln1085_130_fu_9166_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105594:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_131_fu_9186_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105594 | assign zext_ln218_131_fu_9192_p1 = xor_ln1085_131_fu_9186_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105596:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_132_fu_9206_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105596 | assign zext_ln218_132_fu_9212_p1 = xor_ln1085_132_fu_9206_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105598:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_133_fu_9226_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105598 | assign zext_ln218_133_fu_9232_p1 = xor_ln1085_133_fu_9226_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105600:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_134_fu_9246_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105600 | assign zext_ln218_134_fu_9252_p1 = xor_ln1085_134_fu_9246_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105602:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_135_fu_9266_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105602 | assign zext_ln218_135_fu_9272_p1 = xor_ln1085_135_fu_9266_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105604:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_136_fu_9286_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105604 | assign zext_ln218_136_fu_9292_p1 = xor_ln1085_136_fu_9286_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105606:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_137_fu_9306_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105606 | assign zext_ln218_137_fu_9312_p1 = xor_ln1085_137_fu_9306_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105608:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_138_fu_9326_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105608 | assign zext_ln218_138_fu_9332_p1 = xor_ln1085_138_fu_9326_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105610:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_139_fu_9346_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105610 | assign zext_ln218_139_fu_9352_p1 = xor_ln1085_139_fu_9346_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105612:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_13_fu_6622_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105612 | assign zext_ln218_13_fu_6628_p1 = xor_ln1085_13_fu_6622_p2;
[2024-02-29 20:34:44,326]        |                                 ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105614:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_140_fu_9366_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105614 | assign zext_ln218_140_fu_9372_p1 = xor_ln1085_140_fu_9366_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105616:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_141_fu_9386_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105616 | assign zext_ln218_141_fu_9392_p1 = xor_ln1085_141_fu_9386_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,326] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105618:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_142_fu_9406_p2' generates 1 bits.
[2024-02-29 20:34:44,326]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,326] 105618 | assign zext_ln218_142_fu_9412_p1 = xor_ln1085_142_fu_9406_p2;
[2024-02-29 20:34:44,326]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105620:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_143_fu_9426_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105620 | assign zext_ln218_143_fu_9432_p1 = xor_ln1085_143_fu_9426_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105622:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_144_fu_9446_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105622 | assign zext_ln218_144_fu_9452_p1 = xor_ln1085_144_fu_9446_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105624:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_145_fu_9466_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105624 | assign zext_ln218_145_fu_9472_p1 = xor_ln1085_145_fu_9466_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105626:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_146_fu_9486_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105626 | assign zext_ln218_146_fu_9492_p1 = xor_ln1085_146_fu_9486_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105628:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_147_fu_9506_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105628 | assign zext_ln218_147_fu_9512_p1 = xor_ln1085_147_fu_9506_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105630:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_148_fu_9526_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105630 | assign zext_ln218_148_fu_9532_p1 = xor_ln1085_148_fu_9526_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105632:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_149_fu_9546_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105632 | assign zext_ln218_149_fu_9552_p1 = xor_ln1085_149_fu_9546_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105634:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_14_fu_6642_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105634 | assign zext_ln218_14_fu_6648_p1 = xor_ln1085_14_fu_6642_p2;
[2024-02-29 20:34:44,327]        |                                 ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105636:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_150_fu_9566_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105636 | assign zext_ln218_150_fu_9572_p1 = xor_ln1085_150_fu_9566_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105638:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_151_fu_9586_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105638 | assign zext_ln218_151_fu_9592_p1 = xor_ln1085_151_fu_9586_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105640:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_152_fu_9606_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105640 | assign zext_ln218_152_fu_9612_p1 = xor_ln1085_152_fu_9606_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105642:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_153_fu_9626_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105642 | assign zext_ln218_153_fu_9632_p1 = xor_ln1085_153_fu_9626_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105644:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_154_fu_9646_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105644 | assign zext_ln218_154_fu_9652_p1 = xor_ln1085_154_fu_9646_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105646:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_155_fu_9666_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105646 | assign zext_ln218_155_fu_9672_p1 = xor_ln1085_155_fu_9666_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105648:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_156_fu_9686_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105648 | assign zext_ln218_156_fu_9692_p1 = xor_ln1085_156_fu_9686_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105650:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_157_fu_9706_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105650 | assign zext_ln218_157_fu_9712_p1 = xor_ln1085_157_fu_9706_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105652:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_158_fu_9726_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105652 | assign zext_ln218_158_fu_9732_p1 = xor_ln1085_158_fu_9726_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105654:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_159_fu_9746_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105654 | assign zext_ln218_159_fu_9752_p1 = xor_ln1085_159_fu_9746_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105656:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_15_fu_6662_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105656 | assign zext_ln218_15_fu_6668_p1 = xor_ln1085_15_fu_6662_p2;
[2024-02-29 20:34:44,327]        |                                 ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105658:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_160_fu_9766_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105658 | assign zext_ln218_160_fu_9772_p1 = xor_ln1085_160_fu_9766_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105660:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_161_fu_9786_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105660 | assign zext_ln218_161_fu_9792_p1 = xor_ln1085_161_fu_9786_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105662:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_162_fu_9806_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105662 | assign zext_ln218_162_fu_9812_p1 = xor_ln1085_162_fu_9806_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105664:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_163_fu_9826_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105664 | assign zext_ln218_163_fu_9832_p1 = xor_ln1085_163_fu_9826_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105666:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_164_fu_9846_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105666 | assign zext_ln218_164_fu_9852_p1 = xor_ln1085_164_fu_9846_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,327] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105668:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_165_fu_9866_p2' generates 1 bits.
[2024-02-29 20:34:44,327]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,327] 105668 | assign zext_ln218_165_fu_9872_p1 = xor_ln1085_165_fu_9866_p2;
[2024-02-29 20:34:44,327]        |                                  ^
[2024-02-29 20:34:44,329] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105670:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_166_fu_9886_p2' generates 1 bits.
[2024-02-29 20:34:44,329]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,329] 105670 | assign zext_ln218_166_fu_9892_p1 = xor_ln1085_166_fu_9886_p2;
[2024-02-29 20:34:44,329]        |                                  ^
[2024-02-29 20:34:44,329] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105672:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_167_fu_9906_p2' generates 1 bits.
[2024-02-29 20:34:44,329]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,329] 105672 | assign zext_ln218_167_fu_9912_p1 = xor_ln1085_167_fu_9906_p2;
[2024-02-29 20:34:44,329]        |                                  ^
[2024-02-29 20:34:44,329] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105674:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_168_fu_9926_p2' generates 1 bits.
[2024-02-29 20:34:44,329]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,329] 105674 | assign zext_ln218_168_fu_9932_p1 = xor_ln1085_168_fu_9926_p2;
[2024-02-29 20:34:44,329]        |                                  ^
[2024-02-29 20:34:44,329] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105676:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_169_fu_9946_p2' generates 1 bits.
[2024-02-29 20:34:44,329]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,329] 105676 | assign zext_ln218_169_fu_9952_p1 = xor_ln1085_169_fu_9946_p2;
[2024-02-29 20:34:44,329]        |                                  ^
[2024-02-29 20:34:44,329] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105678:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_16_fu_6682_p2' generates 1 bits.
[2024-02-29 20:34:44,329]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,329] 105678 | assign zext_ln218_16_fu_6688_p1 = xor_ln1085_16_fu_6682_p2;
[2024-02-29 20:34:44,329]        |                                 ^
[2024-02-29 20:34:44,329] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105680:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_170_fu_9966_p2' generates 1 bits.
[2024-02-29 20:34:44,329]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,329] 105680 | assign zext_ln218_170_fu_9972_p1 = xor_ln1085_170_fu_9966_p2;
[2024-02-29 20:34:44,329]        |                                  ^
[2024-02-29 20:34:44,329] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105682:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_171_fu_9986_p2' generates 1 bits.
[2024-02-29 20:34:44,329]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,329] 105682 | assign zext_ln218_171_fu_9992_p1 = xor_ln1085_171_fu_9986_p2;
[2024-02-29 20:34:44,329]        |                                  ^
[2024-02-29 20:34:44,329] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105684:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_172_fu_10006_p2' generates 1 bits.
[2024-02-29 20:34:44,329]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,329] 105684 | assign zext_ln218_172_fu_10012_p1 = xor_ln1085_172_fu_10006_p2;
[2024-02-29 20:34:44,329]        |                                   ^
[2024-02-29 20:34:44,329] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105686:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_173_fu_10026_p2' generates 1 bits.
[2024-02-29 20:34:44,329]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,329] 105686 | assign zext_ln218_173_fu_10032_p1 = xor_ln1085_173_fu_10026_p2;
[2024-02-29 20:34:44,329]        |                                   ^
[2024-02-29 20:34:44,329] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105688:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_174_fu_10046_p2' generates 1 bits.
[2024-02-29 20:34:44,329]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,329] 105688 | assign zext_ln218_174_fu_10052_p1 = xor_ln1085_174_fu_10046_p2;
[2024-02-29 20:34:44,329]        |                                   ^
[2024-02-29 20:34:44,329] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105690:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_175_fu_10070_p2' generates 1 bits.
[2024-02-29 20:34:44,329]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,329] 105690 | assign zext_ln218_175_fu_10076_p1 = xor_ln1085_175_fu_10070_p2;
[2024-02-29 20:34:44,329]        |                                   ^
[2024-02-29 20:34:44,329] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105692:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_176_fu_10094_p2' generates 1 bits.
[2024-02-29 20:34:44,329]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,329] 105692 | assign zext_ln218_176_fu_10100_p1 = xor_ln1085_176_fu_10094_p2;
[2024-02-29 20:34:44,329]        |                                   ^
[2024-02-29 20:34:44,329] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105694:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_177_fu_10118_p2' generates 1 bits.
[2024-02-29 20:34:44,329]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,329] 105694 | assign zext_ln218_177_fu_10124_p1 = xor_ln1085_177_fu_10118_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105696:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_178_fu_10142_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105696 | assign zext_ln218_178_fu_10148_p1 = xor_ln1085_178_fu_10142_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105698:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_179_fu_10166_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105698 | assign zext_ln218_179_fu_10172_p1 = xor_ln1085_179_fu_10166_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105700:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_17_fu_6702_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105700 | assign zext_ln218_17_fu_6708_p1 = xor_ln1085_17_fu_6702_p2;
[2024-02-29 20:34:44,330]        |                                 ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105702:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_180_fu_10190_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105702 | assign zext_ln218_180_fu_10196_p1 = xor_ln1085_180_fu_10190_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105704:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_181_fu_10214_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105704 | assign zext_ln218_181_fu_10220_p1 = xor_ln1085_181_fu_10214_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105706:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_182_fu_10238_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105706 | assign zext_ln218_182_fu_10244_p1 = xor_ln1085_182_fu_10238_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105708:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_183_fu_10262_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105708 | assign zext_ln218_183_fu_10268_p1 = xor_ln1085_183_fu_10262_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105710:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_184_fu_10286_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105710 | assign zext_ln218_184_fu_10292_p1 = xor_ln1085_184_fu_10286_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105712:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_185_fu_10310_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105712 | assign zext_ln218_185_fu_10316_p1 = xor_ln1085_185_fu_10310_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105714:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_186_fu_10334_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105714 | assign zext_ln218_186_fu_10340_p1 = xor_ln1085_186_fu_10334_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105716:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_187_fu_10358_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105716 | assign zext_ln218_187_fu_10364_p1 = xor_ln1085_187_fu_10358_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105718:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_188_fu_10382_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105718 | assign zext_ln218_188_fu_10388_p1 = xor_ln1085_188_fu_10382_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105720:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_189_fu_10406_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105720 | assign zext_ln218_189_fu_10412_p1 = xor_ln1085_189_fu_10406_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105722:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_18_fu_6722_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105722 | assign zext_ln218_18_fu_6728_p1 = xor_ln1085_18_fu_6722_p2;
[2024-02-29 20:34:44,330]        |                                 ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105724:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_190_fu_10430_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105724 | assign zext_ln218_190_fu_10436_p1 = xor_ln1085_190_fu_10430_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105726:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_191_fu_10454_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105726 | assign zext_ln218_191_fu_10460_p1 = xor_ln1085_191_fu_10454_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105728:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_192_fu_10478_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105728 | assign zext_ln218_192_fu_10484_p1 = xor_ln1085_192_fu_10478_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105730:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_193_fu_10502_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105730 | assign zext_ln218_193_fu_10508_p1 = xor_ln1085_193_fu_10502_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105732:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_194_fu_10526_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105732 | assign zext_ln218_194_fu_10532_p1 = xor_ln1085_194_fu_10526_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105734:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_195_fu_10550_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105734 | assign zext_ln218_195_fu_10556_p1 = xor_ln1085_195_fu_10550_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105736:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_196_fu_10574_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105736 | assign zext_ln218_196_fu_10580_p1 = xor_ln1085_196_fu_10574_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105738:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_197_fu_10598_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105738 | assign zext_ln218_197_fu_10604_p1 = xor_ln1085_197_fu_10598_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105740:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_198_fu_10622_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105740 | assign zext_ln218_198_fu_10628_p1 = xor_ln1085_198_fu_10622_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105742:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_199_fu_10646_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105742 | assign zext_ln218_199_fu_10652_p1 = xor_ln1085_199_fu_10646_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105744:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_19_fu_6742_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105744 | assign zext_ln218_19_fu_6748_p1 = xor_ln1085_19_fu_6742_p2;
[2024-02-29 20:34:44,330]        |                                 ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105746:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_1_fu_6358_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105746 | assign zext_ln218_1_fu_6364_p1 = xor_ln1085_1_fu_6358_p2;
[2024-02-29 20:34:44,330]        |                                ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105748:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_200_fu_10670_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105748 | assign zext_ln218_200_fu_10676_p1 = xor_ln1085_200_fu_10670_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105750:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_201_fu_10694_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105750 | assign zext_ln218_201_fu_10700_p1 = xor_ln1085_201_fu_10694_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105752:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_202_fu_10718_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105752 | assign zext_ln218_202_fu_10724_p1 = xor_ln1085_202_fu_10718_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105754:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_203_fu_10742_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105754 | assign zext_ln218_203_fu_10748_p1 = xor_ln1085_203_fu_10742_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105756:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_204_fu_10766_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,330] 105756 | assign zext_ln218_204_fu_10772_p1 = xor_ln1085_204_fu_10766_p2;
[2024-02-29 20:34:44,330]        |                                   ^
[2024-02-29 20:34:44,330] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105758:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_205_fu_10790_p2' generates 1 bits.
[2024-02-29 20:34:44,330]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105758 | assign zext_ln218_205_fu_10796_p1 = xor_ln1085_205_fu_10790_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105760:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_206_fu_10814_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105760 | assign zext_ln218_206_fu_10820_p1 = xor_ln1085_206_fu_10814_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105762:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_207_fu_10838_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105762 | assign zext_ln218_207_fu_10844_p1 = xor_ln1085_207_fu_10838_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105764:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_208_fu_10862_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105764 | assign zext_ln218_208_fu_10868_p1 = xor_ln1085_208_fu_10862_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105766:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_209_fu_10886_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105766 | assign zext_ln218_209_fu_10892_p1 = xor_ln1085_209_fu_10886_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105768:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_20_fu_6762_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105768 | assign zext_ln218_20_fu_6768_p1 = xor_ln1085_20_fu_6762_p2;
[2024-02-29 20:34:44,331]        |                                 ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105770:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_210_fu_10910_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105770 | assign zext_ln218_210_fu_10916_p1 = xor_ln1085_210_fu_10910_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105772:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_211_fu_10934_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105772 | assign zext_ln218_211_fu_10940_p1 = xor_ln1085_211_fu_10934_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105774:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_212_fu_10958_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105774 | assign zext_ln218_212_fu_10964_p1 = xor_ln1085_212_fu_10958_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105776:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_213_fu_10982_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105776 | assign zext_ln218_213_fu_10988_p1 = xor_ln1085_213_fu_10982_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105778:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_214_fu_11006_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105778 | assign zext_ln218_214_fu_11012_p1 = xor_ln1085_214_fu_11006_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105780:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_215_fu_11030_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105780 | assign zext_ln218_215_fu_11036_p1 = xor_ln1085_215_fu_11030_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105782:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_216_fu_11054_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105782 | assign zext_ln218_216_fu_11060_p1 = xor_ln1085_216_fu_11054_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105784:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_217_fu_11078_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105784 | assign zext_ln218_217_fu_11084_p1 = xor_ln1085_217_fu_11078_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105786:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_218_fu_11102_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105786 | assign zext_ln218_218_fu_11108_p1 = xor_ln1085_218_fu_11102_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105788:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_219_fu_11126_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105788 | assign zext_ln218_219_fu_11132_p1 = xor_ln1085_219_fu_11126_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105790:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_21_fu_6786_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105790 | assign zext_ln218_21_fu_6792_p1 = xor_ln1085_21_fu_6786_p2;
[2024-02-29 20:34:44,331]        |                                 ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105792:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_220_fu_11150_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105792 | assign zext_ln218_220_fu_11156_p1 = xor_ln1085_220_fu_11150_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105794:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_221_fu_11174_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105794 | assign zext_ln218_221_fu_11180_p1 = xor_ln1085_221_fu_11174_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105796:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_222_fu_11198_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105796 | assign zext_ln218_222_fu_11204_p1 = xor_ln1085_222_fu_11198_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105798:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_223_fu_11222_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105798 | assign zext_ln218_223_fu_11228_p1 = xor_ln1085_223_fu_11222_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105800:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_224_fu_11246_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105800 | assign zext_ln218_224_fu_11252_p1 = xor_ln1085_224_fu_11246_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105802:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_225_fu_11270_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105802 | assign zext_ln218_225_fu_11276_p1 = xor_ln1085_225_fu_11270_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105804:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_226_fu_11294_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105804 | assign zext_ln218_226_fu_11300_p1 = xor_ln1085_226_fu_11294_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105806:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_227_fu_11318_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105806 | assign zext_ln218_227_fu_11324_p1 = xor_ln1085_227_fu_11318_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105808:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_228_fu_11342_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105808 | assign zext_ln218_228_fu_11348_p1 = xor_ln1085_228_fu_11342_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105810:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_229_fu_11366_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105810 | assign zext_ln218_229_fu_11372_p1 = xor_ln1085_229_fu_11366_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105812:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_22_fu_6810_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105812 | assign zext_ln218_22_fu_6816_p1 = xor_ln1085_22_fu_6810_p2;
[2024-02-29 20:34:44,331]        |                                 ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105814:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_230_fu_11390_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105814 | assign zext_ln218_230_fu_11396_p1 = xor_ln1085_230_fu_11390_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105816:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_231_fu_11414_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105816 | assign zext_ln218_231_fu_11420_p1 = xor_ln1085_231_fu_11414_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105818:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_232_fu_11438_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105818 | assign zext_ln218_232_fu_11444_p1 = xor_ln1085_232_fu_11438_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105820:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_233_fu_11462_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105820 | assign zext_ln218_233_fu_11468_p1 = xor_ln1085_233_fu_11462_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,331] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105822:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_234_fu_11482_p2' generates 1 bits.
[2024-02-29 20:34:44,331]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,331] 105822 | assign zext_ln218_234_fu_11488_p1 = xor_ln1085_234_fu_11482_p2;
[2024-02-29 20:34:44,331]        |                                   ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105824:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_235_fu_11502_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105824 | assign zext_ln218_235_fu_11508_p1 = xor_ln1085_235_fu_11502_p2;
[2024-02-29 20:34:44,332]        |                                   ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105826:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_236_fu_11522_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105826 | assign zext_ln218_236_fu_11528_p1 = xor_ln1085_236_fu_11522_p2;
[2024-02-29 20:34:44,332]        |                                   ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105828:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_237_fu_11542_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105828 | assign zext_ln218_237_fu_11548_p1 = xor_ln1085_237_fu_11542_p2;
[2024-02-29 20:34:44,332]        |                                   ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105830:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_238_fu_11562_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105830 | assign zext_ln218_238_fu_11568_p1 = xor_ln1085_238_fu_11562_p2;
[2024-02-29 20:34:44,332]        |                                   ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105832:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_239_fu_11582_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105832 | assign zext_ln218_239_fu_11588_p1 = xor_ln1085_239_fu_11582_p2;
[2024-02-29 20:34:44,332]        |                                   ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105834:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_23_fu_6834_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105834 | assign zext_ln218_23_fu_6840_p1 = xor_ln1085_23_fu_6834_p2;
[2024-02-29 20:34:44,332]        |                                 ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105836:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_240_fu_11602_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105836 | assign zext_ln218_240_fu_11608_p1 = xor_ln1085_240_fu_11602_p2;
[2024-02-29 20:34:44,332]        |                                   ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105838:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_241_fu_11622_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105838 | assign zext_ln218_241_fu_11628_p1 = xor_ln1085_241_fu_11622_p2;
[2024-02-29 20:34:44,332]        |                                   ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105840:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_242_fu_11642_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105840 | assign zext_ln218_242_fu_11648_p1 = xor_ln1085_242_fu_11642_p2;
[2024-02-29 20:34:44,332]        |                                   ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105842:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_243_fu_11662_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105842 | assign zext_ln218_243_fu_11668_p1 = xor_ln1085_243_fu_11662_p2;
[2024-02-29 20:34:44,332]        |                                   ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105844:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_244_fu_11682_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105844 | assign zext_ln218_244_fu_11688_p1 = xor_ln1085_244_fu_11682_p2;
[2024-02-29 20:34:44,332]        |                                   ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105846:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_245_fu_11702_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105846 | assign zext_ln218_245_fu_11708_p1 = xor_ln1085_245_fu_11702_p2;
[2024-02-29 20:34:44,332]        |                                   ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105848:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_246_fu_11722_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105848 | assign zext_ln218_246_fu_11728_p1 = xor_ln1085_246_fu_11722_p2;
[2024-02-29 20:34:44,332]        |                                   ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105850:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_247_fu_11742_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105850 | assign zext_ln218_247_fu_11748_p1 = xor_ln1085_247_fu_11742_p2;
[2024-02-29 20:34:44,332]        |                                   ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105852:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_248_fu_11762_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105852 | assign zext_ln218_248_fu_11768_p1 = xor_ln1085_248_fu_11762_p2;
[2024-02-29 20:34:44,332]        |                                   ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105854:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_249_fu_11782_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105854 | assign zext_ln218_249_fu_11788_p1 = xor_ln1085_249_fu_11782_p2;
[2024-02-29 20:34:44,332]        |                                   ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105856:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_24_fu_6858_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105856 | assign zext_ln218_24_fu_6864_p1 = xor_ln1085_24_fu_6858_p2;
[2024-02-29 20:34:44,332]        |                                 ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105858:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_250_fu_11802_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105858 | assign zext_ln218_250_fu_11808_p1 = xor_ln1085_250_fu_11802_p2;
[2024-02-29 20:34:44,332]        |                                   ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105860:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_251_fu_11822_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105860 | assign zext_ln218_251_fu_11828_p1 = xor_ln1085_251_fu_11822_p2;
[2024-02-29 20:34:44,332]        |                                   ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105862:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_252_fu_11842_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105862 | assign zext_ln218_252_fu_11848_p1 = xor_ln1085_252_fu_11842_p2;
[2024-02-29 20:34:44,332]        |                                   ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105864:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_25_fu_6882_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105864 | assign zext_ln218_25_fu_6888_p1 = xor_ln1085_25_fu_6882_p2;
[2024-02-29 20:34:44,332]        |                                 ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105866:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_26_fu_6906_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105866 | assign zext_ln218_26_fu_6912_p1 = xor_ln1085_26_fu_6906_p2;
[2024-02-29 20:34:44,332]        |                                 ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105868:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_27_fu_6930_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105868 | assign zext_ln218_27_fu_6936_p1 = xor_ln1085_27_fu_6930_p2;
[2024-02-29 20:34:44,332]        |                                 ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105870:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_28_fu_6950_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105870 | assign zext_ln218_28_fu_6956_p1 = xor_ln1085_28_fu_6950_p2;
[2024-02-29 20:34:44,332]        |                                 ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105872:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_29_fu_6970_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105872 | assign zext_ln218_29_fu_6976_p1 = xor_ln1085_29_fu_6970_p2;
[2024-02-29 20:34:44,332]        |                                 ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105874:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_2_fu_6382_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105874 | assign zext_ln218_2_fu_6388_p1 = xor_ln1085_2_fu_6382_p2;
[2024-02-29 20:34:44,332]        |                                ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105876:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_30_fu_6990_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105876 | assign zext_ln218_30_fu_6996_p1 = xor_ln1085_30_fu_6990_p2;
[2024-02-29 20:34:44,332]        |                                 ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105878:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_31_fu_7010_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105878 | assign zext_ln218_31_fu_7016_p1 = xor_ln1085_31_fu_7010_p2;
[2024-02-29 20:34:44,332]        |                                 ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105880:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_32_fu_7030_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105880 | assign zext_ln218_32_fu_7036_p1 = xor_ln1085_32_fu_7030_p2;
[2024-02-29 20:34:44,332]        |                                 ^
[2024-02-29 20:34:44,332] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105882:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_33_fu_7050_p2' generates 1 bits.
[2024-02-29 20:34:44,332]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,332] 105882 | assign zext_ln218_33_fu_7056_p1 = xor_ln1085_33_fu_7050_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105884:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_34_fu_7070_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105884 | assign zext_ln218_34_fu_7076_p1 = xor_ln1085_34_fu_7070_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105886:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_35_fu_7090_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105886 | assign zext_ln218_35_fu_7096_p1 = xor_ln1085_35_fu_7090_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105888:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_36_fu_7110_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105888 | assign zext_ln218_36_fu_7116_p1 = xor_ln1085_36_fu_7110_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105890:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_37_fu_7130_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105890 | assign zext_ln218_37_fu_7136_p1 = xor_ln1085_37_fu_7130_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105892:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_38_fu_7150_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105892 | assign zext_ln218_38_fu_7156_p1 = xor_ln1085_38_fu_7150_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105894:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_39_fu_7170_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105894 | assign zext_ln218_39_fu_7176_p1 = xor_ln1085_39_fu_7170_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105896:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_3_fu_6402_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105896 | assign zext_ln218_3_fu_6408_p1 = xor_ln1085_3_fu_6402_p2;
[2024-02-29 20:34:44,333]        |                                ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105898:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_40_fu_7190_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105898 | assign zext_ln218_40_fu_7196_p1 = xor_ln1085_40_fu_7190_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105900:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_41_fu_7210_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105900 | assign zext_ln218_41_fu_7216_p1 = xor_ln1085_41_fu_7210_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105902:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_42_fu_7230_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105902 | assign zext_ln218_42_fu_7236_p1 = xor_ln1085_42_fu_7230_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105904:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_43_fu_7254_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105904 | assign zext_ln218_43_fu_7260_p1 = xor_ln1085_43_fu_7254_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105906:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_44_fu_7278_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105906 | assign zext_ln218_44_fu_7284_p1 = xor_ln1085_44_fu_7278_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105908:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_45_fu_7302_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105908 | assign zext_ln218_45_fu_7308_p1 = xor_ln1085_45_fu_7302_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105910:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_46_fu_7326_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105910 | assign zext_ln218_46_fu_7332_p1 = xor_ln1085_46_fu_7326_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105912:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_47_fu_7350_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105912 | assign zext_ln218_47_fu_7356_p1 = xor_ln1085_47_fu_7350_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105914:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_48_fu_7374_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105914 | assign zext_ln218_48_fu_7380_p1 = xor_ln1085_48_fu_7374_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105916:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_49_fu_7398_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105916 | assign zext_ln218_49_fu_7404_p1 = xor_ln1085_49_fu_7398_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105918:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_4_fu_6422_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105918 | assign zext_ln218_4_fu_6428_p1 = xor_ln1085_4_fu_6422_p2;
[2024-02-29 20:34:44,333]        |                                ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105920:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_50_fu_7422_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105920 | assign zext_ln218_50_fu_7428_p1 = xor_ln1085_50_fu_7422_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105922:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_51_fu_7446_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105922 | assign zext_ln218_51_fu_7452_p1 = xor_ln1085_51_fu_7446_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105924:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_52_fu_7470_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105924 | assign zext_ln218_52_fu_7476_p1 = xor_ln1085_52_fu_7470_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105926:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_53_fu_7494_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105926 | assign zext_ln218_53_fu_7500_p1 = xor_ln1085_53_fu_7494_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105928:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_54_fu_7518_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105928 | assign zext_ln218_54_fu_7524_p1 = xor_ln1085_54_fu_7518_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105930:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_55_fu_7542_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105930 | assign zext_ln218_55_fu_7548_p1 = xor_ln1085_55_fu_7542_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105932:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_56_fu_7566_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105932 | assign zext_ln218_56_fu_7572_p1 = xor_ln1085_56_fu_7566_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105934:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_57_fu_7590_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105934 | assign zext_ln218_57_fu_7596_p1 = xor_ln1085_57_fu_7590_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105936:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_58_fu_7610_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105936 | assign zext_ln218_58_fu_7616_p1 = xor_ln1085_58_fu_7610_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105938:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_59_fu_7630_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105938 | assign zext_ln218_59_fu_7636_p1 = xor_ln1085_59_fu_7630_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105940:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_5_fu_6446_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105940 | assign zext_ln218_5_fu_6452_p1 = xor_ln1085_5_fu_6446_p2;
[2024-02-29 20:34:44,333]        |                                ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105942:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_60_fu_7650_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105942 | assign zext_ln218_60_fu_7656_p1 = xor_ln1085_60_fu_7650_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105944:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_61_fu_7670_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,333] 105944 | assign zext_ln218_61_fu_7676_p1 = xor_ln1085_61_fu_7670_p2;
[2024-02-29 20:34:44,333]        |                                 ^
[2024-02-29 20:34:44,333] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105946:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_62_fu_7690_p2' generates 1 bits.
[2024-02-29 20:34:44,333]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105946 | assign zext_ln218_62_fu_7696_p1 = xor_ln1085_62_fu_7690_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105948:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_63_fu_7710_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105948 | assign zext_ln218_63_fu_7716_p1 = xor_ln1085_63_fu_7710_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105950:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_64_fu_7730_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105950 | assign zext_ln218_64_fu_7736_p1 = xor_ln1085_64_fu_7730_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105952:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_65_fu_7750_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105952 | assign zext_ln218_65_fu_7756_p1 = xor_ln1085_65_fu_7750_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105954:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_66_fu_7770_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105954 | assign zext_ln218_66_fu_7776_p1 = xor_ln1085_66_fu_7770_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105956:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_67_fu_7790_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105956 | assign zext_ln218_67_fu_7796_p1 = xor_ln1085_67_fu_7790_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105958:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_68_fu_7810_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105958 | assign zext_ln218_68_fu_7816_p1 = xor_ln1085_68_fu_7810_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105960:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_69_fu_7830_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105960 | assign zext_ln218_69_fu_7836_p1 = xor_ln1085_69_fu_7830_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105962:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_6_fu_6466_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105962 | assign zext_ln218_6_fu_6472_p1 = xor_ln1085_6_fu_6466_p2;
[2024-02-29 20:34:44,334]        |                                ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105964:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_70_fu_7850_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105964 | assign zext_ln218_70_fu_7856_p1 = xor_ln1085_70_fu_7850_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105966:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_71_fu_7870_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105966 | assign zext_ln218_71_fu_7876_p1 = xor_ln1085_71_fu_7870_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105968:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_72_fu_7890_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105968 | assign zext_ln218_72_fu_7896_p1 = xor_ln1085_72_fu_7890_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105970:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_73_fu_7910_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105970 | assign zext_ln218_73_fu_7916_p1 = xor_ln1085_73_fu_7910_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105972:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_74_fu_7930_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105972 | assign zext_ln218_74_fu_7936_p1 = xor_ln1085_74_fu_7930_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105974:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_75_fu_7950_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105974 | assign zext_ln218_75_fu_7956_p1 = xor_ln1085_75_fu_7950_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105976:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_76_fu_7970_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105976 | assign zext_ln218_76_fu_7976_p1 = xor_ln1085_76_fu_7970_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105978:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_77_fu_7990_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105978 | assign zext_ln218_77_fu_7996_p1 = xor_ln1085_77_fu_7990_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105980:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_78_fu_8010_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105980 | assign zext_ln218_78_fu_8016_p1 = xor_ln1085_78_fu_8010_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105982:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_79_fu_8030_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105982 | assign zext_ln218_79_fu_8036_p1 = xor_ln1085_79_fu_8030_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105984:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_7_fu_6486_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105984 | assign zext_ln218_7_fu_6492_p1 = xor_ln1085_7_fu_6486_p2;
[2024-02-29 20:34:44,334]        |                                ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105986:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_80_fu_8050_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105986 | assign zext_ln218_80_fu_8056_p1 = xor_ln1085_80_fu_8050_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105988:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_81_fu_8070_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105988 | assign zext_ln218_81_fu_8076_p1 = xor_ln1085_81_fu_8070_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105990:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_82_fu_8090_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105990 | assign zext_ln218_82_fu_8096_p1 = xor_ln1085_82_fu_8090_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105992:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_83_fu_8110_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105992 | assign zext_ln218_83_fu_8116_p1 = xor_ln1085_83_fu_8110_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105994:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_84_fu_8130_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105994 | assign zext_ln218_84_fu_8136_p1 = xor_ln1085_84_fu_8130_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105996:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_85_fu_8150_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105996 | assign zext_ln218_85_fu_8156_p1 = xor_ln1085_85_fu_8150_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:105998:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_86_fu_8170_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 105998 | assign zext_ln218_86_fu_8176_p1 = xor_ln1085_86_fu_8170_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106000:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_87_fu_8194_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 106000 | assign zext_ln218_87_fu_8200_p1 = xor_ln1085_87_fu_8194_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106002:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_88_fu_8218_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 106002 | assign zext_ln218_88_fu_8224_p1 = xor_ln1085_88_fu_8218_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106004:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_89_fu_8242_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 106004 | assign zext_ln218_89_fu_8248_p1 = xor_ln1085_89_fu_8242_p2;
[2024-02-29 20:34:44,334]        |                                 ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106006:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_8_fu_6506_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 106006 | assign zext_ln218_8_fu_6512_p1 = xor_ln1085_8_fu_6506_p2;
[2024-02-29 20:34:44,334]        |                                ^
[2024-02-29 20:34:44,334] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106008:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_90_fu_8266_p2' generates 1 bits.
[2024-02-29 20:34:44,334]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,334] 106008 | assign zext_ln218_90_fu_8272_p1 = xor_ln1085_90_fu_8266_p2;
[2024-02-29 20:34:44,335]        |                                 ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106010:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_91_fu_8290_p2' generates 1 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106010 | assign zext_ln218_91_fu_8296_p1 = xor_ln1085_91_fu_8290_p2;
[2024-02-29 20:34:44,335]        |                                 ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106012:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_92_fu_8314_p2' generates 1 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106012 | assign zext_ln218_92_fu_8320_p1 = xor_ln1085_92_fu_8314_p2;
[2024-02-29 20:34:44,335]        |                                 ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106014:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_93_fu_8338_p2' generates 1 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106014 | assign zext_ln218_93_fu_8344_p1 = xor_ln1085_93_fu_8338_p2;
[2024-02-29 20:34:44,335]        |                                 ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106016:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_94_fu_8362_p2' generates 1 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106016 | assign zext_ln218_94_fu_8368_p1 = xor_ln1085_94_fu_8362_p2;
[2024-02-29 20:34:44,335]        |                                 ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106018:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_95_fu_8386_p2' generates 1 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106018 | assign zext_ln218_95_fu_8392_p1 = xor_ln1085_95_fu_8386_p2;
[2024-02-29 20:34:44,335]        |                                 ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106020:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_96_fu_8410_p2' generates 1 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106020 | assign zext_ln218_96_fu_8416_p1 = xor_ln1085_96_fu_8410_p2;
[2024-02-29 20:34:44,335]        |                                 ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106022:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_97_fu_8434_p2' generates 1 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106022 | assign zext_ln218_97_fu_8440_p1 = xor_ln1085_97_fu_8434_p2;
[2024-02-29 20:34:44,335]        |                                 ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106024:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_98_fu_8458_p2' generates 1 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106024 | assign zext_ln218_98_fu_8464_p1 = xor_ln1085_98_fu_8458_p2;
[2024-02-29 20:34:44,335]        |                                 ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106026:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_99_fu_8482_p2' generates 1 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106026 | assign zext_ln218_99_fu_8488_p1 = xor_ln1085_99_fu_8482_p2;
[2024-02-29 20:34:44,335]        |                                 ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106028:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_9_fu_6526_p2' generates 1 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106028 | assign zext_ln218_9_fu_6532_p1 = xor_ln1085_9_fu_6526_p2;
[2024-02-29 20:34:44,335]        |                                ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106030:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_fu_6338_p2' generates 1 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106030 | assign zext_ln218_fu_6344_p1 = xor_ln1085_fu_6338_p2;
[2024-02-29 20:34:44,335]        |                              ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106032:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_108_fu_12762_p2' generates 2 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106032 | assign zext_ln886_100_fu_12768_p1 = add_ln886_108_fu_12762_p2;
[2024-02-29 20:34:44,335]        |                                   ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106034:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_109_fu_12772_p2' generates 3 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106034 | assign zext_ln886_101_fu_12778_p1 = add_ln886_109_fu_12772_p2;
[2024-02-29 20:34:44,335]        |                                   ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106036:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_110_reg_16480' generates 4 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106036 | assign zext_ln886_102_fu_14099_p1 = add_ln886_110_reg_16480;
[2024-02-29 20:34:44,335]        |                                   ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106038:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_111_fu_14102_p2' generates 5 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106038 | assign zext_ln886_103_fu_14108_p1 = add_ln886_111_fu_14102_p2;
[2024-02-29 20:34:44,335]        |                                   ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106040:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_112_fu_12788_p2' generates 2 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106040 | assign zext_ln886_104_fu_12794_p1 = add_ln886_112_fu_12788_p2;
[2024-02-29 20:34:44,335]        |                                   ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106042:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_113_fu_12798_p2' generates 2 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106042 | assign zext_ln886_105_fu_12804_p1 = add_ln886_113_fu_12798_p2;
[2024-02-29 20:34:44,335]        |                                   ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106044:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_114_fu_12808_p2' generates 3 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106044 | assign zext_ln886_106_fu_12814_p1 = add_ln886_114_fu_12808_p2;
[2024-02-29 20:34:44,335]        |                                   ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106046:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_115_fu_12818_p2' generates 2 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106046 | assign zext_ln886_107_fu_12824_p1 = add_ln886_115_fu_12818_p2;
[2024-02-29 20:34:44,335]        |                                   ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106048:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_116_fu_12828_p2' generates 2 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106048 | assign zext_ln886_108_fu_12834_p1 = add_ln886_116_fu_12828_p2;
[2024-02-29 20:34:44,335]        |                                   ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106050:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_117_fu_12838_p2' generates 3 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106050 | assign zext_ln886_109_fu_12844_p1 = add_ln886_117_fu_12838_p2;
[2024-02-29 20:34:44,335]        |                                   ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106052:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_15_fu_11974_p2' generates 3 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106052 | assign zext_ln886_10_fu_11980_p1 = add_ln886_15_fu_11974_p2;
[2024-02-29 20:34:44,335]        |                                  ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106054:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_118_reg_16485' generates 4 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106054 | assign zext_ln886_110_fu_14112_p1 = add_ln886_118_reg_16485;
[2024-02-29 20:34:44,335]        |                                   ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106056:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_119_fu_12854_p2' generates 2 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106056 | assign zext_ln886_111_fu_12860_p1 = add_ln886_119_fu_12854_p2;
[2024-02-29 20:34:44,335]        |                                   ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106058:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_120_fu_12864_p2' generates 2 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106058 | assign zext_ln886_112_fu_12870_p1 = add_ln886_120_fu_12864_p2;
[2024-02-29 20:34:44,335]        |                                   ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106060:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_121_fu_12874_p2' generates 3 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106060 | assign zext_ln886_113_fu_12880_p1 = add_ln886_121_fu_12874_p2;
[2024-02-29 20:34:44,335]        |                                   ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106062:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_122_fu_12884_p2' generates 2 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106062 | assign zext_ln886_114_fu_12890_p1 = add_ln886_122_fu_12884_p2;
[2024-02-29 20:34:44,335]        |                                   ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106064:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_123_fu_12894_p2' generates 2 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,335] 106064 | assign zext_ln886_115_fu_12900_p1 = add_ln886_123_fu_12894_p2;
[2024-02-29 20:34:44,335]        |                                   ^
[2024-02-29 20:34:44,335] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106066:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_124_fu_12904_p2' generates 3 bits.
[2024-02-29 20:34:44,335]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106066 | assign zext_ln886_116_fu_12910_p1 = add_ln886_124_fu_12904_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106068:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_125_reg_16490' generates 4 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106068 | assign zext_ln886_117_fu_14115_p1 = add_ln886_125_reg_16490;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106070:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_126_fu_14118_p2' generates 5 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106070 | assign zext_ln886_118_fu_14124_p1 = add_ln886_126_fu_14118_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106072:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_127_fu_14128_p2' generates 6 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106072 | assign zext_ln886_119_fu_14134_p1 = add_ln886_127_fu_14128_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106074:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_17_reg_16420' generates 4 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106074 | assign zext_ln886_11_fu_13981_p1 = add_ln886_17_reg_16420;
[2024-02-29 20:34:44,336]        |                                  ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106076:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_129_fu_14144_p2' generates 7 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106076 | assign zext_ln886_120_fu_14150_p1 = add_ln886_129_fu_14144_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106078:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_130_fu_12920_p2' generates 2 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106078 | assign zext_ln886_121_fu_12926_p1 = add_ln886_130_fu_12920_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106080:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_131_fu_12930_p2' generates 2 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106080 | assign zext_ln886_122_fu_12936_p1 = add_ln886_131_fu_12930_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106082:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_132_fu_12940_p2' generates 3 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106082 | assign zext_ln886_123_fu_12946_p1 = add_ln886_132_fu_12940_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106084:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_133_fu_12950_p2' generates 2 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106084 | assign zext_ln886_124_fu_12956_p1 = add_ln886_133_fu_12950_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106086:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_134_fu_12960_p2' generates 2 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106086 | assign zext_ln886_125_fu_12966_p1 = add_ln886_134_fu_12960_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106088:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_135_fu_12970_p2' generates 3 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106088 | assign zext_ln886_126_fu_12976_p1 = add_ln886_135_fu_12970_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106090:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_136_reg_16495' generates 4 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106090 | assign zext_ln886_127_fu_14154_p1 = add_ln886_136_reg_16495;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106092:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_137_fu_12986_p2' generates 2 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106092 | assign zext_ln886_128_fu_12992_p1 = add_ln886_137_fu_12986_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106094:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_138_fu_12996_p2' generates 2 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106094 | assign zext_ln886_129_fu_13002_p1 = add_ln886_138_fu_12996_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106096:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_18_fu_11996_p2' generates 2 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106096 | assign zext_ln886_12_fu_12002_p1 = add_ln886_18_fu_11996_p2;
[2024-02-29 20:34:44,336]        |                                  ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106098:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_139_fu_13006_p2' generates 3 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106098 | assign zext_ln886_130_fu_13012_p1 = add_ln886_139_fu_13006_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106100:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_140_fu_13016_p2' generates 2 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106100 | assign zext_ln886_131_fu_13022_p1 = add_ln886_140_fu_13016_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106102:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_141_fu_13026_p2' generates 2 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106102 | assign zext_ln886_132_fu_13032_p1 = add_ln886_141_fu_13026_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106104:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_142_fu_13036_p2' generates 3 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106104 | assign zext_ln886_133_fu_13042_p1 = add_ln886_142_fu_13036_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106106:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_143_reg_16500' generates 4 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106106 | assign zext_ln886_134_fu_14157_p1 = add_ln886_143_reg_16500;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106108:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_144_fu_14160_p2' generates 5 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106108 | assign zext_ln886_135_fu_14166_p1 = add_ln886_144_fu_14160_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106110:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_145_fu_13052_p2' generates 2 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106110 | assign zext_ln886_136_fu_13058_p1 = add_ln886_145_fu_13052_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106112:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_146_fu_13062_p2' generates 2 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106112 | assign zext_ln886_137_fu_13068_p1 = add_ln886_146_fu_13062_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106114:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_147_fu_13072_p2' generates 3 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106114 | assign zext_ln886_138_fu_13078_p1 = add_ln886_147_fu_13072_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106116:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_148_fu_13082_p2' generates 2 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106116 | assign zext_ln886_139_fu_13088_p1 = add_ln886_148_fu_13082_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106118:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_19_fu_12006_p2' generates 2 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106118 | assign zext_ln886_13_fu_12012_p1 = add_ln886_19_fu_12006_p2;
[2024-02-29 20:34:44,336]        |                                  ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106120:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_149_fu_13092_p2' generates 2 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106120 | assign zext_ln886_140_fu_13098_p1 = add_ln886_149_fu_13092_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106122:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_150_fu_13102_p2' generates 3 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106122 | assign zext_ln886_141_fu_13108_p1 = add_ln886_150_fu_13102_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106124:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_151_reg_16505' generates 4 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106124 | assign zext_ln886_142_fu_14170_p1 = add_ln886_151_reg_16505;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106126:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_152_fu_13118_p2' generates 2 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106126 | assign zext_ln886_143_fu_13124_p1 = add_ln886_152_fu_13118_p2;
[2024-02-29 20:34:44,336]        |                                   ^
[2024-02-29 20:34:44,336] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106128:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_153_fu_13128_p2' generates 2 bits.
[2024-02-29 20:34:44,336]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,336] 106128 | assign zext_ln886_144_fu_13134_p1 = add_ln886_153_fu_13128_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106130:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_154_fu_13138_p2' generates 3 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106130 | assign zext_ln886_145_fu_13144_p1 = add_ln886_154_fu_13138_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106132:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_155_fu_13148_p2' generates 2 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106132 | assign zext_ln886_146_fu_13154_p1 = add_ln886_155_fu_13148_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106134:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_156_fu_13158_p2' generates 2 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106134 | assign zext_ln886_147_fu_13164_p1 = add_ln886_156_fu_13158_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106136:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_157_fu_13168_p2' generates 3 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106136 | assign zext_ln886_148_fu_13174_p1 = add_ln886_157_fu_13168_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106138:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_158_reg_16510' generates 4 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106138 | assign zext_ln886_149_fu_14173_p1 = add_ln886_158_reg_16510;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106140:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_20_fu_12016_p2' generates 3 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106140 | assign zext_ln886_14_fu_12022_p1 = add_ln886_20_fu_12016_p2;
[2024-02-29 20:34:44,337]        |                                  ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106142:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_159_fu_14176_p2' generates 5 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106142 | assign zext_ln886_150_fu_14182_p1 = add_ln886_159_fu_14176_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106144:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_160_fu_14186_p2' generates 6 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106144 | assign zext_ln886_151_fu_14192_p1 = add_ln886_160_fu_14186_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106146:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_161_fu_13184_p2' generates 2 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106146 | assign zext_ln886_152_fu_13190_p1 = add_ln886_161_fu_13184_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106148:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_162_fu_13194_p2' generates 2 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106148 | assign zext_ln886_153_fu_13200_p1 = add_ln886_162_fu_13194_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106150:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_163_fu_13204_p2' generates 3 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106150 | assign zext_ln886_154_fu_13210_p1 = add_ln886_163_fu_13204_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106152:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_164_fu_13214_p2' generates 2 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106152 | assign zext_ln886_155_fu_13220_p1 = add_ln886_164_fu_13214_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106154:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_165_fu_13224_p2' generates 2 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106154 | assign zext_ln886_156_fu_13230_p1 = add_ln886_165_fu_13224_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106156:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_166_fu_13234_p2' generates 3 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106156 | assign zext_ln886_157_fu_13240_p1 = add_ln886_166_fu_13234_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106158:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_167_reg_16515' generates 4 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106158 | assign zext_ln886_158_fu_14196_p1 = add_ln886_167_reg_16515;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106160:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_168_fu_13250_p2' generates 2 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106160 | assign zext_ln886_159_fu_13256_p1 = add_ln886_168_fu_13250_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106162:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_21_fu_12026_p2' generates 2 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106162 | assign zext_ln886_15_fu_12032_p1 = add_ln886_21_fu_12026_p2;
[2024-02-29 20:34:44,337]        |                                  ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106164:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_169_fu_13260_p2' generates 2 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106164 | assign zext_ln886_160_fu_13266_p1 = add_ln886_169_fu_13260_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106166:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_170_fu_13270_p2' generates 3 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106166 | assign zext_ln886_161_fu_13276_p1 = add_ln886_170_fu_13270_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106168:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_171_fu_13280_p2' generates 2 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106168 | assign zext_ln886_162_fu_13286_p1 = add_ln886_171_fu_13280_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106170:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_172_fu_13290_p2' generates 2 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106170 | assign zext_ln886_163_fu_13296_p1 = add_ln886_172_fu_13290_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106172:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_173_fu_13300_p2' generates 3 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106172 | assign zext_ln886_164_fu_13306_p1 = add_ln886_173_fu_13300_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106174:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_174_reg_16520' generates 4 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106174 | assign zext_ln886_165_fu_14199_p1 = add_ln886_174_reg_16520;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106176:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_175_fu_14202_p2' generates 5 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106176 | assign zext_ln886_166_fu_14208_p1 = add_ln886_175_fu_14202_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106178:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_176_fu_13316_p2' generates 2 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106178 | assign zext_ln886_167_fu_13322_p1 = add_ln886_176_fu_13316_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106180:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_177_fu_13326_p2' generates 2 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106180 | assign zext_ln886_168_fu_13332_p1 = add_ln886_177_fu_13326_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106182:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_178_fu_13336_p2' generates 3 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106182 | assign zext_ln886_169_fu_13342_p1 = add_ln886_178_fu_13336_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106184:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_22_fu_12036_p2' generates 2 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106184 | assign zext_ln886_16_fu_12042_p1 = add_ln886_22_fu_12036_p2;
[2024-02-29 20:34:44,337]        |                                  ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106186:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_179_fu_13346_p2' generates 2 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106186 | assign zext_ln886_170_fu_13352_p1 = add_ln886_179_fu_13346_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106188:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_180_fu_13356_p2' generates 2 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106188 | assign zext_ln886_171_fu_13362_p1 = add_ln886_180_fu_13356_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106190:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_181_fu_13366_p2' generates 3 bits.
[2024-02-29 20:34:44,337]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,337] 106190 | assign zext_ln886_172_fu_13372_p1 = add_ln886_181_fu_13366_p2;
[2024-02-29 20:34:44,337]        |                                   ^
[2024-02-29 20:34:44,337] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106192:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_182_reg_16525' generates 4 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106192 | assign zext_ln886_173_fu_14212_p1 = add_ln886_182_reg_16525;
[2024-02-29 20:34:44,338]        |                                   ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106194:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_183_fu_13382_p2' generates 2 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106194 | assign zext_ln886_174_fu_13388_p1 = add_ln886_183_fu_13382_p2;
[2024-02-29 20:34:44,338]        |                                   ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106196:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_184_fu_13392_p2' generates 2 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106196 | assign zext_ln886_175_fu_13398_p1 = add_ln886_184_fu_13392_p2;
[2024-02-29 20:34:44,338]        |                                   ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106198:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_185_fu_13402_p2' generates 3 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106198 | assign zext_ln886_176_fu_13408_p1 = add_ln886_185_fu_13402_p2;
[2024-02-29 20:34:44,338]        |                                   ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106200:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_186_fu_13412_p2' generates 2 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106200 | assign zext_ln886_177_fu_13418_p1 = add_ln886_186_fu_13412_p2;
[2024-02-29 20:34:44,338]        |                                   ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106202:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_187_fu_13422_p2' generates 2 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106202 | assign zext_ln886_178_fu_13428_p1 = add_ln886_187_fu_13422_p2;
[2024-02-29 20:34:44,338]        |                                   ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106204:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_188_fu_13432_p2' generates 3 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106204 | assign zext_ln886_179_fu_13438_p1 = add_ln886_188_fu_13432_p2;
[2024-02-29 20:34:44,338]        |                                   ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106206:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_23_fu_12046_p2' generates 3 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106206 | assign zext_ln886_17_fu_12052_p1 = add_ln886_23_fu_12046_p2;
[2024-02-29 20:34:44,338]        |                                  ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106208:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_189_reg_16530' generates 4 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106208 | assign zext_ln886_180_fu_14215_p1 = add_ln886_189_reg_16530;
[2024-02-29 20:34:44,338]        |                                   ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106210:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_190_fu_14218_p2' generates 5 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106210 | assign zext_ln886_181_fu_14224_p1 = add_ln886_190_fu_14218_p2;
[2024-02-29 20:34:44,338]        |                                   ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106212:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_191_fu_14228_p2' generates 6 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106212 | assign zext_ln886_182_fu_14234_p1 = add_ln886_191_fu_14228_p2;
[2024-02-29 20:34:44,338]        |                                   ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106214:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_192_fu_14238_p2' generates 7 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106214 | assign zext_ln886_183_fu_14244_p1 = add_ln886_192_fu_14238_p2;
[2024-02-29 20:34:44,338]        |                                   ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106216:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_193_fu_13448_p2' generates 2 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106216 | assign zext_ln886_184_fu_13454_p1 = add_ln886_193_fu_13448_p2;
[2024-02-29 20:34:44,338]        |                                   ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106218:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_194_fu_13458_p2' generates 2 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106218 | assign zext_ln886_185_fu_13464_p1 = add_ln886_194_fu_13458_p2;
[2024-02-29 20:34:44,338]        |                                   ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106220:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_195_fu_13468_p2' generates 3 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106220 | assign zext_ln886_186_fu_13474_p1 = add_ln886_195_fu_13468_p2;
[2024-02-29 20:34:44,338]        |                                   ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106222:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_196_fu_13478_p2' generates 2 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106222 | assign zext_ln886_187_fu_13484_p1 = add_ln886_196_fu_13478_p2;
[2024-02-29 20:34:44,338]        |                                   ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106224:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_197_fu_13488_p2' generates 2 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106224 | assign zext_ln886_188_fu_13494_p1 = add_ln886_197_fu_13488_p2;
[2024-02-29 20:34:44,338]        |                                   ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106226:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_198_fu_13498_p2' generates 3 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106226 | assign zext_ln886_189_fu_13504_p1 = add_ln886_198_fu_13498_p2;
[2024-02-29 20:34:44,338]        |                                   ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106228:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_24_reg_16425' generates 4 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106228 | assign zext_ln886_18_fu_13984_p1 = add_ln886_24_reg_16425;
[2024-02-29 20:34:44,338]        |                                  ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106230:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_199_reg_16535' generates 4 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106230 | assign zext_ln886_190_fu_14248_p1 = add_ln886_199_reg_16535;
[2024-02-29 20:34:44,338]        |                                   ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106232:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_200_fu_13514_p2' generates 2 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106232 | assign zext_ln886_191_fu_13520_p1 = add_ln886_200_fu_13514_p2;
[2024-02-29 20:34:44,338]        |                                   ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106234:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_201_fu_13524_p2' generates 2 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106234 | assign zext_ln886_192_fu_13530_p1 = add_ln886_201_fu_13524_p2;
[2024-02-29 20:34:44,338]        |                                   ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106236:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_202_fu_13534_p2' generates 3 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106236 | assign zext_ln886_193_fu_13540_p1 = add_ln886_202_fu_13534_p2;
[2024-02-29 20:34:44,338]        |                                   ^
[2024-02-29 20:34:44,338] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106238:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_203_fu_13544_p2' generates 2 bits.
[2024-02-29 20:34:44,338]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,338] 106238 | assign zext_ln886_194_fu_13550_p1 = add_ln886_203_fu_13544_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106240:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_204_fu_13554_p2' generates 2 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106240 | assign zext_ln886_195_fu_13560_p1 = add_ln886_204_fu_13554_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106242:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_205_fu_13564_p2' generates 3 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106242 | assign zext_ln886_196_fu_13570_p1 = add_ln886_205_fu_13564_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106244:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_206_reg_16540' generates 4 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106244 | assign zext_ln886_197_fu_14251_p1 = add_ln886_206_reg_16540;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106246:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_207_fu_14254_p2' generates 5 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106246 | assign zext_ln886_198_fu_14260_p1 = add_ln886_207_fu_14254_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106248:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_208_fu_13580_p2' generates 2 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106248 | assign zext_ln886_199_fu_13586_p1 = add_ln886_208_fu_13580_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106250:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_25_fu_12062_p2' generates 2 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106250 | assign zext_ln886_19_fu_12068_p1 = add_ln886_25_fu_12062_p2;
[2024-02-29 20:34:44,339]        |                                  ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106252:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_5_fu_11878_p2' generates 2 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106252 | assign zext_ln886_1_fu_11884_p1 = add_ln886_5_fu_11878_p2;
[2024-02-29 20:34:44,339]        |                                 ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106254:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_209_fu_13590_p2' generates 2 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106254 | assign zext_ln886_200_fu_13596_p1 = add_ln886_209_fu_13590_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106256:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_210_fu_13600_p2' generates 3 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106256 | assign zext_ln886_201_fu_13606_p1 = add_ln886_210_fu_13600_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106258:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_211_fu_13610_p2' generates 2 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106258 | assign zext_ln886_202_fu_13616_p1 = add_ln886_211_fu_13610_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106260:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_212_fu_13620_p2' generates 2 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106260 | assign zext_ln886_203_fu_13626_p1 = add_ln886_212_fu_13620_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106262:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_213_fu_13630_p2' generates 3 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106262 | assign zext_ln886_204_fu_13636_p1 = add_ln886_213_fu_13630_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106264:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_214_reg_16545' generates 4 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106264 | assign zext_ln886_205_fu_14264_p1 = add_ln886_214_reg_16545;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106266:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_215_fu_13646_p2' generates 2 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106266 | assign zext_ln886_206_fu_13652_p1 = add_ln886_215_fu_13646_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106268:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_216_fu_13656_p2' generates 2 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106268 | assign zext_ln886_207_fu_13662_p1 = add_ln886_216_fu_13656_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106270:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_217_fu_13666_p2' generates 3 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106270 | assign zext_ln886_208_fu_13672_p1 = add_ln886_217_fu_13666_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106272:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_218_fu_13676_p2' generates 2 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106272 | assign zext_ln886_209_fu_13682_p1 = add_ln886_218_fu_13676_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106274:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_26_fu_12072_p2' generates 2 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106274 | assign zext_ln886_20_fu_12078_p1 = add_ln886_26_fu_12072_p2;
[2024-02-29 20:34:44,339]        |                                  ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106276:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_219_fu_13686_p2' generates 2 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106276 | assign zext_ln886_210_fu_13692_p1 = add_ln886_219_fu_13686_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106278:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_220_fu_13696_p2' generates 3 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106278 | assign zext_ln886_211_fu_13702_p1 = add_ln886_220_fu_13696_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106280:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_221_reg_16550' generates 4 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106280 | assign zext_ln886_212_fu_14267_p1 = add_ln886_221_reg_16550;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106282:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_222_fu_14270_p2' generates 5 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106282 | assign zext_ln886_213_fu_14276_p1 = add_ln886_222_fu_14270_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106284:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_223_fu_14280_p2' generates 6 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106284 | assign zext_ln886_214_fu_14286_p1 = add_ln886_223_fu_14280_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106286:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_224_fu_13712_p2' generates 2 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106286 | assign zext_ln886_215_fu_13718_p1 = add_ln886_224_fu_13712_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106288:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_225_fu_13722_p2' generates 2 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106288 | assign zext_ln886_216_fu_13728_p1 = add_ln886_225_fu_13722_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106290:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_226_fu_13732_p2' generates 3 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106290 | assign zext_ln886_217_fu_13738_p1 = add_ln886_226_fu_13732_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106292:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_227_fu_13742_p2' generates 2 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106292 | assign zext_ln886_218_fu_13748_p1 = add_ln886_227_fu_13742_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106294:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_228_fu_13752_p2' generates 2 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106294 | assign zext_ln886_219_fu_13758_p1 = add_ln886_228_fu_13752_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106296:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_27_fu_12082_p2' generates 3 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106296 | assign zext_ln886_21_fu_12088_p1 = add_ln886_27_fu_12082_p2;
[2024-02-29 20:34:44,339]        |                                  ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106298:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_229_fu_13762_p2' generates 3 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106298 | assign zext_ln886_220_fu_13768_p1 = add_ln886_229_fu_13762_p2;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,339] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106300:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_230_reg_16555' generates 4 bits.
[2024-02-29 20:34:44,339]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,339] 106300 | assign zext_ln886_221_fu_14290_p1 = add_ln886_230_reg_16555;
[2024-02-29 20:34:44,339]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106302:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_231_fu_13778_p2' generates 2 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106302 | assign zext_ln886_222_fu_13784_p1 = add_ln886_231_fu_13778_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106304:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_232_fu_13788_p2' generates 2 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106304 | assign zext_ln886_223_fu_13794_p1 = add_ln886_232_fu_13788_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106306:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_233_fu_13798_p2' generates 3 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106306 | assign zext_ln886_224_fu_13804_p1 = add_ln886_233_fu_13798_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106308:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_234_fu_13808_p2' generates 2 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106308 | assign zext_ln886_225_fu_13814_p1 = add_ln886_234_fu_13808_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106310:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_235_fu_13818_p2' generates 2 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106310 | assign zext_ln886_226_fu_13824_p1 = add_ln886_235_fu_13818_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106312:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_236_fu_13828_p2' generates 3 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106312 | assign zext_ln886_227_fu_13834_p1 = add_ln886_236_fu_13828_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106314:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_237_reg_16560' generates 4 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106314 | assign zext_ln886_228_fu_14293_p1 = add_ln886_237_reg_16560;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106316:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_238_fu_14296_p2' generates 5 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106316 | assign zext_ln886_229_fu_14302_p1 = add_ln886_238_fu_14296_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106318:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_28_fu_12092_p2' generates 2 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106318 | assign zext_ln886_22_fu_12098_p1 = add_ln886_28_fu_12092_p2;
[2024-02-29 20:34:44,340]        |                                  ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106320:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_239_fu_13844_p2' generates 2 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106320 | assign zext_ln886_230_fu_13850_p1 = add_ln886_239_fu_13844_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106322:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_240_fu_13854_p2' generates 2 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106322 | assign zext_ln886_231_fu_13860_p1 = add_ln886_240_fu_13854_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106324:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_241_fu_13864_p2' generates 3 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106324 | assign zext_ln886_232_fu_13870_p1 = add_ln886_241_fu_13864_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106326:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_242_fu_13874_p2' generates 2 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106326 | assign zext_ln886_233_fu_13880_p1 = add_ln886_242_fu_13874_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106328:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_243_fu_13884_p2' generates 2 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106328 | assign zext_ln886_234_fu_13890_p1 = add_ln886_243_fu_13884_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106330:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_244_fu_13894_p2' generates 3 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106330 | assign zext_ln886_235_fu_13900_p1 = add_ln886_244_fu_13894_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106332:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_245_reg_16565' generates 4 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106332 | assign zext_ln886_236_fu_14306_p1 = add_ln886_245_reg_16565;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106334:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_246_fu_13910_p2' generates 2 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106334 | assign zext_ln886_237_fu_13916_p1 = add_ln886_246_fu_13910_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106336:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_247_fu_13920_p2' generates 2 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106336 | assign zext_ln886_238_fu_13926_p1 = add_ln886_247_fu_13920_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106338:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_248_fu_13930_p2' generates 3 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106338 | assign zext_ln886_239_fu_13936_p1 = add_ln886_248_fu_13930_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106340:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_29_fu_12102_p2' generates 2 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106340 | assign zext_ln886_23_fu_12108_p1 = add_ln886_29_fu_12102_p2;
[2024-02-29 20:34:44,340]        |                                  ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106342:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_249_fu_13940_p2' generates 2 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106342 | assign zext_ln886_240_fu_13946_p1 = add_ln886_249_fu_13940_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106344:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_250_fu_13950_p2' generates 2 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106344 | assign zext_ln886_241_fu_13956_p1 = add_ln886_250_fu_13950_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106346:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_251_fu_13960_p2' generates 3 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106346 | assign zext_ln886_242_fu_13966_p1 = add_ln886_251_fu_13960_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106348:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_252_reg_16570' generates 4 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106348 | assign zext_ln886_243_fu_14309_p1 = add_ln886_252_reg_16570;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106350:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_253_fu_14312_p2' generates 5 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106350 | assign zext_ln886_244_fu_14318_p1 = add_ln886_253_fu_14312_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106352:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_254_fu_14322_p2' generates 6 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106352 | assign zext_ln886_245_fu_14328_p1 = add_ln886_254_fu_14322_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106354:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_255_fu_14332_p2' generates 7 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106354 | assign zext_ln886_246_fu_14338_p1 = add_ln886_255_fu_14332_p2;
[2024-02-29 20:34:44,340]        |                                   ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106356:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_30_fu_12112_p2' generates 3 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106356 | assign zext_ln886_24_fu_12118_p1 = add_ln886_30_fu_12112_p2;
[2024-02-29 20:34:44,340]        |                                  ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106358:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_31_reg_16430' generates 4 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106358 | assign zext_ln886_25_fu_13987_p1 = add_ln886_31_reg_16430;
[2024-02-29 20:34:44,340]        |                                  ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106360:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_33_fu_13996_p2' generates 5 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106360 | assign zext_ln886_26_fu_14002_p1 = add_ln886_33_fu_13996_p2;
[2024-02-29 20:34:44,340]        |                                  ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106362:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_34_fu_12128_p2' generates 2 bits.
[2024-02-29 20:34:44,340]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,340] 106362 | assign zext_ln886_27_fu_12134_p1 = add_ln886_34_fu_12128_p2;
[2024-02-29 20:34:44,340]        |                                  ^
[2024-02-29 20:34:44,340] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106364:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_35_fu_12138_p2' generates 2 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106364 | assign zext_ln886_28_fu_12144_p1 = add_ln886_35_fu_12138_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106366:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_36_fu_12148_p2' generates 3 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106366 | assign zext_ln886_29_fu_12154_p1 = add_ln886_36_fu_12148_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106368:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_6_fu_11888_p2' generates 2 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106368 | assign zext_ln886_2_fu_11894_p1 = add_ln886_6_fu_11888_p2;
[2024-02-29 20:34:44,341]        |                                 ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106370:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_37_fu_12158_p2' generates 2 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106370 | assign zext_ln886_30_fu_12164_p1 = add_ln886_37_fu_12158_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106372:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_38_fu_12168_p2' generates 2 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106372 | assign zext_ln886_31_fu_12174_p1 = add_ln886_38_fu_12168_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106374:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_39_fu_12178_p2' generates 3 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106374 | assign zext_ln886_32_fu_12184_p1 = add_ln886_39_fu_12178_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106376:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_40_reg_16435' generates 4 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106376 | assign zext_ln886_33_fu_14006_p1 = add_ln886_40_reg_16435;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106378:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_41_fu_12194_p2' generates 2 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106378 | assign zext_ln886_34_fu_12200_p1 = add_ln886_41_fu_12194_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106380:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_42_fu_12204_p2' generates 2 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106380 | assign zext_ln886_35_fu_12210_p1 = add_ln886_42_fu_12204_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106382:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_43_fu_12214_p2' generates 3 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106382 | assign zext_ln886_36_fu_12220_p1 = add_ln886_43_fu_12214_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106384:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_44_fu_12224_p2' generates 2 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106384 | assign zext_ln886_37_fu_12230_p1 = add_ln886_44_fu_12224_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106386:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_45_fu_12234_p2' generates 2 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106386 | assign zext_ln886_38_fu_12240_p1 = add_ln886_45_fu_12234_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106388:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_46_fu_12244_p2' generates 3 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106388 | assign zext_ln886_39_fu_12250_p1 = add_ln886_46_fu_12244_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106390:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_7_fu_11898_p2' generates 2 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106390 | assign zext_ln886_3_fu_11904_p1 = add_ln886_7_fu_11898_p2;
[2024-02-29 20:34:44,341]        |                                 ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106392:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_47_reg_16440' generates 4 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106392 | assign zext_ln886_40_fu_14009_p1 = add_ln886_47_reg_16440;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106394:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_48_fu_14012_p2' generates 5 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106394 | assign zext_ln886_41_fu_14018_p1 = add_ln886_48_fu_14012_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106396:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_49_fu_12260_p2' generates 2 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106396 | assign zext_ln886_42_fu_12266_p1 = add_ln886_49_fu_12260_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106398:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_50_fu_12270_p2' generates 2 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106398 | assign zext_ln886_43_fu_12276_p1 = add_ln886_50_fu_12270_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106400:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_51_fu_12280_p2' generates 3 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106400 | assign zext_ln886_44_fu_12286_p1 = add_ln886_51_fu_12280_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106402:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_52_fu_12290_p2' generates 2 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106402 | assign zext_ln886_45_fu_12296_p1 = add_ln886_52_fu_12290_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106404:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_53_fu_12300_p2' generates 2 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106404 | assign zext_ln886_46_fu_12306_p1 = add_ln886_53_fu_12300_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106406:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_54_fu_12310_p2' generates 3 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106406 | assign zext_ln886_47_fu_12316_p1 = add_ln886_54_fu_12310_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106408:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_55_reg_16445' generates 4 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106408 | assign zext_ln886_48_fu_14022_p1 = add_ln886_55_reg_16445;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106410:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_56_fu_12326_p2' generates 2 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106410 | assign zext_ln886_49_fu_12332_p1 = add_ln886_56_fu_12326_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106412:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_9_fu_11914_p2' generates 3 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106412 | assign zext_ln886_4_fu_11920_p1 = add_ln886_9_fu_11914_p2;
[2024-02-29 20:34:44,341]        |                                 ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106414:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_57_fu_12336_p2' generates 2 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106414 | assign zext_ln886_50_fu_12342_p1 = add_ln886_57_fu_12336_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106416:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_58_fu_12346_p2' generates 3 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106416 | assign zext_ln886_51_fu_12352_p1 = add_ln886_58_fu_12346_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106418:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_59_fu_12356_p2' generates 2 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106418 | assign zext_ln886_52_fu_12362_p1 = add_ln886_59_fu_12356_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106420:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_60_fu_12366_p2' generates 2 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106420 | assign zext_ln886_53_fu_12372_p1 = add_ln886_60_fu_12366_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106422:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_61_fu_12376_p2' generates 3 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106422 | assign zext_ln886_54_fu_12382_p1 = add_ln886_61_fu_12376_p2;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106424:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_62_reg_16450' generates 4 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,341] 106424 | assign zext_ln886_55_fu_14025_p1 = add_ln886_62_reg_16450;
[2024-02-29 20:34:44,341]        |                                  ^
[2024-02-29 20:34:44,341] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106426:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_63_fu_14028_p2' generates 5 bits.
[2024-02-29 20:34:44,341]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106426 | assign zext_ln886_56_fu_14034_p1 = add_ln886_63_fu_14028_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106428:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_65_fu_14044_p2' generates 6 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106428 | assign zext_ln886_57_fu_14050_p1 = add_ln886_65_fu_14044_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106430:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_66_fu_12392_p2' generates 2 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106430 | assign zext_ln886_58_fu_12398_p1 = add_ln886_66_fu_12392_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106432:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_67_fu_12402_p2' generates 2 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106432 | assign zext_ln886_59_fu_12408_p1 = add_ln886_67_fu_12402_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106434:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_10_fu_11924_p2' generates 2 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106434 | assign zext_ln886_5_fu_11930_p1 = add_ln886_10_fu_11924_p2;
[2024-02-29 20:34:44,342]        |                                 ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106436:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_68_fu_12412_p2' generates 3 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106436 | assign zext_ln886_60_fu_12418_p1 = add_ln886_68_fu_12412_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106438:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_69_fu_12422_p2' generates 2 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106438 | assign zext_ln886_61_fu_12428_p1 = add_ln886_69_fu_12422_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106440:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_70_fu_12432_p2' generates 2 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106440 | assign zext_ln886_62_fu_12438_p1 = add_ln886_70_fu_12432_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106442:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_71_fu_12442_p2' generates 3 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106442 | assign zext_ln886_63_fu_12448_p1 = add_ln886_71_fu_12442_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106444:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_72_reg_16455' generates 4 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106444 | assign zext_ln886_64_fu_14054_p1 = add_ln886_72_reg_16455;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106446:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_73_fu_12458_p2' generates 2 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106446 | assign zext_ln886_65_fu_12464_p1 = add_ln886_73_fu_12458_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106448:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_74_fu_12468_p2' generates 2 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106448 | assign zext_ln886_66_fu_12474_p1 = add_ln886_74_fu_12468_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106450:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_75_fu_12478_p2' generates 3 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106450 | assign zext_ln886_67_fu_12484_p1 = add_ln886_75_fu_12478_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106452:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_76_fu_12488_p2' generates 2 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106452 | assign zext_ln886_68_fu_12494_p1 = add_ln886_76_fu_12488_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106454:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_77_fu_12498_p2' generates 2 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106454 | assign zext_ln886_69_fu_12504_p1 = add_ln886_77_fu_12498_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106456:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_11_fu_11934_p2' generates 2 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106456 | assign zext_ln886_6_fu_11940_p1 = add_ln886_11_fu_11934_p2;
[2024-02-29 20:34:44,342]        |                                 ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106458:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_78_fu_12508_p2' generates 3 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106458 | assign zext_ln886_70_fu_12514_p1 = add_ln886_78_fu_12508_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106460:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_79_reg_16460' generates 4 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106460 | assign zext_ln886_71_fu_14057_p1 = add_ln886_79_reg_16460;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106462:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_80_fu_14060_p2' generates 5 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106462 | assign zext_ln886_72_fu_14066_p1 = add_ln886_80_fu_14060_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106464:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_81_fu_12524_p2' generates 2 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106464 | assign zext_ln886_73_fu_12530_p1 = add_ln886_81_fu_12524_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106466:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_82_fu_12534_p2' generates 2 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106466 | assign zext_ln886_74_fu_12540_p1 = add_ln886_82_fu_12534_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106468:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_83_fu_12544_p2' generates 3 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106468 | assign zext_ln886_75_fu_12550_p1 = add_ln886_83_fu_12544_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106470:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_84_fu_12554_p2' generates 2 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106470 | assign zext_ln886_76_fu_12560_p1 = add_ln886_84_fu_12554_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106472:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_85_fu_12564_p2' generates 2 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106472 | assign zext_ln886_77_fu_12570_p1 = add_ln886_85_fu_12564_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106474:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_86_fu_12574_p2' generates 3 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106474 | assign zext_ln886_78_fu_12580_p1 = add_ln886_86_fu_12574_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106476:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_87_reg_16465' generates 4 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106476 | assign zext_ln886_79_fu_14070_p1 = add_ln886_87_reg_16465;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106478:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_12_fu_11944_p2' generates 3 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106478 | assign zext_ln886_7_fu_11950_p1 = add_ln886_12_fu_11944_p2;
[2024-02-29 20:34:44,342]        |                                 ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106480:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_88_fu_12590_p2' generates 2 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106480 | assign zext_ln886_80_fu_12596_p1 = add_ln886_88_fu_12590_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106482:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_89_fu_12600_p2' generates 2 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106482 | assign zext_ln886_81_fu_12606_p1 = add_ln886_89_fu_12600_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106484:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_90_fu_12610_p2' generates 3 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106484 | assign zext_ln886_82_fu_12616_p1 = add_ln886_90_fu_12610_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106486:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_91_fu_12620_p2' generates 2 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106486 | assign zext_ln886_83_fu_12626_p1 = add_ln886_91_fu_12620_p2;
[2024-02-29 20:34:44,342]        |                                  ^
[2024-02-29 20:34:44,342] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106488:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_92_fu_12630_p2' generates 2 bits.
[2024-02-29 20:34:44,342]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,342] 106488 | assign zext_ln886_84_fu_12636_p1 = add_ln886_92_fu_12630_p2;
[2024-02-29 20:34:44,343]        |                                  ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106490:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_93_fu_12640_p2' generates 3 bits.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 106490 | assign zext_ln886_85_fu_12646_p1 = add_ln886_93_fu_12640_p2;
[2024-02-29 20:34:44,343]        |                                  ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106492:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_94_reg_16470' generates 4 bits.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 106492 | assign zext_ln886_86_fu_14073_p1 = add_ln886_94_reg_16470;
[2024-02-29 20:34:44,343]        |                                  ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106494:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_95_fu_14076_p2' generates 5 bits.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 106494 | assign zext_ln886_87_fu_14082_p1 = add_ln886_95_fu_14076_p2;
[2024-02-29 20:34:44,343]        |                                  ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106496:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_96_fu_14086_p2' generates 6 bits.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 106496 | assign zext_ln886_88_fu_14092_p1 = add_ln886_96_fu_14086_p2;
[2024-02-29 20:34:44,343]        |                                  ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106498:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_97_fu_12656_p2' generates 2 bits.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 106498 | assign zext_ln886_89_fu_12662_p1 = add_ln886_97_fu_12656_p2;
[2024-02-29 20:34:44,343]        |                                  ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106500:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_13_fu_11954_p2' generates 2 bits.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 106500 | assign zext_ln886_8_fu_11960_p1 = add_ln886_13_fu_11954_p2;
[2024-02-29 20:34:44,343]        |                                 ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106502:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_98_fu_12666_p2' generates 2 bits.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 106502 | assign zext_ln886_90_fu_12672_p1 = add_ln886_98_fu_12666_p2;
[2024-02-29 20:34:44,343]        |                                  ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106504:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_99_fu_12676_p2' generates 3 bits.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 106504 | assign zext_ln886_91_fu_12682_p1 = add_ln886_99_fu_12676_p2;
[2024-02-29 20:34:44,343]        |                                  ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106506:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_100_fu_12686_p2' generates 2 bits.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 106506 | assign zext_ln886_92_fu_12692_p1 = add_ln886_100_fu_12686_p2;
[2024-02-29 20:34:44,343]        |                                  ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106508:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_101_fu_12696_p2' generates 2 bits.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 106508 | assign zext_ln886_93_fu_12702_p1 = add_ln886_101_fu_12696_p2;
[2024-02-29 20:34:44,343]        |                                  ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106510:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_102_fu_12706_p2' generates 3 bits.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 106510 | assign zext_ln886_94_fu_12712_p1 = add_ln886_102_fu_12706_p2;
[2024-02-29 20:34:44,343]        |                                  ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106512:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_103_reg_16475' generates 4 bits.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 106512 | assign zext_ln886_95_fu_14096_p1 = add_ln886_103_reg_16475;
[2024-02-29 20:34:44,343]        |                                  ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106514:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_104_fu_12722_p2' generates 2 bits.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 106514 | assign zext_ln886_96_fu_12728_p1 = add_ln886_104_fu_12722_p2;
[2024-02-29 20:34:44,343]        |                                  ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106516:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_105_fu_12732_p2' generates 2 bits.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 106516 | assign zext_ln886_97_fu_12738_p1 = add_ln886_105_fu_12732_p2;
[2024-02-29 20:34:44,343]        |                                  ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106518:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_106_fu_12742_p2' generates 3 bits.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 106518 | assign zext_ln886_98_fu_12748_p1 = add_ln886_106_fu_12742_p2;
[2024-02-29 20:34:44,343]        |                                  ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106520:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_107_fu_12752_p2' generates 2 bits.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 106520 | assign zext_ln886_99_fu_12758_p1 = add_ln886_107_fu_12752_p2;
[2024-02-29 20:34:44,343]        |                                  ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106522:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_14_fu_11964_p2' generates 2 bits.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 106522 | assign zext_ln886_9_fu_11970_p1 = add_ln886_14_fu_11964_p2;
[2024-02-29 20:34:44,343]        |                                 ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:106524:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_253_fu_11862_p2' generates 1 bits.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 106524 | assign zext_ln886_fu_11868_p1 = xor_ln1085_253_fu_11862_p2;
[2024-02-29 20:34:44,343]        |                               ^
[2024-02-29 20:34:44,343] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:91365:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_4.MatrixVectorActivation_4.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-02-29 20:34:44,343] 91365 | #0 ap_loop_init = 1'b1;
[2024-02-29 20:34:44,343]       |  ^
[2024-02-29 20:34:44,343] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:91366:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_4.MatrixVectorActivation_4.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-02-29 20:34:44,343] 91366 | #0 ap_done_cache = 1'b0;
[2024-02-29 20:34:44,343]       |  ^
[2024-02-29 20:34:44,343] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:71432:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 71432 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-02-29 20:34:44,343]       |  ^
[2024-02-29 20:34:44,343] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:71433:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 71433 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-02-29 20:34:44,343]       |  ^
[2024-02-29 20:34:44,343] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:71434:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 71434 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-02-29 20:34:44,343]       |  ^
[2024-02-29 20:34:44,343] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:71435:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,343]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 71435 | #0 ap_done_reg = 1'b0;
[2024-02-29 20:34:44,343]       |  ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:77101:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,343]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 77101 |             ap_NS_iter0_fsm = 'bx;
[2024-02-29 20:34:44,343]       |                             ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:77125:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,343]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 77125 |             ap_NS_iter1_fsm = 'bx;
[2024-02-29 20:34:44,343]       |                             ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:77149:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,343]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 77149 |             ap_NS_iter2_fsm = 'bx;
[2024-02-29 20:34:44,343]       |                             ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78262:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_1_load_reg_12904' generates 32 bits.
[2024-02-29 20:34:44,343]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 78262 | assign idxprom2_i_fu_5264_p1 = nf_1_load_reg_12904;
[2024-02-29 20:34:44,343]       |                              ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78272:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,343]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 78272 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,343]       |                                ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78274:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,343]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 78274 | assign p_ZL7threshs_100_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,343]       |                                  ^
[2024-02-29 20:34:44,343] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78276:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,343]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,343] 78276 | assign p_ZL7threshs_101_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,343]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78278:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78278 | assign p_ZL7threshs_102_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78280:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78280 | assign p_ZL7threshs_103_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78282:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78282 | assign p_ZL7threshs_104_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78284:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78284 | assign p_ZL7threshs_105_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78286:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78286 | assign p_ZL7threshs_106_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78288:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78288 | assign p_ZL7threshs_107_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78290:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78290 | assign p_ZL7threshs_108_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78292:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78292 | assign p_ZL7threshs_109_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78294:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78294 | assign p_ZL7threshs_10_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                 ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78296:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78296 | assign p_ZL7threshs_110_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78298:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78298 | assign p_ZL7threshs_111_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78300:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78300 | assign p_ZL7threshs_112_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78302:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78302 | assign p_ZL7threshs_113_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78304:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78304 | assign p_ZL7threshs_114_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78306:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78306 | assign p_ZL7threshs_115_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78308:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78308 | assign p_ZL7threshs_116_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78310:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78310 | assign p_ZL7threshs_117_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78312:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78312 | assign p_ZL7threshs_118_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78314:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78314 | assign p_ZL7threshs_119_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78316:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78316 | assign p_ZL7threshs_11_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                 ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78318:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78318 | assign p_ZL7threshs_120_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78320:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78320 | assign p_ZL7threshs_121_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78322:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78322 | assign p_ZL7threshs_122_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78324:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78324 | assign p_ZL7threshs_123_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78326:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78326 | assign p_ZL7threshs_124_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78328:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78328 | assign p_ZL7threshs_125_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78330:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78330 | assign p_ZL7threshs_126_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78332:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78332 | assign p_ZL7threshs_127_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78334:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78334 | assign p_ZL7threshs_128_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78336:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78336 | assign p_ZL7threshs_129_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                  ^
[2024-02-29 20:34:44,344] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78338:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,344]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,344] 78338 | assign p_ZL7threshs_12_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,344]       |                                 ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78340:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78340 | assign p_ZL7threshs_130_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78342:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78342 | assign p_ZL7threshs_131_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78344:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78344 | assign p_ZL7threshs_132_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78346:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78346 | assign p_ZL7threshs_133_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78348:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78348 | assign p_ZL7threshs_134_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78350:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78350 | assign p_ZL7threshs_135_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78352:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78352 | assign p_ZL7threshs_136_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78354:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78354 | assign p_ZL7threshs_137_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78356:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78356 | assign p_ZL7threshs_138_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78358:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78358 | assign p_ZL7threshs_139_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78360:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78360 | assign p_ZL7threshs_13_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                 ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78362:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78362 | assign p_ZL7threshs_140_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78364:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78364 | assign p_ZL7threshs_141_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78366:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78366 | assign p_ZL7threshs_142_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78368:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78368 | assign p_ZL7threshs_143_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78370:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78370 | assign p_ZL7threshs_144_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78372:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78372 | assign p_ZL7threshs_145_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78374:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78374 | assign p_ZL7threshs_146_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78376:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78376 | assign p_ZL7threshs_147_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78378:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78378 | assign p_ZL7threshs_148_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78380:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78380 | assign p_ZL7threshs_149_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78382:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78382 | assign p_ZL7threshs_14_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                 ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78384:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78384 | assign p_ZL7threshs_150_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78386:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78386 | assign p_ZL7threshs_151_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78388:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78388 | assign p_ZL7threshs_152_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78390:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78390 | assign p_ZL7threshs_153_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78392:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78392 | assign p_ZL7threshs_154_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78394:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78394 | assign p_ZL7threshs_155_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78396:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78396 | assign p_ZL7threshs_156_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78398:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78398 | assign p_ZL7threshs_157_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,345] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78400:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,345]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,345] 78400 | assign p_ZL7threshs_158_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,345]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78402:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78402 | assign p_ZL7threshs_159_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78404:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78404 | assign p_ZL7threshs_15_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                 ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78406:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78406 | assign p_ZL7threshs_160_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78408:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78408 | assign p_ZL7threshs_161_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78410:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78410 | assign p_ZL7threshs_162_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78412:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78412 | assign p_ZL7threshs_163_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78414:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78414 | assign p_ZL7threshs_164_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78416:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78416 | assign p_ZL7threshs_165_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78418:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78418 | assign p_ZL7threshs_166_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78420:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78420 | assign p_ZL7threshs_167_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78422:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78422 | assign p_ZL7threshs_168_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78424:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78424 | assign p_ZL7threshs_169_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78426:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78426 | assign p_ZL7threshs_16_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                 ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78428:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78428 | assign p_ZL7threshs_170_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78430:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78430 | assign p_ZL7threshs_171_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78432:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78432 | assign p_ZL7threshs_172_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78434:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78434 | assign p_ZL7threshs_173_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78436:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78436 | assign p_ZL7threshs_174_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78438:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78438 | assign p_ZL7threshs_175_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78440:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78440 | assign p_ZL7threshs_176_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78442:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78442 | assign p_ZL7threshs_177_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78444:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78444 | assign p_ZL7threshs_178_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78446:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78446 | assign p_ZL7threshs_179_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78448:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78448 | assign p_ZL7threshs_17_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                 ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78450:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78450 | assign p_ZL7threshs_180_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78452:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78452 | assign p_ZL7threshs_181_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78454:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78454 | assign p_ZL7threshs_182_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78456:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78456 | assign p_ZL7threshs_183_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78458:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78458 | assign p_ZL7threshs_184_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78460:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78460 | assign p_ZL7threshs_185_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78462:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,346]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,346] 78462 | assign p_ZL7threshs_186_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,346]       |                                  ^
[2024-02-29 20:34:44,346] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78464:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78464 | assign p_ZL7threshs_187_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78466:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78466 | assign p_ZL7threshs_188_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78468:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78468 | assign p_ZL7threshs_189_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78470:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78470 | assign p_ZL7threshs_18_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                 ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78472:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78472 | assign p_ZL7threshs_190_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78474:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78474 | assign p_ZL7threshs_191_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78476:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78476 | assign p_ZL7threshs_192_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78478:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78478 | assign p_ZL7threshs_193_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78480:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78480 | assign p_ZL7threshs_194_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78482:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78482 | assign p_ZL7threshs_195_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78484:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78484 | assign p_ZL7threshs_196_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78486:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78486 | assign p_ZL7threshs_197_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78488:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78488 | assign p_ZL7threshs_198_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78490:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78490 | assign p_ZL7threshs_199_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78492:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78492 | assign p_ZL7threshs_19_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                 ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78494:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78494 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78496:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78496 | assign p_ZL7threshs_200_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78498:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78498 | assign p_ZL7threshs_201_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78500:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78500 | assign p_ZL7threshs_202_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78502:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78502 | assign p_ZL7threshs_203_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78504:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78504 | assign p_ZL7threshs_204_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78506:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78506 | assign p_ZL7threshs_205_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78508:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78508 | assign p_ZL7threshs_206_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78510:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78510 | assign p_ZL7threshs_207_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78512:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78512 | assign p_ZL7threshs_208_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78514:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78514 | assign p_ZL7threshs_209_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78516:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78516 | assign p_ZL7threshs_20_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                 ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78518:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78518 | assign p_ZL7threshs_210_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78520:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78520 | assign p_ZL7threshs_211_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78522:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78522 | assign p_ZL7threshs_212_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78524:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,347] 78524 | assign p_ZL7threshs_213_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,347]       |                                  ^
[2024-02-29 20:34:44,347] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78526:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,347]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,348] 78526 | assign p_ZL7threshs_214_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,348]       |                                  ^
[2024-02-29 20:34:44,348] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78528:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,348]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,348] 78528 | assign p_ZL7threshs_215_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,348]       |                                  ^
[2024-02-29 20:34:44,348] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78530:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,348]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,348] 78530 | assign p_ZL7threshs_216_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,348]       |                                  ^
[2024-02-29 20:34:44,348] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78532:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,348]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,348] 78532 | assign p_ZL7threshs_217_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,348]       |                                  ^
[2024-02-29 20:34:44,348] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78534:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,348]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,348] 78534 | assign p_ZL7threshs_218_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,348]       |                                  ^
[2024-02-29 20:34:44,348] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78536:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,348]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,348] 78536 | assign p_ZL7threshs_219_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,348]       |                                  ^
[2024-02-29 20:34:44,348] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78538:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,348]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,348] 78538 | assign p_ZL7threshs_21_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,348]       |                                 ^
[2024-02-29 20:34:44,348] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78540:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,348]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,348] 78540 | assign p_ZL7threshs_220_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,348]       |                                  ^
[2024-02-29 20:34:44,348] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78542:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,348]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,348] 78542 | assign p_ZL7threshs_221_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,348]       |                                  ^
[2024-02-29 20:34:44,348] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78544:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,348]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,348] 78544 | assign p_ZL7threshs_222_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,348]       |                                  ^
[2024-02-29 20:34:44,348] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78546:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,348]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,348] 78546 | assign p_ZL7threshs_223_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,348]       |                                  ^
[2024-02-29 20:34:44,348] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78548:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,348]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,348] 78548 | assign p_ZL7threshs_224_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,348]       |                                  ^
[2024-02-29 20:34:44,348] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78550:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,348]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,348] 78550 | assign p_ZL7threshs_225_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,348]       |                                  ^
[2024-02-29 20:34:44,348] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78552:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,348]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,348] 78552 | assign p_ZL7threshs_226_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,348]       |                                  ^
[2024-02-29 20:34:44,348] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78554:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,348]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,348] 78554 | assign p_ZL7threshs_227_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,348]       |                                  ^
[2024-02-29 20:34:44,348] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78556:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,348]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,348] 78556 | assign p_ZL7threshs_228_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,349]       |                                  ^
[2024-02-29 20:34:44,349] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78558:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,349]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,349] 78558 | assign p_ZL7threshs_229_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,349]       |                                  ^
[2024-02-29 20:34:44,349] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78560:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,349]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,349] 78560 | assign p_ZL7threshs_22_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,349]       |                                 ^
[2024-02-29 20:34:44,349] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78562:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,349]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,349] 78562 | assign p_ZL7threshs_230_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,349]       |                                  ^
[2024-02-29 20:34:44,349] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78564:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,349]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,349] 78564 | assign p_ZL7threshs_231_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,349]       |                                  ^
[2024-02-29 20:34:44,349] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78566:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,349]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,349] 78566 | assign p_ZL7threshs_232_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,349]       |                                  ^
[2024-02-29 20:34:44,349] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78568:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,349]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,349] 78568 | assign p_ZL7threshs_233_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,349]       |                                  ^
[2024-02-29 20:34:44,349] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78570:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,349]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,349] 78570 | assign p_ZL7threshs_234_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,349]       |                                  ^
[2024-02-29 20:34:44,349] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78572:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,349]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,349] 78572 | assign p_ZL7threshs_235_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,349]       |                                  ^
[2024-02-29 20:34:44,349] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78574:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,349]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,349] 78574 | assign p_ZL7threshs_236_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,349]       |                                  ^
[2024-02-29 20:34:44,349] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78576:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,349]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,349] 78576 | assign p_ZL7threshs_237_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,349]       |                                  ^
[2024-02-29 20:34:44,349] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78578:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,349]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,349] 78578 | assign p_ZL7threshs_238_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,349]       |                                  ^
[2024-02-29 20:34:44,349] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78580:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,349]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,349] 78580 | assign p_ZL7threshs_239_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,349]       |                                  ^
[2024-02-29 20:34:44,349] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78582:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,349]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,349] 78582 | assign p_ZL7threshs_23_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                 ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78584:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78584 | assign p_ZL7threshs_240_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                  ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78586:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78586 | assign p_ZL7threshs_241_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                  ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78588:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78588 | assign p_ZL7threshs_242_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                  ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78590:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78590 | assign p_ZL7threshs_243_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                  ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78592:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78592 | assign p_ZL7threshs_244_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                  ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78594:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78594 | assign p_ZL7threshs_245_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                  ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78596:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78596 | assign p_ZL7threshs_246_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                  ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78598:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78598 | assign p_ZL7threshs_247_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                  ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78600:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78600 | assign p_ZL7threshs_248_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                  ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78602:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78602 | assign p_ZL7threshs_249_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                  ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78604:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78604 | assign p_ZL7threshs_24_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                 ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78606:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78606 | assign p_ZL7threshs_250_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                  ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78608:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78608 | assign p_ZL7threshs_251_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                  ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78610:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78610 | assign p_ZL7threshs_252_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                  ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78612:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78612 | assign p_ZL7threshs_253_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                  ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78614:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78614 | assign p_ZL7threshs_254_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                  ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78616:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78616 | assign p_ZL7threshs_25_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                 ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78618:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78618 | assign p_ZL7threshs_26_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                 ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78620:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78620 | assign p_ZL7threshs_27_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                 ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78622:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78622 | assign p_ZL7threshs_28_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                 ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78624:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78624 | assign p_ZL7threshs_29_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                 ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78626:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78626 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78628:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78628 | assign p_ZL7threshs_30_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                 ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78630:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78630 | assign p_ZL7threshs_31_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                 ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78632:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78632 | assign p_ZL7threshs_32_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                 ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78634:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78634 | assign p_ZL7threshs_33_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                 ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78636:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78636 | assign p_ZL7threshs_34_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                 ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78638:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,350] 78638 | assign p_ZL7threshs_35_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,350]       |                                 ^
[2024-02-29 20:34:44,350] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78640:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,350]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78640 | assign p_ZL7threshs_36_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78642:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78642 | assign p_ZL7threshs_37_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78644:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78644 | assign p_ZL7threshs_38_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78646:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78646 | assign p_ZL7threshs_39_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78648:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78648 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78650:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78650 | assign p_ZL7threshs_40_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78652:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78652 | assign p_ZL7threshs_41_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78654:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78654 | assign p_ZL7threshs_42_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78656:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78656 | assign p_ZL7threshs_43_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78658:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78658 | assign p_ZL7threshs_44_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78660:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78660 | assign p_ZL7threshs_45_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78662:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78662 | assign p_ZL7threshs_46_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78664:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78664 | assign p_ZL7threshs_47_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78666:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78666 | assign p_ZL7threshs_48_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78668:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78668 | assign p_ZL7threshs_49_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78670:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78670 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78672:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78672 | assign p_ZL7threshs_50_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78674:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78674 | assign p_ZL7threshs_51_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78676:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78676 | assign p_ZL7threshs_52_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78678:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78678 | assign p_ZL7threshs_53_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78680:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78680 | assign p_ZL7threshs_54_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78682:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78682 | assign p_ZL7threshs_55_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78684:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78684 | assign p_ZL7threshs_56_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78686:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78686 | assign p_ZL7threshs_57_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78688:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78688 | assign p_ZL7threshs_58_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78690:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78690 | assign p_ZL7threshs_59_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78692:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78692 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78694:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78694 | assign p_ZL7threshs_60_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78696:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78696 | assign p_ZL7threshs_61_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78698:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78698 | assign p_ZL7threshs_62_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78700:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78700 | assign p_ZL7threshs_63_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78702:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,351] 78702 | assign p_ZL7threshs_64_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,351]       |                                 ^
[2024-02-29 20:34:44,351] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78704:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,351]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78704 | assign p_ZL7threshs_65_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78706:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78706 | assign p_ZL7threshs_66_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78708:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78708 | assign p_ZL7threshs_67_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78710:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78710 | assign p_ZL7threshs_68_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78712:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78712 | assign p_ZL7threshs_69_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78714:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78714 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78716:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78716 | assign p_ZL7threshs_70_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78718:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78718 | assign p_ZL7threshs_71_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78720:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78720 | assign p_ZL7threshs_72_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78722:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78722 | assign p_ZL7threshs_73_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78724:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78724 | assign p_ZL7threshs_74_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78726:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78726 | assign p_ZL7threshs_75_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78728:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78728 | assign p_ZL7threshs_76_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78730:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78730 | assign p_ZL7threshs_77_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78732:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78732 | assign p_ZL7threshs_78_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78734:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78734 | assign p_ZL7threshs_79_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78736:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78736 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78738:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78738 | assign p_ZL7threshs_80_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78740:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78740 | assign p_ZL7threshs_81_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78742:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78742 | assign p_ZL7threshs_82_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78744:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78744 | assign p_ZL7threshs_83_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78746:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78746 | assign p_ZL7threshs_84_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78748:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78748 | assign p_ZL7threshs_85_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78750:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78750 | assign p_ZL7threshs_86_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78752:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78752 | assign p_ZL7threshs_87_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78754:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78754 | assign p_ZL7threshs_88_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78756:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78756 | assign p_ZL7threshs_89_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78758:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78758 | assign p_ZL7threshs_8_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78760:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78760 | assign p_ZL7threshs_90_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78762:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78762 | assign p_ZL7threshs_91_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78764:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78764 | assign p_ZL7threshs_92_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78766:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,352]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,352] 78766 | assign p_ZL7threshs_93_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,352]       |                                 ^
[2024-02-29 20:34:44,352] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78768:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78768 | assign p_ZL7threshs_94_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,353]       |                                 ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78770:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78770 | assign p_ZL7threshs_95_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,353]       |                                 ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78772:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78772 | assign p_ZL7threshs_96_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,353]       |                                 ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78774:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78774 | assign p_ZL7threshs_97_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,353]       |                                 ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78776:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78776 | assign p_ZL7threshs_98_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,353]       |                                 ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78778:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78778 | assign p_ZL7threshs_99_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,353]       |                                 ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78780:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5264_p1' generates 64 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78780 | assign p_ZL7threshs_9_address0 = idxprom2_i_fu_5264_p1;
[2024-02-29 20:34:44,353]       |                                ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78834:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_10_fu_4664_p00' generates 16 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78834 | assign ret_V_10_fu_4664_p0 = ret_V_10_fu_4664_p00;
[2024-02-29 20:34:44,353]       |                            ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78836:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_10_fu_4647_p4' generates 8 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78836 | assign ret_V_10_fu_4664_p00 = r_V_10_fu_4647_p4;
[2024-02-29 20:34:44,353]       |                             ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78838:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_11_fu_4691_p00' generates 16 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78838 | assign ret_V_11_fu_4691_p0 = ret_V_11_fu_4691_p00;
[2024-02-29 20:34:44,353]       |                            ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78840:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_11_fu_4674_p4' generates 8 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78840 | assign ret_V_11_fu_4691_p00 = r_V_11_fu_4674_p4;
[2024-02-29 20:34:44,353]       |                             ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78842:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_12_fu_4718_p00' generates 16 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78842 | assign ret_V_12_fu_4718_p0 = ret_V_12_fu_4718_p00;
[2024-02-29 20:34:44,353]       |                            ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78844:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_12_fu_4701_p4' generates 8 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78844 | assign ret_V_12_fu_4718_p00 = r_V_12_fu_4701_p4;
[2024-02-29 20:34:44,353]       |                             ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78846:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_13_fu_4745_p00' generates 16 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78846 | assign ret_V_13_fu_4745_p0 = ret_V_13_fu_4745_p00;
[2024-02-29 20:34:44,353]       |                            ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78848:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_13_fu_4728_p4' generates 8 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78848 | assign ret_V_13_fu_4745_p00 = r_V_13_fu_4728_p4;
[2024-02-29 20:34:44,353]       |                             ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78850:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_14_fu_4772_p00' generates 16 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78850 | assign ret_V_14_fu_4772_p0 = ret_V_14_fu_4772_p00;
[2024-02-29 20:34:44,353]       |                            ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78852:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_14_fu_4755_p4' generates 8 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78852 | assign ret_V_14_fu_4772_p00 = r_V_14_fu_4755_p4;
[2024-02-29 20:34:44,353]       |                             ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78854:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_15_fu_4799_p00' generates 16 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78854 | assign ret_V_15_fu_4799_p0 = ret_V_15_fu_4799_p00;
[2024-02-29 20:34:44,353]       |                            ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78856:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_15_fu_4782_p4' generates 8 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78856 | assign ret_V_15_fu_4799_p00 = r_V_15_fu_4782_p4;
[2024-02-29 20:34:44,353]       |                             ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78858:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_16_fu_4826_p00' generates 16 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78858 | assign ret_V_16_fu_4826_p0 = ret_V_16_fu_4826_p00;
[2024-02-29 20:34:44,353]       |                            ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78860:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_16_fu_4809_p4' generates 8 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78860 | assign ret_V_16_fu_4826_p00 = r_V_16_fu_4809_p4;
[2024-02-29 20:34:44,353]       |                             ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78862:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_17_fu_4853_p00' generates 16 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78862 | assign ret_V_17_fu_4853_p0 = ret_V_17_fu_4853_p00;
[2024-02-29 20:34:44,353]       |                            ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78864:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_17_fu_4836_p4' generates 8 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78864 | assign ret_V_17_fu_4853_p00 = r_V_17_fu_4836_p4;
[2024-02-29 20:34:44,353]       |                             ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78866:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_18_fu_4880_p00' generates 16 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78866 | assign ret_V_18_fu_4880_p0 = ret_V_18_fu_4880_p00;
[2024-02-29 20:34:44,353]       |                            ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78868:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_18_fu_4863_p4' generates 8 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78868 | assign ret_V_18_fu_4880_p00 = r_V_18_fu_4863_p4;
[2024-02-29 20:34:44,353]       |                             ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78870:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_19_fu_4907_p00' generates 16 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78870 | assign ret_V_19_fu_4907_p0 = ret_V_19_fu_4907_p00;
[2024-02-29 20:34:44,353]       |                            ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78872:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_19_fu_4890_p4' generates 8 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78872 | assign ret_V_19_fu_4907_p00 = r_V_19_fu_4890_p4;
[2024-02-29 20:34:44,353]       |                             ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78874:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_1_fu_4421_p00' generates 16 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78874 | assign ret_V_1_fu_4421_p0 = ret_V_1_fu_4421_p00;
[2024-02-29 20:34:44,353]       |                           ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78876:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_1_fu_4404_p4' generates 8 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78876 | assign ret_V_1_fu_4421_p00 = r_V_1_fu_4404_p4;
[2024-02-29 20:34:44,353]       |                            ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78878:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_20_fu_4934_p00' generates 16 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78878 | assign ret_V_20_fu_4934_p0 = ret_V_20_fu_4934_p00;
[2024-02-29 20:34:44,353]       |                            ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78880:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_20_fu_4917_p4' generates 8 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78880 | assign ret_V_20_fu_4934_p00 = r_V_20_fu_4917_p4;
[2024-02-29 20:34:44,353]       |                             ^
[2024-02-29 20:34:44,353] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78882:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_21_fu_4961_p00' generates 16 bits.
[2024-02-29 20:34:44,353]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,353] 78882 | assign ret_V_21_fu_4961_p0 = ret_V_21_fu_4961_p00;
[2024-02-29 20:34:44,353]       |                            ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78884:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_21_fu_4944_p4' generates 8 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78884 | assign ret_V_21_fu_4961_p00 = r_V_21_fu_4944_p4;
[2024-02-29 20:34:44,354]       |                             ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78886:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_22_fu_4988_p00' generates 16 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78886 | assign ret_V_22_fu_4988_p0 = ret_V_22_fu_4988_p00;
[2024-02-29 20:34:44,354]       |                            ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78888:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_22_fu_4971_p4' generates 8 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78888 | assign ret_V_22_fu_4988_p00 = r_V_22_fu_4971_p4;
[2024-02-29 20:34:44,354]       |                             ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78890:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_23_fu_5015_p00' generates 16 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78890 | assign ret_V_23_fu_5015_p0 = ret_V_23_fu_5015_p00;
[2024-02-29 20:34:44,354]       |                            ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78892:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_23_fu_4998_p4' generates 8 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78892 | assign ret_V_23_fu_5015_p00 = r_V_23_fu_4998_p4;
[2024-02-29 20:34:44,354]       |                             ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78894:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_24_fu_5042_p00' generates 16 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78894 | assign ret_V_24_fu_5042_p0 = ret_V_24_fu_5042_p00;
[2024-02-29 20:34:44,354]       |                            ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78896:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_24_fu_5025_p4' generates 8 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78896 | assign ret_V_24_fu_5042_p00 = r_V_24_fu_5025_p4;
[2024-02-29 20:34:44,354]       |                             ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78898:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_2_fu_4448_p00' generates 16 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78898 | assign ret_V_2_fu_4448_p0 = ret_V_2_fu_4448_p00;
[2024-02-29 20:34:44,354]       |                           ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78900:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_2_fu_4431_p4' generates 8 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78900 | assign ret_V_2_fu_4448_p00 = r_V_2_fu_4431_p4;
[2024-02-29 20:34:44,354]       |                            ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78902:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_3_fu_4475_p00' generates 16 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78902 | assign ret_V_3_fu_4475_p0 = ret_V_3_fu_4475_p00;
[2024-02-29 20:34:44,354]       |                           ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78904:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_3_fu_4458_p4' generates 8 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78904 | assign ret_V_3_fu_4475_p00 = r_V_3_fu_4458_p4;
[2024-02-29 20:34:44,354]       |                            ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78906:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_4_fu_4502_p00' generates 16 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78906 | assign ret_V_4_fu_4502_p0 = ret_V_4_fu_4502_p00;
[2024-02-29 20:34:44,354]       |                           ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78908:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_4_fu_4485_p4' generates 8 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78908 | assign ret_V_4_fu_4502_p00 = r_V_4_fu_4485_p4;
[2024-02-29 20:34:44,354]       |                            ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78910:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_5_fu_4529_p00' generates 16 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78910 | assign ret_V_5_fu_4529_p0 = ret_V_5_fu_4529_p00;
[2024-02-29 20:34:44,354]       |                           ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78912:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_5_fu_4512_p4' generates 8 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78912 | assign ret_V_5_fu_4529_p00 = r_V_5_fu_4512_p4;
[2024-02-29 20:34:44,354]       |                            ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78914:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_6_fu_4556_p00' generates 16 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78914 | assign ret_V_6_fu_4556_p0 = ret_V_6_fu_4556_p00;
[2024-02-29 20:34:44,354]       |                           ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78916:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_6_fu_4539_p4' generates 8 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78916 | assign ret_V_6_fu_4556_p00 = r_V_6_fu_4539_p4;
[2024-02-29 20:34:44,354]       |                            ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78918:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_7_fu_4583_p00' generates 16 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78918 | assign ret_V_7_fu_4583_p0 = ret_V_7_fu_4583_p00;
[2024-02-29 20:34:44,354]       |                           ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78920:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_7_fu_4566_p4' generates 8 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78920 | assign ret_V_7_fu_4583_p00 = r_V_7_fu_4566_p4;
[2024-02-29 20:34:44,354]       |                            ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78922:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_8_fu_4610_p00' generates 16 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78922 | assign ret_V_8_fu_4610_p0 = ret_V_8_fu_4610_p00;
[2024-02-29 20:34:44,354]       |                           ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78924:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_8_fu_4593_p4' generates 8 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78924 | assign ret_V_8_fu_4610_p00 = r_V_8_fu_4593_p4;
[2024-02-29 20:34:44,354]       |                            ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78926:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_9_fu_4637_p00' generates 16 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78926 | assign ret_V_9_fu_4637_p0 = ret_V_9_fu_4637_p00;
[2024-02-29 20:34:44,354]       |                           ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78928:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_9_fu_4620_p4' generates 8 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78928 | assign ret_V_9_fu_4637_p00 = r_V_9_fu_4620_p4;
[2024-02-29 20:34:44,354]       |                            ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78930:25: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_4394_p00' generates 16 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78930 | assign ret_V_fu_4394_p0 = ret_V_fu_4394_p00;
[2024-02-29 20:34:44,354]       |                         ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78932:26: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_fu_4383_p1' generates 8 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78932 | assign ret_V_fu_4394_p00 = r_V_fu_4383_p1;
[2024-02-29 20:34:44,354]       |                          ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78934:33: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_10_fu_4664_p2' generates 16 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78934 | assign sext_ln674_10_fu_4670_p1 = ret_V_10_fu_4664_p2;
[2024-02-29 20:34:44,354]       |                                 ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78936:33: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_11_fu_4691_p2' generates 16 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78936 | assign sext_ln674_11_fu_4697_p1 = ret_V_11_fu_4691_p2;
[2024-02-29 20:34:44,354]       |                                 ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78938:33: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_12_fu_4718_p2' generates 16 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78938 | assign sext_ln674_12_fu_4724_p1 = ret_V_12_fu_4718_p2;
[2024-02-29 20:34:44,354]       |                                 ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78940:33: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_13_fu_4745_p2' generates 16 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78940 | assign sext_ln674_13_fu_4751_p1 = ret_V_13_fu_4745_p2;
[2024-02-29 20:34:44,354]       |                                 ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78942:33: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_14_fu_4772_p2' generates 16 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78942 | assign sext_ln674_14_fu_4778_p1 = ret_V_14_fu_4772_p2;
[2024-02-29 20:34:44,354]       |                                 ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78944:33: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_15_fu_4799_p2' generates 16 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,354] 78944 | assign sext_ln674_15_fu_4805_p1 = ret_V_15_fu_4799_p2;
[2024-02-29 20:34:44,354]       |                                 ^
[2024-02-29 20:34:44,354] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78946:33: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_16_fu_4826_p2' generates 16 bits.
[2024-02-29 20:34:44,354]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78946 | assign sext_ln674_16_fu_4832_p1 = ret_V_16_fu_4826_p2;
[2024-02-29 20:34:44,355]       |                                 ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78948:33: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_17_fu_4853_p2' generates 16 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78948 | assign sext_ln674_17_fu_4859_p1 = ret_V_17_fu_4853_p2;
[2024-02-29 20:34:44,355]       |                                 ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78950:33: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_18_fu_4880_p2' generates 16 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78950 | assign sext_ln674_18_fu_4886_p1 = ret_V_18_fu_4880_p2;
[2024-02-29 20:34:44,355]       |                                 ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78952:33: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_19_fu_4907_p2' generates 16 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78952 | assign sext_ln674_19_fu_4913_p1 = ret_V_19_fu_4907_p2;
[2024-02-29 20:34:44,355]       |                                 ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78954:32: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_1_fu_4421_p2' generates 16 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78954 | assign sext_ln674_1_fu_4427_p1 = ret_V_1_fu_4421_p2;
[2024-02-29 20:34:44,355]       |                                ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78956:33: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_20_fu_4934_p2' generates 16 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78956 | assign sext_ln674_20_fu_4940_p1 = ret_V_20_fu_4934_p2;
[2024-02-29 20:34:44,355]       |                                 ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78958:33: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_21_fu_4961_p2' generates 16 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78958 | assign sext_ln674_21_fu_4967_p1 = ret_V_21_fu_4961_p2;
[2024-02-29 20:34:44,355]       |                                 ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78960:33: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_22_fu_4988_p2' generates 16 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78960 | assign sext_ln674_22_fu_4994_p1 = ret_V_22_fu_4988_p2;
[2024-02-29 20:34:44,355]       |                                 ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78962:33: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_23_fu_5015_p2' generates 16 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78962 | assign sext_ln674_23_fu_5021_p1 = ret_V_23_fu_5015_p2;
[2024-02-29 20:34:44,355]       |                                 ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78964:32: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_2_fu_4448_p2' generates 16 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78964 | assign sext_ln674_2_fu_4454_p1 = ret_V_2_fu_4448_p2;
[2024-02-29 20:34:44,355]       |                                ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78966:32: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_3_fu_4475_p2' generates 16 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78966 | assign sext_ln674_3_fu_4481_p1 = ret_V_3_fu_4475_p2;
[2024-02-29 20:34:44,355]       |                                ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78968:32: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_4_fu_4502_p2' generates 16 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78968 | assign sext_ln674_4_fu_4508_p1 = ret_V_4_fu_4502_p2;
[2024-02-29 20:34:44,355]       |                                ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78970:32: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_5_fu_4529_p2' generates 16 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78970 | assign sext_ln674_5_fu_4535_p1 = ret_V_5_fu_4529_p2;
[2024-02-29 20:34:44,355]       |                                ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78972:32: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_6_fu_4556_p2' generates 16 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78972 | assign sext_ln674_6_fu_4562_p1 = ret_V_6_fu_4556_p2;
[2024-02-29 20:34:44,355]       |                                ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78974:32: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_7_fu_4583_p2' generates 16 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78974 | assign sext_ln674_7_fu_4589_p1 = ret_V_7_fu_4583_p2;
[2024-02-29 20:34:44,355]       |                                ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78976:32: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_8_fu_4610_p2' generates 16 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78976 | assign sext_ln674_8_fu_4616_p1 = ret_V_8_fu_4610_p2;
[2024-02-29 20:34:44,355]       |                                ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78978:32: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_9_fu_4637_p2' generates 16 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78978 | assign sext_ln674_9_fu_4643_p1 = ret_V_9_fu_4637_p2;
[2024-02-29 20:34:44,355]       |                                ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78980:30: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_4394_p2' generates 16 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78980 | assign sext_ln674_fu_4400_p1 = ret_V_fu_4394_p2;
[2024-02-29 20:34:44,355]       |                              ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78982:33: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78982 | assign sext_ln886_10_fu_5166_p1 = $signed(add_ln886_12_fu_5160_p2);
[2024-02-29 20:34:44,355]       |                                 ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78984:33: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78984 | assign sext_ln886_11_fu_5176_p1 = $signed(add_ln886_13_fu_5170_p2);
[2024-02-29 20:34:44,355]       |                                 ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78986:33: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78986 | assign sext_ln886_12_fu_5186_p1 = $signed(add_ln886_14_fu_5180_p2);
[2024-02-29 20:34:44,355]       |                                 ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78988:33: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78988 | assign sext_ln886_13_fu_5202_p1 = $signed(add_ln886_16_fu_5196_p2);
[2024-02-29 20:34:44,355]       |                                 ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78990:33: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78990 | assign sext_ln886_14_fu_5212_p1 = $signed(add_ln886_17_fu_5206_p2);
[2024-02-29 20:34:44,355]       |                                 ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78992:33: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78992 | assign sext_ln886_15_fu_5222_p1 = $signed(add_ln886_18_fu_5216_p2);
[2024-02-29 20:34:44,355]       |                                 ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78994:33: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78994 | assign sext_ln886_16_fu_5232_p1 = $signed(add_ln886_19_fu_5226_p2);
[2024-02-29 20:34:44,355]       |                                 ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78996:33: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78996 | assign sext_ln886_17_fu_5242_p1 = $signed(add_ln886_20_fu_5236_p2);
[2024-02-29 20:34:44,355]       |                                 ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:78998:32: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 78998 | assign sext_ln886_1_fu_5058_p1 = $signed(add_ln886_fu_5052_p2);
[2024-02-29 20:34:44,355]       |                                ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79000:32: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 79000 | assign sext_ln886_2_fu_5068_p1 = $signed(add_ln886_1_fu_5062_p2);
[2024-02-29 20:34:44,355]       |                                ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79002:32: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 79002 | assign sext_ln886_3_fu_5078_p1 = $signed(add_ln886_2_fu_5072_p2);
[2024-02-29 20:34:44,355]       |                                ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79004:32: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 79004 | assign sext_ln886_4_fu_5088_p1 = $signed(add_ln886_3_fu_5082_p2);
[2024-02-29 20:34:44,355]       |                                ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79006:32: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,355] 79006 | assign sext_ln886_5_fu_5104_p1 = $signed(add_ln886_5_fu_5098_p2);
[2024-02-29 20:34:44,355]       |                                ^
[2024-02-29 20:34:44,355] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79008:32: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.
[2024-02-29 20:34:44,355]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79008 | assign sext_ln886_6_fu_5114_p1 = $signed(add_ln886_6_fu_5108_p2);
[2024-02-29 20:34:44,356]       |                                ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79010:32: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79010 | assign sext_ln886_7_fu_5124_p1 = $signed(add_ln886_7_fu_5118_p2);
[2024-02-29 20:34:44,356]       |                                ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79012:32: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79012 | assign sext_ln886_8_fu_5134_p1 = $signed(add_ln886_8_fu_5128_p2);
[2024-02-29 20:34:44,356]       |                                ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79014:32: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79014 | assign sext_ln886_9_fu_5156_p1 = $signed(add_ln886_11_fu_5150_p2);
[2024-02-29 20:34:44,356]       |                                ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79016:30: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_24_fu_5042_p2' generates 16 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79016 | assign sext_ln886_fu_5048_p1 = ret_V_24_fu_5042_p2;
[2024-02-29 20:34:44,356]       |                              ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79526:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_100_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79526 | assign zext_ln1085_100_fu_7422_p1 = p_ZL7threshs_100_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79528:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_101_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79528 | assign zext_ln1085_101_fu_7441_p1 = p_ZL7threshs_101_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79530:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_102_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79530 | assign zext_ln1085_102_fu_7460_p1 = p_ZL7threshs_102_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79532:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_103_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79532 | assign zext_ln1085_103_fu_7479_p1 = p_ZL7threshs_103_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79534:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_104_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79534 | assign zext_ln1085_104_fu_7498_p1 = p_ZL7threshs_104_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79536:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_105_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79536 | assign zext_ln1085_105_fu_7517_p1 = p_ZL7threshs_105_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79538:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_106_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79538 | assign zext_ln1085_106_fu_7536_p1 = p_ZL7threshs_106_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79540:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_107_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79540 | assign zext_ln1085_107_fu_7555_p1 = p_ZL7threshs_107_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79542:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_108_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79542 | assign zext_ln1085_108_fu_7574_p1 = p_ZL7threshs_108_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79544:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_109_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79544 | assign zext_ln1085_109_fu_7593_p1 = p_ZL7threshs_109_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79546:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_10_q0' generates 16 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79546 | assign zext_ln1085_10_fu_5712_p1 = p_ZL7threshs_10_q0;
[2024-02-29 20:34:44,356]       |                                  ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79548:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_110_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79548 | assign zext_ln1085_110_fu_7612_p1 = p_ZL7threshs_110_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79550:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_111_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79550 | assign zext_ln1085_111_fu_7631_p1 = p_ZL7threshs_111_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79552:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_112_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79552 | assign zext_ln1085_112_fu_7650_p1 = p_ZL7threshs_112_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79554:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_113_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79554 | assign zext_ln1085_113_fu_7669_p1 = p_ZL7threshs_113_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79556:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_114_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79556 | assign zext_ln1085_114_fu_7688_p1 = p_ZL7threshs_114_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79558:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_115_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79558 | assign zext_ln1085_115_fu_7707_p1 = p_ZL7threshs_115_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79560:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_116_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79560 | assign zext_ln1085_116_fu_7726_p1 = p_ZL7threshs_116_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79562:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_117_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79562 | assign zext_ln1085_117_fu_7745_p1 = p_ZL7threshs_117_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79564:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_118_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79564 | assign zext_ln1085_118_fu_7764_p1 = p_ZL7threshs_118_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79566:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_119_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79566 | assign zext_ln1085_119_fu_7783_p1 = p_ZL7threshs_119_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79568:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_11_q0' generates 16 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79568 | assign zext_ln1085_11_fu_5731_p1 = p_ZL7threshs_11_q0;
[2024-02-29 20:34:44,356]       |                                  ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79570:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_120_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79570 | assign zext_ln1085_120_fu_7802_p1 = p_ZL7threshs_120_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79572:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_121_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79572 | assign zext_ln1085_121_fu_7821_p1 = p_ZL7threshs_121_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79574:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_122_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79574 | assign zext_ln1085_122_fu_7840_p1 = p_ZL7threshs_122_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79576:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_123_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,356] 79576 | assign zext_ln1085_123_fu_7859_p1 = p_ZL7threshs_123_q0;
[2024-02-29 20:34:44,356]       |                                   ^
[2024-02-29 20:34:44,356] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79578:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_124_q0' generates 18 bits.
[2024-02-29 20:34:44,356]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79578 | assign zext_ln1085_124_fu_7878_p1 = p_ZL7threshs_124_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79580:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_125_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79580 | assign zext_ln1085_125_fu_7897_p1 = p_ZL7threshs_125_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79582:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_126_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79582 | assign zext_ln1085_126_fu_7916_p1 = p_ZL7threshs_126_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79584:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_127_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79584 | assign zext_ln1085_127_fu_7935_p1 = p_ZL7threshs_127_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79586:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_128_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79586 | assign zext_ln1085_128_fu_7954_p1 = p_ZL7threshs_128_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79588:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_129_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79588 | assign zext_ln1085_129_fu_7973_p1 = p_ZL7threshs_129_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79590:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_12_q0' generates 16 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79590 | assign zext_ln1085_12_fu_5750_p1 = p_ZL7threshs_12_q0;
[2024-02-29 20:34:44,357]       |                                  ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79592:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_130_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79592 | assign zext_ln1085_130_fu_7992_p1 = p_ZL7threshs_130_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79594:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_131_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79594 | assign zext_ln1085_131_fu_8011_p1 = p_ZL7threshs_131_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79596:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_132_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79596 | assign zext_ln1085_132_fu_8030_p1 = p_ZL7threshs_132_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79598:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_133_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79598 | assign zext_ln1085_133_fu_8049_p1 = p_ZL7threshs_133_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79600:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_134_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79600 | assign zext_ln1085_134_fu_8068_p1 = p_ZL7threshs_134_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79602:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_135_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79602 | assign zext_ln1085_135_fu_8087_p1 = p_ZL7threshs_135_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79604:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_136_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79604 | assign zext_ln1085_136_fu_8106_p1 = p_ZL7threshs_136_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79606:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_137_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79606 | assign zext_ln1085_137_fu_8125_p1 = p_ZL7threshs_137_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79608:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_138_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79608 | assign zext_ln1085_138_fu_8144_p1 = p_ZL7threshs_138_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79610:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_139_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79610 | assign zext_ln1085_139_fu_8163_p1 = p_ZL7threshs_139_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79612:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_13_q0' generates 16 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79612 | assign zext_ln1085_13_fu_5769_p1 = p_ZL7threshs_13_q0;
[2024-02-29 20:34:44,357]       |                                  ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79614:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_140_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79614 | assign zext_ln1085_140_fu_8182_p1 = p_ZL7threshs_140_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79616:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_141_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79616 | assign zext_ln1085_141_fu_8201_p1 = p_ZL7threshs_141_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79618:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_142_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79618 | assign zext_ln1085_142_fu_8220_p1 = p_ZL7threshs_142_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79620:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_143_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79620 | assign zext_ln1085_143_fu_8239_p1 = p_ZL7threshs_143_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79622:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_144_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79622 | assign zext_ln1085_144_fu_8258_p1 = p_ZL7threshs_144_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79624:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_145_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79624 | assign zext_ln1085_145_fu_8277_p1 = p_ZL7threshs_145_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79626:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_146_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79626 | assign zext_ln1085_146_fu_8296_p1 = p_ZL7threshs_146_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79628:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_147_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79628 | assign zext_ln1085_147_fu_8315_p1 = p_ZL7threshs_147_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79630:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_148_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79630 | assign zext_ln1085_148_fu_8334_p1 = p_ZL7threshs_148_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79632:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_149_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79632 | assign zext_ln1085_149_fu_8353_p1 = p_ZL7threshs_149_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79634:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_14_q0' generates 16 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79634 | assign zext_ln1085_14_fu_5788_p1 = p_ZL7threshs_14_q0;
[2024-02-29 20:34:44,357]       |                                  ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79636:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_150_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79636 | assign zext_ln1085_150_fu_8372_p1 = p_ZL7threshs_150_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79638:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_151_q0' generates 18 bits.
[2024-02-29 20:34:44,357]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,357] 79638 | assign zext_ln1085_151_fu_8391_p1 = p_ZL7threshs_151_q0;
[2024-02-29 20:34:44,357]       |                                   ^
[2024-02-29 20:34:44,357] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79640:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_152_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79640 | assign zext_ln1085_152_fu_8410_p1 = p_ZL7threshs_152_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79642:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_153_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79642 | assign zext_ln1085_153_fu_8429_p1 = p_ZL7threshs_153_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79644:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_154_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79644 | assign zext_ln1085_154_fu_8448_p1 = p_ZL7threshs_154_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79646:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_155_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79646 | assign zext_ln1085_155_fu_8467_p1 = p_ZL7threshs_155_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79648:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_156_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79648 | assign zext_ln1085_156_fu_8486_p1 = p_ZL7threshs_156_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79650:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_157_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79650 | assign zext_ln1085_157_fu_8505_p1 = p_ZL7threshs_157_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79652:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_158_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79652 | assign zext_ln1085_158_fu_8524_p1 = p_ZL7threshs_158_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79654:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_159_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79654 | assign zext_ln1085_159_fu_8543_p1 = p_ZL7threshs_159_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79656:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_15_q0' generates 16 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79656 | assign zext_ln1085_15_fu_5807_p1 = p_ZL7threshs_15_q0;
[2024-02-29 20:34:44,358]       |                                  ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79658:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_160_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79658 | assign zext_ln1085_160_fu_8562_p1 = p_ZL7threshs_160_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79660:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_161_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79660 | assign zext_ln1085_161_fu_8581_p1 = p_ZL7threshs_161_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79662:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_162_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79662 | assign zext_ln1085_162_fu_8600_p1 = p_ZL7threshs_162_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79664:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_163_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79664 | assign zext_ln1085_163_fu_8619_p1 = p_ZL7threshs_163_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79666:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_164_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79666 | assign zext_ln1085_164_fu_8638_p1 = p_ZL7threshs_164_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79668:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_165_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79668 | assign zext_ln1085_165_fu_8657_p1 = p_ZL7threshs_165_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79670:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_166_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79670 | assign zext_ln1085_166_fu_8676_p1 = p_ZL7threshs_166_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79672:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_167_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79672 | assign zext_ln1085_167_fu_8695_p1 = p_ZL7threshs_167_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79674:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_168_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79674 | assign zext_ln1085_168_fu_8714_p1 = p_ZL7threshs_168_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79676:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_169_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79676 | assign zext_ln1085_169_fu_8733_p1 = p_ZL7threshs_169_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79678:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_16_q0' generates 16 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79678 | assign zext_ln1085_16_fu_5826_p1 = p_ZL7threshs_16_q0;
[2024-02-29 20:34:44,358]       |                                  ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79680:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_170_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79680 | assign zext_ln1085_170_fu_8752_p1 = p_ZL7threshs_170_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79682:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_171_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79682 | assign zext_ln1085_171_fu_8771_p1 = p_ZL7threshs_171_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79684:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_172_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79684 | assign zext_ln1085_172_fu_8790_p1 = p_ZL7threshs_172_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79686:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_173_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79686 | assign zext_ln1085_173_fu_8809_p1 = p_ZL7threshs_173_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79688:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_174_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79688 | assign zext_ln1085_174_fu_8828_p1 = p_ZL7threshs_174_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79690:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_175_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79690 | assign zext_ln1085_175_fu_8847_p1 = p_ZL7threshs_175_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79692:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_176_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79692 | assign zext_ln1085_176_fu_8866_p1 = p_ZL7threshs_176_q0;
[2024-02-29 20:34:44,358]       |                                   ^
[2024-02-29 20:34:44,358] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79694:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_177_q0' generates 18 bits.
[2024-02-29 20:34:44,358]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,358] 79694 | assign zext_ln1085_177_fu_8885_p1 = p_ZL7threshs_177_q0;
[2024-02-29 20:34:44,359]       |                                   ^
[2024-02-29 20:34:44,359] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79696:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_178_q0' generates 18 bits.
[2024-02-29 20:34:44,359]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,359] 79696 | assign zext_ln1085_178_fu_8904_p1 = p_ZL7threshs_178_q0;
[2024-02-29 20:34:44,359]       |                                   ^
[2024-02-29 20:34:44,359] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79698:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_179_q0' generates 18 bits.
[2024-02-29 20:34:44,359]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,359] 79698 | assign zext_ln1085_179_fu_8923_p1 = p_ZL7threshs_179_q0;
[2024-02-29 20:34:44,359]       |                                   ^
[2024-02-29 20:34:44,359] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79700:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_17_q0' generates 16 bits.
[2024-02-29 20:34:44,359]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,359] 79700 | assign zext_ln1085_17_fu_5845_p1 = p_ZL7threshs_17_q0;
[2024-02-29 20:34:44,359]       |                                  ^
[2024-02-29 20:34:44,359] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79702:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_180_q0' generates 18 bits.
[2024-02-29 20:34:44,359]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,359] 79702 | assign zext_ln1085_180_fu_8942_p1 = p_ZL7threshs_180_q0;
[2024-02-29 20:34:44,359]       |                                   ^
[2024-02-29 20:34:44,359] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79704:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_181_q0' generates 18 bits.
[2024-02-29 20:34:44,359]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,359] 79704 | assign zext_ln1085_181_fu_8961_p1 = p_ZL7threshs_181_q0;
[2024-02-29 20:34:44,359]       |                                   ^
[2024-02-29 20:34:44,359] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79706:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_182_q0' generates 18 bits.
[2024-02-29 20:34:44,359]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,359] 79706 | assign zext_ln1085_182_fu_8980_p1 = p_ZL7threshs_182_q0;
[2024-02-29 20:34:44,359]       |                                   ^
[2024-02-29 20:34:44,359] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79708:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_183_q0' generates 18 bits.
[2024-02-29 20:34:44,359]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,359] 79708 | assign zext_ln1085_183_fu_8999_p1 = p_ZL7threshs_183_q0;
[2024-02-29 20:34:44,359]       |                                   ^
[2024-02-29 20:34:44,359] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79710:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_184_q0' generates 18 bits.
[2024-02-29 20:34:44,359]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,359] 79710 | assign zext_ln1085_184_fu_9018_p1 = p_ZL7threshs_184_q0;
[2024-02-29 20:34:44,359]       |                                   ^
[2024-02-29 20:34:44,359] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79712:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_185_q0' generates 18 bits.
[2024-02-29 20:34:44,359]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,359] 79712 | assign zext_ln1085_185_fu_9037_p1 = p_ZL7threshs_185_q0;
[2024-02-29 20:34:44,359]       |                                   ^
[2024-02-29 20:34:44,359] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79714:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_186_q0' generates 18 bits.
[2024-02-29 20:34:44,359]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,359] 79714 | assign zext_ln1085_186_fu_9056_p1 = p_ZL7threshs_186_q0;
[2024-02-29 20:34:44,359]       |                                   ^
[2024-02-29 20:34:44,359] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79716:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_187_q0' generates 18 bits.
[2024-02-29 20:34:44,359]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,359] 79716 | assign zext_ln1085_187_fu_9075_p1 = p_ZL7threshs_187_q0;
[2024-02-29 20:34:44,359]       |                                   ^
[2024-02-29 20:34:44,359] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79718:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_188_q0' generates 18 bits.
[2024-02-29 20:34:44,359]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,359] 79718 | assign zext_ln1085_188_fu_9094_p1 = p_ZL7threshs_188_q0;
[2024-02-29 20:34:44,359]       |                                   ^
[2024-02-29 20:34:44,359] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79720:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_189_q0' generates 18 bits.
[2024-02-29 20:34:44,359]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,359] 79720 | assign zext_ln1085_189_fu_9113_p1 = p_ZL7threshs_189_q0;
[2024-02-29 20:34:44,359]       |                                   ^
[2024-02-29 20:34:44,359] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79722:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_18_q0' generates 16 bits.
[2024-02-29 20:34:44,359]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79722 | assign zext_ln1085_18_fu_5864_p1 = p_ZL7threshs_18_q0;
[2024-02-29 20:34:44,360]       |                                  ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79724:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_190_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79724 | assign zext_ln1085_190_fu_9132_p1 = p_ZL7threshs_190_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79726:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_191_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79726 | assign zext_ln1085_191_fu_9151_p1 = p_ZL7threshs_191_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79728:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_192_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79728 | assign zext_ln1085_192_fu_9170_p1 = p_ZL7threshs_192_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79730:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_193_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79730 | assign zext_ln1085_193_fu_9189_p1 = p_ZL7threshs_193_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79732:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_194_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79732 | assign zext_ln1085_194_fu_9208_p1 = p_ZL7threshs_194_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79734:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_195_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79734 | assign zext_ln1085_195_fu_9227_p1 = p_ZL7threshs_195_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79736:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_196_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79736 | assign zext_ln1085_196_fu_9246_p1 = p_ZL7threshs_196_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79738:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_197_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79738 | assign zext_ln1085_197_fu_9265_p1 = p_ZL7threshs_197_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79740:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_198_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79740 | assign zext_ln1085_198_fu_9284_p1 = p_ZL7threshs_198_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79742:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_199_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79742 | assign zext_ln1085_199_fu_9303_p1 = p_ZL7threshs_199_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79744:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_19_q0' generates 16 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79744 | assign zext_ln1085_19_fu_5883_p1 = p_ZL7threshs_19_q0;
[2024-02-29 20:34:44,360]       |                                  ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79746:33: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_q0' generates 15 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79746 | assign zext_ln1085_1_fu_5541_p1 = p_ZL7threshs_1_q0;
[2024-02-29 20:34:44,360]       |                                 ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79748:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_200_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79748 | assign zext_ln1085_200_fu_9322_p1 = p_ZL7threshs_200_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79750:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_201_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79750 | assign zext_ln1085_201_fu_9341_p1 = p_ZL7threshs_201_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79752:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_202_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79752 | assign zext_ln1085_202_fu_9360_p1 = p_ZL7threshs_202_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79754:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_203_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79754 | assign zext_ln1085_203_fu_9379_p1 = p_ZL7threshs_203_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79756:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_204_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79756 | assign zext_ln1085_204_fu_9398_p1 = p_ZL7threshs_204_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79758:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_205_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79758 | assign zext_ln1085_205_fu_9417_p1 = p_ZL7threshs_205_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79760:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_206_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79760 | assign zext_ln1085_206_fu_9436_p1 = p_ZL7threshs_206_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79762:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_207_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79762 | assign zext_ln1085_207_fu_9455_p1 = p_ZL7threshs_207_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79764:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_208_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79764 | assign zext_ln1085_208_fu_9474_p1 = p_ZL7threshs_208_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79766:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_209_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79766 | assign zext_ln1085_209_fu_9493_p1 = p_ZL7threshs_209_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79768:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_20_q0' generates 17 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79768 | assign zext_ln1085_20_fu_5902_p1 = p_ZL7threshs_20_q0;
[2024-02-29 20:34:44,360]       |                                  ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79770:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_210_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79770 | assign zext_ln1085_210_fu_9512_p1 = p_ZL7threshs_210_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79772:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_211_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79772 | assign zext_ln1085_211_fu_9531_p1 = p_ZL7threshs_211_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79774:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_212_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79774 | assign zext_ln1085_212_fu_9550_p1 = p_ZL7threshs_212_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79776:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_213_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79776 | assign zext_ln1085_213_fu_9569_p1 = p_ZL7threshs_213_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79778:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_214_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79778 | assign zext_ln1085_214_fu_9588_p1 = p_ZL7threshs_214_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79780:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_215_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79780 | assign zext_ln1085_215_fu_9607_p1 = p_ZL7threshs_215_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79782:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_216_q0' generates 18 bits.
[2024-02-29 20:34:44,360]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,360] 79782 | assign zext_ln1085_216_fu_9626_p1 = p_ZL7threshs_216_q0;
[2024-02-29 20:34:44,360]       |                                   ^
[2024-02-29 20:34:44,360] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79784:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_217_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79784 | assign zext_ln1085_217_fu_9645_p1 = p_ZL7threshs_217_q0;
[2024-02-29 20:34:44,361]       |                                   ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79786:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_218_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79786 | assign zext_ln1085_218_fu_9664_p1 = p_ZL7threshs_218_q0;
[2024-02-29 20:34:44,361]       |                                   ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79788:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_219_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79788 | assign zext_ln1085_219_fu_9683_p1 = p_ZL7threshs_219_q0;
[2024-02-29 20:34:44,361]       |                                   ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79790:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_21_q0' generates 17 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79790 | assign zext_ln1085_21_fu_5921_p1 = p_ZL7threshs_21_q0;
[2024-02-29 20:34:44,361]       |                                  ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79792:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_220_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79792 | assign zext_ln1085_220_fu_9702_p1 = p_ZL7threshs_220_q0;
[2024-02-29 20:34:44,361]       |                                   ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79794:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_221_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79794 | assign zext_ln1085_221_fu_9721_p1 = p_ZL7threshs_221_q0;
[2024-02-29 20:34:44,361]       |                                   ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79796:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_222_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79796 | assign zext_ln1085_222_fu_9740_p1 = p_ZL7threshs_222_q0;
[2024-02-29 20:34:44,361]       |                                   ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79798:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_223_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79798 | assign zext_ln1085_223_fu_9759_p1 = p_ZL7threshs_223_q0;
[2024-02-29 20:34:44,361]       |                                   ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79800:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_224_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79800 | assign zext_ln1085_224_fu_9778_p1 = p_ZL7threshs_224_q0;
[2024-02-29 20:34:44,361]       |                                   ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79802:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_225_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79802 | assign zext_ln1085_225_fu_9797_p1 = p_ZL7threshs_225_q0;
[2024-02-29 20:34:44,361]       |                                   ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79804:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_226_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79804 | assign zext_ln1085_226_fu_9816_p1 = p_ZL7threshs_226_q0;
[2024-02-29 20:34:44,361]       |                                   ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79806:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_227_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79806 | assign zext_ln1085_227_fu_9835_p1 = p_ZL7threshs_227_q0;
[2024-02-29 20:34:44,361]       |                                   ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79808:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_228_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79808 | assign zext_ln1085_228_fu_9854_p1 = p_ZL7threshs_228_q0;
[2024-02-29 20:34:44,361]       |                                   ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79810:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_229_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79810 | assign zext_ln1085_229_fu_9873_p1 = p_ZL7threshs_229_q0;
[2024-02-29 20:34:44,361]       |                                   ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79812:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_22_q0' generates 17 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79812 | assign zext_ln1085_22_fu_5940_p1 = p_ZL7threshs_22_q0;
[2024-02-29 20:34:44,361]       |                                  ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79814:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_230_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79814 | assign zext_ln1085_230_fu_9892_p1 = p_ZL7threshs_230_q0;
[2024-02-29 20:34:44,361]       |                                   ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79816:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_231_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79816 | assign zext_ln1085_231_fu_9911_p1 = p_ZL7threshs_231_q0;
[2024-02-29 20:34:44,361]       |                                   ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79818:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_232_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79818 | assign zext_ln1085_232_fu_9930_p1 = p_ZL7threshs_232_q0;
[2024-02-29 20:34:44,361]       |                                   ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79820:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_233_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79820 | assign zext_ln1085_233_fu_9949_p1 = p_ZL7threshs_233_q0;
[2024-02-29 20:34:44,361]       |                                   ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79822:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_234_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79822 | assign zext_ln1085_234_fu_9968_p1 = p_ZL7threshs_234_q0;
[2024-02-29 20:34:44,361]       |                                   ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79824:35: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_235_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79824 | assign zext_ln1085_235_fu_9987_p1 = p_ZL7threshs_235_q0;
[2024-02-29 20:34:44,361]       |                                   ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79826:36: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_236_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79826 | assign zext_ln1085_236_fu_10006_p1 = p_ZL7threshs_236_q0;
[2024-02-29 20:34:44,361]       |                                    ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79828:36: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_237_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79828 | assign zext_ln1085_237_fu_10025_p1 = p_ZL7threshs_237_q0;
[2024-02-29 20:34:44,361]       |                                    ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79830:36: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_238_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79830 | assign zext_ln1085_238_fu_10044_p1 = p_ZL7threshs_238_q0;
[2024-02-29 20:34:44,361]       |                                    ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79832:36: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_239_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79832 | assign zext_ln1085_239_fu_10063_p1 = p_ZL7threshs_239_q0;
[2024-02-29 20:34:44,361]       |                                    ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79834:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_23_q0' generates 17 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79834 | assign zext_ln1085_23_fu_5959_p1 = p_ZL7threshs_23_q0;
[2024-02-29 20:34:44,361]       |                                  ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79836:36: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_240_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79836 | assign zext_ln1085_240_fu_10082_p1 = p_ZL7threshs_240_q0;
[2024-02-29 20:34:44,361]       |                                    ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79838:36: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_241_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79838 | assign zext_ln1085_241_fu_10101_p1 = p_ZL7threshs_241_q0;
[2024-02-29 20:34:44,361]       |                                    ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79840:36: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_242_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79840 | assign zext_ln1085_242_fu_10120_p1 = p_ZL7threshs_242_q0;
[2024-02-29 20:34:44,361]       |                                    ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79842:36: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_243_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79842 | assign zext_ln1085_243_fu_10139_p1 = p_ZL7threshs_243_q0;
[2024-02-29 20:34:44,361]       |                                    ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79844:36: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_244_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79844 | assign zext_ln1085_244_fu_10158_p1 = p_ZL7threshs_244_q0;
[2024-02-29 20:34:44,361]       |                                    ^
[2024-02-29 20:34:44,361] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79846:36: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_245_q0' generates 18 bits.
[2024-02-29 20:34:44,361]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,361] 79846 | assign zext_ln1085_245_fu_10177_p1 = p_ZL7threshs_245_q0;
[2024-02-29 20:34:44,362]       |                                    ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79848:36: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_246_q0' generates 18 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79848 | assign zext_ln1085_246_fu_10196_p1 = p_ZL7threshs_246_q0;
[2024-02-29 20:34:44,362]       |                                    ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79850:36: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_247_q0' generates 18 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79850 | assign zext_ln1085_247_fu_10215_p1 = p_ZL7threshs_247_q0;
[2024-02-29 20:34:44,362]       |                                    ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79852:36: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_248_q0' generates 18 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79852 | assign zext_ln1085_248_fu_10234_p1 = p_ZL7threshs_248_q0;
[2024-02-29 20:34:44,362]       |                                    ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79854:36: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_249_q0' generates 18 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79854 | assign zext_ln1085_249_fu_10253_p1 = p_ZL7threshs_249_q0;
[2024-02-29 20:34:44,362]       |                                    ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79856:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_24_q0' generates 17 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79856 | assign zext_ln1085_24_fu_5978_p1 = p_ZL7threshs_24_q0;
[2024-02-29 20:34:44,362]       |                                  ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79858:36: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_250_q0' generates 18 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79858 | assign zext_ln1085_250_fu_10272_p1 = p_ZL7threshs_250_q0;
[2024-02-29 20:34:44,362]       |                                    ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79860:36: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_251_q0' generates 18 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79860 | assign zext_ln1085_251_fu_10291_p1 = p_ZL7threshs_251_q0;
[2024-02-29 20:34:44,362]       |                                    ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79862:36: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_252_q0' generates 18 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79862 | assign zext_ln1085_252_fu_10310_p1 = p_ZL7threshs_252_q0;
[2024-02-29 20:34:44,362]       |                                    ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79864:36: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_253_q0' generates 18 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79864 | assign zext_ln1085_253_fu_10329_p1 = p_ZL7threshs_253_q0;
[2024-02-29 20:34:44,362]       |                                    ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79866:36: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_254_q0' generates 18 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79866 | assign zext_ln1085_254_fu_10348_p1 = p_ZL7threshs_254_q0;
[2024-02-29 20:34:44,362]       |                                    ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79868:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_25_q0' generates 17 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79868 | assign zext_ln1085_25_fu_5997_p1 = p_ZL7threshs_25_q0;
[2024-02-29 20:34:44,362]       |                                  ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79870:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_26_q0' generates 17 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79870 | assign zext_ln1085_26_fu_6016_p1 = p_ZL7threshs_26_q0;
[2024-02-29 20:34:44,362]       |                                  ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79872:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_27_q0' generates 17 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79872 | assign zext_ln1085_27_fu_6035_p1 = p_ZL7threshs_27_q0;
[2024-02-29 20:34:44,362]       |                                  ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79874:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_28_q0' generates 17 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79874 | assign zext_ln1085_28_fu_6054_p1 = p_ZL7threshs_28_q0;
[2024-02-29 20:34:44,362]       |                                  ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79876:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_29_q0' generates 17 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79876 | assign zext_ln1085_29_fu_6073_p1 = p_ZL7threshs_29_q0;
[2024-02-29 20:34:44,362]       |                                  ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79878:33: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_q0' generates 15 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79878 | assign zext_ln1085_2_fu_5560_p1 = p_ZL7threshs_2_q0;
[2024-02-29 20:34:44,362]       |                                 ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79880:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_30_q0' generates 17 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79880 | assign zext_ln1085_30_fu_6092_p1 = p_ZL7threshs_30_q0;
[2024-02-29 20:34:44,362]       |                                  ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79882:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_31_q0' generates 17 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79882 | assign zext_ln1085_31_fu_6111_p1 = p_ZL7threshs_31_q0;
[2024-02-29 20:34:44,362]       |                                  ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79884:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_32_q0' generates 17 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79884 | assign zext_ln1085_32_fu_6130_p1 = p_ZL7threshs_32_q0;
[2024-02-29 20:34:44,362]       |                                  ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79886:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_33_q0' generates 17 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79886 | assign zext_ln1085_33_fu_6149_p1 = p_ZL7threshs_33_q0;
[2024-02-29 20:34:44,362]       |                                  ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79888:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_34_q0' generates 17 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79888 | assign zext_ln1085_34_fu_6168_p1 = p_ZL7threshs_34_q0;
[2024-02-29 20:34:44,362]       |                                  ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79890:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_35_q0' generates 17 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79890 | assign zext_ln1085_35_fu_6187_p1 = p_ZL7threshs_35_q0;
[2024-02-29 20:34:44,362]       |                                  ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79892:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_36_q0' generates 17 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79892 | assign zext_ln1085_36_fu_6206_p1 = p_ZL7threshs_36_q0;
[2024-02-29 20:34:44,362]       |                                  ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79894:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_37_q0' generates 17 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79894 | assign zext_ln1085_37_fu_6225_p1 = p_ZL7threshs_37_q0;
[2024-02-29 20:34:44,362]       |                                  ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79896:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_38_q0' generates 17 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79896 | assign zext_ln1085_38_fu_6244_p1 = p_ZL7threshs_38_q0;
[2024-02-29 20:34:44,362]       |                                  ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79898:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_39_q0' generates 17 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79898 | assign zext_ln1085_39_fu_6263_p1 = p_ZL7threshs_39_q0;
[2024-02-29 20:34:44,362]       |                                  ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79900:33: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_3_q0' generates 15 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79900 | assign zext_ln1085_3_fu_5579_p1 = p_ZL7threshs_3_q0;
[2024-02-29 20:34:44,362]       |                                 ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79902:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_40_q0' generates 17 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79902 | assign zext_ln1085_40_fu_6282_p1 = p_ZL7threshs_40_q0;
[2024-02-29 20:34:44,362]       |                                  ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79904:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_41_q0' generates 17 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79904 | assign zext_ln1085_41_fu_6301_p1 = p_ZL7threshs_41_q0;
[2024-02-29 20:34:44,362]       |                                  ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79906:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_42_q0' generates 17 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79906 | assign zext_ln1085_42_fu_6320_p1 = p_ZL7threshs_42_q0;
[2024-02-29 20:34:44,362]       |                                  ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79908:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_43_q0' generates 17 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,362] 79908 | assign zext_ln1085_43_fu_6339_p1 = p_ZL7threshs_43_q0;
[2024-02-29 20:34:44,362]       |                                  ^
[2024-02-29 20:34:44,362] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79910:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_44_q0' generates 17 bits.
[2024-02-29 20:34:44,362]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79910 | assign zext_ln1085_44_fu_6358_p1 = p_ZL7threshs_44_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79912:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_45_q0' generates 17 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79912 | assign zext_ln1085_45_fu_6377_p1 = p_ZL7threshs_45_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79914:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_46_q0' generates 17 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79914 | assign zext_ln1085_46_fu_6396_p1 = p_ZL7threshs_46_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79916:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_47_q0' generates 17 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79916 | assign zext_ln1085_47_fu_6415_p1 = p_ZL7threshs_47_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79918:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_48_q0' generates 17 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79918 | assign zext_ln1085_48_fu_6434_p1 = p_ZL7threshs_48_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79920:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_49_q0' generates 17 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79920 | assign zext_ln1085_49_fu_6453_p1 = p_ZL7threshs_49_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79922:33: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_4_q0' generates 16 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79922 | assign zext_ln1085_4_fu_5598_p1 = p_ZL7threshs_4_q0;
[2024-02-29 20:34:44,363]       |                                 ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79924:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_50_q0' generates 17 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79924 | assign zext_ln1085_50_fu_6472_p1 = p_ZL7threshs_50_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79926:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_51_q0' generates 17 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79926 | assign zext_ln1085_51_fu_6491_p1 = p_ZL7threshs_51_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79928:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_52_q0' generates 18 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79928 | assign zext_ln1085_52_fu_6510_p1 = p_ZL7threshs_52_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79930:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_53_q0' generates 18 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79930 | assign zext_ln1085_53_fu_6529_p1 = p_ZL7threshs_53_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79932:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_54_q0' generates 18 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79932 | assign zext_ln1085_54_fu_6548_p1 = p_ZL7threshs_54_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79934:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_55_q0' generates 18 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79934 | assign zext_ln1085_55_fu_6567_p1 = p_ZL7threshs_55_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79936:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_56_q0' generates 18 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79936 | assign zext_ln1085_56_fu_6586_p1 = p_ZL7threshs_56_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79938:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_57_q0' generates 18 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79938 | assign zext_ln1085_57_fu_6605_p1 = p_ZL7threshs_57_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79940:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_58_q0' generates 18 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79940 | assign zext_ln1085_58_fu_6624_p1 = p_ZL7threshs_58_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79942:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_59_q0' generates 18 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79942 | assign zext_ln1085_59_fu_6643_p1 = p_ZL7threshs_59_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79944:33: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_5_q0' generates 16 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79944 | assign zext_ln1085_5_fu_5617_p1 = p_ZL7threshs_5_q0;
[2024-02-29 20:34:44,363]       |                                 ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79946:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_60_q0' generates 18 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79946 | assign zext_ln1085_60_fu_6662_p1 = p_ZL7threshs_60_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79948:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_61_q0' generates 18 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79948 | assign zext_ln1085_61_fu_6681_p1 = p_ZL7threshs_61_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79950:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_62_q0' generates 18 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79950 | assign zext_ln1085_62_fu_6700_p1 = p_ZL7threshs_62_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79952:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_63_q0' generates 18 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79952 | assign zext_ln1085_63_fu_6719_p1 = p_ZL7threshs_63_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79954:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_64_q0' generates 18 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79954 | assign zext_ln1085_64_fu_6738_p1 = p_ZL7threshs_64_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79956:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_65_q0' generates 18 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79956 | assign zext_ln1085_65_fu_6757_p1 = p_ZL7threshs_65_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79958:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_66_q0' generates 18 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79958 | assign zext_ln1085_66_fu_6776_p1 = p_ZL7threshs_66_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79960:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_67_q0' generates 18 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79960 | assign zext_ln1085_67_fu_6795_p1 = p_ZL7threshs_67_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79962:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_68_q0' generates 18 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79962 | assign zext_ln1085_68_fu_6814_p1 = p_ZL7threshs_68_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79964:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_69_q0' generates 18 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79964 | assign zext_ln1085_69_fu_6833_p1 = p_ZL7threshs_69_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79966:33: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_6_q0' generates 16 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79966 | assign zext_ln1085_6_fu_5636_p1 = p_ZL7threshs_6_q0;
[2024-02-29 20:34:44,363]       |                                 ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79968:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_70_q0' generates 18 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79968 | assign zext_ln1085_70_fu_6852_p1 = p_ZL7threshs_70_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79970:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_71_q0' generates 18 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79970 | assign zext_ln1085_71_fu_6871_p1 = p_ZL7threshs_71_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,363] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79972:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_72_q0' generates 18 bits.
[2024-02-29 20:34:44,363]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,363] 79972 | assign zext_ln1085_72_fu_6890_p1 = p_ZL7threshs_72_q0;
[2024-02-29 20:34:44,363]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79974:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_73_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 79974 | assign zext_ln1085_73_fu_6909_p1 = p_ZL7threshs_73_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79976:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_74_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 79976 | assign zext_ln1085_74_fu_6928_p1 = p_ZL7threshs_74_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79978:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_75_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 79978 | assign zext_ln1085_75_fu_6947_p1 = p_ZL7threshs_75_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79980:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_76_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 79980 | assign zext_ln1085_76_fu_6966_p1 = p_ZL7threshs_76_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79982:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_77_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 79982 | assign zext_ln1085_77_fu_6985_p1 = p_ZL7threshs_77_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79984:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_78_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 79984 | assign zext_ln1085_78_fu_7004_p1 = p_ZL7threshs_78_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79986:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_79_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 79986 | assign zext_ln1085_79_fu_7023_p1 = p_ZL7threshs_79_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79988:33: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_7_q0' generates 16 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 79988 | assign zext_ln1085_7_fu_5655_p1 = p_ZL7threshs_7_q0;
[2024-02-29 20:34:44,364]       |                                 ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79990:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_80_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 79990 | assign zext_ln1085_80_fu_7042_p1 = p_ZL7threshs_80_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79992:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_81_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 79992 | assign zext_ln1085_81_fu_7061_p1 = p_ZL7threshs_81_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79994:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_82_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 79994 | assign zext_ln1085_82_fu_7080_p1 = p_ZL7threshs_82_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79996:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_83_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 79996 | assign zext_ln1085_83_fu_7099_p1 = p_ZL7threshs_83_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:79998:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_84_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 79998 | assign zext_ln1085_84_fu_7118_p1 = p_ZL7threshs_84_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80000:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_85_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 80000 | assign zext_ln1085_85_fu_7137_p1 = p_ZL7threshs_85_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80002:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_86_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 80002 | assign zext_ln1085_86_fu_7156_p1 = p_ZL7threshs_86_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80004:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_87_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 80004 | assign zext_ln1085_87_fu_7175_p1 = p_ZL7threshs_87_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80006:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_88_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 80006 | assign zext_ln1085_88_fu_7194_p1 = p_ZL7threshs_88_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80008:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_89_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 80008 | assign zext_ln1085_89_fu_7213_p1 = p_ZL7threshs_89_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80010:33: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_8_q0' generates 16 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 80010 | assign zext_ln1085_8_fu_5674_p1 = p_ZL7threshs_8_q0;
[2024-02-29 20:34:44,364]       |                                 ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80012:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_90_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 80012 | assign zext_ln1085_90_fu_7232_p1 = p_ZL7threshs_90_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80014:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_91_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 80014 | assign zext_ln1085_91_fu_7251_p1 = p_ZL7threshs_91_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80016:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_92_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 80016 | assign zext_ln1085_92_fu_7270_p1 = p_ZL7threshs_92_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80018:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_93_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 80018 | assign zext_ln1085_93_fu_7289_p1 = p_ZL7threshs_93_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80020:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_94_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 80020 | assign zext_ln1085_94_fu_7308_p1 = p_ZL7threshs_94_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80022:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_95_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 80022 | assign zext_ln1085_95_fu_7327_p1 = p_ZL7threshs_95_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80024:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_96_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 80024 | assign zext_ln1085_96_fu_7346_p1 = p_ZL7threshs_96_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80026:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_97_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,364] 80026 | assign zext_ln1085_97_fu_7365_p1 = p_ZL7threshs_97_q0;
[2024-02-29 20:34:44,364]       |                                  ^
[2024-02-29 20:34:44,364] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80028:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_98_q0' generates 18 bits.
[2024-02-29 20:34:44,364]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80028 | assign zext_ln1085_98_fu_7384_p1 = p_ZL7threshs_98_q0;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80030:34: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_99_q0' generates 18 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80030 | assign zext_ln1085_99_fu_7403_p1 = p_ZL7threshs_99_q0;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80032:33: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_9_q0' generates 16 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80032 | assign zext_ln1085_9_fu_5693_p1 = p_ZL7threshs_9_q0;
[2024-02-29 20:34:44,365]       |                                 ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80034:31: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_q0' generates 15 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80034 | assign zext_ln1085_fu_5522_p1 = p_ZL7threshs_0_q0;
[2024-02-29 20:34:44,365]       |                               ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80036:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_1_fu_5531_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80036 | assign zext_ln215_fu_5537_p1 = result_V_1_fu_5531_p2;
[2024-02-29 20:34:44,365]       |                              ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80038:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_100_fu_7450_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80038 | assign zext_ln218_100_fu_7456_p1 = xor_ln1085_100_fu_7450_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80040:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_101_fu_7469_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80040 | assign zext_ln218_101_fu_7475_p1 = xor_ln1085_101_fu_7469_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80042:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_102_fu_7488_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80042 | assign zext_ln218_102_fu_7494_p1 = xor_ln1085_102_fu_7488_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80044:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_103_fu_7507_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80044 | assign zext_ln218_103_fu_7513_p1 = xor_ln1085_103_fu_7507_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80046:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_104_fu_7526_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80046 | assign zext_ln218_104_fu_7532_p1 = xor_ln1085_104_fu_7526_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80048:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_105_fu_7545_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80048 | assign zext_ln218_105_fu_7551_p1 = xor_ln1085_105_fu_7545_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80050:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_106_fu_7564_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80050 | assign zext_ln218_106_fu_7570_p1 = xor_ln1085_106_fu_7564_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80052:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_107_fu_7583_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80052 | assign zext_ln218_107_fu_7589_p1 = xor_ln1085_107_fu_7583_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80054:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_108_fu_7602_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80054 | assign zext_ln218_108_fu_7608_p1 = xor_ln1085_108_fu_7602_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80056:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_109_fu_7621_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80056 | assign zext_ln218_109_fu_7627_p1 = xor_ln1085_109_fu_7621_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80058:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_10_fu_5740_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80058 | assign zext_ln218_10_fu_5746_p1 = xor_ln1085_10_fu_5740_p2;
[2024-02-29 20:34:44,365]       |                                 ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80060:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_110_fu_7640_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80060 | assign zext_ln218_110_fu_7646_p1 = xor_ln1085_110_fu_7640_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80062:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_111_fu_7659_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80062 | assign zext_ln218_111_fu_7665_p1 = xor_ln1085_111_fu_7659_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80064:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_112_fu_7678_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80064 | assign zext_ln218_112_fu_7684_p1 = xor_ln1085_112_fu_7678_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80066:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_113_fu_7697_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80066 | assign zext_ln218_113_fu_7703_p1 = xor_ln1085_113_fu_7697_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80068:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_114_fu_7716_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80068 | assign zext_ln218_114_fu_7722_p1 = xor_ln1085_114_fu_7716_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80070:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_115_fu_7735_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80070 | assign zext_ln218_115_fu_7741_p1 = xor_ln1085_115_fu_7735_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80072:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_116_fu_7754_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80072 | assign zext_ln218_116_fu_7760_p1 = xor_ln1085_116_fu_7754_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80074:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_117_fu_7773_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80074 | assign zext_ln218_117_fu_7779_p1 = xor_ln1085_117_fu_7773_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80076:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_118_fu_7792_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80076 | assign zext_ln218_118_fu_7798_p1 = xor_ln1085_118_fu_7792_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80078:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_119_fu_7811_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80078 | assign zext_ln218_119_fu_7817_p1 = xor_ln1085_119_fu_7811_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80080:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_11_fu_5759_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80080 | assign zext_ln218_11_fu_5765_p1 = xor_ln1085_11_fu_5759_p2;
[2024-02-29 20:34:44,365]       |                                 ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80082:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_120_fu_7830_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80082 | assign zext_ln218_120_fu_7836_p1 = xor_ln1085_120_fu_7830_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80084:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_121_fu_7849_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80084 | assign zext_ln218_121_fu_7855_p1 = xor_ln1085_121_fu_7849_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80086:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_122_fu_7868_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80086 | assign zext_ln218_122_fu_7874_p1 = xor_ln1085_122_fu_7868_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80088:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_123_fu_7887_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80088 | assign zext_ln218_123_fu_7893_p1 = xor_ln1085_123_fu_7887_p2;
[2024-02-29 20:34:44,365]       |                                  ^
[2024-02-29 20:34:44,365] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80090:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_124_fu_7906_p2' generates 1 bits.
[2024-02-29 20:34:44,365]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,365] 80090 | assign zext_ln218_124_fu_7912_p1 = xor_ln1085_124_fu_7906_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80092:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_125_fu_7925_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80092 | assign zext_ln218_125_fu_7931_p1 = xor_ln1085_125_fu_7925_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80094:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_126_fu_7944_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80094 | assign zext_ln218_126_fu_7950_p1 = xor_ln1085_126_fu_7944_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80096:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_127_fu_7963_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80096 | assign zext_ln218_127_fu_7969_p1 = xor_ln1085_127_fu_7963_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80098:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_128_fu_7982_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80098 | assign zext_ln218_128_fu_7988_p1 = xor_ln1085_128_fu_7982_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80100:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_129_fu_8001_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80100 | assign zext_ln218_129_fu_8007_p1 = xor_ln1085_129_fu_8001_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80102:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_12_fu_5778_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80102 | assign zext_ln218_12_fu_5784_p1 = xor_ln1085_12_fu_5778_p2;
[2024-02-29 20:34:44,366]       |                                 ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80104:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_130_fu_8020_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80104 | assign zext_ln218_130_fu_8026_p1 = xor_ln1085_130_fu_8020_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80106:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_131_fu_8039_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80106 | assign zext_ln218_131_fu_8045_p1 = xor_ln1085_131_fu_8039_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80108:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_132_fu_8058_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80108 | assign zext_ln218_132_fu_8064_p1 = xor_ln1085_132_fu_8058_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80110:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_133_fu_8077_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80110 | assign zext_ln218_133_fu_8083_p1 = xor_ln1085_133_fu_8077_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80112:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_134_fu_8096_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80112 | assign zext_ln218_134_fu_8102_p1 = xor_ln1085_134_fu_8096_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80114:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_135_fu_8115_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80114 | assign zext_ln218_135_fu_8121_p1 = xor_ln1085_135_fu_8115_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80116:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_136_fu_8134_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80116 | assign zext_ln218_136_fu_8140_p1 = xor_ln1085_136_fu_8134_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80118:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_137_fu_8153_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80118 | assign zext_ln218_137_fu_8159_p1 = xor_ln1085_137_fu_8153_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80120:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_138_fu_8172_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80120 | assign zext_ln218_138_fu_8178_p1 = xor_ln1085_138_fu_8172_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80122:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_139_fu_8191_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80122 | assign zext_ln218_139_fu_8197_p1 = xor_ln1085_139_fu_8191_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80124:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_13_fu_5797_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80124 | assign zext_ln218_13_fu_5803_p1 = xor_ln1085_13_fu_5797_p2;
[2024-02-29 20:34:44,366]       |                                 ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80126:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_140_fu_8210_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80126 | assign zext_ln218_140_fu_8216_p1 = xor_ln1085_140_fu_8210_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80128:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_141_fu_8229_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80128 | assign zext_ln218_141_fu_8235_p1 = xor_ln1085_141_fu_8229_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80130:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_142_fu_8248_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80130 | assign zext_ln218_142_fu_8254_p1 = xor_ln1085_142_fu_8248_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80132:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_143_fu_8267_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80132 | assign zext_ln218_143_fu_8273_p1 = xor_ln1085_143_fu_8267_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80134:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_144_fu_8286_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80134 | assign zext_ln218_144_fu_8292_p1 = xor_ln1085_144_fu_8286_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80136:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_145_fu_8305_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80136 | assign zext_ln218_145_fu_8311_p1 = xor_ln1085_145_fu_8305_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80138:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_146_fu_8324_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80138 | assign zext_ln218_146_fu_8330_p1 = xor_ln1085_146_fu_8324_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80140:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_147_fu_8343_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80140 | assign zext_ln218_147_fu_8349_p1 = xor_ln1085_147_fu_8343_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80142:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_148_fu_8362_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80142 | assign zext_ln218_148_fu_8368_p1 = xor_ln1085_148_fu_8362_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80144:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_149_fu_8381_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80144 | assign zext_ln218_149_fu_8387_p1 = xor_ln1085_149_fu_8381_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80146:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_14_fu_5816_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80146 | assign zext_ln218_14_fu_5822_p1 = xor_ln1085_14_fu_5816_p2;
[2024-02-29 20:34:44,366]       |                                 ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80148:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_150_fu_8400_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80148 | assign zext_ln218_150_fu_8406_p1 = xor_ln1085_150_fu_8400_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80150:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_151_fu_8419_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80150 | assign zext_ln218_151_fu_8425_p1 = xor_ln1085_151_fu_8419_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80152:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_152_fu_8438_p2' generates 1 bits.
[2024-02-29 20:34:44,366]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,366] 80152 | assign zext_ln218_152_fu_8444_p1 = xor_ln1085_152_fu_8438_p2;
[2024-02-29 20:34:44,366]       |                                  ^
[2024-02-29 20:34:44,366] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80154:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_153_fu_8457_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80154 | assign zext_ln218_153_fu_8463_p1 = xor_ln1085_153_fu_8457_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80156:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_154_fu_8476_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80156 | assign zext_ln218_154_fu_8482_p1 = xor_ln1085_154_fu_8476_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80158:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_155_fu_8495_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80158 | assign zext_ln218_155_fu_8501_p1 = xor_ln1085_155_fu_8495_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80160:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_156_fu_8514_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80160 | assign zext_ln218_156_fu_8520_p1 = xor_ln1085_156_fu_8514_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80162:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_157_fu_8533_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80162 | assign zext_ln218_157_fu_8539_p1 = xor_ln1085_157_fu_8533_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80164:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_158_fu_8552_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80164 | assign zext_ln218_158_fu_8558_p1 = xor_ln1085_158_fu_8552_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80166:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_159_fu_8571_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80166 | assign zext_ln218_159_fu_8577_p1 = xor_ln1085_159_fu_8571_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80168:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_15_fu_5835_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80168 | assign zext_ln218_15_fu_5841_p1 = xor_ln1085_15_fu_5835_p2;
[2024-02-29 20:34:44,367]       |                                 ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80170:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_160_fu_8590_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80170 | assign zext_ln218_160_fu_8596_p1 = xor_ln1085_160_fu_8590_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80172:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_161_fu_8609_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80172 | assign zext_ln218_161_fu_8615_p1 = xor_ln1085_161_fu_8609_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80174:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_162_fu_8628_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80174 | assign zext_ln218_162_fu_8634_p1 = xor_ln1085_162_fu_8628_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80176:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_163_fu_8647_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80176 | assign zext_ln218_163_fu_8653_p1 = xor_ln1085_163_fu_8647_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80178:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_164_fu_8666_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80178 | assign zext_ln218_164_fu_8672_p1 = xor_ln1085_164_fu_8666_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80180:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_165_fu_8685_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80180 | assign zext_ln218_165_fu_8691_p1 = xor_ln1085_165_fu_8685_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80182:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_166_fu_8704_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80182 | assign zext_ln218_166_fu_8710_p1 = xor_ln1085_166_fu_8704_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80184:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_167_fu_8723_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80184 | assign zext_ln218_167_fu_8729_p1 = xor_ln1085_167_fu_8723_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80186:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_168_fu_8742_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80186 | assign zext_ln218_168_fu_8748_p1 = xor_ln1085_168_fu_8742_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80188:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_169_fu_8761_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80188 | assign zext_ln218_169_fu_8767_p1 = xor_ln1085_169_fu_8761_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80190:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_16_fu_5854_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80190 | assign zext_ln218_16_fu_5860_p1 = xor_ln1085_16_fu_5854_p2;
[2024-02-29 20:34:44,367]       |                                 ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80192:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_170_fu_8780_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80192 | assign zext_ln218_170_fu_8786_p1 = xor_ln1085_170_fu_8780_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80194:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_171_fu_8799_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80194 | assign zext_ln218_171_fu_8805_p1 = xor_ln1085_171_fu_8799_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80196:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_172_fu_8818_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80196 | assign zext_ln218_172_fu_8824_p1 = xor_ln1085_172_fu_8818_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80198:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_173_fu_8837_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80198 | assign zext_ln218_173_fu_8843_p1 = xor_ln1085_173_fu_8837_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80200:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_174_fu_8856_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80200 | assign zext_ln218_174_fu_8862_p1 = xor_ln1085_174_fu_8856_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80202:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_175_fu_8875_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80202 | assign zext_ln218_175_fu_8881_p1 = xor_ln1085_175_fu_8875_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80204:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_176_fu_8894_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80204 | assign zext_ln218_176_fu_8900_p1 = xor_ln1085_176_fu_8894_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80206:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_177_fu_8913_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80206 | assign zext_ln218_177_fu_8919_p1 = xor_ln1085_177_fu_8913_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80208:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_178_fu_8932_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80208 | assign zext_ln218_178_fu_8938_p1 = xor_ln1085_178_fu_8932_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80210:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_179_fu_8951_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80210 | assign zext_ln218_179_fu_8957_p1 = xor_ln1085_179_fu_8951_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80212:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_17_fu_5873_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80212 | assign zext_ln218_17_fu_5879_p1 = xor_ln1085_17_fu_5873_p2;
[2024-02-29 20:34:44,367]       |                                 ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80214:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_180_fu_8970_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80214 | assign zext_ln218_180_fu_8976_p1 = xor_ln1085_180_fu_8970_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,367] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80216:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_181_fu_8989_p2' generates 1 bits.
[2024-02-29 20:34:44,367]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,367] 80216 | assign zext_ln218_181_fu_8995_p1 = xor_ln1085_181_fu_8989_p2;
[2024-02-29 20:34:44,367]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80218:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_182_fu_9008_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80218 | assign zext_ln218_182_fu_9014_p1 = xor_ln1085_182_fu_9008_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80220:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_183_fu_9027_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80220 | assign zext_ln218_183_fu_9033_p1 = xor_ln1085_183_fu_9027_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80222:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_184_fu_9046_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80222 | assign zext_ln218_184_fu_9052_p1 = xor_ln1085_184_fu_9046_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80224:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_185_fu_9065_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80224 | assign zext_ln218_185_fu_9071_p1 = xor_ln1085_185_fu_9065_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80226:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_186_fu_9084_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80226 | assign zext_ln218_186_fu_9090_p1 = xor_ln1085_186_fu_9084_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80228:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_187_fu_9103_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80228 | assign zext_ln218_187_fu_9109_p1 = xor_ln1085_187_fu_9103_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80230:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_188_fu_9122_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80230 | assign zext_ln218_188_fu_9128_p1 = xor_ln1085_188_fu_9122_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80232:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_189_fu_9141_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80232 | assign zext_ln218_189_fu_9147_p1 = xor_ln1085_189_fu_9141_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80234:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_18_fu_5892_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80234 | assign zext_ln218_18_fu_5898_p1 = xor_ln1085_18_fu_5892_p2;
[2024-02-29 20:34:44,368]       |                                 ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80236:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_190_fu_9160_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80236 | assign zext_ln218_190_fu_9166_p1 = xor_ln1085_190_fu_9160_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80238:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_191_fu_9179_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80238 | assign zext_ln218_191_fu_9185_p1 = xor_ln1085_191_fu_9179_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80240:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_192_fu_9198_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80240 | assign zext_ln218_192_fu_9204_p1 = xor_ln1085_192_fu_9198_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80242:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_193_fu_9217_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80242 | assign zext_ln218_193_fu_9223_p1 = xor_ln1085_193_fu_9217_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80244:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_194_fu_9236_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80244 | assign zext_ln218_194_fu_9242_p1 = xor_ln1085_194_fu_9236_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80246:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_195_fu_9255_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80246 | assign zext_ln218_195_fu_9261_p1 = xor_ln1085_195_fu_9255_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80248:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_196_fu_9274_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80248 | assign zext_ln218_196_fu_9280_p1 = xor_ln1085_196_fu_9274_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80250:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_197_fu_9293_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80250 | assign zext_ln218_197_fu_9299_p1 = xor_ln1085_197_fu_9293_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80252:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_198_fu_9312_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80252 | assign zext_ln218_198_fu_9318_p1 = xor_ln1085_198_fu_9312_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80254:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_199_fu_9331_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80254 | assign zext_ln218_199_fu_9337_p1 = xor_ln1085_199_fu_9331_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80256:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_19_fu_5911_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80256 | assign zext_ln218_19_fu_5917_p1 = xor_ln1085_19_fu_5911_p2;
[2024-02-29 20:34:44,368]       |                                 ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80258:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_1_fu_5569_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80258 | assign zext_ln218_1_fu_5575_p1 = xor_ln1085_1_fu_5569_p2;
[2024-02-29 20:34:44,368]       |                                ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80260:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_200_fu_9350_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80260 | assign zext_ln218_200_fu_9356_p1 = xor_ln1085_200_fu_9350_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80262:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_201_fu_9369_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80262 | assign zext_ln218_201_fu_9375_p1 = xor_ln1085_201_fu_9369_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80264:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_202_fu_9388_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80264 | assign zext_ln218_202_fu_9394_p1 = xor_ln1085_202_fu_9388_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80266:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_203_fu_9407_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80266 | assign zext_ln218_203_fu_9413_p1 = xor_ln1085_203_fu_9407_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80268:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_204_fu_9426_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80268 | assign zext_ln218_204_fu_9432_p1 = xor_ln1085_204_fu_9426_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80270:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_205_fu_9445_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80270 | assign zext_ln218_205_fu_9451_p1 = xor_ln1085_205_fu_9445_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80272:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_206_fu_9464_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80272 | assign zext_ln218_206_fu_9470_p1 = xor_ln1085_206_fu_9464_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80274:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_207_fu_9483_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80274 | assign zext_ln218_207_fu_9489_p1 = xor_ln1085_207_fu_9483_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80276:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_208_fu_9502_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80276 | assign zext_ln218_208_fu_9508_p1 = xor_ln1085_208_fu_9502_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80278:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_209_fu_9521_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,368] 80278 | assign zext_ln218_209_fu_9527_p1 = xor_ln1085_209_fu_9521_p2;
[2024-02-29 20:34:44,368]       |                                  ^
[2024-02-29 20:34:44,368] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80280:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_20_fu_5930_p2' generates 1 bits.
[2024-02-29 20:34:44,368]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,369] 80280 | assign zext_ln218_20_fu_5936_p1 = xor_ln1085_20_fu_5930_p2;
[2024-02-29 20:34:44,369]       |                                 ^
[2024-02-29 20:34:44,369] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80282:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_210_fu_9540_p2' generates 1 bits.
[2024-02-29 20:34:44,369]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,369] 80282 | assign zext_ln218_210_fu_9546_p1 = xor_ln1085_210_fu_9540_p2;
[2024-02-29 20:34:44,369]       |                                  ^
[2024-02-29 20:34:44,369] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80284:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_211_fu_9559_p2' generates 1 bits.
[2024-02-29 20:34:44,369]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,369] 80284 | assign zext_ln218_211_fu_9565_p1 = xor_ln1085_211_fu_9559_p2;
[2024-02-29 20:34:44,369]       |                                  ^
[2024-02-29 20:34:44,369] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80286:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_212_fu_9578_p2' generates 1 bits.
[2024-02-29 20:34:44,369]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,369] 80286 | assign zext_ln218_212_fu_9584_p1 = xor_ln1085_212_fu_9578_p2;
[2024-02-29 20:34:44,369]       |                                  ^
[2024-02-29 20:34:44,369] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80288:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_213_fu_9597_p2' generates 1 bits.
[2024-02-29 20:34:44,369]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,369] 80288 | assign zext_ln218_213_fu_9603_p1 = xor_ln1085_213_fu_9597_p2;
[2024-02-29 20:34:44,369]       |                                  ^
[2024-02-29 20:34:44,369] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80290:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_214_fu_9616_p2' generates 1 bits.
[2024-02-29 20:34:44,369]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,369] 80290 | assign zext_ln218_214_fu_9622_p1 = xor_ln1085_214_fu_9616_p2;
[2024-02-29 20:34:44,369]       |                                  ^
[2024-02-29 20:34:44,369] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80292:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_215_fu_9635_p2' generates 1 bits.
[2024-02-29 20:34:44,369]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,369] 80292 | assign zext_ln218_215_fu_9641_p1 = xor_ln1085_215_fu_9635_p2;
[2024-02-29 20:34:44,369]       |                                  ^
[2024-02-29 20:34:44,369] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80294:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_216_fu_9654_p2' generates 1 bits.
[2024-02-29 20:34:44,369]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,369] 80294 | assign zext_ln218_216_fu_9660_p1 = xor_ln1085_216_fu_9654_p2;
[2024-02-29 20:34:44,369]       |                                  ^
[2024-02-29 20:34:44,369] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80296:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_217_fu_9673_p2' generates 1 bits.
[2024-02-29 20:34:44,369]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,369] 80296 | assign zext_ln218_217_fu_9679_p1 = xor_ln1085_217_fu_9673_p2;
[2024-02-29 20:34:44,369]       |                                  ^
[2024-02-29 20:34:44,369] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80298:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_218_fu_9692_p2' generates 1 bits.
[2024-02-29 20:34:44,369]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,369] 80298 | assign zext_ln218_218_fu_9698_p1 = xor_ln1085_218_fu_9692_p2;
[2024-02-29 20:34:44,369]       |                                  ^
[2024-02-29 20:34:44,369] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80300:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_219_fu_9711_p2' generates 1 bits.
[2024-02-29 20:34:44,369]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,369] 80300 | assign zext_ln218_219_fu_9717_p1 = xor_ln1085_219_fu_9711_p2;
[2024-02-29 20:34:44,369]       |                                  ^
[2024-02-29 20:34:44,369] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80302:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_21_fu_5949_p2' generates 1 bits.
[2024-02-29 20:34:44,369]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,369] 80302 | assign zext_ln218_21_fu_5955_p1 = xor_ln1085_21_fu_5949_p2;
[2024-02-29 20:34:44,369]       |                                 ^
[2024-02-29 20:34:44,369] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80304:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_220_fu_9730_p2' generates 1 bits.
[2024-02-29 20:34:44,369]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,369] 80304 | assign zext_ln218_220_fu_9736_p1 = xor_ln1085_220_fu_9730_p2;
[2024-02-29 20:34:44,369]       |                                  ^
[2024-02-29 20:34:44,369] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80306:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_221_fu_9749_p2' generates 1 bits.
[2024-02-29 20:34:44,369]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,369] 80306 | assign zext_ln218_221_fu_9755_p1 = xor_ln1085_221_fu_9749_p2;
[2024-02-29 20:34:44,369]       |                                  ^
[2024-02-29 20:34:44,369] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80308:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_222_fu_9768_p2' generates 1 bits.
[2024-02-29 20:34:44,369]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,369] 80308 | assign zext_ln218_222_fu_9774_p1 = xor_ln1085_222_fu_9768_p2;
[2024-02-29 20:34:44,369]       |                                  ^
[2024-02-29 20:34:44,369] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80310:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_223_fu_9787_p2' generates 1 bits.
[2024-02-29 20:34:44,369]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,369] 80310 | assign zext_ln218_223_fu_9793_p1 = xor_ln1085_223_fu_9787_p2;
[2024-02-29 20:34:44,369]       |                                  ^
[2024-02-29 20:34:44,369] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80312:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_224_fu_9806_p2' generates 1 bits.
[2024-02-29 20:34:44,369]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,369] 80312 | assign zext_ln218_224_fu_9812_p1 = xor_ln1085_224_fu_9806_p2;
[2024-02-29 20:34:44,369]       |                                  ^
[2024-02-29 20:34:44,369] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80314:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_225_fu_9825_p2' generates 1 bits.
[2024-02-29 20:34:44,369]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,369] 80314 | assign zext_ln218_225_fu_9831_p1 = xor_ln1085_225_fu_9825_p2;
[2024-02-29 20:34:44,369]       |                                  ^
[2024-02-29 20:34:44,369] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80316:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_226_fu_9844_p2' generates 1 bits.
[2024-02-29 20:34:44,369]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,369] 80316 | assign zext_ln218_226_fu_9850_p1 = xor_ln1085_226_fu_9844_p2;
[2024-02-29 20:34:44,369]       |                                  ^
[2024-02-29 20:34:44,369] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80318:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_227_fu_9863_p2' generates 1 bits.
[2024-02-29 20:34:44,369]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,369] 80318 | assign zext_ln218_227_fu_9869_p1 = xor_ln1085_227_fu_9863_p2;
[2024-02-29 20:34:44,369]       |                                  ^
[2024-02-29 20:34:44,369] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80320:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_228_fu_9882_p2' generates 1 bits.
[2024-02-29 20:34:44,369]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,369] 80320 | assign zext_ln218_228_fu_9888_p1 = xor_ln1085_228_fu_9882_p2;
[2024-02-29 20:34:44,369]       |                                  ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80322:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_229_fu_9901_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80322 | assign zext_ln218_229_fu_9907_p1 = xor_ln1085_229_fu_9901_p2;
[2024-02-29 20:34:44,370]       |                                  ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80324:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_22_fu_5968_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80324 | assign zext_ln218_22_fu_5974_p1 = xor_ln1085_22_fu_5968_p2;
[2024-02-29 20:34:44,370]       |                                 ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80326:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_230_fu_9920_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80326 | assign zext_ln218_230_fu_9926_p1 = xor_ln1085_230_fu_9920_p2;
[2024-02-29 20:34:44,370]       |                                  ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80328:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_231_fu_9939_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80328 | assign zext_ln218_231_fu_9945_p1 = xor_ln1085_231_fu_9939_p2;
[2024-02-29 20:34:44,370]       |                                  ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80330:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_232_fu_9958_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80330 | assign zext_ln218_232_fu_9964_p1 = xor_ln1085_232_fu_9958_p2;
[2024-02-29 20:34:44,370]       |                                  ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80332:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_233_fu_9977_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80332 | assign zext_ln218_233_fu_9983_p1 = xor_ln1085_233_fu_9977_p2;
[2024-02-29 20:34:44,370]       |                                  ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80334:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_234_fu_9996_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80334 | assign zext_ln218_234_fu_10002_p1 = xor_ln1085_234_fu_9996_p2;
[2024-02-29 20:34:44,370]       |                                   ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80336:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_235_fu_10015_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80336 | assign zext_ln218_235_fu_10021_p1 = xor_ln1085_235_fu_10015_p2;
[2024-02-29 20:34:44,370]       |                                   ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80338:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_236_fu_10034_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80338 | assign zext_ln218_236_fu_10040_p1 = xor_ln1085_236_fu_10034_p2;
[2024-02-29 20:34:44,370]       |                                   ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80340:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_237_fu_10053_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80340 | assign zext_ln218_237_fu_10059_p1 = xor_ln1085_237_fu_10053_p2;
[2024-02-29 20:34:44,370]       |                                   ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80342:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_238_fu_10072_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80342 | assign zext_ln218_238_fu_10078_p1 = xor_ln1085_238_fu_10072_p2;
[2024-02-29 20:34:44,370]       |                                   ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80344:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_239_fu_10091_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80344 | assign zext_ln218_239_fu_10097_p1 = xor_ln1085_239_fu_10091_p2;
[2024-02-29 20:34:44,370]       |                                   ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80346:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_23_fu_5987_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80346 | assign zext_ln218_23_fu_5993_p1 = xor_ln1085_23_fu_5987_p2;
[2024-02-29 20:34:44,370]       |                                 ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80348:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_240_fu_10110_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80348 | assign zext_ln218_240_fu_10116_p1 = xor_ln1085_240_fu_10110_p2;
[2024-02-29 20:34:44,370]       |                                   ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80350:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_241_fu_10129_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80350 | assign zext_ln218_241_fu_10135_p1 = xor_ln1085_241_fu_10129_p2;
[2024-02-29 20:34:44,370]       |                                   ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80352:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_242_fu_10148_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80352 | assign zext_ln218_242_fu_10154_p1 = xor_ln1085_242_fu_10148_p2;
[2024-02-29 20:34:44,370]       |                                   ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80354:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_243_fu_10167_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80354 | assign zext_ln218_243_fu_10173_p1 = xor_ln1085_243_fu_10167_p2;
[2024-02-29 20:34:44,370]       |                                   ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80356:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_244_fu_10186_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80356 | assign zext_ln218_244_fu_10192_p1 = xor_ln1085_244_fu_10186_p2;
[2024-02-29 20:34:44,370]       |                                   ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80358:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_245_fu_10205_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80358 | assign zext_ln218_245_fu_10211_p1 = xor_ln1085_245_fu_10205_p2;
[2024-02-29 20:34:44,370]       |                                   ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80360:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_246_fu_10224_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80360 | assign zext_ln218_246_fu_10230_p1 = xor_ln1085_246_fu_10224_p2;
[2024-02-29 20:34:44,370]       |                                   ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80362:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_247_fu_10243_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80362 | assign zext_ln218_247_fu_10249_p1 = xor_ln1085_247_fu_10243_p2;
[2024-02-29 20:34:44,370]       |                                   ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80364:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_248_fu_10262_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80364 | assign zext_ln218_248_fu_10268_p1 = xor_ln1085_248_fu_10262_p2;
[2024-02-29 20:34:44,370]       |                                   ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80366:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_249_fu_10281_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80366 | assign zext_ln218_249_fu_10287_p1 = xor_ln1085_249_fu_10281_p2;
[2024-02-29 20:34:44,370]       |                                   ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80368:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_24_fu_6006_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80368 | assign zext_ln218_24_fu_6012_p1 = xor_ln1085_24_fu_6006_p2;
[2024-02-29 20:34:44,370]       |                                 ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80370:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_250_fu_10300_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80370 | assign zext_ln218_250_fu_10306_p1 = xor_ln1085_250_fu_10300_p2;
[2024-02-29 20:34:44,370]       |                                   ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80372:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_251_fu_10319_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80372 | assign zext_ln218_251_fu_10325_p1 = xor_ln1085_251_fu_10319_p2;
[2024-02-29 20:34:44,370]       |                                   ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80374:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_252_fu_10338_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80374 | assign zext_ln218_252_fu_10344_p1 = xor_ln1085_252_fu_10338_p2;
[2024-02-29 20:34:44,370]       |                                   ^
[2024-02-29 20:34:44,370] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80376:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_25_fu_6025_p2' generates 1 bits.
[2024-02-29 20:34:44,370]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,370] 80376 | assign zext_ln218_25_fu_6031_p1 = xor_ln1085_25_fu_6025_p2;
[2024-02-29 20:34:44,370]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80378:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_26_fu_6044_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80378 | assign zext_ln218_26_fu_6050_p1 = xor_ln1085_26_fu_6044_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80380:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_27_fu_6063_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80380 | assign zext_ln218_27_fu_6069_p1 = xor_ln1085_27_fu_6063_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80382:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_28_fu_6082_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80382 | assign zext_ln218_28_fu_6088_p1 = xor_ln1085_28_fu_6082_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80384:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_29_fu_6101_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80384 | assign zext_ln218_29_fu_6107_p1 = xor_ln1085_29_fu_6101_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80386:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_2_fu_5588_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80386 | assign zext_ln218_2_fu_5594_p1 = xor_ln1085_2_fu_5588_p2;
[2024-02-29 20:34:44,371]       |                                ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80388:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_30_fu_6120_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80388 | assign zext_ln218_30_fu_6126_p1 = xor_ln1085_30_fu_6120_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80390:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_31_fu_6139_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80390 | assign zext_ln218_31_fu_6145_p1 = xor_ln1085_31_fu_6139_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80392:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_32_fu_6158_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80392 | assign zext_ln218_32_fu_6164_p1 = xor_ln1085_32_fu_6158_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80394:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_33_fu_6177_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80394 | assign zext_ln218_33_fu_6183_p1 = xor_ln1085_33_fu_6177_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80396:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_34_fu_6196_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80396 | assign zext_ln218_34_fu_6202_p1 = xor_ln1085_34_fu_6196_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80398:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_35_fu_6215_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80398 | assign zext_ln218_35_fu_6221_p1 = xor_ln1085_35_fu_6215_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80400:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_36_fu_6234_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80400 | assign zext_ln218_36_fu_6240_p1 = xor_ln1085_36_fu_6234_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80402:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_37_fu_6253_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80402 | assign zext_ln218_37_fu_6259_p1 = xor_ln1085_37_fu_6253_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80404:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_38_fu_6272_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80404 | assign zext_ln218_38_fu_6278_p1 = xor_ln1085_38_fu_6272_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80406:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_39_fu_6291_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80406 | assign zext_ln218_39_fu_6297_p1 = xor_ln1085_39_fu_6291_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80408:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_3_fu_5607_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80408 | assign zext_ln218_3_fu_5613_p1 = xor_ln1085_3_fu_5607_p2;
[2024-02-29 20:34:44,371]       |                                ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80410:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_40_fu_6310_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80410 | assign zext_ln218_40_fu_6316_p1 = xor_ln1085_40_fu_6310_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80412:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_41_fu_6329_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80412 | assign zext_ln218_41_fu_6335_p1 = xor_ln1085_41_fu_6329_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80414:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_42_fu_6348_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80414 | assign zext_ln218_42_fu_6354_p1 = xor_ln1085_42_fu_6348_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80416:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_43_fu_6367_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80416 | assign zext_ln218_43_fu_6373_p1 = xor_ln1085_43_fu_6367_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80418:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_44_fu_6386_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80418 | assign zext_ln218_44_fu_6392_p1 = xor_ln1085_44_fu_6386_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80420:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_45_fu_6405_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80420 | assign zext_ln218_45_fu_6411_p1 = xor_ln1085_45_fu_6405_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80422:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_46_fu_6424_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80422 | assign zext_ln218_46_fu_6430_p1 = xor_ln1085_46_fu_6424_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80424:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_47_fu_6443_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80424 | assign zext_ln218_47_fu_6449_p1 = xor_ln1085_47_fu_6443_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80426:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_48_fu_6462_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80426 | assign zext_ln218_48_fu_6468_p1 = xor_ln1085_48_fu_6462_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80428:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_49_fu_6481_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80428 | assign zext_ln218_49_fu_6487_p1 = xor_ln1085_49_fu_6481_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80430:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_4_fu_5626_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80430 | assign zext_ln218_4_fu_5632_p1 = xor_ln1085_4_fu_5626_p2;
[2024-02-29 20:34:44,371]       |                                ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80432:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_50_fu_6500_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80432 | assign zext_ln218_50_fu_6506_p1 = xor_ln1085_50_fu_6500_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80434:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_51_fu_6519_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80434 | assign zext_ln218_51_fu_6525_p1 = xor_ln1085_51_fu_6519_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80436:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_52_fu_6538_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80436 | assign zext_ln218_52_fu_6544_p1 = xor_ln1085_52_fu_6538_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80438:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_53_fu_6557_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80438 | assign zext_ln218_53_fu_6563_p1 = xor_ln1085_53_fu_6557_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80440:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_54_fu_6576_p2' generates 1 bits.
[2024-02-29 20:34:44,371]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,371] 80440 | assign zext_ln218_54_fu_6582_p1 = xor_ln1085_54_fu_6576_p2;
[2024-02-29 20:34:44,371]       |                                 ^
[2024-02-29 20:34:44,371] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80442:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_55_fu_6595_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80442 | assign zext_ln218_55_fu_6601_p1 = xor_ln1085_55_fu_6595_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80444:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_56_fu_6614_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80444 | assign zext_ln218_56_fu_6620_p1 = xor_ln1085_56_fu_6614_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80446:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_57_fu_6633_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80446 | assign zext_ln218_57_fu_6639_p1 = xor_ln1085_57_fu_6633_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80448:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_58_fu_6652_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80448 | assign zext_ln218_58_fu_6658_p1 = xor_ln1085_58_fu_6652_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80450:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_59_fu_6671_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80450 | assign zext_ln218_59_fu_6677_p1 = xor_ln1085_59_fu_6671_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80452:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_5_fu_5645_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80452 | assign zext_ln218_5_fu_5651_p1 = xor_ln1085_5_fu_5645_p2;
[2024-02-29 20:34:44,372]       |                                ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80454:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_60_fu_6690_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80454 | assign zext_ln218_60_fu_6696_p1 = xor_ln1085_60_fu_6690_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80456:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_61_fu_6709_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80456 | assign zext_ln218_61_fu_6715_p1 = xor_ln1085_61_fu_6709_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80458:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_62_fu_6728_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80458 | assign zext_ln218_62_fu_6734_p1 = xor_ln1085_62_fu_6728_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80460:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_63_fu_6747_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80460 | assign zext_ln218_63_fu_6753_p1 = xor_ln1085_63_fu_6747_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80462:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_64_fu_6766_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80462 | assign zext_ln218_64_fu_6772_p1 = xor_ln1085_64_fu_6766_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80464:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_65_fu_6785_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80464 | assign zext_ln218_65_fu_6791_p1 = xor_ln1085_65_fu_6785_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80466:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_66_fu_6804_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80466 | assign zext_ln218_66_fu_6810_p1 = xor_ln1085_66_fu_6804_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80468:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_67_fu_6823_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80468 | assign zext_ln218_67_fu_6829_p1 = xor_ln1085_67_fu_6823_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80470:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_68_fu_6842_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80470 | assign zext_ln218_68_fu_6848_p1 = xor_ln1085_68_fu_6842_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80472:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_69_fu_6861_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80472 | assign zext_ln218_69_fu_6867_p1 = xor_ln1085_69_fu_6861_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80474:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_6_fu_5664_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80474 | assign zext_ln218_6_fu_5670_p1 = xor_ln1085_6_fu_5664_p2;
[2024-02-29 20:34:44,372]       |                                ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80476:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_70_fu_6880_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80476 | assign zext_ln218_70_fu_6886_p1 = xor_ln1085_70_fu_6880_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80478:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_71_fu_6899_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80478 | assign zext_ln218_71_fu_6905_p1 = xor_ln1085_71_fu_6899_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80480:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_72_fu_6918_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80480 | assign zext_ln218_72_fu_6924_p1 = xor_ln1085_72_fu_6918_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80482:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_73_fu_6937_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80482 | assign zext_ln218_73_fu_6943_p1 = xor_ln1085_73_fu_6937_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80484:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_74_fu_6956_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80484 | assign zext_ln218_74_fu_6962_p1 = xor_ln1085_74_fu_6956_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80486:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_75_fu_6975_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80486 | assign zext_ln218_75_fu_6981_p1 = xor_ln1085_75_fu_6975_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80488:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_76_fu_6994_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80488 | assign zext_ln218_76_fu_7000_p1 = xor_ln1085_76_fu_6994_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80490:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_77_fu_7013_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80490 | assign zext_ln218_77_fu_7019_p1 = xor_ln1085_77_fu_7013_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80492:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_78_fu_7032_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80492 | assign zext_ln218_78_fu_7038_p1 = xor_ln1085_78_fu_7032_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80494:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_79_fu_7051_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80494 | assign zext_ln218_79_fu_7057_p1 = xor_ln1085_79_fu_7051_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80496:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_7_fu_5683_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80496 | assign zext_ln218_7_fu_5689_p1 = xor_ln1085_7_fu_5683_p2;
[2024-02-29 20:34:44,372]       |                                ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80498:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_80_fu_7070_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80498 | assign zext_ln218_80_fu_7076_p1 = xor_ln1085_80_fu_7070_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80500:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_81_fu_7089_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80500 | assign zext_ln218_81_fu_7095_p1 = xor_ln1085_81_fu_7089_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80502:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_82_fu_7108_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80502 | assign zext_ln218_82_fu_7114_p1 = xor_ln1085_82_fu_7108_p2;
[2024-02-29 20:34:44,372]       |                                 ^
[2024-02-29 20:34:44,372] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80504:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_83_fu_7127_p2' generates 1 bits.
[2024-02-29 20:34:44,372]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,372] 80504 | assign zext_ln218_83_fu_7133_p1 = xor_ln1085_83_fu_7127_p2;
[2024-02-29 20:34:44,373]       |                                 ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80506:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_84_fu_7146_p2' generates 1 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80506 | assign zext_ln218_84_fu_7152_p1 = xor_ln1085_84_fu_7146_p2;
[2024-02-29 20:34:44,373]       |                                 ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80508:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_85_fu_7165_p2' generates 1 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80508 | assign zext_ln218_85_fu_7171_p1 = xor_ln1085_85_fu_7165_p2;
[2024-02-29 20:34:44,373]       |                                 ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80510:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_86_fu_7184_p2' generates 1 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80510 | assign zext_ln218_86_fu_7190_p1 = xor_ln1085_86_fu_7184_p2;
[2024-02-29 20:34:44,373]       |                                 ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80512:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_87_fu_7203_p2' generates 1 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80512 | assign zext_ln218_87_fu_7209_p1 = xor_ln1085_87_fu_7203_p2;
[2024-02-29 20:34:44,373]       |                                 ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80514:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_88_fu_7222_p2' generates 1 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80514 | assign zext_ln218_88_fu_7228_p1 = xor_ln1085_88_fu_7222_p2;
[2024-02-29 20:34:44,373]       |                                 ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80516:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_89_fu_7241_p2' generates 1 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80516 | assign zext_ln218_89_fu_7247_p1 = xor_ln1085_89_fu_7241_p2;
[2024-02-29 20:34:44,373]       |                                 ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80518:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_8_fu_5702_p2' generates 1 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80518 | assign zext_ln218_8_fu_5708_p1 = xor_ln1085_8_fu_5702_p2;
[2024-02-29 20:34:44,373]       |                                ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80520:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_90_fu_7260_p2' generates 1 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80520 | assign zext_ln218_90_fu_7266_p1 = xor_ln1085_90_fu_7260_p2;
[2024-02-29 20:34:44,373]       |                                 ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80522:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_91_fu_7279_p2' generates 1 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80522 | assign zext_ln218_91_fu_7285_p1 = xor_ln1085_91_fu_7279_p2;
[2024-02-29 20:34:44,373]       |                                 ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80524:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_92_fu_7298_p2' generates 1 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80524 | assign zext_ln218_92_fu_7304_p1 = xor_ln1085_92_fu_7298_p2;
[2024-02-29 20:34:44,373]       |                                 ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80526:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_93_fu_7317_p2' generates 1 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80526 | assign zext_ln218_93_fu_7323_p1 = xor_ln1085_93_fu_7317_p2;
[2024-02-29 20:34:44,373]       |                                 ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80528:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_94_fu_7336_p2' generates 1 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80528 | assign zext_ln218_94_fu_7342_p1 = xor_ln1085_94_fu_7336_p2;
[2024-02-29 20:34:44,373]       |                                 ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80530:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_95_fu_7355_p2' generates 1 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80530 | assign zext_ln218_95_fu_7361_p1 = xor_ln1085_95_fu_7355_p2;
[2024-02-29 20:34:44,373]       |                                 ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80532:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_96_fu_7374_p2' generates 1 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80532 | assign zext_ln218_96_fu_7380_p1 = xor_ln1085_96_fu_7374_p2;
[2024-02-29 20:34:44,373]       |                                 ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80534:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_97_fu_7393_p2' generates 1 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80534 | assign zext_ln218_97_fu_7399_p1 = xor_ln1085_97_fu_7393_p2;
[2024-02-29 20:34:44,373]       |                                 ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80536:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_98_fu_7412_p2' generates 1 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80536 | assign zext_ln218_98_fu_7418_p1 = xor_ln1085_98_fu_7412_p2;
[2024-02-29 20:34:44,373]       |                                 ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80538:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_99_fu_7431_p2' generates 1 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80538 | assign zext_ln218_99_fu_7437_p1 = xor_ln1085_99_fu_7431_p2;
[2024-02-29 20:34:44,373]       |                                 ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80540:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_9_fu_5721_p2' generates 1 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80540 | assign zext_ln218_9_fu_5727_p1 = xor_ln1085_9_fu_5721_p2;
[2024-02-29 20:34:44,373]       |                                ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80542:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_fu_5550_p2' generates 1 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80542 | assign zext_ln218_fu_5556_p1 = xor_ln1085_fu_5550_p2;
[2024-02-29 20:34:44,373]       |                              ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80544:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_128_fu_11387_p2' generates 2 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80544 | assign zext_ln886_100_fu_11393_p1 = add_ln886_128_fu_11387_p2;
[2024-02-29 20:34:44,373]       |                                   ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80546:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_129_fu_11397_p2' generates 3 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80546 | assign zext_ln886_101_fu_11403_p1 = add_ln886_129_fu_11397_p2;
[2024-02-29 20:34:44,373]       |                                   ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80548:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_130_fu_11407_p2' generates 4 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80548 | assign zext_ln886_102_fu_11413_p1 = add_ln886_130_fu_11407_p2;
[2024-02-29 20:34:44,373]       |                                   ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80550:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_131_fu_11417_p2' generates 5 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80550 | assign zext_ln886_103_fu_11423_p1 = add_ln886_131_fu_11417_p2;
[2024-02-29 20:34:44,373]       |                                   ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80552:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_132_fu_11427_p2' generates 2 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80552 | assign zext_ln886_104_fu_11433_p1 = add_ln886_132_fu_11427_p2;
[2024-02-29 20:34:44,373]       |                                   ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80554:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_133_fu_11437_p2' generates 2 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80554 | assign zext_ln886_105_fu_11443_p1 = add_ln886_133_fu_11437_p2;
[2024-02-29 20:34:44,373]       |                                   ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80556:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_134_fu_11447_p2' generates 3 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80556 | assign zext_ln886_106_fu_11453_p1 = add_ln886_134_fu_11447_p2;
[2024-02-29 20:34:44,373]       |                                   ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80558:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_135_fu_11457_p2' generates 2 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80558 | assign zext_ln886_107_fu_11463_p1 = add_ln886_135_fu_11457_p2;
[2024-02-29 20:34:44,373]       |                                   ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80560:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_136_fu_11467_p2' generates 2 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80560 | assign zext_ln886_108_fu_11473_p1 = add_ln886_136_fu_11467_p2;
[2024-02-29 20:34:44,373]       |                                   ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80562:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_137_fu_11477_p2' generates 3 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80562 | assign zext_ln886_109_fu_11483_p1 = add_ln886_137_fu_11477_p2;
[2024-02-29 20:34:44,373]       |                                   ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80564:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_35_fu_10469_p2' generates 3 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80564 | assign zext_ln886_10_fu_10475_p1 = add_ln886_35_fu_10469_p2;
[2024-02-29 20:34:44,373]       |                                  ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80566:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_138_fu_11487_p2' generates 4 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,373] 80566 | assign zext_ln886_110_fu_11493_p1 = add_ln886_138_fu_11487_p2;
[2024-02-29 20:34:44,373]       |                                   ^
[2024-02-29 20:34:44,373] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80568:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_139_fu_11497_p2' generates 2 bits.
[2024-02-29 20:34:44,373]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80568 | assign zext_ln886_111_fu_11503_p1 = add_ln886_139_fu_11497_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80570:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_140_fu_11507_p2' generates 2 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80570 | assign zext_ln886_112_fu_11513_p1 = add_ln886_140_fu_11507_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80572:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_141_fu_11517_p2' generates 3 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80572 | assign zext_ln886_113_fu_11523_p1 = add_ln886_141_fu_11517_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80574:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_142_fu_11527_p2' generates 2 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80574 | assign zext_ln886_114_fu_11533_p1 = add_ln886_142_fu_11527_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80576:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_143_fu_11537_p2' generates 2 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80576 | assign zext_ln886_115_fu_11543_p1 = add_ln886_143_fu_11537_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80578:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_144_fu_11547_p2' generates 3 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80578 | assign zext_ln886_116_fu_11553_p1 = add_ln886_144_fu_11547_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80580:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_145_fu_11557_p2' generates 4 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80580 | assign zext_ln886_117_fu_11563_p1 = add_ln886_145_fu_11557_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80582:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_146_fu_11567_p2' generates 5 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80582 | assign zext_ln886_118_fu_11573_p1 = add_ln886_146_fu_11567_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80584:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_147_fu_11577_p2' generates 6 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80584 | assign zext_ln886_119_fu_11583_p1 = add_ln886_147_fu_11577_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80586:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_37_fu_10485_p2' generates 4 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80586 | assign zext_ln886_11_fu_10491_p1 = add_ln886_37_fu_10485_p2;
[2024-02-29 20:34:44,374]       |                                  ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80588:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_149_fu_11593_p2' generates 7 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80588 | assign zext_ln886_120_fu_11599_p1 = add_ln886_149_fu_11593_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80590:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_150_fu_11603_p2' generates 2 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80590 | assign zext_ln886_121_fu_11609_p1 = add_ln886_150_fu_11603_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80592:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_151_fu_11613_p2' generates 2 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80592 | assign zext_ln886_122_fu_11619_p1 = add_ln886_151_fu_11613_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80594:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_152_fu_11623_p2' generates 3 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80594 | assign zext_ln886_123_fu_11629_p1 = add_ln886_152_fu_11623_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80596:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_153_fu_11633_p2' generates 2 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80596 | assign zext_ln886_124_fu_11639_p1 = add_ln886_153_fu_11633_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80598:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_154_fu_11643_p2' generates 2 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80598 | assign zext_ln886_125_fu_11649_p1 = add_ln886_154_fu_11643_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80600:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_155_fu_11653_p2' generates 3 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80600 | assign zext_ln886_126_fu_11659_p1 = add_ln886_155_fu_11653_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80602:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_156_fu_11663_p2' generates 4 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80602 | assign zext_ln886_127_fu_11669_p1 = add_ln886_156_fu_11663_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80604:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_157_fu_11673_p2' generates 2 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80604 | assign zext_ln886_128_fu_11679_p1 = add_ln886_157_fu_11673_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80606:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_158_fu_11683_p2' generates 2 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80606 | assign zext_ln886_129_fu_11689_p1 = add_ln886_158_fu_11683_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80608:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_38_fu_10495_p2' generates 2 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80608 | assign zext_ln886_12_fu_10501_p1 = add_ln886_38_fu_10495_p2;
[2024-02-29 20:34:44,374]       |                                  ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80610:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_159_fu_11693_p2' generates 3 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80610 | assign zext_ln886_130_fu_11699_p1 = add_ln886_159_fu_11693_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80612:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_160_fu_11703_p2' generates 2 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80612 | assign zext_ln886_131_fu_11709_p1 = add_ln886_160_fu_11703_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80614:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_161_fu_11713_p2' generates 2 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80614 | assign zext_ln886_132_fu_11719_p1 = add_ln886_161_fu_11713_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80616:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_162_fu_11723_p2' generates 3 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80616 | assign zext_ln886_133_fu_11729_p1 = add_ln886_162_fu_11723_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80618:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_163_fu_11733_p2' generates 4 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80618 | assign zext_ln886_134_fu_11739_p1 = add_ln886_163_fu_11733_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80620:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_164_fu_11743_p2' generates 5 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80620 | assign zext_ln886_135_fu_11749_p1 = add_ln886_164_fu_11743_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80622:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_165_fu_11753_p2' generates 2 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80622 | assign zext_ln886_136_fu_11759_p1 = add_ln886_165_fu_11753_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80624:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_166_fu_11763_p2' generates 2 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80624 | assign zext_ln886_137_fu_11769_p1 = add_ln886_166_fu_11763_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80626:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_167_fu_11773_p2' generates 3 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80626 | assign zext_ln886_138_fu_11779_p1 = add_ln886_167_fu_11773_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80628:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_168_fu_11783_p2' generates 2 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80628 | assign zext_ln886_139_fu_11789_p1 = add_ln886_168_fu_11783_p2;
[2024-02-29 20:34:44,374]       |                                   ^
[2024-02-29 20:34:44,374] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80630:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_39_fu_10505_p2' generates 2 bits.
[2024-02-29 20:34:44,374]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,374] 80630 | assign zext_ln886_13_fu_10511_p1 = add_ln886_39_fu_10505_p2;
[2024-02-29 20:34:44,374]       |                                  ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80632:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_169_fu_11793_p2' generates 2 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80632 | assign zext_ln886_140_fu_11799_p1 = add_ln886_169_fu_11793_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80634:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_170_fu_11803_p2' generates 3 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80634 | assign zext_ln886_141_fu_11809_p1 = add_ln886_170_fu_11803_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80636:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_171_fu_11813_p2' generates 4 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80636 | assign zext_ln886_142_fu_11819_p1 = add_ln886_171_fu_11813_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80638:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_172_fu_11823_p2' generates 2 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80638 | assign zext_ln886_143_fu_11829_p1 = add_ln886_172_fu_11823_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80640:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_173_fu_11833_p2' generates 2 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80640 | assign zext_ln886_144_fu_11839_p1 = add_ln886_173_fu_11833_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80642:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_174_fu_11843_p2' generates 3 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80642 | assign zext_ln886_145_fu_11849_p1 = add_ln886_174_fu_11843_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80644:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_175_fu_11853_p2' generates 2 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80644 | assign zext_ln886_146_fu_11859_p1 = add_ln886_175_fu_11853_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80646:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_176_fu_11863_p2' generates 2 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80646 | assign zext_ln886_147_fu_11869_p1 = add_ln886_176_fu_11863_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80648:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_177_fu_11873_p2' generates 3 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80648 | assign zext_ln886_148_fu_11879_p1 = add_ln886_177_fu_11873_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80650:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_178_fu_11883_p2' generates 4 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80650 | assign zext_ln886_149_fu_11889_p1 = add_ln886_178_fu_11883_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80652:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_40_fu_10515_p2' generates 3 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80652 | assign zext_ln886_14_fu_10521_p1 = add_ln886_40_fu_10515_p2;
[2024-02-29 20:34:44,375]       |                                  ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80654:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_179_fu_11893_p2' generates 5 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80654 | assign zext_ln886_150_fu_11899_p1 = add_ln886_179_fu_11893_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80656:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_180_fu_11903_p2' generates 6 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80656 | assign zext_ln886_151_fu_11909_p1 = add_ln886_180_fu_11903_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80658:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_181_fu_11913_p2' generates 2 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80658 | assign zext_ln886_152_fu_11919_p1 = add_ln886_181_fu_11913_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80660:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_182_fu_11923_p2' generates 2 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80660 | assign zext_ln886_153_fu_11929_p1 = add_ln886_182_fu_11923_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80662:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_183_fu_11933_p2' generates 3 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80662 | assign zext_ln886_154_fu_11939_p1 = add_ln886_183_fu_11933_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80664:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_184_fu_11943_p2' generates 2 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80664 | assign zext_ln886_155_fu_11949_p1 = add_ln886_184_fu_11943_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80666:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_185_fu_11953_p2' generates 2 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80666 | assign zext_ln886_156_fu_11959_p1 = add_ln886_185_fu_11953_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80668:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_186_fu_11963_p2' generates 3 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80668 | assign zext_ln886_157_fu_11969_p1 = add_ln886_186_fu_11963_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80670:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_187_fu_11973_p2' generates 4 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80670 | assign zext_ln886_158_fu_11979_p1 = add_ln886_187_fu_11973_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80672:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_188_fu_11983_p2' generates 2 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80672 | assign zext_ln886_159_fu_11989_p1 = add_ln886_188_fu_11983_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80674:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_41_fu_10525_p2' generates 2 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80674 | assign zext_ln886_15_fu_10531_p1 = add_ln886_41_fu_10525_p2;
[2024-02-29 20:34:44,375]       |                                  ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80676:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_189_fu_11993_p2' generates 2 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80676 | assign zext_ln886_160_fu_11999_p1 = add_ln886_189_fu_11993_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80678:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_190_fu_12003_p2' generates 3 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80678 | assign zext_ln886_161_fu_12009_p1 = add_ln886_190_fu_12003_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80680:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_191_fu_12013_p2' generates 2 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80680 | assign zext_ln886_162_fu_12019_p1 = add_ln886_191_fu_12013_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80682:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_192_fu_12023_p2' generates 2 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80682 | assign zext_ln886_163_fu_12029_p1 = add_ln886_192_fu_12023_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80684:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_193_fu_12033_p2' generates 3 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80684 | assign zext_ln886_164_fu_12039_p1 = add_ln886_193_fu_12033_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80686:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_194_fu_12043_p2' generates 4 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80686 | assign zext_ln886_165_fu_12049_p1 = add_ln886_194_fu_12043_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80688:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_195_fu_12053_p2' generates 5 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80688 | assign zext_ln886_166_fu_12059_p1 = add_ln886_195_fu_12053_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80690:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_196_fu_12063_p2' generates 2 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80690 | assign zext_ln886_167_fu_12069_p1 = add_ln886_196_fu_12063_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80692:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_197_fu_12073_p2' generates 2 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80692 | assign zext_ln886_168_fu_12079_p1 = add_ln886_197_fu_12073_p2;
[2024-02-29 20:34:44,375]       |                                   ^
[2024-02-29 20:34:44,375] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80694:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_198_fu_12083_p2' generates 3 bits.
[2024-02-29 20:34:44,375]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,375] 80694 | assign zext_ln886_169_fu_12089_p1 = add_ln886_198_fu_12083_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80696:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_42_fu_10535_p2' generates 2 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80696 | assign zext_ln886_16_fu_10541_p1 = add_ln886_42_fu_10535_p2;
[2024-02-29 20:34:44,376]       |                                  ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80698:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_199_fu_12093_p2' generates 2 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80698 | assign zext_ln886_170_fu_12099_p1 = add_ln886_199_fu_12093_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80700:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_200_fu_12103_p2' generates 2 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80700 | assign zext_ln886_171_fu_12109_p1 = add_ln886_200_fu_12103_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80702:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_201_fu_12113_p2' generates 3 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80702 | assign zext_ln886_172_fu_12119_p1 = add_ln886_201_fu_12113_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80704:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_202_fu_12123_p2' generates 4 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80704 | assign zext_ln886_173_fu_12129_p1 = add_ln886_202_fu_12123_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80706:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_203_fu_12133_p2' generates 2 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80706 | assign zext_ln886_174_fu_12139_p1 = add_ln886_203_fu_12133_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80708:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_204_fu_12143_p2' generates 2 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80708 | assign zext_ln886_175_fu_12149_p1 = add_ln886_204_fu_12143_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80710:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_205_fu_12153_p2' generates 3 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80710 | assign zext_ln886_176_fu_12159_p1 = add_ln886_205_fu_12153_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80712:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_206_fu_12163_p2' generates 2 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80712 | assign zext_ln886_177_fu_12169_p1 = add_ln886_206_fu_12163_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80714:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_207_fu_12173_p2' generates 2 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80714 | assign zext_ln886_178_fu_12179_p1 = add_ln886_207_fu_12173_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80716:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_208_fu_12183_p2' generates 3 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80716 | assign zext_ln886_179_fu_12189_p1 = add_ln886_208_fu_12183_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80718:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_43_fu_10545_p2' generates 3 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80718 | assign zext_ln886_17_fu_10551_p1 = add_ln886_43_fu_10545_p2;
[2024-02-29 20:34:44,376]       |                                  ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80720:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_209_fu_12193_p2' generates 4 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80720 | assign zext_ln886_180_fu_12199_p1 = add_ln886_209_fu_12193_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80722:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_210_fu_12203_p2' generates 5 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80722 | assign zext_ln886_181_fu_12209_p1 = add_ln886_210_fu_12203_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80724:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_211_fu_12213_p2' generates 6 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80724 | assign zext_ln886_182_fu_12219_p1 = add_ln886_211_fu_12213_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80726:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_212_fu_12223_p2' generates 7 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80726 | assign zext_ln886_183_fu_12229_p1 = add_ln886_212_fu_12223_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80728:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_213_fu_12233_p2' generates 2 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80728 | assign zext_ln886_184_fu_12239_p1 = add_ln886_213_fu_12233_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80730:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_214_fu_12243_p2' generates 2 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80730 | assign zext_ln886_185_fu_12249_p1 = add_ln886_214_fu_12243_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80732:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_215_fu_12253_p2' generates 3 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80732 | assign zext_ln886_186_fu_12259_p1 = add_ln886_215_fu_12253_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80734:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_216_fu_12263_p2' generates 2 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80734 | assign zext_ln886_187_fu_12269_p1 = add_ln886_216_fu_12263_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80736:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_217_fu_12273_p2' generates 2 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80736 | assign zext_ln886_188_fu_12279_p1 = add_ln886_217_fu_12273_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80738:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_218_fu_12283_p2' generates 3 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80738 | assign zext_ln886_189_fu_12289_p1 = add_ln886_218_fu_12283_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80740:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_44_fu_10555_p2' generates 4 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80740 | assign zext_ln886_18_fu_10561_p1 = add_ln886_44_fu_10555_p2;
[2024-02-29 20:34:44,376]       |                                  ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80742:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_219_fu_12293_p2' generates 4 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80742 | assign zext_ln886_190_fu_12299_p1 = add_ln886_219_fu_12293_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80744:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_220_fu_12303_p2' generates 2 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80744 | assign zext_ln886_191_fu_12309_p1 = add_ln886_220_fu_12303_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80746:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_221_fu_12313_p2' generates 2 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80746 | assign zext_ln886_192_fu_12319_p1 = add_ln886_221_fu_12313_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80748:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_222_fu_12323_p2' generates 3 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80748 | assign zext_ln886_193_fu_12329_p1 = add_ln886_222_fu_12323_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80750:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_223_fu_12333_p2' generates 2 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80750 | assign zext_ln886_194_fu_12339_p1 = add_ln886_223_fu_12333_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80752:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_224_fu_12343_p2' generates 2 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80752 | assign zext_ln886_195_fu_12349_p1 = add_ln886_224_fu_12343_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80754:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_225_fu_12353_p2' generates 3 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80754 | assign zext_ln886_196_fu_12359_p1 = add_ln886_225_fu_12353_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80756:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_226_fu_12363_p2' generates 4 bits.
[2024-02-29 20:34:44,376]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,376] 80756 | assign zext_ln886_197_fu_12369_p1 = add_ln886_226_fu_12363_p2;
[2024-02-29 20:34:44,376]       |                                   ^
[2024-02-29 20:34:44,376] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80758:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_227_fu_12373_p2' generates 5 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80758 | assign zext_ln886_198_fu_12379_p1 = add_ln886_227_fu_12373_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80760:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_228_fu_12383_p2' generates 2 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80760 | assign zext_ln886_199_fu_12389_p1 = add_ln886_228_fu_12383_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80762:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_45_fu_10565_p2' generates 2 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80762 | assign zext_ln886_19_fu_10571_p1 = add_ln886_45_fu_10565_p2;
[2024-02-29 20:34:44,377]       |                                  ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80764:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_25_fu_10373_p2' generates 2 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80764 | assign zext_ln886_1_fu_10379_p1 = add_ln886_25_fu_10373_p2;
[2024-02-29 20:34:44,377]       |                                 ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80766:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_229_fu_12393_p2' generates 2 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80766 | assign zext_ln886_200_fu_12399_p1 = add_ln886_229_fu_12393_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80768:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_230_fu_12403_p2' generates 3 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80768 | assign zext_ln886_201_fu_12409_p1 = add_ln886_230_fu_12403_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80770:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_231_fu_12413_p2' generates 2 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80770 | assign zext_ln886_202_fu_12419_p1 = add_ln886_231_fu_12413_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80772:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_232_fu_12423_p2' generates 2 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80772 | assign zext_ln886_203_fu_12429_p1 = add_ln886_232_fu_12423_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80774:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_233_fu_12433_p2' generates 3 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80774 | assign zext_ln886_204_fu_12439_p1 = add_ln886_233_fu_12433_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80776:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_234_fu_12443_p2' generates 4 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80776 | assign zext_ln886_205_fu_12449_p1 = add_ln886_234_fu_12443_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80778:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_235_fu_12453_p2' generates 2 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80778 | assign zext_ln886_206_fu_12459_p1 = add_ln886_235_fu_12453_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80780:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_236_fu_12463_p2' generates 2 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80780 | assign zext_ln886_207_fu_12469_p1 = add_ln886_236_fu_12463_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80782:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_237_fu_12473_p2' generates 3 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80782 | assign zext_ln886_208_fu_12479_p1 = add_ln886_237_fu_12473_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80784:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_238_fu_12483_p2' generates 2 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80784 | assign zext_ln886_209_fu_12489_p1 = add_ln886_238_fu_12483_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80786:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_46_fu_10575_p2' generates 2 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80786 | assign zext_ln886_20_fu_10581_p1 = add_ln886_46_fu_10575_p2;
[2024-02-29 20:34:44,377]       |                                  ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80788:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_239_fu_12493_p2' generates 2 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80788 | assign zext_ln886_210_fu_12499_p1 = add_ln886_239_fu_12493_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80790:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_240_fu_12503_p2' generates 3 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80790 | assign zext_ln886_211_fu_12509_p1 = add_ln886_240_fu_12503_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80792:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_241_fu_12513_p2' generates 4 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80792 | assign zext_ln886_212_fu_12519_p1 = add_ln886_241_fu_12513_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80794:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_242_fu_12523_p2' generates 5 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80794 | assign zext_ln886_213_fu_12529_p1 = add_ln886_242_fu_12523_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80796:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_243_fu_12533_p2' generates 6 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80796 | assign zext_ln886_214_fu_12539_p1 = add_ln886_243_fu_12533_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80798:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_244_fu_12543_p2' generates 2 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80798 | assign zext_ln886_215_fu_12549_p1 = add_ln886_244_fu_12543_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80800:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_245_fu_12553_p2' generates 2 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80800 | assign zext_ln886_216_fu_12559_p1 = add_ln886_245_fu_12553_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80802:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_246_fu_12563_p2' generates 3 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80802 | assign zext_ln886_217_fu_12569_p1 = add_ln886_246_fu_12563_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80804:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_247_fu_12573_p2' generates 2 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80804 | assign zext_ln886_218_fu_12579_p1 = add_ln886_247_fu_12573_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80806:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_248_fu_12583_p2' generates 2 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80806 | assign zext_ln886_219_fu_12589_p1 = add_ln886_248_fu_12583_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80808:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_47_fu_10585_p2' generates 3 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80808 | assign zext_ln886_21_fu_10591_p1 = add_ln886_47_fu_10585_p2;
[2024-02-29 20:34:44,377]       |                                  ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80810:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_249_fu_12593_p2' generates 3 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80810 | assign zext_ln886_220_fu_12599_p1 = add_ln886_249_fu_12593_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80812:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_250_fu_12603_p2' generates 4 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80812 | assign zext_ln886_221_fu_12609_p1 = add_ln886_250_fu_12603_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80814:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_251_fu_12613_p2' generates 2 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80814 | assign zext_ln886_222_fu_12619_p1 = add_ln886_251_fu_12613_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80816:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_252_fu_12623_p2' generates 2 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80816 | assign zext_ln886_223_fu_12629_p1 = add_ln886_252_fu_12623_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80818:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_253_fu_12633_p2' generates 3 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80818 | assign zext_ln886_224_fu_12639_p1 = add_ln886_253_fu_12633_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,377] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80820:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_254_fu_12643_p2' generates 2 bits.
[2024-02-29 20:34:44,377]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,377] 80820 | assign zext_ln886_225_fu_12649_p1 = add_ln886_254_fu_12643_p2;
[2024-02-29 20:34:44,377]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80822:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_255_fu_12653_p2' generates 2 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80822 | assign zext_ln886_226_fu_12659_p1 = add_ln886_255_fu_12653_p2;
[2024-02-29 20:34:44,378]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80824:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_256_fu_12663_p2' generates 3 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80824 | assign zext_ln886_227_fu_12669_p1 = add_ln886_256_fu_12663_p2;
[2024-02-29 20:34:44,378]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80826:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_257_fu_12673_p2' generates 4 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80826 | assign zext_ln886_228_fu_12679_p1 = add_ln886_257_fu_12673_p2;
[2024-02-29 20:34:44,378]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80828:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_258_fu_12683_p2' generates 5 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80828 | assign zext_ln886_229_fu_12689_p1 = add_ln886_258_fu_12683_p2;
[2024-02-29 20:34:44,378]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80830:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_48_fu_10595_p2' generates 2 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80830 | assign zext_ln886_22_fu_10601_p1 = add_ln886_48_fu_10595_p2;
[2024-02-29 20:34:44,378]       |                                  ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80832:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_259_fu_12693_p2' generates 2 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80832 | assign zext_ln886_230_fu_12699_p1 = add_ln886_259_fu_12693_p2;
[2024-02-29 20:34:44,378]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80834:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_260_fu_12703_p2' generates 2 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80834 | assign zext_ln886_231_fu_12709_p1 = add_ln886_260_fu_12703_p2;
[2024-02-29 20:34:44,378]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80836:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_261_fu_12713_p2' generates 3 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80836 | assign zext_ln886_232_fu_12719_p1 = add_ln886_261_fu_12713_p2;
[2024-02-29 20:34:44,378]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80838:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_262_fu_12723_p2' generates 2 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80838 | assign zext_ln886_233_fu_12729_p1 = add_ln886_262_fu_12723_p2;
[2024-02-29 20:34:44,378]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80840:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_263_fu_12733_p2' generates 2 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80840 | assign zext_ln886_234_fu_12739_p1 = add_ln886_263_fu_12733_p2;
[2024-02-29 20:34:44,378]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80842:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_264_fu_12743_p2' generates 3 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80842 | assign zext_ln886_235_fu_12749_p1 = add_ln886_264_fu_12743_p2;
[2024-02-29 20:34:44,378]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80844:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_265_fu_12753_p2' generates 4 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80844 | assign zext_ln886_236_fu_12759_p1 = add_ln886_265_fu_12753_p2;
[2024-02-29 20:34:44,378]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80846:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_266_fu_12763_p2' generates 2 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80846 | assign zext_ln886_237_fu_12769_p1 = add_ln886_266_fu_12763_p2;
[2024-02-29 20:34:44,378]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80848:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_267_fu_12773_p2' generates 2 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80848 | assign zext_ln886_238_fu_12779_p1 = add_ln886_267_fu_12773_p2;
[2024-02-29 20:34:44,378]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80850:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_268_fu_12783_p2' generates 3 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80850 | assign zext_ln886_239_fu_12789_p1 = add_ln886_268_fu_12783_p2;
[2024-02-29 20:34:44,378]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80852:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_49_fu_10605_p2' generates 2 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80852 | assign zext_ln886_23_fu_10611_p1 = add_ln886_49_fu_10605_p2;
[2024-02-29 20:34:44,378]       |                                  ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80854:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_269_fu_12793_p2' generates 2 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80854 | assign zext_ln886_240_fu_12799_p1 = add_ln886_269_fu_12793_p2;
[2024-02-29 20:34:44,378]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80856:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_270_fu_12803_p2' generates 2 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80856 | assign zext_ln886_241_fu_12809_p1 = add_ln886_270_fu_12803_p2;
[2024-02-29 20:34:44,378]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80858:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_271_fu_12813_p2' generates 3 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80858 | assign zext_ln886_242_fu_12819_p1 = add_ln886_271_fu_12813_p2;
[2024-02-29 20:34:44,378]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80860:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_272_fu_12823_p2' generates 4 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80860 | assign zext_ln886_243_fu_12829_p1 = add_ln886_272_fu_12823_p2;
[2024-02-29 20:34:44,378]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80862:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_273_fu_12833_p2' generates 5 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80862 | assign zext_ln886_244_fu_12839_p1 = add_ln886_273_fu_12833_p2;
[2024-02-29 20:34:44,378]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80864:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_274_fu_12843_p2' generates 6 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80864 | assign zext_ln886_245_fu_12849_p1 = add_ln886_274_fu_12843_p2;
[2024-02-29 20:34:44,378]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80866:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_275_fu_12853_p2' generates 7 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80866 | assign zext_ln886_246_fu_12859_p1 = add_ln886_275_fu_12853_p2;
[2024-02-29 20:34:44,378]       |                                   ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80868:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_50_fu_10615_p2' generates 3 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80868 | assign zext_ln886_24_fu_10621_p1 = add_ln886_50_fu_10615_p2;
[2024-02-29 20:34:44,378]       |                                  ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80870:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_51_fu_10625_p2' generates 4 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80870 | assign zext_ln886_25_fu_10631_p1 = add_ln886_51_fu_10625_p2;
[2024-02-29 20:34:44,378]       |                                  ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80872:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_53_fu_10641_p2' generates 5 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80872 | assign zext_ln886_26_fu_10647_p1 = add_ln886_53_fu_10641_p2;
[2024-02-29 20:34:44,378]       |                                  ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80874:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_54_fu_10651_p2' generates 2 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80874 | assign zext_ln886_27_fu_10657_p1 = add_ln886_54_fu_10651_p2;
[2024-02-29 20:34:44,378]       |                                  ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80876:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_55_fu_10661_p2' generates 2 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80876 | assign zext_ln886_28_fu_10667_p1 = add_ln886_55_fu_10661_p2;
[2024-02-29 20:34:44,378]       |                                  ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80878:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_56_fu_10671_p2' generates 3 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80878 | assign zext_ln886_29_fu_10677_p1 = add_ln886_56_fu_10671_p2;
[2024-02-29 20:34:44,378]       |                                  ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80880:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_26_fu_10383_p2' generates 2 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80880 | assign zext_ln886_2_fu_10389_p1 = add_ln886_26_fu_10383_p2;
[2024-02-29 20:34:44,378]       |                                 ^
[2024-02-29 20:34:44,378] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80882:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_57_fu_10681_p2' generates 2 bits.
[2024-02-29 20:34:44,378]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,378] 80882 | assign zext_ln886_30_fu_10687_p1 = add_ln886_57_fu_10681_p2;
[2024-02-29 20:34:44,378]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80884:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_58_fu_10691_p2' generates 2 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80884 | assign zext_ln886_31_fu_10697_p1 = add_ln886_58_fu_10691_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80886:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_59_fu_10701_p2' generates 3 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80886 | assign zext_ln886_32_fu_10707_p1 = add_ln886_59_fu_10701_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80888:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_60_fu_10711_p2' generates 4 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80888 | assign zext_ln886_33_fu_10717_p1 = add_ln886_60_fu_10711_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80890:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_61_fu_10721_p2' generates 2 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80890 | assign zext_ln886_34_fu_10727_p1 = add_ln886_61_fu_10721_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80892:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_62_fu_10731_p2' generates 2 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80892 | assign zext_ln886_35_fu_10737_p1 = add_ln886_62_fu_10731_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80894:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_63_fu_10741_p2' generates 3 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80894 | assign zext_ln886_36_fu_10747_p1 = add_ln886_63_fu_10741_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80896:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_64_fu_10751_p2' generates 2 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80896 | assign zext_ln886_37_fu_10757_p1 = add_ln886_64_fu_10751_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80898:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_65_fu_10761_p2' generates 2 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80898 | assign zext_ln886_38_fu_10767_p1 = add_ln886_65_fu_10761_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80900:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_66_fu_10771_p2' generates 3 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80900 | assign zext_ln886_39_fu_10777_p1 = add_ln886_66_fu_10771_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80902:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_27_fu_10393_p2' generates 2 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80902 | assign zext_ln886_3_fu_10399_p1 = add_ln886_27_fu_10393_p2;
[2024-02-29 20:34:44,379]       |                                 ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80904:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_67_fu_10781_p2' generates 4 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80904 | assign zext_ln886_40_fu_10787_p1 = add_ln886_67_fu_10781_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80906:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_68_fu_10791_p2' generates 5 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80906 | assign zext_ln886_41_fu_10797_p1 = add_ln886_68_fu_10791_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80908:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_69_fu_10801_p2' generates 2 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80908 | assign zext_ln886_42_fu_10807_p1 = add_ln886_69_fu_10801_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80910:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_70_fu_10811_p2' generates 2 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80910 | assign zext_ln886_43_fu_10817_p1 = add_ln886_70_fu_10811_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80912:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_71_fu_10821_p2' generates 3 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80912 | assign zext_ln886_44_fu_10827_p1 = add_ln886_71_fu_10821_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80914:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_72_fu_10831_p2' generates 2 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80914 | assign zext_ln886_45_fu_10837_p1 = add_ln886_72_fu_10831_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80916:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_73_fu_10841_p2' generates 2 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80916 | assign zext_ln886_46_fu_10847_p1 = add_ln886_73_fu_10841_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80918:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_74_fu_10851_p2' generates 3 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80918 | assign zext_ln886_47_fu_10857_p1 = add_ln886_74_fu_10851_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80920:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_75_fu_10861_p2' generates 4 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80920 | assign zext_ln886_48_fu_10867_p1 = add_ln886_75_fu_10861_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80922:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_76_fu_10871_p2' generates 2 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80922 | assign zext_ln886_49_fu_10877_p1 = add_ln886_76_fu_10871_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80924:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_29_fu_10409_p2' generates 3 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80924 | assign zext_ln886_4_fu_10415_p1 = add_ln886_29_fu_10409_p2;
[2024-02-29 20:34:44,379]       |                                 ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80926:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_77_fu_10881_p2' generates 2 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80926 | assign zext_ln886_50_fu_10887_p1 = add_ln886_77_fu_10881_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80928:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_78_fu_10891_p2' generates 3 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80928 | assign zext_ln886_51_fu_10897_p1 = add_ln886_78_fu_10891_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80930:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_79_fu_10901_p2' generates 2 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80930 | assign zext_ln886_52_fu_10907_p1 = add_ln886_79_fu_10901_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80932:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_80_fu_10911_p2' generates 2 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80932 | assign zext_ln886_53_fu_10917_p1 = add_ln886_80_fu_10911_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80934:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_81_fu_10921_p2' generates 3 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80934 | assign zext_ln886_54_fu_10927_p1 = add_ln886_81_fu_10921_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80936:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_82_fu_10931_p2' generates 4 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80936 | assign zext_ln886_55_fu_10937_p1 = add_ln886_82_fu_10931_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80938:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_83_fu_10941_p2' generates 5 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80938 | assign zext_ln886_56_fu_10947_p1 = add_ln886_83_fu_10941_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80940:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_85_fu_10957_p2' generates 6 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80940 | assign zext_ln886_57_fu_10963_p1 = add_ln886_85_fu_10957_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80942:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_86_fu_10967_p2' generates 2 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80942 | assign zext_ln886_58_fu_10973_p1 = add_ln886_86_fu_10967_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80944:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_87_fu_10977_p2' generates 2 bits.
[2024-02-29 20:34:44,379]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,379] 80944 | assign zext_ln886_59_fu_10983_p1 = add_ln886_87_fu_10977_p2;
[2024-02-29 20:34:44,379]       |                                  ^
[2024-02-29 20:34:44,379] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80946:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_30_fu_10419_p2' generates 2 bits.
[2024-02-29 20:34:44,380]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,380] 80946 | assign zext_ln886_5_fu_10425_p1 = add_ln886_30_fu_10419_p2;
[2024-02-29 20:34:44,382]       |                                 ^
[2024-02-29 20:34:44,382] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80948:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_88_fu_10987_p2' generates 3 bits.
[2024-02-29 20:34:44,382]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,382] 80948 | assign zext_ln886_60_fu_10993_p1 = add_ln886_88_fu_10987_p2;
[2024-02-29 20:34:44,382]       |                                  ^
[2024-02-29 20:34:44,382] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80950:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_89_fu_10997_p2' generates 2 bits.
[2024-02-29 20:34:44,382]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,382] 80950 | assign zext_ln886_61_fu_11003_p1 = add_ln886_89_fu_10997_p2;
[2024-02-29 20:34:44,382]       |                                  ^
[2024-02-29 20:34:44,382] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80952:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_90_fu_11007_p2' generates 2 bits.
[2024-02-29 20:34:44,382]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,382] 80952 | assign zext_ln886_62_fu_11013_p1 = add_ln886_90_fu_11007_p2;
[2024-02-29 20:34:44,382]       |                                  ^
[2024-02-29 20:34:44,382] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80954:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_91_fu_11017_p2' generates 3 bits.
[2024-02-29 20:34:44,382]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,382] 80954 | assign zext_ln886_63_fu_11023_p1 = add_ln886_91_fu_11017_p2;
[2024-02-29 20:34:44,382]       |                                  ^
[2024-02-29 20:34:44,382] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80956:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_92_fu_11027_p2' generates 4 bits.
[2024-02-29 20:34:44,382]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,382] 80956 | assign zext_ln886_64_fu_11033_p1 = add_ln886_92_fu_11027_p2;
[2024-02-29 20:34:44,382]       |                                  ^
[2024-02-29 20:34:44,382] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80958:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_93_fu_11037_p2' generates 2 bits.
[2024-02-29 20:34:44,382]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,382] 80958 | assign zext_ln886_65_fu_11043_p1 = add_ln886_93_fu_11037_p2;
[2024-02-29 20:34:44,382]       |                                  ^
[2024-02-29 20:34:44,382] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80960:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_94_fu_11047_p2' generates 2 bits.
[2024-02-29 20:34:44,382]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,382] 80960 | assign zext_ln886_66_fu_11053_p1 = add_ln886_94_fu_11047_p2;
[2024-02-29 20:34:44,382]       |                                  ^
[2024-02-29 20:34:44,382] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80962:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_95_fu_11057_p2' generates 3 bits.
[2024-02-29 20:34:44,382]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,382] 80962 | assign zext_ln886_67_fu_11063_p1 = add_ln886_95_fu_11057_p2;
[2024-02-29 20:34:44,382]       |                                  ^
[2024-02-29 20:34:44,382] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80964:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_96_fu_11067_p2' generates 2 bits.
[2024-02-29 20:34:44,382]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,382] 80964 | assign zext_ln886_68_fu_11073_p1 = add_ln886_96_fu_11067_p2;
[2024-02-29 20:34:44,382]       |                                  ^
[2024-02-29 20:34:44,382] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80966:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_97_fu_11077_p2' generates 2 bits.
[2024-02-29 20:34:44,382]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,382] 80966 | assign zext_ln886_69_fu_11083_p1 = add_ln886_97_fu_11077_p2;
[2024-02-29 20:34:44,382]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80968:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_31_fu_10429_p2' generates 2 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 80968 | assign zext_ln886_6_fu_10435_p1 = add_ln886_31_fu_10429_p2;
[2024-02-29 20:34:44,383]       |                                 ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80970:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_98_fu_11087_p2' generates 3 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 80970 | assign zext_ln886_70_fu_11093_p1 = add_ln886_98_fu_11087_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80972:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_99_fu_11097_p2' generates 4 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 80972 | assign zext_ln886_71_fu_11103_p1 = add_ln886_99_fu_11097_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80974:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_100_fu_11107_p2' generates 5 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 80974 | assign zext_ln886_72_fu_11113_p1 = add_ln886_100_fu_11107_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80976:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_101_fu_11117_p2' generates 2 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 80976 | assign zext_ln886_73_fu_11123_p1 = add_ln886_101_fu_11117_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80978:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_102_fu_11127_p2' generates 2 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 80978 | assign zext_ln886_74_fu_11133_p1 = add_ln886_102_fu_11127_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80980:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_103_fu_11137_p2' generates 3 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 80980 | assign zext_ln886_75_fu_11143_p1 = add_ln886_103_fu_11137_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80982:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_104_fu_11147_p2' generates 2 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 80982 | assign zext_ln886_76_fu_11153_p1 = add_ln886_104_fu_11147_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80984:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_105_fu_11157_p2' generates 2 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 80984 | assign zext_ln886_77_fu_11163_p1 = add_ln886_105_fu_11157_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80986:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_106_fu_11167_p2' generates 3 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 80986 | assign zext_ln886_78_fu_11173_p1 = add_ln886_106_fu_11167_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80988:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_107_fu_11177_p2' generates 4 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 80988 | assign zext_ln886_79_fu_11183_p1 = add_ln886_107_fu_11177_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80990:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_32_fu_10439_p2' generates 3 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 80990 | assign zext_ln886_7_fu_10445_p1 = add_ln886_32_fu_10439_p2;
[2024-02-29 20:34:44,383]       |                                 ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80992:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_108_fu_11187_p2' generates 2 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 80992 | assign zext_ln886_80_fu_11193_p1 = add_ln886_108_fu_11187_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80994:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_109_fu_11197_p2' generates 2 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 80994 | assign zext_ln886_81_fu_11203_p1 = add_ln886_109_fu_11197_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80996:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_110_fu_11207_p2' generates 3 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 80996 | assign zext_ln886_82_fu_11213_p1 = add_ln886_110_fu_11207_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:80998:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_111_fu_11217_p2' generates 2 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 80998 | assign zext_ln886_83_fu_11223_p1 = add_ln886_111_fu_11217_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:81000:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_112_fu_11227_p2' generates 2 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 81000 | assign zext_ln886_84_fu_11233_p1 = add_ln886_112_fu_11227_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:81002:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_113_fu_11237_p2' generates 3 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 81002 | assign zext_ln886_85_fu_11243_p1 = add_ln886_113_fu_11237_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:81004:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_114_fu_11247_p2' generates 4 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 81004 | assign zext_ln886_86_fu_11253_p1 = add_ln886_114_fu_11247_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:81006:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_115_fu_11257_p2' generates 5 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 81006 | assign zext_ln886_87_fu_11263_p1 = add_ln886_115_fu_11257_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:81008:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_116_fu_11267_p2' generates 6 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 81008 | assign zext_ln886_88_fu_11273_p1 = add_ln886_116_fu_11267_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:81010:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_117_fu_11277_p2' generates 2 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 81010 | assign zext_ln886_89_fu_11283_p1 = add_ln886_117_fu_11277_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:81012:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_33_fu_10449_p2' generates 2 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 81012 | assign zext_ln886_8_fu_10455_p1 = add_ln886_33_fu_10449_p2;
[2024-02-29 20:34:44,383]       |                                 ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:81014:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_118_fu_11287_p2' generates 2 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 81014 | assign zext_ln886_90_fu_11293_p1 = add_ln886_118_fu_11287_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:81016:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_119_fu_11297_p2' generates 3 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 81016 | assign zext_ln886_91_fu_11303_p1 = add_ln886_119_fu_11297_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:81018:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_120_fu_11307_p2' generates 2 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 81018 | assign zext_ln886_92_fu_11313_p1 = add_ln886_120_fu_11307_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:81020:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_121_fu_11317_p2' generates 2 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 81020 | assign zext_ln886_93_fu_11323_p1 = add_ln886_121_fu_11317_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:81022:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_122_fu_11327_p2' generates 3 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 81022 | assign zext_ln886_94_fu_11333_p1 = add_ln886_122_fu_11327_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:81024:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_123_fu_11337_p2' generates 4 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 81024 | assign zext_ln886_95_fu_11343_p1 = add_ln886_123_fu_11337_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:81026:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_124_fu_11347_p2' generates 2 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 81026 | assign zext_ln886_96_fu_11353_p1 = add_ln886_124_fu_11347_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:81028:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_125_fu_11357_p2' generates 2 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 81028 | assign zext_ln886_97_fu_11363_p1 = add_ln886_125_fu_11357_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:81030:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_126_fu_11367_p2' generates 3 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 81030 | assign zext_ln886_98_fu_11373_p1 = add_ln886_126_fu_11367_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,383] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:81032:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_127_fu_11377_p2' generates 2 bits.
[2024-02-29 20:34:44,383]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,383] 81032 | assign zext_ln886_99_fu_11383_p1 = add_ln886_127_fu_11377_p2;
[2024-02-29 20:34:44,383]       |                                  ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:81034:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_34_fu_10459_p2' generates 2 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 81034 | assign zext_ln886_9_fu_10465_p1 = add_ln886_34_fu_10459_p2;
[2024-02-29 20:34:44,384]       |                                 ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:81036:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_253_fu_10357_p2' generates 1 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 81036 | assign zext_ln886_fu_10363_p1 = xor_ln1085_253_fu_10357_p2;
[2024-02-29 20:34:44,384]       |                               ^
[2024-02-29 20:34:44,384] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:45258:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,384]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 45258 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-02-29 20:34:44,384]       |  ^
[2024-02-29 20:34:44,384] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:45259:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,384]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 45259 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-02-29 20:34:44,384]       |  ^
[2024-02-29 20:34:44,384] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:45260:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,384]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 45260 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-02-29 20:34:44,384]       |  ^
[2024-02-29 20:34:44,384] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:45261:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,384]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 45261 | #0 ap_CS_iter3_fsm = 2'd1;
[2024-02-29 20:34:44,384]       |  ^
[2024-02-29 20:34:44,384] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:45262:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,384]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 45262 | #0 ap_done_reg = 1'b0;
[2024-02-29 20:34:44,384]       |  ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:52644:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 52644 |             ap_NS_iter0_fsm = 'bx;
[2024-02-29 20:34:44,384]       |                             ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:52668:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 52668 |             ap_NS_iter1_fsm = 'bx;
[2024-02-29 20:34:44,384]       |                             ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:52692:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 52692 |             ap_NS_iter2_fsm = 'bx;
[2024-02-29 20:34:44,384]       |                             ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:52716:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 52716 |             ap_NS_iter3_fsm = 'bx;
[2024-02-29 20:34:44,384]       |                             ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53269:45: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53269 | assign ap_phi_reg_pp0_iter0_inElem_reg_4646 = 'bx;
[2024-02-29 20:34:44,384]       |                                             ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53805:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_1_load_reg_15371' generates 32 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53805 | assign idxprom2_i_fu_6208_p1 = nf_1_load_reg_15371;
[2024-02-29 20:34:44,384]       |                              ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53813:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53813 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,384]       |                                ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53815:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53815 | assign p_ZL7threshs_100_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,384]       |                                  ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53817:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53817 | assign p_ZL7threshs_101_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,384]       |                                  ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53819:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53819 | assign p_ZL7threshs_102_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,384]       |                                  ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53821:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53821 | assign p_ZL7threshs_103_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,384]       |                                  ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53823:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53823 | assign p_ZL7threshs_104_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,384]       |                                  ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53825:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53825 | assign p_ZL7threshs_105_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,384]       |                                  ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53827:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53827 | assign p_ZL7threshs_106_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,384]       |                                  ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53829:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53829 | assign p_ZL7threshs_107_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,384]       |                                  ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53831:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53831 | assign p_ZL7threshs_108_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,384]       |                                  ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53833:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53833 | assign p_ZL7threshs_109_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,384]       |                                  ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53835:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53835 | assign p_ZL7threshs_10_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,384]       |                                 ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53837:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53837 | assign p_ZL7threshs_110_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,384]       |                                  ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53839:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53839 | assign p_ZL7threshs_111_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,384]       |                                  ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53841:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53841 | assign p_ZL7threshs_112_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,384]       |                                  ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53843:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53843 | assign p_ZL7threshs_113_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,384]       |                                  ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53845:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53845 | assign p_ZL7threshs_114_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,384]       |                                  ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53847:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53847 | assign p_ZL7threshs_115_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,384]       |                                  ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53849:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53849 | assign p_ZL7threshs_116_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,384]       |                                  ^
[2024-02-29 20:34:44,384] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53851:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,384]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,384] 53851 | assign p_ZL7threshs_117_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,384]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53853:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53853 | assign p_ZL7threshs_118_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53855:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53855 | assign p_ZL7threshs_119_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53857:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53857 | assign p_ZL7threshs_11_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                 ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53859:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53859 | assign p_ZL7threshs_120_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53861:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53861 | assign p_ZL7threshs_121_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53863:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53863 | assign p_ZL7threshs_122_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53865:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53865 | assign p_ZL7threshs_123_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53867:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53867 | assign p_ZL7threshs_124_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53869:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53869 | assign p_ZL7threshs_125_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53871:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53871 | assign p_ZL7threshs_126_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53873:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53873 | assign p_ZL7threshs_127_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53875:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53875 | assign p_ZL7threshs_128_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53877:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53877 | assign p_ZL7threshs_129_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53879:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53879 | assign p_ZL7threshs_12_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                 ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53881:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53881 | assign p_ZL7threshs_130_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53883:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53883 | assign p_ZL7threshs_131_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53885:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53885 | assign p_ZL7threshs_132_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53887:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53887 | assign p_ZL7threshs_133_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53889:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53889 | assign p_ZL7threshs_134_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53891:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53891 | assign p_ZL7threshs_135_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53893:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53893 | assign p_ZL7threshs_136_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53895:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53895 | assign p_ZL7threshs_137_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53897:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53897 | assign p_ZL7threshs_138_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53899:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53899 | assign p_ZL7threshs_139_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53901:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53901 | assign p_ZL7threshs_13_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                 ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53903:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53903 | assign p_ZL7threshs_140_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53905:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53905 | assign p_ZL7threshs_141_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53907:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53907 | assign p_ZL7threshs_142_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53909:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53909 | assign p_ZL7threshs_143_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53911:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53911 | assign p_ZL7threshs_144_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53913:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53913 | assign p_ZL7threshs_145_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53915:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53915 | assign p_ZL7threshs_146_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,385] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53917:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,385]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,385] 53917 | assign p_ZL7threshs_147_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,385]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53919:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53919 | assign p_ZL7threshs_148_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53921:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53921 | assign p_ZL7threshs_149_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53923:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53923 | assign p_ZL7threshs_14_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                 ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53925:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53925 | assign p_ZL7threshs_150_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53927:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53927 | assign p_ZL7threshs_151_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53929:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53929 | assign p_ZL7threshs_152_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53931:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53931 | assign p_ZL7threshs_153_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53933:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53933 | assign p_ZL7threshs_154_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53935:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53935 | assign p_ZL7threshs_155_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53937:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53937 | assign p_ZL7threshs_156_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53939:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53939 | assign p_ZL7threshs_157_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53941:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53941 | assign p_ZL7threshs_158_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53943:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53943 | assign p_ZL7threshs_159_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53945:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53945 | assign p_ZL7threshs_15_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                 ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53947:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53947 | assign p_ZL7threshs_160_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53949:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53949 | assign p_ZL7threshs_161_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53951:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53951 | assign p_ZL7threshs_162_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53953:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53953 | assign p_ZL7threshs_163_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53955:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53955 | assign p_ZL7threshs_164_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53957:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53957 | assign p_ZL7threshs_165_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53959:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53959 | assign p_ZL7threshs_166_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53961:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53961 | assign p_ZL7threshs_167_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53963:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53963 | assign p_ZL7threshs_168_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53965:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53965 | assign p_ZL7threshs_169_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53967:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53967 | assign p_ZL7threshs_16_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                 ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53969:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53969 | assign p_ZL7threshs_170_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53971:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53971 | assign p_ZL7threshs_171_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53973:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53973 | assign p_ZL7threshs_172_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53975:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53975 | assign p_ZL7threshs_173_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53977:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53977 | assign p_ZL7threshs_174_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53979:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53979 | assign p_ZL7threshs_175_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,386] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53981:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,386]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,386] 53981 | assign p_ZL7threshs_176_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,386]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53983:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 53983 | assign p_ZL7threshs_177_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53985:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 53985 | assign p_ZL7threshs_178_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53987:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 53987 | assign p_ZL7threshs_179_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53989:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 53989 | assign p_ZL7threshs_17_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                 ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53991:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 53991 | assign p_ZL7threshs_180_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53993:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 53993 | assign p_ZL7threshs_181_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53995:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 53995 | assign p_ZL7threshs_182_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53997:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 53997 | assign p_ZL7threshs_183_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:53999:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 53999 | assign p_ZL7threshs_184_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54001:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54001 | assign p_ZL7threshs_185_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54003:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54003 | assign p_ZL7threshs_186_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54005:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54005 | assign p_ZL7threshs_187_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54007:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54007 | assign p_ZL7threshs_188_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54009:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54009 | assign p_ZL7threshs_189_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54011:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54011 | assign p_ZL7threshs_18_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                 ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54013:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54013 | assign p_ZL7threshs_190_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54015:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54015 | assign p_ZL7threshs_191_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54017:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54017 | assign p_ZL7threshs_192_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54019:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54019 | assign p_ZL7threshs_193_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54021:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54021 | assign p_ZL7threshs_194_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54023:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54023 | assign p_ZL7threshs_195_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54025:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54025 | assign p_ZL7threshs_196_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54027:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54027 | assign p_ZL7threshs_197_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54029:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54029 | assign p_ZL7threshs_198_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54031:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54031 | assign p_ZL7threshs_199_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54033:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54033 | assign p_ZL7threshs_19_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                 ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54035:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54035 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54037:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54037 | assign p_ZL7threshs_200_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54039:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54039 | assign p_ZL7threshs_201_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54041:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54041 | assign p_ZL7threshs_202_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54043:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,387]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,387] 54043 | assign p_ZL7threshs_203_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,387]       |                                  ^
[2024-02-29 20:34:44,387] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54045:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54045 | assign p_ZL7threshs_204_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54047:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54047 | assign p_ZL7threshs_205_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54049:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54049 | assign p_ZL7threshs_206_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54051:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54051 | assign p_ZL7threshs_207_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54053:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54053 | assign p_ZL7threshs_208_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54055:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54055 | assign p_ZL7threshs_209_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54057:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54057 | assign p_ZL7threshs_20_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                 ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54059:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54059 | assign p_ZL7threshs_210_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54061:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54061 | assign p_ZL7threshs_211_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54063:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54063 | assign p_ZL7threshs_212_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54065:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54065 | assign p_ZL7threshs_213_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54067:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54067 | assign p_ZL7threshs_214_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54069:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54069 | assign p_ZL7threshs_215_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54071:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54071 | assign p_ZL7threshs_216_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54073:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54073 | assign p_ZL7threshs_217_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54075:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54075 | assign p_ZL7threshs_218_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54077:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54077 | assign p_ZL7threshs_219_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54079:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54079 | assign p_ZL7threshs_21_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                 ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54081:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54081 | assign p_ZL7threshs_220_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54083:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54083 | assign p_ZL7threshs_221_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54085:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54085 | assign p_ZL7threshs_222_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54087:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54087 | assign p_ZL7threshs_223_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54089:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54089 | assign p_ZL7threshs_224_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54091:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54091 | assign p_ZL7threshs_225_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54093:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54093 | assign p_ZL7threshs_226_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54095:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54095 | assign p_ZL7threshs_227_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54097:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54097 | assign p_ZL7threshs_228_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54099:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54099 | assign p_ZL7threshs_229_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54101:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54101 | assign p_ZL7threshs_22_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                 ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54103:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54103 | assign p_ZL7threshs_230_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,388] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54105:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,388]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,388] 54105 | assign p_ZL7threshs_231_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,388]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54107:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54107 | assign p_ZL7threshs_232_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54109:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54109 | assign p_ZL7threshs_233_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54111:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54111 | assign p_ZL7threshs_234_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54113:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54113 | assign p_ZL7threshs_235_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54115:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54115 | assign p_ZL7threshs_236_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54117:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54117 | assign p_ZL7threshs_237_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54119:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54119 | assign p_ZL7threshs_238_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54121:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54121 | assign p_ZL7threshs_239_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54123:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54123 | assign p_ZL7threshs_23_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                 ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54125:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54125 | assign p_ZL7threshs_240_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54127:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54127 | assign p_ZL7threshs_241_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54129:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54129 | assign p_ZL7threshs_242_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54131:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54131 | assign p_ZL7threshs_243_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54133:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54133 | assign p_ZL7threshs_244_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54135:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54135 | assign p_ZL7threshs_245_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54137:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54137 | assign p_ZL7threshs_246_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54139:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54139 | assign p_ZL7threshs_247_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54141:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54141 | assign p_ZL7threshs_248_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54143:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54143 | assign p_ZL7threshs_249_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54145:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54145 | assign p_ZL7threshs_24_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                 ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54147:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54147 | assign p_ZL7threshs_250_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54149:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54149 | assign p_ZL7threshs_251_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54151:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54151 | assign p_ZL7threshs_252_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54153:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54153 | assign p_ZL7threshs_253_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54155:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54155 | assign p_ZL7threshs_254_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                  ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54157:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54157 | assign p_ZL7threshs_25_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                 ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54159:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54159 | assign p_ZL7threshs_26_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                 ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54161:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54161 | assign p_ZL7threshs_27_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                 ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54163:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54163 | assign p_ZL7threshs_28_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                 ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54165:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,389] 54165 | assign p_ZL7threshs_29_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,389]       |                                 ^
[2024-02-29 20:34:44,389] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54167:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,389]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,390] 54167 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,390]       |                                ^
[2024-02-29 20:34:44,390] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54169:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,390]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,390] 54169 | assign p_ZL7threshs_30_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,390]       |                                 ^
[2024-02-29 20:34:44,390] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54171:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,390]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,390] 54171 | assign p_ZL7threshs_31_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,390]       |                                 ^
[2024-02-29 20:34:44,390] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54173:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,390]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,390] 54173 | assign p_ZL7threshs_32_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,390]       |                                 ^
[2024-02-29 20:34:44,390] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54175:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,390]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,390] 54175 | assign p_ZL7threshs_33_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,390]       |                                 ^
[2024-02-29 20:34:44,390] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54177:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,390]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,390] 54177 | assign p_ZL7threshs_34_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,390]       |                                 ^
[2024-02-29 20:34:44,390] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54179:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,390]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,390] 54179 | assign p_ZL7threshs_35_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,390]       |                                 ^
[2024-02-29 20:34:44,390] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54181:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,390]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,390] 54181 | assign p_ZL7threshs_36_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,390]       |                                 ^
[2024-02-29 20:34:44,390] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54183:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,390]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,390] 54183 | assign p_ZL7threshs_37_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,390]       |                                 ^
[2024-02-29 20:34:44,390] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54185:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,390]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,390] 54185 | assign p_ZL7threshs_38_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,390]       |                                 ^
[2024-02-29 20:34:44,390] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54187:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,390]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,390] 54187 | assign p_ZL7threshs_39_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,390]       |                                 ^
[2024-02-29 20:34:44,392] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54189:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,392]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,392] 54189 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,392]       |                                ^
[2024-02-29 20:34:44,392] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54191:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,392]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,392] 54191 | assign p_ZL7threshs_40_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,392]       |                                 ^
[2024-02-29 20:34:44,392] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54193:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,392]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,392] 54193 | assign p_ZL7threshs_41_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,392]       |                                 ^
[2024-02-29 20:34:44,392] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54195:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,392]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,392] 54195 | assign p_ZL7threshs_42_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,392]       |                                 ^
[2024-02-29 20:34:44,392] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54197:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,392]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,392] 54197 | assign p_ZL7threshs_43_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,392]       |                                 ^
[2024-02-29 20:34:44,392] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54199:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,392]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,392] 54199 | assign p_ZL7threshs_44_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,392]       |                                 ^
[2024-02-29 20:34:44,392] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54201:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,392]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,392] 54201 | assign p_ZL7threshs_45_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,392]       |                                 ^
[2024-02-29 20:34:44,392] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54203:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,392]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,392] 54203 | assign p_ZL7threshs_46_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,392]       |                                 ^
[2024-02-29 20:34:44,392] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54205:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,392]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,392] 54205 | assign p_ZL7threshs_47_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,392]       |                                 ^
[2024-02-29 20:34:44,392] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54207:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,392]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,392] 54207 | assign p_ZL7threshs_48_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,392]       |                                 ^
[2024-02-29 20:34:44,392] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54209:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,392]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,392] 54209 | assign p_ZL7threshs_49_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,392]       |                                 ^
[2024-02-29 20:34:44,392] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54211:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,392]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,392] 54211 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,392]       |                                ^
[2024-02-29 20:34:44,392] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54213:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,392]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,392] 54213 | assign p_ZL7threshs_50_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,392]       |                                 ^
[2024-02-29 20:34:44,392] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54215:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,392]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,392] 54215 | assign p_ZL7threshs_51_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,392]       |                                 ^
[2024-02-29 20:34:44,392] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54217:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,392]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,392] 54217 | assign p_ZL7threshs_52_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,392]       |                                 ^
[2024-02-29 20:34:44,392] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54219:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,392]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,392] 54219 | assign p_ZL7threshs_53_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,392]       |                                 ^
[2024-02-29 20:34:44,392] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54221:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,392]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,392] 54221 | assign p_ZL7threshs_54_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,392]       |                                 ^
[2024-02-29 20:34:44,392] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54223:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,392]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,392] 54223 | assign p_ZL7threshs_55_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,392]       |                                 ^
[2024-02-29 20:34:44,392] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54225:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,392]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,392] 54225 | assign p_ZL7threshs_56_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,392]       |                                 ^
[2024-02-29 20:34:44,392] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54227:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,392]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,392] 54227 | assign p_ZL7threshs_57_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,392]       |                                 ^
[2024-02-29 20:34:44,392] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54229:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,392]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,392] 54229 | assign p_ZL7threshs_58_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,392]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54231:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54231 | assign p_ZL7threshs_59_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54233:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54233 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54235:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54235 | assign p_ZL7threshs_60_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54237:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54237 | assign p_ZL7threshs_61_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54239:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54239 | assign p_ZL7threshs_62_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54241:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54241 | assign p_ZL7threshs_63_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54243:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54243 | assign p_ZL7threshs_64_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54245:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54245 | assign p_ZL7threshs_65_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54247:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54247 | assign p_ZL7threshs_66_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54249:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54249 | assign p_ZL7threshs_67_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54251:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54251 | assign p_ZL7threshs_68_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54253:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54253 | assign p_ZL7threshs_69_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54255:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54255 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54257:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54257 | assign p_ZL7threshs_70_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54259:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54259 | assign p_ZL7threshs_71_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54261:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54261 | assign p_ZL7threshs_72_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54263:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54263 | assign p_ZL7threshs_73_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54265:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54265 | assign p_ZL7threshs_74_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54267:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54267 | assign p_ZL7threshs_75_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54269:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54269 | assign p_ZL7threshs_76_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54271:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54271 | assign p_ZL7threshs_77_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54273:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54273 | assign p_ZL7threshs_78_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54275:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54275 | assign p_ZL7threshs_79_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54277:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54277 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54279:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54279 | assign p_ZL7threshs_80_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54281:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54281 | assign p_ZL7threshs_81_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54283:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54283 | assign p_ZL7threshs_82_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54285:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54285 | assign p_ZL7threshs_83_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54287:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54287 | assign p_ZL7threshs_84_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54289:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54289 | assign p_ZL7threshs_85_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54291:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54291 | assign p_ZL7threshs_86_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54293:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,393]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,393] 54293 | assign p_ZL7threshs_87_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,393]       |                                 ^
[2024-02-29 20:34:44,393] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54295:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54295 | assign p_ZL7threshs_88_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,394]       |                                 ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54297:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54297 | assign p_ZL7threshs_89_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,394]       |                                 ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54299:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54299 | assign p_ZL7threshs_8_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,394]       |                                ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54301:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54301 | assign p_ZL7threshs_90_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,394]       |                                 ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54303:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54303 | assign p_ZL7threshs_91_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,394]       |                                 ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54305:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54305 | assign p_ZL7threshs_92_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,394]       |                                 ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54307:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54307 | assign p_ZL7threshs_93_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,394]       |                                 ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54309:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54309 | assign p_ZL7threshs_94_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,394]       |                                 ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54311:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54311 | assign p_ZL7threshs_95_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,394]       |                                 ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54313:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54313 | assign p_ZL7threshs_96_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,394]       |                                 ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54315:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54315 | assign p_ZL7threshs_97_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,394]       |                                 ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54317:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54317 | assign p_ZL7threshs_98_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,394]       |                                 ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54319:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54319 | assign p_ZL7threshs_99_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,394]       |                                 ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54321:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6208_p1' generates 64 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54321 | assign p_ZL7threshs_9_address0 = idxprom2_i_fu_6208_p1;
[2024-02-29 20:34:44,394]       |                                ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54325:25: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_6483_p00' generates 16 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54325 | assign ret_V_fu_6483_p0 = ret_V_fu_6483_p00;
[2024-02-29 20:34:44,394]       |                         ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54327:26: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'ap_phi_reg_pp0_iter2_inElem_reg_4646' generates 8 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54327 | assign ret_V_fu_6483_p00 = ap_phi_reg_pp0_iter2_inElem_reg_4646;
[2024-02-29 20:34:44,394]       |                          ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54331:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54331 | assign sext_ln1085_10_fu_6959_p1 = $signed(p_ZL7threshs_21_q0);
[2024-02-29 20:34:44,394]       |                                  ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54333:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54333 | assign sext_ln1085_11_fu_7223_p1 = $signed(p_ZL7threshs_34_q0);
[2024-02-29 20:34:44,394]       |                                  ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54335:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54335 | assign sext_ln1085_12_fu_7247_p1 = $signed(p_ZL7threshs_35_q0);
[2024-02-29 20:34:44,394]       |                                  ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54337:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54337 | assign sext_ln1085_13_fu_7271_p1 = $signed(p_ZL7threshs_36_q0);
[2024-02-29 20:34:44,394]       |                                  ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54339:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54339 | assign sext_ln1085_14_fu_7295_p1 = $signed(p_ZL7threshs_37_q0);
[2024-02-29 20:34:44,394]       |                                  ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54341:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54341 | assign sext_ln1085_15_fu_7319_p1 = $signed(p_ZL7threshs_38_q0);
[2024-02-29 20:34:44,394]       |                                  ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54343:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54343 | assign sext_ln1085_16_fu_7343_p1 = $signed(p_ZL7threshs_39_q0);
[2024-02-29 20:34:44,394]       |                                  ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54345:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54345 | assign sext_ln1085_17_fu_7367_p1 = $signed(p_ZL7threshs_40_q0);
[2024-02-29 20:34:44,394]       |                                  ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54347:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54347 | assign sext_ln1085_18_fu_7391_p1 = $signed(p_ZL7threshs_41_q0);
[2024-02-29 20:34:44,394]       |                                  ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54349:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54349 | assign sext_ln1085_19_fu_7415_p1 = $signed(p_ZL7threshs_42_q0);
[2024-02-29 20:34:44,394]       |                                  ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54351:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54351 | assign sext_ln1085_1_fu_6583_p1 = $signed(p_ZL7threshs_4_q0);
[2024-02-29 20:34:44,394]       |                                 ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54353:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54353 | assign sext_ln1085_20_fu_7439_p1 = $signed(p_ZL7threshs_43_q0);
[2024-02-29 20:34:44,394]       |                                  ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54355:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54355 | assign sext_ln1085_21_fu_7463_p1 = $signed(p_ZL7threshs_44_q0);
[2024-02-29 20:34:44,394]       |                                  ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54357:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54357 | assign sext_ln1085_22_fu_7927_p1 = $signed(p_ZL7threshs_67_q0);
[2024-02-29 20:34:44,394]       |                                  ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54359:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54359 | assign sext_ln1085_23_fu_7951_p1 = $signed(p_ZL7threshs_68_q0);
[2024-02-29 20:34:44,394]       |                                  ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54361:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,394] 54361 | assign sext_ln1085_24_fu_7975_p1 = $signed(p_ZL7threshs_69_q0);
[2024-02-29 20:34:44,394]       |                                  ^
[2024-02-29 20:34:44,394] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54363:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,394]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54363 | assign sext_ln1085_25_fu_7999_p1 = $signed(p_ZL7threshs_70_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54365:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54365 | assign sext_ln1085_26_fu_8023_p1 = $signed(p_ZL7threshs_71_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54367:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54367 | assign sext_ln1085_27_fu_8047_p1 = $signed(p_ZL7threshs_72_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54369:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54369 | assign sext_ln1085_28_fu_8071_p1 = $signed(p_ZL7threshs_73_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54371:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54371 | assign sext_ln1085_29_fu_8095_p1 = $signed(p_ZL7threshs_74_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54373:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54373 | assign sext_ln1085_2_fu_6607_p1 = $signed(p_ZL7threshs_5_q0);
[2024-02-29 20:34:44,395]       |                                 ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54375:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54375 | assign sext_ln1085_30_fu_8119_p1 = $signed(p_ZL7threshs_75_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54377:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54377 | assign sext_ln1085_31_fu_8143_p1 = $signed(p_ZL7threshs_76_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54379:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54379 | assign sext_ln1085_32_fu_8167_p1 = $signed(p_ZL7threshs_77_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54381:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54381 | assign sext_ln1085_33_fu_8191_p1 = $signed(p_ZL7threshs_78_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54383:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54383 | assign sext_ln1085_34_fu_8215_p1 = $signed(p_ZL7threshs_79_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54385:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54385 | assign sext_ln1085_35_fu_8239_p1 = $signed(p_ZL7threshs_80_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54387:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54387 | assign sext_ln1085_36_fu_8263_p1 = $signed(p_ZL7threshs_81_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54389:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54389 | assign sext_ln1085_37_fu_8287_p1 = $signed(p_ZL7threshs_82_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54391:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54391 | assign sext_ln1085_38_fu_8311_p1 = $signed(p_ZL7threshs_83_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54393:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54393 | assign sext_ln1085_39_fu_8335_p1 = $signed(p_ZL7threshs_84_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54395:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54395 | assign sext_ln1085_3_fu_6671_p1 = $signed(p_ZL7threshs_8_q0);
[2024-02-29 20:34:44,395]       |                                 ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54397:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54397 | assign sext_ln1085_40_fu_8359_p1 = $signed(p_ZL7threshs_85_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54399:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54399 | assign sext_ln1085_41_fu_8383_p1 = $signed(p_ZL7threshs_86_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54401:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54401 | assign sext_ln1085_42_fu_8407_p1 = $signed(p_ZL7threshs_87_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54403:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54403 | assign sext_ln1085_43_fu_8431_p1 = $signed(p_ZL7threshs_88_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54405:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54405 | assign sext_ln1085_44_fu_8455_p1 = $signed(p_ZL7threshs_89_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54407:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54407 | assign sext_ln1085_45_fu_9359_p1 = $signed(p_ZL7threshs_134_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54409:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54409 | assign sext_ln1085_46_fu_9383_p1 = $signed(p_ZL7threshs_135_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54411:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54411 | assign sext_ln1085_47_fu_9407_p1 = $signed(p_ZL7threshs_136_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54413:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54413 | assign sext_ln1085_48_fu_9431_p1 = $signed(p_ZL7threshs_137_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54415:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54415 | assign sext_ln1085_49_fu_9455_p1 = $signed(p_ZL7threshs_138_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54417:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54417 | assign sext_ln1085_4_fu_6695_p1 = $signed(p_ZL7threshs_9_q0);
[2024-02-29 20:34:44,395]       |                                 ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54419:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54419 | assign sext_ln1085_50_fu_9479_p1 = $signed(p_ZL7threshs_139_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54421:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54421 | assign sext_ln1085_51_fu_9503_p1 = $signed(p_ZL7threshs_140_q0);
[2024-02-29 20:34:44,395]       |                                  ^
[2024-02-29 20:34:44,395] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54423:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,395]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,395] 54423 | assign sext_ln1085_52_fu_9527_p1 = $signed(p_ZL7threshs_141_q0);
[2024-02-29 20:34:44,396]       |                                  ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54425:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54425 | assign sext_ln1085_53_fu_9551_p1 = $signed(p_ZL7threshs_142_q0);
[2024-02-29 20:34:44,396]       |                                  ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54427:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54427 | assign sext_ln1085_54_fu_9575_p1 = $signed(p_ZL7threshs_143_q0);
[2024-02-29 20:34:44,396]       |                                  ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54429:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54429 | assign sext_ln1085_55_fu_9599_p1 = $signed(p_ZL7threshs_144_q0);
[2024-02-29 20:34:44,396]       |                                  ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54431:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54431 | assign sext_ln1085_56_fu_9623_p1 = $signed(p_ZL7threshs_145_q0);
[2024-02-29 20:34:44,396]       |                                  ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54433:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54433 | assign sext_ln1085_57_fu_9647_p1 = $signed(p_ZL7threshs_146_q0);
[2024-02-29 20:34:44,396]       |                                  ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54435:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54435 | assign sext_ln1085_58_fu_9671_p1 = $signed(p_ZL7threshs_147_q0);
[2024-02-29 20:34:44,396]       |                                  ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54437:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54437 | assign sext_ln1085_59_fu_9695_p1 = $signed(p_ZL7threshs_148_q0);
[2024-02-29 20:34:44,396]       |                                  ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54439:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54439 | assign sext_ln1085_5_fu_6719_p1 = $signed(p_ZL7threshs_10_q0);
[2024-02-29 20:34:44,396]       |                                 ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54441:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54441 | assign sext_ln1085_60_fu_9719_p1 = $signed(p_ZL7threshs_149_q0);
[2024-02-29 20:34:44,396]       |                                  ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54443:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54443 | assign sext_ln1085_61_fu_9743_p1 = $signed(p_ZL7threshs_150_q0);
[2024-02-29 20:34:44,396]       |                                  ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54445:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54445 | assign sext_ln1085_62_fu_9767_p1 = $signed(p_ZL7threshs_151_q0);
[2024-02-29 20:34:44,396]       |                                  ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54447:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54447 | assign sext_ln1085_63_fu_9791_p1 = $signed(p_ZL7threshs_152_q0);
[2024-02-29 20:34:44,396]       |                                  ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54449:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54449 | assign sext_ln1085_64_fu_9815_p1 = $signed(p_ZL7threshs_153_q0);
[2024-02-29 20:34:44,396]       |                                  ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54451:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54451 | assign sext_ln1085_65_fu_9839_p1 = $signed(p_ZL7threshs_154_q0);
[2024-02-29 20:34:44,396]       |                                  ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54453:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54453 | assign sext_ln1085_66_fu_9863_p1 = $signed(p_ZL7threshs_155_q0);
[2024-02-29 20:34:44,396]       |                                  ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54455:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54455 | assign sext_ln1085_67_fu_9887_p1 = $signed(p_ZL7threshs_156_q0);
[2024-02-29 20:34:44,396]       |                                  ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54457:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54457 | assign sext_ln1085_68_fu_9911_p1 = $signed(p_ZL7threshs_157_q0);
[2024-02-29 20:34:44,396]       |                                  ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54459:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54459 | assign sext_ln1085_69_fu_9935_p1 = $signed(p_ZL7threshs_158_q0);
[2024-02-29 20:34:44,396]       |                                  ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54461:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54461 | assign sext_ln1085_6_fu_6863_p1 = $signed(p_ZL7threshs_17_q0);
[2024-02-29 20:34:44,396]       |                                 ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54463:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54463 | assign sext_ln1085_70_fu_9959_p1 = $signed(p_ZL7threshs_159_q0);
[2024-02-29 20:34:44,396]       |                                  ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54465:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54465 | assign sext_ln1085_71_fu_9983_p1 = $signed(p_ZL7threshs_160_q0);
[2024-02-29 20:34:44,396]       |                                  ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54467:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54467 | assign sext_ln1085_72_fu_10007_p1 = $signed(p_ZL7threshs_161_q0);
[2024-02-29 20:34:44,396]       |                                   ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54469:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54469 | assign sext_ln1085_73_fu_10031_p1 = $signed(p_ZL7threshs_162_q0);
[2024-02-29 20:34:44,396]       |                                   ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54471:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54471 | assign sext_ln1085_74_fu_10055_p1 = $signed(p_ZL7threshs_163_q0);
[2024-02-29 20:34:44,396]       |                                   ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54473:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54473 | assign sext_ln1085_75_fu_10079_p1 = $signed(p_ZL7threshs_164_q0);
[2024-02-29 20:34:44,396]       |                                   ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54475:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54475 | assign sext_ln1085_76_fu_10103_p1 = $signed(p_ZL7threshs_165_q0);
[2024-02-29 20:34:44,396]       |                                   ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54477:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54477 | assign sext_ln1085_77_fu_10127_p1 = $signed(p_ZL7threshs_166_q0);
[2024-02-29 20:34:44,396]       |                                   ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54479:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54479 | assign sext_ln1085_78_fu_10151_p1 = $signed(p_ZL7threshs_167_q0);
[2024-02-29 20:34:44,396]       |                                   ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54481:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54481 | assign sext_ln1085_79_fu_10175_p1 = $signed(p_ZL7threshs_168_q0);
[2024-02-29 20:34:44,396]       |                                   ^
[2024-02-29 20:34:44,396] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54483:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,396]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,396] 54483 | assign sext_ln1085_7_fu_6887_p1 = $signed(p_ZL7threshs_18_q0);
[2024-02-29 20:34:44,396]       |                                 ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54485:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 54485 | assign sext_ln1085_80_fu_10199_p1 = $signed(p_ZL7threshs_169_q0);
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54487:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 54487 | assign sext_ln1085_81_fu_10223_p1 = $signed(p_ZL7threshs_170_q0);
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54489:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 54489 | assign sext_ln1085_82_fu_10247_p1 = $signed(p_ZL7threshs_171_q0);
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54491:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 54491 | assign sext_ln1085_83_fu_10271_p1 = $signed(p_ZL7threshs_172_q0);
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54493:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 54493 | assign sext_ln1085_84_fu_10295_p1 = $signed(p_ZL7threshs_173_q0);
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54495:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 54495 | assign sext_ln1085_85_fu_10319_p1 = $signed(p_ZL7threshs_174_q0);
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54497:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 54497 | assign sext_ln1085_86_fu_10343_p1 = $signed(p_ZL7threshs_175_q0);
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54499:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 54499 | assign sext_ln1085_87_fu_10367_p1 = $signed(p_ZL7threshs_176_q0);
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54501:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 54501 | assign sext_ln1085_88_fu_10391_p1 = $signed(p_ZL7threshs_177_q0);
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54503:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 54503 | assign sext_ln1085_89_fu_10415_p1 = $signed(p_ZL7threshs_178_q0);
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54505:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 54505 | assign sext_ln1085_8_fu_6911_p1 = $signed(p_ZL7threshs_19_q0);
[2024-02-29 20:34:44,397]       |                                 ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54507:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 54507 | assign sext_ln1085_9_fu_6935_p1 = $signed(p_ZL7threshs_20_q0);
[2024-02-29 20:34:44,397]       |                                 ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54509:31: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 54509 | assign sext_ln1085_fu_6539_p1 = $signed(p_ZL7threshs_2_q0);
[2024-02-29 20:34:44,397]       |                               ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:54511:30: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_6483_p2' generates 16 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 54511 | assign sext_ln886_fu_6489_p1 = ret_V_fu_6483_p2;
[2024-02-29 20:34:44,397]       |                              ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55025:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_100_q0' generates 16 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 55025 | assign zext_ln1085_100_fu_8679_p1 = p_ZL7threshs_100_q0;
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55027:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_101_q0' generates 16 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 55027 | assign zext_ln1085_101_fu_8699_p1 = p_ZL7threshs_101_q0;
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55029:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_102_q0' generates 16 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 55029 | assign zext_ln1085_102_fu_8719_p1 = p_ZL7threshs_102_q0;
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55031:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_103_q0' generates 16 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 55031 | assign zext_ln1085_103_fu_8739_p1 = p_ZL7threshs_103_q0;
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55033:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_104_q0' generates 16 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 55033 | assign zext_ln1085_104_fu_8759_p1 = p_ZL7threshs_104_q0;
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55035:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_105_q0' generates 16 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 55035 | assign zext_ln1085_105_fu_8779_p1 = p_ZL7threshs_105_q0;
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55037:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_106_q0' generates 16 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 55037 | assign zext_ln1085_106_fu_8799_p1 = p_ZL7threshs_106_q0;
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55039:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_107_q0' generates 16 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 55039 | assign zext_ln1085_107_fu_8819_p1 = p_ZL7threshs_107_q0;
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55041:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_108_q0' generates 16 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 55041 | assign zext_ln1085_108_fu_8839_p1 = p_ZL7threshs_108_q0;
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55043:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_109_q0' generates 16 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 55043 | assign zext_ln1085_109_fu_8859_p1 = p_ZL7threshs_109_q0;
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55045:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 12 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 55045 | assign zext_ln1085_10_fu_6723_p1 = $unsigned(sext_ln1085_5_fu_6719_p1);
[2024-02-29 20:34:44,397]       |                                  ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55047:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_110_q0' generates 16 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 55047 | assign zext_ln1085_110_fu_8879_p1 = p_ZL7threshs_110_q0;
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55049:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_111_q0' generates 16 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 55049 | assign zext_ln1085_111_fu_8899_p1 = p_ZL7threshs_111_q0;
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55051:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_112_q0' generates 16 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 55051 | assign zext_ln1085_112_fu_8919_p1 = p_ZL7threshs_112_q0;
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55053:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_113_q0' generates 16 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 55053 | assign zext_ln1085_113_fu_8939_p1 = p_ZL7threshs_113_q0;
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55055:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_114_q0' generates 16 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 55055 | assign zext_ln1085_114_fu_8959_p1 = p_ZL7threshs_114_q0;
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55057:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_115_q0' generates 16 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,397] 55057 | assign zext_ln1085_115_fu_8979_p1 = p_ZL7threshs_115_q0;
[2024-02-29 20:34:44,397]       |                                   ^
[2024-02-29 20:34:44,397] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55059:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_116_q0' generates 16 bits.
[2024-02-29 20:34:44,397]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55059 | assign zext_ln1085_116_fu_8999_p1 = p_ZL7threshs_116_q0;
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55061:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_117_q0' generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55061 | assign zext_ln1085_117_fu_9019_p1 = p_ZL7threshs_117_q0;
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55063:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_118_q0' generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55063 | assign zext_ln1085_118_fu_9039_p1 = p_ZL7threshs_118_q0;
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55065:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_119_q0' generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55065 | assign zext_ln1085_119_fu_9059_p1 = p_ZL7threshs_119_q0;
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55067:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_11_q0' generates 13 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55067 | assign zext_ln1085_11_fu_6743_p1 = p_ZL7threshs_11_q0;
[2024-02-29 20:34:44,398]       |                                  ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55069:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_120_q0' generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55069 | assign zext_ln1085_120_fu_9079_p1 = p_ZL7threshs_120_q0;
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55071:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_121_q0' generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55071 | assign zext_ln1085_121_fu_9099_p1 = p_ZL7threshs_121_q0;
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55073:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_122_q0' generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55073 | assign zext_ln1085_122_fu_9119_p1 = p_ZL7threshs_122_q0;
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55075:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_123_q0' generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55075 | assign zext_ln1085_123_fu_9139_p1 = p_ZL7threshs_123_q0;
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55077:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_124_q0' generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55077 | assign zext_ln1085_124_fu_9159_p1 = p_ZL7threshs_124_q0;
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55079:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_125_q0' generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55079 | assign zext_ln1085_125_fu_9179_p1 = p_ZL7threshs_125_q0;
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55081:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_126_q0' generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55081 | assign zext_ln1085_126_fu_9199_p1 = p_ZL7threshs_126_q0;
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55083:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_127_q0' generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55083 | assign zext_ln1085_127_fu_9219_p1 = p_ZL7threshs_127_q0;
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55085:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_128_q0' generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55085 | assign zext_ln1085_128_fu_9239_p1 = p_ZL7threshs_128_q0;
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55087:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_129_q0' generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55087 | assign zext_ln1085_129_fu_9259_p1 = p_ZL7threshs_129_q0;
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55089:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_12_q0' generates 13 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55089 | assign zext_ln1085_12_fu_6763_p1 = p_ZL7threshs_12_q0;
[2024-02-29 20:34:44,398]       |                                  ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55091:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_130_q0' generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55091 | assign zext_ln1085_130_fu_9279_p1 = p_ZL7threshs_130_q0;
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55093:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_131_q0' generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55093 | assign zext_ln1085_131_fu_9299_p1 = p_ZL7threshs_131_q0;
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55095:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_132_q0' generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55095 | assign zext_ln1085_132_fu_9319_p1 = p_ZL7threshs_132_q0;
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55097:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_133_q0' generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55097 | assign zext_ln1085_133_fu_9339_p1 = p_ZL7threshs_133_q0;
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55099:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55099 | assign zext_ln1085_134_fu_9363_p1 = $unsigned(sext_ln1085_45_fu_9359_p1);
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55101:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55101 | assign zext_ln1085_135_fu_9387_p1 = $unsigned(sext_ln1085_46_fu_9383_p1);
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55103:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55103 | assign zext_ln1085_136_fu_9411_p1 = $unsigned(sext_ln1085_47_fu_9407_p1);
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55105:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55105 | assign zext_ln1085_137_fu_9435_p1 = $unsigned(sext_ln1085_48_fu_9431_p1);
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55107:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55107 | assign zext_ln1085_138_fu_9459_p1 = $unsigned(sext_ln1085_49_fu_9455_p1);
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55109:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55109 | assign zext_ln1085_139_fu_9483_p1 = $unsigned(sext_ln1085_50_fu_9479_p1);
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55111:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_13_q0' generates 13 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55111 | assign zext_ln1085_13_fu_6783_p1 = p_ZL7threshs_13_q0;
[2024-02-29 20:34:44,398]       |                                  ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55113:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55113 | assign zext_ln1085_140_fu_9507_p1 = $unsigned(sext_ln1085_51_fu_9503_p1);
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55115:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55115 | assign zext_ln1085_141_fu_9531_p1 = $unsigned(sext_ln1085_52_fu_9527_p1);
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55117:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55117 | assign zext_ln1085_142_fu_9555_p1 = $unsigned(sext_ln1085_53_fu_9551_p1);
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55119:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55119 | assign zext_ln1085_143_fu_9579_p1 = $unsigned(sext_ln1085_54_fu_9575_p1);
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,398] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55121:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,398]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,398] 55121 | assign zext_ln1085_144_fu_9603_p1 = $unsigned(sext_ln1085_55_fu_9599_p1);
[2024-02-29 20:34:44,398]       |                                   ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55123:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55123 | assign zext_ln1085_145_fu_9627_p1 = $unsigned(sext_ln1085_56_fu_9623_p1);
[2024-02-29 20:34:44,399]       |                                   ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55125:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55125 | assign zext_ln1085_146_fu_9651_p1 = $unsigned(sext_ln1085_57_fu_9647_p1);
[2024-02-29 20:34:44,399]       |                                   ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55127:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55127 | assign zext_ln1085_147_fu_9675_p1 = $unsigned(sext_ln1085_58_fu_9671_p1);
[2024-02-29 20:34:44,399]       |                                   ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55129:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55129 | assign zext_ln1085_148_fu_9699_p1 = $unsigned(sext_ln1085_59_fu_9695_p1);
[2024-02-29 20:34:44,399]       |                                   ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55131:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55131 | assign zext_ln1085_149_fu_9723_p1 = $unsigned(sext_ln1085_60_fu_9719_p1);
[2024-02-29 20:34:44,399]       |                                   ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55133:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_14_q0' generates 13 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55133 | assign zext_ln1085_14_fu_6803_p1 = p_ZL7threshs_14_q0;
[2024-02-29 20:34:44,399]       |                                  ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55135:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55135 | assign zext_ln1085_150_fu_9747_p1 = $unsigned(sext_ln1085_61_fu_9743_p1);
[2024-02-29 20:34:44,399]       |                                   ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55137:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55137 | assign zext_ln1085_151_fu_9771_p1 = $unsigned(sext_ln1085_62_fu_9767_p1);
[2024-02-29 20:34:44,399]       |                                   ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55139:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55139 | assign zext_ln1085_152_fu_9795_p1 = $unsigned(sext_ln1085_63_fu_9791_p1);
[2024-02-29 20:34:44,399]       |                                   ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55141:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55141 | assign zext_ln1085_153_fu_9819_p1 = $unsigned(sext_ln1085_64_fu_9815_p1);
[2024-02-29 20:34:44,399]       |                                   ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55143:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55143 | assign zext_ln1085_154_fu_9843_p1 = $unsigned(sext_ln1085_65_fu_9839_p1);
[2024-02-29 20:34:44,399]       |                                   ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55145:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55145 | assign zext_ln1085_155_fu_9867_p1 = $unsigned(sext_ln1085_66_fu_9863_p1);
[2024-02-29 20:34:44,399]       |                                   ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55147:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55147 | assign zext_ln1085_156_fu_9891_p1 = $unsigned(sext_ln1085_67_fu_9887_p1);
[2024-02-29 20:34:44,399]       |                                   ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55149:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55149 | assign zext_ln1085_157_fu_9915_p1 = $unsigned(sext_ln1085_68_fu_9911_p1);
[2024-02-29 20:34:44,399]       |                                   ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55151:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55151 | assign zext_ln1085_158_fu_9939_p1 = $unsigned(sext_ln1085_69_fu_9935_p1);
[2024-02-29 20:34:44,399]       |                                   ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55153:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55153 | assign zext_ln1085_159_fu_9963_p1 = $unsigned(sext_ln1085_70_fu_9959_p1);
[2024-02-29 20:34:44,399]       |                                   ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55155:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_15_q0' generates 13 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55155 | assign zext_ln1085_15_fu_6823_p1 = p_ZL7threshs_15_q0;
[2024-02-29 20:34:44,399]       |                                  ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55157:35: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55157 | assign zext_ln1085_160_fu_9987_p1 = $unsigned(sext_ln1085_71_fu_9983_p1);
[2024-02-29 20:34:44,399]       |                                   ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55159:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55159 | assign zext_ln1085_161_fu_10011_p1 = $unsigned(sext_ln1085_72_fu_10007_p1);
[2024-02-29 20:34:44,399]       |                                    ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55161:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55161 | assign zext_ln1085_162_fu_10035_p1 = $unsigned(sext_ln1085_73_fu_10031_p1);
[2024-02-29 20:34:44,399]       |                                    ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55163:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55163 | assign zext_ln1085_163_fu_10059_p1 = $unsigned(sext_ln1085_74_fu_10055_p1);
[2024-02-29 20:34:44,399]       |                                    ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55165:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55165 | assign zext_ln1085_164_fu_10083_p1 = $unsigned(sext_ln1085_75_fu_10079_p1);
[2024-02-29 20:34:44,399]       |                                    ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55167:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55167 | assign zext_ln1085_165_fu_10107_p1 = $unsigned(sext_ln1085_76_fu_10103_p1);
[2024-02-29 20:34:44,399]       |                                    ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55169:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55169 | assign zext_ln1085_166_fu_10131_p1 = $unsigned(sext_ln1085_77_fu_10127_p1);
[2024-02-29 20:34:44,399]       |                                    ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55171:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55171 | assign zext_ln1085_167_fu_10155_p1 = $unsigned(sext_ln1085_78_fu_10151_p1);
[2024-02-29 20:34:44,399]       |                                    ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55173:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55173 | assign zext_ln1085_168_fu_10179_p1 = $unsigned(sext_ln1085_79_fu_10175_p1);
[2024-02-29 20:34:44,399]       |                                    ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55175:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55175 | assign zext_ln1085_169_fu_10203_p1 = $unsigned(sext_ln1085_80_fu_10199_p1);
[2024-02-29 20:34:44,399]       |                                    ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55177:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_16_q0' generates 13 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55177 | assign zext_ln1085_16_fu_6843_p1 = p_ZL7threshs_16_q0;
[2024-02-29 20:34:44,399]       |                                  ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55179:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55179 | assign zext_ln1085_170_fu_10227_p1 = $unsigned(sext_ln1085_81_fu_10223_p1);
[2024-02-29 20:34:44,399]       |                                    ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55181:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55181 | assign zext_ln1085_171_fu_10251_p1 = $unsigned(sext_ln1085_82_fu_10247_p1);
[2024-02-29 20:34:44,399]       |                                    ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55183:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,399]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,399] 55183 | assign zext_ln1085_172_fu_10275_p1 = $unsigned(sext_ln1085_83_fu_10271_p1);
[2024-02-29 20:34:44,399]       |                                    ^
[2024-02-29 20:34:44,399] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55185:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55185 | assign zext_ln1085_173_fu_10299_p1 = $unsigned(sext_ln1085_84_fu_10295_p1);
[2024-02-29 20:34:44,400]       |                                    ^
[2024-02-29 20:34:44,400] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55187:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55187 | assign zext_ln1085_174_fu_10323_p1 = $unsigned(sext_ln1085_85_fu_10319_p1);
[2024-02-29 20:34:44,400]       |                                    ^
[2024-02-29 20:34:44,400] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55189:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55189 | assign zext_ln1085_175_fu_10347_p1 = $unsigned(sext_ln1085_86_fu_10343_p1);
[2024-02-29 20:34:44,400]       |                                    ^
[2024-02-29 20:34:44,400] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55191:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55191 | assign zext_ln1085_176_fu_10371_p1 = $unsigned(sext_ln1085_87_fu_10367_p1);
[2024-02-29 20:34:44,400]       |                                    ^
[2024-02-29 20:34:44,400] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55193:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55193 | assign zext_ln1085_177_fu_10395_p1 = $unsigned(sext_ln1085_88_fu_10391_p1);
[2024-02-29 20:34:44,400]       |                                    ^
[2024-02-29 20:34:44,400] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55195:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55195 | assign zext_ln1085_178_fu_10419_p1 = $unsigned(sext_ln1085_89_fu_10415_p1);
[2024-02-29 20:34:44,400]       |                                    ^
[2024-02-29 20:34:44,400] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55197:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_179_q0' generates 17 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55197 | assign zext_ln1085_179_fu_10439_p1 = p_ZL7threshs_179_q0;
[2024-02-29 20:34:44,400]       |                                    ^
[2024-02-29 20:34:44,400] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55199:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 13 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55199 | assign zext_ln1085_17_fu_6867_p1 = $unsigned(sext_ln1085_6_fu_6863_p1);
[2024-02-29 20:34:44,400]       |                                  ^
[2024-02-29 20:34:44,400] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55201:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_180_q0' generates 17 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55201 | assign zext_ln1085_180_fu_10459_p1 = p_ZL7threshs_180_q0;
[2024-02-29 20:34:44,400]       |                                    ^
[2024-02-29 20:34:44,400] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55203:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_181_q0' generates 17 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55203 | assign zext_ln1085_181_fu_10479_p1 = p_ZL7threshs_181_q0;
[2024-02-29 20:34:44,400]       |                                    ^
[2024-02-29 20:34:44,400] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55205:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_182_q0' generates 17 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55205 | assign zext_ln1085_182_fu_10499_p1 = p_ZL7threshs_182_q0;
[2024-02-29 20:34:44,400]       |                                    ^
[2024-02-29 20:34:44,400] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55207:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_183_q0' generates 17 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55207 | assign zext_ln1085_183_fu_10519_p1 = p_ZL7threshs_183_q0;
[2024-02-29 20:34:44,400]       |                                    ^
[2024-02-29 20:34:44,400] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55209:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_184_q0' generates 17 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55209 | assign zext_ln1085_184_fu_10539_p1 = p_ZL7threshs_184_q0;
[2024-02-29 20:34:44,400]       |                                    ^
[2024-02-29 20:34:44,400] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55211:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_185_q0' generates 17 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55211 | assign zext_ln1085_185_fu_10559_p1 = p_ZL7threshs_185_q0;
[2024-02-29 20:34:44,400]       |                                    ^
[2024-02-29 20:34:44,400] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55213:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_186_q0' generates 17 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55213 | assign zext_ln1085_186_fu_10579_p1 = p_ZL7threshs_186_q0;
[2024-02-29 20:34:44,400]       |                                    ^
[2024-02-29 20:34:44,400] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55215:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_187_q0' generates 17 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55215 | assign zext_ln1085_187_fu_10599_p1 = p_ZL7threshs_187_q0;
[2024-02-29 20:34:44,400]       |                                    ^
[2024-02-29 20:34:44,400] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55217:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_188_q0' generates 17 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55217 | assign zext_ln1085_188_fu_10619_p1 = p_ZL7threshs_188_q0;
[2024-02-29 20:34:44,400]       |                                    ^
[2024-02-29 20:34:44,400] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55219:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_189_q0' generates 17 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55219 | assign zext_ln1085_189_fu_10639_p1 = p_ZL7threshs_189_q0;
[2024-02-29 20:34:44,400]       |                                    ^
[2024-02-29 20:34:44,400] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55221:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 13 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55221 | assign zext_ln1085_18_fu_6891_p1 = $unsigned(sext_ln1085_7_fu_6887_p1);
[2024-02-29 20:34:44,400]       |                                  ^
[2024-02-29 20:34:44,400] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55223:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_190_q0' generates 17 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55223 | assign zext_ln1085_190_fu_10659_p1 = p_ZL7threshs_190_q0;
[2024-02-29 20:34:44,400]       |                                    ^
[2024-02-29 20:34:44,400] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55225:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_191_q0' generates 17 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55225 | assign zext_ln1085_191_fu_10679_p1 = p_ZL7threshs_191_q0;
[2024-02-29 20:34:44,400]       |                                    ^
[2024-02-29 20:34:44,400] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55227:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_192_q0' generates 17 bits.
[2024-02-29 20:34:44,400]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,400] 55227 | assign zext_ln1085_192_fu_10699_p1 = p_ZL7threshs_192_q0;
[2024-02-29 20:34:44,401]       |                                    ^
[2024-02-29 20:34:44,401] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55229:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_193_q0' generates 17 bits.
[2024-02-29 20:34:44,401]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,401] 55229 | assign zext_ln1085_193_fu_10719_p1 = p_ZL7threshs_193_q0;
[2024-02-29 20:34:44,401]       |                                    ^
[2024-02-29 20:34:44,401] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55231:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_194_q0' generates 17 bits.
[2024-02-29 20:34:44,401]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,401] 55231 | assign zext_ln1085_194_fu_10739_p1 = p_ZL7threshs_194_q0;
[2024-02-29 20:34:44,401]       |                                    ^
[2024-02-29 20:34:44,401] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55233:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_195_q0' generates 17 bits.
[2024-02-29 20:34:44,401]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,401] 55233 | assign zext_ln1085_195_fu_10759_p1 = p_ZL7threshs_195_q0;
[2024-02-29 20:34:44,401]       |                                    ^
[2024-02-29 20:34:44,401] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55235:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_196_q0' generates 17 bits.
[2024-02-29 20:34:44,401]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,401] 55235 | assign zext_ln1085_196_fu_10779_p1 = p_ZL7threshs_196_q0;
[2024-02-29 20:34:44,401]       |                                    ^
[2024-02-29 20:34:44,401] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55237:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_197_q0' generates 17 bits.
[2024-02-29 20:34:44,401]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,401] 55237 | assign zext_ln1085_197_fu_10799_p1 = p_ZL7threshs_197_q0;
[2024-02-29 20:34:44,401]       |                                    ^
[2024-02-29 20:34:44,401] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55239:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_198_q0' generates 17 bits.
[2024-02-29 20:34:44,401]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,401] 55239 | assign zext_ln1085_198_fu_10819_p1 = p_ZL7threshs_198_q0;
[2024-02-29 20:34:44,401]       |                                    ^
[2024-02-29 20:34:44,401] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55241:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_199_q0' generates 17 bits.
[2024-02-29 20:34:44,401]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,401] 55241 | assign zext_ln1085_199_fu_10839_p1 = p_ZL7threshs_199_q0;
[2024-02-29 20:34:44,401]       |                                    ^
[2024-02-29 20:34:44,401] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55243:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 13 bits.
[2024-02-29 20:34:44,401]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,401] 55243 | assign zext_ln1085_19_fu_6915_p1 = $unsigned(sext_ln1085_8_fu_6911_p1);
[2024-02-29 20:34:44,401]       |                                  ^
[2024-02-29 20:34:44,401] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55245:33: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_q0' generates 10 bits.
[2024-02-29 20:34:44,401]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,401] 55245 | assign zext_ln1085_1_fu_6519_p1 = p_ZL7threshs_1_q0;
[2024-02-29 20:34:44,401]       |                                 ^
[2024-02-29 20:34:44,401] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55247:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_200_q0' generates 17 bits.
[2024-02-29 20:34:44,401]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,401] 55247 | assign zext_ln1085_200_fu_10859_p1 = p_ZL7threshs_200_q0;
[2024-02-29 20:34:44,401]       |                                    ^
[2024-02-29 20:34:44,401] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55249:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_201_q0' generates 17 bits.
[2024-02-29 20:34:44,401]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,401] 55249 | assign zext_ln1085_201_fu_10879_p1 = p_ZL7threshs_201_q0;
[2024-02-29 20:34:44,401]       |                                    ^
[2024-02-29 20:34:44,401] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55251:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_202_q0' generates 17 bits.
[2024-02-29 20:34:44,401]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,401] 55251 | assign zext_ln1085_202_fu_10899_p1 = p_ZL7threshs_202_q0;
[2024-02-29 20:34:44,401]       |                                    ^
[2024-02-29 20:34:44,401] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55253:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_203_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55253 | assign zext_ln1085_203_fu_10919_p1 = p_ZL7threshs_203_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55255:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_204_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55255 | assign zext_ln1085_204_fu_10939_p1 = p_ZL7threshs_204_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55257:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_205_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55257 | assign zext_ln1085_205_fu_10959_p1 = p_ZL7threshs_205_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55259:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_206_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55259 | assign zext_ln1085_206_fu_10979_p1 = p_ZL7threshs_206_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55261:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_207_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55261 | assign zext_ln1085_207_fu_10999_p1 = p_ZL7threshs_207_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55263:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_208_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55263 | assign zext_ln1085_208_fu_11019_p1 = p_ZL7threshs_208_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55265:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_209_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55265 | assign zext_ln1085_209_fu_11039_p1 = p_ZL7threshs_209_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55267:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 13 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55267 | assign zext_ln1085_20_fu_6939_p1 = $unsigned(sext_ln1085_9_fu_6935_p1);
[2024-02-29 20:34:44,402]       |                                  ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55269:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_210_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55269 | assign zext_ln1085_210_fu_11059_p1 = p_ZL7threshs_210_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55271:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_211_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55271 | assign zext_ln1085_211_fu_11079_p1 = p_ZL7threshs_211_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55273:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_212_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55273 | assign zext_ln1085_212_fu_11099_p1 = p_ZL7threshs_212_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55275:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_213_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55275 | assign zext_ln1085_213_fu_11119_p1 = p_ZL7threshs_213_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55277:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_214_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55277 | assign zext_ln1085_214_fu_11139_p1 = p_ZL7threshs_214_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55279:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_215_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55279 | assign zext_ln1085_215_fu_11159_p1 = p_ZL7threshs_215_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55281:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_216_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55281 | assign zext_ln1085_216_fu_11179_p1 = p_ZL7threshs_216_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55283:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_217_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55283 | assign zext_ln1085_217_fu_11199_p1 = p_ZL7threshs_217_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55285:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_218_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55285 | assign zext_ln1085_218_fu_11219_p1 = p_ZL7threshs_218_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55287:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_219_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55287 | assign zext_ln1085_219_fu_11239_p1 = p_ZL7threshs_219_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55289:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 13 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55289 | assign zext_ln1085_21_fu_6963_p1 = $unsigned(sext_ln1085_10_fu_6959_p1);
[2024-02-29 20:34:44,402]       |                                  ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55291:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_220_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55291 | assign zext_ln1085_220_fu_11259_p1 = p_ZL7threshs_220_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55293:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_221_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55293 | assign zext_ln1085_221_fu_11279_p1 = p_ZL7threshs_221_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55295:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_222_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55295 | assign zext_ln1085_222_fu_11299_p1 = p_ZL7threshs_222_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55297:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_223_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55297 | assign zext_ln1085_223_fu_11319_p1 = p_ZL7threshs_223_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55299:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_224_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55299 | assign zext_ln1085_224_fu_11339_p1 = p_ZL7threshs_224_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55301:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_225_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55301 | assign zext_ln1085_225_fu_11359_p1 = p_ZL7threshs_225_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55303:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_226_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55303 | assign zext_ln1085_226_fu_11379_p1 = p_ZL7threshs_226_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55305:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_227_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55305 | assign zext_ln1085_227_fu_11399_p1 = p_ZL7threshs_227_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55307:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_228_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55307 | assign zext_ln1085_228_fu_11419_p1 = p_ZL7threshs_228_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55309:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_229_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55309 | assign zext_ln1085_229_fu_11439_p1 = p_ZL7threshs_229_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55311:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_22_q0' generates 14 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55311 | assign zext_ln1085_22_fu_6983_p1 = p_ZL7threshs_22_q0;
[2024-02-29 20:34:44,402]       |                                  ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55313:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_230_q0' generates 17 bits.
[2024-02-29 20:34:44,402]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,402] 55313 | assign zext_ln1085_230_fu_11459_p1 = p_ZL7threshs_230_q0;
[2024-02-29 20:34:44,402]       |                                    ^
[2024-02-29 20:34:44,402] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55315:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_231_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55315 | assign zext_ln1085_231_fu_11479_p1 = p_ZL7threshs_231_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55317:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_232_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55317 | assign zext_ln1085_232_fu_11499_p1 = p_ZL7threshs_232_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55319:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_233_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55319 | assign zext_ln1085_233_fu_11519_p1 = p_ZL7threshs_233_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55321:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_234_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55321 | assign zext_ln1085_234_fu_11539_p1 = p_ZL7threshs_234_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55323:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_235_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55323 | assign zext_ln1085_235_fu_11559_p1 = p_ZL7threshs_235_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55325:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_236_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55325 | assign zext_ln1085_236_fu_11579_p1 = p_ZL7threshs_236_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55327:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_237_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55327 | assign zext_ln1085_237_fu_11599_p1 = p_ZL7threshs_237_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55329:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_238_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55329 | assign zext_ln1085_238_fu_11619_p1 = p_ZL7threshs_238_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55331:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_239_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55331 | assign zext_ln1085_239_fu_11639_p1 = p_ZL7threshs_239_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55333:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_23_q0' generates 14 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55333 | assign zext_ln1085_23_fu_7003_p1 = p_ZL7threshs_23_q0;
[2024-02-29 20:34:44,403]       |                                  ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55335:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_240_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55335 | assign zext_ln1085_240_fu_11659_p1 = p_ZL7threshs_240_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55337:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_241_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55337 | assign zext_ln1085_241_fu_11679_p1 = p_ZL7threshs_241_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55339:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_242_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55339 | assign zext_ln1085_242_fu_11699_p1 = p_ZL7threshs_242_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55341:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_243_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55341 | assign zext_ln1085_243_fu_11719_p1 = p_ZL7threshs_243_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55343:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_244_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55343 | assign zext_ln1085_244_fu_11739_p1 = p_ZL7threshs_244_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55345:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_245_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55345 | assign zext_ln1085_245_fu_11759_p1 = p_ZL7threshs_245_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55347:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_246_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55347 | assign zext_ln1085_246_fu_11779_p1 = p_ZL7threshs_246_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55349:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_247_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55349 | assign zext_ln1085_247_fu_11799_p1 = p_ZL7threshs_247_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55351:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_248_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55351 | assign zext_ln1085_248_fu_11819_p1 = p_ZL7threshs_248_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55353:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_249_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55353 | assign zext_ln1085_249_fu_11839_p1 = p_ZL7threshs_249_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55355:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_24_q0' generates 14 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55355 | assign zext_ln1085_24_fu_7023_p1 = p_ZL7threshs_24_q0;
[2024-02-29 20:34:44,403]       |                                  ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55357:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_250_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55357 | assign zext_ln1085_250_fu_11859_p1 = p_ZL7threshs_250_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55359:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_251_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55359 | assign zext_ln1085_251_fu_11879_p1 = p_ZL7threshs_251_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55361:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_252_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55361 | assign zext_ln1085_252_fu_11899_p1 = p_ZL7threshs_252_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55363:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_253_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55363 | assign zext_ln1085_253_fu_11919_p1 = p_ZL7threshs_253_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55365:36: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_254_q0' generates 17 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55365 | assign zext_ln1085_254_fu_11939_p1 = p_ZL7threshs_254_q0;
[2024-02-29 20:34:44,403]       |                                    ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55367:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_25_q0' generates 14 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55367 | assign zext_ln1085_25_fu_7043_p1 = p_ZL7threshs_25_q0;
[2024-02-29 20:34:44,403]       |                                  ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55369:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_26_q0' generates 14 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55369 | assign zext_ln1085_26_fu_7063_p1 = p_ZL7threshs_26_q0;
[2024-02-29 20:34:44,403]       |                                  ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55371:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_27_q0' generates 14 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55371 | assign zext_ln1085_27_fu_7083_p1 = p_ZL7threshs_27_q0;
[2024-02-29 20:34:44,403]       |                                  ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55373:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_28_q0' generates 14 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55373 | assign zext_ln1085_28_fu_7103_p1 = p_ZL7threshs_28_q0;
[2024-02-29 20:34:44,403]       |                                  ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55375:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_29_q0' generates 14 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55375 | assign zext_ln1085_29_fu_7123_p1 = p_ZL7threshs_29_q0;
[2024-02-29 20:34:44,403]       |                                  ^
[2024-02-29 20:34:44,403] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55377:33: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 10 bits.
[2024-02-29 20:34:44,403]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,403] 55377 | assign zext_ln1085_2_fu_6543_p1 = $unsigned(sext_ln1085_fu_6539_p1);
[2024-02-29 20:34:44,404]       |                                 ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55379:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_30_q0' generates 14 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55379 | assign zext_ln1085_30_fu_7143_p1 = p_ZL7threshs_30_q0;
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55381:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_31_q0' generates 14 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55381 | assign zext_ln1085_31_fu_7163_p1 = p_ZL7threshs_31_q0;
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55383:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_32_q0' generates 14 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55383 | assign zext_ln1085_32_fu_7183_p1 = p_ZL7threshs_32_q0;
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55385:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_33_q0' generates 14 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55385 | assign zext_ln1085_33_fu_7203_p1 = p_ZL7threshs_33_q0;
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55387:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55387 | assign zext_ln1085_34_fu_7227_p1 = $unsigned(sext_ln1085_11_fu_7223_p1);
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55389:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55389 | assign zext_ln1085_35_fu_7251_p1 = $unsigned(sext_ln1085_12_fu_7247_p1);
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55391:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55391 | assign zext_ln1085_36_fu_7275_p1 = $unsigned(sext_ln1085_13_fu_7271_p1);
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55393:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55393 | assign zext_ln1085_37_fu_7299_p1 = $unsigned(sext_ln1085_14_fu_7295_p1);
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55395:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55395 | assign zext_ln1085_38_fu_7323_p1 = $unsigned(sext_ln1085_15_fu_7319_p1);
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55397:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55397 | assign zext_ln1085_39_fu_7347_p1 = $unsigned(sext_ln1085_16_fu_7343_p1);
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55399:33: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_3_q0' generates 11 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55399 | assign zext_ln1085_3_fu_6563_p1 = p_ZL7threshs_3_q0;
[2024-02-29 20:34:44,404]       |                                 ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55401:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55401 | assign zext_ln1085_40_fu_7371_p1 = $unsigned(sext_ln1085_17_fu_7367_p1);
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55403:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55403 | assign zext_ln1085_41_fu_7395_p1 = $unsigned(sext_ln1085_18_fu_7391_p1);
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55405:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55405 | assign zext_ln1085_42_fu_7419_p1 = $unsigned(sext_ln1085_19_fu_7415_p1);
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55407:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55407 | assign zext_ln1085_43_fu_7443_p1 = $unsigned(sext_ln1085_20_fu_7439_p1);
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55409:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55409 | assign zext_ln1085_44_fu_7467_p1 = $unsigned(sext_ln1085_21_fu_7463_p1);
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55411:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_45_q0' generates 15 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55411 | assign zext_ln1085_45_fu_7487_p1 = p_ZL7threshs_45_q0;
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55413:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_46_q0' generates 15 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55413 | assign zext_ln1085_46_fu_7507_p1 = p_ZL7threshs_46_q0;
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55415:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_47_q0' generates 15 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55415 | assign zext_ln1085_47_fu_7527_p1 = p_ZL7threshs_47_q0;
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55417:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_48_q0' generates 15 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55417 | assign zext_ln1085_48_fu_7547_p1 = p_ZL7threshs_48_q0;
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55419:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_49_q0' generates 15 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55419 | assign zext_ln1085_49_fu_7567_p1 = p_ZL7threshs_49_q0;
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55421:33: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55421 | assign zext_ln1085_4_fu_6587_p1 = $unsigned(sext_ln1085_1_fu_6583_p1);
[2024-02-29 20:34:44,404]       |                                 ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55423:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_50_q0' generates 15 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55423 | assign zext_ln1085_50_fu_7587_p1 = p_ZL7threshs_50_q0;
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55425:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_51_q0' generates 15 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55425 | assign zext_ln1085_51_fu_7607_p1 = p_ZL7threshs_51_q0;
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55427:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_52_q0' generates 15 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55427 | assign zext_ln1085_52_fu_7627_p1 = p_ZL7threshs_52_q0;
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55429:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_53_q0' generates 15 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55429 | assign zext_ln1085_53_fu_7647_p1 = p_ZL7threshs_53_q0;
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55431:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_54_q0' generates 15 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55431 | assign zext_ln1085_54_fu_7667_p1 = p_ZL7threshs_54_q0;
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55433:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_55_q0' generates 15 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55433 | assign zext_ln1085_55_fu_7687_p1 = p_ZL7threshs_55_q0;
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55435:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_56_q0' generates 15 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55435 | assign zext_ln1085_56_fu_7707_p1 = p_ZL7threshs_56_q0;
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55437:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_57_q0' generates 15 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55437 | assign zext_ln1085_57_fu_7727_p1 = p_ZL7threshs_57_q0;
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55439:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_58_q0' generates 15 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,404] 55439 | assign zext_ln1085_58_fu_7747_p1 = p_ZL7threshs_58_q0;
[2024-02-29 20:34:44,404]       |                                  ^
[2024-02-29 20:34:44,404] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55441:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_59_q0' generates 15 bits.
[2024-02-29 20:34:44,404]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55441 | assign zext_ln1085_59_fu_7767_p1 = p_ZL7threshs_59_q0;
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55443:33: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55443 | assign zext_ln1085_5_fu_6611_p1 = $unsigned(sext_ln1085_2_fu_6607_p1);
[2024-02-29 20:34:44,405]       |                                 ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55445:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_60_q0' generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55445 | assign zext_ln1085_60_fu_7787_p1 = p_ZL7threshs_60_q0;
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55447:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_61_q0' generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55447 | assign zext_ln1085_61_fu_7807_p1 = p_ZL7threshs_61_q0;
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55449:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_62_q0' generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55449 | assign zext_ln1085_62_fu_7827_p1 = p_ZL7threshs_62_q0;
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55451:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_63_q0' generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55451 | assign zext_ln1085_63_fu_7847_p1 = p_ZL7threshs_63_q0;
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55453:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_64_q0' generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55453 | assign zext_ln1085_64_fu_7867_p1 = p_ZL7threshs_64_q0;
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55455:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_65_q0' generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55455 | assign zext_ln1085_65_fu_7887_p1 = p_ZL7threshs_65_q0;
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55457:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_66_q0' generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55457 | assign zext_ln1085_66_fu_7907_p1 = p_ZL7threshs_66_q0;
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55459:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55459 | assign zext_ln1085_67_fu_7931_p1 = $unsigned(sext_ln1085_22_fu_7927_p1);
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55461:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55461 | assign zext_ln1085_68_fu_7955_p1 = $unsigned(sext_ln1085_23_fu_7951_p1);
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55463:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55463 | assign zext_ln1085_69_fu_7979_p1 = $unsigned(sext_ln1085_24_fu_7975_p1);
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55465:33: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_6_q0' generates 12 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55465 | assign zext_ln1085_6_fu_6631_p1 = p_ZL7threshs_6_q0;
[2024-02-29 20:34:44,405]       |                                 ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55467:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55467 | assign zext_ln1085_70_fu_8003_p1 = $unsigned(sext_ln1085_25_fu_7999_p1);
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55469:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55469 | assign zext_ln1085_71_fu_8027_p1 = $unsigned(sext_ln1085_26_fu_8023_p1);
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55471:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55471 | assign zext_ln1085_72_fu_8051_p1 = $unsigned(sext_ln1085_27_fu_8047_p1);
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55473:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55473 | assign zext_ln1085_73_fu_8075_p1 = $unsigned(sext_ln1085_28_fu_8071_p1);
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55475:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55475 | assign zext_ln1085_74_fu_8099_p1 = $unsigned(sext_ln1085_29_fu_8095_p1);
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55477:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55477 | assign zext_ln1085_75_fu_8123_p1 = $unsigned(sext_ln1085_30_fu_8119_p1);
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55479:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55479 | assign zext_ln1085_76_fu_8147_p1 = $unsigned(sext_ln1085_31_fu_8143_p1);
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55481:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55481 | assign zext_ln1085_77_fu_8171_p1 = $unsigned(sext_ln1085_32_fu_8167_p1);
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55483:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55483 | assign zext_ln1085_78_fu_8195_p1 = $unsigned(sext_ln1085_33_fu_8191_p1);
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55485:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55485 | assign zext_ln1085_79_fu_8219_p1 = $unsigned(sext_ln1085_34_fu_8215_p1);
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55487:33: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_7_q0' generates 12 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55487 | assign zext_ln1085_7_fu_6651_p1 = p_ZL7threshs_7_q0;
[2024-02-29 20:34:44,405]       |                                 ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55489:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55489 | assign zext_ln1085_80_fu_8243_p1 = $unsigned(sext_ln1085_35_fu_8239_p1);
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55491:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55491 | assign zext_ln1085_81_fu_8267_p1 = $unsigned(sext_ln1085_36_fu_8263_p1);
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55493:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55493 | assign zext_ln1085_82_fu_8291_p1 = $unsigned(sext_ln1085_37_fu_8287_p1);
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55495:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55495 | assign zext_ln1085_83_fu_8315_p1 = $unsigned(sext_ln1085_38_fu_8311_p1);
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55497:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55497 | assign zext_ln1085_84_fu_8339_p1 = $unsigned(sext_ln1085_39_fu_8335_p1);
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55499:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55499 | assign zext_ln1085_85_fu_8363_p1 = $unsigned(sext_ln1085_40_fu_8359_p1);
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55501:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55501 | assign zext_ln1085_86_fu_8387_p1 = $unsigned(sext_ln1085_41_fu_8383_p1);
[2024-02-29 20:34:44,405]       |                                  ^
[2024-02-29 20:34:44,405] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55503:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,405]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,405] 55503 | assign zext_ln1085_87_fu_8411_p1 = $unsigned(sext_ln1085_42_fu_8407_p1);
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55505:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55505 | assign zext_ln1085_88_fu_8435_p1 = $unsigned(sext_ln1085_43_fu_8431_p1);
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55507:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55507 | assign zext_ln1085_89_fu_8459_p1 = $unsigned(sext_ln1085_44_fu_8455_p1);
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55509:33: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 12 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55509 | assign zext_ln1085_8_fu_6675_p1 = $unsigned(sext_ln1085_3_fu_6671_p1);
[2024-02-29 20:34:44,406]       |                                 ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55511:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_90_q0' generates 16 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55511 | assign zext_ln1085_90_fu_8479_p1 = p_ZL7threshs_90_q0;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55513:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_91_q0' generates 16 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55513 | assign zext_ln1085_91_fu_8499_p1 = p_ZL7threshs_91_q0;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55515:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_92_q0' generates 16 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55515 | assign zext_ln1085_92_fu_8519_p1 = p_ZL7threshs_92_q0;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55517:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_93_q0' generates 16 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55517 | assign zext_ln1085_93_fu_8539_p1 = p_ZL7threshs_93_q0;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55519:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_94_q0' generates 16 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55519 | assign zext_ln1085_94_fu_8559_p1 = p_ZL7threshs_94_q0;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55521:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_95_q0' generates 16 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55521 | assign zext_ln1085_95_fu_8579_p1 = p_ZL7threshs_95_q0;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55523:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_96_q0' generates 16 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55523 | assign zext_ln1085_96_fu_8599_p1 = p_ZL7threshs_96_q0;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55525:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_97_q0' generates 16 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55525 | assign zext_ln1085_97_fu_8619_p1 = p_ZL7threshs_97_q0;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55527:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_98_q0' generates 16 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55527 | assign zext_ln1085_98_fu_8639_p1 = p_ZL7threshs_98_q0;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55529:34: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_99_q0' generates 16 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55529 | assign zext_ln1085_99_fu_8659_p1 = p_ZL7threshs_99_q0;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55531:33: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 12 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55531 | assign zext_ln1085_9_fu_6699_p1 = $unsigned(sext_ln1085_4_fu_6695_p1);
[2024-02-29 20:34:44,406]       |                                 ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55533:31: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_q0' generates 8 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55533 | assign zext_ln1085_fu_6499_p1 = p_ZL7threshs_0_q0;
[2024-02-29 20:34:44,406]       |                               ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55535:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_1_fu_6509_p2' generates 1 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55535 | assign zext_ln215_fu_6515_p1 = result_V_1_fu_6509_p2;
[2024-02-29 20:34:44,406]       |                              ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55537:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_100_fu_8709_p2' generates 1 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55537 | assign zext_ln218_100_fu_8715_p1 = xor_ln1085_100_fu_8709_p2;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55539:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_101_fu_8729_p2' generates 1 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55539 | assign zext_ln218_101_fu_8735_p1 = xor_ln1085_101_fu_8729_p2;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55541:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_102_fu_8749_p2' generates 1 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55541 | assign zext_ln218_102_fu_8755_p1 = xor_ln1085_102_fu_8749_p2;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55543:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_103_fu_8769_p2' generates 1 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55543 | assign zext_ln218_103_fu_8775_p1 = xor_ln1085_103_fu_8769_p2;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55545:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_104_fu_8789_p2' generates 1 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55545 | assign zext_ln218_104_fu_8795_p1 = xor_ln1085_104_fu_8789_p2;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55547:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_105_fu_8809_p2' generates 1 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55547 | assign zext_ln218_105_fu_8815_p1 = xor_ln1085_105_fu_8809_p2;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55549:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_106_fu_8829_p2' generates 1 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55549 | assign zext_ln218_106_fu_8835_p1 = xor_ln1085_106_fu_8829_p2;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55551:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_107_fu_8849_p2' generates 1 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55551 | assign zext_ln218_107_fu_8855_p1 = xor_ln1085_107_fu_8849_p2;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55553:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_108_fu_8869_p2' generates 1 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55553 | assign zext_ln218_108_fu_8875_p1 = xor_ln1085_108_fu_8869_p2;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55555:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_109_fu_8889_p2' generates 1 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55555 | assign zext_ln218_109_fu_8895_p1 = xor_ln1085_109_fu_8889_p2;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55557:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_10_fu_6753_p2' generates 1 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55557 | assign zext_ln218_10_fu_6759_p1 = xor_ln1085_10_fu_6753_p2;
[2024-02-29 20:34:44,406]       |                                 ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55559:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_110_fu_8909_p2' generates 1 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55559 | assign zext_ln218_110_fu_8915_p1 = xor_ln1085_110_fu_8909_p2;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55561:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_111_fu_8929_p2' generates 1 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55561 | assign zext_ln218_111_fu_8935_p1 = xor_ln1085_111_fu_8929_p2;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55563:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_112_fu_8949_p2' generates 1 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55563 | assign zext_ln218_112_fu_8955_p1 = xor_ln1085_112_fu_8949_p2;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,406] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55565:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_113_fu_8969_p2' generates 1 bits.
[2024-02-29 20:34:44,406]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,406] 55565 | assign zext_ln218_113_fu_8975_p1 = xor_ln1085_113_fu_8969_p2;
[2024-02-29 20:34:44,406]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55567:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_114_fu_8989_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55567 | assign zext_ln218_114_fu_8995_p1 = xor_ln1085_114_fu_8989_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55569:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_115_fu_9009_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55569 | assign zext_ln218_115_fu_9015_p1 = xor_ln1085_115_fu_9009_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55571:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_116_fu_9029_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55571 | assign zext_ln218_116_fu_9035_p1 = xor_ln1085_116_fu_9029_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55573:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_117_fu_9049_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55573 | assign zext_ln218_117_fu_9055_p1 = xor_ln1085_117_fu_9049_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55575:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_118_fu_9069_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55575 | assign zext_ln218_118_fu_9075_p1 = xor_ln1085_118_fu_9069_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55577:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_119_fu_9089_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55577 | assign zext_ln218_119_fu_9095_p1 = xor_ln1085_119_fu_9089_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55579:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_11_fu_6773_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55579 | assign zext_ln218_11_fu_6779_p1 = xor_ln1085_11_fu_6773_p2;
[2024-02-29 20:34:44,407]       |                                 ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55581:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_120_fu_9109_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55581 | assign zext_ln218_120_fu_9115_p1 = xor_ln1085_120_fu_9109_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55583:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_121_fu_9129_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55583 | assign zext_ln218_121_fu_9135_p1 = xor_ln1085_121_fu_9129_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55585:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_122_fu_9149_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55585 | assign zext_ln218_122_fu_9155_p1 = xor_ln1085_122_fu_9149_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55587:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_123_fu_9169_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55587 | assign zext_ln218_123_fu_9175_p1 = xor_ln1085_123_fu_9169_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55589:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_124_fu_9189_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55589 | assign zext_ln218_124_fu_9195_p1 = xor_ln1085_124_fu_9189_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55591:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_125_fu_9209_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55591 | assign zext_ln218_125_fu_9215_p1 = xor_ln1085_125_fu_9209_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55593:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_126_fu_9229_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55593 | assign zext_ln218_126_fu_9235_p1 = xor_ln1085_126_fu_9229_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55595:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_127_fu_9249_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55595 | assign zext_ln218_127_fu_9255_p1 = xor_ln1085_127_fu_9249_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55597:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_128_fu_9269_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55597 | assign zext_ln218_128_fu_9275_p1 = xor_ln1085_128_fu_9269_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55599:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_129_fu_9289_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55599 | assign zext_ln218_129_fu_9295_p1 = xor_ln1085_129_fu_9289_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55601:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_12_fu_6793_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55601 | assign zext_ln218_12_fu_6799_p1 = xor_ln1085_12_fu_6793_p2;
[2024-02-29 20:34:44,407]       |                                 ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55603:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_130_fu_9309_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55603 | assign zext_ln218_130_fu_9315_p1 = xor_ln1085_130_fu_9309_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55605:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_131_fu_9329_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55605 | assign zext_ln218_131_fu_9335_p1 = xor_ln1085_131_fu_9329_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55607:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_132_fu_9349_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55607 | assign zext_ln218_132_fu_9355_p1 = xor_ln1085_132_fu_9349_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55609:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_133_fu_9373_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55609 | assign zext_ln218_133_fu_9379_p1 = xor_ln1085_133_fu_9373_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55611:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_134_fu_9397_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55611 | assign zext_ln218_134_fu_9403_p1 = xor_ln1085_134_fu_9397_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55613:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_135_fu_9421_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55613 | assign zext_ln218_135_fu_9427_p1 = xor_ln1085_135_fu_9421_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55615:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_136_fu_9445_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55615 | assign zext_ln218_136_fu_9451_p1 = xor_ln1085_136_fu_9445_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55617:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_137_fu_9469_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55617 | assign zext_ln218_137_fu_9475_p1 = xor_ln1085_137_fu_9469_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55619:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_138_fu_9493_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55619 | assign zext_ln218_138_fu_9499_p1 = xor_ln1085_138_fu_9493_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55621:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_139_fu_9517_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55621 | assign zext_ln218_139_fu_9523_p1 = xor_ln1085_139_fu_9517_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55623:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_13_fu_6813_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55623 | assign zext_ln218_13_fu_6819_p1 = xor_ln1085_13_fu_6813_p2;
[2024-02-29 20:34:44,407]       |                                 ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55625:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_140_fu_9541_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55625 | assign zext_ln218_140_fu_9547_p1 = xor_ln1085_140_fu_9541_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55627:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_141_fu_9565_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,407] 55627 | assign zext_ln218_141_fu_9571_p1 = xor_ln1085_141_fu_9565_p2;
[2024-02-29 20:34:44,407]       |                                  ^
[2024-02-29 20:34:44,407] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55629:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_142_fu_9589_p2' generates 1 bits.
[2024-02-29 20:34:44,407]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55629 | assign zext_ln218_142_fu_9595_p1 = xor_ln1085_142_fu_9589_p2;
[2024-02-29 20:34:44,408]       |                                  ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55631:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_143_fu_9613_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55631 | assign zext_ln218_143_fu_9619_p1 = xor_ln1085_143_fu_9613_p2;
[2024-02-29 20:34:44,408]       |                                  ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55633:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_144_fu_9637_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55633 | assign zext_ln218_144_fu_9643_p1 = xor_ln1085_144_fu_9637_p2;
[2024-02-29 20:34:44,408]       |                                  ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55635:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_145_fu_9661_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55635 | assign zext_ln218_145_fu_9667_p1 = xor_ln1085_145_fu_9661_p2;
[2024-02-29 20:34:44,408]       |                                  ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55637:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_146_fu_9685_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55637 | assign zext_ln218_146_fu_9691_p1 = xor_ln1085_146_fu_9685_p2;
[2024-02-29 20:34:44,408]       |                                  ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55639:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_147_fu_9709_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55639 | assign zext_ln218_147_fu_9715_p1 = xor_ln1085_147_fu_9709_p2;
[2024-02-29 20:34:44,408]       |                                  ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55641:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_148_fu_9733_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55641 | assign zext_ln218_148_fu_9739_p1 = xor_ln1085_148_fu_9733_p2;
[2024-02-29 20:34:44,408]       |                                  ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55643:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_149_fu_9757_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55643 | assign zext_ln218_149_fu_9763_p1 = xor_ln1085_149_fu_9757_p2;
[2024-02-29 20:34:44,408]       |                                  ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55645:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_14_fu_6833_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55645 | assign zext_ln218_14_fu_6839_p1 = xor_ln1085_14_fu_6833_p2;
[2024-02-29 20:34:44,408]       |                                 ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55647:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_150_fu_9781_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55647 | assign zext_ln218_150_fu_9787_p1 = xor_ln1085_150_fu_9781_p2;
[2024-02-29 20:34:44,408]       |                                  ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55649:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_151_fu_9805_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55649 | assign zext_ln218_151_fu_9811_p1 = xor_ln1085_151_fu_9805_p2;
[2024-02-29 20:34:44,408]       |                                  ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55651:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_152_fu_9829_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55651 | assign zext_ln218_152_fu_9835_p1 = xor_ln1085_152_fu_9829_p2;
[2024-02-29 20:34:44,408]       |                                  ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55653:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_153_fu_9853_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55653 | assign zext_ln218_153_fu_9859_p1 = xor_ln1085_153_fu_9853_p2;
[2024-02-29 20:34:44,408]       |                                  ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55655:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_154_fu_9877_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55655 | assign zext_ln218_154_fu_9883_p1 = xor_ln1085_154_fu_9877_p2;
[2024-02-29 20:34:44,408]       |                                  ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55657:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_155_fu_9901_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55657 | assign zext_ln218_155_fu_9907_p1 = xor_ln1085_155_fu_9901_p2;
[2024-02-29 20:34:44,408]       |                                  ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55659:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_156_fu_9925_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55659 | assign zext_ln218_156_fu_9931_p1 = xor_ln1085_156_fu_9925_p2;
[2024-02-29 20:34:44,408]       |                                  ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55661:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_157_fu_9949_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55661 | assign zext_ln218_157_fu_9955_p1 = xor_ln1085_157_fu_9949_p2;
[2024-02-29 20:34:44,408]       |                                  ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55663:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_158_fu_9973_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55663 | assign zext_ln218_158_fu_9979_p1 = xor_ln1085_158_fu_9973_p2;
[2024-02-29 20:34:44,408]       |                                  ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55665:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_159_fu_9997_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55665 | assign zext_ln218_159_fu_10003_p1 = xor_ln1085_159_fu_9997_p2;
[2024-02-29 20:34:44,408]       |                                   ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55667:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_15_fu_6853_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55667 | assign zext_ln218_15_fu_6859_p1 = xor_ln1085_15_fu_6853_p2;
[2024-02-29 20:34:44,408]       |                                 ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55669:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_160_fu_10021_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55669 | assign zext_ln218_160_fu_10027_p1 = xor_ln1085_160_fu_10021_p2;
[2024-02-29 20:34:44,408]       |                                   ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55671:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_161_fu_10045_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55671 | assign zext_ln218_161_fu_10051_p1 = xor_ln1085_161_fu_10045_p2;
[2024-02-29 20:34:44,408]       |                                   ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55673:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_162_fu_10069_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55673 | assign zext_ln218_162_fu_10075_p1 = xor_ln1085_162_fu_10069_p2;
[2024-02-29 20:34:44,408]       |                                   ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55675:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_163_fu_10093_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55675 | assign zext_ln218_163_fu_10099_p1 = xor_ln1085_163_fu_10093_p2;
[2024-02-29 20:34:44,408]       |                                   ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55677:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_164_fu_10117_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55677 | assign zext_ln218_164_fu_10123_p1 = xor_ln1085_164_fu_10117_p2;
[2024-02-29 20:34:44,408]       |                                   ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55679:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_165_fu_10141_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55679 | assign zext_ln218_165_fu_10147_p1 = xor_ln1085_165_fu_10141_p2;
[2024-02-29 20:34:44,408]       |                                   ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55681:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_166_fu_10165_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55681 | assign zext_ln218_166_fu_10171_p1 = xor_ln1085_166_fu_10165_p2;
[2024-02-29 20:34:44,408]       |                                   ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55683:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_167_fu_10189_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55683 | assign zext_ln218_167_fu_10195_p1 = xor_ln1085_167_fu_10189_p2;
[2024-02-29 20:34:44,408]       |                                   ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55685:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_168_fu_10213_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55685 | assign zext_ln218_168_fu_10219_p1 = xor_ln1085_168_fu_10213_p2;
[2024-02-29 20:34:44,408]       |                                   ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55687:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_169_fu_10237_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55687 | assign zext_ln218_169_fu_10243_p1 = xor_ln1085_169_fu_10237_p2;
[2024-02-29 20:34:44,408]       |                                   ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55689:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_16_fu_6877_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55689 | assign zext_ln218_16_fu_6883_p1 = xor_ln1085_16_fu_6877_p2;
[2024-02-29 20:34:44,408]       |                                 ^
[2024-02-29 20:34:44,408] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55691:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_170_fu_10261_p2' generates 1 bits.
[2024-02-29 20:34:44,408]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,408] 55691 | assign zext_ln218_170_fu_10267_p1 = xor_ln1085_170_fu_10261_p2;
[2024-02-29 20:34:44,408]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55693:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_171_fu_10285_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55693 | assign zext_ln218_171_fu_10291_p1 = xor_ln1085_171_fu_10285_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55695:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_172_fu_10309_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55695 | assign zext_ln218_172_fu_10315_p1 = xor_ln1085_172_fu_10309_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55697:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_173_fu_10333_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55697 | assign zext_ln218_173_fu_10339_p1 = xor_ln1085_173_fu_10333_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55699:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_174_fu_10357_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55699 | assign zext_ln218_174_fu_10363_p1 = xor_ln1085_174_fu_10357_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55701:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_175_fu_10381_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55701 | assign zext_ln218_175_fu_10387_p1 = xor_ln1085_175_fu_10381_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55703:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_176_fu_10405_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55703 | assign zext_ln218_176_fu_10411_p1 = xor_ln1085_176_fu_10405_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55705:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_177_fu_10429_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55705 | assign zext_ln218_177_fu_10435_p1 = xor_ln1085_177_fu_10429_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55707:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_178_fu_10449_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55707 | assign zext_ln218_178_fu_10455_p1 = xor_ln1085_178_fu_10449_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55709:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_179_fu_10469_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55709 | assign zext_ln218_179_fu_10475_p1 = xor_ln1085_179_fu_10469_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55711:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_17_fu_6901_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55711 | assign zext_ln218_17_fu_6907_p1 = xor_ln1085_17_fu_6901_p2;
[2024-02-29 20:34:44,409]       |                                 ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55713:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_180_fu_10489_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55713 | assign zext_ln218_180_fu_10495_p1 = xor_ln1085_180_fu_10489_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55715:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_181_fu_10509_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55715 | assign zext_ln218_181_fu_10515_p1 = xor_ln1085_181_fu_10509_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55717:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_182_fu_10529_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55717 | assign zext_ln218_182_fu_10535_p1 = xor_ln1085_182_fu_10529_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55719:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_183_fu_10549_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55719 | assign zext_ln218_183_fu_10555_p1 = xor_ln1085_183_fu_10549_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55721:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_184_fu_10569_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55721 | assign zext_ln218_184_fu_10575_p1 = xor_ln1085_184_fu_10569_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55723:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_185_fu_10589_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55723 | assign zext_ln218_185_fu_10595_p1 = xor_ln1085_185_fu_10589_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55725:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_186_fu_10609_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55725 | assign zext_ln218_186_fu_10615_p1 = xor_ln1085_186_fu_10609_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55727:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_187_fu_10629_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55727 | assign zext_ln218_187_fu_10635_p1 = xor_ln1085_187_fu_10629_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55729:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_188_fu_10649_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55729 | assign zext_ln218_188_fu_10655_p1 = xor_ln1085_188_fu_10649_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55731:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_189_fu_10669_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55731 | assign zext_ln218_189_fu_10675_p1 = xor_ln1085_189_fu_10669_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55733:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_18_fu_6925_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55733 | assign zext_ln218_18_fu_6931_p1 = xor_ln1085_18_fu_6925_p2;
[2024-02-29 20:34:44,409]       |                                 ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55735:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_190_fu_10689_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55735 | assign zext_ln218_190_fu_10695_p1 = xor_ln1085_190_fu_10689_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55737:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_191_fu_10709_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55737 | assign zext_ln218_191_fu_10715_p1 = xor_ln1085_191_fu_10709_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55739:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_192_fu_10729_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55739 | assign zext_ln218_192_fu_10735_p1 = xor_ln1085_192_fu_10729_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55741:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_193_fu_10749_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55741 | assign zext_ln218_193_fu_10755_p1 = xor_ln1085_193_fu_10749_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55743:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_194_fu_10769_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55743 | assign zext_ln218_194_fu_10775_p1 = xor_ln1085_194_fu_10769_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55745:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_195_fu_10789_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55745 | assign zext_ln218_195_fu_10795_p1 = xor_ln1085_195_fu_10789_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55747:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_196_fu_10809_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55747 | assign zext_ln218_196_fu_10815_p1 = xor_ln1085_196_fu_10809_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55749:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_197_fu_10829_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55749 | assign zext_ln218_197_fu_10835_p1 = xor_ln1085_197_fu_10829_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55751:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_198_fu_10849_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55751 | assign zext_ln218_198_fu_10855_p1 = xor_ln1085_198_fu_10849_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55753:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_199_fu_10869_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,409] 55753 | assign zext_ln218_199_fu_10875_p1 = xor_ln1085_199_fu_10869_p2;
[2024-02-29 20:34:44,409]       |                                   ^
[2024-02-29 20:34:44,409] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55755:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_19_fu_6949_p2' generates 1 bits.
[2024-02-29 20:34:44,409]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55755 | assign zext_ln218_19_fu_6955_p1 = xor_ln1085_19_fu_6949_p2;
[2024-02-29 20:34:44,410]       |                                 ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55757:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_1_fu_6553_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55757 | assign zext_ln218_1_fu_6559_p1 = xor_ln1085_1_fu_6553_p2;
[2024-02-29 20:34:44,410]       |                                ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55759:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_200_fu_10889_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55759 | assign zext_ln218_200_fu_10895_p1 = xor_ln1085_200_fu_10889_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55761:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_201_fu_10909_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55761 | assign zext_ln218_201_fu_10915_p1 = xor_ln1085_201_fu_10909_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55763:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_202_fu_10929_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55763 | assign zext_ln218_202_fu_10935_p1 = xor_ln1085_202_fu_10929_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55765:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_203_fu_10949_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55765 | assign zext_ln218_203_fu_10955_p1 = xor_ln1085_203_fu_10949_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55767:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_204_fu_10969_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55767 | assign zext_ln218_204_fu_10975_p1 = xor_ln1085_204_fu_10969_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55769:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_205_fu_10989_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55769 | assign zext_ln218_205_fu_10995_p1 = xor_ln1085_205_fu_10989_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55771:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_206_fu_11009_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55771 | assign zext_ln218_206_fu_11015_p1 = xor_ln1085_206_fu_11009_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55773:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_207_fu_11029_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55773 | assign zext_ln218_207_fu_11035_p1 = xor_ln1085_207_fu_11029_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55775:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_208_fu_11049_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55775 | assign zext_ln218_208_fu_11055_p1 = xor_ln1085_208_fu_11049_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55777:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_209_fu_11069_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55777 | assign zext_ln218_209_fu_11075_p1 = xor_ln1085_209_fu_11069_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55779:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_20_fu_6973_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55779 | assign zext_ln218_20_fu_6979_p1 = xor_ln1085_20_fu_6973_p2;
[2024-02-29 20:34:44,410]       |                                 ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55781:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_210_fu_11089_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55781 | assign zext_ln218_210_fu_11095_p1 = xor_ln1085_210_fu_11089_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55783:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_211_fu_11109_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55783 | assign zext_ln218_211_fu_11115_p1 = xor_ln1085_211_fu_11109_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55785:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_212_fu_11129_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55785 | assign zext_ln218_212_fu_11135_p1 = xor_ln1085_212_fu_11129_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55787:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_213_fu_11149_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55787 | assign zext_ln218_213_fu_11155_p1 = xor_ln1085_213_fu_11149_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55789:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_214_fu_11169_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55789 | assign zext_ln218_214_fu_11175_p1 = xor_ln1085_214_fu_11169_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55791:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_215_fu_11189_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55791 | assign zext_ln218_215_fu_11195_p1 = xor_ln1085_215_fu_11189_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55793:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_216_fu_11209_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55793 | assign zext_ln218_216_fu_11215_p1 = xor_ln1085_216_fu_11209_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55795:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_217_fu_11229_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55795 | assign zext_ln218_217_fu_11235_p1 = xor_ln1085_217_fu_11229_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55797:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_218_fu_11249_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55797 | assign zext_ln218_218_fu_11255_p1 = xor_ln1085_218_fu_11249_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55799:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_219_fu_11269_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55799 | assign zext_ln218_219_fu_11275_p1 = xor_ln1085_219_fu_11269_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55801:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_21_fu_6993_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55801 | assign zext_ln218_21_fu_6999_p1 = xor_ln1085_21_fu_6993_p2;
[2024-02-29 20:34:44,410]       |                                 ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55803:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_220_fu_11289_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55803 | assign zext_ln218_220_fu_11295_p1 = xor_ln1085_220_fu_11289_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55805:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_221_fu_11309_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55805 | assign zext_ln218_221_fu_11315_p1 = xor_ln1085_221_fu_11309_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55807:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_222_fu_11329_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55807 | assign zext_ln218_222_fu_11335_p1 = xor_ln1085_222_fu_11329_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55809:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_223_fu_11349_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55809 | assign zext_ln218_223_fu_11355_p1 = xor_ln1085_223_fu_11349_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55811:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_224_fu_11369_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55811 | assign zext_ln218_224_fu_11375_p1 = xor_ln1085_224_fu_11369_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55813:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_225_fu_11389_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55813 | assign zext_ln218_225_fu_11395_p1 = xor_ln1085_225_fu_11389_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55815:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_226_fu_11409_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55815 | assign zext_ln218_226_fu_11415_p1 = xor_ln1085_226_fu_11409_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55817:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_227_fu_11429_p2' generates 1 bits.
[2024-02-29 20:34:44,410]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,410] 55817 | assign zext_ln218_227_fu_11435_p1 = xor_ln1085_227_fu_11429_p2;
[2024-02-29 20:34:44,410]       |                                   ^
[2024-02-29 20:34:44,410] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55819:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_228_fu_11449_p2' generates 1 bits.
[2024-02-29 20:34:44,411]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,411] 55819 | assign zext_ln218_228_fu_11455_p1 = xor_ln1085_228_fu_11449_p2;
[2024-02-29 20:34:44,411]       |                                   ^
[2024-02-29 20:34:44,411] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55821:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_229_fu_11469_p2' generates 1 bits.
[2024-02-29 20:34:44,411]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,411] 55821 | assign zext_ln218_229_fu_11475_p1 = xor_ln1085_229_fu_11469_p2;
[2024-02-29 20:34:44,411]       |                                   ^
[2024-02-29 20:34:44,411] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55823:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_22_fu_7013_p2' generates 1 bits.
[2024-02-29 20:34:44,411]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,411] 55823 | assign zext_ln218_22_fu_7019_p1 = xor_ln1085_22_fu_7013_p2;
[2024-02-29 20:34:44,411]       |                                 ^
[2024-02-29 20:34:44,411] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55825:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_230_fu_11489_p2' generates 1 bits.
[2024-02-29 20:34:44,411]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,411] 55825 | assign zext_ln218_230_fu_11495_p1 = xor_ln1085_230_fu_11489_p2;
[2024-02-29 20:34:44,411]       |                                   ^
[2024-02-29 20:34:44,411] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55827:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_231_fu_11509_p2' generates 1 bits.
[2024-02-29 20:34:44,411]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,411] 55827 | assign zext_ln218_231_fu_11515_p1 = xor_ln1085_231_fu_11509_p2;
[2024-02-29 20:34:44,411]       |                                   ^
[2024-02-29 20:34:44,411] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55829:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_232_fu_11529_p2' generates 1 bits.
[2024-02-29 20:34:44,411]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,411] 55829 | assign zext_ln218_232_fu_11535_p1 = xor_ln1085_232_fu_11529_p2;
[2024-02-29 20:34:44,411]       |                                   ^
[2024-02-29 20:34:44,411] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55831:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_233_fu_11549_p2' generates 1 bits.
[2024-02-29 20:34:44,411]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,411] 55831 | assign zext_ln218_233_fu_11555_p1 = xor_ln1085_233_fu_11549_p2;
[2024-02-29 20:34:44,411]       |                                   ^
[2024-02-29 20:34:44,411] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55833:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_234_fu_11569_p2' generates 1 bits.
[2024-02-29 20:34:44,411]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,411] 55833 | assign zext_ln218_234_fu_11575_p1 = xor_ln1085_234_fu_11569_p2;
[2024-02-29 20:34:44,411]       |                                   ^
[2024-02-29 20:34:44,411] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55835:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_235_fu_11589_p2' generates 1 bits.
[2024-02-29 20:34:44,411]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,411] 55835 | assign zext_ln218_235_fu_11595_p1 = xor_ln1085_235_fu_11589_p2;
[2024-02-29 20:34:44,411]       |                                   ^
[2024-02-29 20:34:44,411] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55837:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_236_fu_11609_p2' generates 1 bits.
[2024-02-29 20:34:44,411]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,411] 55837 | assign zext_ln218_236_fu_11615_p1 = xor_ln1085_236_fu_11609_p2;
[2024-02-29 20:34:44,411]       |                                   ^
[2024-02-29 20:34:44,411] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55839:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_237_fu_11629_p2' generates 1 bits.
[2024-02-29 20:34:44,411]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,411] 55839 | assign zext_ln218_237_fu_11635_p1 = xor_ln1085_237_fu_11629_p2;
[2024-02-29 20:34:44,411]       |                                   ^
[2024-02-29 20:34:44,411] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55841:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_238_fu_11649_p2' generates 1 bits.
[2024-02-29 20:34:44,411]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,411] 55841 | assign zext_ln218_238_fu_11655_p1 = xor_ln1085_238_fu_11649_p2;
[2024-02-29 20:34:44,411]       |                                   ^
[2024-02-29 20:34:44,411] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55843:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_239_fu_11669_p2' generates 1 bits.
[2024-02-29 20:34:44,411]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,411] 55843 | assign zext_ln218_239_fu_11675_p1 = xor_ln1085_239_fu_11669_p2;
[2024-02-29 20:34:44,411]       |                                   ^
[2024-02-29 20:34:44,411] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55845:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_23_fu_7033_p2' generates 1 bits.
[2024-02-29 20:34:44,411]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,411] 55845 | assign zext_ln218_23_fu_7039_p1 = xor_ln1085_23_fu_7033_p2;
[2024-02-29 20:34:44,411]       |                                 ^
[2024-02-29 20:34:44,411] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55847:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_240_fu_11689_p2' generates 1 bits.
[2024-02-29 20:34:44,411]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,411] 55847 | assign zext_ln218_240_fu_11695_p1 = xor_ln1085_240_fu_11689_p2;
[2024-02-29 20:34:44,411]       |                                   ^
[2024-02-29 20:34:44,411] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55849:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_241_fu_11709_p2' generates 1 bits.
[2024-02-29 20:34:44,411]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,411] 55849 | assign zext_ln218_241_fu_11715_p1 = xor_ln1085_241_fu_11709_p2;
[2024-02-29 20:34:44,411]       |                                   ^
[2024-02-29 20:34:44,411] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55851:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_242_fu_11729_p2' generates 1 bits.
[2024-02-29 20:34:44,411]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,411] 55851 | assign zext_ln218_242_fu_11735_p1 = xor_ln1085_242_fu_11729_p2;
[2024-02-29 20:34:44,411]       |                                   ^
[2024-02-29 20:34:44,411] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55853:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_243_fu_11749_p2' generates 1 bits.
[2024-02-29 20:34:44,411]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,411] 55853 | assign zext_ln218_243_fu_11755_p1 = xor_ln1085_243_fu_11749_p2;
[2024-02-29 20:34:44,411]       |                                   ^
[2024-02-29 20:34:44,411] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55855:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_244_fu_11769_p2' generates 1 bits.
[2024-02-29 20:34:44,411]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,411] 55855 | assign zext_ln218_244_fu_11775_p1 = xor_ln1085_244_fu_11769_p2;
[2024-02-29 20:34:44,411]       |                                   ^
[2024-02-29 20:34:44,411] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55857:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_245_fu_11789_p2' generates 1 bits.
[2024-02-29 20:34:44,411]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55857 | assign zext_ln218_245_fu_11795_p1 = xor_ln1085_245_fu_11789_p2;
[2024-02-29 20:34:44,412]       |                                   ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55859:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_246_fu_11809_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55859 | assign zext_ln218_246_fu_11815_p1 = xor_ln1085_246_fu_11809_p2;
[2024-02-29 20:34:44,412]       |                                   ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55861:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_247_fu_11829_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55861 | assign zext_ln218_247_fu_11835_p1 = xor_ln1085_247_fu_11829_p2;
[2024-02-29 20:34:44,412]       |                                   ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55863:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_248_fu_11849_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55863 | assign zext_ln218_248_fu_11855_p1 = xor_ln1085_248_fu_11849_p2;
[2024-02-29 20:34:44,412]       |                                   ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55865:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_249_fu_11869_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55865 | assign zext_ln218_249_fu_11875_p1 = xor_ln1085_249_fu_11869_p2;
[2024-02-29 20:34:44,412]       |                                   ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55867:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_24_fu_7053_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55867 | assign zext_ln218_24_fu_7059_p1 = xor_ln1085_24_fu_7053_p2;
[2024-02-29 20:34:44,412]       |                                 ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55869:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_250_fu_11889_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55869 | assign zext_ln218_250_fu_11895_p1 = xor_ln1085_250_fu_11889_p2;
[2024-02-29 20:34:44,412]       |                                   ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55871:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_251_fu_11909_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55871 | assign zext_ln218_251_fu_11915_p1 = xor_ln1085_251_fu_11909_p2;
[2024-02-29 20:34:44,412]       |                                   ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55873:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_252_fu_11929_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55873 | assign zext_ln218_252_fu_11935_p1 = xor_ln1085_252_fu_11929_p2;
[2024-02-29 20:34:44,412]       |                                   ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55875:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_25_fu_7073_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55875 | assign zext_ln218_25_fu_7079_p1 = xor_ln1085_25_fu_7073_p2;
[2024-02-29 20:34:44,412]       |                                 ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55877:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_26_fu_7093_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55877 | assign zext_ln218_26_fu_7099_p1 = xor_ln1085_26_fu_7093_p2;
[2024-02-29 20:34:44,412]       |                                 ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55879:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_27_fu_7113_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55879 | assign zext_ln218_27_fu_7119_p1 = xor_ln1085_27_fu_7113_p2;
[2024-02-29 20:34:44,412]       |                                 ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55881:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_28_fu_7133_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55881 | assign zext_ln218_28_fu_7139_p1 = xor_ln1085_28_fu_7133_p2;
[2024-02-29 20:34:44,412]       |                                 ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55883:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_29_fu_7153_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55883 | assign zext_ln218_29_fu_7159_p1 = xor_ln1085_29_fu_7153_p2;
[2024-02-29 20:34:44,412]       |                                 ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55885:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_2_fu_6573_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55885 | assign zext_ln218_2_fu_6579_p1 = xor_ln1085_2_fu_6573_p2;
[2024-02-29 20:34:44,412]       |                                ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55887:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_30_fu_7173_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55887 | assign zext_ln218_30_fu_7179_p1 = xor_ln1085_30_fu_7173_p2;
[2024-02-29 20:34:44,412]       |                                 ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55889:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_31_fu_7193_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55889 | assign zext_ln218_31_fu_7199_p1 = xor_ln1085_31_fu_7193_p2;
[2024-02-29 20:34:44,412]       |                                 ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55891:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_32_fu_7213_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55891 | assign zext_ln218_32_fu_7219_p1 = xor_ln1085_32_fu_7213_p2;
[2024-02-29 20:34:44,412]       |                                 ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55893:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_33_fu_7237_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55893 | assign zext_ln218_33_fu_7243_p1 = xor_ln1085_33_fu_7237_p2;
[2024-02-29 20:34:44,412]       |                                 ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55895:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_34_fu_7261_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55895 | assign zext_ln218_34_fu_7267_p1 = xor_ln1085_34_fu_7261_p2;
[2024-02-29 20:34:44,412]       |                                 ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55897:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_35_fu_7285_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55897 | assign zext_ln218_35_fu_7291_p1 = xor_ln1085_35_fu_7285_p2;
[2024-02-29 20:34:44,412]       |                                 ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55899:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_36_fu_7309_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55899 | assign zext_ln218_36_fu_7315_p1 = xor_ln1085_36_fu_7309_p2;
[2024-02-29 20:34:44,412]       |                                 ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55901:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_37_fu_7333_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55901 | assign zext_ln218_37_fu_7339_p1 = xor_ln1085_37_fu_7333_p2;
[2024-02-29 20:34:44,412]       |                                 ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55903:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_38_fu_7357_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55903 | assign zext_ln218_38_fu_7363_p1 = xor_ln1085_38_fu_7357_p2;
[2024-02-29 20:34:44,412]       |                                 ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55905:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_39_fu_7381_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55905 | assign zext_ln218_39_fu_7387_p1 = xor_ln1085_39_fu_7381_p2;
[2024-02-29 20:34:44,412]       |                                 ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55907:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_3_fu_6597_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55907 | assign zext_ln218_3_fu_6603_p1 = xor_ln1085_3_fu_6597_p2;
[2024-02-29 20:34:44,412]       |                                ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55909:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_40_fu_7405_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55909 | assign zext_ln218_40_fu_7411_p1 = xor_ln1085_40_fu_7405_p2;
[2024-02-29 20:34:44,412]       |                                 ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55911:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_41_fu_7429_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55911 | assign zext_ln218_41_fu_7435_p1 = xor_ln1085_41_fu_7429_p2;
[2024-02-29 20:34:44,412]       |                                 ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55913:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_42_fu_7453_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55913 | assign zext_ln218_42_fu_7459_p1 = xor_ln1085_42_fu_7453_p2;
[2024-02-29 20:34:44,412]       |                                 ^
[2024-02-29 20:34:44,412] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55915:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_43_fu_7477_p2' generates 1 bits.
[2024-02-29 20:34:44,412]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,412] 55915 | assign zext_ln218_43_fu_7483_p1 = xor_ln1085_43_fu_7477_p2;
[2024-02-29 20:34:44,412]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55917:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_44_fu_7497_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55917 | assign zext_ln218_44_fu_7503_p1 = xor_ln1085_44_fu_7497_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55919:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_45_fu_7517_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55919 | assign zext_ln218_45_fu_7523_p1 = xor_ln1085_45_fu_7517_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55921:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_46_fu_7537_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55921 | assign zext_ln218_46_fu_7543_p1 = xor_ln1085_46_fu_7537_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55923:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_47_fu_7557_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55923 | assign zext_ln218_47_fu_7563_p1 = xor_ln1085_47_fu_7557_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55925:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_48_fu_7577_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55925 | assign zext_ln218_48_fu_7583_p1 = xor_ln1085_48_fu_7577_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55927:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_49_fu_7597_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55927 | assign zext_ln218_49_fu_7603_p1 = xor_ln1085_49_fu_7597_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55929:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_4_fu_6621_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55929 | assign zext_ln218_4_fu_6627_p1 = xor_ln1085_4_fu_6621_p2;
[2024-02-29 20:34:44,413]       |                                ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55931:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_50_fu_7617_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55931 | assign zext_ln218_50_fu_7623_p1 = xor_ln1085_50_fu_7617_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55933:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_51_fu_7637_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55933 | assign zext_ln218_51_fu_7643_p1 = xor_ln1085_51_fu_7637_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55935:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_52_fu_7657_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55935 | assign zext_ln218_52_fu_7663_p1 = xor_ln1085_52_fu_7657_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55937:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_53_fu_7677_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55937 | assign zext_ln218_53_fu_7683_p1 = xor_ln1085_53_fu_7677_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55939:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_54_fu_7697_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55939 | assign zext_ln218_54_fu_7703_p1 = xor_ln1085_54_fu_7697_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55941:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_55_fu_7717_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55941 | assign zext_ln218_55_fu_7723_p1 = xor_ln1085_55_fu_7717_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55943:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_56_fu_7737_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55943 | assign zext_ln218_56_fu_7743_p1 = xor_ln1085_56_fu_7737_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55945:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_57_fu_7757_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55945 | assign zext_ln218_57_fu_7763_p1 = xor_ln1085_57_fu_7757_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55947:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_58_fu_7777_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55947 | assign zext_ln218_58_fu_7783_p1 = xor_ln1085_58_fu_7777_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55949:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_59_fu_7797_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55949 | assign zext_ln218_59_fu_7803_p1 = xor_ln1085_59_fu_7797_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55951:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_5_fu_6641_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55951 | assign zext_ln218_5_fu_6647_p1 = xor_ln1085_5_fu_6641_p2;
[2024-02-29 20:34:44,413]       |                                ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55953:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_60_fu_7817_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55953 | assign zext_ln218_60_fu_7823_p1 = xor_ln1085_60_fu_7817_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55955:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_61_fu_7837_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55955 | assign zext_ln218_61_fu_7843_p1 = xor_ln1085_61_fu_7837_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55957:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_62_fu_7857_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55957 | assign zext_ln218_62_fu_7863_p1 = xor_ln1085_62_fu_7857_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55959:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_63_fu_7877_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55959 | assign zext_ln218_63_fu_7883_p1 = xor_ln1085_63_fu_7877_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55961:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_64_fu_7897_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55961 | assign zext_ln218_64_fu_7903_p1 = xor_ln1085_64_fu_7897_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55963:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_65_fu_7917_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55963 | assign zext_ln218_65_fu_7923_p1 = xor_ln1085_65_fu_7917_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55965:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_66_fu_7941_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55965 | assign zext_ln218_66_fu_7947_p1 = xor_ln1085_66_fu_7941_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55967:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_67_fu_7965_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55967 | assign zext_ln218_67_fu_7971_p1 = xor_ln1085_67_fu_7965_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55969:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_68_fu_7989_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55969 | assign zext_ln218_68_fu_7995_p1 = xor_ln1085_68_fu_7989_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55971:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_69_fu_8013_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55971 | assign zext_ln218_69_fu_8019_p1 = xor_ln1085_69_fu_8013_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55973:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_6_fu_6661_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55973 | assign zext_ln218_6_fu_6667_p1 = xor_ln1085_6_fu_6661_p2;
[2024-02-29 20:34:44,413]       |                                ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55975:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_70_fu_8037_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55975 | assign zext_ln218_70_fu_8043_p1 = xor_ln1085_70_fu_8037_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55977:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_71_fu_8061_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,413] 55977 | assign zext_ln218_71_fu_8067_p1 = xor_ln1085_71_fu_8061_p2;
[2024-02-29 20:34:44,413]       |                                 ^
[2024-02-29 20:34:44,413] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55979:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_72_fu_8085_p2' generates 1 bits.
[2024-02-29 20:34:44,413]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 55979 | assign zext_ln218_72_fu_8091_p1 = xor_ln1085_72_fu_8085_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55981:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_73_fu_8109_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 55981 | assign zext_ln218_73_fu_8115_p1 = xor_ln1085_73_fu_8109_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55983:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_74_fu_8133_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 55983 | assign zext_ln218_74_fu_8139_p1 = xor_ln1085_74_fu_8133_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55985:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_75_fu_8157_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 55985 | assign zext_ln218_75_fu_8163_p1 = xor_ln1085_75_fu_8157_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55987:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_76_fu_8181_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 55987 | assign zext_ln218_76_fu_8187_p1 = xor_ln1085_76_fu_8181_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55989:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_77_fu_8205_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 55989 | assign zext_ln218_77_fu_8211_p1 = xor_ln1085_77_fu_8205_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55991:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_78_fu_8229_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 55991 | assign zext_ln218_78_fu_8235_p1 = xor_ln1085_78_fu_8229_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55993:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_79_fu_8253_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 55993 | assign zext_ln218_79_fu_8259_p1 = xor_ln1085_79_fu_8253_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55995:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_7_fu_6685_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 55995 | assign zext_ln218_7_fu_6691_p1 = xor_ln1085_7_fu_6685_p2;
[2024-02-29 20:34:44,414]       |                                ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55997:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_80_fu_8277_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 55997 | assign zext_ln218_80_fu_8283_p1 = xor_ln1085_80_fu_8277_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:55999:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_81_fu_8301_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 55999 | assign zext_ln218_81_fu_8307_p1 = xor_ln1085_81_fu_8301_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56001:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_82_fu_8325_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 56001 | assign zext_ln218_82_fu_8331_p1 = xor_ln1085_82_fu_8325_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56003:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_83_fu_8349_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 56003 | assign zext_ln218_83_fu_8355_p1 = xor_ln1085_83_fu_8349_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56005:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_84_fu_8373_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 56005 | assign zext_ln218_84_fu_8379_p1 = xor_ln1085_84_fu_8373_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56007:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_85_fu_8397_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 56007 | assign zext_ln218_85_fu_8403_p1 = xor_ln1085_85_fu_8397_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56009:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_86_fu_8421_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 56009 | assign zext_ln218_86_fu_8427_p1 = xor_ln1085_86_fu_8421_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56011:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_87_fu_8445_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 56011 | assign zext_ln218_87_fu_8451_p1 = xor_ln1085_87_fu_8445_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56013:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_88_fu_8469_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 56013 | assign zext_ln218_88_fu_8475_p1 = xor_ln1085_88_fu_8469_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56015:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_89_fu_8489_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 56015 | assign zext_ln218_89_fu_8495_p1 = xor_ln1085_89_fu_8489_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56017:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_8_fu_6709_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 56017 | assign zext_ln218_8_fu_6715_p1 = xor_ln1085_8_fu_6709_p2;
[2024-02-29 20:34:44,414]       |                                ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56019:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_90_fu_8509_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 56019 | assign zext_ln218_90_fu_8515_p1 = xor_ln1085_90_fu_8509_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56021:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_91_fu_8529_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 56021 | assign zext_ln218_91_fu_8535_p1 = xor_ln1085_91_fu_8529_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56023:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_92_fu_8549_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 56023 | assign zext_ln218_92_fu_8555_p1 = xor_ln1085_92_fu_8549_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56025:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_93_fu_8569_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 56025 | assign zext_ln218_93_fu_8575_p1 = xor_ln1085_93_fu_8569_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56027:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_94_fu_8589_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 56027 | assign zext_ln218_94_fu_8595_p1 = xor_ln1085_94_fu_8589_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56029:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_95_fu_8609_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 56029 | assign zext_ln218_95_fu_8615_p1 = xor_ln1085_95_fu_8609_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56031:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_96_fu_8629_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 56031 | assign zext_ln218_96_fu_8635_p1 = xor_ln1085_96_fu_8629_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56033:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_97_fu_8649_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 56033 | assign zext_ln218_97_fu_8655_p1 = xor_ln1085_97_fu_8649_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56035:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_98_fu_8669_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 56035 | assign zext_ln218_98_fu_8675_p1 = xor_ln1085_98_fu_8669_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56037:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_99_fu_8689_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 56037 | assign zext_ln218_99_fu_8695_p1 = xor_ln1085_99_fu_8689_p2;
[2024-02-29 20:34:44,414]       |                                 ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56039:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_9_fu_6733_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 56039 | assign zext_ln218_9_fu_6739_p1 = xor_ln1085_9_fu_6733_p2;
[2024-02-29 20:34:44,414]       |                                ^
[2024-02-29 20:34:44,414] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56041:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_fu_6529_p2' generates 1 bits.
[2024-02-29 20:34:44,414]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,414] 56041 | assign zext_ln218_fu_6535_p1 = xor_ln1085_fu_6529_p2;
[2024-02-29 20:34:44,414]       |                              ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56043:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_104_fu_12971_p2' generates 2 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56043 | assign zext_ln886_100_fu_12977_p1 = add_ln886_104_fu_12971_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56045:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_105_fu_12981_p2' generates 3 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56045 | assign zext_ln886_101_fu_12987_p1 = add_ln886_105_fu_12981_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56047:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_106_fu_12991_p2' generates 4 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56047 | assign zext_ln886_102_fu_12997_p1 = add_ln886_106_fu_12991_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56049:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_107_fu_13001_p2' generates 5 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56049 | assign zext_ln886_103_fu_13007_p1 = add_ln886_107_fu_13001_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56051:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_108_fu_13011_p2' generates 2 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56051 | assign zext_ln886_104_fu_13017_p1 = add_ln886_108_fu_13011_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56053:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_109_fu_13021_p2' generates 2 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56053 | assign zext_ln886_105_fu_13027_p1 = add_ln886_109_fu_13021_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56055:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_110_fu_13031_p2' generates 3 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56055 | assign zext_ln886_106_fu_13037_p1 = add_ln886_110_fu_13031_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56057:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_111_fu_13041_p2' generates 2 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56057 | assign zext_ln886_107_fu_13047_p1 = add_ln886_111_fu_13041_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56059:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_112_fu_13051_p2' generates 2 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56059 | assign zext_ln886_108_fu_13057_p1 = add_ln886_112_fu_13051_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56061:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_113_fu_13061_p2' generates 3 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56061 | assign zext_ln886_109_fu_13067_p1 = add_ln886_113_fu_13061_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56063:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_11_fu_12061_p2' generates 3 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56063 | assign zext_ln886_10_fu_12067_p1 = add_ln886_11_fu_12061_p2;
[2024-02-29 20:34:44,415]       |                                  ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56065:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_114_fu_13071_p2' generates 4 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56065 | assign zext_ln886_110_fu_13077_p1 = add_ln886_114_fu_13071_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56067:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_115_fu_13081_p2' generates 2 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56067 | assign zext_ln886_111_fu_13087_p1 = add_ln886_115_fu_13081_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56069:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_116_fu_13091_p2' generates 2 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56069 | assign zext_ln886_112_fu_13097_p1 = add_ln886_116_fu_13091_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56071:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_117_fu_13101_p2' generates 3 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56071 | assign zext_ln886_113_fu_13107_p1 = add_ln886_117_fu_13101_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56073:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_118_fu_13111_p2' generates 2 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56073 | assign zext_ln886_114_fu_13117_p1 = add_ln886_118_fu_13111_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56075:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_119_fu_13121_p2' generates 2 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56075 | assign zext_ln886_115_fu_13127_p1 = add_ln886_119_fu_13121_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56077:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_120_fu_13131_p2' generates 3 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56077 | assign zext_ln886_116_fu_13137_p1 = add_ln886_120_fu_13131_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56079:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_121_fu_13141_p2' generates 4 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56079 | assign zext_ln886_117_fu_13147_p1 = add_ln886_121_fu_13141_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56081:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_122_fu_13151_p2' generates 5 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56081 | assign zext_ln886_118_fu_13157_p1 = add_ln886_122_fu_13151_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56083:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_123_reg_16666' generates 6 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56083 | assign zext_ln886_119_fu_14402_p1 = add_ln886_123_reg_16666;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56085:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_13_fu_12077_p2' generates 4 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56085 | assign zext_ln886_11_fu_12083_p1 = add_ln886_13_fu_12077_p2;
[2024-02-29 20:34:44,415]       |                                  ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56087:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_125_fu_14411_p2' generates 7 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56087 | assign zext_ln886_120_fu_14417_p1 = add_ln886_125_fu_14411_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56089:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_126_fu_13167_p2' generates 2 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56089 | assign zext_ln886_121_fu_13173_p1 = add_ln886_126_fu_13167_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56091:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_127_fu_13177_p2' generates 2 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56091 | assign zext_ln886_122_fu_13183_p1 = add_ln886_127_fu_13177_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56093:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_128_fu_13187_p2' generates 3 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56093 | assign zext_ln886_123_fu_13193_p1 = add_ln886_128_fu_13187_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56095:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_129_fu_13197_p2' generates 2 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56095 | assign zext_ln886_124_fu_13203_p1 = add_ln886_129_fu_13197_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56097:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_130_fu_13207_p2' generates 2 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56097 | assign zext_ln886_125_fu_13213_p1 = add_ln886_130_fu_13207_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56099:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_131_fu_13217_p2' generates 3 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56099 | assign zext_ln886_126_fu_13223_p1 = add_ln886_131_fu_13217_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56101:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_132_fu_13227_p2' generates 4 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56101 | assign zext_ln886_127_fu_13233_p1 = add_ln886_132_fu_13227_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56103:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_133_fu_13237_p2' generates 2 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,415] 56103 | assign zext_ln886_128_fu_13243_p1 = add_ln886_133_fu_13237_p2;
[2024-02-29 20:34:44,415]       |                                   ^
[2024-02-29 20:34:44,415] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56105:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_134_fu_13247_p2' generates 2 bits.
[2024-02-29 20:34:44,415]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56105 | assign zext_ln886_129_fu_13253_p1 = add_ln886_134_fu_13247_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56107:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_14_fu_12087_p2' generates 2 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56107 | assign zext_ln886_12_fu_12093_p1 = add_ln886_14_fu_12087_p2;
[2024-02-29 20:34:44,416]       |                                  ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56109:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_135_fu_13257_p2' generates 3 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56109 | assign zext_ln886_130_fu_13263_p1 = add_ln886_135_fu_13257_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56111:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_136_fu_13267_p2' generates 2 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56111 | assign zext_ln886_131_fu_13273_p1 = add_ln886_136_fu_13267_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56113:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_137_fu_13277_p2' generates 2 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56113 | assign zext_ln886_132_fu_13283_p1 = add_ln886_137_fu_13277_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56115:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_138_fu_13287_p2' generates 3 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56115 | assign zext_ln886_133_fu_13293_p1 = add_ln886_138_fu_13287_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56117:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_139_fu_13297_p2' generates 4 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56117 | assign zext_ln886_134_fu_13303_p1 = add_ln886_139_fu_13297_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56119:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_140_fu_13307_p2' generates 5 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56119 | assign zext_ln886_135_fu_13313_p1 = add_ln886_140_fu_13307_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56121:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_141_fu_13317_p2' generates 2 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56121 | assign zext_ln886_136_fu_13323_p1 = add_ln886_141_fu_13317_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56123:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_142_fu_13327_p2' generates 2 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56123 | assign zext_ln886_137_fu_13333_p1 = add_ln886_142_fu_13327_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56125:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_143_fu_13337_p2' generates 3 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56125 | assign zext_ln886_138_fu_13343_p1 = add_ln886_143_fu_13337_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56127:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_144_fu_13347_p2' generates 2 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56127 | assign zext_ln886_139_fu_13353_p1 = add_ln886_144_fu_13347_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56129:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_15_fu_12097_p2' generates 2 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56129 | assign zext_ln886_13_fu_12103_p1 = add_ln886_15_fu_12097_p2;
[2024-02-29 20:34:44,416]       |                                  ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56131:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_145_fu_13357_p2' generates 2 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56131 | assign zext_ln886_140_fu_13363_p1 = add_ln886_145_fu_13357_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56133:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_146_fu_13367_p2' generates 3 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56133 | assign zext_ln886_141_fu_13373_p1 = add_ln886_146_fu_13367_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56135:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_147_fu_13377_p2' generates 4 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56135 | assign zext_ln886_142_fu_13383_p1 = add_ln886_147_fu_13377_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56137:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_148_fu_13387_p2' generates 2 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56137 | assign zext_ln886_143_fu_13393_p1 = add_ln886_148_fu_13387_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56139:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_149_fu_13397_p2' generates 2 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56139 | assign zext_ln886_144_fu_13403_p1 = add_ln886_149_fu_13397_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56141:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_150_fu_13407_p2' generates 3 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56141 | assign zext_ln886_145_fu_13413_p1 = add_ln886_150_fu_13407_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56143:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_151_fu_13417_p2' generates 2 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56143 | assign zext_ln886_146_fu_13423_p1 = add_ln886_151_fu_13417_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56145:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_152_fu_13427_p2' generates 2 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56145 | assign zext_ln886_147_fu_13433_p1 = add_ln886_152_fu_13427_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56147:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_153_fu_13437_p2' generates 3 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56147 | assign zext_ln886_148_fu_13443_p1 = add_ln886_153_fu_13437_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56149:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_154_fu_13447_p2' generates 4 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56149 | assign zext_ln886_149_fu_13453_p1 = add_ln886_154_fu_13447_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56151:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_16_fu_12107_p2' generates 3 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56151 | assign zext_ln886_14_fu_12113_p1 = add_ln886_16_fu_12107_p2;
[2024-02-29 20:34:44,416]       |                                  ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56153:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_155_fu_13457_p2' generates 5 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56153 | assign zext_ln886_150_fu_13463_p1 = add_ln886_155_fu_13457_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56155:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_156_reg_16671' generates 6 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56155 | assign zext_ln886_151_fu_14421_p1 = add_ln886_156_reg_16671;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56157:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_157_fu_13473_p2' generates 2 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56157 | assign zext_ln886_152_fu_13479_p1 = add_ln886_157_fu_13473_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56159:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_158_fu_13483_p2' generates 2 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56159 | assign zext_ln886_153_fu_13489_p1 = add_ln886_158_fu_13483_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56161:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_159_fu_13493_p2' generates 3 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56161 | assign zext_ln886_154_fu_13499_p1 = add_ln886_159_fu_13493_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56163:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_160_fu_13503_p2' generates 2 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56163 | assign zext_ln886_155_fu_13509_p1 = add_ln886_160_fu_13503_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56165:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_161_fu_13513_p2' generates 2 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56165 | assign zext_ln886_156_fu_13519_p1 = add_ln886_161_fu_13513_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,416] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56167:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_162_fu_13523_p2' generates 3 bits.
[2024-02-29 20:34:44,416]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,416] 56167 | assign zext_ln886_157_fu_13529_p1 = add_ln886_162_fu_13523_p2;
[2024-02-29 20:34:44,416]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56169:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_163_fu_13533_p2' generates 4 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56169 | assign zext_ln886_158_fu_13539_p1 = add_ln886_163_fu_13533_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56171:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_164_fu_13543_p2' generates 2 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56171 | assign zext_ln886_159_fu_13549_p1 = add_ln886_164_fu_13543_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56173:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_17_fu_12117_p2' generates 2 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56173 | assign zext_ln886_15_fu_12123_p1 = add_ln886_17_fu_12117_p2;
[2024-02-29 20:34:44,417]       |                                  ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56175:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_165_fu_13553_p2' generates 2 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56175 | assign zext_ln886_160_fu_13559_p1 = add_ln886_165_fu_13553_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56177:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_166_fu_13563_p2' generates 3 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56177 | assign zext_ln886_161_fu_13569_p1 = add_ln886_166_fu_13563_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56179:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_167_fu_13573_p2' generates 2 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56179 | assign zext_ln886_162_fu_13579_p1 = add_ln886_167_fu_13573_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56181:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_168_fu_13583_p2' generates 2 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56181 | assign zext_ln886_163_fu_13589_p1 = add_ln886_168_fu_13583_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56183:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_169_fu_13593_p2' generates 3 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56183 | assign zext_ln886_164_fu_13599_p1 = add_ln886_169_fu_13593_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56185:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_170_fu_13603_p2' generates 4 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56185 | assign zext_ln886_165_fu_13609_p1 = add_ln886_170_fu_13603_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56187:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_171_fu_13613_p2' generates 5 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56187 | assign zext_ln886_166_fu_13619_p1 = add_ln886_171_fu_13613_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56189:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_172_fu_13623_p2' generates 2 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56189 | assign zext_ln886_167_fu_13629_p1 = add_ln886_172_fu_13623_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56191:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_173_fu_13633_p2' generates 2 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56191 | assign zext_ln886_168_fu_13639_p1 = add_ln886_173_fu_13633_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56193:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_174_fu_13643_p2' generates 3 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56193 | assign zext_ln886_169_fu_13649_p1 = add_ln886_174_fu_13643_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56195:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_18_fu_12127_p2' generates 2 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56195 | assign zext_ln886_16_fu_12133_p1 = add_ln886_18_fu_12127_p2;
[2024-02-29 20:34:44,417]       |                                  ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56197:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_175_fu_13653_p2' generates 2 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56197 | assign zext_ln886_170_fu_13659_p1 = add_ln886_175_fu_13653_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56199:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_176_fu_13663_p2' generates 2 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56199 | assign zext_ln886_171_fu_13669_p1 = add_ln886_176_fu_13663_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56201:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_177_fu_13673_p2' generates 3 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56201 | assign zext_ln886_172_fu_13679_p1 = add_ln886_177_fu_13673_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56203:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_178_fu_13683_p2' generates 4 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56203 | assign zext_ln886_173_fu_13689_p1 = add_ln886_178_fu_13683_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56205:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_179_fu_13693_p2' generates 2 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56205 | assign zext_ln886_174_fu_13699_p1 = add_ln886_179_fu_13693_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56207:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_180_fu_13703_p2' generates 2 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56207 | assign zext_ln886_175_fu_13709_p1 = add_ln886_180_fu_13703_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56209:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_181_fu_13713_p2' generates 3 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56209 | assign zext_ln886_176_fu_13719_p1 = add_ln886_181_fu_13713_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56211:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_182_fu_13723_p2' generates 2 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56211 | assign zext_ln886_177_fu_13729_p1 = add_ln886_182_fu_13723_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56213:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_183_fu_13733_p2' generates 2 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56213 | assign zext_ln886_178_fu_13739_p1 = add_ln886_183_fu_13733_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56215:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_184_fu_13743_p2' generates 3 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56215 | assign zext_ln886_179_fu_13749_p1 = add_ln886_184_fu_13743_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56217:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_19_fu_12137_p2' generates 3 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56217 | assign zext_ln886_17_fu_12143_p1 = add_ln886_19_fu_12137_p2;
[2024-02-29 20:34:44,417]       |                                  ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56219:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_185_fu_13753_p2' generates 4 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56219 | assign zext_ln886_180_fu_13759_p1 = add_ln886_185_fu_13753_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56221:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_186_fu_13763_p2' generates 5 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56221 | assign zext_ln886_181_fu_13769_p1 = add_ln886_186_fu_13763_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56223:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_187_reg_16676' generates 6 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56223 | assign zext_ln886_182_fu_14424_p1 = add_ln886_187_reg_16676;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56225:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_188_fu_14427_p2' generates 7 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56225 | assign zext_ln886_183_fu_14433_p1 = add_ln886_188_fu_14427_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56227:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_189_fu_13779_p2' generates 2 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56227 | assign zext_ln886_184_fu_13785_p1 = add_ln886_189_fu_13779_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56229:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_190_fu_13789_p2' generates 2 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,417] 56229 | assign zext_ln886_185_fu_13795_p1 = add_ln886_190_fu_13789_p2;
[2024-02-29 20:34:44,417]       |                                   ^
[2024-02-29 20:34:44,417] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56231:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_191_fu_13799_p2' generates 3 bits.
[2024-02-29 20:34:44,417]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56231 | assign zext_ln886_186_fu_13805_p1 = add_ln886_191_fu_13799_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56233:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_192_fu_13809_p2' generates 2 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56233 | assign zext_ln886_187_fu_13815_p1 = add_ln886_192_fu_13809_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56235:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_193_fu_13819_p2' generates 2 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56235 | assign zext_ln886_188_fu_13825_p1 = add_ln886_193_fu_13819_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56237:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_194_fu_13829_p2' generates 3 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56237 | assign zext_ln886_189_fu_13835_p1 = add_ln886_194_fu_13829_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56239:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_20_fu_12147_p2' generates 4 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56239 | assign zext_ln886_18_fu_12153_p1 = add_ln886_20_fu_12147_p2;
[2024-02-29 20:34:44,418]       |                                  ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56241:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_195_fu_13839_p2' generates 4 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56241 | assign zext_ln886_190_fu_13845_p1 = add_ln886_195_fu_13839_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56243:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_196_fu_13849_p2' generates 2 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56243 | assign zext_ln886_191_fu_13855_p1 = add_ln886_196_fu_13849_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56245:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_197_fu_13859_p2' generates 2 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56245 | assign zext_ln886_192_fu_13865_p1 = add_ln886_197_fu_13859_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56247:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_198_fu_13869_p2' generates 3 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56247 | assign zext_ln886_193_fu_13875_p1 = add_ln886_198_fu_13869_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56249:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_199_fu_13879_p2' generates 2 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56249 | assign zext_ln886_194_fu_13885_p1 = add_ln886_199_fu_13879_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56251:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_200_fu_13889_p2' generates 2 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56251 | assign zext_ln886_195_fu_13895_p1 = add_ln886_200_fu_13889_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56253:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_201_fu_13899_p2' generates 3 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56253 | assign zext_ln886_196_fu_13905_p1 = add_ln886_201_fu_13899_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56255:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_202_fu_13909_p2' generates 4 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56255 | assign zext_ln886_197_fu_13915_p1 = add_ln886_202_fu_13909_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56257:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_203_fu_13919_p2' generates 5 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56257 | assign zext_ln886_198_fu_13925_p1 = add_ln886_203_fu_13919_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56259:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_204_fu_13929_p2' generates 2 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56259 | assign zext_ln886_199_fu_13935_p1 = add_ln886_204_fu_13929_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56261:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_21_fu_12157_p2' generates 2 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56261 | assign zext_ln886_19_fu_12163_p1 = add_ln886_21_fu_12157_p2;
[2024-02-29 20:34:44,418]       |                                  ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56263:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_1_fu_11965_p2' generates 2 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56263 | assign zext_ln886_1_fu_11971_p1 = add_ln886_1_fu_11965_p2;
[2024-02-29 20:34:44,418]       |                                 ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56265:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_205_fu_13939_p2' generates 2 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56265 | assign zext_ln886_200_fu_13945_p1 = add_ln886_205_fu_13939_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56267:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_206_fu_13949_p2' generates 3 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56267 | assign zext_ln886_201_fu_13955_p1 = add_ln886_206_fu_13949_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56269:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_207_fu_13959_p2' generates 2 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56269 | assign zext_ln886_202_fu_13965_p1 = add_ln886_207_fu_13959_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56271:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_208_fu_13969_p2' generates 2 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56271 | assign zext_ln886_203_fu_13975_p1 = add_ln886_208_fu_13969_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56273:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_209_fu_13979_p2' generates 3 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56273 | assign zext_ln886_204_fu_13985_p1 = add_ln886_209_fu_13979_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56275:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_210_fu_13989_p2' generates 4 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56275 | assign zext_ln886_205_fu_13995_p1 = add_ln886_210_fu_13989_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56277:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_211_fu_13999_p2' generates 2 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56277 | assign zext_ln886_206_fu_14005_p1 = add_ln886_211_fu_13999_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56279:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_212_fu_14009_p2' generates 2 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56279 | assign zext_ln886_207_fu_14015_p1 = add_ln886_212_fu_14009_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56281:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_213_fu_14019_p2' generates 3 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56281 | assign zext_ln886_208_fu_14025_p1 = add_ln886_213_fu_14019_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56283:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_214_fu_14029_p2' generates 2 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56283 | assign zext_ln886_209_fu_14035_p1 = add_ln886_214_fu_14029_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56285:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_22_fu_12167_p2' generates 2 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56285 | assign zext_ln886_20_fu_12173_p1 = add_ln886_22_fu_12167_p2;
[2024-02-29 20:34:44,418]       |                                  ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56287:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_215_fu_14039_p2' generates 2 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56287 | assign zext_ln886_210_fu_14045_p1 = add_ln886_215_fu_14039_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56289:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_216_fu_14049_p2' generates 3 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56289 | assign zext_ln886_211_fu_14055_p1 = add_ln886_216_fu_14049_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56291:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_217_fu_14059_p2' generates 4 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56291 | assign zext_ln886_212_fu_14065_p1 = add_ln886_217_fu_14059_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,418] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56293:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_218_fu_14069_p2' generates 5 bits.
[2024-02-29 20:34:44,418]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,418] 56293 | assign zext_ln886_213_fu_14075_p1 = add_ln886_218_fu_14069_p2;
[2024-02-29 20:34:44,418]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56295:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_219_reg_16681' generates 6 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56295 | assign zext_ln886_214_fu_14437_p1 = add_ln886_219_reg_16681;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56297:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_220_fu_14085_p2' generates 2 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56297 | assign zext_ln886_215_fu_14091_p1 = add_ln886_220_fu_14085_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56299:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_221_fu_14095_p2' generates 2 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56299 | assign zext_ln886_216_fu_14101_p1 = add_ln886_221_fu_14095_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56301:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_222_fu_14105_p2' generates 3 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56301 | assign zext_ln886_217_fu_14111_p1 = add_ln886_222_fu_14105_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56303:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_223_fu_14115_p2' generates 2 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56303 | assign zext_ln886_218_fu_14121_p1 = add_ln886_223_fu_14115_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56305:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_224_fu_14125_p2' generates 2 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56305 | assign zext_ln886_219_fu_14131_p1 = add_ln886_224_fu_14125_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56307:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_23_fu_12177_p2' generates 3 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56307 | assign zext_ln886_21_fu_12183_p1 = add_ln886_23_fu_12177_p2;
[2024-02-29 20:34:44,419]       |                                  ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56309:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_225_fu_14135_p2' generates 3 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56309 | assign zext_ln886_220_fu_14141_p1 = add_ln886_225_fu_14135_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56311:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_226_fu_14145_p2' generates 4 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56311 | assign zext_ln886_221_fu_14151_p1 = add_ln886_226_fu_14145_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56313:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_227_fu_14155_p2' generates 2 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56313 | assign zext_ln886_222_fu_14161_p1 = add_ln886_227_fu_14155_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56315:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_228_fu_14165_p2' generates 2 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56315 | assign zext_ln886_223_fu_14171_p1 = add_ln886_228_fu_14165_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56317:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_229_fu_14175_p2' generates 3 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56317 | assign zext_ln886_224_fu_14181_p1 = add_ln886_229_fu_14175_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56319:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_230_fu_14185_p2' generates 2 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56319 | assign zext_ln886_225_fu_14191_p1 = add_ln886_230_fu_14185_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56321:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_231_fu_14195_p2' generates 2 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56321 | assign zext_ln886_226_fu_14201_p1 = add_ln886_231_fu_14195_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56323:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_232_fu_14205_p2' generates 3 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56323 | assign zext_ln886_227_fu_14211_p1 = add_ln886_232_fu_14205_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56325:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_233_fu_14215_p2' generates 4 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56325 | assign zext_ln886_228_fu_14221_p1 = add_ln886_233_fu_14215_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56327:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_234_fu_14225_p2' generates 5 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56327 | assign zext_ln886_229_fu_14231_p1 = add_ln886_234_fu_14225_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56329:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_24_fu_12187_p2' generates 2 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56329 | assign zext_ln886_22_fu_12193_p1 = add_ln886_24_fu_12187_p2;
[2024-02-29 20:34:44,419]       |                                  ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56331:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_235_fu_14235_p2' generates 2 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56331 | assign zext_ln886_230_fu_14241_p1 = add_ln886_235_fu_14235_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56333:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_236_fu_14245_p2' generates 2 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56333 | assign zext_ln886_231_fu_14251_p1 = add_ln886_236_fu_14245_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56335:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_237_fu_14255_p2' generates 3 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56335 | assign zext_ln886_232_fu_14261_p1 = add_ln886_237_fu_14255_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56337:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_238_fu_14265_p2' generates 2 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56337 | assign zext_ln886_233_fu_14271_p1 = add_ln886_238_fu_14265_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56339:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_239_fu_14275_p2' generates 2 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56339 | assign zext_ln886_234_fu_14281_p1 = add_ln886_239_fu_14275_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56341:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_240_fu_14285_p2' generates 3 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56341 | assign zext_ln886_235_fu_14291_p1 = add_ln886_240_fu_14285_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56343:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_241_fu_14295_p2' generates 4 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56343 | assign zext_ln886_236_fu_14301_p1 = add_ln886_241_fu_14295_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56345:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_242_fu_14305_p2' generates 2 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56345 | assign zext_ln886_237_fu_14311_p1 = add_ln886_242_fu_14305_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56347:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_243_fu_14315_p2' generates 2 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56347 | assign zext_ln886_238_fu_14321_p1 = add_ln886_243_fu_14315_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56349:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_244_fu_14325_p2' generates 3 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56349 | assign zext_ln886_239_fu_14331_p1 = add_ln886_244_fu_14325_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56351:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_25_fu_12197_p2' generates 2 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56351 | assign zext_ln886_23_fu_12203_p1 = add_ln886_25_fu_12197_p2;
[2024-02-29 20:34:44,419]       |                                  ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56353:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_245_fu_14335_p2' generates 2 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56353 | assign zext_ln886_240_fu_14341_p1 = add_ln886_245_fu_14335_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56355:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_246_fu_14345_p2' generates 2 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,419] 56355 | assign zext_ln886_241_fu_14351_p1 = add_ln886_246_fu_14345_p2;
[2024-02-29 20:34:44,419]       |                                   ^
[2024-02-29 20:34:44,419] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56357:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_247_fu_14355_p2' generates 3 bits.
[2024-02-29 20:34:44,419]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56357 | assign zext_ln886_242_fu_14361_p1 = add_ln886_247_fu_14355_p2;
[2024-02-29 20:34:44,420]       |                                   ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56359:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_248_fu_14365_p2' generates 4 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56359 | assign zext_ln886_243_fu_14371_p1 = add_ln886_248_fu_14365_p2;
[2024-02-29 20:34:44,420]       |                                   ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56361:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_249_fu_14375_p2' generates 5 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56361 | assign zext_ln886_244_fu_14381_p1 = add_ln886_249_fu_14375_p2;
[2024-02-29 20:34:44,420]       |                                   ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56363:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_250_reg_16686' generates 6 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56363 | assign zext_ln886_245_fu_14440_p1 = add_ln886_250_reg_16686;
[2024-02-29 20:34:44,420]       |                                   ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56365:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_251_fu_14443_p2' generates 7 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56365 | assign zext_ln886_246_fu_14449_p1 = add_ln886_251_fu_14443_p2;
[2024-02-29 20:34:44,420]       |                                   ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56367:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_26_fu_12207_p2' generates 3 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56367 | assign zext_ln886_24_fu_12213_p1 = add_ln886_26_fu_12207_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56369:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_27_fu_12217_p2' generates 4 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56369 | assign zext_ln886_25_fu_12223_p1 = add_ln886_27_fu_12217_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56371:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_29_fu_12233_p2' generates 5 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56371 | assign zext_ln886_26_fu_12239_p1 = add_ln886_29_fu_12233_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56373:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_30_fu_12243_p2' generates 2 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56373 | assign zext_ln886_27_fu_12249_p1 = add_ln886_30_fu_12243_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56375:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_31_fu_12253_p2' generates 2 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56375 | assign zext_ln886_28_fu_12259_p1 = add_ln886_31_fu_12253_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56377:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_32_fu_12263_p2' generates 3 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56377 | assign zext_ln886_29_fu_12269_p1 = add_ln886_32_fu_12263_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56379:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_2_fu_11975_p2' generates 2 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56379 | assign zext_ln886_2_fu_11981_p1 = add_ln886_2_fu_11975_p2;
[2024-02-29 20:34:44,420]       |                                 ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56381:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_33_fu_12273_p2' generates 2 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56381 | assign zext_ln886_30_fu_12279_p1 = add_ln886_33_fu_12273_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56383:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_34_fu_12283_p2' generates 2 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56383 | assign zext_ln886_31_fu_12289_p1 = add_ln886_34_fu_12283_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56385:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_35_fu_12293_p2' generates 3 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56385 | assign zext_ln886_32_fu_12299_p1 = add_ln886_35_fu_12293_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56387:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_36_fu_12303_p2' generates 4 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56387 | assign zext_ln886_33_fu_12309_p1 = add_ln886_36_fu_12303_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56389:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_37_fu_12313_p2' generates 2 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56389 | assign zext_ln886_34_fu_12319_p1 = add_ln886_37_fu_12313_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56391:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_38_fu_12323_p2' generates 2 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56391 | assign zext_ln886_35_fu_12329_p1 = add_ln886_38_fu_12323_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56393:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_39_fu_12333_p2' generates 3 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56393 | assign zext_ln886_36_fu_12339_p1 = add_ln886_39_fu_12333_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56395:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_40_fu_12343_p2' generates 2 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56395 | assign zext_ln886_37_fu_12349_p1 = add_ln886_40_fu_12343_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56397:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_41_fu_12353_p2' generates 2 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56397 | assign zext_ln886_38_fu_12359_p1 = add_ln886_41_fu_12353_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56399:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_42_fu_12363_p2' generates 3 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56399 | assign zext_ln886_39_fu_12369_p1 = add_ln886_42_fu_12363_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56401:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_3_fu_11985_p2' generates 2 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56401 | assign zext_ln886_3_fu_11991_p1 = add_ln886_3_fu_11985_p2;
[2024-02-29 20:34:44,420]       |                                 ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56403:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_43_fu_12373_p2' generates 4 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56403 | assign zext_ln886_40_fu_12379_p1 = add_ln886_43_fu_12373_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56405:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_44_fu_12383_p2' generates 5 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56405 | assign zext_ln886_41_fu_12389_p1 = add_ln886_44_fu_12383_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56407:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_45_fu_12393_p2' generates 2 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56407 | assign zext_ln886_42_fu_12399_p1 = add_ln886_45_fu_12393_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56409:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_46_fu_12403_p2' generates 2 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56409 | assign zext_ln886_43_fu_12409_p1 = add_ln886_46_fu_12403_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56411:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_47_fu_12413_p2' generates 3 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56411 | assign zext_ln886_44_fu_12419_p1 = add_ln886_47_fu_12413_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56413:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_48_fu_12423_p2' generates 2 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56413 | assign zext_ln886_45_fu_12429_p1 = add_ln886_48_fu_12423_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56415:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_49_fu_12433_p2' generates 2 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56415 | assign zext_ln886_46_fu_12439_p1 = add_ln886_49_fu_12433_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56417:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_50_fu_12443_p2' generates 3 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56417 | assign zext_ln886_47_fu_12449_p1 = add_ln886_50_fu_12443_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,420] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56419:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_51_fu_12453_p2' generates 4 bits.
[2024-02-29 20:34:44,420]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,420] 56419 | assign zext_ln886_48_fu_12459_p1 = add_ln886_51_fu_12453_p2;
[2024-02-29 20:34:44,420]       |                                  ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56421:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_52_fu_12463_p2' generates 2 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,421] 56421 | assign zext_ln886_49_fu_12469_p1 = add_ln886_52_fu_12463_p2;
[2024-02-29 20:34:44,421]       |                                  ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56423:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_5_fu_12001_p2' generates 3 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,421] 56423 | assign zext_ln886_4_fu_12007_p1 = add_ln886_5_fu_12001_p2;
[2024-02-29 20:34:44,421]       |                                 ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56425:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_53_fu_12473_p2' generates 2 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,421] 56425 | assign zext_ln886_50_fu_12479_p1 = add_ln886_53_fu_12473_p2;
[2024-02-29 20:34:44,421]       |                                  ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56427:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_54_fu_12483_p2' generates 3 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,421] 56427 | assign zext_ln886_51_fu_12489_p1 = add_ln886_54_fu_12483_p2;
[2024-02-29 20:34:44,421]       |                                  ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56429:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_55_fu_12493_p2' generates 2 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,421] 56429 | assign zext_ln886_52_fu_12499_p1 = add_ln886_55_fu_12493_p2;
[2024-02-29 20:34:44,421]       |                                  ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56431:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_56_fu_12503_p2' generates 2 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,421] 56431 | assign zext_ln886_53_fu_12509_p1 = add_ln886_56_fu_12503_p2;
[2024-02-29 20:34:44,421]       |                                  ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56433:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_57_fu_12513_p2' generates 3 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,421] 56433 | assign zext_ln886_54_fu_12519_p1 = add_ln886_57_fu_12513_p2;
[2024-02-29 20:34:44,421]       |                                  ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56435:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_58_fu_12523_p2' generates 4 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,421] 56435 | assign zext_ln886_55_fu_12529_p1 = add_ln886_58_fu_12523_p2;
[2024-02-29 20:34:44,421]       |                                  ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56437:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_59_fu_12533_p2' generates 5 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,421] 56437 | assign zext_ln886_56_fu_12539_p1 = add_ln886_59_fu_12533_p2;
[2024-02-29 20:34:44,421]       |                                  ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56439:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_61_reg_16656' generates 6 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,421] 56439 | assign zext_ln886_57_fu_14396_p1 = add_ln886_61_reg_16656;
[2024-02-29 20:34:44,421]       |                                  ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56441:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_62_fu_12555_p2' generates 2 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,421] 56441 | assign zext_ln886_58_fu_12561_p1 = add_ln886_62_fu_12555_p2;
[2024-02-29 20:34:44,421]       |                                  ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56443:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_63_fu_12565_p2' generates 2 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,421] 56443 | assign zext_ln886_59_fu_12571_p1 = add_ln886_63_fu_12565_p2;
[2024-02-29 20:34:44,421]       |                                  ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56445:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_6_fu_12011_p2' generates 2 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,421] 56445 | assign zext_ln886_5_fu_12017_p1 = add_ln886_6_fu_12011_p2;
[2024-02-29 20:34:44,421]       |                                 ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56447:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_64_fu_12575_p2' generates 3 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,421] 56447 | assign zext_ln886_60_fu_12581_p1 = add_ln886_64_fu_12575_p2;
[2024-02-29 20:34:44,421]       |                                  ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56449:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_65_fu_12585_p2' generates 2 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,421] 56449 | assign zext_ln886_61_fu_12591_p1 = add_ln886_65_fu_12585_p2;
[2024-02-29 20:34:44,421]       |                                  ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56451:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_66_fu_12595_p2' generates 2 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,421] 56451 | assign zext_ln886_62_fu_12601_p1 = add_ln886_66_fu_12595_p2;
[2024-02-29 20:34:44,421]       |                                  ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56453:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_67_fu_12605_p2' generates 3 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,421] 56453 | assign zext_ln886_63_fu_12611_p1 = add_ln886_67_fu_12605_p2;
[2024-02-29 20:34:44,421]       |                                  ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56455:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_68_fu_12615_p2' generates 4 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,421] 56455 | assign zext_ln886_64_fu_12621_p1 = add_ln886_68_fu_12615_p2;
[2024-02-29 20:34:44,421]       |                                  ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56457:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_69_fu_12625_p2' generates 2 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,421] 56457 | assign zext_ln886_65_fu_12631_p1 = add_ln886_69_fu_12625_p2;
[2024-02-29 20:34:44,421]       |                                  ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56459:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_70_fu_12635_p2' generates 2 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,421] 56459 | assign zext_ln886_66_fu_12641_p1 = add_ln886_70_fu_12635_p2;
[2024-02-29 20:34:44,421]       |                                  ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56461:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_71_fu_12645_p2' generates 3 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,421] 56461 | assign zext_ln886_67_fu_12651_p1 = add_ln886_71_fu_12645_p2;
[2024-02-29 20:34:44,421]       |                                  ^
[2024-02-29 20:34:44,421] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56463:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_72_fu_12655_p2' generates 2 bits.
[2024-02-29 20:34:44,421]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56463 | assign zext_ln886_68_fu_12661_p1 = add_ln886_72_fu_12655_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56465:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_73_fu_12665_p2' generates 2 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56465 | assign zext_ln886_69_fu_12671_p1 = add_ln886_73_fu_12665_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56467:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_7_fu_12021_p2' generates 2 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56467 | assign zext_ln886_6_fu_12027_p1 = add_ln886_7_fu_12021_p2;
[2024-02-29 20:34:44,422]       |                                 ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56469:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_74_fu_12675_p2' generates 3 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56469 | assign zext_ln886_70_fu_12681_p1 = add_ln886_74_fu_12675_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56471:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_75_fu_12685_p2' generates 4 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56471 | assign zext_ln886_71_fu_12691_p1 = add_ln886_75_fu_12685_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56473:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_76_fu_12695_p2' generates 5 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56473 | assign zext_ln886_72_fu_12701_p1 = add_ln886_76_fu_12695_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56475:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_77_fu_12705_p2' generates 2 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56475 | assign zext_ln886_73_fu_12711_p1 = add_ln886_77_fu_12705_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56477:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_78_fu_12715_p2' generates 2 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56477 | assign zext_ln886_74_fu_12721_p1 = add_ln886_78_fu_12715_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56479:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_79_fu_12725_p2' generates 3 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56479 | assign zext_ln886_75_fu_12731_p1 = add_ln886_79_fu_12725_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56481:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_80_fu_12735_p2' generates 2 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56481 | assign zext_ln886_76_fu_12741_p1 = add_ln886_80_fu_12735_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56483:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_81_fu_12745_p2' generates 2 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56483 | assign zext_ln886_77_fu_12751_p1 = add_ln886_81_fu_12745_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56485:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_82_fu_12755_p2' generates 3 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56485 | assign zext_ln886_78_fu_12761_p1 = add_ln886_82_fu_12755_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56487:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_83_fu_12765_p2' generates 4 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56487 | assign zext_ln886_79_fu_12771_p1 = add_ln886_83_fu_12765_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56489:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_8_fu_12031_p2' generates 3 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56489 | assign zext_ln886_7_fu_12037_p1 = add_ln886_8_fu_12031_p2;
[2024-02-29 20:34:44,422]       |                                 ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56491:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_84_fu_12775_p2' generates 2 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56491 | assign zext_ln886_80_fu_12781_p1 = add_ln886_84_fu_12775_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56493:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_85_fu_12785_p2' generates 2 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56493 | assign zext_ln886_81_fu_12791_p1 = add_ln886_85_fu_12785_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56495:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_86_fu_12795_p2' generates 3 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56495 | assign zext_ln886_82_fu_12801_p1 = add_ln886_86_fu_12795_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56497:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_87_fu_12805_p2' generates 2 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56497 | assign zext_ln886_83_fu_12811_p1 = add_ln886_87_fu_12805_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56499:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_88_fu_12815_p2' generates 2 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56499 | assign zext_ln886_84_fu_12821_p1 = add_ln886_88_fu_12815_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56501:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_89_fu_12825_p2' generates 3 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56501 | assign zext_ln886_85_fu_12831_p1 = add_ln886_89_fu_12825_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56503:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_90_fu_12835_p2' generates 4 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56503 | assign zext_ln886_86_fu_12841_p1 = add_ln886_90_fu_12835_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56505:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_91_fu_12845_p2' generates 5 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56505 | assign zext_ln886_87_fu_12851_p1 = add_ln886_91_fu_12845_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56507:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_92_reg_16661' generates 6 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56507 | assign zext_ln886_88_fu_14399_p1 = add_ln886_92_reg_16661;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56509:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_93_fu_12861_p2' generates 2 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56509 | assign zext_ln886_89_fu_12867_p1 = add_ln886_93_fu_12861_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56511:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_9_fu_12041_p2' generates 2 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56511 | assign zext_ln886_8_fu_12047_p1 = add_ln886_9_fu_12041_p2;
[2024-02-29 20:34:44,422]       |                                 ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56513:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_94_fu_12871_p2' generates 2 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56513 | assign zext_ln886_90_fu_12877_p1 = add_ln886_94_fu_12871_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56515:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_95_fu_12881_p2' generates 3 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56515 | assign zext_ln886_91_fu_12887_p1 = add_ln886_95_fu_12881_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56517:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_96_fu_12891_p2' generates 2 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56517 | assign zext_ln886_92_fu_12897_p1 = add_ln886_96_fu_12891_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56519:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_97_fu_12901_p2' generates 2 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56519 | assign zext_ln886_93_fu_12907_p1 = add_ln886_97_fu_12901_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56521:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_98_fu_12911_p2' generates 3 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56521 | assign zext_ln886_94_fu_12917_p1 = add_ln886_98_fu_12911_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56523:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_99_fu_12921_p2' generates 4 bits.
[2024-02-29 20:34:44,422]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,422] 56523 | assign zext_ln886_95_fu_12927_p1 = add_ln886_99_fu_12921_p2;
[2024-02-29 20:34:44,422]       |                                  ^
[2024-02-29 20:34:44,422] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56525:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_100_fu_12931_p2' generates 2 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,423] 56525 | assign zext_ln886_96_fu_12937_p1 = add_ln886_100_fu_12931_p2;
[2024-02-29 20:34:44,423]       |                                  ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56527:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_101_fu_12941_p2' generates 2 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,423] 56527 | assign zext_ln886_97_fu_12947_p1 = add_ln886_101_fu_12941_p2;
[2024-02-29 20:34:44,423]       |                                  ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56529:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_102_fu_12951_p2' generates 3 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,423] 56529 | assign zext_ln886_98_fu_12957_p1 = add_ln886_102_fu_12951_p2;
[2024-02-29 20:34:44,423]       |                                  ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56531:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_103_fu_12961_p2' generates 2 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,423] 56531 | assign zext_ln886_99_fu_12967_p1 = add_ln886_103_fu_12961_p2;
[2024-02-29 20:34:44,423]       |                                  ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56533:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_10_fu_12051_p2' generates 2 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,423] 56533 | assign zext_ln886_9_fu_12057_p1 = add_ln886_10_fu_12051_p2;
[2024-02-29 20:34:44,423]       |                                 ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56535:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_253_fu_11949_p2' generates 1 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,423] 56535 | assign zext_ln886_fu_11955_p1 = xor_ln1085_253_fu_11949_p2;
[2024-02-29 20:34:44,423]       |                               ^
[2024-02-29 20:34:44,423] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:34189:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,423]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2024-02-29 20:34:44,423] 34189 | #0 ap_CS_fsm = 1'd1;
[2024-02-29 20:34:44,423]       |  ^
[2024-02-29 20:34:44,423] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:34190:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,423]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2024-02-29 20:34:44,423] 34190 | #0 ap_done_reg = 1'b0;
[2024-02-29 20:34:44,423]       |  ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:34852:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2024-02-29 20:34:44,423] 34852 |             ap_NS_fsm = 'bx;
[2024-02-29 20:34:44,423]       |                       ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:34869:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2024-02-29 20:34:44,423] 34869 | assign buf_V_10_address0 = zext_ln156_cast_fu_554_p1;
[2024-02-29 20:34:44,423]       |                          ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:34873:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2024-02-29 20:34:44,423] 34873 | assign buf_V_11_address0 = zext_ln156_cast_fu_554_p1;
[2024-02-29 20:34:44,423]       |                          ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:34877:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2024-02-29 20:34:44,423] 34877 | assign buf_V_12_address0 = zext_ln156_cast_fu_554_p1;
[2024-02-29 20:34:44,423]       |                          ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:34881:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2024-02-29 20:34:44,423] 34881 | assign buf_V_13_address0 = zext_ln156_cast_fu_554_p1;
[2024-02-29 20:34:44,423]       |                          ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:34885:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2024-02-29 20:34:44,423] 34885 | assign buf_V_14_address0 = zext_ln156_cast_fu_554_p1;
[2024-02-29 20:34:44,423]       |                          ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:34889:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2024-02-29 20:34:44,423] 34889 | assign buf_V_15_address0 = zext_ln156_cast_fu_554_p1;
[2024-02-29 20:34:44,423]       |                          ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:34893:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2024-02-29 20:34:44,423] 34893 | assign buf_V_1_address0 = zext_ln156_cast_fu_554_p1;
[2024-02-29 20:34:44,423]       |                         ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:34897:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2024-02-29 20:34:44,423] 34897 | assign buf_V_2_address0 = zext_ln156_cast_fu_554_p1;
[2024-02-29 20:34:44,423]       |                         ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:34901:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2024-02-29 20:34:44,423] 34901 | assign buf_V_3_address0 = zext_ln156_cast_fu_554_p1;
[2024-02-29 20:34:44,423]       |                         ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:34905:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2024-02-29 20:34:44,423] 34905 | assign buf_V_4_address0 = zext_ln156_cast_fu_554_p1;
[2024-02-29 20:34:44,423]       |                         ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:34909:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2024-02-29 20:34:44,423] 34909 | assign buf_V_5_address0 = zext_ln156_cast_fu_554_p1;
[2024-02-29 20:34:44,423]       |                         ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:34913:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2024-02-29 20:34:44,423] 34913 | assign buf_V_6_address0 = zext_ln156_cast_fu_554_p1;
[2024-02-29 20:34:44,423]       |                         ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:34917:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2024-02-29 20:34:44,423] 34917 | assign buf_V_7_address0 = zext_ln156_cast_fu_554_p1;
[2024-02-29 20:34:44,423]       |                         ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:34921:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2024-02-29 20:34:44,423] 34921 | assign buf_V_8_address0 = zext_ln156_cast_fu_554_p1;
[2024-02-29 20:34:44,423]       |                         ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:34925:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2024-02-29 20:34:44,423] 34925 | assign buf_V_9_address0 = zext_ln156_cast_fu_554_p1;
[2024-02-29 20:34:44,423]       |                         ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:34929:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2024-02-29 20:34:44,423] 34929 | assign buf_V_address0 = zext_ln156_cast_fu_554_p1;
[2024-02-29 20:34:44,423]       |                       ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:35035:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156' generates 3 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2024-02-29 20:34:44,423] 35035 | assign zext_ln156_cast_fu_554_p1 = zext_ln156;
[2024-02-29 20:34:44,423]       |                                  ^
[2024-02-29 20:34:44,423] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28011:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,423]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,423] 28011 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-02-29 20:34:44,423]       |  ^
[2024-02-29 20:34:44,423] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28012:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,423]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,423] 28012 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-02-29 20:34:44,423]       |  ^
[2024-02-29 20:34:44,423] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28013:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,423]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,423] 28013 | #0 ap_done_reg = 1'b0;
[2024-02-29 20:34:44,423]       |  ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28417:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,423] 28417 |             ap_NS_iter0_fsm = 'bx;
[2024-02-29 20:34:44,423]       |                             ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28441:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,423]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,423] 28441 |             ap_NS_iter1_fsm = 'bx;
[2024-02-29 20:34:44,423]       |                             ^
[2024-02-29 20:34:44,423] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28472:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,424] 28472 | assign buf_V_10_address0 = outpix_cast_fu_329_p1;
[2024-02-29 20:34:44,424]       |                          ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28476:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,424] 28476 | assign buf_V_11_address0 = outpix_cast_fu_329_p1;
[2024-02-29 20:34:44,424]       |                          ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28480:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,424] 28480 | assign buf_V_12_address0 = outpix_cast_fu_329_p1;
[2024-02-29 20:34:44,424]       |                          ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28484:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,424] 28484 | assign buf_V_13_address0 = outpix_cast_fu_329_p1;
[2024-02-29 20:34:44,424]       |                          ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28488:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,424] 28488 | assign buf_V_14_address0 = outpix_cast_fu_329_p1;
[2024-02-29 20:34:44,424]       |                          ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28492:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,424] 28492 | assign buf_V_15_address0 = outpix_cast_fu_329_p1;
[2024-02-29 20:34:44,424]       |                          ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28496:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,424] 28496 | assign buf_V_1_address0 = outpix_cast_fu_329_p1;
[2024-02-29 20:34:44,424]       |                         ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28500:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,424] 28500 | assign buf_V_2_address0 = outpix_cast_fu_329_p1;
[2024-02-29 20:34:44,424]       |                         ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28504:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,424] 28504 | assign buf_V_3_address0 = outpix_cast_fu_329_p1;
[2024-02-29 20:34:44,424]       |                         ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28508:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,424] 28508 | assign buf_V_4_address0 = outpix_cast_fu_329_p1;
[2024-02-29 20:34:44,424]       |                         ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28512:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,424] 28512 | assign buf_V_5_address0 = outpix_cast_fu_329_p1;
[2024-02-29 20:34:44,424]       |                         ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28516:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,424] 28516 | assign buf_V_6_address0 = outpix_cast_fu_329_p1;
[2024-02-29 20:34:44,424]       |                         ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28520:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,424] 28520 | assign buf_V_7_address0 = outpix_cast_fu_329_p1;
[2024-02-29 20:34:44,424]       |                         ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28524:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,424] 28524 | assign buf_V_8_address0 = outpix_cast_fu_329_p1;
[2024-02-29 20:34:44,424]       |                         ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28528:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,424] 28528 | assign buf_V_9_address0 = outpix_cast_fu_329_p1;
[2024-02-29 20:34:44,424]       |                         ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28532:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,424] 28532 | assign buf_V_address0 = outpix_cast_fu_329_p1;
[2024-02-29 20:34:44,424]       |                       ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:28542:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_outpix_1' generates 3 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2024-02-29 20:34:44,424] 28542 | assign outpix_cast_fu_329_p1 = ap_sig_allocacmp_outpix_1;
[2024-02-29 20:34:44,424]       |                              ^
[2024-02-29 20:34:44,424] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:26976:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,424]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28.flow_control_loop_pipe_sequential_init_U
[2024-02-29 20:34:44,424] 26976 | #0 ap_loop_init_int = 1'b1;
[2024-02-29 20:34:44,424]       |  ^
[2024-02-29 20:34:44,424] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:26977:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,424]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28.flow_control_loop_pipe_sequential_init_U
[2024-02-29 20:34:44,424] 26977 | #0 ap_done_cache = 1'b0;
[2024-02-29 20:34:44,424]       |  ^
[2024-02-29 20:34:44,424] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:23459:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,424]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28.flow_control_loop_pipe_sequential_init_U
[2024-02-29 20:34:44,424] 23459 | #0 ap_loop_init_int = 1'b1;
[2024-02-29 20:34:44,424]       |  ^
[2024-02-29 20:34:44,424] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:23460:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,424]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28.flow_control_loop_pipe_sequential_init_U
[2024-02-29 20:34:44,424] 23460 | #0 ap_done_cache = 1'b0;
[2024-02-29 20:34:44,424]       |  ^
[2024-02-29 20:34:44,424] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:18065:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,424]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2024-02-29 20:34:44,424] 18065 | #0 ap_CS_fsm = 1'd1;
[2024-02-29 20:34:44,424]       |  ^
[2024-02-29 20:34:44,424] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:18066:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,424]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2024-02-29 20:34:44,424] 18066 | #0 ap_done_reg = 1'b0;
[2024-02-29 20:34:44,424]       |  ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:18424:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2024-02-29 20:34:44,424] 18424 |             ap_NS_fsm = 'bx;
[2024-02-29 20:34:44,424]       |                       ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:18439:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2024-02-29 20:34:44,424] 18439 | assign buf_V_10_address0 = i_cast_fu_308_p1;
[2024-02-29 20:34:44,424]       |                          ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:18443:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2024-02-29 20:34:44,424] 18443 | assign buf_V_11_address0 = i_cast_fu_308_p1;
[2024-02-29 20:34:44,424]       |                          ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:18447:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2024-02-29 20:34:44,424] 18447 | assign buf_V_12_address0 = i_cast_fu_308_p1;
[2024-02-29 20:34:44,424]       |                          ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:18451:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2024-02-29 20:34:44,424] 18451 | assign buf_V_13_address0 = i_cast_fu_308_p1;
[2024-02-29 20:34:44,424]       |                          ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:18455:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2024-02-29 20:34:44,424] 18455 | assign buf_V_14_address0 = i_cast_fu_308_p1;
[2024-02-29 20:34:44,424]       |                          ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:18459:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2024-02-29 20:34:44,424] 18459 | assign buf_V_15_address0 = i_cast_fu_308_p1;
[2024-02-29 20:34:44,424]       |                          ^
[2024-02-29 20:34:44,424] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:18463:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2024-02-29 20:34:44,424]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2024-02-29 20:34:44,424] 18463 | assign buf_V_1_address0 = i_cast_fu_308_p1;
[2024-02-29 20:34:44,424]       |                         ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:18467:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2024-02-29 20:34:44,425] 18467 | assign buf_V_2_address0 = i_cast_fu_308_p1;
[2024-02-29 20:34:44,425]       |                         ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:18471:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2024-02-29 20:34:44,425] 18471 | assign buf_V_3_address0 = i_cast_fu_308_p1;
[2024-02-29 20:34:44,425]       |                         ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:18475:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2024-02-29 20:34:44,425] 18475 | assign buf_V_4_address0 = i_cast_fu_308_p1;
[2024-02-29 20:34:44,425]       |                         ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:18479:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2024-02-29 20:34:44,425] 18479 | assign buf_V_5_address0 = i_cast_fu_308_p1;
[2024-02-29 20:34:44,425]       |                         ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:18483:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2024-02-29 20:34:44,425] 18483 | assign buf_V_6_address0 = i_cast_fu_308_p1;
[2024-02-29 20:34:44,425]       |                         ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:18487:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2024-02-29 20:34:44,425] 18487 | assign buf_V_7_address0 = i_cast_fu_308_p1;
[2024-02-29 20:34:44,425]       |                         ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:18491:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2024-02-29 20:34:44,425] 18491 | assign buf_V_8_address0 = i_cast_fu_308_p1;
[2024-02-29 20:34:44,425]       |                         ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:18495:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2024-02-29 20:34:44,425] 18495 | assign buf_V_9_address0 = i_cast_fu_308_p1;
[2024-02-29 20:34:44,425]       |                         ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:18499:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2024-02-29 20:34:44,425] 18499 | assign buf_V_address0 = i_cast_fu_308_p1;
[2024-02-29 20:34:44,425]       |                       ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:18503:25: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_i_1' generates 3 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2024-02-29 20:34:44,425] 18503 | assign i_cast_fu_308_p1 = ap_sig_allocacmp_i_1;
[2024-02-29 20:34:44,425]       |                         ^
[2024-02-29 20:34:44,425] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:5420:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,425]  5420 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-02-29 20:34:44,425]       |  ^
[2024-02-29 20:34:44,425] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:5421:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,425]  5421 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-02-29 20:34:44,425]       |  ^
[2024-02-29 20:34:44,425] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:5422:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,425]  5422 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-02-29 20:34:44,425]       |  ^
[2024-02-29 20:34:44,425] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:5423:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,425]  5423 | #0 ap_done_reg = 1'b0;
[2024-02-29 20:34:44,425]       |  ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:11090:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,425] 11090 |             ap_NS_iter0_fsm = 'bx;
[2024-02-29 20:34:44,425]       |                             ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:11114:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,425] 11114 |             ap_NS_iter1_fsm = 'bx;
[2024-02-29 20:34:44,425]       |                             ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:11138:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,425] 11138 |             ap_NS_iter2_fsm = 'bx;
[2024-02-29 20:34:44,425]       |                             ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:11709:47: Unsized constant being X/Z extended to 120 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,425] 11709 | assign ap_phi_reg_pp0_iter0_inElem_reg_4070 = 'bx;
[2024-02-29 20:34:44,425]       |                                               ^~~
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12243:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_1_load_reg_12822' generates 32 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,425] 12243 | assign idxprom2_i_fu_5000_p1 = nf_1_load_reg_12822;
[2024-02-29 20:34:44,425]       |                              ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12253:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,425] 12253 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,425]       |                                ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12255:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,425] 12255 | assign p_ZL7threshs_100_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,425]       |                                  ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12257:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,425] 12257 | assign p_ZL7threshs_101_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,425]       |                                  ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12259:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,425] 12259 | assign p_ZL7threshs_102_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,425]       |                                  ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12261:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,425] 12261 | assign p_ZL7threshs_103_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,425]       |                                  ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12263:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,425] 12263 | assign p_ZL7threshs_104_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,425]       |                                  ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12265:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,425] 12265 | assign p_ZL7threshs_105_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,425]       |                                  ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12267:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,425] 12267 | assign p_ZL7threshs_106_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,425]       |                                  ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12269:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,425] 12269 | assign p_ZL7threshs_107_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,425]       |                                  ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12271:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,425]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,425] 12271 | assign p_ZL7threshs_108_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,425]       |                                  ^
[2024-02-29 20:34:44,425] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12273:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12273 | assign p_ZL7threshs_109_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12275:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12275 | assign p_ZL7threshs_10_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                 ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12277:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12277 | assign p_ZL7threshs_110_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12279:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12279 | assign p_ZL7threshs_111_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12281:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12281 | assign p_ZL7threshs_112_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12283:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12283 | assign p_ZL7threshs_113_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12285:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12285 | assign p_ZL7threshs_114_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12287:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12287 | assign p_ZL7threshs_115_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12289:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12289 | assign p_ZL7threshs_116_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12291:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12291 | assign p_ZL7threshs_117_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12293:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12293 | assign p_ZL7threshs_118_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12295:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12295 | assign p_ZL7threshs_119_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12297:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12297 | assign p_ZL7threshs_11_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                 ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12299:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12299 | assign p_ZL7threshs_120_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12301:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12301 | assign p_ZL7threshs_121_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12303:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12303 | assign p_ZL7threshs_122_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12305:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12305 | assign p_ZL7threshs_123_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12307:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12307 | assign p_ZL7threshs_124_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12309:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12309 | assign p_ZL7threshs_125_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12311:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12311 | assign p_ZL7threshs_126_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12313:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12313 | assign p_ZL7threshs_127_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12315:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12315 | assign p_ZL7threshs_128_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12317:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12317 | assign p_ZL7threshs_129_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12319:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12319 | assign p_ZL7threshs_12_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                 ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12321:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12321 | assign p_ZL7threshs_130_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12323:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12323 | assign p_ZL7threshs_131_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12325:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12325 | assign p_ZL7threshs_132_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12327:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12327 | assign p_ZL7threshs_133_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12329:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12329 | assign p_ZL7threshs_134_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12331:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12331 | assign p_ZL7threshs_135_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12333:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,426] 12333 | assign p_ZL7threshs_136_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,426]       |                                  ^
[2024-02-29 20:34:44,426] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12335:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,426]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12335 | assign p_ZL7threshs_137_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12337:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12337 | assign p_ZL7threshs_138_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12339:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12339 | assign p_ZL7threshs_139_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12341:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12341 | assign p_ZL7threshs_13_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                 ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12343:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12343 | assign p_ZL7threshs_140_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12345:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12345 | assign p_ZL7threshs_141_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12347:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12347 | assign p_ZL7threshs_142_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12349:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12349 | assign p_ZL7threshs_143_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12351:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12351 | assign p_ZL7threshs_144_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12353:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12353 | assign p_ZL7threshs_145_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12355:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12355 | assign p_ZL7threshs_146_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12357:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12357 | assign p_ZL7threshs_147_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12359:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12359 | assign p_ZL7threshs_148_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12361:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12361 | assign p_ZL7threshs_149_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12363:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12363 | assign p_ZL7threshs_14_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                 ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12365:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12365 | assign p_ZL7threshs_150_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12367:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12367 | assign p_ZL7threshs_151_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12369:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12369 | assign p_ZL7threshs_152_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12371:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12371 | assign p_ZL7threshs_153_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12373:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12373 | assign p_ZL7threshs_154_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12375:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12375 | assign p_ZL7threshs_155_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12377:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12377 | assign p_ZL7threshs_156_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12379:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12379 | assign p_ZL7threshs_157_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12381:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12381 | assign p_ZL7threshs_158_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12383:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12383 | assign p_ZL7threshs_159_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12385:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12385 | assign p_ZL7threshs_15_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                 ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12387:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12387 | assign p_ZL7threshs_160_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12389:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12389 | assign p_ZL7threshs_161_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12391:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12391 | assign p_ZL7threshs_162_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12393:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12393 | assign p_ZL7threshs_163_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12395:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12395 | assign p_ZL7threshs_164_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12397:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,427] 12397 | assign p_ZL7threshs_165_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,427]       |                                  ^
[2024-02-29 20:34:44,427] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12399:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,427]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12399 | assign p_ZL7threshs_166_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12401:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12401 | assign p_ZL7threshs_167_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12403:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12403 | assign p_ZL7threshs_168_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12405:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12405 | assign p_ZL7threshs_169_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12407:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12407 | assign p_ZL7threshs_16_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                 ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12409:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12409 | assign p_ZL7threshs_170_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12411:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12411 | assign p_ZL7threshs_171_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12413:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12413 | assign p_ZL7threshs_172_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12415:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12415 | assign p_ZL7threshs_173_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12417:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12417 | assign p_ZL7threshs_174_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12419:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12419 | assign p_ZL7threshs_175_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12421:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12421 | assign p_ZL7threshs_176_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12423:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12423 | assign p_ZL7threshs_177_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12425:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12425 | assign p_ZL7threshs_178_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12427:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12427 | assign p_ZL7threshs_179_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12429:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12429 | assign p_ZL7threshs_17_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                 ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12431:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12431 | assign p_ZL7threshs_180_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12433:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12433 | assign p_ZL7threshs_181_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12435:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12435 | assign p_ZL7threshs_182_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12437:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12437 | assign p_ZL7threshs_183_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12439:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12439 | assign p_ZL7threshs_184_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12441:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12441 | assign p_ZL7threshs_185_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12443:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12443 | assign p_ZL7threshs_186_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12445:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12445 | assign p_ZL7threshs_187_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12447:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12447 | assign p_ZL7threshs_188_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12449:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12449 | assign p_ZL7threshs_189_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12451:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12451 | assign p_ZL7threshs_18_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                 ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12453:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12453 | assign p_ZL7threshs_190_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12455:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12455 | assign p_ZL7threshs_191_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12457:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,428]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,428] 12457 | assign p_ZL7threshs_192_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,428]       |                                  ^
[2024-02-29 20:34:44,428] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12459:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12459 | assign p_ZL7threshs_193_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12461:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12461 | assign p_ZL7threshs_194_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12463:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12463 | assign p_ZL7threshs_195_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12465:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12465 | assign p_ZL7threshs_196_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12467:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12467 | assign p_ZL7threshs_197_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12469:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12469 | assign p_ZL7threshs_198_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12471:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12471 | assign p_ZL7threshs_199_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12473:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12473 | assign p_ZL7threshs_19_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                 ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12475:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12475 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12477:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12477 | assign p_ZL7threshs_200_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12479:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12479 | assign p_ZL7threshs_201_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12481:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12481 | assign p_ZL7threshs_202_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12483:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12483 | assign p_ZL7threshs_203_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12485:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12485 | assign p_ZL7threshs_204_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12487:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12487 | assign p_ZL7threshs_205_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12489:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12489 | assign p_ZL7threshs_206_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12491:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12491 | assign p_ZL7threshs_207_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12493:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12493 | assign p_ZL7threshs_208_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12495:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12495 | assign p_ZL7threshs_209_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12497:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12497 | assign p_ZL7threshs_20_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                 ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12499:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12499 | assign p_ZL7threshs_210_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12501:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12501 | assign p_ZL7threshs_211_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12503:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12503 | assign p_ZL7threshs_212_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12505:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12505 | assign p_ZL7threshs_213_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12507:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12507 | assign p_ZL7threshs_214_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12509:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12509 | assign p_ZL7threshs_215_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12511:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12511 | assign p_ZL7threshs_216_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12513:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12513 | assign p_ZL7threshs_217_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12515:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12515 | assign p_ZL7threshs_218_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12517:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12517 | assign p_ZL7threshs_219_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                  ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12519:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12519 | assign p_ZL7threshs_21_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,429]       |                                 ^
[2024-02-29 20:34:44,429] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12521:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,429]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,429] 12521 | assign p_ZL7threshs_220_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12523:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12523 | assign p_ZL7threshs_221_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12525:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12525 | assign p_ZL7threshs_222_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12527:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12527 | assign p_ZL7threshs_223_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12529:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12529 | assign p_ZL7threshs_224_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12531:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12531 | assign p_ZL7threshs_225_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12533:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12533 | assign p_ZL7threshs_226_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12535:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12535 | assign p_ZL7threshs_227_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12537:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12537 | assign p_ZL7threshs_228_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12539:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12539 | assign p_ZL7threshs_229_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12541:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12541 | assign p_ZL7threshs_22_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                 ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12543:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12543 | assign p_ZL7threshs_230_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12545:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12545 | assign p_ZL7threshs_231_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12547:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12547 | assign p_ZL7threshs_232_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12549:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12549 | assign p_ZL7threshs_233_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12551:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12551 | assign p_ZL7threshs_234_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12553:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12553 | assign p_ZL7threshs_235_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12555:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12555 | assign p_ZL7threshs_236_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12557:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12557 | assign p_ZL7threshs_237_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12559:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12559 | assign p_ZL7threshs_238_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12561:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12561 | assign p_ZL7threshs_239_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12563:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12563 | assign p_ZL7threshs_23_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                 ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12565:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12565 | assign p_ZL7threshs_240_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12567:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12567 | assign p_ZL7threshs_241_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12569:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12569 | assign p_ZL7threshs_242_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12571:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12571 | assign p_ZL7threshs_243_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12573:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12573 | assign p_ZL7threshs_244_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12575:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12575 | assign p_ZL7threshs_245_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12577:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12577 | assign p_ZL7threshs_246_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12579:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12579 | assign p_ZL7threshs_247_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12581:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12581 | assign p_ZL7threshs_248_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12583:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,430] 12583 | assign p_ZL7threshs_249_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,430]       |                                  ^
[2024-02-29 20:34:44,430] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12585:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,430]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12585 | assign p_ZL7threshs_24_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                 ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12587:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12587 | assign p_ZL7threshs_250_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                  ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12589:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12589 | assign p_ZL7threshs_251_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                  ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12591:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12591 | assign p_ZL7threshs_252_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                  ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12593:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12593 | assign p_ZL7threshs_253_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                  ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12595:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12595 | assign p_ZL7threshs_254_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                  ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12597:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12597 | assign p_ZL7threshs_25_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                 ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12599:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12599 | assign p_ZL7threshs_26_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                 ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12601:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12601 | assign p_ZL7threshs_27_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                 ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12603:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12603 | assign p_ZL7threshs_28_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                 ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12605:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12605 | assign p_ZL7threshs_29_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                 ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12607:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12607 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12609:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12609 | assign p_ZL7threshs_30_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                 ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12611:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12611 | assign p_ZL7threshs_31_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                 ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12613:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12613 | assign p_ZL7threshs_32_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                 ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12615:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12615 | assign p_ZL7threshs_33_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                 ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12617:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12617 | assign p_ZL7threshs_34_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                 ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12619:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12619 | assign p_ZL7threshs_35_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                 ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12621:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12621 | assign p_ZL7threshs_36_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                 ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12623:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12623 | assign p_ZL7threshs_37_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                 ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12625:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12625 | assign p_ZL7threshs_38_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                 ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12627:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12627 | assign p_ZL7threshs_39_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                 ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12629:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12629 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12631:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12631 | assign p_ZL7threshs_40_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,431]       |                                 ^
[2024-02-29 20:34:44,431] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12633:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,431]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,431] 12633 | assign p_ZL7threshs_41_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,433]       |                                 ^
[2024-02-29 20:34:44,433] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12635:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,433]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,433] 12635 | assign p_ZL7threshs_42_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,433]       |                                 ^
[2024-02-29 20:34:44,433] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12637:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,433]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,433] 12637 | assign p_ZL7threshs_43_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,433]       |                                 ^
[2024-02-29 20:34:44,433] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12639:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,433]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,433] 12639 | assign p_ZL7threshs_44_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,433]       |                                 ^
[2024-02-29 20:34:44,433] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12641:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,433]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,433] 12641 | assign p_ZL7threshs_45_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,433]       |                                 ^
[2024-02-29 20:34:44,433] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12643:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,433]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,433] 12643 | assign p_ZL7threshs_46_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,433]       |                                 ^
[2024-02-29 20:34:44,433] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12645:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,433]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,433] 12645 | assign p_ZL7threshs_47_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,433]       |                                 ^
[2024-02-29 20:34:44,433] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12647:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12647 | assign p_ZL7threshs_48_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12649:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12649 | assign p_ZL7threshs_49_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12651:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12651 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12653:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12653 | assign p_ZL7threshs_50_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12655:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12655 | assign p_ZL7threshs_51_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12657:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12657 | assign p_ZL7threshs_52_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12659:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12659 | assign p_ZL7threshs_53_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12661:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12661 | assign p_ZL7threshs_54_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12663:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12663 | assign p_ZL7threshs_55_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12665:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12665 | assign p_ZL7threshs_56_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12667:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12667 | assign p_ZL7threshs_57_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12669:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12669 | assign p_ZL7threshs_58_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12671:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12671 | assign p_ZL7threshs_59_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12673:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12673 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12675:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12675 | assign p_ZL7threshs_60_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12677:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12677 | assign p_ZL7threshs_61_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12679:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12679 | assign p_ZL7threshs_62_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12681:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12681 | assign p_ZL7threshs_63_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12683:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12683 | assign p_ZL7threshs_64_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12685:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12685 | assign p_ZL7threshs_65_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12687:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12687 | assign p_ZL7threshs_66_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12689:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12689 | assign p_ZL7threshs_67_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12691:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12691 | assign p_ZL7threshs_68_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12693:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12693 | assign p_ZL7threshs_69_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12695:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12695 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12697:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12697 | assign p_ZL7threshs_70_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12699:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12699 | assign p_ZL7threshs_71_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12701:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12701 | assign p_ZL7threshs_72_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12703:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12703 | assign p_ZL7threshs_73_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12705:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12705 | assign p_ZL7threshs_74_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12707:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,434] 12707 | assign p_ZL7threshs_75_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,434]       |                                 ^
[2024-02-29 20:34:44,434] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12709:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,434]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12709 | assign p_ZL7threshs_76_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12711:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12711 | assign p_ZL7threshs_77_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12713:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12713 | assign p_ZL7threshs_78_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12715:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12715 | assign p_ZL7threshs_79_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12717:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12717 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12719:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12719 | assign p_ZL7threshs_80_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12721:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12721 | assign p_ZL7threshs_81_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12723:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12723 | assign p_ZL7threshs_82_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12725:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12725 | assign p_ZL7threshs_83_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12727:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12727 | assign p_ZL7threshs_84_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12729:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12729 | assign p_ZL7threshs_85_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12731:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12731 | assign p_ZL7threshs_86_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12733:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12733 | assign p_ZL7threshs_87_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12735:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12735 | assign p_ZL7threshs_88_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12737:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12737 | assign p_ZL7threshs_89_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12739:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12739 | assign p_ZL7threshs_8_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12741:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12741 | assign p_ZL7threshs_90_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12743:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12743 | assign p_ZL7threshs_91_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12745:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12745 | assign p_ZL7threshs_92_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12747:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12747 | assign p_ZL7threshs_93_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12749:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12749 | assign p_ZL7threshs_94_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12751:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12751 | assign p_ZL7threshs_95_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12753:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12753 | assign p_ZL7threshs_96_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12755:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12755 | assign p_ZL7threshs_97_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12757:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12757 | assign p_ZL7threshs_98_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12759:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12759 | assign p_ZL7threshs_99_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                 ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12761:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5000_p1' generates 64 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12761 | assign p_ZL7threshs_9_address0 = idxprom2_i_fu_5000_p1;
[2024-02-29 20:34:44,435]       |                                ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12795:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_10_fu_4748_p00' generates 16 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12795 | assign ret_V_10_fu_4748_p0 = ret_V_10_fu_4748_p00;
[2024-02-29 20:34:44,435]       |                            ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12797:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_10_fu_4731_p4' generates 8 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12797 | assign ret_V_10_fu_4748_p00 = r_V_10_fu_4731_p4;
[2024-02-29 20:34:44,435]       |                             ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12799:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_11_fu_4775_p00' generates 16 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12799 | assign ret_V_11_fu_4775_p0 = ret_V_11_fu_4775_p00;
[2024-02-29 20:34:44,435]       |                            ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12801:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_11_fu_4758_p4' generates 8 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12801 | assign ret_V_11_fu_4775_p00 = r_V_11_fu_4758_p4;
[2024-02-29 20:34:44,435]       |                             ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12803:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_12_fu_4802_p00' generates 16 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12803 | assign ret_V_12_fu_4802_p0 = ret_V_12_fu_4802_p00;
[2024-02-29 20:34:44,435]       |                            ^
[2024-02-29 20:34:44,435] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12805:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_12_fu_4785_p4' generates 8 bits.
[2024-02-29 20:34:44,435]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,435] 12805 | assign ret_V_12_fu_4802_p00 = r_V_12_fu_4785_p4;
[2024-02-29 20:34:44,435]       |                             ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12807:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_13_fu_4829_p00' generates 16 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12807 | assign ret_V_13_fu_4829_p0 = ret_V_13_fu_4829_p00;
[2024-02-29 20:34:44,436]       |                            ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12809:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_13_fu_4812_p4' generates 8 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12809 | assign ret_V_13_fu_4829_p00 = r_V_13_fu_4812_p4;
[2024-02-29 20:34:44,436]       |                             ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12811:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_14_fu_4856_p00' generates 16 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12811 | assign ret_V_14_fu_4856_p0 = ret_V_14_fu_4856_p00;
[2024-02-29 20:34:44,436]       |                            ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12813:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_14_fu_4839_p4' generates 8 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12813 | assign ret_V_14_fu_4856_p00 = r_V_14_fu_4839_p4;
[2024-02-29 20:34:44,436]       |                             ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12815:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_1_fu_4505_p00' generates 16 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12815 | assign ret_V_1_fu_4505_p0 = ret_V_1_fu_4505_p00;
[2024-02-29 20:34:44,436]       |                           ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12817:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_1_fu_4488_p4' generates 8 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12817 | assign ret_V_1_fu_4505_p00 = r_V_1_fu_4488_p4;
[2024-02-29 20:34:44,436]       |                            ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12819:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_2_fu_4532_p00' generates 16 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12819 | assign ret_V_2_fu_4532_p0 = ret_V_2_fu_4532_p00;
[2024-02-29 20:34:44,436]       |                           ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12821:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_2_fu_4515_p4' generates 8 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12821 | assign ret_V_2_fu_4532_p00 = r_V_2_fu_4515_p4;
[2024-02-29 20:34:44,436]       |                            ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12823:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_3_fu_4559_p00' generates 16 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12823 | assign ret_V_3_fu_4559_p0 = ret_V_3_fu_4559_p00;
[2024-02-29 20:34:44,436]       |                           ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12825:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_3_fu_4542_p4' generates 8 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12825 | assign ret_V_3_fu_4559_p00 = r_V_3_fu_4542_p4;
[2024-02-29 20:34:44,436]       |                            ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12827:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_4_fu_4586_p00' generates 16 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12827 | assign ret_V_4_fu_4586_p0 = ret_V_4_fu_4586_p00;
[2024-02-29 20:34:44,436]       |                           ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12829:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_4_fu_4569_p4' generates 8 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12829 | assign ret_V_4_fu_4586_p00 = r_V_4_fu_4569_p4;
[2024-02-29 20:34:44,436]       |                            ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12831:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_5_fu_4613_p00' generates 16 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12831 | assign ret_V_5_fu_4613_p0 = ret_V_5_fu_4613_p00;
[2024-02-29 20:34:44,436]       |                           ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12833:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_5_fu_4596_p4' generates 8 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12833 | assign ret_V_5_fu_4613_p00 = r_V_5_fu_4596_p4;
[2024-02-29 20:34:44,436]       |                            ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12835:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_6_fu_4640_p00' generates 16 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12835 | assign ret_V_6_fu_4640_p0 = ret_V_6_fu_4640_p00;
[2024-02-29 20:34:44,436]       |                           ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12837:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_6_fu_4623_p4' generates 8 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12837 | assign ret_V_6_fu_4640_p00 = r_V_6_fu_4623_p4;
[2024-02-29 20:34:44,436]       |                            ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12839:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_7_fu_4667_p00' generates 16 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12839 | assign ret_V_7_fu_4667_p0 = ret_V_7_fu_4667_p00;
[2024-02-29 20:34:44,436]       |                           ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12841:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_7_fu_4650_p4' generates 8 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12841 | assign ret_V_7_fu_4667_p00 = r_V_7_fu_4650_p4;
[2024-02-29 20:34:44,436]       |                            ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12843:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_8_fu_4694_p00' generates 16 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12843 | assign ret_V_8_fu_4694_p0 = ret_V_8_fu_4694_p00;
[2024-02-29 20:34:44,436]       |                           ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12845:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_8_fu_4677_p4' generates 8 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12845 | assign ret_V_8_fu_4694_p00 = r_V_8_fu_4677_p4;
[2024-02-29 20:34:44,436]       |                            ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12847:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_9_fu_4721_p00' generates 16 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12847 | assign ret_V_9_fu_4721_p0 = ret_V_9_fu_4721_p00;
[2024-02-29 20:34:44,436]       |                           ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12849:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_9_fu_4704_p4' generates 8 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12849 | assign ret_V_9_fu_4721_p00 = r_V_9_fu_4704_p4;
[2024-02-29 20:34:44,436]       |                            ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12851:25: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_4478_p00' generates 16 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12851 | assign ret_V_fu_4478_p0 = ret_V_fu_4478_p00;
[2024-02-29 20:34:44,436]       |                         ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12853:26: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_fu_4467_p1' generates 8 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12853 | assign ret_V_fu_4478_p00 = r_V_fu_4467_p1;
[2024-02-29 20:34:44,436]       |                          ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12857:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12857 | assign sext_ln1085_10_fu_5453_p1 = $signed(p_ZL7threshs_10_q0);
[2024-02-29 20:34:44,436]       |                                  ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12859:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12859 | assign sext_ln1085_11_fu_5472_p1 = $signed(p_ZL7threshs_11_q0);
[2024-02-29 20:34:44,436]       |                                  ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12861:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12861 | assign sext_ln1085_12_fu_5491_p1 = $signed(p_ZL7threshs_12_q0);
[2024-02-29 20:34:44,436]       |                                  ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12863:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12863 | assign sext_ln1085_13_fu_5510_p1 = $signed(p_ZL7threshs_13_q0);
[2024-02-29 20:34:44,436]       |                                  ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12865:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12865 | assign sext_ln1085_14_fu_5529_p1 = $signed(p_ZL7threshs_14_q0);
[2024-02-29 20:34:44,436]       |                                  ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12867:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12867 | assign sext_ln1085_15_fu_5548_p1 = $signed(p_ZL7threshs_15_q0);
[2024-02-29 20:34:44,436]       |                                  ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12869:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12869 | assign sext_ln1085_16_fu_5567_p1 = $signed(p_ZL7threshs_16_q0);
[2024-02-29 20:34:44,436]       |                                  ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12871:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12871 | assign sext_ln1085_17_fu_5586_p1 = $signed(p_ZL7threshs_17_q0);
[2024-02-29 20:34:44,436]       |                                  ^
[2024-02-29 20:34:44,436] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12873:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,436]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,436] 12873 | assign sext_ln1085_18_fu_5605_p1 = $signed(p_ZL7threshs_18_q0);
[2024-02-29 20:34:44,437]       |                                  ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12875:33: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12875 | assign sext_ln1085_1_fu_5282_p1 = $signed(p_ZL7threshs_1_q0);
[2024-02-29 20:34:44,437]       |                                 ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12877:33: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12877 | assign sext_ln1085_2_fu_5301_p1 = $signed(p_ZL7threshs_2_q0);
[2024-02-29 20:34:44,437]       |                                 ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12879:33: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12879 | assign sext_ln1085_3_fu_5320_p1 = $signed(p_ZL7threshs_3_q0);
[2024-02-29 20:34:44,437]       |                                 ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12881:33: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12881 | assign sext_ln1085_4_fu_5339_p1 = $signed(p_ZL7threshs_4_q0);
[2024-02-29 20:34:44,437]       |                                 ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12883:33: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12883 | assign sext_ln1085_5_fu_5358_p1 = $signed(p_ZL7threshs_5_q0);
[2024-02-29 20:34:44,437]       |                                 ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12885:33: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12885 | assign sext_ln1085_6_fu_5377_p1 = $signed(p_ZL7threshs_6_q0);
[2024-02-29 20:34:44,437]       |                                 ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12887:33: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12887 | assign sext_ln1085_7_fu_5396_p1 = $signed(p_ZL7threshs_7_q0);
[2024-02-29 20:34:44,437]       |                                 ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12889:33: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12889 | assign sext_ln1085_8_fu_5415_p1 = $signed(p_ZL7threshs_8_q0);
[2024-02-29 20:34:44,437]       |                                 ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12891:33: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12891 | assign sext_ln1085_9_fu_5434_p1 = $signed(p_ZL7threshs_9_q0);
[2024-02-29 20:34:44,437]       |                                 ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12893:31: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12893 | assign sext_ln1085_fu_5263_p1 = $signed(p_ZL7threshs_0_q0);
[2024-02-29 20:34:44,437]       |                               ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12895:33: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_10_fu_4748_p2' generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12895 | assign sext_ln674_10_fu_4754_p1 = ret_V_10_fu_4748_p2;
[2024-02-29 20:34:44,437]       |                                 ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12897:33: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_11_fu_4775_p2' generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12897 | assign sext_ln674_11_fu_4781_p1 = ret_V_11_fu_4775_p2;
[2024-02-29 20:34:44,437]       |                                 ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12899:33: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_13_fu_4829_p2' generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12899 | assign sext_ln674_12_fu_4835_p1 = ret_V_13_fu_4829_p2;
[2024-02-29 20:34:44,437]       |                                 ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12901:32: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_1_fu_4505_p2' generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12901 | assign sext_ln674_1_fu_4511_p1 = ret_V_1_fu_4505_p2;
[2024-02-29 20:34:44,437]       |                                ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12903:32: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_2_fu_4532_p2' generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12903 | assign sext_ln674_2_fu_4538_p1 = ret_V_2_fu_4532_p2;
[2024-02-29 20:34:44,437]       |                                ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12905:32: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_3_fu_4559_p2' generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12905 | assign sext_ln674_3_fu_4565_p1 = ret_V_3_fu_4559_p2;
[2024-02-29 20:34:44,437]       |                                ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12907:32: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_4_fu_4586_p2' generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12907 | assign sext_ln674_4_fu_4592_p1 = ret_V_4_fu_4586_p2;
[2024-02-29 20:34:44,437]       |                                ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12909:32: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_5_fu_4613_p2' generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12909 | assign sext_ln674_5_fu_4619_p1 = ret_V_5_fu_4613_p2;
[2024-02-29 20:34:44,437]       |                                ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12911:32: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_6_fu_4640_p2' generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12911 | assign sext_ln674_6_fu_4646_p1 = ret_V_6_fu_4640_p2;
[2024-02-29 20:34:44,437]       |                                ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12913:32: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_7_fu_4667_p2' generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12913 | assign sext_ln674_7_fu_4673_p1 = ret_V_7_fu_4667_p2;
[2024-02-29 20:34:44,437]       |                                ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12915:32: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_8_fu_4694_p2' generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12915 | assign sext_ln674_8_fu_4700_p1 = ret_V_8_fu_4694_p2;
[2024-02-29 20:34:44,437]       |                                ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12917:32: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_9_fu_4721_p2' generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12917 | assign sext_ln674_9_fu_4727_p1 = ret_V_9_fu_4721_p2;
[2024-02-29 20:34:44,437]       |                                ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12919:30: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_4478_p2' generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12919 | assign sext_ln674_fu_4484_p1 = ret_V_fu_4478_p2;
[2024-02-29 20:34:44,437]       |                              ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12921:33: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12921 | assign sext_ln886_10_fu_4970_p1 = $signed(add_ln886_11_fu_4964_p2);
[2024-02-29 20:34:44,437]       |                                 ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12923:33: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12923 | assign sext_ln886_11_fu_4980_p1 = $signed(add_ln886_12_fu_4974_p2);
[2024-02-29 20:34:44,437]       |                                 ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12925:33: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12925 | assign sext_ln886_12_fu_4990_p1 = $signed(add_ln886_13_fu_4984_p2);
[2024-02-29 20:34:44,437]       |                                 ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12927:32: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_14_fu_4856_p2' generates 16 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12927 | assign sext_ln886_1_fu_4862_p1 = ret_V_14_fu_4856_p2;
[2024-02-29 20:34:44,437]       |                                ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12929:32: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12929 | assign sext_ln886_2_fu_4878_p1 = $signed(add_ln886_1_fu_4872_p2);
[2024-02-29 20:34:44,437]       |                                ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12931:32: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12931 | assign sext_ln886_3_fu_4894_p1 = $signed(add_ln886_3_fu_4888_p2);
[2024-02-29 20:34:44,437]       |                                ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12933:32: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12933 | assign sext_ln886_4_fu_4904_p1 = $signed(add_ln886_4_fu_4898_p2);
[2024-02-29 20:34:44,437]       |                                ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12935:32: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12935 | assign sext_ln886_5_fu_4914_p1 = $signed(add_ln886_5_fu_4908_p2);
[2024-02-29 20:34:44,437]       |                                ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12937:32: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2024-02-29 20:34:44,437]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,437] 12937 | assign sext_ln886_6_fu_4930_p1 = $signed(add_ln886_7_fu_4924_p2);
[2024-02-29 20:34:44,437]       |                                ^
[2024-02-29 20:34:44,437] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12939:32: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 12939 | assign sext_ln886_7_fu_4940_p1 = $signed(add_ln886_8_fu_4934_p2);
[2024-02-29 20:34:44,438]       |                                ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12941:32: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 12941 | assign sext_ln886_8_fu_4950_p1 = $signed(add_ln886_9_fu_4944_p2);
[2024-02-29 20:34:44,438]       |                                ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12943:32: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 12943 | assign sext_ln886_9_fu_4960_p1 = $signed(add_ln886_10_fu_4954_p2);
[2024-02-29 20:34:44,438]       |                                ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:12945:30: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_12_fu_4802_p2' generates 16 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 12945 | assign sext_ln886_fu_4808_p1 = ret_V_12_fu_4802_p2;
[2024-02-29 20:34:44,438]       |                              ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13459:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_119_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13459 | assign zext_ln1085_100_fu_7524_p1 = p_ZL7threshs_119_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13461:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_120_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13461 | assign zext_ln1085_101_fu_7543_p1 = p_ZL7threshs_120_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13463:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_121_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13463 | assign zext_ln1085_102_fu_7562_p1 = p_ZL7threshs_121_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13465:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_122_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13465 | assign zext_ln1085_103_fu_7581_p1 = p_ZL7threshs_122_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13467:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_123_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13467 | assign zext_ln1085_104_fu_7600_p1 = p_ZL7threshs_123_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13469:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_124_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13469 | assign zext_ln1085_105_fu_7619_p1 = p_ZL7threshs_124_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13471:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_125_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13471 | assign zext_ln1085_106_fu_7638_p1 = p_ZL7threshs_125_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13473:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_126_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13473 | assign zext_ln1085_107_fu_7657_p1 = p_ZL7threshs_126_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13475:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_127_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13475 | assign zext_ln1085_108_fu_7676_p1 = p_ZL7threshs_127_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13477:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_128_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13477 | assign zext_ln1085_109_fu_7695_p1 = p_ZL7threshs_128_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13479:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_29_q0' generates 16 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13479 | assign zext_ln1085_10_fu_5814_p1 = p_ZL7threshs_29_q0;
[2024-02-29 20:34:44,438]       |                                  ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13481:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_129_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13481 | assign zext_ln1085_110_fu_7714_p1 = p_ZL7threshs_129_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13483:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_130_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13483 | assign zext_ln1085_111_fu_7733_p1 = p_ZL7threshs_130_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13485:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_131_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13485 | assign zext_ln1085_112_fu_7752_p1 = p_ZL7threshs_131_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13487:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_132_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13487 | assign zext_ln1085_113_fu_7771_p1 = p_ZL7threshs_132_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13489:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_133_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13489 | assign zext_ln1085_114_fu_7790_p1 = p_ZL7threshs_133_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13491:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_134_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13491 | assign zext_ln1085_115_fu_7809_p1 = p_ZL7threshs_134_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13493:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_135_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13493 | assign zext_ln1085_116_fu_7828_p1 = p_ZL7threshs_135_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13495:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_136_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13495 | assign zext_ln1085_117_fu_7847_p1 = p_ZL7threshs_136_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13497:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_137_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13497 | assign zext_ln1085_118_fu_7866_p1 = p_ZL7threshs_137_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13499:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_138_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13499 | assign zext_ln1085_119_fu_7885_p1 = p_ZL7threshs_138_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13501:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_30_q0' generates 16 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13501 | assign zext_ln1085_11_fu_5833_p1 = p_ZL7threshs_30_q0;
[2024-02-29 20:34:44,438]       |                                  ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13503:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_139_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13503 | assign zext_ln1085_120_fu_7904_p1 = p_ZL7threshs_139_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13505:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_140_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13505 | assign zext_ln1085_121_fu_7923_p1 = p_ZL7threshs_140_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13507:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_141_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13507 | assign zext_ln1085_122_fu_7942_p1 = p_ZL7threshs_141_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13509:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_142_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13509 | assign zext_ln1085_123_fu_7961_p1 = p_ZL7threshs_142_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13511:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_143_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,438] 13511 | assign zext_ln1085_124_fu_7980_p1 = p_ZL7threshs_143_q0;
[2024-02-29 20:34:44,438]       |                                   ^
[2024-02-29 20:34:44,438] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13513:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_144_q0' generates 17 bits.
[2024-02-29 20:34:44,438]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13513 | assign zext_ln1085_125_fu_7999_p1 = p_ZL7threshs_144_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13515:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_145_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13515 | assign zext_ln1085_126_fu_8018_p1 = p_ZL7threshs_145_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13517:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_146_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13517 | assign zext_ln1085_127_fu_8037_p1 = p_ZL7threshs_146_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13519:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_147_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13519 | assign zext_ln1085_128_fu_8056_p1 = p_ZL7threshs_147_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13521:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_148_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13521 | assign zext_ln1085_129_fu_8075_p1 = p_ZL7threshs_148_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13523:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_31_q0' generates 16 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13523 | assign zext_ln1085_12_fu_5852_p1 = p_ZL7threshs_31_q0;
[2024-02-29 20:34:44,439]       |                                  ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13525:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_149_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13525 | assign zext_ln1085_130_fu_8094_p1 = p_ZL7threshs_149_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13527:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_150_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13527 | assign zext_ln1085_131_fu_8113_p1 = p_ZL7threshs_150_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13529:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_151_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13529 | assign zext_ln1085_132_fu_8132_p1 = p_ZL7threshs_151_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13531:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_152_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13531 | assign zext_ln1085_133_fu_8151_p1 = p_ZL7threshs_152_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13533:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_153_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13533 | assign zext_ln1085_134_fu_8170_p1 = p_ZL7threshs_153_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13535:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_154_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13535 | assign zext_ln1085_135_fu_8189_p1 = p_ZL7threshs_154_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13537:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_155_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13537 | assign zext_ln1085_136_fu_8208_p1 = p_ZL7threshs_155_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13539:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_156_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13539 | assign zext_ln1085_137_fu_8227_p1 = p_ZL7threshs_156_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13541:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_157_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13541 | assign zext_ln1085_138_fu_8246_p1 = p_ZL7threshs_157_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13543:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_158_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13543 | assign zext_ln1085_139_fu_8265_p1 = p_ZL7threshs_158_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13545:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_32_q0' generates 16 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13545 | assign zext_ln1085_13_fu_5871_p1 = p_ZL7threshs_32_q0;
[2024-02-29 20:34:44,439]       |                                  ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13547:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_159_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13547 | assign zext_ln1085_140_fu_8284_p1 = p_ZL7threshs_159_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13549:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_160_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13549 | assign zext_ln1085_141_fu_8303_p1 = p_ZL7threshs_160_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13551:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_161_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13551 | assign zext_ln1085_142_fu_8322_p1 = p_ZL7threshs_161_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13553:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_162_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13553 | assign zext_ln1085_143_fu_8341_p1 = p_ZL7threshs_162_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13555:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_163_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13555 | assign zext_ln1085_144_fu_8360_p1 = p_ZL7threshs_163_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13557:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_164_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13557 | assign zext_ln1085_145_fu_8379_p1 = p_ZL7threshs_164_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13559:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_165_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13559 | assign zext_ln1085_146_fu_8398_p1 = p_ZL7threshs_165_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13561:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_166_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13561 | assign zext_ln1085_147_fu_8417_p1 = p_ZL7threshs_166_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13563:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_167_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13563 | assign zext_ln1085_148_fu_8436_p1 = p_ZL7threshs_167_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13565:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_168_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13565 | assign zext_ln1085_149_fu_8455_p1 = p_ZL7threshs_168_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13567:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_33_q0' generates 16 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13567 | assign zext_ln1085_14_fu_5890_p1 = p_ZL7threshs_33_q0;
[2024-02-29 20:34:44,439]       |                                  ^
[2024-02-29 20:34:44,439] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13569:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_169_q0' generates 17 bits.
[2024-02-29 20:34:44,439]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,439] 13569 | assign zext_ln1085_150_fu_8474_p1 = p_ZL7threshs_169_q0;
[2024-02-29 20:34:44,439]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13571:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_170_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13571 | assign zext_ln1085_151_fu_8493_p1 = p_ZL7threshs_170_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13573:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_171_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13573 | assign zext_ln1085_152_fu_8512_p1 = p_ZL7threshs_171_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13575:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_172_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13575 | assign zext_ln1085_153_fu_8531_p1 = p_ZL7threshs_172_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13577:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_173_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13577 | assign zext_ln1085_154_fu_8550_p1 = p_ZL7threshs_173_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13579:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_174_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13579 | assign zext_ln1085_155_fu_8569_p1 = p_ZL7threshs_174_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13581:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_175_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13581 | assign zext_ln1085_156_fu_8588_p1 = p_ZL7threshs_175_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13583:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_176_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13583 | assign zext_ln1085_157_fu_8607_p1 = p_ZL7threshs_176_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13585:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_177_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13585 | assign zext_ln1085_158_fu_8626_p1 = p_ZL7threshs_177_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13587:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_178_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13587 | assign zext_ln1085_159_fu_8645_p1 = p_ZL7threshs_178_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13589:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_34_q0' generates 16 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13589 | assign zext_ln1085_15_fu_5909_p1 = p_ZL7threshs_34_q0;
[2024-02-29 20:34:44,440]       |                                  ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13591:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_179_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13591 | assign zext_ln1085_160_fu_8664_p1 = p_ZL7threshs_179_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13593:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_180_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13593 | assign zext_ln1085_161_fu_8683_p1 = p_ZL7threshs_180_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13595:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_181_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13595 | assign zext_ln1085_162_fu_8702_p1 = p_ZL7threshs_181_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13597:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_182_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13597 | assign zext_ln1085_163_fu_8721_p1 = p_ZL7threshs_182_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13599:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_183_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13599 | assign zext_ln1085_164_fu_8740_p1 = p_ZL7threshs_183_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13601:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_184_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13601 | assign zext_ln1085_165_fu_8759_p1 = p_ZL7threshs_184_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13603:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_185_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13603 | assign zext_ln1085_166_fu_8778_p1 = p_ZL7threshs_185_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13605:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_186_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13605 | assign zext_ln1085_167_fu_8797_p1 = p_ZL7threshs_186_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13607:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_187_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13607 | assign zext_ln1085_168_fu_8816_p1 = p_ZL7threshs_187_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13609:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_188_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13609 | assign zext_ln1085_169_fu_8835_p1 = p_ZL7threshs_188_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13611:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_35_q0' generates 16 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13611 | assign zext_ln1085_16_fu_5928_p1 = p_ZL7threshs_35_q0;
[2024-02-29 20:34:44,440]       |                                  ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13613:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_189_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13613 | assign zext_ln1085_170_fu_8854_p1 = p_ZL7threshs_189_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13615:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_190_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13615 | assign zext_ln1085_171_fu_8873_p1 = p_ZL7threshs_190_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13617:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_191_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13617 | assign zext_ln1085_172_fu_8892_p1 = p_ZL7threshs_191_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13619:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_192_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13619 | assign zext_ln1085_173_fu_8911_p1 = p_ZL7threshs_192_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13621:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_193_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13621 | assign zext_ln1085_174_fu_8930_p1 = p_ZL7threshs_193_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13623:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_194_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13623 | assign zext_ln1085_175_fu_8949_p1 = p_ZL7threshs_194_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13625:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_195_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13625 | assign zext_ln1085_176_fu_8968_p1 = p_ZL7threshs_195_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13627:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_196_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13627 | assign zext_ln1085_177_fu_8987_p1 = p_ZL7threshs_196_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13629:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_197_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,440] 13629 | assign zext_ln1085_178_fu_9006_p1 = p_ZL7threshs_197_q0;
[2024-02-29 20:34:44,440]       |                                   ^
[2024-02-29 20:34:44,440] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13631:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_198_q0' generates 17 bits.
[2024-02-29 20:34:44,440]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13631 | assign zext_ln1085_179_fu_9025_p1 = p_ZL7threshs_198_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13633:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_36_q0' generates 16 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13633 | assign zext_ln1085_17_fu_5947_p1 = p_ZL7threshs_36_q0;
[2024-02-29 20:34:44,441]       |                                  ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13635:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_199_q0' generates 17 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13635 | assign zext_ln1085_180_fu_9044_p1 = p_ZL7threshs_199_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13637:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_200_q0' generates 17 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13637 | assign zext_ln1085_181_fu_9063_p1 = p_ZL7threshs_200_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13639:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_201_q0' generates 17 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13639 | assign zext_ln1085_182_fu_9082_p1 = p_ZL7threshs_201_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13641:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_202_q0' generates 17 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13641 | assign zext_ln1085_183_fu_9101_p1 = p_ZL7threshs_202_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13643:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_203_q0' generates 17 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13643 | assign zext_ln1085_184_fu_9120_p1 = p_ZL7threshs_203_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13645:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_204_q0' generates 17 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13645 | assign zext_ln1085_185_fu_9139_p1 = p_ZL7threshs_204_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13647:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_205_q0' generates 17 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13647 | assign zext_ln1085_186_fu_9158_p1 = p_ZL7threshs_205_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13649:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_206_q0' generates 17 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13649 | assign zext_ln1085_187_fu_9177_p1 = p_ZL7threshs_206_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13651:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_207_q0' generates 17 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13651 | assign zext_ln1085_188_fu_9196_p1 = p_ZL7threshs_207_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13653:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_208_q0' generates 17 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13653 | assign zext_ln1085_189_fu_9215_p1 = p_ZL7threshs_208_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13655:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_37_q0' generates 16 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13655 | assign zext_ln1085_18_fu_5966_p1 = p_ZL7threshs_37_q0;
[2024-02-29 20:34:44,441]       |                                  ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13657:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_209_q0' generates 18 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13657 | assign zext_ln1085_190_fu_9234_p1 = p_ZL7threshs_209_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13659:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_210_q0' generates 18 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13659 | assign zext_ln1085_191_fu_9253_p1 = p_ZL7threshs_210_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13661:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_211_q0' generates 18 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13661 | assign zext_ln1085_192_fu_9272_p1 = p_ZL7threshs_211_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13663:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_212_q0' generates 18 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13663 | assign zext_ln1085_193_fu_9291_p1 = p_ZL7threshs_212_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13665:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_213_q0' generates 18 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13665 | assign zext_ln1085_194_fu_9310_p1 = p_ZL7threshs_213_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13667:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_214_q0' generates 18 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13667 | assign zext_ln1085_195_fu_9329_p1 = p_ZL7threshs_214_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13669:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_215_q0' generates 18 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13669 | assign zext_ln1085_196_fu_9348_p1 = p_ZL7threshs_215_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13671:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_216_q0' generates 18 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13671 | assign zext_ln1085_197_fu_9367_p1 = p_ZL7threshs_216_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13673:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_217_q0' generates 18 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13673 | assign zext_ln1085_198_fu_9386_p1 = p_ZL7threshs_217_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13675:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_218_q0' generates 18 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13675 | assign zext_ln1085_199_fu_9405_p1 = p_ZL7threshs_218_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13677:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_38_q0' generates 16 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13677 | assign zext_ln1085_19_fu_5985_p1 = p_ZL7threshs_38_q0;
[2024-02-29 20:34:44,441]       |                                  ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13679:33: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_20_q0' generates 15 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13679 | assign zext_ln1085_1_fu_5643_p1 = p_ZL7threshs_20_q0;
[2024-02-29 20:34:44,441]       |                                 ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13681:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_219_q0' generates 18 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13681 | assign zext_ln1085_200_fu_9424_p1 = p_ZL7threshs_219_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13683:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_220_q0' generates 18 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13683 | assign zext_ln1085_201_fu_9443_p1 = p_ZL7threshs_220_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13685:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_221_q0' generates 18 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13685 | assign zext_ln1085_202_fu_9462_p1 = p_ZL7threshs_221_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13687:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_222_q0' generates 18 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13687 | assign zext_ln1085_203_fu_9481_p1 = p_ZL7threshs_222_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13689:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_223_q0' generates 18 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13689 | assign zext_ln1085_204_fu_9500_p1 = p_ZL7threshs_223_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,441] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13691:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_224_q0' generates 18 bits.
[2024-02-29 20:34:44,441]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,441] 13691 | assign zext_ln1085_205_fu_9519_p1 = p_ZL7threshs_224_q0;
[2024-02-29 20:34:44,441]       |                                   ^
[2024-02-29 20:34:44,442] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13693:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_225_q0' generates 18 bits.
[2024-02-29 20:34:44,442]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,442] 13693 | assign zext_ln1085_206_fu_9538_p1 = p_ZL7threshs_225_q0;
[2024-02-29 20:34:44,442]       |                                   ^
[2024-02-29 20:34:44,442] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13695:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_226_q0' generates 18 bits.
[2024-02-29 20:34:44,442]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,442] 13695 | assign zext_ln1085_207_fu_9557_p1 = p_ZL7threshs_226_q0;
[2024-02-29 20:34:44,442]       |                                   ^
[2024-02-29 20:34:44,442] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13697:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_227_q0' generates 18 bits.
[2024-02-29 20:34:44,442]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,442] 13697 | assign zext_ln1085_208_fu_9576_p1 = p_ZL7threshs_227_q0;
[2024-02-29 20:34:44,442]       |                                   ^
[2024-02-29 20:34:44,442] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13699:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_228_q0' generates 18 bits.
[2024-02-29 20:34:44,442]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,442] 13699 | assign zext_ln1085_209_fu_9595_p1 = p_ZL7threshs_228_q0;
[2024-02-29 20:34:44,442]       |                                   ^
[2024-02-29 20:34:44,442] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13701:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_39_q0' generates 16 bits.
[2024-02-29 20:34:44,442]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,442] 13701 | assign zext_ln1085_20_fu_6004_p1 = p_ZL7threshs_39_q0;
[2024-02-29 20:34:44,442]       |                                  ^
[2024-02-29 20:34:44,442] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13703:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_229_q0' generates 18 bits.
[2024-02-29 20:34:44,442]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,442] 13703 | assign zext_ln1085_210_fu_9614_p1 = p_ZL7threshs_229_q0;
[2024-02-29 20:34:44,442]       |                                   ^
[2024-02-29 20:34:44,442] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13705:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_230_q0' generates 18 bits.
[2024-02-29 20:34:44,442]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,442] 13705 | assign zext_ln1085_211_fu_9633_p1 = p_ZL7threshs_230_q0;
[2024-02-29 20:34:44,442]       |                                   ^
[2024-02-29 20:34:44,442] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13707:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_231_q0' generates 18 bits.
[2024-02-29 20:34:44,442]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,442] 13707 | assign zext_ln1085_212_fu_9652_p1 = p_ZL7threshs_231_q0;
[2024-02-29 20:34:44,442]       |                                   ^
[2024-02-29 20:34:44,442] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13709:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_232_q0' generates 18 bits.
[2024-02-29 20:34:44,442]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,442] 13709 | assign zext_ln1085_213_fu_9671_p1 = p_ZL7threshs_232_q0;
[2024-02-29 20:34:44,442]       |                                   ^
[2024-02-29 20:34:44,442] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13711:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_233_q0' generates 18 bits.
[2024-02-29 20:34:44,442]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,442] 13711 | assign zext_ln1085_214_fu_9690_p1 = p_ZL7threshs_233_q0;
[2024-02-29 20:34:44,442]       |                                   ^
[2024-02-29 20:34:44,442] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13713:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_234_q0' generates 18 bits.
[2024-02-29 20:34:44,442]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,442] 13713 | assign zext_ln1085_215_fu_9709_p1 = p_ZL7threshs_234_q0;
[2024-02-29 20:34:44,442]       |                                   ^
[2024-02-29 20:34:44,442] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13715:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_235_q0' generates 18 bits.
[2024-02-29 20:34:44,442]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,442] 13715 | assign zext_ln1085_216_fu_9728_p1 = p_ZL7threshs_235_q0;
[2024-02-29 20:34:44,442]       |                                   ^
[2024-02-29 20:34:44,442] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13717:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_236_q0' generates 18 bits.
[2024-02-29 20:34:44,442]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,442] 13717 | assign zext_ln1085_217_fu_9747_p1 = p_ZL7threshs_236_q0;
[2024-02-29 20:34:44,442]       |                                   ^
[2024-02-29 20:34:44,442] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13719:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_237_q0' generates 18 bits.
[2024-02-29 20:34:44,442]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,442] 13719 | assign zext_ln1085_218_fu_9766_p1 = p_ZL7threshs_237_q0;
[2024-02-29 20:34:44,442]       |                                   ^
[2024-02-29 20:34:44,442] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13721:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_238_q0' generates 18 bits.
[2024-02-29 20:34:44,442]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,442] 13721 | assign zext_ln1085_219_fu_9785_p1 = p_ZL7threshs_238_q0;
[2024-02-29 20:34:44,442]       |                                   ^
[2024-02-29 20:34:44,442] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13723:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_40_q0' generates 16 bits.
[2024-02-29 20:34:44,442]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,442] 13723 | assign zext_ln1085_21_fu_6023_p1 = p_ZL7threshs_40_q0;
[2024-02-29 20:34:44,442]       |                                  ^
[2024-02-29 20:34:44,442] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13725:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_239_q0' generates 18 bits.
[2024-02-29 20:34:44,442]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,442] 13725 | assign zext_ln1085_220_fu_9804_p1 = p_ZL7threshs_239_q0;
[2024-02-29 20:34:44,442]       |                                   ^
[2024-02-29 20:34:44,442] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13727:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_240_q0' generates 18 bits.
[2024-02-29 20:34:44,442]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,442] 13727 | assign zext_ln1085_221_fu_9823_p1 = p_ZL7threshs_240_q0;
[2024-02-29 20:34:44,442]       |                                   ^
[2024-02-29 20:34:44,442] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13729:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_241_q0' generates 18 bits.
[2024-02-29 20:34:44,442]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,442] 13729 | assign zext_ln1085_222_fu_9842_p1 = p_ZL7threshs_241_q0;
[2024-02-29 20:34:44,442]       |                                   ^
[2024-02-29 20:34:44,442] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13731:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_242_q0' generates 18 bits.
[2024-02-29 20:34:44,442]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,442] 13731 | assign zext_ln1085_223_fu_9861_p1 = p_ZL7threshs_242_q0;
[2024-02-29 20:34:44,442]       |                                   ^
[2024-02-29 20:34:44,442] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13733:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_243_q0' generates 18 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13733 | assign zext_ln1085_224_fu_9880_p1 = p_ZL7threshs_243_q0;
[2024-02-29 20:34:44,443]       |                                   ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13735:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_244_q0' generates 18 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13735 | assign zext_ln1085_225_fu_9899_p1 = p_ZL7threshs_244_q0;
[2024-02-29 20:34:44,443]       |                                   ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13737:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_245_q0' generates 18 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13737 | assign zext_ln1085_226_fu_9918_p1 = p_ZL7threshs_245_q0;
[2024-02-29 20:34:44,443]       |                                   ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13739:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_246_q0' generates 18 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13739 | assign zext_ln1085_227_fu_9937_p1 = p_ZL7threshs_246_q0;
[2024-02-29 20:34:44,443]       |                                   ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13741:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_247_q0' generates 18 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13741 | assign zext_ln1085_228_fu_9956_p1 = p_ZL7threshs_247_q0;
[2024-02-29 20:34:44,443]       |                                   ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13743:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_248_q0' generates 18 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13743 | assign zext_ln1085_229_fu_9975_p1 = p_ZL7threshs_248_q0;
[2024-02-29 20:34:44,443]       |                                   ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13745:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_41_q0' generates 16 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13745 | assign zext_ln1085_22_fu_6042_p1 = p_ZL7threshs_41_q0;
[2024-02-29 20:34:44,443]       |                                  ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13747:35: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_249_q0' generates 18 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13747 | assign zext_ln1085_230_fu_9994_p1 = p_ZL7threshs_249_q0;
[2024-02-29 20:34:44,443]       |                                   ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13749:36: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_250_q0' generates 18 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13749 | assign zext_ln1085_231_fu_10013_p1 = p_ZL7threshs_250_q0;
[2024-02-29 20:34:44,443]       |                                    ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13751:36: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_251_q0' generates 18 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13751 | assign zext_ln1085_232_fu_10032_p1 = p_ZL7threshs_251_q0;
[2024-02-29 20:34:44,443]       |                                    ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13753:36: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_252_q0' generates 18 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13753 | assign zext_ln1085_233_fu_10051_p1 = p_ZL7threshs_252_q0;
[2024-02-29 20:34:44,443]       |                                    ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13755:36: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_253_q0' generates 18 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13755 | assign zext_ln1085_234_fu_10070_p1 = p_ZL7threshs_253_q0;
[2024-02-29 20:34:44,443]       |                                    ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13757:36: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_254_q0' generates 18 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13757 | assign zext_ln1085_235_fu_10089_p1 = p_ZL7threshs_254_q0;
[2024-02-29 20:34:44,443]       |                                    ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13759:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_42_q0' generates 16 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13759 | assign zext_ln1085_23_fu_6061_p1 = p_ZL7threshs_42_q0;
[2024-02-29 20:34:44,443]       |                                  ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13761:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_43_q0' generates 16 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13761 | assign zext_ln1085_24_fu_6080_p1 = p_ZL7threshs_43_q0;
[2024-02-29 20:34:44,443]       |                                  ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13763:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_44_q0' generates 16 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13763 | assign zext_ln1085_25_fu_6099_p1 = p_ZL7threshs_44_q0;
[2024-02-29 20:34:44,443]       |                                  ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13765:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_45_q0' generates 16 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13765 | assign zext_ln1085_26_fu_6118_p1 = p_ZL7threshs_45_q0;
[2024-02-29 20:34:44,443]       |                                  ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13767:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_46_q0' generates 16 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13767 | assign zext_ln1085_27_fu_6137_p1 = p_ZL7threshs_46_q0;
[2024-02-29 20:34:44,443]       |                                  ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13769:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_47_q0' generates 16 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13769 | assign zext_ln1085_28_fu_6156_p1 = p_ZL7threshs_47_q0;
[2024-02-29 20:34:44,443]       |                                  ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13771:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_48_q0' generates 16 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13771 | assign zext_ln1085_29_fu_6175_p1 = p_ZL7threshs_48_q0;
[2024-02-29 20:34:44,443]       |                                  ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13773:33: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_21_q0' generates 15 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13773 | assign zext_ln1085_2_fu_5662_p1 = p_ZL7threshs_21_q0;
[2024-02-29 20:34:44,443]       |                                 ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13775:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_49_q0' generates 16 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13775 | assign zext_ln1085_30_fu_6194_p1 = p_ZL7threshs_49_q0;
[2024-02-29 20:34:44,443]       |                                  ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13777:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_50_q0' generates 16 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13777 | assign zext_ln1085_31_fu_6213_p1 = p_ZL7threshs_50_q0;
[2024-02-29 20:34:44,443]       |                                  ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13779:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_51_q0' generates 16 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13779 | assign zext_ln1085_32_fu_6232_p1 = p_ZL7threshs_51_q0;
[2024-02-29 20:34:44,443]       |                                  ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13781:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_52_q0' generates 16 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13781 | assign zext_ln1085_33_fu_6251_p1 = p_ZL7threshs_52_q0;
[2024-02-29 20:34:44,443]       |                                  ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13783:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_53_q0' generates 16 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13783 | assign zext_ln1085_34_fu_6270_p1 = p_ZL7threshs_53_q0;
[2024-02-29 20:34:44,443]       |                                  ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13785:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_54_q0' generates 16 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13785 | assign zext_ln1085_35_fu_6289_p1 = p_ZL7threshs_54_q0;
[2024-02-29 20:34:44,443]       |                                  ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13787:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_55_q0' generates 16 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13787 | assign zext_ln1085_36_fu_6308_p1 = p_ZL7threshs_55_q0;
[2024-02-29 20:34:44,443]       |                                  ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13789:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_56_q0' generates 16 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13789 | assign zext_ln1085_37_fu_6327_p1 = p_ZL7threshs_56_q0;
[2024-02-29 20:34:44,443]       |                                  ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13791:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_57_q0' generates 16 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13791 | assign zext_ln1085_38_fu_6346_p1 = p_ZL7threshs_57_q0;
[2024-02-29 20:34:44,443]       |                                  ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13793:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_58_q0' generates 16 bits.
[2024-02-29 20:34:44,443]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,443] 13793 | assign zext_ln1085_39_fu_6365_p1 = p_ZL7threshs_58_q0;
[2024-02-29 20:34:44,443]       |                                  ^
[2024-02-29 20:34:44,443] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13795:33: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_22_q0' generates 15 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13795 | assign zext_ln1085_3_fu_5681_p1 = p_ZL7threshs_22_q0;
[2024-02-29 20:34:44,444]       |                                 ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13797:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_59_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13797 | assign zext_ln1085_40_fu_6384_p1 = p_ZL7threshs_59_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13799:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_60_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13799 | assign zext_ln1085_41_fu_6403_p1 = p_ZL7threshs_60_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13801:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_61_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13801 | assign zext_ln1085_42_fu_6422_p1 = p_ZL7threshs_61_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13803:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_62_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13803 | assign zext_ln1085_43_fu_6441_p1 = p_ZL7threshs_62_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13805:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_63_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13805 | assign zext_ln1085_44_fu_6460_p1 = p_ZL7threshs_63_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13807:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_64_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13807 | assign zext_ln1085_45_fu_6479_p1 = p_ZL7threshs_64_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13809:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_65_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13809 | assign zext_ln1085_46_fu_6498_p1 = p_ZL7threshs_65_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13811:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_66_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13811 | assign zext_ln1085_47_fu_6517_p1 = p_ZL7threshs_66_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13813:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_67_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13813 | assign zext_ln1085_48_fu_6536_p1 = p_ZL7threshs_67_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13815:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_68_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13815 | assign zext_ln1085_49_fu_6555_p1 = p_ZL7threshs_68_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13817:33: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_23_q0' generates 15 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13817 | assign zext_ln1085_4_fu_5700_p1 = p_ZL7threshs_23_q0;
[2024-02-29 20:34:44,444]       |                                 ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13819:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_69_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13819 | assign zext_ln1085_50_fu_6574_p1 = p_ZL7threshs_69_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13821:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_70_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13821 | assign zext_ln1085_51_fu_6593_p1 = p_ZL7threshs_70_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13823:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_71_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13823 | assign zext_ln1085_52_fu_6612_p1 = p_ZL7threshs_71_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13825:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_72_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13825 | assign zext_ln1085_53_fu_6631_p1 = p_ZL7threshs_72_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13827:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_73_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13827 | assign zext_ln1085_54_fu_6650_p1 = p_ZL7threshs_73_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13829:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_74_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13829 | assign zext_ln1085_55_fu_6669_p1 = p_ZL7threshs_74_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13831:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_75_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13831 | assign zext_ln1085_56_fu_6688_p1 = p_ZL7threshs_75_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13833:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_76_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13833 | assign zext_ln1085_57_fu_6707_p1 = p_ZL7threshs_76_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13835:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_77_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13835 | assign zext_ln1085_58_fu_6726_p1 = p_ZL7threshs_77_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13837:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_78_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13837 | assign zext_ln1085_59_fu_6745_p1 = p_ZL7threshs_78_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13839:33: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_24_q0' generates 15 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13839 | assign zext_ln1085_5_fu_5719_p1 = p_ZL7threshs_24_q0;
[2024-02-29 20:34:44,444]       |                                 ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13841:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_79_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13841 | assign zext_ln1085_60_fu_6764_p1 = p_ZL7threshs_79_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13843:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_80_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13843 | assign zext_ln1085_61_fu_6783_p1 = p_ZL7threshs_80_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13845:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_81_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13845 | assign zext_ln1085_62_fu_6802_p1 = p_ZL7threshs_81_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13847:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_82_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13847 | assign zext_ln1085_63_fu_6821_p1 = p_ZL7threshs_82_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13849:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_83_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13849 | assign zext_ln1085_64_fu_6840_p1 = p_ZL7threshs_83_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13851:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_84_q0' generates 16 bits.
[2024-02-29 20:34:44,444]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,444] 13851 | assign zext_ln1085_65_fu_6859_p1 = p_ZL7threshs_84_q0;
[2024-02-29 20:34:44,444]       |                                  ^
[2024-02-29 20:34:44,444] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13853:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_85_q0' generates 16 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13853 | assign zext_ln1085_66_fu_6878_p1 = p_ZL7threshs_85_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13855:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_86_q0' generates 16 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13855 | assign zext_ln1085_67_fu_6897_p1 = p_ZL7threshs_86_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13857:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_87_q0' generates 16 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13857 | assign zext_ln1085_68_fu_6916_p1 = p_ZL7threshs_87_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13859:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_88_q0' generates 16 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13859 | assign zext_ln1085_69_fu_6935_p1 = p_ZL7threshs_88_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13861:33: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_25_q0' generates 15 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13861 | assign zext_ln1085_6_fu_5738_p1 = p_ZL7threshs_25_q0;
[2024-02-29 20:34:44,445]       |                                 ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13863:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_89_q0' generates 16 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13863 | assign zext_ln1085_70_fu_6954_p1 = p_ZL7threshs_89_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13865:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_90_q0' generates 16 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13865 | assign zext_ln1085_71_fu_6973_p1 = p_ZL7threshs_90_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13867:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_91_q0' generates 16 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13867 | assign zext_ln1085_72_fu_6992_p1 = p_ZL7threshs_91_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13869:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_92_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13869 | assign zext_ln1085_73_fu_7011_p1 = p_ZL7threshs_92_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13871:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_93_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13871 | assign zext_ln1085_74_fu_7030_p1 = p_ZL7threshs_93_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13873:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_94_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13873 | assign zext_ln1085_75_fu_7049_p1 = p_ZL7threshs_94_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13875:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_95_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13875 | assign zext_ln1085_76_fu_7068_p1 = p_ZL7threshs_95_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13877:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_96_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13877 | assign zext_ln1085_77_fu_7087_p1 = p_ZL7threshs_96_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13879:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_97_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13879 | assign zext_ln1085_78_fu_7106_p1 = p_ZL7threshs_97_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13881:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_98_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13881 | assign zext_ln1085_79_fu_7125_p1 = p_ZL7threshs_98_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13883:33: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_26_q0' generates 15 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13883 | assign zext_ln1085_7_fu_5757_p1 = p_ZL7threshs_26_q0;
[2024-02-29 20:34:44,445]       |                                 ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13885:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_99_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13885 | assign zext_ln1085_80_fu_7144_p1 = p_ZL7threshs_99_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13887:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_100_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13887 | assign zext_ln1085_81_fu_7163_p1 = p_ZL7threshs_100_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13889:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_101_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13889 | assign zext_ln1085_82_fu_7182_p1 = p_ZL7threshs_101_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13891:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_102_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13891 | assign zext_ln1085_83_fu_7201_p1 = p_ZL7threshs_102_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13893:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_103_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13893 | assign zext_ln1085_84_fu_7220_p1 = p_ZL7threshs_103_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13895:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_104_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13895 | assign zext_ln1085_85_fu_7239_p1 = p_ZL7threshs_104_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13897:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_105_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13897 | assign zext_ln1085_86_fu_7258_p1 = p_ZL7threshs_105_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13899:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_106_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13899 | assign zext_ln1085_87_fu_7277_p1 = p_ZL7threshs_106_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13901:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_107_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13901 | assign zext_ln1085_88_fu_7296_p1 = p_ZL7threshs_107_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13903:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_108_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13903 | assign zext_ln1085_89_fu_7315_p1 = p_ZL7threshs_108_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13905:33: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_27_q0' generates 16 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13905 | assign zext_ln1085_8_fu_5776_p1 = p_ZL7threshs_27_q0;
[2024-02-29 20:34:44,445]       |                                 ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13907:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_109_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13907 | assign zext_ln1085_90_fu_7334_p1 = p_ZL7threshs_109_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13909:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_110_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13909 | assign zext_ln1085_91_fu_7353_p1 = p_ZL7threshs_110_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13911:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_111_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13911 | assign zext_ln1085_92_fu_7372_p1 = p_ZL7threshs_111_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13913:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_112_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13913 | assign zext_ln1085_93_fu_7391_p1 = p_ZL7threshs_112_q0;
[2024-02-29 20:34:44,445]       |                                  ^
[2024-02-29 20:34:44,445] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13915:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_113_q0' generates 17 bits.
[2024-02-29 20:34:44,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,445] 13915 | assign zext_ln1085_94_fu_7410_p1 = p_ZL7threshs_113_q0;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13917:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_114_q0' generates 17 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13917 | assign zext_ln1085_95_fu_7429_p1 = p_ZL7threshs_114_q0;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13919:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_115_q0' generates 17 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13919 | assign zext_ln1085_96_fu_7448_p1 = p_ZL7threshs_115_q0;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13921:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_116_q0' generates 17 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13921 | assign zext_ln1085_97_fu_7467_p1 = p_ZL7threshs_116_q0;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13923:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_117_q0' generates 17 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13923 | assign zext_ln1085_98_fu_7486_p1 = p_ZL7threshs_117_q0;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13925:34: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_118_q0' generates 17 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13925 | assign zext_ln1085_99_fu_7505_p1 = p_ZL7threshs_118_q0;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13927:33: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_28_q0' generates 16 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13927 | assign zext_ln1085_9_fu_5795_p1 = p_ZL7threshs_28_q0;
[2024-02-29 20:34:44,446]       |                                 ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13929:31: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_19_q0' generates 15 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13929 | assign zext_ln1085_fu_5624_p1 = p_ZL7threshs_19_q0;
[2024-02-29 20:34:44,446]       |                               ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13931:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_1_fu_5272_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13931 | assign zext_ln215_fu_5278_p1 = result_V_1_fu_5272_p2;
[2024-02-29 20:34:44,446]       |                              ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13933:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_100_fu_7191_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13933 | assign zext_ln218_100_fu_7197_p1 = xor_ln1085_100_fu_7191_p2;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13935:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_101_fu_7210_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13935 | assign zext_ln218_101_fu_7216_p1 = xor_ln1085_101_fu_7210_p2;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13937:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_102_fu_7229_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13937 | assign zext_ln218_102_fu_7235_p1 = xor_ln1085_102_fu_7229_p2;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13939:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_103_fu_7248_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13939 | assign zext_ln218_103_fu_7254_p1 = xor_ln1085_103_fu_7248_p2;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13941:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_104_fu_7267_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13941 | assign zext_ln218_104_fu_7273_p1 = xor_ln1085_104_fu_7267_p2;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13943:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_105_fu_7286_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13943 | assign zext_ln218_105_fu_7292_p1 = xor_ln1085_105_fu_7286_p2;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13945:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_106_fu_7305_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13945 | assign zext_ln218_106_fu_7311_p1 = xor_ln1085_106_fu_7305_p2;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13947:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_107_fu_7324_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13947 | assign zext_ln218_107_fu_7330_p1 = xor_ln1085_107_fu_7324_p2;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13949:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_108_fu_7343_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13949 | assign zext_ln218_108_fu_7349_p1 = xor_ln1085_108_fu_7343_p2;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13951:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_109_fu_7362_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13951 | assign zext_ln218_109_fu_7368_p1 = xor_ln1085_109_fu_7362_p2;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13953:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_10_fu_5481_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13953 | assign zext_ln218_10_fu_5487_p1 = xor_ln1085_10_fu_5481_p2;
[2024-02-29 20:34:44,446]       |                                 ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13955:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_110_fu_7381_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13955 | assign zext_ln218_110_fu_7387_p1 = xor_ln1085_110_fu_7381_p2;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13957:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_111_fu_7400_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13957 | assign zext_ln218_111_fu_7406_p1 = xor_ln1085_111_fu_7400_p2;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13959:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_112_fu_7419_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13959 | assign zext_ln218_112_fu_7425_p1 = xor_ln1085_112_fu_7419_p2;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13961:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_113_fu_7438_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13961 | assign zext_ln218_113_fu_7444_p1 = xor_ln1085_113_fu_7438_p2;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13963:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_114_fu_7457_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13963 | assign zext_ln218_114_fu_7463_p1 = xor_ln1085_114_fu_7457_p2;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13965:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_115_fu_7476_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13965 | assign zext_ln218_115_fu_7482_p1 = xor_ln1085_115_fu_7476_p2;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13967:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_116_fu_7495_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13967 | assign zext_ln218_116_fu_7501_p1 = xor_ln1085_116_fu_7495_p2;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13969:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_117_fu_7514_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13969 | assign zext_ln218_117_fu_7520_p1 = xor_ln1085_117_fu_7514_p2;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13971:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_118_fu_7533_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13971 | assign zext_ln218_118_fu_7539_p1 = xor_ln1085_118_fu_7533_p2;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13973:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_119_fu_7552_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13973 | assign zext_ln218_119_fu_7558_p1 = xor_ln1085_119_fu_7552_p2;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13975:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_11_fu_5500_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13975 | assign zext_ln218_11_fu_5506_p1 = xor_ln1085_11_fu_5500_p2;
[2024-02-29 20:34:44,446]       |                                 ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13977:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_120_fu_7571_p2' generates 1 bits.
[2024-02-29 20:34:44,446]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,446] 13977 | assign zext_ln218_120_fu_7577_p1 = xor_ln1085_120_fu_7571_p2;
[2024-02-29 20:34:44,446]       |                                  ^
[2024-02-29 20:34:44,446] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13979:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_121_fu_7590_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 13979 | assign zext_ln218_121_fu_7596_p1 = xor_ln1085_121_fu_7590_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13981:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_122_fu_7609_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 13981 | assign zext_ln218_122_fu_7615_p1 = xor_ln1085_122_fu_7609_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13983:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_123_fu_7628_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 13983 | assign zext_ln218_123_fu_7634_p1 = xor_ln1085_123_fu_7628_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13985:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_124_fu_7647_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 13985 | assign zext_ln218_124_fu_7653_p1 = xor_ln1085_124_fu_7647_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13987:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_125_fu_7666_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 13987 | assign zext_ln218_125_fu_7672_p1 = xor_ln1085_125_fu_7666_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13989:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_126_fu_7685_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 13989 | assign zext_ln218_126_fu_7691_p1 = xor_ln1085_126_fu_7685_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13991:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_127_fu_7704_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 13991 | assign zext_ln218_127_fu_7710_p1 = xor_ln1085_127_fu_7704_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13993:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_128_fu_7723_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 13993 | assign zext_ln218_128_fu_7729_p1 = xor_ln1085_128_fu_7723_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13995:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_129_fu_7742_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 13995 | assign zext_ln218_129_fu_7748_p1 = xor_ln1085_129_fu_7742_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13997:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_12_fu_5519_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 13997 | assign zext_ln218_12_fu_5525_p1 = xor_ln1085_12_fu_5519_p2;
[2024-02-29 20:34:44,447]       |                                 ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:13999:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_130_fu_7761_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 13999 | assign zext_ln218_130_fu_7767_p1 = xor_ln1085_130_fu_7761_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14001:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_131_fu_7780_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 14001 | assign zext_ln218_131_fu_7786_p1 = xor_ln1085_131_fu_7780_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14003:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_132_fu_7799_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 14003 | assign zext_ln218_132_fu_7805_p1 = xor_ln1085_132_fu_7799_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14005:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_133_fu_7818_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 14005 | assign zext_ln218_133_fu_7824_p1 = xor_ln1085_133_fu_7818_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14007:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_134_fu_7837_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 14007 | assign zext_ln218_134_fu_7843_p1 = xor_ln1085_134_fu_7837_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14009:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_135_fu_7856_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 14009 | assign zext_ln218_135_fu_7862_p1 = xor_ln1085_135_fu_7856_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14011:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_136_fu_7875_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 14011 | assign zext_ln218_136_fu_7881_p1 = xor_ln1085_136_fu_7875_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14013:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_137_fu_7894_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 14013 | assign zext_ln218_137_fu_7900_p1 = xor_ln1085_137_fu_7894_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14015:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_138_fu_7913_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 14015 | assign zext_ln218_138_fu_7919_p1 = xor_ln1085_138_fu_7913_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14017:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_139_fu_7932_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 14017 | assign zext_ln218_139_fu_7938_p1 = xor_ln1085_139_fu_7932_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14019:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_13_fu_5538_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 14019 | assign zext_ln218_13_fu_5544_p1 = xor_ln1085_13_fu_5538_p2;
[2024-02-29 20:34:44,447]       |                                 ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14021:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_140_fu_7951_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 14021 | assign zext_ln218_140_fu_7957_p1 = xor_ln1085_140_fu_7951_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14023:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_141_fu_7970_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 14023 | assign zext_ln218_141_fu_7976_p1 = xor_ln1085_141_fu_7970_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14025:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_142_fu_7989_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 14025 | assign zext_ln218_142_fu_7995_p1 = xor_ln1085_142_fu_7989_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14027:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_143_fu_8008_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 14027 | assign zext_ln218_143_fu_8014_p1 = xor_ln1085_143_fu_8008_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14029:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_144_fu_8027_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 14029 | assign zext_ln218_144_fu_8033_p1 = xor_ln1085_144_fu_8027_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14031:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_145_fu_8046_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 14031 | assign zext_ln218_145_fu_8052_p1 = xor_ln1085_145_fu_8046_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14033:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_146_fu_8065_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 14033 | assign zext_ln218_146_fu_8071_p1 = xor_ln1085_146_fu_8065_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14035:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_147_fu_8084_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 14035 | assign zext_ln218_147_fu_8090_p1 = xor_ln1085_147_fu_8084_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14037:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_148_fu_8103_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 14037 | assign zext_ln218_148_fu_8109_p1 = xor_ln1085_148_fu_8103_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14039:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_149_fu_8122_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 14039 | assign zext_ln218_149_fu_8128_p1 = xor_ln1085_149_fu_8122_p2;
[2024-02-29 20:34:44,447]       |                                  ^
[2024-02-29 20:34:44,447] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14041:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_14_fu_5557_p2' generates 1 bits.
[2024-02-29 20:34:44,447]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,447] 14041 | assign zext_ln218_14_fu_5563_p1 = xor_ln1085_14_fu_5557_p2;
[2024-02-29 20:34:44,447]       |                                 ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14043:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_150_fu_8141_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14043 | assign zext_ln218_150_fu_8147_p1 = xor_ln1085_150_fu_8141_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14045:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_151_fu_8160_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14045 | assign zext_ln218_151_fu_8166_p1 = xor_ln1085_151_fu_8160_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14047:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_152_fu_8179_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14047 | assign zext_ln218_152_fu_8185_p1 = xor_ln1085_152_fu_8179_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14049:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_153_fu_8198_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14049 | assign zext_ln218_153_fu_8204_p1 = xor_ln1085_153_fu_8198_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14051:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_154_fu_8217_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14051 | assign zext_ln218_154_fu_8223_p1 = xor_ln1085_154_fu_8217_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14053:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_155_fu_8236_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14053 | assign zext_ln218_155_fu_8242_p1 = xor_ln1085_155_fu_8236_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14055:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_156_fu_8255_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14055 | assign zext_ln218_156_fu_8261_p1 = xor_ln1085_156_fu_8255_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14057:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_157_fu_8274_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14057 | assign zext_ln218_157_fu_8280_p1 = xor_ln1085_157_fu_8274_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14059:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_158_fu_8293_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14059 | assign zext_ln218_158_fu_8299_p1 = xor_ln1085_158_fu_8293_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14061:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_159_fu_8312_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14061 | assign zext_ln218_159_fu_8318_p1 = xor_ln1085_159_fu_8312_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14063:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_15_fu_5576_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14063 | assign zext_ln218_15_fu_5582_p1 = xor_ln1085_15_fu_5576_p2;
[2024-02-29 20:34:44,448]       |                                 ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14065:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_160_fu_8331_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14065 | assign zext_ln218_160_fu_8337_p1 = xor_ln1085_160_fu_8331_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14067:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_161_fu_8350_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14067 | assign zext_ln218_161_fu_8356_p1 = xor_ln1085_161_fu_8350_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14069:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_162_fu_8369_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14069 | assign zext_ln218_162_fu_8375_p1 = xor_ln1085_162_fu_8369_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14071:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_163_fu_8388_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14071 | assign zext_ln218_163_fu_8394_p1 = xor_ln1085_163_fu_8388_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14073:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_164_fu_8407_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14073 | assign zext_ln218_164_fu_8413_p1 = xor_ln1085_164_fu_8407_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14075:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_165_fu_8426_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14075 | assign zext_ln218_165_fu_8432_p1 = xor_ln1085_165_fu_8426_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14077:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_166_fu_8445_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14077 | assign zext_ln218_166_fu_8451_p1 = xor_ln1085_166_fu_8445_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14079:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_167_fu_8464_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14079 | assign zext_ln218_167_fu_8470_p1 = xor_ln1085_167_fu_8464_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14081:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_168_fu_8483_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14081 | assign zext_ln218_168_fu_8489_p1 = xor_ln1085_168_fu_8483_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14083:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_169_fu_8502_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14083 | assign zext_ln218_169_fu_8508_p1 = xor_ln1085_169_fu_8502_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14085:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_16_fu_5595_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14085 | assign zext_ln218_16_fu_5601_p1 = xor_ln1085_16_fu_5595_p2;
[2024-02-29 20:34:44,448]       |                                 ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14087:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_170_fu_8521_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14087 | assign zext_ln218_170_fu_8527_p1 = xor_ln1085_170_fu_8521_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14089:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_171_fu_8540_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14089 | assign zext_ln218_171_fu_8546_p1 = xor_ln1085_171_fu_8540_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14091:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_172_fu_8559_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14091 | assign zext_ln218_172_fu_8565_p1 = xor_ln1085_172_fu_8559_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14093:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_173_fu_8578_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14093 | assign zext_ln218_173_fu_8584_p1 = xor_ln1085_173_fu_8578_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14095:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_174_fu_8597_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14095 | assign zext_ln218_174_fu_8603_p1 = xor_ln1085_174_fu_8597_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14097:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_175_fu_8616_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14097 | assign zext_ln218_175_fu_8622_p1 = xor_ln1085_175_fu_8616_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14099:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_176_fu_8635_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14099 | assign zext_ln218_176_fu_8641_p1 = xor_ln1085_176_fu_8635_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14101:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_177_fu_8654_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14101 | assign zext_ln218_177_fu_8660_p1 = xor_ln1085_177_fu_8654_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14103:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_178_fu_8673_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14103 | assign zext_ln218_178_fu_8679_p1 = xor_ln1085_178_fu_8673_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14105:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_179_fu_8692_p2' generates 1 bits.
[2024-02-29 20:34:44,448]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,448] 14105 | assign zext_ln218_179_fu_8698_p1 = xor_ln1085_179_fu_8692_p2;
[2024-02-29 20:34:44,448]       |                                  ^
[2024-02-29 20:34:44,448] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14107:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_17_fu_5614_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14107 | assign zext_ln218_17_fu_5620_p1 = xor_ln1085_17_fu_5614_p2;
[2024-02-29 20:34:44,449]       |                                 ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14109:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_180_fu_8711_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14109 | assign zext_ln218_180_fu_8717_p1 = xor_ln1085_180_fu_8711_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14111:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_181_fu_8730_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14111 | assign zext_ln218_181_fu_8736_p1 = xor_ln1085_181_fu_8730_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14113:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_182_fu_8749_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14113 | assign zext_ln218_182_fu_8755_p1 = xor_ln1085_182_fu_8749_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14115:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_183_fu_8768_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14115 | assign zext_ln218_183_fu_8774_p1 = xor_ln1085_183_fu_8768_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14117:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_184_fu_8787_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14117 | assign zext_ln218_184_fu_8793_p1 = xor_ln1085_184_fu_8787_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14119:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_185_fu_8806_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14119 | assign zext_ln218_185_fu_8812_p1 = xor_ln1085_185_fu_8806_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14121:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_186_fu_8825_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14121 | assign zext_ln218_186_fu_8831_p1 = xor_ln1085_186_fu_8825_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14123:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_187_fu_8844_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14123 | assign zext_ln218_187_fu_8850_p1 = xor_ln1085_187_fu_8844_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14125:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_188_fu_8863_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14125 | assign zext_ln218_188_fu_8869_p1 = xor_ln1085_188_fu_8863_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14127:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_189_fu_8882_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14127 | assign zext_ln218_189_fu_8888_p1 = xor_ln1085_189_fu_8882_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14129:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_18_fu_5633_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14129 | assign zext_ln218_18_fu_5639_p1 = xor_ln1085_18_fu_5633_p2;
[2024-02-29 20:34:44,449]       |                                 ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14131:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_190_fu_8901_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14131 | assign zext_ln218_190_fu_8907_p1 = xor_ln1085_190_fu_8901_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14133:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_191_fu_8920_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14133 | assign zext_ln218_191_fu_8926_p1 = xor_ln1085_191_fu_8920_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14135:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_192_fu_8939_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14135 | assign zext_ln218_192_fu_8945_p1 = xor_ln1085_192_fu_8939_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14137:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_193_fu_8958_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14137 | assign zext_ln218_193_fu_8964_p1 = xor_ln1085_193_fu_8958_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14139:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_194_fu_8977_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14139 | assign zext_ln218_194_fu_8983_p1 = xor_ln1085_194_fu_8977_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14141:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_195_fu_8996_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14141 | assign zext_ln218_195_fu_9002_p1 = xor_ln1085_195_fu_8996_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14143:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_196_fu_9015_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14143 | assign zext_ln218_196_fu_9021_p1 = xor_ln1085_196_fu_9015_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14145:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_197_fu_9034_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14145 | assign zext_ln218_197_fu_9040_p1 = xor_ln1085_197_fu_9034_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14147:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_198_fu_9053_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14147 | assign zext_ln218_198_fu_9059_p1 = xor_ln1085_198_fu_9053_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14149:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_199_fu_9072_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14149 | assign zext_ln218_199_fu_9078_p1 = xor_ln1085_199_fu_9072_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14151:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_19_fu_5652_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14151 | assign zext_ln218_19_fu_5658_p1 = xor_ln1085_19_fu_5652_p2;
[2024-02-29 20:34:44,449]       |                                 ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14153:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_1_fu_5310_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14153 | assign zext_ln218_1_fu_5316_p1 = xor_ln1085_1_fu_5310_p2;
[2024-02-29 20:34:44,449]       |                                ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14155:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_200_fu_9091_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14155 | assign zext_ln218_200_fu_9097_p1 = xor_ln1085_200_fu_9091_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14157:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_201_fu_9110_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14157 | assign zext_ln218_201_fu_9116_p1 = xor_ln1085_201_fu_9110_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14159:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_202_fu_9129_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14159 | assign zext_ln218_202_fu_9135_p1 = xor_ln1085_202_fu_9129_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14161:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_203_fu_9148_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14161 | assign zext_ln218_203_fu_9154_p1 = xor_ln1085_203_fu_9148_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14163:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_204_fu_9167_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14163 | assign zext_ln218_204_fu_9173_p1 = xor_ln1085_204_fu_9167_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14165:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_205_fu_9186_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14165 | assign zext_ln218_205_fu_9192_p1 = xor_ln1085_205_fu_9186_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14167:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_206_fu_9205_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14167 | assign zext_ln218_206_fu_9211_p1 = xor_ln1085_206_fu_9205_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14169:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_207_fu_9224_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,449] 14169 | assign zext_ln218_207_fu_9230_p1 = xor_ln1085_207_fu_9224_p2;
[2024-02-29 20:34:44,449]       |                                  ^
[2024-02-29 20:34:44,449] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14171:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_208_fu_9243_p2' generates 1 bits.
[2024-02-29 20:34:44,449]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14171 | assign zext_ln218_208_fu_9249_p1 = xor_ln1085_208_fu_9243_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14173:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_209_fu_9262_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14173 | assign zext_ln218_209_fu_9268_p1 = xor_ln1085_209_fu_9262_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14175:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_20_fu_5671_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14175 | assign zext_ln218_20_fu_5677_p1 = xor_ln1085_20_fu_5671_p2;
[2024-02-29 20:34:44,450]       |                                 ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14177:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_210_fu_9281_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14177 | assign zext_ln218_210_fu_9287_p1 = xor_ln1085_210_fu_9281_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14179:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_211_fu_9300_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14179 | assign zext_ln218_211_fu_9306_p1 = xor_ln1085_211_fu_9300_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14181:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_212_fu_9319_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14181 | assign zext_ln218_212_fu_9325_p1 = xor_ln1085_212_fu_9319_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14183:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_213_fu_9338_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14183 | assign zext_ln218_213_fu_9344_p1 = xor_ln1085_213_fu_9338_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14185:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_214_fu_9357_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14185 | assign zext_ln218_214_fu_9363_p1 = xor_ln1085_214_fu_9357_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14187:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_215_fu_9376_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14187 | assign zext_ln218_215_fu_9382_p1 = xor_ln1085_215_fu_9376_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14189:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_216_fu_9395_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14189 | assign zext_ln218_216_fu_9401_p1 = xor_ln1085_216_fu_9395_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14191:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_217_fu_9414_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14191 | assign zext_ln218_217_fu_9420_p1 = xor_ln1085_217_fu_9414_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14193:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_218_fu_9433_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14193 | assign zext_ln218_218_fu_9439_p1 = xor_ln1085_218_fu_9433_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14195:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_219_fu_9452_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14195 | assign zext_ln218_219_fu_9458_p1 = xor_ln1085_219_fu_9452_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14197:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_21_fu_5690_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14197 | assign zext_ln218_21_fu_5696_p1 = xor_ln1085_21_fu_5690_p2;
[2024-02-29 20:34:44,450]       |                                 ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14199:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_220_fu_9471_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14199 | assign zext_ln218_220_fu_9477_p1 = xor_ln1085_220_fu_9471_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14201:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_221_fu_9490_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14201 | assign zext_ln218_221_fu_9496_p1 = xor_ln1085_221_fu_9490_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14203:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_222_fu_9509_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14203 | assign zext_ln218_222_fu_9515_p1 = xor_ln1085_222_fu_9509_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14205:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_223_fu_9528_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14205 | assign zext_ln218_223_fu_9534_p1 = xor_ln1085_223_fu_9528_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14207:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_224_fu_9547_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14207 | assign zext_ln218_224_fu_9553_p1 = xor_ln1085_224_fu_9547_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14209:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_225_fu_9566_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14209 | assign zext_ln218_225_fu_9572_p1 = xor_ln1085_225_fu_9566_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14211:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_226_fu_9585_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14211 | assign zext_ln218_226_fu_9591_p1 = xor_ln1085_226_fu_9585_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14213:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_227_fu_9604_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14213 | assign zext_ln218_227_fu_9610_p1 = xor_ln1085_227_fu_9604_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14215:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_228_fu_9623_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14215 | assign zext_ln218_228_fu_9629_p1 = xor_ln1085_228_fu_9623_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14217:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_229_fu_9642_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14217 | assign zext_ln218_229_fu_9648_p1 = xor_ln1085_229_fu_9642_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14219:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_22_fu_5709_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14219 | assign zext_ln218_22_fu_5715_p1 = xor_ln1085_22_fu_5709_p2;
[2024-02-29 20:34:44,450]       |                                 ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14221:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_230_fu_9661_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14221 | assign zext_ln218_230_fu_9667_p1 = xor_ln1085_230_fu_9661_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14223:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_231_fu_9680_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14223 | assign zext_ln218_231_fu_9686_p1 = xor_ln1085_231_fu_9680_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14225:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_232_fu_9699_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14225 | assign zext_ln218_232_fu_9705_p1 = xor_ln1085_232_fu_9699_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14227:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_233_fu_9718_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14227 | assign zext_ln218_233_fu_9724_p1 = xor_ln1085_233_fu_9718_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14229:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_234_fu_9737_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14229 | assign zext_ln218_234_fu_9743_p1 = xor_ln1085_234_fu_9737_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14231:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_235_fu_9756_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14231 | assign zext_ln218_235_fu_9762_p1 = xor_ln1085_235_fu_9756_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14233:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_236_fu_9775_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,450] 14233 | assign zext_ln218_236_fu_9781_p1 = xor_ln1085_236_fu_9775_p2;
[2024-02-29 20:34:44,450]       |                                  ^
[2024-02-29 20:34:44,450] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14235:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_237_fu_9794_p2' generates 1 bits.
[2024-02-29 20:34:44,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14235 | assign zext_ln218_237_fu_9800_p1 = xor_ln1085_237_fu_9794_p2;
[2024-02-29 20:34:44,451]       |                                  ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14237:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_238_fu_9813_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14237 | assign zext_ln218_238_fu_9819_p1 = xor_ln1085_238_fu_9813_p2;
[2024-02-29 20:34:44,451]       |                                  ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14239:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_239_fu_9832_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14239 | assign zext_ln218_239_fu_9838_p1 = xor_ln1085_239_fu_9832_p2;
[2024-02-29 20:34:44,451]       |                                  ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14241:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_23_fu_5728_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14241 | assign zext_ln218_23_fu_5734_p1 = xor_ln1085_23_fu_5728_p2;
[2024-02-29 20:34:44,451]       |                                 ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14243:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_240_fu_9851_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14243 | assign zext_ln218_240_fu_9857_p1 = xor_ln1085_240_fu_9851_p2;
[2024-02-29 20:34:44,451]       |                                  ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14245:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_241_fu_9870_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14245 | assign zext_ln218_241_fu_9876_p1 = xor_ln1085_241_fu_9870_p2;
[2024-02-29 20:34:44,451]       |                                  ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14247:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_242_fu_9889_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14247 | assign zext_ln218_242_fu_9895_p1 = xor_ln1085_242_fu_9889_p2;
[2024-02-29 20:34:44,451]       |                                  ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14249:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_243_fu_9908_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14249 | assign zext_ln218_243_fu_9914_p1 = xor_ln1085_243_fu_9908_p2;
[2024-02-29 20:34:44,451]       |                                  ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14251:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_244_fu_9927_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14251 | assign zext_ln218_244_fu_9933_p1 = xor_ln1085_244_fu_9927_p2;
[2024-02-29 20:34:44,451]       |                                  ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14253:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_245_fu_9946_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14253 | assign zext_ln218_245_fu_9952_p1 = xor_ln1085_245_fu_9946_p2;
[2024-02-29 20:34:44,451]       |                                  ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14255:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_246_fu_9965_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14255 | assign zext_ln218_246_fu_9971_p1 = xor_ln1085_246_fu_9965_p2;
[2024-02-29 20:34:44,451]       |                                  ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14257:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_247_fu_9984_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14257 | assign zext_ln218_247_fu_9990_p1 = xor_ln1085_247_fu_9984_p2;
[2024-02-29 20:34:44,451]       |                                  ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14259:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_248_fu_10003_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14259 | assign zext_ln218_248_fu_10009_p1 = xor_ln1085_248_fu_10003_p2;
[2024-02-29 20:34:44,451]       |                                   ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14261:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_249_fu_10022_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14261 | assign zext_ln218_249_fu_10028_p1 = xor_ln1085_249_fu_10022_p2;
[2024-02-29 20:34:44,451]       |                                   ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14263:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_24_fu_5747_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14263 | assign zext_ln218_24_fu_5753_p1 = xor_ln1085_24_fu_5747_p2;
[2024-02-29 20:34:44,451]       |                                 ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14265:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_250_fu_10041_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14265 | assign zext_ln218_250_fu_10047_p1 = xor_ln1085_250_fu_10041_p2;
[2024-02-29 20:34:44,451]       |                                   ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14267:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_251_fu_10060_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14267 | assign zext_ln218_251_fu_10066_p1 = xor_ln1085_251_fu_10060_p2;
[2024-02-29 20:34:44,451]       |                                   ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14269:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_252_fu_10079_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14269 | assign zext_ln218_252_fu_10085_p1 = xor_ln1085_252_fu_10079_p2;
[2024-02-29 20:34:44,451]       |                                   ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14271:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_25_fu_5766_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14271 | assign zext_ln218_25_fu_5772_p1 = xor_ln1085_25_fu_5766_p2;
[2024-02-29 20:34:44,451]       |                                 ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14273:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_26_fu_5785_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14273 | assign zext_ln218_26_fu_5791_p1 = xor_ln1085_26_fu_5785_p2;
[2024-02-29 20:34:44,451]       |                                 ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14275:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_27_fu_5804_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14275 | assign zext_ln218_27_fu_5810_p1 = xor_ln1085_27_fu_5804_p2;
[2024-02-29 20:34:44,451]       |                                 ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14277:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_28_fu_5823_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14277 | assign zext_ln218_28_fu_5829_p1 = xor_ln1085_28_fu_5823_p2;
[2024-02-29 20:34:44,451]       |                                 ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14279:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_29_fu_5842_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14279 | assign zext_ln218_29_fu_5848_p1 = xor_ln1085_29_fu_5842_p2;
[2024-02-29 20:34:44,451]       |                                 ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14281:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_2_fu_5329_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14281 | assign zext_ln218_2_fu_5335_p1 = xor_ln1085_2_fu_5329_p2;
[2024-02-29 20:34:44,451]       |                                ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14283:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_30_fu_5861_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14283 | assign zext_ln218_30_fu_5867_p1 = xor_ln1085_30_fu_5861_p2;
[2024-02-29 20:34:44,451]       |                                 ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14285:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_31_fu_5880_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14285 | assign zext_ln218_31_fu_5886_p1 = xor_ln1085_31_fu_5880_p2;
[2024-02-29 20:34:44,451]       |                                 ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14287:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_32_fu_5899_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14287 | assign zext_ln218_32_fu_5905_p1 = xor_ln1085_32_fu_5899_p2;
[2024-02-29 20:34:44,451]       |                                 ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14289:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_33_fu_5918_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14289 | assign zext_ln218_33_fu_5924_p1 = xor_ln1085_33_fu_5918_p2;
[2024-02-29 20:34:44,451]       |                                 ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14291:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_34_fu_5937_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14291 | assign zext_ln218_34_fu_5943_p1 = xor_ln1085_34_fu_5937_p2;
[2024-02-29 20:34:44,451]       |                                 ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14293:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_35_fu_5956_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14293 | assign zext_ln218_35_fu_5962_p1 = xor_ln1085_35_fu_5956_p2;
[2024-02-29 20:34:44,451]       |                                 ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14295:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_36_fu_5975_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14295 | assign zext_ln218_36_fu_5981_p1 = xor_ln1085_36_fu_5975_p2;
[2024-02-29 20:34:44,451]       |                                 ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14297:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_37_fu_5994_p2' generates 1 bits.
[2024-02-29 20:34:44,451]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,451] 14297 | assign zext_ln218_37_fu_6000_p1 = xor_ln1085_37_fu_5994_p2;
[2024-02-29 20:34:44,451]       |                                 ^
[2024-02-29 20:34:44,451] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14299:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_38_fu_6013_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14299 | assign zext_ln218_38_fu_6019_p1 = xor_ln1085_38_fu_6013_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14301:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_39_fu_6032_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14301 | assign zext_ln218_39_fu_6038_p1 = xor_ln1085_39_fu_6032_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14303:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_3_fu_5348_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14303 | assign zext_ln218_3_fu_5354_p1 = xor_ln1085_3_fu_5348_p2;
[2024-02-29 20:34:44,452]       |                                ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14305:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_40_fu_6051_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14305 | assign zext_ln218_40_fu_6057_p1 = xor_ln1085_40_fu_6051_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14307:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_41_fu_6070_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14307 | assign zext_ln218_41_fu_6076_p1 = xor_ln1085_41_fu_6070_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14309:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_42_fu_6089_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14309 | assign zext_ln218_42_fu_6095_p1 = xor_ln1085_42_fu_6089_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14311:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_43_fu_6108_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14311 | assign zext_ln218_43_fu_6114_p1 = xor_ln1085_43_fu_6108_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14313:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_44_fu_6127_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14313 | assign zext_ln218_44_fu_6133_p1 = xor_ln1085_44_fu_6127_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14315:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_45_fu_6146_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14315 | assign zext_ln218_45_fu_6152_p1 = xor_ln1085_45_fu_6146_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14317:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_46_fu_6165_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14317 | assign zext_ln218_46_fu_6171_p1 = xor_ln1085_46_fu_6165_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14319:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_47_fu_6184_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14319 | assign zext_ln218_47_fu_6190_p1 = xor_ln1085_47_fu_6184_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14321:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_48_fu_6203_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14321 | assign zext_ln218_48_fu_6209_p1 = xor_ln1085_48_fu_6203_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14323:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_49_fu_6222_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14323 | assign zext_ln218_49_fu_6228_p1 = xor_ln1085_49_fu_6222_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14325:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_4_fu_5367_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14325 | assign zext_ln218_4_fu_5373_p1 = xor_ln1085_4_fu_5367_p2;
[2024-02-29 20:34:44,452]       |                                ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14327:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_50_fu_6241_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14327 | assign zext_ln218_50_fu_6247_p1 = xor_ln1085_50_fu_6241_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14329:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_51_fu_6260_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14329 | assign zext_ln218_51_fu_6266_p1 = xor_ln1085_51_fu_6260_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14331:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_52_fu_6279_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14331 | assign zext_ln218_52_fu_6285_p1 = xor_ln1085_52_fu_6279_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14333:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_53_fu_6298_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14333 | assign zext_ln218_53_fu_6304_p1 = xor_ln1085_53_fu_6298_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14335:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_54_fu_6317_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14335 | assign zext_ln218_54_fu_6323_p1 = xor_ln1085_54_fu_6317_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14337:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_55_fu_6336_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14337 | assign zext_ln218_55_fu_6342_p1 = xor_ln1085_55_fu_6336_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14339:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_56_fu_6355_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14339 | assign zext_ln218_56_fu_6361_p1 = xor_ln1085_56_fu_6355_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14341:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_57_fu_6374_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14341 | assign zext_ln218_57_fu_6380_p1 = xor_ln1085_57_fu_6374_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14343:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_58_fu_6393_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14343 | assign zext_ln218_58_fu_6399_p1 = xor_ln1085_58_fu_6393_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14345:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_59_fu_6412_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14345 | assign zext_ln218_59_fu_6418_p1 = xor_ln1085_59_fu_6412_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14347:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_5_fu_5386_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14347 | assign zext_ln218_5_fu_5392_p1 = xor_ln1085_5_fu_5386_p2;
[2024-02-29 20:34:44,452]       |                                ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14349:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_60_fu_6431_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14349 | assign zext_ln218_60_fu_6437_p1 = xor_ln1085_60_fu_6431_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14351:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_61_fu_6450_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14351 | assign zext_ln218_61_fu_6456_p1 = xor_ln1085_61_fu_6450_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14353:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_62_fu_6469_p2' generates 1 bits.
[2024-02-29 20:34:44,452]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,452] 14353 | assign zext_ln218_62_fu_6475_p1 = xor_ln1085_62_fu_6469_p2;
[2024-02-29 20:34:44,452]       |                                 ^
[2024-02-29 20:34:44,452] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14355:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_63_fu_6488_p2' generates 1 bits.
[2024-02-29 20:34:44,453]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,453] 14355 | assign zext_ln218_63_fu_6494_p1 = xor_ln1085_63_fu_6488_p2;
[2024-02-29 20:34:44,453]       |                                 ^
[2024-02-29 20:34:44,453] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14357:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_64_fu_6507_p2' generates 1 bits.
[2024-02-29 20:34:44,453]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,453] 14357 | assign zext_ln218_64_fu_6513_p1 = xor_ln1085_64_fu_6507_p2;
[2024-02-29 20:34:44,453]       |                                 ^
[2024-02-29 20:34:44,453] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14359:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_65_fu_6526_p2' generates 1 bits.
[2024-02-29 20:34:44,453]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,453] 14359 | assign zext_ln218_65_fu_6532_p1 = xor_ln1085_65_fu_6526_p2;
[2024-02-29 20:34:44,453]       |                                 ^
[2024-02-29 20:34:44,453] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14361:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_66_fu_6545_p2' generates 1 bits.
[2024-02-29 20:34:44,453]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,453] 14361 | assign zext_ln218_66_fu_6551_p1 = xor_ln1085_66_fu_6545_p2;
[2024-02-29 20:34:44,453]       |                                 ^
[2024-02-29 20:34:44,453] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14363:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_67_fu_6564_p2' generates 1 bits.
[2024-02-29 20:34:44,453]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,453] 14363 | assign zext_ln218_67_fu_6570_p1 = xor_ln1085_67_fu_6564_p2;
[2024-02-29 20:34:44,453]       |                                 ^
[2024-02-29 20:34:44,453] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14365:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_68_fu_6583_p2' generates 1 bits.
[2024-02-29 20:34:44,453]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,453] 14365 | assign zext_ln218_68_fu_6589_p1 = xor_ln1085_68_fu_6583_p2;
[2024-02-29 20:34:44,453]       |                                 ^
[2024-02-29 20:34:44,453] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14367:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_69_fu_6602_p2' generates 1 bits.
[2024-02-29 20:34:44,453]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,453] 14367 | assign zext_ln218_69_fu_6608_p1 = xor_ln1085_69_fu_6602_p2;
[2024-02-29 20:34:44,453]       |                                 ^
[2024-02-29 20:34:44,453] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14369:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_6_fu_5405_p2' generates 1 bits.
[2024-02-29 20:34:44,453]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,453] 14369 | assign zext_ln218_6_fu_5411_p1 = xor_ln1085_6_fu_5405_p2;
[2024-02-29 20:34:44,453]       |                                ^
[2024-02-29 20:34:44,453] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14371:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_70_fu_6621_p2' generates 1 bits.
[2024-02-29 20:34:44,453]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,453] 14371 | assign zext_ln218_70_fu_6627_p1 = xor_ln1085_70_fu_6621_p2;
[2024-02-29 20:34:44,453]       |                                 ^
[2024-02-29 20:34:44,453] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14373:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_71_fu_6640_p2' generates 1 bits.
[2024-02-29 20:34:44,453]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,453] 14373 | assign zext_ln218_71_fu_6646_p1 = xor_ln1085_71_fu_6640_p2;
[2024-02-29 20:34:44,453]       |                                 ^
[2024-02-29 20:34:44,453] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14375:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_72_fu_6659_p2' generates 1 bits.
[2024-02-29 20:34:44,453]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,453] 14375 | assign zext_ln218_72_fu_6665_p1 = xor_ln1085_72_fu_6659_p2;
[2024-02-29 20:34:44,453]       |                                 ^
[2024-02-29 20:34:44,453] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14377:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_73_fu_6678_p2' generates 1 bits.
[2024-02-29 20:34:44,453]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,453] 14377 | assign zext_ln218_73_fu_6684_p1 = xor_ln1085_73_fu_6678_p2;
[2024-02-29 20:34:44,453]       |                                 ^
[2024-02-29 20:34:44,453] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14379:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_74_fu_6697_p2' generates 1 bits.
[2024-02-29 20:34:44,453]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,453] 14379 | assign zext_ln218_74_fu_6703_p1 = xor_ln1085_74_fu_6697_p2;
[2024-02-29 20:34:44,453]       |                                 ^
[2024-02-29 20:34:44,453] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14381:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_75_fu_6716_p2' generates 1 bits.
[2024-02-29 20:34:44,453]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,453] 14381 | assign zext_ln218_75_fu_6722_p1 = xor_ln1085_75_fu_6716_p2;
[2024-02-29 20:34:44,453]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14383:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_76_fu_6735_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14383 | assign zext_ln218_76_fu_6741_p1 = xor_ln1085_76_fu_6735_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14385:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_77_fu_6754_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14385 | assign zext_ln218_77_fu_6760_p1 = xor_ln1085_77_fu_6754_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14387:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_78_fu_6773_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14387 | assign zext_ln218_78_fu_6779_p1 = xor_ln1085_78_fu_6773_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14389:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_79_fu_6792_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14389 | assign zext_ln218_79_fu_6798_p1 = xor_ln1085_79_fu_6792_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14391:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_7_fu_5424_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14391 | assign zext_ln218_7_fu_5430_p1 = xor_ln1085_7_fu_5424_p2;
[2024-02-29 20:34:44,454]       |                                ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14393:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_80_fu_6811_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14393 | assign zext_ln218_80_fu_6817_p1 = xor_ln1085_80_fu_6811_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14395:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_81_fu_6830_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14395 | assign zext_ln218_81_fu_6836_p1 = xor_ln1085_81_fu_6830_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14397:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_82_fu_6849_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14397 | assign zext_ln218_82_fu_6855_p1 = xor_ln1085_82_fu_6849_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14399:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_83_fu_6868_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14399 | assign zext_ln218_83_fu_6874_p1 = xor_ln1085_83_fu_6868_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14401:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_84_fu_6887_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14401 | assign zext_ln218_84_fu_6893_p1 = xor_ln1085_84_fu_6887_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14403:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_85_fu_6906_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14403 | assign zext_ln218_85_fu_6912_p1 = xor_ln1085_85_fu_6906_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14405:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_86_fu_6925_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14405 | assign zext_ln218_86_fu_6931_p1 = xor_ln1085_86_fu_6925_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14407:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_87_fu_6944_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14407 | assign zext_ln218_87_fu_6950_p1 = xor_ln1085_87_fu_6944_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14409:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_88_fu_6963_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14409 | assign zext_ln218_88_fu_6969_p1 = xor_ln1085_88_fu_6963_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14411:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_89_fu_6982_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14411 | assign zext_ln218_89_fu_6988_p1 = xor_ln1085_89_fu_6982_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14413:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_8_fu_5443_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14413 | assign zext_ln218_8_fu_5449_p1 = xor_ln1085_8_fu_5443_p2;
[2024-02-29 20:34:44,454]       |                                ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14415:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_90_fu_7001_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14415 | assign zext_ln218_90_fu_7007_p1 = xor_ln1085_90_fu_7001_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14417:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_91_fu_7020_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14417 | assign zext_ln218_91_fu_7026_p1 = xor_ln1085_91_fu_7020_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14419:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_92_fu_7039_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14419 | assign zext_ln218_92_fu_7045_p1 = xor_ln1085_92_fu_7039_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14421:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_93_fu_7058_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14421 | assign zext_ln218_93_fu_7064_p1 = xor_ln1085_93_fu_7058_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14423:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_94_fu_7077_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14423 | assign zext_ln218_94_fu_7083_p1 = xor_ln1085_94_fu_7077_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14425:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_95_fu_7096_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14425 | assign zext_ln218_95_fu_7102_p1 = xor_ln1085_95_fu_7096_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14427:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_96_fu_7115_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14427 | assign zext_ln218_96_fu_7121_p1 = xor_ln1085_96_fu_7115_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14429:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_97_fu_7134_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14429 | assign zext_ln218_97_fu_7140_p1 = xor_ln1085_97_fu_7134_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14431:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_98_fu_7153_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14431 | assign zext_ln218_98_fu_7159_p1 = xor_ln1085_98_fu_7153_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14433:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_99_fu_7172_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14433 | assign zext_ln218_99_fu_7178_p1 = xor_ln1085_99_fu_7172_p2;
[2024-02-29 20:34:44,454]       |                                 ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14435:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_9_fu_5462_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14435 | assign zext_ln218_9_fu_5468_p1 = xor_ln1085_9_fu_5462_p2;
[2024-02-29 20:34:44,454]       |                                ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14437:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_fu_5291_p2' generates 1 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14437 | assign zext_ln218_fu_5297_p1 = xor_ln1085_fu_5291_p2;
[2024-02-29 20:34:44,454]       |                              ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14439:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_119_fu_11128_p2' generates 2 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14439 | assign zext_ln886_100_fu_11134_p1 = add_ln886_119_fu_11128_p2;
[2024-02-29 20:34:44,454]       |                                   ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14441:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_120_fu_11138_p2' generates 3 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14441 | assign zext_ln886_101_fu_11144_p1 = add_ln886_120_fu_11138_p2;
[2024-02-29 20:34:44,454]       |                                   ^
[2024-02-29 20:34:44,454] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14443:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_121_fu_11148_p2' generates 4 bits.
[2024-02-29 20:34:44,454]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,454] 14443 | assign zext_ln886_102_fu_11154_p1 = add_ln886_121_fu_11148_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14445:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_122_fu_11158_p2' generates 5 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14445 | assign zext_ln886_103_fu_11164_p1 = add_ln886_122_fu_11158_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14447:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_123_fu_11168_p2' generates 2 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14447 | assign zext_ln886_104_fu_11174_p1 = add_ln886_123_fu_11168_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14449:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_124_fu_11178_p2' generates 2 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14449 | assign zext_ln886_105_fu_11184_p1 = add_ln886_124_fu_11178_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14451:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_125_fu_11188_p2' generates 3 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14451 | assign zext_ln886_106_fu_11194_p1 = add_ln886_125_fu_11188_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14453:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_126_fu_11198_p2' generates 2 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14453 | assign zext_ln886_107_fu_11204_p1 = add_ln886_126_fu_11198_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14455:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_127_fu_11208_p2' generates 2 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14455 | assign zext_ln886_108_fu_11214_p1 = add_ln886_127_fu_11208_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14457:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_128_fu_11218_p2' generates 3 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14457 | assign zext_ln886_109_fu_11224_p1 = add_ln886_128_fu_11218_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14459:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_26_fu_10210_p2' generates 3 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14459 | assign zext_ln886_10_fu_10216_p1 = add_ln886_26_fu_10210_p2;
[2024-02-29 20:34:44,455]       |                                  ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14461:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_129_fu_11228_p2' generates 4 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14461 | assign zext_ln886_110_fu_11234_p1 = add_ln886_129_fu_11228_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14463:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_130_fu_11238_p2' generates 2 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14463 | assign zext_ln886_111_fu_11244_p1 = add_ln886_130_fu_11238_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14465:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_131_fu_11248_p2' generates 2 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14465 | assign zext_ln886_112_fu_11254_p1 = add_ln886_131_fu_11248_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14467:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_132_fu_11258_p2' generates 3 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14467 | assign zext_ln886_113_fu_11264_p1 = add_ln886_132_fu_11258_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14469:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_133_fu_11268_p2' generates 2 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14469 | assign zext_ln886_114_fu_11274_p1 = add_ln886_133_fu_11268_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14471:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_134_fu_11278_p2' generates 2 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14471 | assign zext_ln886_115_fu_11284_p1 = add_ln886_134_fu_11278_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14473:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_135_fu_11288_p2' generates 3 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14473 | assign zext_ln886_116_fu_11294_p1 = add_ln886_135_fu_11288_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14475:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_136_fu_11298_p2' generates 4 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14475 | assign zext_ln886_117_fu_11304_p1 = add_ln886_136_fu_11298_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14477:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_137_fu_11308_p2' generates 5 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14477 | assign zext_ln886_118_fu_11314_p1 = add_ln886_137_fu_11308_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14479:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_138_fu_11318_p2' generates 6 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14479 | assign zext_ln886_119_fu_11324_p1 = add_ln886_138_fu_11318_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14481:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_28_fu_10226_p2' generates 4 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14481 | assign zext_ln886_11_fu_10232_p1 = add_ln886_28_fu_10226_p2;
[2024-02-29 20:34:44,455]       |                                  ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14483:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_140_fu_11334_p2' generates 7 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14483 | assign zext_ln886_120_fu_11340_p1 = add_ln886_140_fu_11334_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14485:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_141_fu_11344_p2' generates 2 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14485 | assign zext_ln886_121_fu_11350_p1 = add_ln886_141_fu_11344_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14487:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_142_fu_11354_p2' generates 2 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14487 | assign zext_ln886_122_fu_11360_p1 = add_ln886_142_fu_11354_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14489:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_143_fu_11364_p2' generates 3 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14489 | assign zext_ln886_123_fu_11370_p1 = add_ln886_143_fu_11364_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14491:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_144_fu_11374_p2' generates 2 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14491 | assign zext_ln886_124_fu_11380_p1 = add_ln886_144_fu_11374_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14493:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_145_fu_11384_p2' generates 2 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14493 | assign zext_ln886_125_fu_11390_p1 = add_ln886_145_fu_11384_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14495:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_146_fu_11394_p2' generates 3 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14495 | assign zext_ln886_126_fu_11400_p1 = add_ln886_146_fu_11394_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14497:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_147_fu_11404_p2' generates 4 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14497 | assign zext_ln886_127_fu_11410_p1 = add_ln886_147_fu_11404_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14499:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_148_fu_11414_p2' generates 2 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14499 | assign zext_ln886_128_fu_11420_p1 = add_ln886_148_fu_11414_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,455] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14501:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_149_fu_11424_p2' generates 2 bits.
[2024-02-29 20:34:44,455]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,455] 14501 | assign zext_ln886_129_fu_11430_p1 = add_ln886_149_fu_11424_p2;
[2024-02-29 20:34:44,455]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14503:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_29_fu_10236_p2' generates 2 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14503 | assign zext_ln886_12_fu_10242_p1 = add_ln886_29_fu_10236_p2;
[2024-02-29 20:34:44,456]       |                                  ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14505:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_150_fu_11434_p2' generates 3 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14505 | assign zext_ln886_130_fu_11440_p1 = add_ln886_150_fu_11434_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14507:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_151_fu_11444_p2' generates 2 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14507 | assign zext_ln886_131_fu_11450_p1 = add_ln886_151_fu_11444_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14509:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_152_fu_11454_p2' generates 2 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14509 | assign zext_ln886_132_fu_11460_p1 = add_ln886_152_fu_11454_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14511:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_153_fu_11464_p2' generates 3 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14511 | assign zext_ln886_133_fu_11470_p1 = add_ln886_153_fu_11464_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14513:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_154_fu_11474_p2' generates 4 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14513 | assign zext_ln886_134_fu_11480_p1 = add_ln886_154_fu_11474_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14515:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_155_fu_11484_p2' generates 5 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14515 | assign zext_ln886_135_fu_11490_p1 = add_ln886_155_fu_11484_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14517:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_156_fu_11494_p2' generates 2 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14517 | assign zext_ln886_136_fu_11500_p1 = add_ln886_156_fu_11494_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14519:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_157_fu_11504_p2' generates 2 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14519 | assign zext_ln886_137_fu_11510_p1 = add_ln886_157_fu_11504_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14521:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_158_fu_11514_p2' generates 3 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14521 | assign zext_ln886_138_fu_11520_p1 = add_ln886_158_fu_11514_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14523:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_159_fu_11524_p2' generates 2 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14523 | assign zext_ln886_139_fu_11530_p1 = add_ln886_159_fu_11524_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14525:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_30_fu_10246_p2' generates 2 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14525 | assign zext_ln886_13_fu_10252_p1 = add_ln886_30_fu_10246_p2;
[2024-02-29 20:34:44,456]       |                                  ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14527:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_160_fu_11534_p2' generates 2 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14527 | assign zext_ln886_140_fu_11540_p1 = add_ln886_160_fu_11534_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14529:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_161_fu_11544_p2' generates 3 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14529 | assign zext_ln886_141_fu_11550_p1 = add_ln886_161_fu_11544_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14531:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_162_fu_11554_p2' generates 4 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14531 | assign zext_ln886_142_fu_11560_p1 = add_ln886_162_fu_11554_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14533:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_163_fu_11564_p2' generates 2 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14533 | assign zext_ln886_143_fu_11570_p1 = add_ln886_163_fu_11564_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14535:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_164_fu_11574_p2' generates 2 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14535 | assign zext_ln886_144_fu_11580_p1 = add_ln886_164_fu_11574_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14537:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_165_fu_11584_p2' generates 3 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14537 | assign zext_ln886_145_fu_11590_p1 = add_ln886_165_fu_11584_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14539:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_166_fu_11594_p2' generates 2 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14539 | assign zext_ln886_146_fu_11600_p1 = add_ln886_166_fu_11594_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14541:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_167_fu_11604_p2' generates 2 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14541 | assign zext_ln886_147_fu_11610_p1 = add_ln886_167_fu_11604_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14543:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_168_fu_11614_p2' generates 3 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14543 | assign zext_ln886_148_fu_11620_p1 = add_ln886_168_fu_11614_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14545:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_169_fu_11624_p2' generates 4 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14545 | assign zext_ln886_149_fu_11630_p1 = add_ln886_169_fu_11624_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14547:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_31_fu_10256_p2' generates 3 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14547 | assign zext_ln886_14_fu_10262_p1 = add_ln886_31_fu_10256_p2;
[2024-02-29 20:34:44,456]       |                                  ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14549:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_170_fu_11634_p2' generates 5 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14549 | assign zext_ln886_150_fu_11640_p1 = add_ln886_170_fu_11634_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14551:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_171_fu_11644_p2' generates 6 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14551 | assign zext_ln886_151_fu_11650_p1 = add_ln886_171_fu_11644_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14553:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_172_fu_11654_p2' generates 2 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14553 | assign zext_ln886_152_fu_11660_p1 = add_ln886_172_fu_11654_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14555:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_173_fu_11664_p2' generates 2 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14555 | assign zext_ln886_153_fu_11670_p1 = add_ln886_173_fu_11664_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14557:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_174_fu_11674_p2' generates 3 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14557 | assign zext_ln886_154_fu_11680_p1 = add_ln886_174_fu_11674_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14559:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_175_fu_11684_p2' generates 2 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14559 | assign zext_ln886_155_fu_11690_p1 = add_ln886_175_fu_11684_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14561:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_176_fu_11694_p2' generates 2 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14561 | assign zext_ln886_156_fu_11700_p1 = add_ln886_176_fu_11694_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14563:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_177_fu_11704_p2' generates 3 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14563 | assign zext_ln886_157_fu_11710_p1 = add_ln886_177_fu_11704_p2;
[2024-02-29 20:34:44,456]       |                                   ^
[2024-02-29 20:34:44,456] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14565:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_178_fu_11714_p2' generates 4 bits.
[2024-02-29 20:34:44,456]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,456] 14565 | assign zext_ln886_158_fu_11720_p1 = add_ln886_178_fu_11714_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14567:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_179_fu_11724_p2' generates 2 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14567 | assign zext_ln886_159_fu_11730_p1 = add_ln886_179_fu_11724_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14569:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_32_fu_10266_p2' generates 2 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14569 | assign zext_ln886_15_fu_10272_p1 = add_ln886_32_fu_10266_p2;
[2024-02-29 20:34:44,457]       |                                  ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14571:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_180_fu_11734_p2' generates 2 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14571 | assign zext_ln886_160_fu_11740_p1 = add_ln886_180_fu_11734_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14573:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_181_fu_11744_p2' generates 3 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14573 | assign zext_ln886_161_fu_11750_p1 = add_ln886_181_fu_11744_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14575:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_182_fu_11754_p2' generates 2 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14575 | assign zext_ln886_162_fu_11760_p1 = add_ln886_182_fu_11754_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14577:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_183_fu_11764_p2' generates 2 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14577 | assign zext_ln886_163_fu_11770_p1 = add_ln886_183_fu_11764_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14579:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_184_fu_11774_p2' generates 3 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14579 | assign zext_ln886_164_fu_11780_p1 = add_ln886_184_fu_11774_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14581:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_185_fu_11784_p2' generates 4 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14581 | assign zext_ln886_165_fu_11790_p1 = add_ln886_185_fu_11784_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14583:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_186_fu_11794_p2' generates 5 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14583 | assign zext_ln886_166_fu_11800_p1 = add_ln886_186_fu_11794_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14585:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_187_fu_11804_p2' generates 2 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14585 | assign zext_ln886_167_fu_11810_p1 = add_ln886_187_fu_11804_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14587:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_188_fu_11814_p2' generates 2 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14587 | assign zext_ln886_168_fu_11820_p1 = add_ln886_188_fu_11814_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14589:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_189_fu_11824_p2' generates 3 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14589 | assign zext_ln886_169_fu_11830_p1 = add_ln886_189_fu_11824_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14591:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_33_fu_10276_p2' generates 2 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14591 | assign zext_ln886_16_fu_10282_p1 = add_ln886_33_fu_10276_p2;
[2024-02-29 20:34:44,457]       |                                  ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14593:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_190_fu_11834_p2' generates 2 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14593 | assign zext_ln886_170_fu_11840_p1 = add_ln886_190_fu_11834_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14595:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_191_fu_11844_p2' generates 2 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14595 | assign zext_ln886_171_fu_11850_p1 = add_ln886_191_fu_11844_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14597:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_192_fu_11854_p2' generates 3 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14597 | assign zext_ln886_172_fu_11860_p1 = add_ln886_192_fu_11854_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14599:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_193_fu_11864_p2' generates 4 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14599 | assign zext_ln886_173_fu_11870_p1 = add_ln886_193_fu_11864_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14601:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_194_fu_11874_p2' generates 2 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14601 | assign zext_ln886_174_fu_11880_p1 = add_ln886_194_fu_11874_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14603:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_195_fu_11884_p2' generates 2 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14603 | assign zext_ln886_175_fu_11890_p1 = add_ln886_195_fu_11884_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14605:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_196_fu_11894_p2' generates 3 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14605 | assign zext_ln886_176_fu_11900_p1 = add_ln886_196_fu_11894_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14607:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_197_fu_11904_p2' generates 2 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14607 | assign zext_ln886_177_fu_11910_p1 = add_ln886_197_fu_11904_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14609:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_198_fu_11914_p2' generates 2 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14609 | assign zext_ln886_178_fu_11920_p1 = add_ln886_198_fu_11914_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14611:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_199_fu_11924_p2' generates 3 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14611 | assign zext_ln886_179_fu_11930_p1 = add_ln886_199_fu_11924_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14613:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_34_fu_10286_p2' generates 3 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14613 | assign zext_ln886_17_fu_10292_p1 = add_ln886_34_fu_10286_p2;
[2024-02-29 20:34:44,457]       |                                  ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14615:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_200_fu_11934_p2' generates 4 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14615 | assign zext_ln886_180_fu_11940_p1 = add_ln886_200_fu_11934_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14617:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_201_fu_11944_p2' generates 5 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14617 | assign zext_ln886_181_fu_11950_p1 = add_ln886_201_fu_11944_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14619:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_202_fu_11954_p2' generates 6 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14619 | assign zext_ln886_182_fu_11960_p1 = add_ln886_202_fu_11954_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14621:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_203_fu_11964_p2' generates 7 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14621 | assign zext_ln886_183_fu_11970_p1 = add_ln886_203_fu_11964_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14623:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_204_fu_11974_p2' generates 2 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14623 | assign zext_ln886_184_fu_11980_p1 = add_ln886_204_fu_11974_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14625:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_205_fu_11984_p2' generates 2 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14625 | assign zext_ln886_185_fu_11990_p1 = add_ln886_205_fu_11984_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14627:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_206_fu_11994_p2' generates 3 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14627 | assign zext_ln886_186_fu_12000_p1 = add_ln886_206_fu_11994_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14629:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_207_fu_12004_p2' generates 2 bits.
[2024-02-29 20:34:44,457]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,457] 14629 | assign zext_ln886_187_fu_12010_p1 = add_ln886_207_fu_12004_p2;
[2024-02-29 20:34:44,457]       |                                   ^
[2024-02-29 20:34:44,457] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14631:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_208_fu_12014_p2' generates 2 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14631 | assign zext_ln886_188_fu_12020_p1 = add_ln886_208_fu_12014_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14633:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_209_fu_12024_p2' generates 3 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14633 | assign zext_ln886_189_fu_12030_p1 = add_ln886_209_fu_12024_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14635:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_35_fu_10296_p2' generates 4 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14635 | assign zext_ln886_18_fu_10302_p1 = add_ln886_35_fu_10296_p2;
[2024-02-29 20:34:44,458]       |                                  ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14637:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_210_fu_12034_p2' generates 4 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14637 | assign zext_ln886_190_fu_12040_p1 = add_ln886_210_fu_12034_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14639:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_211_fu_12044_p2' generates 2 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14639 | assign zext_ln886_191_fu_12050_p1 = add_ln886_211_fu_12044_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14641:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_212_fu_12054_p2' generates 2 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14641 | assign zext_ln886_192_fu_12060_p1 = add_ln886_212_fu_12054_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14643:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_213_fu_12064_p2' generates 3 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14643 | assign zext_ln886_193_fu_12070_p1 = add_ln886_213_fu_12064_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14645:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_214_fu_12074_p2' generates 2 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14645 | assign zext_ln886_194_fu_12080_p1 = add_ln886_214_fu_12074_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14647:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_215_fu_12084_p2' generates 2 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14647 | assign zext_ln886_195_fu_12090_p1 = add_ln886_215_fu_12084_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14649:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_216_fu_12094_p2' generates 3 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14649 | assign zext_ln886_196_fu_12100_p1 = add_ln886_216_fu_12094_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14651:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_217_fu_12104_p2' generates 4 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14651 | assign zext_ln886_197_fu_12110_p1 = add_ln886_217_fu_12104_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14653:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_218_fu_12114_p2' generates 5 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14653 | assign zext_ln886_198_fu_12120_p1 = add_ln886_218_fu_12114_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14655:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_219_fu_12124_p2' generates 2 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14655 | assign zext_ln886_199_fu_12130_p1 = add_ln886_219_fu_12124_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14657:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_36_fu_10306_p2' generates 2 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14657 | assign zext_ln886_19_fu_10312_p1 = add_ln886_36_fu_10306_p2;
[2024-02-29 20:34:44,458]       |                                  ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14659:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_16_fu_10114_p2' generates 2 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14659 | assign zext_ln886_1_fu_10120_p1 = add_ln886_16_fu_10114_p2;
[2024-02-29 20:34:44,458]       |                                 ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14661:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_220_fu_12134_p2' generates 2 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14661 | assign zext_ln886_200_fu_12140_p1 = add_ln886_220_fu_12134_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14663:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_221_fu_12144_p2' generates 3 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14663 | assign zext_ln886_201_fu_12150_p1 = add_ln886_221_fu_12144_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14665:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_222_fu_12154_p2' generates 2 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14665 | assign zext_ln886_202_fu_12160_p1 = add_ln886_222_fu_12154_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14667:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_223_fu_12164_p2' generates 2 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14667 | assign zext_ln886_203_fu_12170_p1 = add_ln886_223_fu_12164_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14669:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_224_fu_12174_p2' generates 3 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14669 | assign zext_ln886_204_fu_12180_p1 = add_ln886_224_fu_12174_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14671:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_225_fu_12184_p2' generates 4 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14671 | assign zext_ln886_205_fu_12190_p1 = add_ln886_225_fu_12184_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14673:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_226_fu_12194_p2' generates 2 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14673 | assign zext_ln886_206_fu_12200_p1 = add_ln886_226_fu_12194_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14675:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_227_fu_12204_p2' generates 2 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14675 | assign zext_ln886_207_fu_12210_p1 = add_ln886_227_fu_12204_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14677:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_228_fu_12214_p2' generates 3 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14677 | assign zext_ln886_208_fu_12220_p1 = add_ln886_228_fu_12214_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14679:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_229_fu_12224_p2' generates 2 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14679 | assign zext_ln886_209_fu_12230_p1 = add_ln886_229_fu_12224_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14681:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_37_fu_10316_p2' generates 2 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14681 | assign zext_ln886_20_fu_10322_p1 = add_ln886_37_fu_10316_p2;
[2024-02-29 20:34:44,458]       |                                  ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14683:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_230_fu_12234_p2' generates 2 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14683 | assign zext_ln886_210_fu_12240_p1 = add_ln886_230_fu_12234_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14685:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_231_fu_12244_p2' generates 3 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14685 | assign zext_ln886_211_fu_12250_p1 = add_ln886_231_fu_12244_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14687:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_232_fu_12254_p2' generates 4 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14687 | assign zext_ln886_212_fu_12260_p1 = add_ln886_232_fu_12254_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14689:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_233_fu_12264_p2' generates 5 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14689 | assign zext_ln886_213_fu_12270_p1 = add_ln886_233_fu_12264_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14691:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_234_fu_12274_p2' generates 6 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14691 | assign zext_ln886_214_fu_12280_p1 = add_ln886_234_fu_12274_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14693:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_235_fu_12284_p2' generates 2 bits.
[2024-02-29 20:34:44,458]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,458] 14693 | assign zext_ln886_215_fu_12290_p1 = add_ln886_235_fu_12284_p2;
[2024-02-29 20:34:44,458]       |                                   ^
[2024-02-29 20:34:44,458] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14695:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_236_fu_12294_p2' generates 2 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14695 | assign zext_ln886_216_fu_12300_p1 = add_ln886_236_fu_12294_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14697:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_237_fu_12304_p2' generates 3 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14697 | assign zext_ln886_217_fu_12310_p1 = add_ln886_237_fu_12304_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14699:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_238_fu_12314_p2' generates 2 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14699 | assign zext_ln886_218_fu_12320_p1 = add_ln886_238_fu_12314_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14701:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_239_fu_12324_p2' generates 2 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14701 | assign zext_ln886_219_fu_12330_p1 = add_ln886_239_fu_12324_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14703:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_38_fu_10326_p2' generates 3 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14703 | assign zext_ln886_21_fu_10332_p1 = add_ln886_38_fu_10326_p2;
[2024-02-29 20:34:44,459]       |                                  ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14705:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_240_fu_12334_p2' generates 3 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14705 | assign zext_ln886_220_fu_12340_p1 = add_ln886_240_fu_12334_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14707:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_241_fu_12344_p2' generates 4 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14707 | assign zext_ln886_221_fu_12350_p1 = add_ln886_241_fu_12344_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14709:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_242_fu_12354_p2' generates 2 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14709 | assign zext_ln886_222_fu_12360_p1 = add_ln886_242_fu_12354_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14711:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_243_fu_12364_p2' generates 2 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14711 | assign zext_ln886_223_fu_12370_p1 = add_ln886_243_fu_12364_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14713:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_244_fu_12374_p2' generates 3 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14713 | assign zext_ln886_224_fu_12380_p1 = add_ln886_244_fu_12374_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14715:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_245_fu_12384_p2' generates 2 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14715 | assign zext_ln886_225_fu_12390_p1 = add_ln886_245_fu_12384_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14717:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_246_fu_12394_p2' generates 2 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14717 | assign zext_ln886_226_fu_12400_p1 = add_ln886_246_fu_12394_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14719:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_247_fu_12404_p2' generates 3 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14719 | assign zext_ln886_227_fu_12410_p1 = add_ln886_247_fu_12404_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14721:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_248_fu_12414_p2' generates 4 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14721 | assign zext_ln886_228_fu_12420_p1 = add_ln886_248_fu_12414_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14723:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_249_fu_12424_p2' generates 5 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14723 | assign zext_ln886_229_fu_12430_p1 = add_ln886_249_fu_12424_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14725:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_39_fu_10336_p2' generates 2 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14725 | assign zext_ln886_22_fu_10342_p1 = add_ln886_39_fu_10336_p2;
[2024-02-29 20:34:44,459]       |                                  ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14727:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_250_fu_12434_p2' generates 2 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14727 | assign zext_ln886_230_fu_12440_p1 = add_ln886_250_fu_12434_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14729:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_251_fu_12444_p2' generates 2 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14729 | assign zext_ln886_231_fu_12450_p1 = add_ln886_251_fu_12444_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14731:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_252_fu_12454_p2' generates 3 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14731 | assign zext_ln886_232_fu_12460_p1 = add_ln886_252_fu_12454_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14733:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_253_fu_12464_p2' generates 2 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14733 | assign zext_ln886_233_fu_12470_p1 = add_ln886_253_fu_12464_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14735:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_254_fu_12474_p2' generates 2 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14735 | assign zext_ln886_234_fu_12480_p1 = add_ln886_254_fu_12474_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14737:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_255_fu_12484_p2' generates 3 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14737 | assign zext_ln886_235_fu_12490_p1 = add_ln886_255_fu_12484_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14739:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_256_fu_12494_p2' generates 4 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14739 | assign zext_ln886_236_fu_12500_p1 = add_ln886_256_fu_12494_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14741:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_257_fu_12504_p2' generates 2 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14741 | assign zext_ln886_237_fu_12510_p1 = add_ln886_257_fu_12504_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14743:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_258_fu_12514_p2' generates 2 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14743 | assign zext_ln886_238_fu_12520_p1 = add_ln886_258_fu_12514_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14745:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_259_fu_12524_p2' generates 3 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14745 | assign zext_ln886_239_fu_12530_p1 = add_ln886_259_fu_12524_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14747:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_40_fu_10346_p2' generates 2 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14747 | assign zext_ln886_23_fu_10352_p1 = add_ln886_40_fu_10346_p2;
[2024-02-29 20:34:44,459]       |                                  ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14749:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_260_fu_12534_p2' generates 2 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14749 | assign zext_ln886_240_fu_12540_p1 = add_ln886_260_fu_12534_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14751:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_261_fu_12544_p2' generates 2 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14751 | assign zext_ln886_241_fu_12550_p1 = add_ln886_261_fu_12544_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14753:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_262_fu_12554_p2' generates 3 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14753 | assign zext_ln886_242_fu_12560_p1 = add_ln886_262_fu_12554_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14755:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_263_fu_12564_p2' generates 4 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,459] 14755 | assign zext_ln886_243_fu_12570_p1 = add_ln886_263_fu_12564_p2;
[2024-02-29 20:34:44,459]       |                                   ^
[2024-02-29 20:34:44,459] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14757:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_264_fu_12574_p2' generates 5 bits.
[2024-02-29 20:34:44,459]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14757 | assign zext_ln886_244_fu_12580_p1 = add_ln886_264_fu_12574_p2;
[2024-02-29 20:34:44,460]       |                                   ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14759:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_265_fu_12584_p2' generates 6 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14759 | assign zext_ln886_245_fu_12590_p1 = add_ln886_265_fu_12584_p2;
[2024-02-29 20:34:44,460]       |                                   ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14761:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_266_fu_12594_p2' generates 7 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14761 | assign zext_ln886_246_fu_12600_p1 = add_ln886_266_fu_12594_p2;
[2024-02-29 20:34:44,460]       |                                   ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14763:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_41_fu_10356_p2' generates 3 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14763 | assign zext_ln886_24_fu_10362_p1 = add_ln886_41_fu_10356_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14765:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_42_fu_10366_p2' generates 4 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14765 | assign zext_ln886_25_fu_10372_p1 = add_ln886_42_fu_10366_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14767:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_44_fu_10382_p2' generates 5 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14767 | assign zext_ln886_26_fu_10388_p1 = add_ln886_44_fu_10382_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14769:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_45_fu_10392_p2' generates 2 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14769 | assign zext_ln886_27_fu_10398_p1 = add_ln886_45_fu_10392_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14771:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_46_fu_10402_p2' generates 2 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14771 | assign zext_ln886_28_fu_10408_p1 = add_ln886_46_fu_10402_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14773:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_47_fu_10412_p2' generates 3 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14773 | assign zext_ln886_29_fu_10418_p1 = add_ln886_47_fu_10412_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14775:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_17_fu_10124_p2' generates 2 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14775 | assign zext_ln886_2_fu_10130_p1 = add_ln886_17_fu_10124_p2;
[2024-02-29 20:34:44,460]       |                                 ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14777:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_48_fu_10422_p2' generates 2 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14777 | assign zext_ln886_30_fu_10428_p1 = add_ln886_48_fu_10422_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14779:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_49_fu_10432_p2' generates 2 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14779 | assign zext_ln886_31_fu_10438_p1 = add_ln886_49_fu_10432_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14781:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_50_fu_10442_p2' generates 3 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14781 | assign zext_ln886_32_fu_10448_p1 = add_ln886_50_fu_10442_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14783:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_51_fu_10452_p2' generates 4 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14783 | assign zext_ln886_33_fu_10458_p1 = add_ln886_51_fu_10452_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14785:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_52_fu_10462_p2' generates 2 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14785 | assign zext_ln886_34_fu_10468_p1 = add_ln886_52_fu_10462_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14787:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_53_fu_10472_p2' generates 2 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14787 | assign zext_ln886_35_fu_10478_p1 = add_ln886_53_fu_10472_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14789:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_54_fu_10482_p2' generates 3 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14789 | assign zext_ln886_36_fu_10488_p1 = add_ln886_54_fu_10482_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14791:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_55_fu_10492_p2' generates 2 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14791 | assign zext_ln886_37_fu_10498_p1 = add_ln886_55_fu_10492_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14793:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_56_fu_10502_p2' generates 2 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14793 | assign zext_ln886_38_fu_10508_p1 = add_ln886_56_fu_10502_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14795:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_57_fu_10512_p2' generates 3 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14795 | assign zext_ln886_39_fu_10518_p1 = add_ln886_57_fu_10512_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14797:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_18_fu_10134_p2' generates 2 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14797 | assign zext_ln886_3_fu_10140_p1 = add_ln886_18_fu_10134_p2;
[2024-02-29 20:34:44,460]       |                                 ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14799:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_58_fu_10522_p2' generates 4 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14799 | assign zext_ln886_40_fu_10528_p1 = add_ln886_58_fu_10522_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14801:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_59_fu_10532_p2' generates 5 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14801 | assign zext_ln886_41_fu_10538_p1 = add_ln886_59_fu_10532_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14803:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_60_fu_10542_p2' generates 2 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14803 | assign zext_ln886_42_fu_10548_p1 = add_ln886_60_fu_10542_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14805:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_61_fu_10552_p2' generates 2 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14805 | assign zext_ln886_43_fu_10558_p1 = add_ln886_61_fu_10552_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14807:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_62_fu_10562_p2' generates 3 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14807 | assign zext_ln886_44_fu_10568_p1 = add_ln886_62_fu_10562_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14809:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_63_fu_10572_p2' generates 2 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14809 | assign zext_ln886_45_fu_10578_p1 = add_ln886_63_fu_10572_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14811:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_64_fu_10582_p2' generates 2 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14811 | assign zext_ln886_46_fu_10588_p1 = add_ln886_64_fu_10582_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14813:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_65_fu_10592_p2' generates 3 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,460] 14813 | assign zext_ln886_47_fu_10598_p1 = add_ln886_65_fu_10592_p2;
[2024-02-29 20:34:44,460]       |                                  ^
[2024-02-29 20:34:44,460] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14815:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_66_fu_10602_p2' generates 4 bits.
[2024-02-29 20:34:44,460]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14815 | assign zext_ln886_48_fu_10608_p1 = add_ln886_66_fu_10602_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14817:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_67_fu_10612_p2' generates 2 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14817 | assign zext_ln886_49_fu_10618_p1 = add_ln886_67_fu_10612_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14819:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_20_fu_10150_p2' generates 3 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14819 | assign zext_ln886_4_fu_10156_p1 = add_ln886_20_fu_10150_p2;
[2024-02-29 20:34:44,461]       |                                 ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14821:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_68_fu_10622_p2' generates 2 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14821 | assign zext_ln886_50_fu_10628_p1 = add_ln886_68_fu_10622_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14823:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_69_fu_10632_p2' generates 3 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14823 | assign zext_ln886_51_fu_10638_p1 = add_ln886_69_fu_10632_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14825:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_70_fu_10642_p2' generates 2 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14825 | assign zext_ln886_52_fu_10648_p1 = add_ln886_70_fu_10642_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14827:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_71_fu_10652_p2' generates 2 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14827 | assign zext_ln886_53_fu_10658_p1 = add_ln886_71_fu_10652_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14829:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_72_fu_10662_p2' generates 3 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14829 | assign zext_ln886_54_fu_10668_p1 = add_ln886_72_fu_10662_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14831:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_73_fu_10672_p2' generates 4 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14831 | assign zext_ln886_55_fu_10678_p1 = add_ln886_73_fu_10672_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14833:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_74_fu_10682_p2' generates 5 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14833 | assign zext_ln886_56_fu_10688_p1 = add_ln886_74_fu_10682_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14835:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_76_fu_10698_p2' generates 6 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14835 | assign zext_ln886_57_fu_10704_p1 = add_ln886_76_fu_10698_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14837:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_77_fu_10708_p2' generates 2 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14837 | assign zext_ln886_58_fu_10714_p1 = add_ln886_77_fu_10708_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14839:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_78_fu_10718_p2' generates 2 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14839 | assign zext_ln886_59_fu_10724_p1 = add_ln886_78_fu_10718_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14841:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_21_fu_10160_p2' generates 2 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14841 | assign zext_ln886_5_fu_10166_p1 = add_ln886_21_fu_10160_p2;
[2024-02-29 20:34:44,461]       |                                 ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14843:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_79_fu_10728_p2' generates 3 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14843 | assign zext_ln886_60_fu_10734_p1 = add_ln886_79_fu_10728_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14845:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_80_fu_10738_p2' generates 2 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14845 | assign zext_ln886_61_fu_10744_p1 = add_ln886_80_fu_10738_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14847:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_81_fu_10748_p2' generates 2 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14847 | assign zext_ln886_62_fu_10754_p1 = add_ln886_81_fu_10748_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14849:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_82_fu_10758_p2' generates 3 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14849 | assign zext_ln886_63_fu_10764_p1 = add_ln886_82_fu_10758_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14851:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_83_fu_10768_p2' generates 4 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14851 | assign zext_ln886_64_fu_10774_p1 = add_ln886_83_fu_10768_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14853:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_84_fu_10778_p2' generates 2 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14853 | assign zext_ln886_65_fu_10784_p1 = add_ln886_84_fu_10778_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14855:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_85_fu_10788_p2' generates 2 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14855 | assign zext_ln886_66_fu_10794_p1 = add_ln886_85_fu_10788_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14857:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_86_fu_10798_p2' generates 3 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14857 | assign zext_ln886_67_fu_10804_p1 = add_ln886_86_fu_10798_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14859:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_87_fu_10808_p2' generates 2 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14859 | assign zext_ln886_68_fu_10814_p1 = add_ln886_87_fu_10808_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14861:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_88_fu_10818_p2' generates 2 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14861 | assign zext_ln886_69_fu_10824_p1 = add_ln886_88_fu_10818_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14863:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_22_fu_10170_p2' generates 2 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14863 | assign zext_ln886_6_fu_10176_p1 = add_ln886_22_fu_10170_p2;
[2024-02-29 20:34:44,461]       |                                 ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14865:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_89_fu_10828_p2' generates 3 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14865 | assign zext_ln886_70_fu_10834_p1 = add_ln886_89_fu_10828_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14867:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_90_fu_10838_p2' generates 4 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14867 | assign zext_ln886_71_fu_10844_p1 = add_ln886_90_fu_10838_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14869:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_91_fu_10848_p2' generates 5 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14869 | assign zext_ln886_72_fu_10854_p1 = add_ln886_91_fu_10848_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14871:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_92_fu_10858_p2' generates 2 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14871 | assign zext_ln886_73_fu_10864_p1 = add_ln886_92_fu_10858_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14873:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_93_fu_10868_p2' generates 2 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14873 | assign zext_ln886_74_fu_10874_p1 = add_ln886_93_fu_10868_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14875:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_94_fu_10878_p2' generates 3 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,461] 14875 | assign zext_ln886_75_fu_10884_p1 = add_ln886_94_fu_10878_p2;
[2024-02-29 20:34:44,461]       |                                  ^
[2024-02-29 20:34:44,461] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14877:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_95_fu_10888_p2' generates 2 bits.
[2024-02-29 20:34:44,461]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14877 | assign zext_ln886_76_fu_10894_p1 = add_ln886_95_fu_10888_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14879:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_96_fu_10898_p2' generates 2 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14879 | assign zext_ln886_77_fu_10904_p1 = add_ln886_96_fu_10898_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14881:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_97_fu_10908_p2' generates 3 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14881 | assign zext_ln886_78_fu_10914_p1 = add_ln886_97_fu_10908_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14883:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_98_fu_10918_p2' generates 4 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14883 | assign zext_ln886_79_fu_10924_p1 = add_ln886_98_fu_10918_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14885:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_23_fu_10180_p2' generates 3 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14885 | assign zext_ln886_7_fu_10186_p1 = add_ln886_23_fu_10180_p2;
[2024-02-29 20:34:44,462]       |                                 ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14887:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_99_fu_10928_p2' generates 2 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14887 | assign zext_ln886_80_fu_10934_p1 = add_ln886_99_fu_10928_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14889:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_100_fu_10938_p2' generates 2 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14889 | assign zext_ln886_81_fu_10944_p1 = add_ln886_100_fu_10938_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14891:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_101_fu_10948_p2' generates 3 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14891 | assign zext_ln886_82_fu_10954_p1 = add_ln886_101_fu_10948_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14893:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_102_fu_10958_p2' generates 2 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14893 | assign zext_ln886_83_fu_10964_p1 = add_ln886_102_fu_10958_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14895:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_103_fu_10968_p2' generates 2 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14895 | assign zext_ln886_84_fu_10974_p1 = add_ln886_103_fu_10968_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14897:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_104_fu_10978_p2' generates 3 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14897 | assign zext_ln886_85_fu_10984_p1 = add_ln886_104_fu_10978_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14899:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_105_fu_10988_p2' generates 4 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14899 | assign zext_ln886_86_fu_10994_p1 = add_ln886_105_fu_10988_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14901:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_106_fu_10998_p2' generates 5 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14901 | assign zext_ln886_87_fu_11004_p1 = add_ln886_106_fu_10998_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14903:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_107_fu_11008_p2' generates 6 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14903 | assign zext_ln886_88_fu_11014_p1 = add_ln886_107_fu_11008_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14905:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_108_fu_11018_p2' generates 2 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14905 | assign zext_ln886_89_fu_11024_p1 = add_ln886_108_fu_11018_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14907:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_24_fu_10190_p2' generates 2 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14907 | assign zext_ln886_8_fu_10196_p1 = add_ln886_24_fu_10190_p2;
[2024-02-29 20:34:44,462]       |                                 ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14909:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_109_fu_11028_p2' generates 2 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14909 | assign zext_ln886_90_fu_11034_p1 = add_ln886_109_fu_11028_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14911:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_110_fu_11038_p2' generates 3 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14911 | assign zext_ln886_91_fu_11044_p1 = add_ln886_110_fu_11038_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14913:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_111_fu_11048_p2' generates 2 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14913 | assign zext_ln886_92_fu_11054_p1 = add_ln886_111_fu_11048_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14915:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_112_fu_11058_p2' generates 2 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14915 | assign zext_ln886_93_fu_11064_p1 = add_ln886_112_fu_11058_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14917:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_113_fu_11068_p2' generates 3 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14917 | assign zext_ln886_94_fu_11074_p1 = add_ln886_113_fu_11068_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14919:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_114_fu_11078_p2' generates 4 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14919 | assign zext_ln886_95_fu_11084_p1 = add_ln886_114_fu_11078_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14921:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_115_fu_11088_p2' generates 2 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14921 | assign zext_ln886_96_fu_11094_p1 = add_ln886_115_fu_11088_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14923:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_116_fu_11098_p2' generates 2 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14923 | assign zext_ln886_97_fu_11104_p1 = add_ln886_116_fu_11098_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14925:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_117_fu_11108_p2' generates 3 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14925 | assign zext_ln886_98_fu_11114_p1 = add_ln886_117_fu_11108_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14927:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_118_fu_11118_p2' generates 2 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14927 | assign zext_ln886_99_fu_11124_p1 = add_ln886_118_fu_11118_p2;
[2024-02-29 20:34:44,462]       |                                  ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14929:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_25_fu_10200_p2' generates 2 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14929 | assign zext_ln886_9_fu_10206_p1 = add_ln886_25_fu_10200_p2;
[2024-02-29 20:34:44,462]       |                                 ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:14931:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1085_253_fu_10098_p2' generates 1 bits.
[2024-02-29 20:34:44,462]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-02-29 20:34:44,462] 14931 | assign zext_ln886_fu_10104_p1 = xor_ln1085_253_fu_10098_p2;
[2024-02-29 20:34:44,462]       |                               ^
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1976:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,462]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_9.inst.StreamingFIFO_9_StreamingFIFO_9
[2024-02-29 20:34:44,462]  1976 |         srlo_       <=  'bx;
[2024-02-29 20:34:44,462]       |                     ^~
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1979:21: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,462]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_9.inst.StreamingFIFO_9_StreamingFIFO_9
[2024-02-29 20:34:44,462]  1979 |         addr_       <=  'bx;
[2024-02-29 20:34:44,462]       |                     ^~
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1992:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,462]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_9.inst.StreamingFIFO_9_StreamingFIFO_9
[2024-02-29 20:34:44,462]  1992 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,462]       |                ^~
[2024-02-29 20:34:44,462] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2002:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,462]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_9.inst.StreamingFIFO_9_StreamingFIFO_9
[2024-02-29 20:34:44,462]  2002 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,463]       |                ^~
[2024-02-29 20:34:44,463] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2016:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,463]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_9.inst.StreamingFIFO_9_StreamingFIFO_9
[2024-02-29 20:34:44,463]  2016 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,463]       |                ^~
[2024-02-29 20:34:44,463] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2023:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,463]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_9.inst.StreamingFIFO_9_StreamingFIFO_9
[2024-02-29 20:34:44,463]  2023 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,463]       |                ^~
[2024-02-29 20:34:44,463] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2036:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,463]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_9.inst.StreamingFIFO_9_StreamingFIFO_9
[2024-02-29 20:34:44,463]  2036 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,463]       |                ^~
[2024-02-29 20:34:44,463] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2054:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,463]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_9.inst.StreamingFIFO_9_StreamingFIFO_9
[2024-02-29 20:34:44,463]  2054 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,463]       |                ^~
[2024-02-29 20:34:44,463] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2068:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,463]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_9.inst.StreamingFIFO_9_StreamingFIFO_9
[2024-02-29 20:34:44,463]  2068 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,463]       |                ^~
[2024-02-29 20:34:44,463] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2085:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,463]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_9.inst.StreamingFIFO_9_StreamingFIFO_9
[2024-02-29 20:34:44,463]  2085 |    srlo_       <=  'bx;
[2024-02-29 20:34:44,463]       |                ^~
[2024-02-29 20:34:44,463] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2088:16: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,463]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_9.inst.StreamingFIFO_9_StreamingFIFO_9
[2024-02-29 20:34:44,463]  2088 |    addr_       <=  'bx;
[2024-02-29 20:34:44,464]       |                ^~
[2024-02-29 20:34:44,464] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1976:25: Unsized constant being X/Z extended to 120 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,464]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_8.inst.StreamingFIFO_8_StreamingFIFO_8
[2024-02-29 20:34:44,464]  1976 |         srlo_       <=  'bx;
[2024-02-29 20:34:44,464]       |                         ^~~
[2024-02-29 20:34:44,464] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1979:21: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,464]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_8.inst.StreamingFIFO_8_StreamingFIFO_8
[2024-02-29 20:34:44,464]  1979 |         addr_       <=  'bx;
[2024-02-29 20:34:44,464]       |                     ^~
[2024-02-29 20:34:44,464] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1992:19: Unsized constant being X/Z extended to 120 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,464]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_8.inst.StreamingFIFO_8_StreamingFIFO_8
[2024-02-29 20:34:44,464]  1992 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,464]       |                   ^~~
[2024-02-29 20:34:44,464] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2002:19: Unsized constant being X/Z extended to 120 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,464]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_8.inst.StreamingFIFO_8_StreamingFIFO_8
[2024-02-29 20:34:44,464]  2002 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,464]       |                   ^~~
[2024-02-29 20:34:44,464] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2016:19: Unsized constant being X/Z extended to 120 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,464]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_8.inst.StreamingFIFO_8_StreamingFIFO_8
[2024-02-29 20:34:44,464]  2016 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,464]       |                   ^~~
[2024-02-29 20:34:44,464] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2023:19: Unsized constant being X/Z extended to 120 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,464]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_8.inst.StreamingFIFO_8_StreamingFIFO_8
[2024-02-29 20:34:44,464]  2023 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,464]       |                   ^~~
[2024-02-29 20:34:44,464] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2036:19: Unsized constant being X/Z extended to 120 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,464]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_8.inst.StreamingFIFO_8_StreamingFIFO_8
[2024-02-29 20:34:44,464]  2036 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,464]       |                   ^~~
[2024-02-29 20:34:44,464] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2054:19: Unsized constant being X/Z extended to 120 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,464]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_8.inst.StreamingFIFO_8_StreamingFIFO_8
[2024-02-29 20:34:44,464]  2054 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,464]       |                   ^~~
[2024-02-29 20:34:44,464] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2068:19: Unsized constant being X/Z extended to 120 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,464]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_8.inst.StreamingFIFO_8_StreamingFIFO_8
[2024-02-29 20:34:44,464]  2068 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,464]       |                   ^~~
[2024-02-29 20:34:44,464] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2085:20: Unsized constant being X/Z extended to 120 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,464]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_8.inst.StreamingFIFO_8_StreamingFIFO_8
[2024-02-29 20:34:44,464]  2085 |    srlo_       <=  'bx;
[2024-02-29 20:34:44,464]       |                    ^~~
[2024-02-29 20:34:44,464] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2088:16: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,464]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_8.inst.StreamingFIFO_8_StreamingFIFO_8
[2024-02-29 20:34:44,464]  2088 |    addr_       <=  'bx;
[2024-02-29 20:34:44,464]       |                ^~
[2024-02-29 20:34:44,464] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1979:21: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,464]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_7.inst.StreamingFIFO_7_StreamingFIFO_7
[2024-02-29 20:34:44,464]  1979 |         addr_       <=  'bx;
[2024-02-29 20:34:44,464]       |                     ^~
[2024-02-29 20:34:44,464] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2088:16: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,464]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_7.inst.StreamingFIFO_7_StreamingFIFO_7
[2024-02-29 20:34:44,464]  2088 |    addr_       <=  'bx;
[2024-02-29 20:34:44,464]       |                ^~
[2024-02-29 20:34:44,464] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1976:25: Unsized constant being X/Z extended to 48 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,464]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_5.inst.StreamingFIFO_5_StreamingFIFO_5
[2024-02-29 20:34:44,464]  1976 |         srlo_       <=  'bx;
[2024-02-29 20:34:44,464]       |                         ^~~
[2024-02-29 20:34:44,464] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1979:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,464]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_5.inst.StreamingFIFO_5_StreamingFIFO_5
[2024-02-29 20:34:44,464]  1979 |         addr_       <=  'bx;
[2024-02-29 20:34:44,464]       |                     ^~
[2024-02-29 20:34:44,464] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1992:19: Unsized constant being X/Z extended to 48 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,464]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_5.inst.StreamingFIFO_5_StreamingFIFO_5
[2024-02-29 20:34:44,464]  1992 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,464]       |                   ^~~
[2024-02-29 20:34:44,464] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2002:19: Unsized constant being X/Z extended to 48 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,464]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_5.inst.StreamingFIFO_5_StreamingFIFO_5
[2024-02-29 20:34:44,465]  2002 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,465]       |                   ^~~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2016:19: Unsized constant being X/Z extended to 48 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_5.inst.StreamingFIFO_5_StreamingFIFO_5
[2024-02-29 20:34:44,465]  2016 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,465]       |                   ^~~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2023:19: Unsized constant being X/Z extended to 48 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_5.inst.StreamingFIFO_5_StreamingFIFO_5
[2024-02-29 20:34:44,465]  2023 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,465]       |                   ^~~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2036:19: Unsized constant being X/Z extended to 48 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_5.inst.StreamingFIFO_5_StreamingFIFO_5
[2024-02-29 20:34:44,465]  2036 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,465]       |                   ^~~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2054:19: Unsized constant being X/Z extended to 48 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_5.inst.StreamingFIFO_5_StreamingFIFO_5
[2024-02-29 20:34:44,465]  2054 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,465]       |                   ^~~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2068:19: Unsized constant being X/Z extended to 48 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_5.inst.StreamingFIFO_5_StreamingFIFO_5
[2024-02-29 20:34:44,465]  2068 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,465]       |                   ^~~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2085:20: Unsized constant being X/Z extended to 48 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_5.inst.StreamingFIFO_5_StreamingFIFO_5
[2024-02-29 20:34:44,465]  2085 |    srlo_       <=  'bx;
[2024-02-29 20:34:44,465]       |                    ^~~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2088:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_5.inst.StreamingFIFO_5_StreamingFIFO_5
[2024-02-29 20:34:44,465]  2088 |    addr_       <=  'bx;
[2024-02-29 20:34:44,465]       |                ^~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1979:21: Operator ASSIGNDLY expects 13 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_3.inst.StreamingFIFO_3_StreamingFIFO_3
[2024-02-29 20:34:44,465]  1979 |         addr_       <=  'bx;
[2024-02-29 20:34:44,465]       |                     ^~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2088:16: Operator ASSIGNDLY expects 13 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_3.inst.StreamingFIFO_3_StreamingFIFO_3
[2024-02-29 20:34:44,465]  2088 |    addr_       <=  'bx;
[2024-02-29 20:34:44,465]       |                ^~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1976:25: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_2.inst.StreamingFIFO_2_StreamingFIFO_2
[2024-02-29 20:34:44,465]  1976 |         srlo_       <=  'bx;
[2024-02-29 20:34:44,465]       |                         ^~~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1992:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_2.inst.StreamingFIFO_2_StreamingFIFO_2
[2024-02-29 20:34:44,465]  1992 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,465]       |                   ^~~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2002:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_2.inst.StreamingFIFO_2_StreamingFIFO_2
[2024-02-29 20:34:44,465]  2002 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,465]       |                   ^~~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2016:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_2.inst.StreamingFIFO_2_StreamingFIFO_2
[2024-02-29 20:34:44,465]  2016 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,465]       |                   ^~~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2023:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_2.inst.StreamingFIFO_2_StreamingFIFO_2
[2024-02-29 20:34:44,465]  2023 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,465]       |                   ^~~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2036:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_2.inst.StreamingFIFO_2_StreamingFIFO_2
[2024-02-29 20:34:44,465]  2036 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,465]       |                   ^~~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2054:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_2.inst.StreamingFIFO_2_StreamingFIFO_2
[2024-02-29 20:34:44,465]  2054 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,465]       |                   ^~~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2068:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_2.inst.StreamingFIFO_2_StreamingFIFO_2
[2024-02-29 20:34:44,465]  2068 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,465]       |                   ^~~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2085:20: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_2.inst.StreamingFIFO_2_StreamingFIFO_2
[2024-02-29 20:34:44,465]  2085 |    srlo_       <=  'bx;
[2024-02-29 20:34:44,465]       |                    ^~~
[2024-02-29 20:34:44,465] %Warning-LITENDIAN: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1886:11: Little bit endian vector: left < right of bit range: [-1:0]
[2024-02-29 20:34:44,465]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_16.inst.StreamingFIFO_16_StreamingFIFO_16
[2024-02-29 20:34:44,465]  1886 |    reg    [addrwidth-1:0] addr, addr_, a_;
[2024-02-29 20:34:44,465]       |           ^
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1924:17: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's COND generates 32 or 2 bits.
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_16.inst.StreamingFIFO_16_StreamingFIFO_16
[2024-02-29 20:34:44,465]  1924 |    assign count = (state==state_more ? addr+2 : (state==state_one ? 1 : 0));
[2024-02-29 20:34:44,465]       |                 ^
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1979:21: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_16.inst.StreamingFIFO_16_StreamingFIFO_16
[2024-02-29 20:34:44,465]  1979 |         addr_       <=  'bx;
[2024-02-29 20:34:44,465]       |                     ^~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2088:16: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_16.inst.StreamingFIFO_16_StreamingFIFO_16
[2024-02-29 20:34:44,465]  2088 |    addr_       <=  'bx;
[2024-02-29 20:34:44,465]       |                ^~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1976:21: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_15.inst.StreamingFIFO_15_StreamingFIFO_15
[2024-02-29 20:34:44,465]  1976 |         srlo_       <=  'bx;
[2024-02-29 20:34:44,465]       |                     ^~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1979:21: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_15.inst.StreamingFIFO_15_StreamingFIFO_15
[2024-02-29 20:34:44,465]  1979 |         addr_       <=  'bx;
[2024-02-29 20:34:44,465]       |                     ^~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1992:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_15.inst.StreamingFIFO_15_StreamingFIFO_15
[2024-02-29 20:34:44,465]  1992 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,465]       |                ^~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2002:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_15.inst.StreamingFIFO_15_StreamingFIFO_15
[2024-02-29 20:34:44,465]  2002 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,465]       |                ^~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2016:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_15.inst.StreamingFIFO_15_StreamingFIFO_15
[2024-02-29 20:34:44,465]  2016 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,465]       |                ^~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2023:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_15.inst.StreamingFIFO_15_StreamingFIFO_15
[2024-02-29 20:34:44,465]  2023 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,465]       |                ^~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2036:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_15.inst.StreamingFIFO_15_StreamingFIFO_15
[2024-02-29 20:34:44,465]  2036 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,465]       |                ^~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2054:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_15.inst.StreamingFIFO_15_StreamingFIFO_15
[2024-02-29 20:34:44,465]  2054 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,465]       |                ^~
[2024-02-29 20:34:44,465] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2068:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,465]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_15.inst.StreamingFIFO_15_StreamingFIFO_15
[2024-02-29 20:34:44,465]  2068 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,465]       |                ^~
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2085:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,466]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_15.inst.StreamingFIFO_15_StreamingFIFO_15
[2024-02-29 20:34:44,466]  2085 |    srlo_       <=  'bx;
[2024-02-29 20:34:44,466]       |                ^~
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2088:16: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,466]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_15.inst.StreamingFIFO_15_StreamingFIFO_15
[2024-02-29 20:34:44,466]  2088 |    addr_       <=  'bx;
[2024-02-29 20:34:44,466]       |                ^~
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1979:21: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,466]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_14.inst.StreamingFIFO_14_StreamingFIFO_14
[2024-02-29 20:34:44,466]  1979 |         addr_       <=  'bx;
[2024-02-29 20:34:44,466]       |                     ^~
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2088:16: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,466]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_14.inst.StreamingFIFO_14_StreamingFIFO_14
[2024-02-29 20:34:44,466]  2088 |    addr_       <=  'bx;
[2024-02-29 20:34:44,466]       |                ^~
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1976:25: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,466]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_11.inst.StreamingFIFO_11_StreamingFIFO_11
[2024-02-29 20:34:44,466]  1976 |         srlo_       <=  'bx;
[2024-02-29 20:34:44,466]       |                         ^~~
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1979:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,466]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_11.inst.StreamingFIFO_11_StreamingFIFO_11
[2024-02-29 20:34:44,466]  1979 |         addr_       <=  'bx;
[2024-02-29 20:34:44,466]       |                     ^~
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1992:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,466]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_11.inst.StreamingFIFO_11_StreamingFIFO_11
[2024-02-29 20:34:44,466]  1992 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,466]       |                   ^~~
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2002:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,466]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_11.inst.StreamingFIFO_11_StreamingFIFO_11
[2024-02-29 20:34:44,466]  2002 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,466]       |                   ^~~
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2016:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,466]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_11.inst.StreamingFIFO_11_StreamingFIFO_11
[2024-02-29 20:34:44,466]  2016 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,466]       |                   ^~~
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2023:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,466]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_11.inst.StreamingFIFO_11_StreamingFIFO_11
[2024-02-29 20:34:44,466]  2023 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,466]       |                   ^~~
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2036:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,466]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_11.inst.StreamingFIFO_11_StreamingFIFO_11
[2024-02-29 20:34:44,466]  2036 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,466]       |                   ^~~
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2054:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,466]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_11.inst.StreamingFIFO_11_StreamingFIFO_11
[2024-02-29 20:34:44,466]  2054 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,466]       |                   ^~~
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2068:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,466]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_11.inst.StreamingFIFO_11_StreamingFIFO_11
[2024-02-29 20:34:44,466]  2068 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,466]       |                   ^~~
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2085:20: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2024-02-29 20:34:44,466]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_11.inst.StreamingFIFO_11_StreamingFIFO_11
[2024-02-29 20:34:44,466]  2085 |    srlo_       <=  'bx;
[2024-02-29 20:34:44,466]       |                    ^~~
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2088:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,466]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_11.inst.StreamingFIFO_11_StreamingFIFO_11
[2024-02-29 20:34:44,466]  2088 |    addr_       <=  'bx;
[2024-02-29 20:34:44,466]       |                ^~
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1979:21: Operator ASSIGNDLY expects 15 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,466]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_1.inst.StreamingFIFO_1_StreamingFIFO_1
[2024-02-29 20:34:44,466]  1979 |         addr_       <=  'bx;
[2024-02-29 20:34:44,466]       |                     ^~
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2088:16: Operator ASSIGNDLY expects 15 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,466]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_1.inst.StreamingFIFO_1_StreamingFIFO_1
[2024-02-29 20:34:44,466]  2088 |    addr_       <=  'bx;
[2024-02-29 20:34:44,466]       |                ^~
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1911:54: Operator EQ expects 32 or 11 bits on the LHS, but LHS's VARREF 'addr_' generates 10 bits.
[2024-02-29 20:34:44,466]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_0.inst.StreamingFIFO_0_StreamingFIFO_0
[2024-02-29 20:34:44,466]  1911 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2024-02-29 20:34:44,466]       |                                                      ^~
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1968:10: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 11 bits.
[2024-02-29 20:34:44,466]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_0.inst.StreamingFIFO_0_StreamingFIFO_0
[2024-02-29 20:34:44,466]  1968 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2024-02-29 20:34:44,466]       |          ^
[2024-02-29 20:34:44,466] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:120162:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_4.MatrixVectorActivation_4.inst
[2024-02-29 20:34:44,466] 120162 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-02-29 20:34:44,466]        |  ^
[2024-02-29 20:34:44,466] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:120163:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_4.MatrixVectorActivation_4.inst
[2024-02-29 20:34:44,466] 120163 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-02-29 20:34:44,466]        |  ^
[2024-02-29 20:34:44,466] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:120164:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_4.MatrixVectorActivation_4.inst
[2024-02-29 20:34:44,466] 120164 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-02-29 20:34:44,466]        |  ^
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:122067:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,466]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_4.MatrixVectorActivation_4.inst
[2024-02-29 20:34:44,466] 122067 |             ap_NS_iter0_fsm = 'bx;
[2024-02-29 20:34:44,466]        |                             ^
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:122091:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,466]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_4.MatrixVectorActivation_4.inst
[2024-02-29 20:34:44,466] 122091 |             ap_NS_iter1_fsm = 'bx;
[2024-02-29 20:34:44,466]        |                             ^
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:122104:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2024-02-29 20:34:44,466]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_4.MatrixVectorActivation_4.inst
[2024-02-29 20:34:44,466] 122104 |                 ap_NS_iter2_fsm = ap_ST_iter0_fsm_state1;
[2024-02-29 20:34:44,466]        |                                 ^
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:122117:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,466]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_4.MatrixVectorActivation_4.inst
[2024-02-29 20:34:44,466] 122117 |             ap_NS_iter2_fsm = 'bx;
[2024-02-29 20:34:44,466]        |                             ^
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:122152:44: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,466]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_4.MatrixVectorActivation_4.inst
[2024-02-29 20:34:44,466] 122152 | assign ap_phi_reg_pp0_iter0_inElem_reg_609 = 'bx;
[2024-02-29 20:34:44,466]        |                                            ^
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:122190:33: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's VARREF 'outElem_m_val_V_fu_1767_p2' generates 20 bits.
[2024-02-29 20:34:44,466]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_4.MatrixVectorActivation_4.inst
[2024-02-29 20:34:44,466] 122190 | assign out_V_TDATA_int_regslice = outElem_m_val_V_fu_1767_p2;
[2024-02-29 20:34:44,466]        |                                 ^
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:122194:25: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1757_p00' generates 16 bits.
[2024-02-29 20:34:44,466]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_4.MatrixVectorActivation_4.inst
[2024-02-29 20:34:44,466] 122194 | assign ret_V_fu_1757_p0 = ret_V_fu_1757_p00;
[2024-02-29 20:34:44,466]        |                         ^
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:122196:26: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'ap_phi_reg_pp0_iter1_inElem_reg_609' generates 8 bits.
[2024-02-29 20:34:44,466]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_4.MatrixVectorActivation_4.inst
[2024-02-29 20:34:44,466] 122196 | assign ret_V_fu_1757_p00 = ap_phi_reg_pp0_iter1_inElem_reg_609;
[2024-02-29 20:34:44,466]        |                          ^
[2024-02-29 20:34:44,466] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:122200:30: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1757_p2' generates 16 bits.
[2024-02-29 20:34:44,466]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_4.MatrixVectorActivation_4.inst
[2024-02-29 20:34:44,466] 122200 | assign sext_ln886_fu_1763_p1 = ret_V_fu_1757_p2;
[2024-02-29 20:34:44,466]        |                              ^
[2024-02-29 20:34:44,466] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:117788:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,466] 117788 | #0 ap_CS_fsm = 8'd1;
[2024-02-29 20:34:44,466]        |  ^
[2024-02-29 20:34:44,467] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:117789:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 117789 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178_ap_start_reg = 1'b0;
[2024-02-29 20:34:44,467]        |  ^
[2024-02-29 20:34:44,467] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:117790:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 117790 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194_ap_start_reg = 1'b0;
[2024-02-29 20:34:44,467]        |  ^
[2024-02-29 20:34:44,467] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:117791:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 117791 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206_ap_start_reg = 1'b0;
[2024-02-29 20:34:44,467]        |  ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:118160:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 118160 |         buf_V_1_address0 = zext_ln156_fu_271_p1;
[2024-02-29 20:34:44,467]        |                          ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:118168:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 118168 |         buf_V_1_address0 = 'bx;
[2024-02-29 20:34:44,467]        |                          ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:118194:20: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 118194 |         buf_V_1_d0 = 'bx;
[2024-02-29 20:34:44,467]        |                    ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:118212:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 118212 |         buf_V_2_address0 = zext_ln156_fu_271_p1;
[2024-02-29 20:34:44,467]        |                          ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:118220:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 118220 |         buf_V_2_address0 = 'bx;
[2024-02-29 20:34:44,467]        |                          ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:118246:20: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 118246 |         buf_V_2_d0 = 'bx;
[2024-02-29 20:34:44,467]        |                    ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:118264:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 118264 |         buf_V_3_address0 = zext_ln156_fu_271_p1;
[2024-02-29 20:34:44,467]        |                          ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:118272:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 118272 |         buf_V_3_address0 = 'bx;
[2024-02-29 20:34:44,467]        |                          ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:118298:20: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 118298 |         buf_V_3_d0 = 'bx;
[2024-02-29 20:34:44,467]        |                    ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:118316:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 118316 |         buf_V_4_address0 = zext_ln156_fu_271_p1;
[2024-02-29 20:34:44,467]        |                          ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:118324:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 118324 |         buf_V_4_address0 = 'bx;
[2024-02-29 20:34:44,467]        |                          ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:118350:20: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 118350 |         buf_V_4_d0 = 'bx;
[2024-02-29 20:34:44,467]        |                    ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:118368:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 118368 |         buf_V_5_address0 = zext_ln156_fu_271_p1;
[2024-02-29 20:34:44,467]        |                          ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:118376:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 118376 |         buf_V_5_address0 = 'bx;
[2024-02-29 20:34:44,467]        |                          ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:118402:20: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 118402 |         buf_V_5_d0 = 'bx;
[2024-02-29 20:34:44,467]        |                    ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:118420:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 118420 |         buf_V_address0 = zext_ln156_fu_271_p1;
[2024-02-29 20:34:44,467]        |                        ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:118428:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 118428 |         buf_V_address0 = 'bx;
[2024-02-29 20:34:44,467]        |                        ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:118454:18: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 118454 |         buf_V_d0 = 'bx;
[2024-02-29 20:34:44,467]        |                  ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:118529:23: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 118529 |             ap_NS_fsm = 'bx;
[2024-02-29 20:34:44,467]        |                       ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:118576:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln155_fu_263_p3' generates 4 bits.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28
[2024-02-29 20:34:44,467] 118576 | assign zext_ln156_fu_271_p1 = select_ln155_fu_263_p3;
[2024-02-29 20:34:44,467]        |                             ^
[2024-02-29 20:34:44,467] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:87406:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,467] 87406 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-02-29 20:34:44,467]       |  ^
[2024-02-29 20:34:44,467] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:87407:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,467] 87407 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-02-29 20:34:44,467]       |  ^
[2024-02-29 20:34:44,467] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:87408:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,467] 87408 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-02-29 20:34:44,467]       |  ^
[2024-02-29 20:34:44,467] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:87409:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,467]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,467] 87409 | #0 ap_done_reg = 1'b0;
[2024-02-29 20:34:44,467]       |  ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88137:35: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln196_fu_825_p1' generates 64 bits.
[2024-02-29 20:34:44,467]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,467] 88137 |             inputBuf_V_1_address1 = zext_ln196_fu_825_p1;
[2024-02-29 20:34:44,467]       |                                   ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88139:35: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln242_fu_731_p1' generates 64 bits.
[2024-02-29 20:34:44,467]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,467] 88139 |             inputBuf_V_1_address1 = zext_ln242_fu_731_p1;
[2024-02-29 20:34:44,467]       |                                   ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88141:35: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,467]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,467] 88141 |             inputBuf_V_1_address1 = 'bx;
[2024-02-29 20:34:44,467]       |                                   ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88144:31: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,467]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,467] 88144 |         inputBuf_V_1_address1 = 'bx;
[2024-02-29 20:34:44,467]       |                               ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88175:35: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln196_fu_825_p1' generates 64 bits.
[2024-02-29 20:34:44,467]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,467] 88175 |             inputBuf_V_2_address1 = zext_ln196_fu_825_p1;
[2024-02-29 20:34:44,467]       |                                   ^
[2024-02-29 20:34:44,467] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88177:35: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln242_fu_731_p1' generates 64 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88177 |             inputBuf_V_2_address1 = zext_ln242_fu_731_p1;
[2024-02-29 20:34:44,468]       |                                   ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88179:35: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88179 |             inputBuf_V_2_address1 = 'bx;
[2024-02-29 20:34:44,468]       |                                   ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88182:31: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88182 |         inputBuf_V_2_address1 = 'bx;
[2024-02-29 20:34:44,468]       |                               ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88213:35: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln196_fu_825_p1' generates 64 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88213 |             inputBuf_V_3_address1 = zext_ln196_fu_825_p1;
[2024-02-29 20:34:44,468]       |                                   ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88215:35: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln242_fu_731_p1' generates 64 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88215 |             inputBuf_V_3_address1 = zext_ln242_fu_731_p1;
[2024-02-29 20:34:44,468]       |                                   ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88217:35: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88217 |             inputBuf_V_3_address1 = 'bx;
[2024-02-29 20:34:44,468]       |                                   ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88220:31: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88220 |         inputBuf_V_3_address1 = 'bx;
[2024-02-29 20:34:44,468]       |                               ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88251:35: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln196_fu_825_p1' generates 64 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88251 |             inputBuf_V_4_address1 = zext_ln196_fu_825_p1;
[2024-02-29 20:34:44,468]       |                                   ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88253:35: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln242_fu_731_p1' generates 64 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88253 |             inputBuf_V_4_address1 = zext_ln242_fu_731_p1;
[2024-02-29 20:34:44,468]       |                                   ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88255:35: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88255 |             inputBuf_V_4_address1 = 'bx;
[2024-02-29 20:34:44,468]       |                                   ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88258:31: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88258 |         inputBuf_V_4_address1 = 'bx;
[2024-02-29 20:34:44,468]       |                               ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88289:35: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln196_fu_825_p1' generates 64 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88289 |             inputBuf_V_5_address1 = zext_ln196_fu_825_p1;
[2024-02-29 20:34:44,468]       |                                   ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88291:35: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln242_fu_731_p1' generates 64 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88291 |             inputBuf_V_5_address1 = zext_ln242_fu_731_p1;
[2024-02-29 20:34:44,468]       |                                   ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88293:35: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88293 |             inputBuf_V_5_address1 = 'bx;
[2024-02-29 20:34:44,468]       |                                   ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88296:31: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88296 |         inputBuf_V_5_address1 = 'bx;
[2024-02-29 20:34:44,468]       |                               ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88327:33: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln196_fu_825_p1' generates 64 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88327 |             inputBuf_V_address1 = zext_ln196_fu_825_p1;
[2024-02-29 20:34:44,468]       |                                 ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88329:33: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln242_fu_731_p1' generates 64 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88329 |             inputBuf_V_address1 = zext_ln242_fu_731_p1;
[2024-02-29 20:34:44,468]       |                                 ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88331:33: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88331 |             inputBuf_V_address1 = 'bx;
[2024-02-29 20:34:44,468]       |                                 ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88334:29: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88334 |         inputBuf_V_address1 = 'bx;
[2024-02-29 20:34:44,468]       |                             ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88384:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88384 |             ap_NS_iter0_fsm = 'bx;
[2024-02-29 20:34:44,468]       |                             ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88408:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88408 |             ap_NS_iter1_fsm = 'bx;
[2024-02-29 20:34:44,468]       |                             ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88432:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88432 |             ap_NS_iter2_fsm = 'bx;
[2024-02-29 20:34:44,468]       |                             ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88823:30: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_fu_910_p1' generates 64 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88823 | assign inputBuf_V_1_address0 = zext_ln215_fu_910_p1;
[2024-02-29 20:34:44,468]       |                              ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88825:30: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_fu_910_p1' generates 64 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88825 | assign inputBuf_V_2_address0 = zext_ln215_fu_910_p1;
[2024-02-29 20:34:44,468]       |                              ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88827:30: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_fu_910_p1' generates 64 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88827 | assign inputBuf_V_3_address0 = zext_ln215_fu_910_p1;
[2024-02-29 20:34:44,468]       |                              ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88829:30: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_fu_910_p1' generates 64 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88829 | assign inputBuf_V_4_address0 = zext_ln215_fu_910_p1;
[2024-02-29 20:34:44,468]       |                              ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88831:30: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_fu_910_p1' generates 64 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88831 | assign inputBuf_V_5_address0 = zext_ln215_fu_910_p1;
[2024-02-29 20:34:44,468]       |                              ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88833:28: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_fu_910_p1' generates 64 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88833 | assign inputBuf_V_address0 = zext_ln215_fu_910_p1;
[2024-02-29 20:34:44,468]       |                            ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88871:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'grp_load_fu_379_p1' generates 32 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88871 | assign zext_ln196_fu_825_p1 = grp_load_fu_379_p1;
[2024-02-29 20:34:44,468]       |                             ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88873:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_in_block_reg_1080' generates 7 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88873 | assign zext_ln215_fu_910_p1 = current_line_in_block_reg_1080;
[2024-02-29 20:34:44,468]       |                             ^
[2024-02-29 20:34:44,468] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88875:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'grp_load_fu_379_p1' generates 32 bits.
[2024-02-29 20:34:44,468]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 88875 | assign zext_ln242_fu_731_p1 = grp_load_fu_379_p1;
[2024-02-29 20:34:44,468]       |                             ^
[2024-02-29 20:34:44,468] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:85636:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,468]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,468] 85636 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-02-29 20:34:44,468]       |  ^
[2024-02-29 20:34:44,469] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:85637:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,469]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 85637 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-02-29 20:34:44,469]       |  ^
[2024-02-29 20:34:44,469] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:85638:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,469]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 85638 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-02-29 20:34:44,469]       |  ^
[2024-02-29 20:34:44,469] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:85639:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,469]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 85639 | #0 ap_done_reg = 1'b0;
[2024-02-29 20:34:44,469]       |  ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86333:35: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln196_fu_743_p1' generates 64 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86333 |             inputBuf_V_1_address1 = zext_ln196_fu_743_p1;
[2024-02-29 20:34:44,469]       |                                   ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86335:35: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln242_fu_649_p1' generates 64 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86335 |             inputBuf_V_1_address1 = zext_ln242_fu_649_p1;
[2024-02-29 20:34:44,469]       |                                   ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86337:35: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86337 |             inputBuf_V_1_address1 = 'bx;
[2024-02-29 20:34:44,469]       |                                   ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86340:31: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86340 |         inputBuf_V_1_address1 = 'bx;
[2024-02-29 20:34:44,469]       |                               ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86371:35: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln196_fu_743_p1' generates 64 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86371 |             inputBuf_V_2_address1 = zext_ln196_fu_743_p1;
[2024-02-29 20:34:44,469]       |                                   ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86373:35: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln242_fu_649_p1' generates 64 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86373 |             inputBuf_V_2_address1 = zext_ln242_fu_649_p1;
[2024-02-29 20:34:44,469]       |                                   ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86375:35: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86375 |             inputBuf_V_2_address1 = 'bx;
[2024-02-29 20:34:44,469]       |                                   ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86378:31: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86378 |         inputBuf_V_2_address1 = 'bx;
[2024-02-29 20:34:44,469]       |                               ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86409:35: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln196_fu_743_p1' generates 64 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86409 |             inputBuf_V_3_address1 = zext_ln196_fu_743_p1;
[2024-02-29 20:34:44,469]       |                                   ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86411:35: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln242_fu_649_p1' generates 64 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86411 |             inputBuf_V_3_address1 = zext_ln242_fu_649_p1;
[2024-02-29 20:34:44,469]       |                                   ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86413:35: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86413 |             inputBuf_V_3_address1 = 'bx;
[2024-02-29 20:34:44,469]       |                                   ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86416:31: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86416 |         inputBuf_V_3_address1 = 'bx;
[2024-02-29 20:34:44,469]       |                               ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86447:35: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln196_fu_743_p1' generates 64 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86447 |             inputBuf_V_4_address1 = zext_ln196_fu_743_p1;
[2024-02-29 20:34:44,469]       |                                   ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86449:35: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln242_fu_649_p1' generates 64 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86449 |             inputBuf_V_4_address1 = zext_ln242_fu_649_p1;
[2024-02-29 20:34:44,469]       |                                   ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86451:35: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86451 |             inputBuf_V_4_address1 = 'bx;
[2024-02-29 20:34:44,469]       |                                   ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86454:31: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86454 |         inputBuf_V_4_address1 = 'bx;
[2024-02-29 20:34:44,469]       |                               ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86485:35: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln196_fu_743_p1' generates 64 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86485 |             inputBuf_V_5_address1 = zext_ln196_fu_743_p1;
[2024-02-29 20:34:44,469]       |                                   ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86487:35: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln242_fu_649_p1' generates 64 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86487 |             inputBuf_V_5_address1 = zext_ln242_fu_649_p1;
[2024-02-29 20:34:44,469]       |                                   ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86489:35: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86489 |             inputBuf_V_5_address1 = 'bx;
[2024-02-29 20:34:44,469]       |                                   ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86492:31: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86492 |         inputBuf_V_5_address1 = 'bx;
[2024-02-29 20:34:44,469]       |                               ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86523:33: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln196_fu_743_p1' generates 64 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86523 |             inputBuf_V_address1 = zext_ln196_fu_743_p1;
[2024-02-29 20:34:44,469]       |                                 ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86525:33: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln242_fu_649_p1' generates 64 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86525 |             inputBuf_V_address1 = zext_ln242_fu_649_p1;
[2024-02-29 20:34:44,469]       |                                 ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86527:33: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86527 |             inputBuf_V_address1 = 'bx;
[2024-02-29 20:34:44,469]       |                                 ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86530:29: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86530 |         inputBuf_V_address1 = 'bx;
[2024-02-29 20:34:44,469]       |                             ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86580:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86580 |             ap_NS_iter0_fsm = 'bx;
[2024-02-29 20:34:44,469]       |                             ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86604:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86604 |             ap_NS_iter1_fsm = 'bx;
[2024-02-29 20:34:44,469]       |                             ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86628:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 86628 |             ap_NS_iter2_fsm = 'bx;
[2024-02-29 20:34:44,469]       |                             ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:87009:30: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_fu_828_p1' generates 64 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,469] 87009 | assign inputBuf_V_1_address0 = zext_ln215_fu_828_p1;
[2024-02-29 20:34:44,469]       |                              ^
[2024-02-29 20:34:44,469] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:87011:30: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_fu_828_p1' generates 64 bits.
[2024-02-29 20:34:44,469]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,470] 87011 | assign inputBuf_V_2_address0 = zext_ln215_fu_828_p1;
[2024-02-29 20:34:44,470]       |                              ^
[2024-02-29 20:34:44,470] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:87013:30: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_fu_828_p1' generates 64 bits.
[2024-02-29 20:34:44,470]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,470] 87013 | assign inputBuf_V_3_address0 = zext_ln215_fu_828_p1;
[2024-02-29 20:34:44,470]       |                              ^
[2024-02-29 20:34:44,470] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:87015:30: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_fu_828_p1' generates 64 bits.
[2024-02-29 20:34:44,470]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,470] 87015 | assign inputBuf_V_4_address0 = zext_ln215_fu_828_p1;
[2024-02-29 20:34:44,470]       |                              ^
[2024-02-29 20:34:44,470] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:87017:30: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_fu_828_p1' generates 64 bits.
[2024-02-29 20:34:44,470]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,470] 87017 | assign inputBuf_V_5_address0 = zext_ln215_fu_828_p1;
[2024-02-29 20:34:44,470]       |                              ^
[2024-02-29 20:34:44,470] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:87019:28: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_fu_828_p1' generates 64 bits.
[2024-02-29 20:34:44,470]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,470] 87019 | assign inputBuf_V_address0 = zext_ln215_fu_828_p1;
[2024-02-29 20:34:44,470]       |                            ^
[2024-02-29 20:34:44,470] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:87049:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'grp_load_fu_371_p1' generates 32 bits.
[2024-02-29 20:34:44,470]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,470] 87049 | assign zext_ln196_fu_743_p1 = grp_load_fu_371_p1;
[2024-02-29 20:34:44,470]       |                             ^
[2024-02-29 20:34:44,470] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:87051:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_in_block_reg_986' generates 5 bits.
[2024-02-29 20:34:44,470]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,470] 87051 | assign zext_ln215_fu_828_p1 = current_line_in_block_reg_986;
[2024-02-29 20:34:44,470]       |                             ^
[2024-02-29 20:34:44,470] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:87053:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'grp_load_fu_371_p1' generates 32 bits.
[2024-02-29 20:34:44,470]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28
[2024-02-29 20:34:44,470] 87053 | assign zext_ln242_fu_649_p1 = grp_load_fu_371_p1;
[2024-02-29 20:34:44,470]       |                             ^
[2024-02-29 20:34:44,470] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:63402:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,470]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst
[2024-02-29 20:34:44,470] 63402 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_540_ap_start_reg = 1'b0;
[2024-02-29 20:34:44,470]       |  ^
[2024-02-29 20:34:44,470] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:63403:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,470]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst
[2024-02-29 20:34:44,470] 63403 | #0 ap_CS_fsm = 4'd1;
[2024-02-29 20:34:44,470]       |  ^
[2024-02-29 20:34:44,470] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:63545:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,470]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_3.MatrixVectorActivation_3.inst
[2024-02-29 20:34:44,470] 63545 |             ap_NS_fsm = 'bx;
[2024-02-29 20:34:44,470]       |                       ^
[2024-02-29 20:34:44,470] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:60394:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,470]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst
[2024-02-29 20:34:44,470] 60394 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_540_ap_start_reg = 1'b0;
[2024-02-29 20:34:44,470]       |  ^
[2024-02-29 20:34:44,470] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:60395:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,470]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst
[2024-02-29 20:34:44,470] 60395 | #0 ap_CS_fsm = 4'd1;
[2024-02-29 20:34:44,470]       |  ^
[2024-02-29 20:34:44,470] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:60537:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,470]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_0.MatrixVectorActivation_0.inst
[2024-02-29 20:34:44,470] 60537 |             ap_NS_fsm = 'bx;
[2024-02-29 20:34:44,470]       |                       ^
[2024-02-29 20:34:44,470] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:57784:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,470]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,470] 57784 | #0 ap_CS_fsm = 8'd1;
[2024-02-29 20:34:44,470]       |  ^
[2024-02-29 20:34:44,470] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:57785:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,470]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,470] 57785 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg = 1'b0;
[2024-02-29 20:34:44,470]       |  ^
[2024-02-29 20:34:44,470] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:57786:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,470]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,470] 57786 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg = 1'b0;
[2024-02-29 20:34:44,470]       |  ^
[2024-02-29 20:34:44,470] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:57787:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,470]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,470] 57787 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_start_reg = 1'b0;
[2024-02-29 20:34:44,470]       |  ^
[2024-02-29 20:34:44,470] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58446:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2024-02-29 20:34:44,470]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,470] 58446 |         buf_V_10_address0 = zext_ln156_fu_481_p1;
[2024-02-29 20:34:44,470]       |                           ^
[2024-02-29 20:34:44,470] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58454:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,470]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,470] 58454 |         buf_V_10_address0 = 'bx;
[2024-02-29 20:34:44,470]       |                           ^
[2024-02-29 20:34:44,470] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58480:21: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,470]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,470] 58480 |         buf_V_10_d0 = 'bx;
[2024-02-29 20:34:44,470]       |                     ^
[2024-02-29 20:34:44,470] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58498:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2024-02-29 20:34:44,470]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,470] 58498 |         buf_V_11_address0 = zext_ln156_fu_481_p1;
[2024-02-29 20:34:44,470]       |                           ^
[2024-02-29 20:34:44,470] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58506:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,470]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,470] 58506 |         buf_V_11_address0 = 'bx;
[2024-02-29 20:34:44,470]       |                           ^
[2024-02-29 20:34:44,470] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58532:21: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,470]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,470] 58532 |         buf_V_11_d0 = 'bx;
[2024-02-29 20:34:44,470]       |                     ^
[2024-02-29 20:34:44,470] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58550:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2024-02-29 20:34:44,470]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,470] 58550 |         buf_V_12_address0 = zext_ln156_fu_481_p1;
[2024-02-29 20:34:44,470]       |                           ^
[2024-02-29 20:34:44,470] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58558:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,470]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,470] 58558 |         buf_V_12_address0 = 'bx;
[2024-02-29 20:34:44,470]       |                           ^
[2024-02-29 20:34:44,470] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58584:21: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,470]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,470] 58584 |         buf_V_12_d0 = 'bx;
[2024-02-29 20:34:44,470]       |                     ^
[2024-02-29 20:34:44,470] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58602:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2024-02-29 20:34:44,470]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,470] 58602 |         buf_V_13_address0 = zext_ln156_fu_481_p1;
[2024-02-29 20:34:44,470]       |                           ^
[2024-02-29 20:34:44,470] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58610:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,470]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,470] 58610 |         buf_V_13_address0 = 'bx;
[2024-02-29 20:34:44,470]       |                           ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58636:21: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 58636 |         buf_V_13_d0 = 'bx;
[2024-02-29 20:34:44,471]       |                     ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58654:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 58654 |         buf_V_14_address0 = zext_ln156_fu_481_p1;
[2024-02-29 20:34:44,471]       |                           ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58662:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 58662 |         buf_V_14_address0 = 'bx;
[2024-02-29 20:34:44,471]       |                           ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58688:21: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 58688 |         buf_V_14_d0 = 'bx;
[2024-02-29 20:34:44,471]       |                     ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58706:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 58706 |         buf_V_15_address0 = zext_ln156_fu_481_p1;
[2024-02-29 20:34:44,471]       |                           ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58714:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 58714 |         buf_V_15_address0 = 'bx;
[2024-02-29 20:34:44,471]       |                           ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58740:21: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 58740 |         buf_V_15_d0 = 'bx;
[2024-02-29 20:34:44,471]       |                     ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58758:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 58758 |         buf_V_1_address0 = zext_ln156_fu_481_p1;
[2024-02-29 20:34:44,471]       |                          ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58766:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 58766 |         buf_V_1_address0 = 'bx;
[2024-02-29 20:34:44,471]       |                          ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58792:20: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 58792 |         buf_V_1_d0 = 'bx;
[2024-02-29 20:34:44,471]       |                    ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58810:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 58810 |         buf_V_2_address0 = zext_ln156_fu_481_p1;
[2024-02-29 20:34:44,471]       |                          ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58818:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 58818 |         buf_V_2_address0 = 'bx;
[2024-02-29 20:34:44,471]       |                          ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58844:20: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 58844 |         buf_V_2_d0 = 'bx;
[2024-02-29 20:34:44,471]       |                    ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58862:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 58862 |         buf_V_3_address0 = zext_ln156_fu_481_p1;
[2024-02-29 20:34:44,471]       |                          ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58870:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 58870 |         buf_V_3_address0 = 'bx;
[2024-02-29 20:34:44,471]       |                          ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58896:20: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 58896 |         buf_V_3_d0 = 'bx;
[2024-02-29 20:34:44,471]       |                    ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58914:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 58914 |         buf_V_4_address0 = zext_ln156_fu_481_p1;
[2024-02-29 20:34:44,471]       |                          ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58922:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 58922 |         buf_V_4_address0 = 'bx;
[2024-02-29 20:34:44,471]       |                          ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58948:20: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 58948 |         buf_V_4_d0 = 'bx;
[2024-02-29 20:34:44,471]       |                    ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58966:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 58966 |         buf_V_5_address0 = zext_ln156_fu_481_p1;
[2024-02-29 20:34:44,471]       |                          ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:58974:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 58974 |         buf_V_5_address0 = 'bx;
[2024-02-29 20:34:44,471]       |                          ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:59000:20: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 59000 |         buf_V_5_d0 = 'bx;
[2024-02-29 20:34:44,471]       |                    ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:59018:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 59018 |         buf_V_6_address0 = zext_ln156_fu_481_p1;
[2024-02-29 20:34:44,471]       |                          ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:59026:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 59026 |         buf_V_6_address0 = 'bx;
[2024-02-29 20:34:44,471]       |                          ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:59052:20: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 59052 |         buf_V_6_d0 = 'bx;
[2024-02-29 20:34:44,471]       |                    ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:59070:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 59070 |         buf_V_7_address0 = zext_ln156_fu_481_p1;
[2024-02-29 20:34:44,471]       |                          ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:59078:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 59078 |         buf_V_7_address0 = 'bx;
[2024-02-29 20:34:44,471]       |                          ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:59104:20: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 59104 |         buf_V_7_d0 = 'bx;
[2024-02-29 20:34:44,471]       |                    ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:59122:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 59122 |         buf_V_8_address0 = zext_ln156_fu_481_p1;
[2024-02-29 20:34:44,471]       |                          ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:59130:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 59130 |         buf_V_8_address0 = 'bx;
[2024-02-29 20:34:44,471]       |                          ^
[2024-02-29 20:34:44,471] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:59156:20: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,471]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,471] 59156 |         buf_V_8_d0 = 'bx;
[2024-02-29 20:34:44,471]       |                    ^
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:59174:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2024-02-29 20:34:44,472]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,472] 59174 |         buf_V_9_address0 = zext_ln156_fu_481_p1;
[2024-02-29 20:34:44,472]       |                          ^
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:59182:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,472]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,472] 59182 |         buf_V_9_address0 = 'bx;
[2024-02-29 20:34:44,472]       |                          ^
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:59208:20: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,472]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,472] 59208 |         buf_V_9_d0 = 'bx;
[2024-02-29 20:34:44,472]       |                    ^
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:59226:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2024-02-29 20:34:44,472]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,472] 59226 |         buf_V_address0 = zext_ln156_fu_481_p1;
[2024-02-29 20:34:44,472]       |                        ^
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:59234:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,472]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,472] 59234 |         buf_V_address0 = 'bx;
[2024-02-29 20:34:44,472]       |                        ^
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:59260:18: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,472]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,472] 59260 |         buf_V_d0 = 'bx;
[2024-02-29 20:34:44,472]       |                  ^
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:59335:23: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,472]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,472] 59335 |             ap_NS_fsm = 'bx;
[2024-02-29 20:34:44,472]       |                       ^
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:59382:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln155_fu_473_p3' generates 3 bits.
[2024-02-29 20:34:44,472]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28
[2024-02-29 20:34:44,472] 59382 | assign zext_ln156_fu_481_p1 = select_ln155_fu_473_p3;
[2024-02-29 20:34:44,472]       |                             ^
[2024-02-29 20:34:44,472] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:35414:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,472]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst
[2024-02-29 20:34:44,472] 35414 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_540_ap_start_reg = 1'b0;
[2024-02-29 20:34:44,472]       |  ^
[2024-02-29 20:34:44,472] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:35415:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,472]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst
[2024-02-29 20:34:44,472] 35415 | #0 ap_CS_fsm = 4'd1;
[2024-02-29 20:34:44,472]       |  ^
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:35557:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,472]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_1.MatrixVectorActivation_1.inst
[2024-02-29 20:34:44,472] 35557 |             ap_NS_fsm = 'bx;
[2024-02-29 20:34:44,472]       |                       ^
[2024-02-29 20:34:44,472] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:31272:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,472]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst
[2024-02-29 20:34:44,472] 31272 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_540_ap_start_reg = 1'b0;
[2024-02-29 20:34:44,472]       |  ^
[2024-02-29 20:34:44,472] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:31273:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,472]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst
[2024-02-29 20:34:44,472] 31273 | #0 ap_CS_fsm = 4'd1;
[2024-02-29 20:34:44,472]       |  ^
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:31415:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,472]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MatrixVectorActivation_2.MatrixVectorActivation_2.inst
[2024-02-29 20:34:44,472] 31415 |             ap_NS_fsm = 'bx;
[2024-02-29 20:34:44,472]       |                       ^
[2024-02-29 20:34:44,472] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:21093:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,472]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.LabelSelect_Batch_0.inst.grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45
[2024-02-29 20:34:44,472] 21093 | #0 ap_CS_fsm = 1'd1;
[2024-02-29 20:34:44,472]       |  ^
[2024-02-29 20:34:44,472] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:21094:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,472]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.LabelSelect_Batch_0.inst.grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45
[2024-02-29 20:34:44,472] 21094 | #0 ap_done_reg = 1'b0;
[2024-02-29 20:34:44,472]       |  ^
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:21256:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,472]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.LabelSelect_Batch_0.inst.grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45
[2024-02-29 20:34:44,472] 21256 |             ap_NS_fsm = 'bx;
[2024-02-29 20:34:44,472]       |                       ^
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:21277:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_block_1' generates 4 bits.
[2024-02-29 20:34:44,472]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.LabelSelect_Batch_0.inst.grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45
[2024-02-29 20:34:44,472] 21277 | assign conv2_i_i_i_cast_fu_115_p1 = ap_sig_allocacmp_block_1;
[2024-02-29 20:34:44,472]       |                                   ^
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:126022:3: Output port connection 'count' expects 11 bits on the pin connection, but pin connection's VARREF 'count' generates 10 bits.
[2024-02-29 20:34:44,472]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_0.inst
[2024-02-29 20:34:44,472] 126022 |  .count(count),
[2024-02-29 20:34:44,472]        |   ^~~~~
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:126023:3: Output port connection 'maxcount' expects 11 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 10 bits.
[2024-02-29 20:34:44,472]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_0.inst
[2024-02-29 20:34:44,472] 126023 |  .maxcount(maxcount),
[2024-02-29 20:34:44,472]        |   ^~~~~~~~
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:122931:3: Output port connection 'count' expects 11 bits on the pin connection, but pin connection's VARREF 'count' generates 10 bits.
[2024-02-29 20:34:44,472]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_2.inst
[2024-02-29 20:34:44,472] 122931 |  .count(count),
[2024-02-29 20:34:44,472]        |   ^~~~~
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:122932:3: Output port connection 'maxcount' expects 11 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 10 bits.
[2024-02-29 20:34:44,472]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_2.inst
[2024-02-29 20:34:44,472] 122932 |  .maxcount(maxcount),
[2024-02-29 20:34:44,472]        |   ^~~~~~~~
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:91750:3: Output port connection 'count' expects 6 bits on the pin connection, but pin connection's VARREF 'count' generates 5 bits.
[2024-02-29 20:34:44,472]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_11.inst
[2024-02-29 20:34:44,472] 91750 |  .count(count),
[2024-02-29 20:34:44,472]       |   ^~~~~
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:91751:3: Output port connection 'maxcount' expects 6 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 5 bits.
[2024-02-29 20:34:44,472]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_11.inst
[2024-02-29 20:34:44,472] 91751 |  .maxcount(maxcount),
[2024-02-29 20:34:44,472]       |   ^~~~~~~~
[2024-02-29 20:34:44,472] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:91488:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,472]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst
[2024-02-29 20:34:44,472] 91488 | #0 grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28_ap_start_reg = 1'b0;
[2024-02-29 20:34:44,472]       |  ^
[2024-02-29 20:34:44,472] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:91489:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,472]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst
[2024-02-29 20:34:44,472] 91489 | #0 ap_CS_fsm = 4'd1;
[2024-02-29 20:34:44,472]       |  ^
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:91606:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,472]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst
[2024-02-29 20:34:44,472] 91606 |             ap_NS_fsm = 'bx;
[2024-02-29 20:34:44,472]       |                       ^
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:90563:3: Output port connection 'count' expects 8 bits on the pin connection, but pin connection's VARREF 'count' generates 7 bits.
[2024-02-29 20:34:44,472]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_12.inst
[2024-02-29 20:34:44,472] 90563 |  .count(count),
[2024-02-29 20:34:44,472]       |   ^~~~~
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:90564:3: Output port connection 'maxcount' expects 8 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 7 bits.
[2024-02-29 20:34:44,472]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_12.inst
[2024-02-29 20:34:44,472] 90564 |  .maxcount(maxcount),
[2024-02-29 20:34:44,472]       |   ^~~~~~~~
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:84679:3: Output port connection 'count' expects 8 bits on the pin connection, but pin connection's VARREF 'count' generates 7 bits.
[2024-02-29 20:34:44,472]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_14.inst
[2024-02-29 20:34:44,472] 84679 |  .count(count),
[2024-02-29 20:34:44,472]       |   ^~~~~
[2024-02-29 20:34:44,472] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:84680:3: Output port connection 'maxcount' expects 8 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 7 bits.
[2024-02-29 20:34:44,472]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_14.inst
[2024-02-29 20:34:44,472] 84680 |  .maxcount(maxcount),
[2024-02-29 20:34:44,472]       |   ^~~~~~~~
[2024-02-29 20:34:44,473] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:84111:3: Output port connection 'count' expects 12 bits on the pin connection, but pin connection's VARREF 'count' generates 11 bits.
[2024-02-29 20:34:44,473]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_9.inst
[2024-02-29 20:34:44,473] 84111 |  .count(count),
[2024-02-29 20:34:44,473]       |   ^~~~~
[2024-02-29 20:34:44,473] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:84112:3: Output port connection 'maxcount' expects 12 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 11 bits.
[2024-02-29 20:34:44,473]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_9.inst
[2024-02-29 20:34:44,473] 84112 |  .maxcount(maxcount),
[2024-02-29 20:34:44,473]       |   ^~~~~~~~
[2024-02-29 20:34:44,473] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:83662:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-02-29 20:34:44,473]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_3.inst
[2024-02-29 20:34:44,473] 83662 |  .count(count),
[2024-02-29 20:34:44,473]       |   ^~~~~
[2024-02-29 20:34:44,473] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:83663:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-02-29 20:34:44,473]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_3.inst
[2024-02-29 20:34:44,473] 83663 |  .maxcount(maxcount),
[2024-02-29 20:34:44,473]       |   ^~~~~~~~
[2024-02-29 20:34:44,473] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:66014:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,473]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst
[2024-02-29 20:34:44,473] 66014 | #0 grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_8_0_48_s_fu_28_ap_start_reg = 1'b0;
[2024-02-29 20:34:44,473]       |  ^
[2024-02-29 20:34:44,473] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:66015:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,473]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst
[2024-02-29 20:34:44,473] 66015 | #0 ap_CS_fsm = 4'd1;
[2024-02-29 20:34:44,473]       |  ^
[2024-02-29 20:34:44,473] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:66132:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,473]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_0.inst
[2024-02-29 20:34:44,473] 66132 |             ap_NS_fsm = 'bx;
[2024-02-29 20:34:44,473]       |                       ^
[2024-02-29 20:34:44,473] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:65363:3: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2024-02-29 20:34:44,473]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_7.inst
[2024-02-29 20:34:44,473] 65363 |  .count(count),
[2024-02-29 20:34:44,473]       |   ^~~~~
[2024-02-29 20:34:44,473] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:65364:3: Output port connection 'maxcount' expects 15 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 14 bits.
[2024-02-29 20:34:44,473]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_7.inst
[2024-02-29 20:34:44,473] 65364 |  .maxcount(maxcount),
[2024-02-29 20:34:44,473]       |   ^~~~~~~~
[2024-02-29 20:34:44,473] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:64801:3: Output port connection 'count' expects 16 bits on the pin connection, but pin connection's VARREF 'count' generates 15 bits.
[2024-02-29 20:34:44,473]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_1.inst
[2024-02-29 20:34:44,473] 64801 |  .count(count),
[2024-02-29 20:34:44,473]       |   ^~~~~
[2024-02-29 20:34:44,473] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:64802:3: Output port connection 'maxcount' expects 16 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 15 bits.
[2024-02-29 20:34:44,473]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_1.inst
[2024-02-29 20:34:44,473] 64802 |  .maxcount(maxcount),
[2024-02-29 20:34:44,473]       |   ^~~~~~~~
[2024-02-29 20:34:44,473] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:63064:3: Output port connection 'count' expects 8 bits on the pin connection, but pin connection's VARREF 'count' generates 7 bits.
[2024-02-29 20:34:44,473]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_10.inst
[2024-02-29 20:34:44,473] 63064 |  .count(count),
[2024-02-29 20:34:44,473]       |   ^~~~~
[2024-02-29 20:34:44,473] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:63065:3: Output port connection 'maxcount' expects 8 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 7 bits.
[2024-02-29 20:34:44,473]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_10.inst
[2024-02-29 20:34:44,473] 63065 |  .maxcount(maxcount),
[2024-02-29 20:34:44,473]       |   ^~~~~~~~
[2024-02-29 20:34:44,473] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:59421:3: Output port connection 'count' expects 8 bits on the pin connection, but pin connection's VARREF 'count' generates 7 bits.
[2024-02-29 20:34:44,473]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_13.inst
[2024-02-29 20:34:44,473] 59421 |  .count(count),
[2024-02-29 20:34:44,473]       |   ^~~~~
[2024-02-29 20:34:44,473] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:59422:3: Output port connection 'maxcount' expects 8 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 7 bits.
[2024-02-29 20:34:44,473]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_13.inst
[2024-02-29 20:34:44,473] 59422 |  .maxcount(maxcount),
[2024-02-29 20:34:44,473]       |   ^~~~~~~~
[2024-02-29 20:34:44,473] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56873:3: Output port connection 'count' expects 11 bits on the pin connection, but pin connection's VARREF 'count' generates 10 bits.
[2024-02-29 20:34:44,473]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_4.inst
[2024-02-29 20:34:44,473] 56873 |  .count(count),
[2024-02-29 20:34:44,473]       |   ^~~~~
[2024-02-29 20:34:44,473] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:56874:3: Output port connection 'maxcount' expects 11 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 10 bits.
[2024-02-29 20:34:44,473]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_4.inst
[2024-02-29 20:34:44,473] 56874 |  .maxcount(maxcount),
[2024-02-29 20:34:44,473]       |   ^~~~~~~~
[2024-02-29 20:34:44,473] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:42346:3: Output port connection 'count' expects 11 bits on the pin connection, but pin connection's VARREF 'count' generates 10 bits.
[2024-02-29 20:34:44,473]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_8.inst
[2024-02-29 20:34:44,475] 42346 |  .count(count),
[2024-02-29 20:34:44,475]       |   ^~~~~
[2024-02-29 20:34:44,475] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:42347:3: Output port connection 'maxcount' expects 11 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 10 bits.
[2024-02-29 20:34:44,475]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_8.inst
[2024-02-29 20:34:44,475] 42347 |  .maxcount(maxcount),
[2024-02-29 20:34:44,475]       |   ^~~~~~~~
[2024-02-29 20:34:44,475] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:31595:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,475]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst
[2024-02-29 20:34:44,475] 31595 | #0 grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_8_0_128_s_fu_28_ap_start_reg = 1'b0;
[2024-02-29 20:34:44,475]       |  ^
[2024-02-29 20:34:44,475] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:31596:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,475]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst
[2024-02-29 20:34:44,475] 31596 | #0 ap_CS_fsm = 4'd1;
[2024-02-29 20:34:44,475]       |  ^
[2024-02-29 20:34:44,475] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:31713:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,475]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_Batch_1.inst
[2024-02-29 20:34:44,475] 31713 |             ap_NS_fsm = 'bx;
[2024-02-29 20:34:44,475]       |                       ^
[2024-02-29 20:34:44,475] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:23802:3: Output port connection 'count' expects 12 bits on the pin connection, but pin connection's VARREF 'count' generates 11 bits.
[2024-02-29 20:34:44,475]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_6.inst
[2024-02-29 20:34:44,475] 23802 |  .count(count),
[2024-02-29 20:34:44,475]       |   ^~~~~
[2024-02-29 20:34:44,475] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:23803:3: Output port connection 'maxcount' expects 12 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 11 bits.
[2024-02-29 20:34:44,475]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_6.inst
[2024-02-29 20:34:44,475] 23803 |  .maxcount(maxcount),
[2024-02-29 20:34:44,475]       |   ^~~~~~~~
[2024-02-29 20:34:44,475] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:19740:3: Output port connection 'count' expects 5 bits on the pin connection, but pin connection's VARREF 'count' generates 4 bits.
[2024-02-29 20:34:44,475]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_15.inst
[2024-02-29 20:34:44,475] 19740 |  .count(count),
[2024-02-29 20:34:44,475]       |   ^~~~~
[2024-02-29 20:34:44,475] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:19741:3: Output port connection 'maxcount' expects 5 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 4 bits.
[2024-02-29 20:34:44,475]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_15.inst
[2024-02-29 20:34:44,475] 19741 |  .maxcount(maxcount),
[2024-02-29 20:34:44,475]       |   ^~~~~~~~
[2024-02-29 20:34:44,475] %Warning-LITENDIAN: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:19382:8: Little bit endian vector: left < right of bit range: [-1:0]
[2024-02-29 20:34:44,475]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_16.inst
[2024-02-29 20:34:44,475] 19382 | output [-1:0] count;
[2024-02-29 20:34:44,475]       |        ^
[2024-02-29 20:34:44,475] %Warning-LITENDIAN: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:19383:8: Little bit endian vector: left < right of bit range: [-1:0]
[2024-02-29 20:34:44,475]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_16.inst
[2024-02-29 20:34:44,475] 19383 | output [-1:0] maxcount;
[2024-02-29 20:34:44,475]       |        ^
[2024-02-29 20:34:44,475] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:19399:3: Output port connection 'count' expects 1 bits on the pin connection, but pin connection's VARREF 'count' generates 2 bits.
[2024-02-29 20:34:44,475]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_16.inst
[2024-02-29 20:34:44,475] 19399 |  .count(count),
[2024-02-29 20:34:44,475]       |   ^~~~~
[2024-02-29 20:34:44,475] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:19400:3: Output port connection 'maxcount' expects 1 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 2 bits.
[2024-02-29 20:34:44,475]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_16.inst
[2024-02-29 20:34:44,475] 19400 |  .maxcount(maxcount),
[2024-02-29 20:34:44,475]       |   ^~~~~~~~
[2024-02-29 20:34:44,475] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:17756:3: Output port connection 'count' expects 9 bits on the pin connection, but pin connection's VARREF 'count' generates 8 bits.
[2024-02-29 20:34:44,475]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_5.inst
[2024-02-29 20:34:44,475] 17756 |  .count(count),
[2024-02-29 20:34:44,475]       |   ^~~~~
[2024-02-29 20:34:44,475] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:17757:3: Output port connection 'maxcount' expects 9 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 8 bits.
[2024-02-29 20:34:44,475]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_5.inst
[2024-02-29 20:34:44,475] 17757 |  .maxcount(maxcount),
[2024-02-29 20:34:44,475]       |   ^~~~~~~~
[2024-02-29 20:34:44,475] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:17249:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,475]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst
[2024-02-29 20:34:44,475] 17249 | #0 grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28_ap_start_reg = 1'b0;
[2024-02-29 20:34:44,475]       |  ^
[2024-02-29 20:34:44,475] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:17250:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,475]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst
[2024-02-29 20:34:44,475] 17250 | #0 ap_CS_fsm = 4'd1;
[2024-02-29 20:34:44,475]       |  ^
[2024-02-29 20:34:44,475] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:17367:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,475]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst
[2024-02-29 20:34:44,475] 17367 |             ap_NS_fsm = 'bx;
[2024-02-29 20:34:44,475]       |                       ^
[2024-02-29 20:34:44,475] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1283:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,475]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.LabelSelect_Batch_0.inst
[2024-02-29 20:34:44,475]  1283 | #0 ap_CS_fsm = 5'd1;
[2024-02-29 20:34:44,475]       |  ^
[2024-02-29 20:34:44,475] %Warning-STMTDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1284:2: Unsupported: Ignoring delay on this delayed statement.
[2024-02-29 20:34:44,475]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.LabelSelect_Batch_0.inst
[2024-02-29 20:34:44,476]  1284 | #0 grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45_ap_start_reg = 1'b0;
[2024-02-29 20:34:44,476]       |  ^
[2024-02-29 20:34:44,476] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1431:23: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-02-29 20:34:44,476]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.LabelSelect_Batch_0.inst
[2024-02-29 20:34:44,476]  1431 |             ap_NS_fsm = 'bx;
[2024-02-29 20:34:44,476]       |                       ^
[2024-02-29 20:34:44,476] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:29813:6: Output port connection 'count' expects 2 bits on the pin connection, but pin connection's VARREF 'count' generates 1 bits.
[2024-02-29 20:34:44,476]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_16
[2024-02-29 20:34:44,476] 29813 |     .count(count),
[2024-02-29 20:34:44,476]       |      ^~~~~
[2024-02-29 20:34:44,476] %Warning-WIDTH: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:29814:6: Output port connection 'maxcount' expects 2 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 1 bits.
[2024-02-29 20:34:44,476]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_16
[2024-02-29 20:34:44,476] 29814 |     .maxcount(maxcount),
[2024-02-29 20:34:44,476]       |      ^~~~~~~~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1976:21: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  1976 |         srlo_       <=  'bx;
[2024-02-29 20:34:44,476]       |                     ^~
[2024-02-29 20:34:44,476]                   *** See https://verilator.org/warn/COMBDLY before disabling this,
[2024-02-29 20:34:44,476]                   else you may end up with different sim results.
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1977:21: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  1977 |         shift_en_o_ <= 1'bx;
[2024-02-29 20:34:44,476]       |                     ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1978:21: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  1978 |         shift_en_   <= 1'bx;
[2024-02-29 20:34:44,476]       |                     ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1979:21: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  1979 |         addr_       <=  'bx;
[2024-02-29 20:34:44,476]       |                     ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1980:21: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  1980 |         state_      <= 2'bx;
[2024-02-29 20:34:44,476]       |                     ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1985:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  1985 |    srlo_       <= i_d;
[2024-02-29 20:34:44,476]       |                ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1986:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  1986 |    shift_en_o_ <= 1;
[2024-02-29 20:34:44,476]       |                ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1987:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  1987 |    shift_en_   <= 1'bx;
[2024-02-29 20:34:44,476]       |                ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1988:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  1988 |    addr_       <= 0;
[2024-02-29 20:34:44,476]       |                ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1989:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  1989 |    state_      <= state_one;
[2024-02-29 20:34:44,476]       |                ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1992:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  1992 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,476]       |                ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1993:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  1993 |    shift_en_o_ <= 0;
[2024-02-29 20:34:44,476]       |                ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1994:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  1994 |    shift_en_   <= 1'bx;
[2024-02-29 20:34:44,476]       |                ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1995:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  1995 |    addr_       <= 0;
[2024-02-29 20:34:44,476]       |                ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:1996:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  1996 |    state_      <= state_empty;
[2024-02-29 20:34:44,476]       |                ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2002:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  2002 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,476]       |                ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2003:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  2003 |    shift_en_o_ <= 0;
[2024-02-29 20:34:44,476]       |                ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2004:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  2004 |    shift_en_   <= 1;
[2024-02-29 20:34:44,476]       |                ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2005:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  2005 |    addr_       <= 0;
[2024-02-29 20:34:44,476]       |                ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2006:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  2006 |    state_      <= state_more;
[2024-02-29 20:34:44,476]       |                ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2009:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  2009 |    srlo_       <= i_d;
[2024-02-29 20:34:44,476]       |                ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2010:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  2010 |    shift_en_o_ <= 1;
[2024-02-29 20:34:44,476]       |                ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2011:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  2011 |    shift_en_   <= 1;
[2024-02-29 20:34:44,476]       |                ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2012:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  2012 |    addr_       <= 0;
[2024-02-29 20:34:44,476]       |                ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2013:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,476]  2013 |    state_      <= state_one;
[2024-02-29 20:34:44,476]       |                ^~
[2024-02-29 20:34:44,476] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2016:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,476]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2016 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2017:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2017 |    shift_en_o_ <= 0;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2018:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2018 |    shift_en_   <= 1'bx;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2019:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2019 |    addr_       <= 0;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2020:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2020 |    state_      <= state_one;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2023:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2023 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2024:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2024 |    shift_en_o_ <= 0;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2025:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2025 |    shift_en_   <= 1'bx;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2026:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2026 |    addr_       <= 0;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2027:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2027 |    state_      <= state_empty;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2036:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2036 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2037:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2037 |    shift_en_o_ <= 0;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2038:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2038 |    shift_en_   <= 0;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2039:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2039 |    addr_       <= addr;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2040:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2040 |    state_      <= state_more;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2043:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2043 |    srlo_       <= srl[addr];
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2044:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2044 |    shift_en_o_ <= 1;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2045:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2045 |    shift_en_   <= 0;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2048:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2048 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2049:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2049 |    state_      <= addr_zero_ ? state_one : state_more;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2054:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2054 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2055:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2055 |    shift_en_o_ <= 0;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2056:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2056 |    shift_en_   <= 1;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2057:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2057 |    addr_       <= addr+1;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2058:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2058 |    state_      <= state_more;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2061:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2061 |    srlo_       <= srl[addr];
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2062:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2062 |    shift_en_o_ <= 1;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2063:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2063 |    shift_en_   <= 1;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2064:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2064 |    addr_       <= addr;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2065:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2065 |    state_      <= state_more;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2068:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2068 |    srlo_       <= 'bx;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2069:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2069 |    shift_en_o_ <= 0;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2070:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2070 |    shift_en_   <= 0;
[2024-02-29 20:34:44,477]       |                ^~
[2024-02-29 20:34:44,477] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2071:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,477]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,477]  2071 |    addr_       <= addr;
[2024-02-29 20:34:44,478]       |                ^~
[2024-02-29 20:34:44,478] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2072:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,478]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,478]  2072 |    state_      <= state_more;
[2024-02-29 20:34:44,478]       |                ^~
[2024-02-29 20:34:44,478] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2075:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,478]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,478]  2075 |    srlo_       <= srl[addr];
[2024-02-29 20:34:44,478]       |                ^~
[2024-02-29 20:34:44,478] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2076:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,478]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,478]  2076 |    shift_en_o_ <= 1;
[2024-02-29 20:34:44,478]       |                ^~
[2024-02-29 20:34:44,478] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2077:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,478]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,478]  2077 |    shift_en_   <= 0;
[2024-02-29 20:34:44,478]       |                ^~
[2024-02-29 20:34:44,478] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2078:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,478]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,478]  2078 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2024-02-29 20:34:44,478]       |                ^~
[2024-02-29 20:34:44,478] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2079:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,478]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,478]  2079 |    state_      <= addr_zero_ ? state_one : state_more;
[2024-02-29 20:34:44,478]       |                ^~
[2024-02-29 20:34:44,478] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2085:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,478]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,478]  2085 |    srlo_       <=  'bx;
[2024-02-29 20:34:44,478]       |                ^~
[2024-02-29 20:34:44,478] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2086:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,478]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,478]  2086 |    shift_en_o_ <= 1'bx;
[2024-02-29 20:34:44,478]       |                ^~
[2024-02-29 20:34:44,478] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2087:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,478]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,478]  2087 |    shift_en_   <= 1'bx;
[2024-02-29 20:34:44,478]       |                ^~
[2024-02-29 20:34:44,478] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2088:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,478]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,478]  2088 |    addr_       <=  'bx;
[2024-02-29 20:34:44,478]       |                ^~
[2024-02-29 20:34:44,478] %Warning-COMBDLY: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:2089:16: Non-blocking assignment '<=' in combinational logic process
[2024-02-29 20:34:44,478]                                                                                                   : ... This will be executed as a blocking assignment '='!
[2024-02-29 20:34:44,478]  2089 |    state_      <= 2'bx;
[2024-02-29 20:34:44,478]       |                ^~
[2024-02-29 20:34:44,478] %Warning-UNOPTFLAT: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:85511:14: Signal unoptimizable: Feedback to clock or circular logic: 'finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28.grp_load_fu_365_p1'
[2024-02-29 20:34:44,478] 85511 | reg   [31:0] grp_load_fu_365_p1;
[2024-02-29 20:34:44,478]       |              ^~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,478]                     /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:85511:14:      Example path: finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28.grp_load_fu_365_p1
[2024-02-29 20:34:44,478]                     /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86635:28:      Example path: ASSIGNW
[2024-02-29 20:34:44,478]                     /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:85402:14:      Example path: finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28.and_ln239_fu_643_p2
[2024-02-29 20:34:44,478]                     /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86300:1:      Example path: ALWAYS
[2024-02-29 20:34:44,478]                     /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:85523:14:      Example path: finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28.grp_load_fu_374_p1
[2024-02-29 20:34:44,478]                     /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:86258:1:      Example path: ALWAYS
[2024-02-29 20:34:44,478]                     /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:85511:14:      Example path: finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_0.inst.grp_ConvolutionInputGenerator_5u_1u_8u_32u_28u_1u_1u_ap_resource_lutram_s_fu_28.grp_load_fu_365_p1
[2024-02-29 20:34:44,478] %Warning-UNOPTFLAT: /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:87275:14: Signal unoptimizable: Feedback to clock or circular logic: 'finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28.grp_load_fu_373_p1'
[2024-02-29 20:34:44,478] 87275 | reg   [31:0] grp_load_fu_373_p1;
[2024-02-29 20:34:44,478]       |              ^~~~~~~~~~~~~~~~~~
[2024-02-29 20:34:44,478]                     /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:87275:14:      Example path: finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28.grp_load_fu_373_p1
[2024-02-29 20:34:44,478]                     /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88441:28:      Example path: ASSIGNW
[2024-02-29 20:34:44,478]                     /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:87161:14:      Example path: finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28.and_ln239_fu_725_p2
[2024-02-29 20:34:44,478]                     /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88104:1:      Example path: ALWAYS
[2024-02-29 20:34:44,478]                     /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:87287:14:      Example path: finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28.grp_load_fu_382_p1
[2024-02-29 20:34:44,478]                     /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:88062:1:      Example path: ALWAYS
[2024-02-29 20:34:44,478]                     /tmp/finn_dev_vboxuser/vivado_stitch_proj_k0ph9jlg/finn_design_wrapper.v:87275:14:      Example path: finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_1.inst.grp_ConvolutionInputGenerator_5u_6u_8u_14u_10u_1u_1u_ap_resource_lutram_s_fu_28.grp_load_fu_373_p1
[2024-02-29 20:35:01,686] make: Entering directory '/tmp/finn_dev_vboxuser/verilator_fifosim_mangvfno'
[2024-02-29 20:35:01,686] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilator_fifosim.o verilator_fifosim.cpp
[2024-02-29 20:35:01,686] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2024-02-29 20:35:01,686] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
[2024-02-29 20:35:01,686] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2024-02-29 20:35:01,686] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.cpp
[2024-02-29 20:35:01,686] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2024-02-29 20:35:01,686] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2024-02-29 20:35:01,686] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.cpp
[2024-02-29 20:35:01,686] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.cpp
[2024-02-29 20:35:01,686] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.cpp
[2024-02-29 20:35:01,686] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2024-02-29 20:35:01,686] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_1.o Vfinn_design_wrapper__ConstPool_1.cpp
[2024-02-29 20:35:01,686] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_2.o Vfinn_design_wrapper__ConstPool_2.cpp
[2024-02-29 20:35:01,686] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2024-02-29 20:35:01,686] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2024-02-29 20:35:01,686] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.cpp
[2024-02-29 20:35:01,686] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2024-02-29 20:35:01,686] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2024-02-29 20:35:01,686] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_1.o Vfinn_design_wrapper__ConstPool_2.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper__Syms.o
[2024-02-29 20:35:01,686] g++    verilator_fifosim.o verilated.o verilated_threads.o Vfinn_design_wrapper__ALL.a    -pthread -lpthread -latomic   -o Vfinn_design_wrapper
[2024-02-29 20:35:01,686] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2024-02-29 20:35:01,686] make: Leaving directory '/tmp/finn_dev_vboxuser/verilator_fifosim_mangvfno'
[2024-02-29 20:47:07,672] %Warning: System has 1 CPUs but model Verilated with --threads 4; may run slow.
[2024-02-29 20:47:07,672] Simulation starting
[2024-02-29 20:47:07,673] Number of inputs to write 2048
[2024-02-29 20:47:07,673] Number of outputs to expect 2
[2024-02-29 20:47:07,673] No-output timeout clock cycles 100000000
[2024-02-29 20:47:07,673] Elapsed iters 1000 inps 999 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 2000 inps 1278 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 3000 inps 1340 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 4000 inps 1371 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 5000 inps 1402 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 6000 inps 1464 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 7000 inps 1495 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 8000 inps 1557 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 9000 inps 1588 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 10000 inps 1650 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 11000 inps 1681 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 12000 inps 1712 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 11[s]
[2024-02-29 20:47:07,673] Elapsed iters 13000 inps 1774 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 14000 inps 1805 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 15000 inps 1867 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 16000 inps 1898 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 17000 inps 1960 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 18000 inps 1991 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 19000 inps 2022 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] All inputs written at cycle 19062
[2024-02-29 20:47:07,673] Elapsed iters 20000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 21000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 22000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 23000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 24000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 25000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 26000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 27000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 28000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 29000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 30000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 31000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 32000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 33000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 34000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 35000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 36000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 37000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 38000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 39000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 40000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 41000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 42000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 43000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 44000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 45000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 46000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 47000 inps 2048 outs 0
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 48000 inps 2048 outs 1
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 49000 inps 2048 outs 1
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 50000 inps 2048 outs 1
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 51000 inps 2048 outs 1
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 52000 inps 2048 outs 1
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 53000 inps 2048 outs 1
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 54000 inps 2048 outs 1
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 55000 inps 2048 outs 1
[2024-02-29 20:47:07,673] Elapsed since last report = 11[s]
[2024-02-29 20:47:07,673] Elapsed iters 56000 inps 2048 outs 1
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 57000 inps 2048 outs 1
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 58000 inps 2048 outs 1
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,673] Elapsed iters 59000 inps 2048 outs 1
[2024-02-29 20:47:07,673] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,674] Elapsed iters 60000 inps 2048 outs 1
[2024-02-29 20:47:07,674] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,674] Elapsed iters 61000 inps 2048 outs 1
[2024-02-29 20:47:07,674] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,674] Elapsed iters 62000 inps 2048 outs 1
[2024-02-29 20:47:07,674] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,674] Elapsed iters 63000 inps 2048 outs 1
[2024-02-29 20:47:07,674] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,674] Elapsed iters 64000 inps 2048 outs 1
[2024-02-29 20:47:07,674] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,674] Elapsed iters 65000 inps 2048 outs 1
[2024-02-29 20:47:07,674] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,674] Elapsed iters 66000 inps 2048 outs 1
[2024-02-29 20:47:07,674] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,674] Elapsed iters 67000 inps 2048 outs 1
[2024-02-29 20:47:07,674] Elapsed since last report = 10[s]
[2024-02-29 20:47:07,674] Simulation finished
[2024-02-29 20:47:07,674] Number of inputs consumed 2048
[2024-02-29 20:47:07,674] Number of outputs produced 2
[2024-02-29 20:47:07,674] Number of clock cycles 67174
[2024-02-29 20:47:07,686] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for ConvolutionInputGenerator_0
[2024-02-29 20:47:07,687]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:47:07,687] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_0
[2024-02-29 20:47:07,687]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:47:07,687] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for MatrixVectorActivation_0
[2024-02-29 20:47:07,687]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:47:07,688] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_1
[2024-02-29 20:47:07,688]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:47:07,688] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingMaxPool_Batch_0
[2024-02-29 20:47:07,688]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:47:07,689] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_2
[2024-02-29 20:47:07,689]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:47:07,689] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for ConvolutionInputGenerator_1
[2024-02-29 20:47:07,689]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:47:07,689] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_3
[2024-02-29 20:47:07,690]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:47:07,690] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for MatrixVectorActivation_1
[2024-02-29 20:47:07,690]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:47:07,690] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_4
[2024-02-29 20:47:07,690]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:47:07,691] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingMaxPool_Batch_1
[2024-02-29 20:47:07,691]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:47:07,691] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_5
[2024-02-29 20:47:07,691]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:47:07,691] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for MatrixVectorActivation_2
[2024-02-29 20:47:07,691]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:47:07,692] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for MatrixVectorActivation_3
[2024-02-29 20:47:07,692]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:47:07,692] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for MatrixVectorActivation_4
[2024-02-29 20:47:07,692]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:47:07,692] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for LabelSelect_Batch_0
[2024-02-29 20:47:07,693]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:47:07,715] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for LabelSelect_Batch_0
[2024-02-29 20:47:07,715]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:47:07,739] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for MatrixVectorActivation_4
[2024-02-29 20:47:07,739]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:47:07,740] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for MatrixVectorActivation_3
[2024-02-29 20:47:07,741]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:47:46,651] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for MatrixVectorActivation_2
[2024-02-29 20:47:46,651]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:47:46,684] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_rtl_5
[2024-02-29 20:47:46,684]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:47:46,697] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingMaxPool_Batch_1
[2024-02-29 20:47:46,697]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:47:46,700] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_rtl_4
[2024-02-29 20:47:46,700]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:48:24,839] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for MatrixVectorActivation_1
[2024-02-29 20:48:24,839]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:48:24,872] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_rtl_3
[2024-02-29 20:48:24,873]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:48:24,913] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_1
[2024-02-29 20:48:24,913]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:48:24,941] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_rtl_2
[2024-02-29 20:48:24,941]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:49:03,363] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingMaxPool_Batch_0
[2024-02-29 20:49:03,363]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:49:03,380] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_rtl_1
[2024-02-29 20:49:03,380]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:49:03,384] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for MatrixVectorActivation_0
[2024-02-29 20:49:03,384]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:49:03,404] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_rtl_0
[2024-02-29 20:49:03,404]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:49:41,482] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_0
[2024-02-29 20:49:41,483]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:49:53,428] Running step: step_create_stitched_ip [13/18]
[2024-02-29 20:49:53,429] Running step: step_measure_rtlsim_performance [14/18]
[2024-02-29 20:49:53,430] Running step: step_out_of_context_synthesis [15/18]
[2024-02-29 20:49:53,431] Running step: step_synthesize_bitfile [16/18]
[2024-02-29 20:49:53,473] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/floorplan.py:107: UserWarning: 35 nodes have no entry in the provided floorplan, SLR was set to -1
[2024-02-29 20:49:53,473]   warnings.warn(
[2024-02-29 20:50:36,664] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_0
[2024-02-29 20:50:36,664]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,665] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_0
[2024-02-29 20:50:36,665]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,665] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_1
[2024-02-29 20:50:36,665]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,665] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_0
[2024-02-29 20:50:36,665]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,665] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_2
[2024-02-29 20:50:36,665]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,665] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MatrixVectorActivation_0
[2024-02-29 20:50:36,665]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,665] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_3
[2024-02-29 20:50:36,665]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,665] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_1
[2024-02-29 20:50:36,665]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,665] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_4
[2024-02-29 20:50:36,665]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,665] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingMaxPool_Batch_0
[2024-02-29 20:50:36,665]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,665] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_5
[2024-02-29 20:50:36,665]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,665] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_2
[2024-02-29 20:50:36,665]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,665] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_6
[2024-02-29 20:50:36,665]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,665] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_1
[2024-02-29 20:50:36,665]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,666] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_7
[2024-02-29 20:50:36,666]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,666] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_3
[2024-02-29 20:50:36,666]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,666] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_8
[2024-02-29 20:50:36,666]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,666] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MatrixVectorActivation_1
[2024-02-29 20:50:36,666]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,666] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_9
[2024-02-29 20:50:36,666]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,666] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_4
[2024-02-29 20:50:36,666]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,666] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_10
[2024-02-29 20:50:36,666]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,666] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingMaxPool_Batch_1
[2024-02-29 20:50:36,666]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,666] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_11
[2024-02-29 20:50:36,666]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,666] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_5
[2024-02-29 20:50:36,666]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,666] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_12
[2024-02-29 20:50:36,666]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,666] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MatrixVectorActivation_2
[2024-02-29 20:50:36,666]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,666] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_13
[2024-02-29 20:50:36,666]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,666] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MatrixVectorActivation_3
[2024-02-29 20:50:36,666]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,666] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_14
[2024-02-29 20:50:36,666]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,666] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MatrixVectorActivation_4
[2024-02-29 20:50:36,666]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,666] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_15
[2024-02-29 20:50:36,666]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,666] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_LabelSelect_Batch_0
[2024-02-29 20:50:36,666]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,667] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:55: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_16
[2024-02-29 20:50:36,667]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-02-29 20:50:36,687] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_16
[2024-02-29 20:50:36,687]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,701] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_LabelSelect_Batch_0
[2024-02-29 20:50:36,701]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,703] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_15
[2024-02-29 20:50:36,704]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,706] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_MatrixVectorActivation_4
[2024-02-29 20:50:36,706]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,709] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_14
[2024-02-29 20:50:36,709]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,710] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_MatrixVectorActivation_3
[2024-02-29 20:50:36,710]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,711] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_13
[2024-02-29 20:50:36,711]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,713] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_MatrixVectorActivation_2
[2024-02-29 20:50:36,713]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,714] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_12
[2024-02-29 20:50:36,714]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,715] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_5
[2024-02-29 20:50:36,715]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,717] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_11
[2024-02-29 20:50:36,717]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,718] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingMaxPool_Batch_1
[2024-02-29 20:50:36,718]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,730] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_10
[2024-02-29 20:50:36,730]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,731] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_4
[2024-02-29 20:50:36,731]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,733] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_9
[2024-02-29 20:50:36,733]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,734] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_MatrixVectorActivation_1
[2024-02-29 20:50:36,734]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,735] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_8
[2024-02-29 20:50:36,735]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,736] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_3
[2024-02-29 20:50:36,736]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,737] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_7
[2024-02-29 20:50:36,737]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,739] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_ConvolutionInputGenerator_1
[2024-02-29 20:50:36,739]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,740] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_6
[2024-02-29 20:50:36,740]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,742] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_2
[2024-02-29 20:50:36,742]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,743] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_5
[2024-02-29 20:50:36,743]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,744] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingMaxPool_Batch_0
[2024-02-29 20:50:36,744]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,745] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_4
[2024-02-29 20:50:36,745]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,746] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_1
[2024-02-29 20:50:36,746]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,748] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_3
[2024-02-29 20:50:36,748]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,750] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_MatrixVectorActivation_0
[2024-02-29 20:50:36,750]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,751] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_2
[2024-02-29 20:50:36,751]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,752] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_0
[2024-02-29 20:50:36,752]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,753] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_1
[2024-02-29 20:50:36,753]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,754] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_ConvolutionInputGenerator_0
[2024-02-29 20:50:36,754]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 20:50:36,756] /home/vboxuser/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:73: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_0
[2024-02-29 20:50:36,756]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-02-29 21:16:42,079] Bitfile written into output/bitfile
[2024-02-29 21:16:42,079] Running step: step_make_pynq_driver [17/18]
[2024-02-29 21:16:42,134] creating output/driver
[2024-02-29 21:16:42,134] copying /tmp/finn_dev_vboxuser/pynq_driver_ng8m0_b0/validate.py -> output/driver
[2024-02-29 21:16:42,134] creating output/driver/finn
[2024-02-29 21:16:42,134] creating output/driver/finn/util
[2024-02-29 21:16:42,135] copying /tmp/finn_dev_vboxuser/pynq_driver_ng8m0_b0/finn/util/__init__.py -> output/driver/finn/util
[2024-02-29 21:16:42,135] copying /tmp/finn_dev_vboxuser/pynq_driver_ng8m0_b0/finn/util/data_packing.py -> output/driver/finn/util
[2024-02-29 21:16:42,135] copying /tmp/finn_dev_vboxuser/pynq_driver_ng8m0_b0/driver.py -> output/driver
[2024-02-29 21:16:42,135] creating output/driver/runtime_weights
[2024-02-29 21:16:42,135] creating output/driver/qonnx
[2024-02-29 21:16:42,135] creating output/driver/qonnx/util
[2024-02-29 21:16:42,135] copying /tmp/finn_dev_vboxuser/pynq_driver_ng8m0_b0/qonnx/util/__init__.py -> output/driver/qonnx/util
[2024-02-29 21:16:42,135] copying /tmp/finn_dev_vboxuser/pynq_driver_ng8m0_b0/qonnx/util/basic.py -> output/driver/qonnx/util
[2024-02-29 21:16:42,135] creating output/driver/qonnx/core
[2024-02-29 21:16:42,135] copying /tmp/finn_dev_vboxuser/pynq_driver_ng8m0_b0/qonnx/core/__init__.py -> output/driver/qonnx/core
[2024-02-29 21:16:42,135] copying /tmp/finn_dev_vboxuser/pynq_driver_ng8m0_b0/qonnx/core/datatype.py -> output/driver/qonnx/core
[2024-02-29 21:16:42,135] copying /tmp/finn_dev_vboxuser/pynq_driver_ng8m0_b0/driver_base.py -> output/driver
[2024-02-29 21:16:42,135] PYNQ Python driver written into output/driver
[2024-02-29 21:16:42,135] Running step: step_deployment_package [18/18]
[2024-02-29 21:16:42,135] creating output/deploy/bitfile
[2024-02-29 21:16:42,135] copying output/bitfile/finn-accel.hwh -> output/deploy/bitfile
[2024-02-29 21:16:42,136] copying output/bitfile/finn-accel.bit -> output/deploy/bitfile
[2024-02-29 21:16:42,140] creating output/deploy/driver
[2024-02-29 21:16:42,140] copying output/driver/validate.py -> output/deploy/driver
[2024-02-29 21:16:42,140] creating output/deploy/driver/finn
[2024-02-29 21:16:42,140] creating output/deploy/driver/finn/util
[2024-02-29 21:16:42,140] copying output/driver/finn/util/__init__.py -> output/deploy/driver/finn/util
[2024-02-29 21:16:42,140] copying output/driver/finn/util/data_packing.py -> output/deploy/driver/finn/util
[2024-02-29 21:16:42,140] copying output/driver/driver.py -> output/deploy/driver
[2024-02-29 21:16:42,140] creating output/deploy/driver/runtime_weights
[2024-02-29 21:16:42,140] creating output/deploy/driver/qonnx
[2024-02-29 21:16:42,140] creating output/deploy/driver/qonnx/util
[2024-02-29 21:16:42,140] copying output/driver/qonnx/util/__init__.py -> output/deploy/driver/qonnx/util
[2024-02-29 21:16:42,140] copying output/driver/qonnx/util/basic.py -> output/deploy/driver/qonnx/util
[2024-02-29 21:16:42,141] creating output/deploy/driver/qonnx/core
[2024-02-29 21:16:42,141] copying output/driver/qonnx/core/__init__.py -> output/deploy/driver/qonnx/core
[2024-02-29 21:16:42,141] copying output/driver/qonnx/core/datatype.py -> output/deploy/driver/qonnx/core
[2024-02-29 21:16:42,141] copying output/driver/driver_base.py -> output/deploy/driver
