{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574980118865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574980118867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 19:28:38 2019 " "Processing started: Thu Nov 28 19:28:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574980118867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980118867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KNN_NIOS2 -c KNN_NIOS2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off KNN_NIOS2 -c KNN_NIOS2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980118867 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980120350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574980120421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574980120421 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios2_sopc.qsys " "Elaborating Platform Designer system entity \"nios2_sopc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980133733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:28:58 Progress: Loading NIOS2_DESIGN/nios2_sopc.qsys " "2019.11.28.20:28:58 Progress: Loading NIOS2_DESIGN/nios2_sopc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980138748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:28:59 Progress: Reading input file " "2019.11.28.20:28:59 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980139286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:28:59 Progress: Adding CLK50_0 \[clock_source 18.1\] " "2019.11.28.20:28:59 Progress: Adding CLK50_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980139428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Parameterizing module CLK50_0 " "2019.11.28.20:29:00 Progress: Parameterizing module CLK50_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Adding JTAG_0 \[altera_avalon_jtag_uart 18.1\] " "2019.11.28.20:29:00 Progress: Adding JTAG_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Parameterizing module JTAG_0 " "2019.11.28.20:29:00 Progress: Parameterizing module JTAG_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Adding MMU_0 \[altera_avalon_onchip_memory2 18.1\] " "2019.11.28.20:29:00 Progress: Adding MMU_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Parameterizing module MMU_0 " "2019.11.28.20:29:00 Progress: Parameterizing module MMU_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Adding NIOS2_0 \[altera_nios2_gen2 18.1\] " "2019.11.28.20:29:00 Progress: Adding NIOS2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Parameterizing module NIOS2_0 " "2019.11.28.20:29:00 Progress: Parameterizing module NIOS2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Adding PIO_0 \[altera_avalon_pio 18.1\] " "2019.11.28.20:29:00 Progress: Adding PIO_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Parameterizing module PIO_0 " "2019.11.28.20:29:00 Progress: Parameterizing module PIO_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Adding PIO_KNN_RESET \[altera_avalon_pio 18.1\] " "2019.11.28.20:29:00 Progress: Adding PIO_KNN_RESET \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Parameterizing module PIO_KNN_RESET " "2019.11.28.20:29:00 Progress: Parameterizing module PIO_KNN_RESET" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Adding PI_KNN_CLASSE_PREVISTA \[altera_avalon_pio 18.1\] " "2019.11.28.20:29:00 Progress: Adding PI_KNN_CLASSE_PREVISTA \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Parameterizing module PI_KNN_CLASSE_PREVISTA " "2019.11.28.20:29:00 Progress: Parameterizing module PI_KNN_CLASSE_PREVISTA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Adding PI_KNN_CLASSE_PREVISTA_PRONTO \[altera_avalon_pio 18.1\] " "2019.11.28.20:29:00 Progress: Adding PI_KNN_CLASSE_PREVISTA_PRONTO \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Parameterizing module PI_KNN_CLASSE_PREVISTA_PRONTO " "2019.11.28.20:29:00 Progress: Parameterizing module PI_KNN_CLASSE_PREVISTA_PRONTO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Adding PO_KNN_DADOS \[altera_avalon_pio 18.1\] " "2019.11.28.20:29:00 Progress: Adding PO_KNN_DADOS \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Parameterizing module PO_KNN_DADOS " "2019.11.28.20:29:00 Progress: Parameterizing module PO_KNN_DADOS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Adding PO_KNN_DADOS_ATRIBUTO \[altera_avalon_pio 18.1\] " "2019.11.28.20:29:00 Progress: Adding PO_KNN_DADOS_ATRIBUTO \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Parameterizing module PO_KNN_DADOS_ATRIBUTO " "2019.11.28.20:29:00 Progress: Parameterizing module PO_KNN_DADOS_ATRIBUTO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Adding PO_KNN_DADOS_PRONTO \[altera_avalon_pio 18.1\] " "2019.11.28.20:29:00 Progress: Adding PO_KNN_DADOS_PRONTO \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Parameterizing module PO_KNN_DADOS_PRONTO " "2019.11.28.20:29:00 Progress: Parameterizing module PO_KNN_DADOS_PRONTO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Adding PO_KNN_TREINAMENTO \[altera_avalon_pio 18.1\] " "2019.11.28.20:29:00 Progress: Adding PO_KNN_TREINAMENTO \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Parameterizing module PO_KNN_TREINAMENTO " "2019.11.28.20:29:00 Progress: Parameterizing module PO_KNN_TREINAMENTO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Adding RS232_0 \[altera_up_avalon_rs232 17.1\] " "2019.11.28.20:29:00 Progress: Adding RS232_0 \[altera_up_avalon_rs232 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Parameterizing module RS232_0 " "2019.11.28.20:29:00 Progress: Parameterizing module RS232_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Adding SDRAM_0 \[altera_avalon_new_sdram_controller 18.1\] " "2019.11.28.20:29:00 Progress: Adding SDRAM_0 \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Parameterizing module SDRAM_0 " "2019.11.28.20:29:00 Progress: Parameterizing module SDRAM_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:00 Progress: Adding TIMER_0 \[altera_avalon_timer 18.1\] " "2019.11.28.20:29:00 Progress: Adding TIMER_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980140963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:01 Progress: Parameterizing module TIMER_0 " "2019.11.28.20:29:01 Progress: Parameterizing module TIMER_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980141012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:01 Progress: Adding TIMER_1 \[altera_avalon_timer 18.1\] " "2019.11.28.20:29:01 Progress: Adding TIMER_1 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980141013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:01 Progress: Parameterizing module TIMER_1 " "2019.11.28.20:29:01 Progress: Parameterizing module TIMER_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980141013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:01 Progress: Adding USB_0 \[altera_up_avalon_usb 18.0\] " "2019.11.28.20:29:01 Progress: Adding USB_0 \[altera_up_avalon_usb 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980141014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:01 Progress: Parameterizing module USB_0 " "2019.11.28.20:29:01 Progress: Parameterizing module USB_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980141656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:01 Progress: Adding VGA_0 \[altera_up_avalon_video_vga_controller 18.0\] " "2019.11.28.20:29:01 Progress: Adding VGA_0 \[altera_up_avalon_video_vga_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980141657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:02 Progress: Parameterizing module VGA_0 " "2019.11.28.20:29:02 Progress: Parameterizing module VGA_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980142202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:02 Progress: Adding VGA_BUFFER_0 \[altera_up_avalon_video_character_buffer_with_dma 18.0\] " "2019.11.28.20:29:02 Progress: Adding VGA_BUFFER_0 \[altera_up_avalon_video_character_buffer_with_dma 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980142203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:02 Progress: Parameterizing module VGA_BUFFER_0 " "2019.11.28.20:29:02 Progress: Parameterizing module VGA_BUFFER_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980142242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:02 Progress: Adding VGA_PLL_0 \[altpll 18.1\] " "2019.11.28.20:29:02 Progress: Adding VGA_PLL_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980142243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:02 Progress: Parameterizing module VGA_PLL_0 " "2019.11.28.20:29:02 Progress: Parameterizing module VGA_PLL_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980142296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:02 Progress: Adding video_dual_clock_buffer_0 \[altera_up_avalon_video_dual_clock_buffer 18.0\] " "2019.11.28.20:29:02 Progress: Adding video_dual_clock_buffer_0 \[altera_up_avalon_video_dual_clock_buffer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980142312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:02 Progress: Parameterizing module video_dual_clock_buffer_0 " "2019.11.28.20:29:02 Progress: Parameterizing module video_dual_clock_buffer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980142342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:02 Progress: Building connections " "2019.11.28.20:29:02 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980142343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:02 Progress: Parameterizing connections " "2019.11.28.20:29:02 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980142428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:02 Progress: Validating " "2019.11.28.20:29:02 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980142437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:29:03 Progress: Done reading input file " "2019.11.28.20:29:03 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980143458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc.JTAG_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios2_sopc.JTAG_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980144089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc.PIO_KNN_RESET: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2_sopc.PIO_KNN_RESET: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980144091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc.PI_KNN_CLASSE_PREVISTA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2_sopc.PI_KNN_CLASSE_PREVISTA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980144091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc.PI_KNN_CLASSE_PREVISTA_PRONTO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2_sopc.PI_KNN_CLASSE_PREVISTA_PRONTO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980144092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc.SDRAM_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Nios2_sopc.SDRAM_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980144092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc.VGA_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane " "Nios2_sopc.VGA_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980144092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc.VGA_BUFFER_0: Character Resolution: 80 x 60 " "Nios2_sopc.VGA_BUFFER_0: Character Resolution: 80 x 60" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980144093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc: Generating nios2_sopc \"nios2_sopc\" for QUARTUS_SYNTH " "Nios2_sopc: Generating nios2_sopc \"nios2_sopc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980145273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0 " "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980147815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_018.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_018.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980147840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0 " "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980147850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_018.src0 and rsp_mux_001.sink3 " "Inserting clock-crossing logic between rsp_demux_018.src0 and rsp_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980147857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_0: Starting RTL generation for module 'nios2_sopc_JTAG_0' " "JTAG_0: Starting RTL generation for module 'nios2_sopc_JTAG_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980153612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_sopc_JTAG_0 --dir=/tmp/alt8228_421353377025333869.dir/0002_JTAG_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0002_JTAG_0_gen//nios2_sopc_JTAG_0_component_configuration.pl  --do_build_sim=0  \] " "JTAG_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_sopc_JTAG_0 --dir=/tmp/alt8228_421353377025333869.dir/0002_JTAG_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0002_JTAG_0_gen//nios2_sopc_JTAG_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980153612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_0: Done RTL generation for module 'nios2_sopc_JTAG_0' " "JTAG_0: Done RTL generation for module 'nios2_sopc_JTAG_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980153959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_0: \"nios2_sopc\" instantiated altera_avalon_jtag_uart \"JTAG_0\" " "JTAG_0: \"nios2_sopc\" instantiated altera_avalon_jtag_uart \"JTAG_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980153963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MMU_0: Starting RTL generation for module 'nios2_sopc_MMU_0' " "MMU_0: Starting RTL generation for module 'nios2_sopc_MMU_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980153966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MMU_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_sopc_MMU_0 --dir=/tmp/alt8228_421353377025333869.dir/0003_MMU_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0003_MMU_0_gen//nios2_sopc_MMU_0_component_configuration.pl  --do_build_sim=0  \] " "MMU_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_sopc_MMU_0 --dir=/tmp/alt8228_421353377025333869.dir/0003_MMU_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0003_MMU_0_gen//nios2_sopc_MMU_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980153966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MMU_0: Done RTL generation for module 'nios2_sopc_MMU_0' " "MMU_0: Done RTL generation for module 'nios2_sopc_MMU_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MMU_0: \"nios2_sopc\" instantiated altera_avalon_onchip_memory2 \"MMU_0\" " "MMU_0: \"nios2_sopc\" instantiated altera_avalon_onchip_memory2 \"MMU_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS2_0: \"nios2_sopc\" instantiated altera_nios2_gen2 \"NIOS2_0\" " "NIOS2_0: \"nios2_sopc\" instantiated altera_nios2_gen2 \"NIOS2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_0: Starting RTL generation for module 'nios2_sopc_PIO_0' " "PIO_0: Starting RTL generation for module 'nios2_sopc_PIO_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PIO_0 --dir=/tmp/alt8228_421353377025333869.dir/0004_PIO_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0004_PIO_0_gen//nios2_sopc_PIO_0_component_configuration.pl  --do_build_sim=0  \] " "PIO_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PIO_0 --dir=/tmp/alt8228_421353377025333869.dir/0004_PIO_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0004_PIO_0_gen//nios2_sopc_PIO_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_0: Done RTL generation for module 'nios2_sopc_PIO_0' " "PIO_0: Done RTL generation for module 'nios2_sopc_PIO_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_0: \"nios2_sopc\" instantiated altera_avalon_pio \"PIO_0\" " "PIO_0: \"nios2_sopc\" instantiated altera_avalon_pio \"PIO_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_KNN_RESET: Starting RTL generation for module 'nios2_sopc_PIO_KNN_RESET' " "PIO_KNN_RESET: Starting RTL generation for module 'nios2_sopc_PIO_KNN_RESET'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_KNN_RESET:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PIO_KNN_RESET --dir=/tmp/alt8228_421353377025333869.dir/0005_PIO_KNN_RESET_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0005_PIO_KNN_RESET_gen//nios2_sopc_PIO_KNN_RESET_component_configuration.pl  --do_build_sim=0  \] " "PIO_KNN_RESET:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PIO_KNN_RESET --dir=/tmp/alt8228_421353377025333869.dir/0005_PIO_KNN_RESET_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0005_PIO_KNN_RESET_gen//nios2_sopc_PIO_KNN_RESET_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_KNN_RESET: Done RTL generation for module 'nios2_sopc_PIO_KNN_RESET' " "PIO_KNN_RESET: Done RTL generation for module 'nios2_sopc_PIO_KNN_RESET'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_KNN_RESET: \"nios2_sopc\" instantiated altera_avalon_pio \"PIO_KNN_RESET\" " "PIO_KNN_RESET: \"nios2_sopc\" instantiated altera_avalon_pio \"PIO_KNN_RESET\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA: Starting RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA' " "PI_KNN_CLASSE_PREVISTA: Starting RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PI_KNN_CLASSE_PREVISTA --dir=/tmp/alt8228_421353377025333869.dir/0006_PI_KNN_CLASSE_PREVISTA_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0006_PI_KNN_CLASSE_PREVISTA_gen//nios2_sopc_PI_KNN_CLASSE_PREVISTA_component_configuration.pl  --do_build_sim=0  \] " "PI_KNN_CLASSE_PREVISTA:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PI_KNN_CLASSE_PREVISTA --dir=/tmp/alt8228_421353377025333869.dir/0006_PI_KNN_CLASSE_PREVISTA_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0006_PI_KNN_CLASSE_PREVISTA_gen//nios2_sopc_PI_KNN_CLASSE_PREVISTA_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA: Done RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA' " "PI_KNN_CLASSE_PREVISTA: Done RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA: \"nios2_sopc\" instantiated altera_avalon_pio \"PI_KNN_CLASSE_PREVISTA\" " "PI_KNN_CLASSE_PREVISTA: \"nios2_sopc\" instantiated altera_avalon_pio \"PI_KNN_CLASSE_PREVISTA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA_PRONTO: Starting RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO' " "PI_KNN_CLASSE_PREVISTA_PRONTO: Starting RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA_PRONTO:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO --dir=/tmp/alt8228_421353377025333869.dir/0007_PI_KNN_CLASSE_PREVISTA_PRONTO_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0007_PI_KNN_CLASSE_PREVISTA_PRONTO_gen//nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO_component_configuration.pl  --do_build_sim=0  \] " "PI_KNN_CLASSE_PREVISTA_PRONTO:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO --dir=/tmp/alt8228_421353377025333869.dir/0007_PI_KNN_CLASSE_PREVISTA_PRONTO_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0007_PI_KNN_CLASSE_PREVISTA_PRONTO_gen//nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA_PRONTO: Done RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO' " "PI_KNN_CLASSE_PREVISTA_PRONTO: Done RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA_PRONTO: \"nios2_sopc\" instantiated altera_avalon_pio \"PI_KNN_CLASSE_PREVISTA_PRONTO\" " "PI_KNN_CLASSE_PREVISTA_PRONTO: \"nios2_sopc\" instantiated altera_avalon_pio \"PI_KNN_CLASSE_PREVISTA_PRONTO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS: Starting RTL generation for module 'nios2_sopc_PO_KNN_DADOS' " "PO_KNN_DADOS: Starting RTL generation for module 'nios2_sopc_PO_KNN_DADOS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PO_KNN_DADOS --dir=/tmp/alt8228_421353377025333869.dir/0008_PO_KNN_DADOS_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0008_PO_KNN_DADOS_gen//nios2_sopc_PO_KNN_DADOS_component_configuration.pl  --do_build_sim=0  \] " "PO_KNN_DADOS:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PO_KNN_DADOS --dir=/tmp/alt8228_421353377025333869.dir/0008_PO_KNN_DADOS_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0008_PO_KNN_DADOS_gen//nios2_sopc_PO_KNN_DADOS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS: Done RTL generation for module 'nios2_sopc_PO_KNN_DADOS' " "PO_KNN_DADOS: Done RTL generation for module 'nios2_sopc_PO_KNN_DADOS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS: \"nios2_sopc\" instantiated altera_avalon_pio \"PO_KNN_DADOS\" " "PO_KNN_DADOS: \"nios2_sopc\" instantiated altera_avalon_pio \"PO_KNN_DADOS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_ATRIBUTO: Starting RTL generation for module 'nios2_sopc_PO_KNN_DADOS_ATRIBUTO' " "PO_KNN_DADOS_ATRIBUTO: Starting RTL generation for module 'nios2_sopc_PO_KNN_DADOS_ATRIBUTO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_ATRIBUTO:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PO_KNN_DADOS_ATRIBUTO --dir=/tmp/alt8228_421353377025333869.dir/0009_PO_KNN_DADOS_ATRIBUTO_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0009_PO_KNN_DADOS_ATRIBUTO_gen//nios2_sopc_PO_KNN_DADOS_ATRIBUTO_component_configuration.pl  --do_build_sim=0  \] " "PO_KNN_DADOS_ATRIBUTO:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PO_KNN_DADOS_ATRIBUTO --dir=/tmp/alt8228_421353377025333869.dir/0009_PO_KNN_DADOS_ATRIBUTO_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0009_PO_KNN_DADOS_ATRIBUTO_gen//nios2_sopc_PO_KNN_DADOS_ATRIBUTO_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_ATRIBUTO: Done RTL generation for module 'nios2_sopc_PO_KNN_DADOS_ATRIBUTO' " "PO_KNN_DADOS_ATRIBUTO: Done RTL generation for module 'nios2_sopc_PO_KNN_DADOS_ATRIBUTO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_ATRIBUTO: \"nios2_sopc\" instantiated altera_avalon_pio \"PO_KNN_DADOS_ATRIBUTO\" " "PO_KNN_DADOS_ATRIBUTO: \"nios2_sopc\" instantiated altera_avalon_pio \"PO_KNN_DADOS_ATRIBUTO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_PRONTO: Starting RTL generation for module 'nios2_sopc_PO_KNN_DADOS_PRONTO' " "PO_KNN_DADOS_PRONTO: Starting RTL generation for module 'nios2_sopc_PO_KNN_DADOS_PRONTO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_PRONTO:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PO_KNN_DADOS_PRONTO --dir=/tmp/alt8228_421353377025333869.dir/0010_PO_KNN_DADOS_PRONTO_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0010_PO_KNN_DADOS_PRONTO_gen//nios2_sopc_PO_KNN_DADOS_PRONTO_component_configuration.pl  --do_build_sim=0  \] " "PO_KNN_DADOS_PRONTO:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PO_KNN_DADOS_PRONTO --dir=/tmp/alt8228_421353377025333869.dir/0010_PO_KNN_DADOS_PRONTO_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0010_PO_KNN_DADOS_PRONTO_gen//nios2_sopc_PO_KNN_DADOS_PRONTO_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980154911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_PRONTO: Done RTL generation for module 'nios2_sopc_PO_KNN_DADOS_PRONTO' " "PO_KNN_DADOS_PRONTO: Done RTL generation for module 'nios2_sopc_PO_KNN_DADOS_PRONTO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980155023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_PRONTO: \"nios2_sopc\" instantiated altera_avalon_pio \"PO_KNN_DADOS_PRONTO\" " "PO_KNN_DADOS_PRONTO: \"nios2_sopc\" instantiated altera_avalon_pio \"PO_KNN_DADOS_PRONTO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980155026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RS232_0: Starting Generation of RS232 UART " "RS232_0: Starting Generation of RS232 UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980155027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RS232_0: \"nios2_sopc\" instantiated altera_up_avalon_rs232 \"RS232_0\" " "RS232_0: \"nios2_sopc\" instantiated altera_up_avalon_rs232 \"RS232_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980155054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_0: Starting RTL generation for module 'nios2_sopc_SDRAM_0' " "SDRAM_0: Starting RTL generation for module 'nios2_sopc_SDRAM_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980155056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2_sopc_SDRAM_0 --dir=/tmp/alt8228_421353377025333869.dir/0012_SDRAM_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0012_SDRAM_0_gen//nios2_sopc_SDRAM_0_component_configuration.pl  --do_build_sim=0  \] " "SDRAM_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2_sopc_SDRAM_0 --dir=/tmp/alt8228_421353377025333869.dir/0012_SDRAM_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0012_SDRAM_0_gen//nios2_sopc_SDRAM_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980155057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_0: Done RTL generation for module 'nios2_sopc_SDRAM_0' " "SDRAM_0: Done RTL generation for module 'nios2_sopc_SDRAM_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980155325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_0: \"nios2_sopc\" instantiated altera_avalon_new_sdram_controller \"SDRAM_0\" " "SDRAM_0: \"nios2_sopc\" instantiated altera_avalon_new_sdram_controller \"SDRAM_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980155326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER_0: Starting RTL generation for module 'nios2_sopc_TIMER_0' " "TIMER_0: Starting RTL generation for module 'nios2_sopc_TIMER_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980155328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_sopc_TIMER_0 --dir=/tmp/alt8228_421353377025333869.dir/0013_TIMER_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0013_TIMER_0_gen//nios2_sopc_TIMER_0_component_configuration.pl  --do_build_sim=0  \] " "TIMER_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_sopc_TIMER_0 --dir=/tmp/alt8228_421353377025333869.dir/0013_TIMER_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_421353377025333869.dir/0013_TIMER_0_gen//nios2_sopc_TIMER_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980155329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER_0: Done RTL generation for module 'nios2_sopc_TIMER_0' " "TIMER_0: Done RTL generation for module 'nios2_sopc_TIMER_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980155500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER_0: \"nios2_sopc\" instantiated altera_avalon_timer \"TIMER_0\" " "TIMER_0: \"nios2_sopc\" instantiated altera_avalon_timer \"TIMER_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980155502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "USB_0: Starting Generation of USB Controller " "USB_0: Starting Generation of USB Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980155502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "USB_0: \"nios2_sopc\" instantiated altera_up_avalon_usb \"USB_0\" " "USB_0: \"nios2_sopc\" instantiated altera_up_avalon_usb \"USB_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980156591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_0: Starting Generation of VGA Controller " "VGA_0: Starting Generation of VGA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980156592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_0: \"nios2_sopc\" instantiated altera_up_avalon_video_vga_controller \"VGA_0\" " "VGA_0: \"nios2_sopc\" instantiated altera_up_avalon_video_vga_controller \"VGA_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980156643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_BUFFER_0: Starting Generation of Character Buffer " "VGA_BUFFER_0: Starting Generation of Character Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980156644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_BUFFER_0: \"nios2_sopc\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_BUFFER_0\" " "VGA_BUFFER_0: \"nios2_sopc\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_BUFFER_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980156672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_PLL_0: \"nios2_sopc\" instantiated altpll \"VGA_PLL_0\" " "VGA_PLL_0: \"nios2_sopc\" instantiated altpll \"VGA_PLL_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980157801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer " "Video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980157801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dual_clock_buffer_0: \"nios2_sopc\" instantiated altera_up_avalon_video_dual_clock_buffer \"video_dual_clock_buffer_0\" " "Video_dual_clock_buffer_0: \"nios2_sopc\" instantiated altera_up_avalon_video_dual_clock_buffer \"video_dual_clock_buffer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980157822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980159216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980159271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980159318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980159361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980159419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980159484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980159551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980159609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980159683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980159740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980159782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980159837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980159895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980159942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980159980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980160023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980160064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980160108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980160150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980160196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios2_sopc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios2_sopc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980161359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios2_sopc\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios2_sopc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980161365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios2_sopc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios2_sopc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980161369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios2_sopc_NIOS2_0_cpu' " "Cpu: Starting RTL generation for module 'nios2_sopc_NIOS2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980161382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_sopc_NIOS2_0_cpu --dir=/tmp/alt8228_421353377025333869.dir/0023_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8228_421353377025333869.dir/0023_cpu_gen//nios2_sopc_NIOS2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_sopc_NIOS2_0_cpu --dir=/tmp/alt8228_421353377025333869.dir/0023_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8228_421353377025333869.dir/0023_cpu_gen//nios2_sopc_NIOS2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980161382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:21 (*) Starting Nios II generation " "Cpu: # 2019.11.28 19:29:21 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:21 (*)   Checking for plaintext license. " "Cpu: # 2019.11.28 19:29:21 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:22 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2019.11.28 19:29:22 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.11.28 19:29:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:22 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.11.28 19:29:22 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:22 (*)   Plaintext license not found. " "Cpu: # 2019.11.28 19:29:22 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:22 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.11.28 19:29:22 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:23 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2019.11.28 19:29:23 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.11.28 19:29:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:23 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.11.28 19:29:23 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:23 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2019.11.28 19:29:23 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:23 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.11.28 19:29:23 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:23 (*)   Creating all objects for CPU " "Cpu: # 2019.11.28 19:29:23 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:23 (*)     Testbench " "Cpu: # 2019.11.28 19:29:23 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:23 (*)     Instruction decoding " "Cpu: # 2019.11.28 19:29:23 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:23 (*)       Instruction fields " "Cpu: # 2019.11.28 19:29:23 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:23 (*)       Instruction decodes " "Cpu: # 2019.11.28 19:29:23 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:24 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.11.28 19:29:24 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:24 (*)       Instruction controls " "Cpu: # 2019.11.28 19:29:24 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:24 (*)     Pipeline frontend " "Cpu: # 2019.11.28 19:29:24 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:24 (*)       Micro-ITLB " "Cpu: # 2019.11.28 19:29:24 (*)       Micro-ITLB" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:24 (*)     Pipeline backend " "Cpu: # 2019.11.28 19:29:24 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:24 (*)       Micro-DTLB " "Cpu: # 2019.11.28 19:29:24 (*)       Micro-DTLB" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:25 (*)     TLB " "Cpu: # 2019.11.28 19:29:25 (*)     TLB" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:26 (*)   Generating RTL from CPU objects " "Cpu: # 2019.11.28 19:29:26 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:28 (*)   Creating encrypted RTL " "Cpu: # 2019.11.28 19:29:28 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:29:29 (*) Done Nios II generation " "Cpu: # 2019.11.28 19:29:29 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios2_sopc_NIOS2_0_cpu' " "Cpu: Done RTL generation for module 'nios2_sopc_NIOS2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"NIOS2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"NIOS2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS2_0_data_master_translator\" " "NIOS2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_BUFFER_0_avalon_char_buffer_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"VGA_BUFFER_0_avalon_char_buffer_slave_translator\" " "VGA_BUFFER_0_avalon_char_buffer_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"VGA_BUFFER_0_avalon_char_buffer_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS2_0_data_master_agent\" " "NIOS2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_BUFFER_0_avalon_char_buffer_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"VGA_BUFFER_0_avalon_char_buffer_slave_agent\" " "VGA_BUFFER_0_avalon_char_buffer_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"VGA_BUFFER_0_avalon_char_buffer_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_BUFFER_0_avalon_char_buffer_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"VGA_BUFFER_0_avalon_char_buffer_slave_agent_rsp_fifo\" " "VGA_BUFFER_0_avalon_char_buffer_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"VGA_BUFFER_0_avalon_char_buffer_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_020: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_020\" " "Router_020: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_020\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"NIOS2_0_data_master_limiter\" " "NIOS2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"NIOS2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_BUFFER_0_avalon_char_buffer_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"VGA_BUFFER_0_avalon_char_buffer_slave_burst_adapter\" " "VGA_BUFFER_0_avalon_char_buffer_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"VGA_BUFFER_0_avalon_char_buffer_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_BUFFER_0_avalon_char_buffer_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"VGA_BUFFER_0_avalon_char_buffer_slave_rsp_width_adapter\" " "VGA_BUFFER_0_avalon_char_buffer_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"VGA_BUFFER_0_avalon_char_buffer_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc: Done \"nios2_sopc\" with 51 modules, 91 files " "Nios2_sopc: Done \"nios2_sopc\" with 51 modules, 91 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980169983 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios2_sopc.qsys " "Finished elaborating Platform Designer system entity \"nios2_sopc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980171674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KNN_NIOS2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file KNN_NIOS2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KNN_NIOS2 " "Found entity 1: KNN_NIOS2" {  } { { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/KNN_NIOS2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc " "Found entity 1: nios2_sopc" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_irq_mapper " "Found entity 1: nios2_sopc_irq_mapper" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0 " "Found entity 1: nios2_sopc_mm_interconnect_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: nios2_sopc_mm_interconnect_0_avalon_st_adapter_001" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_sopc_mm_interconnect_0_avalon_st_adapter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_sopc_mm_interconnect_0_rsp_mux_001" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172071 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_sopc_mm_interconnect_0_rsp_mux" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios2_sopc_mm_interconnect_0_rsp_demux_003" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios2_sopc_mm_interconnect_0_rsp_demux_001" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_sopc_mm_interconnect_0_rsp_demux" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios2_sopc_mm_interconnect_0_cmd_mux_003" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_sopc_mm_interconnect_0_cmd_mux" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_sopc_mm_interconnect_0_cmd_demux_001" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_sopc_mm_interconnect_0_cmd_demux" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172088 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172088 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172088 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172088 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980172094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980172097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172105 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router_020.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_020.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980172108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router_020.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_020.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980172108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_020_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_020_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172109 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router_020 " "Found entity 2: nios2_sopc_mm_interconnect_0_router_020" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980172110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980172110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_005_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172111 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router_005 " "Found entity 2: nios2_sopc_mm_interconnect_0_router_005" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980172111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980172111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_003_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172112 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router_003 " "Found entity 2: nios2_sopc_mm_interconnect_0_router_003" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980172113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980172114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_002_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172115 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router_002 " "Found entity 2: nios2_sopc_mm_interconnect_0_router_002" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980172116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980172116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_001_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172117 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router_001 " "Found entity 2: nios2_sopc_mm_interconnect_0_router_001" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980172118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980172118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172119 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router " "Found entity 2: nios2_sopc_mm_interconnect_0_router" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_video_dual_clock_buffer_0 " "Found entity 1: nios2_sopc_video_dual_clock_buffer_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v 4 4 " "Found 4 design units, including 4 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_VGA_PLL_0_dffpipe_l2c " "Found entity 1: nios2_sopc_VGA_PLL_0_dffpipe_l2c" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172131 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_VGA_PLL_0_stdsync_sv6 " "Found entity 2: nios2_sopc_VGA_PLL_0_stdsync_sv6" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172131 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_sopc_VGA_PLL_0_altpll_m342 " "Found entity 3: nios2_sopc_VGA_PLL_0_altpll_m342" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172131 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_sopc_VGA_PLL_0 " "Found entity 4: nios2_sopc_VGA_PLL_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_VGA_BUFFER_0 " "Found entity 1: nios2_sopc_VGA_BUFFER_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_VGA_0 " "Found entity 1: nios2_sopc_VGA_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_USB_0 " "Found entity 1: nios2_sopc_USB_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_TIMER_0 " "Found entity 1: nios2_sopc_TIMER_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_SDRAM_0_input_efifo_module " "Found entity 1: nios2_sopc_SDRAM_0_input_efifo_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172143 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_SDRAM_0 " "Found entity 2: nios2_sopc_SDRAM_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_RS232_0 " "Found entity 1: nios2_sopc_RS232_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PO_KNN_DADOS_PRONTO " "Found entity 1: nios2_sopc_PO_KNN_DADOS_PRONTO" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PO_KNN_DADOS_ATRIBUTO " "Found entity 1: nios2_sopc_PO_KNN_DADOS_ATRIBUTO" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PO_KNN_DADOS " "Found entity 1: nios2_sopc_PO_KNN_DADOS" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO " "Found entity 1: nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PI_KNN_CLASSE_PREVISTA " "Found entity 1: nios2_sopc_PI_KNN_CLASSE_PREVISTA" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_KNN_RESET.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_KNN_RESET.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PIO_KNN_RESET " "Found entity 1: nios2_sopc_PIO_KNN_RESET" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_KNN_RESET.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_KNN_RESET.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PIO_0 " "Found entity 1: nios2_sopc_PIO_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0 " "Found entity 1: nios2_sopc_NIOS2_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980172160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980172160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v 28 28 " "Found 28 design units, including 28 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_ic_data_module " "Found entity 1: nios2_sopc_NIOS2_0_cpu_ic_data_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_NIOS2_0_cpu_ic_tag_module " "Found entity 2: nios2_sopc_NIOS2_0_cpu_ic_tag_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_sopc_NIOS2_0_cpu_bht_module " "Found entity 3: nios2_sopc_NIOS2_0_cpu_bht_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_sopc_NIOS2_0_cpu_register_bank_a_module " "Found entity 4: nios2_sopc_NIOS2_0_cpu_register_bank_a_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_sopc_NIOS2_0_cpu_register_bank_b_module " "Found entity 5: nios2_sopc_NIOS2_0_cpu_register_bank_b_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_sopc_NIOS2_0_cpu_dc_tag_module " "Found entity 6: nios2_sopc_NIOS2_0_cpu_dc_tag_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_sopc_NIOS2_0_cpu_dc_data_module " "Found entity 7: nios2_sopc_NIOS2_0_cpu_dc_data_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_sopc_NIOS2_0_cpu_dc_victim_module " "Found entity 8: nios2_sopc_NIOS2_0_cpu_dc_victim_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_sopc_NIOS2_0_cpu_tlb_module " "Found entity 9: nios2_sopc_NIOS2_0_cpu_tlb_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_sopc_NIOS2_0_cpu_nios2_oci_debug " "Found entity 10: nios2_sopc_NIOS2_0_cpu_nios2_oci_debug" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_sopc_NIOS2_0_cpu_nios2_oci_break " "Found entity 11: nios2_sopc_NIOS2_0_cpu_nios2_oci_break" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk " "Found entity 12: nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk " "Found entity 13: nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace " "Found entity 14: nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_sopc_NIOS2_0_cpu_nios2_oci_td_mode " "Found entity 15: nios2_sopc_NIOS2_0_cpu_nios2_oci_td_mode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace " "Found entity 16: nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 17: nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1853 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 18: nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1925 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 19: nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1968 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo " "Found entity 20: nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2015 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_sopc_NIOS2_0_cpu_nios2_oci_pib " "Found entity 21: nios2_sopc_NIOS2_0_cpu_nios2_oci_pib" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios2_sopc_NIOS2_0_cpu_nios2_oci_im " "Found entity 22: nios2_sopc_NIOS2_0_cpu_nios2_oci_im" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios2_sopc_NIOS2_0_cpu_nios2_performance_monitors " "Found entity 23: nios2_sopc_NIOS2_0_cpu_nios2_performance_monitors" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg " "Found entity 24: nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2611 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module " "Found entity 25: nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios2_sopc_NIOS2_0_cpu_nios2_ocimem " "Found entity 26: nios2_sopc_NIOS2_0_cpu_nios2_ocimem" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios2_sopc_NIOS2_0_cpu_nios2_oci " "Found entity 27: nios2_sopc_NIOS2_0_cpu_nios2_oci" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2950 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""} { "Info" "ISGN_ENTITY_NAME" "28 nios2_sopc_NIOS2_0_cpu " "Found entity 28: nios2_sopc_NIOS2_0_cpu" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper " "Found entity 1: nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk " "Found entity 1: nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_debug_slave_tck " "Found entity 1: nios2_sopc_NIOS2_0_cpu_debug_slave_tck" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_mult_cell " "Found entity 1: nios2_sopc_NIOS2_0_cpu_mult_cell" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_test_bench " "Found entity 1: nios2_sopc_NIOS2_0_cpu_test_bench" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_MMU_0 " "Found entity 1: nios2_sopc_MMU_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v 5 5 " "Found 5 design units, including 5 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_JTAG_0_sim_scfifo_w " "Found entity 1: nios2_sopc_JTAG_0_sim_scfifo_w" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173249 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_JTAG_0_scfifo_w " "Found entity 2: nios2_sopc_JTAG_0_scfifo_w" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173249 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_sopc_JTAG_0_sim_scfifo_r " "Found entity 3: nios2_sopc_JTAG_0_sim_scfifo_r" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173249 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_sopc_JTAG_0_scfifo_r " "Found entity 4: nios2_sopc_JTAG_0_scfifo_r" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173249 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_sopc_JTAG_0 " "Found entity 5: nios2_sopc_JTAG_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "knn/berbert_knn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file knn/berbert_knn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 knn-knn_a " "Found design unit 1: knn-knn_a" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173760 ""} { "Info" "ISGN_ENTITY_NAME" "1 knn " "Found entity 1: knn" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_PLL/nios2_pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_PLL/nios2_pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_pll0 " "Found entity 1: nios2_pll0" {  } { { "NIOS2_PLL/nios2_pll0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_PLL/nios2_pll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980173761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173761 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/nios2_sopc.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/nios2_sopc.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/nios2_sopc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/nios2_sopc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173762 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_sc_fifo.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173763 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_clock_crosser.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_avalon_st_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173763 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173763 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173764 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_stage.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173764 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_default_burst_converter.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173764 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_incr_burst_converter.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173765 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_address_alignment.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173765 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173765 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173766 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_13_1.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173766 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_new.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173767 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173767 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_uncompressor.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173767 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_master_agent.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173768 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_master_translator.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173768 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_reorder_memory.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173768 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_slave_agent.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173769 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_slave_translator.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173769 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_traffic_limiter.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173770 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_width_adapter.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173770 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_reset_controller.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173770 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_reset_synchronizer.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173771 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_std_synchronizer_nocut.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_std_synchronizer_nocut.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173771 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_avalon_video_vga_timing.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_avalon_video_vga_timing.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_up_avalon_video_vga_timing.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_up_avalon_video_vga_timing.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173771 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_rs232_counters.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_rs232_counters.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_up_rs232_counters.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_up_rs232_counters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173772 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_rs232_in_deserializer.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_rs232_in_deserializer.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_up_rs232_in_deserializer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_up_rs232_in_deserializer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173772 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_rs232_out_serializer.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_rs232_out_serializer.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_up_rs232_out_serializer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_up_rs232_out_serializer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173772 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_sync_fifo.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_sync_fifo.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_up_sync_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_up_sync_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173773 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_video_128_character_rom.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_video_128_character_rom.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_up_video_128_character_rom.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_up_video_128_character_rom.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173773 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_video_fb_color_rom.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_video_fb_color_rom.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_up_video_fb_color_rom.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_up_video_fb_color_rom.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173773 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_wrap_burst_converter.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173774 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_JTAG_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_JTAG_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_JTAG_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_JTAG_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173774 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_MMU_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_MMU_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_MMU_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_MMU_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173774 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173775 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173828 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173829 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173829 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173830 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173830 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173830 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PIO_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PIO_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_PIO_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_PIO_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173831 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PIO_KNN_RESET.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_KNN_RESET.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PIO_KNN_RESET.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_KNN_RESET.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_PIO_KNN_RESET.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_PIO_KNN_RESET.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173831 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173831 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173832 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173832 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173832 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173833 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_RS232_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_RS232_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_RS232_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_RS232_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173833 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_SDRAM_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_SDRAM_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_SDRAM_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_SDRAM_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173833 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_TIMER_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_TIMER_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_TIMER_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_TIMER_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173834 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_USB_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_USB_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_USB_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_USB_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173834 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_VGA_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_VGA_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_VGA_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_VGA_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173834 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_VGA_BUFFER_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_VGA_BUFFER_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_VGA_BUFFER_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_VGA_BUFFER_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173835 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_VGA_PLL_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_VGA_PLL_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_VGA_PLL_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_VGA_PLL_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173835 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_irq_mapper.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_irq_mapper.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173835 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173838 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173839 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173839 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173839 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173840 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173840 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173840 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173841 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173841 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173841 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_001.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173842 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_002.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173842 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_003.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173842 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_005.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_005.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_005.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173843 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_020.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_020.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_020.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173843 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173843 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173844 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173844 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173844 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173845 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_video_dual_clock_buffer_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_video_dual_clock_buffer_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980173845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_video_dual_clock_buffer_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_video_dual_clock_buffer_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980173845 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sopc_SDRAM_0.v(318) " "Verilog HDL or VHDL warning at nios2_sopc_SDRAM_0.v(318): conditional expression evaluates to a constant" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1574980173895 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sopc_SDRAM_0.v(328) " "Verilog HDL or VHDL warning at nios2_sopc_SDRAM_0.v(328): conditional expression evaluates to a constant" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1574980173895 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sopc_SDRAM_0.v(338) " "Verilog HDL or VHDL warning at nios2_sopc_SDRAM_0.v(338): conditional expression evaluates to a constant" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1574980173895 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sopc_SDRAM_0.v(682) " "Verilog HDL or VHDL warning at nios2_sopc_SDRAM_0.v(682): conditional expression evaluates to a constant" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1574980173897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "KNN_NIOS2 " "Elaborating entity \"KNN_NIOS2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574980174052 ""}
{ "Error" "EGDFX_INCORRECT_PIN_CONNECTOR_STYLE" "OTG_ADDR\[1..0\] " "Bus name allowed only on bus line -- pin \"OTG_ADDR\[1..0\]\"" {  } { { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/KNN_NIOS2.bdf" { { 872 656 832 888 "OTG_ADDR\[1..0\]" "" } } } }  } 0 275028 "Bus name allowed only on bus line -- pin \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980174058 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "usb_0_external_interface_ADDR\[1..0\] nios2_sopc nios2 " "Incorrect connector style at port \"usb_0_external_interface_ADDR\[1..0\]\" for symbol \"nios2\" of type nios2_sopc" {  } { { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/KNN_NIOS2.bdf" { { 880 832 1120 880 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980174058 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574980174058 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/output_files/KNN_NIOS2.map.smsg " "Generated suppressed messages file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/output_files/KNN_NIOS2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980174191 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1261 " "Peak virtual memory: 1261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574980174336 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 28 19:29:34 2019 " "Processing ended: Thu Nov 28 19:29:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574980174336 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574980174336 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574980174336 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980174336 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980174480 ""}
