INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Test/Documents/mrhyks/Digital-electronics-1/Labs/04-segment/04-kopie/04-kopie.srcs/sim_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
