Clock clk0
15.6045 source latency pcpi_rs2[31]$_DFFE_PP_/CLK ^
-16.3630 target latency rv32_soc/alu_out_q[0]$_DFF_P_/CLK ^
 0.0000 CRPR
--------------
-0.7585 setup skew

