// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv3_Pipeline_IN_ROW_COL (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q1,
        weight_buffer_0_address0,
        weight_buffer_0_ce0,
        weight_buffer_0_q0,
        weight_buffer_0_address1,
        weight_buffer_0_ce1,
        weight_buffer_0_q1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_q0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_d1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_q1,
        grp_fu_672_p_din0,
        grp_fu_672_p_din1,
        grp_fu_672_p_opcode,
        grp_fu_672_p_dout0,
        grp_fu_672_p_ce,
        grp_fu_676_p_din0,
        grp_fu_676_p_din1,
        grp_fu_676_p_opcode,
        grp_fu_676_p_dout0,
        grp_fu_676_p_ce,
        grp_fu_680_p_din0,
        grp_fu_680_p_din1,
        grp_fu_680_p_opcode,
        grp_fu_680_p_dout0,
        grp_fu_680_p_ce,
        grp_fu_684_p_din0,
        grp_fu_684_p_din1,
        grp_fu_684_p_opcode,
        grp_fu_684_p_dout0,
        grp_fu_684_p_ce,
        grp_fu_688_p_din0,
        grp_fu_688_p_din1,
        grp_fu_688_p_opcode,
        grp_fu_688_p_dout0,
        grp_fu_688_p_ce,
        grp_fu_692_p_din0,
        grp_fu_692_p_din1,
        grp_fu_692_p_dout0,
        grp_fu_692_p_ce,
        grp_fu_696_p_din0,
        grp_fu_696_p_din1,
        grp_fu_696_p_dout0,
        grp_fu_696_p_ce,
        grp_fu_700_p_din0,
        grp_fu_700_p_din1,
        grp_fu_700_p_dout0,
        grp_fu_700_p_ce,
        grp_fu_704_p_din0,
        grp_fu_704_p_din1,
        grp_fu_704_p_dout0,
        grp_fu_704_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 19'd1;
parameter    ap_ST_fsm_pp0_stage1 = 19'd2;
parameter    ap_ST_fsm_pp0_stage2 = 19'd4;
parameter    ap_ST_fsm_pp0_stage3 = 19'd8;
parameter    ap_ST_fsm_pp0_stage4 = 19'd16;
parameter    ap_ST_fsm_pp0_stage5 = 19'd32;
parameter    ap_ST_fsm_pp0_stage6 = 19'd64;
parameter    ap_ST_fsm_pp0_stage7 = 19'd128;
parameter    ap_ST_fsm_pp0_stage8 = 19'd256;
parameter    ap_ST_fsm_pp0_stage9 = 19'd512;
parameter    ap_ST_fsm_pp0_stage10 = 19'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 19'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 19'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 19'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 19'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 19'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 19'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 19'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 19'd262144;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0;
output  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q0;
output  [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we1;
output  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d1;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q1;
output  [9:0] weight_buffer_0_address0;
output   weight_buffer_0_ce0;
input  [31:0] weight_buffer_0_q0;
output  [9:0] weight_buffer_0_address1;
output   weight_buffer_0_ce1;
input  [31:0] weight_buffer_0_q1;
output  [15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0;
output  [15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1;
output  [15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0;
output  [15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1;
output  [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0;
output  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_q0;
output  [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_o_we1;
output  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_d1;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_q1;
output  [31:0] grp_fu_672_p_din0;
output  [31:0] grp_fu_672_p_din1;
output  [1:0] grp_fu_672_p_opcode;
input  [31:0] grp_fu_672_p_dout0;
output   grp_fu_672_p_ce;
output  [31:0] grp_fu_676_p_din0;
output  [31:0] grp_fu_676_p_din1;
output  [1:0] grp_fu_676_p_opcode;
input  [31:0] grp_fu_676_p_dout0;
output   grp_fu_676_p_ce;
output  [31:0] grp_fu_680_p_din0;
output  [31:0] grp_fu_680_p_din1;
output  [1:0] grp_fu_680_p_opcode;
input  [31:0] grp_fu_680_p_dout0;
output   grp_fu_680_p_ce;
output  [31:0] grp_fu_684_p_din0;
output  [31:0] grp_fu_684_p_din1;
output  [1:0] grp_fu_684_p_opcode;
input  [31:0] grp_fu_684_p_dout0;
output   grp_fu_684_p_ce;
output  [31:0] grp_fu_688_p_din0;
output  [31:0] grp_fu_688_p_din1;
output  [1:0] grp_fu_688_p_opcode;
input  [31:0] grp_fu_688_p_dout0;
output   grp_fu_688_p_ce;
output  [31:0] grp_fu_692_p_din0;
output  [31:0] grp_fu_692_p_din1;
input  [31:0] grp_fu_692_p_dout0;
output   grp_fu_692_p_ce;
output  [31:0] grp_fu_696_p_din0;
output  [31:0] grp_fu_696_p_din1;
input  [31:0] grp_fu_696_p_dout0;
output   grp_fu_696_p_ce;
output  [31:0] grp_fu_700_p_din0;
output  [31:0] grp_fu_700_p_din1;
input  [31:0] grp_fu_700_p_dout0;
output   grp_fu_700_p_ce;
output  [31:0] grp_fu_704_p_din0;
output  [31:0] grp_fu_704_p_din1;
input  [31:0] grp_fu_704_p_dout0;
output   grp_fu_704_p_ce;

reg ap_idle;
reg[9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0;
reg[9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we1;
reg[31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d1;
reg[9:0] weight_buffer_0_address0;
reg weight_buffer_0_ce0;
reg[9:0] weight_buffer_0_address1;
reg weight_buffer_0_ce1;
reg[15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0;
reg[15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1;
reg[15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0;
reg[15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1;
reg[9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0;
reg[9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_o_we1;
reg[31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_d1;

(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_state38_pp0_stage18_iter1;
wire    ap_block_pp0_stage18_subdone;
reg   [0:0] icmp_ln39_reg_3196;
reg    ap_condition_exit_pp0_iter0_stage18;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] reg_1189;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state22_pp0_stage2_iter1;
wire    ap_block_state41_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state26_pp0_stage6_iter1;
wire    ap_block_state45_pp0_stage6_iter2;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state31_pp0_stage11_iter1;
wire    ap_block_state50_pp0_stage11_iter2;
wire    ap_block_pp0_stage11_11001;
reg   [31:0] reg_1197;
wire   [31:0] grp_fu_1099_p4;
reg   [31:0] reg_1204;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state29_pp0_stage9_iter1;
wire    ap_block_state48_pp0_stage9_iter2;
wire    ap_block_pp0_stage9_11001;
wire   [31:0] grp_fu_1108_p4;
reg   [31:0] reg_1210;
reg   [31:0] reg_1218;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state23_pp0_stage3_iter1;
wire    ap_block_state42_pp0_stage3_iter2;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state28_pp0_stage8_iter1;
wire    ap_block_state47_pp0_stage8_iter2;
wire    ap_block_pp0_stage8_11001;
reg   [31:0] reg_1225;
wire   [31:0] grp_fu_1117_p4;
reg   [31:0] reg_1232;
reg   [31:0] reg_1240;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state24_pp0_stage4_iter1;
wire    ap_block_state43_pp0_stage4_iter2;
wire    ap_block_pp0_stage4_11001;
reg   [31:0] reg_1248;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state30_pp0_stage10_iter1;
wire    ap_block_state49_pp0_stage10_iter2;
wire    ap_block_pp0_stage10_11001;
reg   [31:0] reg_1256;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state25_pp0_stage5_iter1;
wire    ap_block_state44_pp0_stage5_iter2;
wire    ap_block_pp0_stage5_11001;
reg   [31:0] reg_1263;
reg   [31:0] reg_1269;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_state33_pp0_stage13_iter1;
wire    ap_block_state52_pp0_stage13_iter2;
wire    ap_block_pp0_stage13_11001;
wire   [31:0] grp_fu_1126_p4;
reg   [31:0] reg_1275;
wire   [31:0] grp_fu_1135_p4;
reg   [31:0] reg_1282;
reg   [31:0] reg_1289;
reg   [31:0] reg_1295;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_state37_pp0_stage17_iter1;
wire    ap_block_pp0_stage17_11001;
wire   [31:0] grp_fu_1153_p4;
reg   [31:0] reg_1301;
reg   [31:0] reg_1307;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_state34_pp0_stage14_iter1;
wire    ap_block_pp0_stage14_11001;
reg   [31:0] reg_1313;
reg   [31:0] reg_1319;
reg   [31:0] reg_1325;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state27_pp0_stage7_iter1;
wire    ap_block_state46_pp0_stage7_iter2;
wire    ap_block_pp0_stage7_11001;
reg   [31:0] reg_1331;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_state35_pp0_stage15_iter1;
wire    ap_block_pp0_stage15_11001;
wire   [31:0] grp_fu_1162_p4;
reg   [31:0] reg_1337;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state32_pp0_stage12_iter1;
wire    ap_block_state51_pp0_stage12_iter2;
wire    ap_block_pp0_stage12_11001;
reg   [31:0] reg_1344;
reg   [31:0] reg_1351;
reg   [31:0] reg_1357;
wire    ap_block_pp0_stage18_11001;
reg   [31:0] reg_1363;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_state36_pp0_stage16_iter1;
wire    ap_block_pp0_stage16_11001;
reg   [31:0] reg_1371;
reg   [31:0] reg_1377;
reg   [31:0] reg_1383;
reg   [31:0] reg_1390;
reg   [31:0] reg_1395;
reg   [31:0] reg_1401;
reg   [31:0] reg_1407;
reg   [31:0] reg_1412;
reg   [31:0] reg_1418;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state20_pp0_stage0_iter1;
wire    ap_block_state39_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_1424;
reg   [31:0] reg_1430;
reg   [31:0] reg_1437;
reg   [31:0] reg_1442;
reg   [31:0] reg_1448;
reg   [31:0] reg_1454;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state21_pp0_stage1_iter1;
wire    ap_block_state40_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] reg_1460;
reg   [31:0] reg_1466;
reg   [31:0] reg_1472;
reg   [31:0] reg_1478;
reg   [31:0] reg_1483;
reg   [31:0] reg_1489;
reg   [31:0] reg_1495;
reg   [31:0] reg_1501;
reg   [31:0] reg_1507;
reg   [31:0] reg_1513;
wire   [31:0] grp_fu_1171_p4;
reg   [31:0] reg_1519;
reg   [31:0] reg_1525;
wire   [31:0] grp_fu_1180_p4;
reg   [31:0] reg_1531;
reg   [31:0] reg_1537;
reg   [31:0] reg_1543;
reg   [31:0] reg_1550;
reg   [31:0] reg_1555;
reg   [31:0] reg_1562;
reg   [31:0] reg_1570;
reg   [31:0] reg_1578;
reg   [31:0] reg_1586;
reg   [31:0] reg_1592;
reg   [31:0] reg_1598;
reg   [31:0] reg_1606;
reg   [31:0] reg_1611;
reg   [31:0] reg_1617;
reg   [31:0] reg_1625;
reg   [31:0] reg_1632;
reg   [2:0] r_2_reg_3188;
wire   [0:0] icmp_ln39_fu_1672_p2;
reg   [0:0] icmp_ln39_reg_3196_pp0_iter1_reg;
wire   [0:0] icmp_ln41_fu_1696_p2;
reg   [0:0] icmp_ln41_reg_3200;
wire   [2:0] select_ln39_fu_1702_p3;
reg   [2:0] select_ln39_reg_3208;
wire   [9:0] add_ln56_6_fu_1734_p2;
reg   [9:0] add_ln56_6_reg_3215;
wire   [9:0] empty_464_fu_1755_p1;
reg   [9:0] empty_464_reg_3223;
wire   [0:0] and_ln39_fu_1782_p2;
reg   [0:0] and_ln39_reg_3260;
wire   [2:0] indvars_iv_next158_dup_fu_1788_p2;
reg   [2:0] indvars_iv_next158_dup_reg_3268;
wire   [7:0] select_ln41_fu_1800_p3;
reg   [7:0] select_ln41_reg_3273;
wire   [2:0] select_ln41_1_fu_1808_p3;
reg   [2:0] select_ln41_1_reg_3280;
reg   [2:0] select_ln41_1_reg_3280_pp0_iter1_reg;
wire   [15:0] add_ln56_8_fu_1850_p2;
reg   [15:0] add_ln56_8_reg_3287;
wire   [8:0] zext_ln43_fu_1856_p1;
reg   [8:0] zext_ln43_reg_3296;
wire   [6:0] trunc_ln43_fu_1860_p1;
reg   [6:0] trunc_ln43_reg_3306;
reg   [6:0] trunc_ln43_reg_3306_pp0_iter1_reg;
wire   [15:0] zext_ln56_12_fu_1884_p1;
reg   [15:0] zext_ln56_12_reg_3313;
reg   [0:0] tmp_reg_3331;
reg   [0:0] tmp_reg_3331_pp0_iter1_reg;
reg   [0:0] tmp_reg_3331_pp0_iter2_reg;
reg   [0:0] tmp_116_reg_3336;
reg   [0:0] tmp_116_reg_3336_pp0_iter1_reg;
reg   [0:0] tmp_116_reg_3336_pp0_iter2_reg;
wire   [15:0] zext_ln56_18_fu_1942_p1;
reg   [15:0] zext_ln56_18_reg_3341;
wire   [0:0] icmp_ln56_fu_1958_p2;
reg   [0:0] icmp_ln56_reg_3359;
wire   [8:0] add_ln54_3_fu_1970_p2;
reg   [8:0] add_ln54_3_reg_3365;
wire   [0:0] icmp_ln43_1_fu_2041_p2;
reg   [0:0] icmp_ln43_1_reg_3381;
reg   [0:0] tmp_118_reg_3387;
reg   [0:0] tmp_118_reg_3387_pp0_iter1_reg;
reg   [0:0] tmp_118_reg_3387_pp0_iter2_reg;
wire   [15:0] zext_ln56_24_fu_2088_p1;
reg   [15:0] zext_ln56_24_reg_3392;
reg   [0:0] tmp_119_reg_3410;
wire   [8:0] add_ln56_4_fu_2121_p2;
reg   [8:0] add_ln56_4_reg_3416;
wire   [15:0] zext_ln56_31_fu_2145_p1;
reg   [15:0] zext_ln56_31_reg_3421;
wire   [8:0] add_ln54_4_fu_2160_p2;
reg   [8:0] add_ln54_4_reg_3439;
wire   [15:0] add_ln56_10_fu_2248_p2;
reg   [15:0] add_ln56_10_reg_3455;
wire   [31:0] tmp_5_fu_2276_p4;
reg   [31:0] tmp_5_reg_3484;
reg   [0:0] tmp_120_reg_3491;
wire   [15:0] zext_ln56_38_fu_2357_p1;
reg   [15:0] zext_ln56_38_reg_3517;
reg   [0:0] tmp_121_reg_3535;
reg   [31:0] tmp_11_reg_3540;
reg   [31:0] tmp_13_reg_3545;
reg   [31:0] weight_buffer_0_load_3_reg_3551;
wire   [15:0] add_ln56_12_fu_2467_p2;
reg   [15:0] add_ln56_12_reg_3567;
reg   [0:0] tmp_122_reg_3597;
wire   [31:0] grp_fu_1144_p4;
reg   [31:0] tmp_17_reg_3633;
reg   [0:0] tmp_123_reg_3640;
reg   [31:0] weight_buffer_0_load_4_reg_3645;
reg   [31:0] weight_buffer_0_load_8_reg_3652;
wire   [15:0] add_ln56_14_fu_2704_p2;
reg   [15:0] add_ln56_14_reg_3699;
wire   [15:0] add_ln56_16_fu_2756_p2;
reg   [15:0] add_ln56_16_reg_3708;
reg   [31:0] mul_6_reg_3739;
reg   [31:0] weight_buffer_0_load_20_reg_3754;
reg   [31:0] weight_buffer_0_load_17_reg_3786;
reg   [31:0] tmp_29_reg_3817;
reg   [31:0] tmp_37_reg_3853;
reg   [31:0] weight_buffer_0_load_18_reg_3859;
reg   [31:0] weight_buffer_0_load_22_reg_3870;
wire   [9:0] add_ln39_24_fu_2924_p2;
reg   [9:0] add_ln39_24_reg_3882;
reg   [31:0] mul_130_3_reg_3907;
reg   [31:0] weight_buffer_0_load_19_reg_3912;
reg   [31:0] weight_buffer_0_load_23_reg_3918;
reg   [31:0] tmp_47_reg_3930;
wire   [15:0] zext_ln56_45_fu_2953_p1;
reg   [15:0] zext_ln56_45_reg_3937;
reg   [31:0] weight_buffer_0_load_24_reg_3964;
wire   [15:0] zext_ln56_52_fu_2989_p1;
reg   [15:0] zext_ln56_52_reg_3981;
wire   [31:0] tmp_101_fu_3004_p4;
reg   [31:0] tmp_101_reg_3999;
reg   [31:0] mul_130_4_reg_4015;
wire   [15:0] add_ln56_48_fu_3023_p2;
reg   [15:0] add_ln56_48_reg_4020;
wire   [15:0] add_ln56_49_fu_3027_p2;
reg   [15:0] add_ln56_49_reg_4025;
wire   [15:0] add_ln56_52_fu_3041_p2;
reg   [15:0] add_ln56_52_reg_4035;
wire   [15:0] add_ln56_53_fu_3045_p2;
reg   [15:0] add_ln56_53_reg_4040;
wire   [15:0] add_ln56_54_fu_3049_p2;
reg   [15:0] add_ln56_54_reg_4045;
reg   [31:0] tmp_102_reg_4055;
reg   [31:0] mul_3_2_reg_4061;
reg   [31:0] tmp_107_reg_4106;
reg   [31:0] tmp_104_reg_4121;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_4127;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_4127_pp0_iter2_reg;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_4132;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_4132_pp0_iter2_reg;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_12_reg_4137;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_12_reg_4137_pp0_iter2_reg;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_13_reg_4142;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_13_reg_4142_pp0_iter2_reg;
reg   [31:0] mul_1_3_3_reg_4147;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_14_reg_4152;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_14_reg_4152_pp0_iter2_reg;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_15_reg_4158;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_15_reg_4158_pp0_iter2_reg;
wire   [31:0] tmp_s_fu_3126_p4;
reg   [31:0] tmp_s_reg_4164;
reg   [31:0] mul_3_4_reg_4169;
reg   [31:0] mul_2_3_3_reg_4174;
reg   [31:0] mul_2_2_4_reg_4179;
wire   [31:0] tmp_111_fu_3135_p4;
reg   [31:0] tmp_111_reg_4184;
reg   [31:0] mul_4_3_reg_4189;
reg   [31:0] mul_1_4_3_reg_4194;
reg   [31:0] mul_2_4_3_reg_4199;
wire   [31:0] tmp_112_fu_3144_p4;
reg   [31:0] tmp_112_reg_4204;
reg   [31:0] mul_4_4_reg_4209;
reg   [31:0] mul_1_4_4_reg_4214;
reg   [31:0] mul_2_3_4_reg_4219;
reg   [31:0] mul_2_4_4_reg_4224;
reg   [31:0] tmp_10_reg_4229;
reg   [31:0] tmp_46_reg_4234;
reg   [31:0] tmp_20_reg_4239;
reg   [31:0] tmp_74_reg_4244;
reg   [31:0] tmp_30_reg_4249;
reg   [31:0] tmp_66_reg_4254;
reg   [31:0] tmp_96_reg_4259;
reg   [31:0] tmp_50_reg_4264;
reg   [31:0] tmp_110_reg_4269;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage13_subdone;
wire   [63:0] select_ln39_2_cast1_fu_1750_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] add_ln39_1_cast_fu_1765_p1;
wire   [63:0] zext_ln56_13_fu_1894_p1;
wire   [63:0] zext_ln56_19_fu_1952_p1;
wire   [63:0] add_ln39_2_cast_fu_2026_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] add_ln39_5_cast_fu_2036_p1;
wire   [63:0] zext_ln56_25_fu_2097_p1;
wire   [63:0] zext_ln56_32_fu_2154_p1;
wire   [63:0] add_ln39_6_cast_fu_2181_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] add_ln39_10_cast_fu_2191_p1;
wire   [63:0] zext_ln56_14_fu_2259_p1;
wire   [63:0] zext_ln56_20_fu_2270_p1;
wire   [63:0] add_ln39_3_cast_fu_2308_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] add_ln39_7_cast_fu_2318_p1;
wire   [63:0] zext_ln56_26_fu_2327_p1;
wire   [63:0] zext_ln56_39_fu_2366_p1;
wire   [63:0] add_ln39_11_cast_fu_2400_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] add_ln39_15_cast_fu_2410_p1;
wire   [63:0] zext_ln56_15_fu_2478_p1;
wire   [63:0] zext_ln56_33_fu_2488_p1;
wire   [63:0] add_ln39_4_cast_fu_2516_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] add_ln39_8_cast_fu_2526_p1;
wire   [63:0] zext_ln56_21_fu_2535_p1;
wire   [63:0] zext_ln56_27_fu_2545_p1;
wire   [63:0] add_ln39_12_cast_fu_2573_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] add_ln39_16_cast_fu_2583_p1;
wire   [63:0] zext_ln56_34_fu_2592_p1;
wire   [63:0] zext_ln56_40_fu_2602_p1;
wire   [63:0] add_ln39_9_cast_fu_2627_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] add_ln39_20_cast_fu_2637_p1;
wire   [63:0] zext_ln56_16_fu_2767_p1;
wire   [63:0] zext_ln56_22_fu_2778_p1;
wire   [63:0] add_ln39_13_cast_fu_2789_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] add_ln39_17_cast_fu_2799_p1;
wire   [63:0] zext_ln56_28_fu_2808_p1;
wire   [63:0] zext_ln56_41_fu_2818_p1;
wire   [63:0] add_ln39_14_cast_fu_2829_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] add_ln39_21_cast_fu_2839_p1;
wire   [63:0] zext_ln56_17_fu_2848_p1;
wire   [63:0] zext_ln56_35_fu_2858_p1;
wire   [63:0] add_ln39_18_cast_fu_2869_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] add_ln39_22_cast_fu_2879_p1;
wire   [63:0] zext_ln56_23_fu_2888_p1;
wire   [63:0] zext_ln56_29_fu_2898_p1;
wire   [63:0] add_ln39_19_cast_fu_2909_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] add_ln39_23_cast_fu_2919_p1;
wire   [63:0] zext_ln56_36_fu_2933_p1;
wire   [63:0] zext_ln56_42_fu_2943_p1;
wire   [63:0] add_ln39_24_cast_fu_2949_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln56_46_fu_2962_p1;
wire   [63:0] zext_ln56_47_fu_2973_p1;
wire   [63:0] zext_ln56_48_fu_2983_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln56_53_fu_2998_p1;
wire   [63:0] zext_ln56_43_fu_3017_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln56_54_fu_3035_p1;
wire   [63:0] zext_ln56_49_fu_3053_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln56_55_fu_3058_p1;
wire   [63:0] zext_ln56_50_fu_3063_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln56_56_fu_3068_p1;
wire   [63:0] zext_ln56_57_fu_3073_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] tmp_134_cast_fu_3084_p1;
wire   [63:0] tmp_135_cast_fu_3102_p1;
wire   [63:0] tmp_136_cast_fu_3120_p1;
reg   [7:0] col_fu_186;
wire   [7:0] add_ln56_5_fu_1964_p2;
wire    ap_loop_init;
reg   [2:0] r_fu_190;
reg   [9:0] indvar_flatten25_fu_194;
wire   [9:0] select_ln41_6_fu_1988_p3;
reg   [5:0] i_fu_198;
wire   [5:0] select_ln39_1_fu_1710_p3;
reg   [13:0] indvar_flatten81_fu_202;
wire   [13:0] add_ln39_25_fu_1678_p2;
wire    ap_block_pp0_stage0;
reg   [31:0] grp_fu_1059_p0;
reg   [31:0] grp_fu_1059_p1;
reg   [31:0] grp_fu_1064_p0;
reg   [31:0] grp_fu_1064_p1;
reg   [31:0] grp_fu_1069_p0;
reg   [31:0] grp_fu_1069_p1;
reg   [31:0] grp_fu_1074_p0;
reg   [31:0] grp_fu_1074_p1;
reg   [31:0] grp_fu_1079_p0;
reg   [31:0] grp_fu_1079_p1;
reg   [31:0] grp_fu_1083_p0;
reg   [31:0] grp_fu_1083_p1;
reg   [31:0] grp_fu_1087_p0;
reg   [31:0] grp_fu_1087_p1;
reg   [31:0] grp_fu_1091_p0;
reg   [31:0] grp_fu_1091_p1;
reg   [31:0] grp_fu_1095_p0;
reg   [31:0] grp_fu_1095_p1;
reg   [0:0] grp_fu_1099_p3;
reg   [0:0] grp_fu_1117_p3;
wire   [5:0] add_ln39_fu_1690_p2;
wire   [8:0] tmp_113_fu_1722_p3;
wire   [9:0] zext_ln56_1_fu_1730_p1;
wire   [9:0] zext_ln56_fu_1718_p1;
wire   [5:0] mul_ln39_fu_1744_p0;
wire   [5:0] mul_ln39_fu_1744_p1;
wire   [10:0] mul_ln39_fu_1744_p2;
wire   [9:0] add_ln39_1_fu_1759_p2;
wire   [0:0] icmp_ln43_fu_1776_p2;
wire   [0:0] xor_ln39_fu_1770_p2;
wire   [0:0] or_ln41_fu_1794_p2;
wire   [9:0] zext_ln56_2_fu_1816_p1;
wire   [9:0] add_ln56_7_fu_1820_p2;
wire   [8:0] trunc_ln56_fu_1826_p1;
wire   [10:0] p_shl2_fu_1838_p3;
wire   [15:0] p_shl1_fu_1830_p3;
wire   [15:0] zext_ln56_3_fu_1846_p1;
wire   [0:0] icmp_ln43_2_fu_1864_p2;
wire   [7:0] add_ln43_fu_1870_p2;
wire   [7:0] select_ln43_fu_1876_p3;
wire   [15:0] add_ln56_17_fu_1888_p2;
wire   [7:0] add_ln54_fu_1908_p2;
wire   [0:0] icmp_ln56_1_fu_1922_p2;
wire   [7:0] add_ln56_22_fu_1928_p2;
wire   [7:0] select_ln56_fu_1934_p3;
wire   [15:0] add_ln56_23_fu_1946_p2;
wire   [8:0] grp_fu_1976_p0;
wire   [9:0] add_ln41_fu_1982_p2;
wire   [9:0] add_ln39_2_fu_2021_p2;
wire   [9:0] add_ln39_5_fu_2031_p2;
wire   [7:0] add_ln56_2_fu_2052_p2;
wire   [8:0] add_ln54_1_fu_2047_p2;
wire   [7:0] xor_ln56_fu_2071_p2;
wire   [0:0] icmp_ln56_2_fu_2065_p2;
wire  signed [8:0] sext_ln56_fu_2076_p1;
wire   [8:0] select_ln56_1_fu_2080_p3;
wire   [15:0] add_ln56_28_fu_2092_p2;
wire   [8:0] mul_ln56_fu_2107_p0;
wire   [10:0] mul_ln56_fu_2107_p1;
wire   [18:0] mul_ln56_fu_2107_p2;
wire   [0:0] icmp_ln56_3_fu_2126_p2;
wire   [8:0] add_ln56_33_fu_2132_p2;
wire   [8:0] select_ln56_2_fu_2137_p3;
wire   [15:0] add_ln56_34_fu_2149_p2;
wire   [8:0] grp_fu_2165_p0;
wire   [9:0] add_ln39_6_fu_2176_p2;
wire   [9:0] add_ln39_10_fu_2186_p2;
wire   [2:0] indvars_iv_next158_fu_2171_p2;
wire   [2:0] indvars_iv_next158_mid1_fu_2203_p2;
wire   [2:0] select_ln39_2_fu_2196_p3;
wire   [2:0] select_ln41_2_fu_2208_p3;
wire   [9:0] zext_ln56_4_fu_2215_p1;
wire   [9:0] add_ln56_9_fu_2219_p2;
wire   [8:0] trunc_ln56_1_fu_2224_p1;
wire   [10:0] p_shl4_fu_2236_p3;
wire   [15:0] p_shl3_fu_2228_p3;
wire   [15:0] zext_ln56_5_fu_2244_p1;
wire   [15:0] add_ln56_18_fu_2254_p2;
wire   [15:0] add_ln56_24_fu_2265_p2;
wire   [8:0] mul_ln56_1_fu_2288_p0;
wire   [10:0] mul_ln56_1_fu_2288_p1;
wire   [18:0] mul_ln56_1_fu_2288_p2;
wire   [9:0] add_ln39_3_fu_2303_p2;
wire   [9:0] add_ln39_7_fu_2313_p2;
wire   [15:0] add_ln56_29_fu_2323_p2;
wire   [8:0] add_ln54_2_fu_2333_p2;
wire   [0:0] icmp_ln56_4_fu_2338_p2;
wire   [8:0] add_ln56_39_fu_2344_p2;
wire   [8:0] select_ln56_3_fu_2349_p3;
wire   [15:0] add_ln56_40_fu_2361_p2;
wire   [8:0] mul_ln56_2_fu_2376_p0;
wire   [10:0] mul_ln56_2_fu_2376_p1;
wire   [18:0] mul_ln56_2_fu_2376_p2;
wire   [9:0] add_ln39_11_fu_2395_p2;
wire   [9:0] add_ln39_15_fu_2405_p2;
wire   [2:0] empty_fu_2390_p2;
wire   [2:0] p_mid1_fu_2422_p2;
wire   [2:0] select_ln39_3_fu_2415_p3;
wire   [2:0] select_ln41_3_fu_2427_p3;
wire   [9:0] zext_ln56_6_fu_2434_p1;
wire   [9:0] add_ln56_11_fu_2438_p2;
wire   [8:0] trunc_ln56_2_fu_2443_p1;
wire   [10:0] p_shl6_fu_2455_p3;
wire   [15:0] p_shl5_fu_2447_p3;
wire   [15:0] zext_ln56_7_fu_2463_p1;
wire   [15:0] add_ln56_19_fu_2473_p2;
wire   [15:0] add_ln56_35_fu_2484_p2;
wire   [8:0] mul_ln56_3_fu_2497_p0;
wire   [10:0] mul_ln56_3_fu_2497_p1;
wire   [18:0] mul_ln56_3_fu_2497_p2;
wire   [9:0] add_ln39_4_fu_2511_p2;
wire   [9:0] add_ln39_8_fu_2521_p2;
wire   [15:0] add_ln56_25_fu_2531_p2;
wire   [15:0] add_ln56_30_fu_2541_p2;
wire   [8:0] mul_ln56_4_fu_2554_p0;
wire   [10:0] mul_ln56_4_fu_2554_p1;
wire   [18:0] mul_ln56_4_fu_2554_p2;
wire   [9:0] add_ln39_12_fu_2568_p2;
wire   [9:0] add_ln39_16_fu_2578_p2;
wire   [15:0] add_ln56_36_fu_2588_p2;
wire   [15:0] add_ln56_41_fu_2598_p2;
wire   [3:0] zext_ln41_fu_2608_p1;
wire   [9:0] add_ln39_9_fu_2622_p2;
wire   [9:0] add_ln39_20_fu_2632_p2;
wire   [2:0] empty_462_fu_2611_p2;
wire   [3:0] empty_463_fu_2616_p2;
wire   [2:0] p_mid121_fu_2659_p2;
wire   [2:0] select_ln39_4_fu_2642_p3;
wire   [2:0] select_ln41_4_fu_2664_p3;
wire   [9:0] zext_ln56_8_fu_2671_p1;
wire   [9:0] add_ln56_13_fu_2675_p2;
wire   [8:0] trunc_ln56_3_fu_2680_p1;
wire   [10:0] p_shl8_fu_2692_p3;
wire   [15:0] p_shl7_fu_2684_p3;
wire   [15:0] zext_ln56_9_fu_2700_p1;
wire   [3:0] zext_ln41_1_fu_2656_p1;
wire   [3:0] p_mid123_fu_2710_p2;
wire   [3:0] select_ln39_5_fu_2649_p3;
wire   [3:0] select_ln41_5_fu_2716_p3;
wire   [9:0] zext_ln56_10_fu_2723_p1;
wire   [9:0] add_ln56_15_fu_2727_p2;
wire   [8:0] trunc_ln56_4_fu_2732_p1;
wire   [10:0] p_shl_fu_2744_p3;
wire   [15:0] p_shl9_fu_2736_p3;
wire   [15:0] zext_ln56_11_fu_2752_p1;
wire   [15:0] add_ln56_20_fu_2762_p2;
wire   [15:0] add_ln56_26_fu_2773_p2;
wire   [9:0] add_ln39_13_fu_2784_p2;
wire   [9:0] add_ln39_17_fu_2794_p2;
wire   [15:0] add_ln56_31_fu_2804_p2;
wire   [15:0] add_ln56_42_fu_2814_p2;
wire   [9:0] add_ln39_14_fu_2824_p2;
wire   [9:0] add_ln39_21_fu_2834_p2;
wire   [15:0] add_ln56_21_fu_2844_p2;
wire   [15:0] add_ln56_37_fu_2854_p2;
wire   [9:0] add_ln39_18_fu_2864_p2;
wire   [9:0] add_ln39_22_fu_2874_p2;
wire   [15:0] add_ln56_27_fu_2884_p2;
wire   [15:0] add_ln56_32_fu_2894_p2;
wire   [9:0] add_ln39_19_fu_2904_p2;
wire   [9:0] add_ln39_23_fu_2914_p2;
wire   [15:0] add_ln56_38_fu_2929_p2;
wire   [15:0] add_ln56_43_fu_2939_p2;
wire   [8:0] grp_fu_1976_p2;
wire   [15:0] add_ln56_45_fu_2957_p2;
wire   [15:0] add_ln56_46_fu_2968_p2;
wire   [15:0] add_ln56_47_fu_2979_p2;
wire   [8:0] grp_fu_2165_p2;
wire   [15:0] add_ln56_50_fu_2993_p2;
wire   [15:0] add_ln56_44_fu_3013_p2;
wire   [15:0] add_ln56_51_fu_3031_p2;
wire   [9:0] tmp_114_fu_3078_p3;
wire   [6:0] add_ln56_fu_3090_p2;
wire   [9:0] tmp_115_fu_3095_p3;
wire   [6:0] add_ln56_3_fu_3108_p2;
wire   [9:0] tmp_117_fu_3113_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage13;
reg    ap_idle_pp0_0to0;
reg   [18:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage8_00001;
wire    ap_block_pp0_stage9_00001;
wire    ap_block_pp0_stage10_00001;
wire    ap_block_pp0_stage11_00001;
wire    ap_block_pp0_stage12_00001;
wire    ap_block_pp0_stage13_00001;
wire    ap_block_pp0_stage14_00001;
wire    ap_block_pp0_stage15_00001;
wire    ap_block_pp0_stage16_00001;
wire    ap_block_pp0_stage17_00001;
wire    ap_block_pp0_stage18_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage5_00001;
wire   [10:0] mul_ln39_fu_1744_p00;
wire   [18:0] mul_ln56_1_fu_2288_p00;
wire   [18:0] mul_ln56_2_fu_2376_p00;
wire   [18:0] mul_ln56_3_fu_2497_p00;
wire   [18:0] mul_ln56_4_fu_2554_p00;
wire   [18:0] mul_ln56_fu_2107_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 19'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U484(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1),
    .din2(grp_fu_1099_p3),
    .dout(grp_fu_1099_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U485(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0),
    .din2(icmp_ln56_reg_3359),
    .dout(grp_fu_1108_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U486(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0),
    .din2(grp_fu_1117_p3),
    .dout(grp_fu_1117_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U487(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1),
    .din2(tmp_121_reg_3535),
    .dout(grp_fu_1126_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U488(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0),
    .din2(tmp_119_reg_3410),
    .dout(grp_fu_1135_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U489(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1),
    .din2(tmp_120_reg_3491),
    .dout(grp_fu_1144_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U490(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0),
    .din2(icmp_ln43_1_reg_3381),
    .dout(grp_fu_1153_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U491(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1),
    .din2(icmp_ln56_reg_3359),
    .dout(grp_fu_1162_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U492(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1),
    .din2(tmp_122_reg_3597),
    .dout(grp_fu_1171_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U493(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0),
    .din2(tmp_123_reg_3640),
    .dout(grp_fu_1180_p4)
);

srcnn_mul_6ns_6ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 11 ))
mul_6ns_6ns_11_1_1_U494(
    .din0(mul_ln39_fu_1744_p0),
    .din1(mul_ln39_fu_1744_p1),
    .dout(mul_ln39_fu_1744_p2)
);

srcnn_urem_9ns_9ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
urem_9ns_9ns_9_13_1_U495(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1976_p0),
    .din1(9'd130),
    .ce(1'b1),
    .dout(grp_fu_1976_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U496(
    .din0(mul_ln56_fu_2107_p0),
    .din1(mul_ln56_fu_2107_p1),
    .dout(mul_ln56_fu_2107_p2)
);

srcnn_urem_9ns_9ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
urem_9ns_9ns_9_13_1_U497(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2165_p0),
    .din1(9'd130),
    .ce(1'b1),
    .dout(grp_fu_2165_p2)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U498(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1),
    .din2(tmp_119_reg_3410),
    .dout(tmp_5_fu_2276_p4)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U499(
    .din0(mul_ln56_1_fu_2288_p0),
    .din1(mul_ln56_1_fu_2288_p1),
    .dout(mul_ln56_1_fu_2288_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U500(
    .din0(mul_ln56_2_fu_2376_p0),
    .din1(mul_ln56_2_fu_2376_p1),
    .dout(mul_ln56_2_fu_2376_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U501(
    .din0(mul_ln56_3_fu_2497_p0),
    .din1(mul_ln56_3_fu_2497_p1),
    .dout(mul_ln56_3_fu_2497_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U502(
    .din0(mul_ln56_4_fu_2554_p0),
    .din1(mul_ln56_4_fu_2554_p1),
    .dout(mul_ln56_4_fu_2554_p2)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U503(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0),
    .din2(tmp_122_reg_3597),
    .dout(tmp_101_fu_3004_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U504(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q1),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_o_q1),
    .din2(tmp_reg_3331_pp0_iter1_reg),
    .dout(tmp_s_fu_3126_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U505(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_o_q0),
    .din2(tmp_116_reg_3336_pp0_iter1_reg),
    .dout(tmp_111_fu_3135_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U506(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_o_q0),
    .din2(tmp_118_reg_3387_pp0_iter1_reg),
    .dout(tmp_112_fu_3144_p4)
);

srcnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage18),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage13_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage18)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage18_subdone) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage13_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage18_subdone) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage13))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        col_fu_186 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln39_fu_1672_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        col_fu_186 <= add_ln56_5_fu_1964_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        i_fu_198 <= 6'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln39_fu_1672_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_fu_198 <= select_ln39_1_fu_1710_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten25_fu_194 <= 10'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln39_fu_1672_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten25_fu_194 <= select_ln41_6_fu_1988_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten81_fu_202 <= 14'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln39_fu_1672_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten81_fu_202 <= add_ln39_25_fu_1678_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        r_fu_190 <= 3'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln39_fu_1672_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_fu_190 <= select_ln41_1_fu_1808_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            reg_1248 <= weight_buffer_0_q1;
        end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            reg_1248 <= weight_buffer_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        add_ln39_24_reg_3882 <= add_ln39_24_fu_2924_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln39_fu_1672_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln54_3_reg_3365 <= add_ln54_3_fu_1970_p2;
        add_ln56_6_reg_3215 <= add_ln56_6_fu_1734_p2;
        add_ln56_8_reg_3287[15 : 1] <= add_ln56_8_fu_1850_p2[15 : 1];
        and_ln39_reg_3260 <= and_ln39_fu_1782_p2;
        empty_464_reg_3223 <= empty_464_fu_1755_p1;
        icmp_ln41_reg_3200 <= icmp_ln41_fu_1696_p2;
        icmp_ln56_reg_3359 <= icmp_ln56_fu_1958_p2;
        indvars_iv_next158_dup_reg_3268 <= indvars_iv_next158_dup_fu_1788_p2;
        select_ln39_reg_3208 <= select_ln39_fu_1702_p3;
        select_ln41_1_reg_3280 <= select_ln41_1_fu_1808_p3;
        select_ln41_reg_3273 <= select_ln41_fu_1800_p3;
        tmp_116_reg_3336 <= add_ln54_fu_1908_p2[32'd7];
        tmp_reg_3331 <= select_ln41_fu_1800_p3[32'd7];
        trunc_ln43_reg_3306 <= trunc_ln43_fu_1860_p1;
        zext_ln43_reg_3296[7 : 0] <= zext_ln43_fu_1856_p1[7 : 0];
        zext_ln56_12_reg_3313[7 : 0] <= zext_ln56_12_fu_1884_p1[7 : 0];
        zext_ln56_18_reg_3341[7 : 0] <= zext_ln56_18_fu_1942_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln54_4_reg_3439 <= add_ln54_4_fu_2160_p2;
        add_ln56_4_reg_3416 <= add_ln56_4_fu_2121_p2;
        icmp_ln43_1_reg_3381 <= icmp_ln43_1_fu_2041_p2;
        tmp_118_reg_3387 <= add_ln56_2_fu_2052_p2[32'd7];
        tmp_119_reg_3410 <= mul_ln56_fu_2107_p2[32'd17];
        zext_ln56_24_reg_3392[8 : 0] <= zext_ln56_24_fu_2088_p1[8 : 0];
        zext_ln56_31_reg_3421[8 : 0] <= zext_ln56_31_fu_2145_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln56_10_reg_3455[15 : 1] <= add_ln56_10_fu_2248_p2[15 : 1];
        tmp_120_reg_3491 <= mul_ln56_1_fu_2288_p2[32'd17];
        tmp_5_reg_3484 <= tmp_5_fu_2276_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln56_12_reg_3567[15 : 1] <= add_ln56_12_fu_2467_p2[15 : 1];
        tmp_122_reg_3597 <= mul_ln56_3_fu_2497_p2[32'd17];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln56_14_reg_3699[15 : 1] <= add_ln56_14_fu_2704_p2[15 : 1];
        add_ln56_16_reg_3708[15 : 1] <= add_ln56_16_fu_2756_p2[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        add_ln56_48_reg_4020 <= add_ln56_48_fu_3023_p2;
        add_ln56_49_reg_4025 <= add_ln56_49_fu_3027_p2;
        add_ln56_52_reg_4035 <= add_ln56_52_fu_3041_p2;
        add_ln56_53_reg_4040 <= add_ln56_53_fu_3045_p2;
        add_ln56_54_reg_4045 <= add_ln56_54_fu_3049_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_4127 <= tmp_134_cast_fu_3084_p1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_4127_pp0_iter2_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_4127;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_4132 <= tmp_134_cast_fu_3084_p1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_4132_pp0_iter2_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_4132;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_12_reg_4137 <= tmp_135_cast_fu_3102_p1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_12_reg_4137_pp0_iter2_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_12_reg_4137;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_13_reg_4142 <= tmp_135_cast_fu_3102_p1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_13_reg_4142_pp0_iter2_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_13_reg_4142;
        icmp_ln39_reg_3196 <= icmp_ln39_fu_1672_p2;
        icmp_ln39_reg_3196_pp0_iter1_reg <= icmp_ln39_reg_3196;
        r_2_reg_3188 <= r_fu_190;
        select_ln41_1_reg_3280_pp0_iter1_reg <= select_ln41_1_reg_3280;
        tmp_116_reg_3336_pp0_iter1_reg <= tmp_116_reg_3336;
        tmp_116_reg_3336_pp0_iter2_reg <= tmp_116_reg_3336_pp0_iter1_reg;
        tmp_reg_3331_pp0_iter1_reg <= tmp_reg_3331;
        tmp_reg_3331_pp0_iter2_reg <= tmp_reg_3331_pp0_iter1_reg;
        trunc_ln43_reg_3306_pp0_iter1_reg <= trunc_ln43_reg_3306;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_14_reg_4152 <= tmp_136_cast_fu_3120_p1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_14_reg_4152_pp0_iter2_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_14_reg_4152;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_15_reg_4158 <= tmp_136_cast_fu_3120_p1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_15_reg_4158_pp0_iter2_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_15_reg_4158;
        tmp_111_reg_4184 <= tmp_111_fu_3135_p4;
        tmp_118_reg_3387_pp0_iter1_reg <= tmp_118_reg_3387;
        tmp_118_reg_3387_pp0_iter2_reg <= tmp_118_reg_3387_pp0_iter1_reg;
        tmp_s_reg_4164 <= tmp_s_fu_3126_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        mul_130_3_reg_3907 <= grp_fu_692_p_dout0;
        weight_buffer_0_load_18_reg_3859 <= weight_buffer_0_q1;
        weight_buffer_0_load_22_reg_3870 <= weight_buffer_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul_130_4_reg_4015 <= grp_fu_692_p_dout0;
        tmp_102_reg_4055 <= grp_fu_1171_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_1_3_3_reg_4147 <= grp_fu_696_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_1_4_3_reg_4194 <= grp_fu_696_p_dout0;
        mul_2_4_3_reg_4199 <= grp_fu_704_p_dout0;
        mul_4_3_reg_4189 <= grp_fu_692_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_1_4_4_reg_4214 <= grp_fu_696_p_dout0;
        mul_2_3_4_reg_4219 <= grp_fu_700_p_dout0;
        mul_2_4_4_reg_4224 <= grp_fu_704_p_dout0;
        mul_4_4_reg_4209 <= grp_fu_692_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_2_2_4_reg_4179 <= grp_fu_704_p_dout0;
        mul_2_3_3_reg_4174 <= grp_fu_700_p_dout0;
        mul_3_4_reg_4169 <= grp_fu_692_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        mul_3_2_reg_4061 <= grp_fu_692_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_6_reg_3739 <= grp_fu_692_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1189 <= weight_buffer_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1197 <= weight_buffer_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1204 <= grp_fu_1099_p4;
        reg_1210 <= grp_fu_1108_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1218 <= weight_buffer_0_q1;
        reg_1225 <= weight_buffer_0_q0;
        reg_1232 <= grp_fu_1117_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_1240 <= weight_buffer_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_1256 <= weight_buffer_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_1263 <= grp_fu_692_p_dout0;
        reg_1289 <= grp_fu_700_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_1269 <= grp_fu_696_p_dout0;
        reg_1275 <= grp_fu_1126_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_1282 <= grp_fu_1135_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_1295 <= grp_fu_692_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_1301 <= grp_fu_1153_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_1307 <= grp_fu_696_p_dout0;
        reg_1319 <= grp_fu_704_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_1313 <= grp_fu_700_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_1325 <= grp_fu_692_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1331 <= grp_fu_696_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1337 <= grp_fu_1162_p4;
        reg_1344 <= grp_fu_1135_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        reg_1351 <= grp_fu_700_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_1357 <= grp_fu_704_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        reg_1363 <= grp_fu_1126_p4;
        reg_1371 <= grp_fu_696_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        reg_1377 <= grp_fu_700_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        reg_1383 <= grp_fu_704_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1390 <= grp_fu_672_p_dout0;
        reg_1401 <= grp_fu_676_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_1395 <= grp_fu_696_p_dout0;
        reg_1407 <= grp_fu_704_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_1412 <= grp_fu_692_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_1418 <= grp_fu_696_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_1424 <= grp_fu_672_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_1430 <= grp_fu_704_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_1437 <= grp_fu_672_p_dout0;
        reg_1442 <= grp_fu_676_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_1448 <= grp_fu_696_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_1454 <= grp_fu_700_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1460 <= grp_fu_696_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        reg_1466 <= grp_fu_700_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        reg_1472 <= grp_fu_672_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        reg_1478 <= grp_fu_692_p_dout0;
        reg_1495 <= grp_fu_704_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1483 <= grp_fu_680_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        reg_1489 <= grp_fu_700_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        reg_1501 <= grp_fu_692_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        reg_1507 <= grp_fu_676_p_dout0;
        reg_1513 <= grp_fu_680_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        reg_1519 <= grp_fu_1171_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        reg_1525 <= grp_fu_700_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        reg_1531 <= grp_fu_1180_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        reg_1537 <= grp_fu_676_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        reg_1543 <= grp_fu_680_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        reg_1550 <= grp_fu_1180_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1555 <= grp_fu_684_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)))) begin
        reg_1562 <= grp_fu_684_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1570 <= grp_fu_680_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1578 <= grp_fu_684_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_1586 <= grp_fu_676_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_1592 <= grp_fu_684_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_1598 <= grp_fu_688_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1606 <= grp_fu_688_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_1611 <= grp_fu_684_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_1617 <= grp_fu_688_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        reg_1625 <= grp_fu_688_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_1632 <= grp_fu_684_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_101_reg_3999 <= tmp_101_fu_3004_p4;
        zext_ln56_52_reg_3981[8 : 0] <= zext_ln56_52_fu_2989_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        tmp_104_reg_4121 <= grp_fu_1171_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        tmp_107_reg_4106 <= grp_fu_1180_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_10_reg_4229 <= grp_fu_672_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        tmp_110_reg_4269 <= grp_fu_688_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_112_reg_4204 <= tmp_112_fu_3144_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_11_reg_3540 <= grp_fu_1099_p4;
        tmp_13_reg_3545 <= grp_fu_1108_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_121_reg_3535 <= mul_ln56_2_fu_2376_p2[32'd17];
        zext_ln56_38_reg_3517[8 : 0] <= zext_ln56_38_fu_2357_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_123_reg_3640 <= mul_ln56_4_fu_2554_p2[32'd17];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_17_reg_3633 <= grp_fu_1144_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_20_reg_4239 <= grp_fu_672_p_dout0;
        tmp_74_reg_4244 <= grp_fu_676_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_29_reg_3817 <= grp_fu_1126_p4;
        weight_buffer_0_load_17_reg_3786 <= weight_buffer_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_30_reg_4249 <= grp_fu_680_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_37_reg_3853 <= grp_fu_1144_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_46_reg_4234 <= grp_fu_672_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_47_reg_3930 <= grp_fu_1117_p4;
        weight_buffer_0_load_19_reg_3912 <= weight_buffer_0_q1;
        weight_buffer_0_load_23_reg_3918 <= weight_buffer_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        tmp_50_reg_4264 <= grp_fu_684_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_66_reg_4254 <= grp_fu_680_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_96_reg_4259 <= grp_fu_680_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        weight_buffer_0_load_20_reg_3754 <= weight_buffer_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        weight_buffer_0_load_24_reg_3964 <= weight_buffer_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        weight_buffer_0_load_3_reg_3551 <= weight_buffer_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        weight_buffer_0_load_4_reg_3645 <= weight_buffer_0_q1;
        weight_buffer_0_load_8_reg_3652 <= weight_buffer_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_3196 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        zext_ln56_45_reg_3937[8 : 0] <= zext_ln56_45_fu_2953_p1[8 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln39_reg_3196 == 1'd1) & (1'b0 == ap_block_pp0_stage18_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_condition_exit_pp0_iter0_stage18 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage18 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln39_reg_3196_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage13_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ap_condition_exit_pp0_iter1_stage13 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln56_57_fu_3073_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln56_56_fu_3068_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln56_55_fu_3058_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln56_54_fu_3035_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln56_53_fu_2998_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln56_47_fu_2973_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln56_36_fu_2933_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln56_29_fu_2898_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln56_17_fu_2848_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln56_28_fu_2808_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln56_22_fu_2778_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln56_34_fu_2592_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln56_27_fu_2545_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln56_15_fu_2478_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln56_26_fu_2327_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln56_20_fu_2270_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln56_32_fu_2154_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln56_19_fu_1952_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln56_50_fu_3063_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln56_49_fu_3053_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln56_43_fu_3017_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln56_48_fu_2983_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln56_46_fu_2962_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln56_42_fu_2943_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln56_23_fu_2888_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln56_35_fu_2858_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln56_41_fu_2818_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln56_16_fu_2767_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln56_40_fu_2602_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln56_21_fu_2535_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln56_33_fu_2488_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln56_39_fu_2366_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln56_14_fu_2259_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln56_25_fu_2097_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln56_13_fu_1894_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage5_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln56_57_fu_3073_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln56_56_fu_3068_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln56_55_fu_3058_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln56_54_fu_3035_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln56_53_fu_2998_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln56_47_fu_2973_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln56_36_fu_2933_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln56_29_fu_2898_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln56_17_fu_2848_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln56_28_fu_2808_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln56_22_fu_2778_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln56_34_fu_2592_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln56_27_fu_2545_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln56_15_fu_2478_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln56_26_fu_2327_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln56_20_fu_2270_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln56_32_fu_2154_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln56_19_fu_1952_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln56_50_fu_3063_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln56_49_fu_3053_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln56_43_fu_3017_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln56_48_fu_2983_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln56_46_fu_2962_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln56_42_fu_2943_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln56_23_fu_2888_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln56_35_fu_2858_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln56_41_fu_2818_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln56_16_fu_2767_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln56_40_fu_2602_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln56_21_fu_2535_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln56_33_fu_2488_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln56_39_fu_2366_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln56_14_fu_2259_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln56_25_fu_2097_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln56_13_fu_1894_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage5_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0 = conv3_float_255_255_float_32_5_5_float_float_255_255_o_12_reg_4137_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0 = tmp_136_cast_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0 = tmp_135_cast_fu_3102_p1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1 = conv3_float_255_255_float_32_5_5_float_float_255_255_o_14_reg_4152_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1 = conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_4127_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1 = tmp_134_cast_fu_3084_p1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d1 = reg_1625;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d1 = reg_1617;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d1 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_116_reg_3336_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_118_reg_3387_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((tmp_reg_3331_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we1 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0 = conv3_float_255_255_float_32_5_5_float_float_255_255_o_13_reg_4142_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0 = tmp_136_cast_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0 = tmp_135_cast_fu_3102_p1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1 = conv3_float_255_255_float_32_5_5_float_float_255_255_o_15_reg_4158_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1 = conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_4132_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1 = tmp_134_cast_fu_3084_p1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_o_d1 = reg_1625;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_o_d1 = reg_1617;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_o_d1 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_d1 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_116_reg_3336_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_118_reg_3387_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((tmp_reg_3331_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we1 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1059_p0 = reg_1424;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1059_p0 = reg_1472;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1059_p0 = reg_1501;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1059_p0 = reg_1466;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1059_p0 = reg_1437;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1059_p0 = reg_1390;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1059_p0 = reg_1383;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1059_p0 = reg_1325;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1059_p0 = reg_1313;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1059_p0 = reg_1263;
    end else begin
        grp_fu_1059_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1059_p1 = mul_130_4_reg_4015;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1059_p1 = reg_1325;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1059_p1 = mul_3_2_reg_4061;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1059_p1 = mul_130_3_reg_3907;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1059_p1 = reg_1371;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1059_p1 = mul_6_reg_3739;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1059_p1 = reg_1478;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1059_p1 = reg_1263;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1059_p1 = reg_1295;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1059_p1 = reg_1331;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1059_p1 = reg_1269;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1059_p1 = 32'd0;
    end else begin
        grp_fu_1059_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1064_p0 = tmp_46_reg_4234;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1064_p0 = tmp_s_reg_4164;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1064_p0 = reg_1570;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1064_p0 = reg_1507;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1064_p0 = reg_1537;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1064_p0 = reg_1401;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1064_p0 = reg_1383;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1064_p0 = reg_1442;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_1064_p0 = reg_1424;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1064_p0 = reg_1395;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1064_p0 = reg_1357;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1064_p0 = reg_1289;
    end else begin
        grp_fu_1064_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1064_p1 = mul_4_3_reg_4189;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1064_p1 = tmp_10_reg_4229;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1064_p1 = reg_1454;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1064_p1 = reg_1466;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1064_p1 = reg_1331;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1064_p1 = reg_1383;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1064_p1 = reg_1269;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1064_p1 = reg_1489;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1064_p1 = reg_1460;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1064_p1 = reg_1307;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1064_p1 = reg_1418;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1064_p1 = reg_1448;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1064_p1 = reg_1412;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1064_p1 = reg_1371;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1064_p1 = reg_1319;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1064_p1 = 32'd0;
    end else begin
        grp_fu_1064_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1069_p0 = tmp_74_reg_4244;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1069_p0 = reg_1586;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1069_p0 = reg_1578;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1069_p0 = reg_1513;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1069_p0 = reg_1555;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1069_p0 = reg_1570;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1069_p0 = reg_1562;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1069_p0 = reg_1543;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1069_p0 = reg_1525;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_1069_p0 = reg_1507;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_1069_p0 = reg_1483;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1069_p0 = reg_1472;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1069_p0 = reg_1430;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1069_p0 = reg_1401;
    end else begin
        grp_fu_1069_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1069_p1 = mul_2_3_4_reg_4219;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1069_p1 = mul_1_4_3_reg_4194;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1069_p1 = reg_1460;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1069_p1 = reg_1501;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1069_p1 = reg_1418;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1069_p1 = reg_1495;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1069_p1 = reg_1525;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1069_p1 = reg_1412;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1069_p1 = reg_1295;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1069_p1 = reg_1313;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1069_p1 = reg_1289;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1069_p1 = reg_1454;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1069_p1 = reg_1377;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1069_p1 = reg_1351;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1069_p1 = reg_1407;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_1069_p1 = 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1069_p1 = reg_1307;
    end else begin
        grp_fu_1069_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1074_p0 = reg_1611;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1074_p0 = reg_1632;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1074_p0 = reg_1586;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1074_p0 = reg_1617;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1074_p0 = reg_1543;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1074_p0 = reg_1570;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1074_p0 = reg_1537;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1074_p0 = reg_1442;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1074_p0 = reg_1562;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1074_p0 = reg_1483;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1074_p0 = reg_1578;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1074_p0 = reg_1555;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1074_p0 = reg_1430;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_1074_p0 = reg_1513;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1074_p0 = reg_1495;
    end else begin
        grp_fu_1074_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1074_p1 = tmp_96_reg_4259;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1074_p1 = reg_1611;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1074_p1 = mul_4_4_reg_4209;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1074_p1 = reg_1598;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1074_p1 = tmp_20_reg_4239;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1074_p1 = mul_3_4_reg_4169;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1074_p1 = mul_2_4_3_reg_4199;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1074_p1 = mul_2_2_4_reg_4179;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1074_p1 = mul_2_3_3_reg_4174;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1074_p1 = mul_1_3_3_reg_4147;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1074_p1 = reg_1377;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1074_p1 = reg_1395;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1074_p1 = reg_1448;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1074_p1 = reg_1351;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1074_p1 = reg_1319;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1074_p1 = reg_1357;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_1074_p1 = 32'd0;
    end else begin
        grp_fu_1074_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1079_p0 = reg_1632;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1079_p0 = reg_1617;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1079_p0 = reg_1578;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1079_p0 = reg_1562;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1079_p0 = reg_1570;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1079_p0 = reg_1606;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1079_p0 = reg_1592;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1079_p0 = tmp_112_reg_4204;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1079_p0 = tmp_111_reg_4184;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1079_p0 = reg_1543;
    end else begin
        grp_fu_1079_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1079_p1 = tmp_110_reg_4269;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1079_p1 = reg_1598;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1079_p1 = tmp_50_reg_4264;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1079_p1 = reg_1625;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1079_p1 = reg_1592;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1079_p1 = tmp_66_reg_4254;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1079_p1 = tmp_30_reg_4249;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1079_p1 = mul_2_4_4_reg_4224;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1079_p1 = mul_1_4_4_reg_4214;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1079_p1 = reg_1578;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1079_p1 = reg_1489;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1079_p1 = reg_1562;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1079_p1 = reg_1555;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1079_p1 = reg_1430;
    end else begin
        grp_fu_1079_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1083_p0 = weight_buffer_0_load_24_reg_3964;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1083_p0 = weight_buffer_0_load_23_reg_3918;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1083_p0 = weight_buffer_0_load_19_reg_3912;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1083_p0 = weight_buffer_0_load_22_reg_3870;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_1083_p0 = weight_buffer_0_load_17_reg_3786;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1083_p0 = reg_1240;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1083_p0 = weight_buffer_0_load_20_reg_3754;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1083_p0 = weight_buffer_0_load_8_reg_3652;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1083_p0 = weight_buffer_0_load_4_reg_3645;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1083_p0 = reg_1256;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1083_p0 = weight_buffer_0_load_3_reg_3551;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_1083_p0 = reg_1225;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1083_p0 = reg_1218;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1083_p0 = reg_1189;
    end else begin
        grp_fu_1083_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1083_p1 = tmp_47_reg_3930;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1083_p1 = tmp_29_reg_3817;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_1083_p1 = reg_1344;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1083_p1 = reg_1363;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1083_p1 = reg_1301;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1083_p1 = reg_1210;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1083_p1 = tmp_17_reg_3633;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_1083_p1 = reg_1275;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1083_p1 = reg_1337;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1083_p1 = reg_1282;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1083_p1 = reg_1232;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1083_p1 = tmp_11_reg_3540;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1083_p1 = tmp_5_reg_3484;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1083_p1 = reg_1204;
    end else begin
        grp_fu_1083_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1087_p0 = weight_buffer_0_load_24_reg_3964;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1087_p0 = weight_buffer_0_load_23_reg_3918;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        grp_fu_1087_p0 = weight_buffer_0_load_18_reg_3859;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1087_p0 = weight_buffer_0_load_4_reg_3645;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1087_p0 = reg_1225;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1087_p0 = weight_buffer_0_load_8_reg_3652;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1087_p0 = reg_1218;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_1087_p0 = reg_1189;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_1087_p0 = reg_1256;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1087_p0 = reg_1248;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_1087_p0 = reg_1240;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1087_p0 = reg_1197;
    end else begin
        grp_fu_1087_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1087_p1 = tmp_104_reg_4121;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1087_p1 = tmp_102_reg_4055;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1087_p1 = reg_1275;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1087_p1 = tmp_37_reg_3853;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1087_p1 = tmp_47_reg_3930;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1087_p1 = reg_1519;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1087_p1 = reg_1337;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1087_p1 = reg_1232;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1087_p1 = reg_1363;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_1087_p1 = reg_1344;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1087_p1 = tmp_17_reg_3633;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1087_p1 = reg_1301;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1087_p1 = reg_1282;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1087_p1 = tmp_13_reg_3545;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1087_p1 = tmp_5_reg_3484;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1087_p1 = reg_1210;
    end else begin
        grp_fu_1087_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1091_p0 = weight_buffer_0_load_19_reg_3912;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1091_p0 = weight_buffer_0_load_18_reg_3859;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1091_p0 = weight_buffer_0_load_22_reg_3870;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1091_p0 = reg_1240;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1091_p0 = weight_buffer_0_load_20_reg_3754;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1091_p0 = reg_1197;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1091_p0 = reg_1256;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_1091_p0 = reg_1248;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1091_p0 = weight_buffer_0_load_3_reg_3551;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_1091_p0 = reg_1218;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1091_p0 = reg_1189;
    end else begin
        grp_fu_1091_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1091_p1 = reg_1531;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1091_p1 = tmp_47_reg_3930;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1091_p1 = tmp_102_reg_4055;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1091_p1 = tmp_101_reg_3999;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1091_p1 = reg_1519;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_1091_p1 = tmp_29_reg_3817;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1091_p1 = reg_1204;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1091_p1 = reg_1363;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_1091_p1 = reg_1337;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1091_p1 = reg_1275;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_1091_p1 = reg_1232;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1091_p1 = tmp_5_reg_3484;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1091_p1 = reg_1210;
    end else begin
        grp_fu_1091_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1095_p0 = weight_buffer_0_load_24_reg_3964;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1095_p0 = weight_buffer_0_load_23_reg_3918;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1095_p0 = weight_buffer_0_load_22_reg_3870;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1095_p0 = weight_buffer_0_load_4_reg_3645;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1095_p0 = weight_buffer_0_load_8_reg_3652;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1095_p0 = weight_buffer_0_load_17_reg_3786;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1095_p0 = weight_buffer_0_load_20_reg_3754;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_1095_p0 = reg_1189;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1095_p0 = reg_1248;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1095_p0 = reg_1240;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_1095_p0 = reg_1225;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1095_p0 = reg_1197;
    end else begin
        grp_fu_1095_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1095_p1 = tmp_104_reg_4121;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1095_p1 = tmp_107_reg_4106;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1095_p1 = reg_1363;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1095_p1 = reg_1550;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1095_p1 = reg_1531;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1095_p1 = tmp_101_reg_3999;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_1095_p1 = tmp_37_reg_3853;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1095_p1 = reg_1210;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_1095_p1 = reg_1344;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1095_p1 = tmp_17_reg_3633;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1095_p1 = reg_1282;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1095_p1 = tmp_13_reg_3545;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1095_p1 = reg_1232;
    end else begin
        grp_fu_1095_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1099_p3 = icmp_ln43_1_reg_3381;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1099_p3 = icmp_ln43_1_fu_2041_p2;
    end else begin
        grp_fu_1099_p3 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_1117_p3 = tmp_120_reg_3491;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1117_p3 = mul_ln56_1_fu_2288_p2[32'd17];
    end else begin
        grp_fu_1117_p3 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            weight_buffer_0_address0 = add_ln39_24_cast_fu_2949_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            weight_buffer_0_address0 = add_ln39_23_cast_fu_2919_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            weight_buffer_0_address0 = add_ln39_22_cast_fu_2879_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            weight_buffer_0_address0 = add_ln39_21_cast_fu_2839_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            weight_buffer_0_address0 = add_ln39_17_cast_fu_2799_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            weight_buffer_0_address0 = add_ln39_20_cast_fu_2637_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weight_buffer_0_address0 = add_ln39_16_cast_fu_2583_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weight_buffer_0_address0 = add_ln39_8_cast_fu_2526_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weight_buffer_0_address0 = add_ln39_15_cast_fu_2410_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buffer_0_address0 = add_ln39_7_cast_fu_2318_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buffer_0_address0 = add_ln39_10_cast_fu_2191_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buffer_0_address0 = add_ln39_5_cast_fu_2036_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buffer_0_address0 = add_ln39_1_cast_fu_1765_p1;
        end else begin
            weight_buffer_0_address0 = 'bx;
        end
    end else begin
        weight_buffer_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            weight_buffer_0_address1 = add_ln39_19_cast_fu_2909_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            weight_buffer_0_address1 = add_ln39_18_cast_fu_2869_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            weight_buffer_0_address1 = add_ln39_14_cast_fu_2829_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            weight_buffer_0_address1 = add_ln39_13_cast_fu_2789_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            weight_buffer_0_address1 = add_ln39_9_cast_fu_2627_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weight_buffer_0_address1 = add_ln39_12_cast_fu_2573_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weight_buffer_0_address1 = add_ln39_4_cast_fu_2516_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weight_buffer_0_address1 = add_ln39_11_cast_fu_2400_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buffer_0_address1 = add_ln39_3_cast_fu_2308_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buffer_0_address1 = add_ln39_6_cast_fu_2181_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buffer_0_address1 = add_ln39_2_cast_fu_2026_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buffer_0_address1 = select_ln39_2_cast1_fu_1750_p1;
        end else begin
            weight_buffer_0_address1 = 'bx;
        end
    end else begin
        weight_buffer_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        weight_buffer_0_ce0 = 1'b1;
    end else begin
        weight_buffer_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage11_11001) & 
    (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        weight_buffer_0_ce1 = 1'b1;
    end else begin
        weight_buffer_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage13))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln39_10_cast_fu_2191_p1 = add_ln39_10_fu_2186_p2;

assign add_ln39_10_fu_2186_p2 = (empty_464_reg_3223 + 10'd10);

assign add_ln39_11_cast_fu_2400_p1 = add_ln39_11_fu_2395_p2;

assign add_ln39_11_fu_2395_p2 = (empty_464_reg_3223 + 10'd11);

assign add_ln39_12_cast_fu_2573_p1 = add_ln39_12_fu_2568_p2;

assign add_ln39_12_fu_2568_p2 = (empty_464_reg_3223 + 10'd12);

assign add_ln39_13_cast_fu_2789_p1 = add_ln39_13_fu_2784_p2;

assign add_ln39_13_fu_2784_p2 = (empty_464_reg_3223 + 10'd13);

assign add_ln39_14_cast_fu_2829_p1 = add_ln39_14_fu_2824_p2;

assign add_ln39_14_fu_2824_p2 = (empty_464_reg_3223 + 10'd14);

assign add_ln39_15_cast_fu_2410_p1 = add_ln39_15_fu_2405_p2;

assign add_ln39_15_fu_2405_p2 = (empty_464_reg_3223 + 10'd15);

assign add_ln39_16_cast_fu_2583_p1 = add_ln39_16_fu_2578_p2;

assign add_ln39_16_fu_2578_p2 = (empty_464_reg_3223 + 10'd16);

assign add_ln39_17_cast_fu_2799_p1 = add_ln39_17_fu_2794_p2;

assign add_ln39_17_fu_2794_p2 = (empty_464_reg_3223 + 10'd17);

assign add_ln39_18_cast_fu_2869_p1 = add_ln39_18_fu_2864_p2;

assign add_ln39_18_fu_2864_p2 = (empty_464_reg_3223 + 10'd18);

assign add_ln39_19_cast_fu_2909_p1 = add_ln39_19_fu_2904_p2;

assign add_ln39_19_fu_2904_p2 = (empty_464_reg_3223 + 10'd19);

assign add_ln39_1_cast_fu_1765_p1 = add_ln39_1_fu_1759_p2;

assign add_ln39_1_fu_1759_p2 = (empty_464_fu_1755_p1 + 10'd1);

assign add_ln39_20_cast_fu_2637_p1 = add_ln39_20_fu_2632_p2;

assign add_ln39_20_fu_2632_p2 = (empty_464_reg_3223 + 10'd20);

assign add_ln39_21_cast_fu_2839_p1 = add_ln39_21_fu_2834_p2;

assign add_ln39_21_fu_2834_p2 = (empty_464_reg_3223 + 10'd21);

assign add_ln39_22_cast_fu_2879_p1 = add_ln39_22_fu_2874_p2;

assign add_ln39_22_fu_2874_p2 = (empty_464_reg_3223 + 10'd22);

assign add_ln39_23_cast_fu_2919_p1 = add_ln39_23_fu_2914_p2;

assign add_ln39_23_fu_2914_p2 = (empty_464_reg_3223 + 10'd23);

assign add_ln39_24_cast_fu_2949_p1 = add_ln39_24_reg_3882;

assign add_ln39_24_fu_2924_p2 = (empty_464_reg_3223 + 10'd24);

assign add_ln39_25_fu_1678_p2 = (indvar_flatten81_fu_202 + 14'd1);

assign add_ln39_2_cast_fu_2026_p1 = add_ln39_2_fu_2021_p2;

assign add_ln39_2_fu_2021_p2 = (empty_464_reg_3223 + 10'd2);

assign add_ln39_3_cast_fu_2308_p1 = add_ln39_3_fu_2303_p2;

assign add_ln39_3_fu_2303_p2 = (empty_464_reg_3223 + 10'd3);

assign add_ln39_4_cast_fu_2516_p1 = add_ln39_4_fu_2511_p2;

assign add_ln39_4_fu_2511_p2 = (empty_464_reg_3223 + 10'd4);

assign add_ln39_5_cast_fu_2036_p1 = add_ln39_5_fu_2031_p2;

assign add_ln39_5_fu_2031_p2 = (empty_464_reg_3223 + 10'd5);

assign add_ln39_6_cast_fu_2181_p1 = add_ln39_6_fu_2176_p2;

assign add_ln39_6_fu_2176_p2 = (empty_464_reg_3223 + 10'd6);

assign add_ln39_7_cast_fu_2318_p1 = add_ln39_7_fu_2313_p2;

assign add_ln39_7_fu_2313_p2 = (empty_464_reg_3223 + 10'd7);

assign add_ln39_8_cast_fu_2526_p1 = add_ln39_8_fu_2521_p2;

assign add_ln39_8_fu_2521_p2 = (empty_464_reg_3223 + 10'd8);

assign add_ln39_9_cast_fu_2627_p1 = add_ln39_9_fu_2622_p2;

assign add_ln39_9_fu_2622_p2 = (empty_464_reg_3223 + 10'd9);

assign add_ln39_fu_1690_p2 = (i_fu_198 + 6'd1);

assign add_ln41_fu_1982_p2 = (indvar_flatten25_fu_194 + 10'd1);

assign add_ln43_fu_1870_p2 = (select_ln41_fu_1800_p3 + 8'd126);

assign add_ln54_1_fu_2047_p2 = (zext_ln43_reg_3296 + 9'd2);

assign add_ln54_2_fu_2333_p2 = (zext_ln43_reg_3296 + 9'd4);

assign add_ln54_3_fu_1970_p2 = (zext_ln43_fu_1856_p1 + 9'd5);

assign add_ln54_4_fu_2160_p2 = (zext_ln43_reg_3296 + 9'd6);

assign add_ln54_fu_1908_p2 = (select_ln41_fu_1800_p3 + 8'd1);

assign add_ln56_10_fu_2248_p2 = (p_shl3_fu_2228_p3 + zext_ln56_5_fu_2244_p1);

assign add_ln56_11_fu_2438_p2 = (add_ln56_6_reg_3215 + zext_ln56_6_fu_2434_p1);

assign add_ln56_12_fu_2467_p2 = (p_shl5_fu_2447_p3 + zext_ln56_7_fu_2463_p1);

assign add_ln56_13_fu_2675_p2 = (add_ln56_6_reg_3215 + zext_ln56_8_fu_2671_p1);

assign add_ln56_14_fu_2704_p2 = (p_shl7_fu_2684_p3 + zext_ln56_9_fu_2700_p1);

assign add_ln56_15_fu_2727_p2 = (add_ln56_6_reg_3215 + zext_ln56_10_fu_2723_p1);

assign add_ln56_16_fu_2756_p2 = (p_shl9_fu_2736_p3 + zext_ln56_11_fu_2752_p1);

assign add_ln56_17_fu_1888_p2 = (add_ln56_8_fu_1850_p2 + zext_ln56_12_fu_1884_p1);

assign add_ln56_18_fu_2254_p2 = (add_ln56_10_fu_2248_p2 + zext_ln56_12_reg_3313);

assign add_ln56_19_fu_2473_p2 = (add_ln56_12_fu_2467_p2 + zext_ln56_12_reg_3313);

assign add_ln56_20_fu_2762_p2 = (add_ln56_14_fu_2704_p2 + zext_ln56_12_reg_3313);

assign add_ln56_21_fu_2844_p2 = (add_ln56_16_reg_3708 + zext_ln56_12_reg_3313);

assign add_ln56_22_fu_1928_p2 = (select_ln41_fu_1800_p3 + 8'd127);

assign add_ln56_23_fu_1946_p2 = (add_ln56_8_fu_1850_p2 + zext_ln56_18_fu_1942_p1);

assign add_ln56_24_fu_2265_p2 = (add_ln56_10_fu_2248_p2 + zext_ln56_18_reg_3341);

assign add_ln56_25_fu_2531_p2 = (add_ln56_12_reg_3567 + zext_ln56_18_reg_3341);

assign add_ln56_26_fu_2773_p2 = (add_ln56_14_fu_2704_p2 + zext_ln56_18_reg_3341);

assign add_ln56_27_fu_2884_p2 = (add_ln56_16_reg_3708 + zext_ln56_18_reg_3341);

assign add_ln56_28_fu_2092_p2 = (add_ln56_8_reg_3287 + zext_ln56_24_fu_2088_p1);

assign add_ln56_29_fu_2323_p2 = (add_ln56_10_reg_3455 + zext_ln56_24_reg_3392);

assign add_ln56_2_fu_2052_p2 = (select_ln41_reg_3273 + 8'd2);

assign add_ln56_30_fu_2541_p2 = (add_ln56_12_reg_3567 + zext_ln56_24_reg_3392);

assign add_ln56_31_fu_2804_p2 = (add_ln56_14_reg_3699 + zext_ln56_24_reg_3392);

assign add_ln56_32_fu_2894_p2 = (add_ln56_16_reg_3708 + zext_ln56_24_reg_3392);

assign add_ln56_33_fu_2132_p2 = ($signed(zext_ln43_reg_3296) + $signed(9'd385));

assign add_ln56_34_fu_2149_p2 = (add_ln56_8_reg_3287 + zext_ln56_31_fu_2145_p1);

assign add_ln56_35_fu_2484_p2 = (add_ln56_10_reg_3455 + zext_ln56_31_reg_3421);

assign add_ln56_36_fu_2588_p2 = (add_ln56_12_reg_3567 + zext_ln56_31_reg_3421);

assign add_ln56_37_fu_2854_p2 = (add_ln56_14_reg_3699 + zext_ln56_31_reg_3421);

assign add_ln56_38_fu_2929_p2 = (add_ln56_16_reg_3708 + zext_ln56_31_reg_3421);

assign add_ln56_39_fu_2344_p2 = ($signed(zext_ln43_reg_3296) + $signed(9'd386));

assign add_ln56_3_fu_3108_p2 = (trunc_ln43_reg_3306_pp0_iter1_reg + 7'd2);

assign add_ln56_40_fu_2361_p2 = (add_ln56_8_reg_3287 + zext_ln56_38_fu_2357_p1);

assign add_ln56_41_fu_2598_p2 = (add_ln56_10_reg_3455 + zext_ln56_38_reg_3517);

assign add_ln56_42_fu_2814_p2 = (add_ln56_12_reg_3567 + zext_ln56_38_reg_3517);

assign add_ln56_43_fu_2939_p2 = (add_ln56_14_reg_3699 + zext_ln56_38_reg_3517);

assign add_ln56_44_fu_3013_p2 = (add_ln56_16_reg_3708 + zext_ln56_38_reg_3517);

assign add_ln56_45_fu_2957_p2 = (add_ln56_8_reg_3287 + zext_ln56_45_fu_2953_p1);

assign add_ln56_46_fu_2968_p2 = (add_ln56_10_reg_3455 + zext_ln56_45_fu_2953_p1);

assign add_ln56_47_fu_2979_p2 = (add_ln56_12_reg_3567 + zext_ln56_45_reg_3937);

assign add_ln56_48_fu_3023_p2 = (add_ln56_14_reg_3699 + zext_ln56_45_reg_3937);

assign add_ln56_49_fu_3027_p2 = (add_ln56_16_reg_3708 + zext_ln56_45_reg_3937);

assign add_ln56_4_fu_2121_p2 = (zext_ln43_reg_3296 + 9'd3);

assign add_ln56_50_fu_2993_p2 = (add_ln56_8_reg_3287 + zext_ln56_52_fu_2989_p1);

assign add_ln56_51_fu_3031_p2 = (add_ln56_10_reg_3455 + zext_ln56_52_reg_3981);

assign add_ln56_52_fu_3041_p2 = (add_ln56_12_reg_3567 + zext_ln56_52_reg_3981);

assign add_ln56_53_fu_3045_p2 = (add_ln56_14_reg_3699 + zext_ln56_52_reg_3981);

assign add_ln56_54_fu_3049_p2 = (add_ln56_16_reg_3708 + zext_ln56_52_reg_3981);

assign add_ln56_5_fu_1964_p2 = (select_ln41_fu_1800_p3 + 8'd3);

assign add_ln56_6_fu_1734_p2 = (zext_ln56_1_fu_1730_p1 + zext_ln56_fu_1718_p1);

assign add_ln56_7_fu_1820_p2 = (add_ln56_6_fu_1734_p2 + zext_ln56_2_fu_1816_p1);

assign add_ln56_8_fu_1850_p2 = (p_shl1_fu_1830_p3 + zext_ln56_3_fu_1846_p1);

assign add_ln56_9_fu_2219_p2 = (add_ln56_6_reg_3215 + zext_ln56_4_fu_2215_p1);

assign add_ln56_fu_3090_p2 = (trunc_ln43_reg_3306 + 7'd1);

assign and_ln39_fu_1782_p2 = (xor_ln39_fu_1770_p2 & icmp_ln43_fu_1776_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage18;

assign conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0 = reg_1598;

assign conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0 = reg_1598;

assign empty_462_fu_2611_p2 = (r_2_reg_3188 + 3'd3);

assign empty_463_fu_2616_p2 = (zext_ln41_fu_2608_p1 + 4'd4);

assign empty_464_fu_1755_p1 = mul_ln39_fu_1744_p2[9:0];

assign empty_fu_2390_p2 = (r_2_reg_3188 + 3'd2);

assign grp_fu_1976_p0 = (zext_ln43_fu_1856_p1 + 9'd5);

assign grp_fu_2165_p0 = (zext_ln43_reg_3296 + 9'd6);

assign grp_fu_672_p_ce = 1'b1;

assign grp_fu_672_p_din0 = grp_fu_1059_p0;

assign grp_fu_672_p_din1 = grp_fu_1059_p1;

assign grp_fu_672_p_opcode = 2'd0;

assign grp_fu_676_p_ce = 1'b1;

assign grp_fu_676_p_din0 = grp_fu_1064_p0;

assign grp_fu_676_p_din1 = grp_fu_1064_p1;

assign grp_fu_676_p_opcode = 2'd0;

assign grp_fu_680_p_ce = 1'b1;

assign grp_fu_680_p_din0 = grp_fu_1069_p0;

assign grp_fu_680_p_din1 = grp_fu_1069_p1;

assign grp_fu_680_p_opcode = 2'd0;

assign grp_fu_684_p_ce = 1'b1;

assign grp_fu_684_p_din0 = grp_fu_1074_p0;

assign grp_fu_684_p_din1 = grp_fu_1074_p1;

assign grp_fu_684_p_opcode = 2'd0;

assign grp_fu_688_p_ce = 1'b1;

assign grp_fu_688_p_din0 = grp_fu_1079_p0;

assign grp_fu_688_p_din1 = grp_fu_1079_p1;

assign grp_fu_688_p_opcode = 2'd0;

assign grp_fu_692_p_ce = 1'b1;

assign grp_fu_692_p_din0 = grp_fu_1083_p0;

assign grp_fu_692_p_din1 = grp_fu_1083_p1;

assign grp_fu_696_p_ce = 1'b1;

assign grp_fu_696_p_din0 = grp_fu_1087_p0;

assign grp_fu_696_p_din1 = grp_fu_1087_p1;

assign grp_fu_700_p_ce = 1'b1;

assign grp_fu_700_p_din0 = grp_fu_1091_p0;

assign grp_fu_700_p_din1 = grp_fu_1091_p1;

assign grp_fu_704_p_ce = 1'b1;

assign grp_fu_704_p_din0 = grp_fu_1095_p0;

assign grp_fu_704_p_din1 = grp_fu_1095_p1;

assign icmp_ln39_fu_1672_p2 = ((indvar_flatten81_fu_202 == 14'd13600) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_1696_p2 = ((indvar_flatten25_fu_194 == 10'd425) ? 1'b1 : 1'b0);

assign icmp_ln43_1_fu_2041_p2 = ((select_ln41_reg_3273 > 8'd129) ? 1'b1 : 1'b0);

assign icmp_ln43_2_fu_1864_p2 = ((select_ln41_fu_1800_p3 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_1776_p2 = ((col_fu_186 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln56_1_fu_1922_p2 = ((add_ln54_fu_1908_p2 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln56_2_fu_2065_p2 = ((add_ln54_1_fu_2047_p2 < 9'd130) ? 1'b1 : 1'b0);

assign icmp_ln56_3_fu_2126_p2 = ((add_ln56_4_fu_2121_p2 < 9'd130) ? 1'b1 : 1'b0);

assign icmp_ln56_4_fu_2338_p2 = ((add_ln54_2_fu_2333_p2 < 9'd130) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_1958_p2 = ((add_ln54_fu_1908_p2 > 8'd129) ? 1'b1 : 1'b0);

assign indvars_iv_next158_dup_fu_1788_p2 = (select_ln39_fu_1702_p3 + 3'd1);

assign indvars_iv_next158_fu_2171_p2 = (r_2_reg_3188 + 3'd1);

assign indvars_iv_next158_mid1_fu_2203_p2 = (select_ln39_reg_3208 + 3'd2);

assign mul_ln39_fu_1744_p0 = mul_ln39_fu_1744_p00;

assign mul_ln39_fu_1744_p00 = select_ln39_1_fu_1710_p3;

assign mul_ln39_fu_1744_p1 = 11'd25;

assign mul_ln56_1_fu_2288_p0 = mul_ln56_1_fu_2288_p00;

assign mul_ln56_1_fu_2288_p00 = add_ln56_4_reg_3416;

assign mul_ln56_1_fu_2288_p1 = 19'd1009;

assign mul_ln56_2_fu_2376_p0 = mul_ln56_2_fu_2376_p00;

assign mul_ln56_2_fu_2376_p00 = add_ln54_2_fu_2333_p2;

assign mul_ln56_2_fu_2376_p1 = 19'd1009;

assign mul_ln56_3_fu_2497_p0 = mul_ln56_3_fu_2497_p00;

assign mul_ln56_3_fu_2497_p00 = add_ln54_3_reg_3365;

assign mul_ln56_3_fu_2497_p1 = 19'd1009;

assign mul_ln56_4_fu_2554_p0 = mul_ln56_4_fu_2554_p00;

assign mul_ln56_4_fu_2554_p00 = add_ln54_4_reg_3439;

assign mul_ln56_4_fu_2554_p1 = 19'd1009;

assign mul_ln56_fu_2107_p0 = mul_ln56_fu_2107_p00;

assign mul_ln56_fu_2107_p00 = add_ln54_1_fu_2047_p2;

assign mul_ln56_fu_2107_p1 = 19'd1009;

assign or_ln41_fu_1794_p2 = (icmp_ln41_fu_1696_p2 | and_ln39_fu_1782_p2);

assign p_mid121_fu_2659_p2 = (select_ln39_reg_3208 ^ 3'd4);

assign p_mid123_fu_2710_p2 = (zext_ln41_1_fu_2656_p1 + 4'd4);

assign p_mid1_fu_2422_p2 = (select_ln39_reg_3208 + 3'd3);

assign p_shl1_fu_1830_p3 = {{trunc_ln56_fu_1826_p1}, {7'd0}};

assign p_shl2_fu_1838_p3 = {{add_ln56_7_fu_1820_p2}, {1'd0}};

assign p_shl3_fu_2228_p3 = {{trunc_ln56_1_fu_2224_p1}, {7'd0}};

assign p_shl4_fu_2236_p3 = {{add_ln56_9_fu_2219_p2}, {1'd0}};

assign p_shl5_fu_2447_p3 = {{trunc_ln56_2_fu_2443_p1}, {7'd0}};

assign p_shl6_fu_2455_p3 = {{add_ln56_11_fu_2438_p2}, {1'd0}};

assign p_shl7_fu_2684_p3 = {{trunc_ln56_3_fu_2680_p1}, {7'd0}};

assign p_shl8_fu_2692_p3 = {{add_ln56_13_fu_2675_p2}, {1'd0}};

assign p_shl9_fu_2736_p3 = {{trunc_ln56_4_fu_2732_p1}, {7'd0}};

assign p_shl_fu_2744_p3 = {{add_ln56_15_fu_2727_p2}, {1'd0}};

assign select_ln39_1_fu_1710_p3 = ((icmp_ln41_fu_1696_p2[0:0] == 1'b1) ? add_ln39_fu_1690_p2 : i_fu_198);

assign select_ln39_2_cast1_fu_1750_p1 = mul_ln39_fu_1744_p2;

assign select_ln39_2_fu_2196_p3 = ((icmp_ln41_reg_3200[0:0] == 1'b1) ? 3'd1 : indvars_iv_next158_fu_2171_p2);

assign select_ln39_3_fu_2415_p3 = ((icmp_ln41_reg_3200[0:0] == 1'b1) ? 3'd2 : empty_fu_2390_p2);

assign select_ln39_4_fu_2642_p3 = ((icmp_ln41_reg_3200[0:0] == 1'b1) ? 3'd3 : empty_462_fu_2611_p2);

assign select_ln39_5_fu_2649_p3 = ((icmp_ln41_reg_3200[0:0] == 1'b1) ? 4'd4 : empty_463_fu_2616_p2);

assign select_ln39_fu_1702_p3 = ((icmp_ln41_fu_1696_p2[0:0] == 1'b1) ? 3'd0 : r_fu_190);

assign select_ln41_1_fu_1808_p3 = ((and_ln39_fu_1782_p2[0:0] == 1'b1) ? indvars_iv_next158_dup_fu_1788_p2 : select_ln39_fu_1702_p3);

assign select_ln41_2_fu_2208_p3 = ((and_ln39_reg_3260[0:0] == 1'b1) ? indvars_iv_next158_mid1_fu_2203_p2 : select_ln39_2_fu_2196_p3);

assign select_ln41_3_fu_2427_p3 = ((and_ln39_reg_3260[0:0] == 1'b1) ? p_mid1_fu_2422_p2 : select_ln39_3_fu_2415_p3);

assign select_ln41_4_fu_2664_p3 = ((and_ln39_reg_3260[0:0] == 1'b1) ? p_mid121_fu_2659_p2 : select_ln39_4_fu_2642_p3);

assign select_ln41_5_fu_2716_p3 = ((and_ln39_reg_3260[0:0] == 1'b1) ? p_mid123_fu_2710_p2 : select_ln39_5_fu_2649_p3);

assign select_ln41_6_fu_1988_p3 = ((icmp_ln41_fu_1696_p2[0:0] == 1'b1) ? 10'd1 : add_ln41_fu_1982_p2);

assign select_ln41_fu_1800_p3 = ((or_ln41_fu_1794_p2[0:0] == 1'b1) ? 8'd0 : col_fu_186);

assign select_ln43_fu_1876_p3 = ((icmp_ln43_2_fu_1864_p2[0:0] == 1'b1) ? select_ln41_fu_1800_p3 : add_ln43_fu_1870_p2);

assign select_ln56_1_fu_2080_p3 = ((icmp_ln56_2_fu_2065_p2[0:0] == 1'b1) ? add_ln54_1_fu_2047_p2 : sext_ln56_fu_2076_p1);

assign select_ln56_2_fu_2137_p3 = ((icmp_ln56_3_fu_2126_p2[0:0] == 1'b1) ? add_ln56_4_fu_2121_p2 : add_ln56_33_fu_2132_p2);

assign select_ln56_3_fu_2349_p3 = ((icmp_ln56_4_fu_2338_p2[0:0] == 1'b1) ? add_ln54_2_fu_2333_p2 : add_ln56_39_fu_2344_p2);

assign select_ln56_fu_1934_p3 = ((icmp_ln56_1_fu_1922_p2[0:0] == 1'b1) ? add_ln54_fu_1908_p2 : add_ln56_22_fu_1928_p2);

assign sext_ln56_fu_2076_p1 = $signed(xor_ln56_fu_2071_p2);

assign tmp_113_fu_1722_p3 = {{select_ln39_1_fu_1710_p3}, {3'd0}};

assign tmp_114_fu_3078_p3 = {{select_ln41_1_reg_3280}, {trunc_ln43_reg_3306}};

assign tmp_115_fu_3095_p3 = {{select_ln41_1_reg_3280}, {add_ln56_fu_3090_p2}};

assign tmp_117_fu_3113_p3 = {{select_ln41_1_reg_3280_pp0_iter1_reg}, {add_ln56_3_fu_3108_p2}};

assign tmp_134_cast_fu_3084_p1 = tmp_114_fu_3078_p3;

assign tmp_135_cast_fu_3102_p1 = tmp_115_fu_3095_p3;

assign tmp_136_cast_fu_3120_p1 = tmp_117_fu_3113_p3;

assign trunc_ln43_fu_1860_p1 = select_ln41_fu_1800_p3[6:0];

assign trunc_ln56_1_fu_2224_p1 = add_ln56_9_fu_2219_p2[8:0];

assign trunc_ln56_2_fu_2443_p1 = add_ln56_11_fu_2438_p2[8:0];

assign trunc_ln56_3_fu_2680_p1 = add_ln56_13_fu_2675_p2[8:0];

assign trunc_ln56_4_fu_2732_p1 = add_ln56_15_fu_2727_p2[8:0];

assign trunc_ln56_fu_1826_p1 = add_ln56_7_fu_1820_p2[8:0];

assign xor_ln39_fu_1770_p2 = (icmp_ln41_fu_1696_p2 ^ 1'd1);

assign xor_ln56_fu_2071_p2 = (select_ln41_reg_3273 ^ 8'd128);

assign zext_ln41_1_fu_2656_p1 = indvars_iv_next158_dup_reg_3268;

assign zext_ln41_fu_2608_p1 = r_2_reg_3188;

assign zext_ln43_fu_1856_p1 = select_ln41_fu_1800_p3;

assign zext_ln56_10_fu_2723_p1 = select_ln41_5_fu_2716_p3;

assign zext_ln56_11_fu_2752_p1 = p_shl_fu_2744_p3;

assign zext_ln56_12_fu_1884_p1 = select_ln43_fu_1876_p3;

assign zext_ln56_13_fu_1894_p1 = add_ln56_17_fu_1888_p2;

assign zext_ln56_14_fu_2259_p1 = add_ln56_18_fu_2254_p2;

assign zext_ln56_15_fu_2478_p1 = add_ln56_19_fu_2473_p2;

assign zext_ln56_16_fu_2767_p1 = add_ln56_20_fu_2762_p2;

assign zext_ln56_17_fu_2848_p1 = add_ln56_21_fu_2844_p2;

assign zext_ln56_18_fu_1942_p1 = select_ln56_fu_1934_p3;

assign zext_ln56_19_fu_1952_p1 = add_ln56_23_fu_1946_p2;

assign zext_ln56_1_fu_1730_p1 = tmp_113_fu_1722_p3;

assign zext_ln56_20_fu_2270_p1 = add_ln56_24_fu_2265_p2;

assign zext_ln56_21_fu_2535_p1 = add_ln56_25_fu_2531_p2;

assign zext_ln56_22_fu_2778_p1 = add_ln56_26_fu_2773_p2;

assign zext_ln56_23_fu_2888_p1 = add_ln56_27_fu_2884_p2;

assign zext_ln56_24_fu_2088_p1 = select_ln56_1_fu_2080_p3;

assign zext_ln56_25_fu_2097_p1 = add_ln56_28_fu_2092_p2;

assign zext_ln56_26_fu_2327_p1 = add_ln56_29_fu_2323_p2;

assign zext_ln56_27_fu_2545_p1 = add_ln56_30_fu_2541_p2;

assign zext_ln56_28_fu_2808_p1 = add_ln56_31_fu_2804_p2;

assign zext_ln56_29_fu_2898_p1 = add_ln56_32_fu_2894_p2;

assign zext_ln56_2_fu_1816_p1 = select_ln41_1_fu_1808_p3;

assign zext_ln56_31_fu_2145_p1 = select_ln56_2_fu_2137_p3;

assign zext_ln56_32_fu_2154_p1 = add_ln56_34_fu_2149_p2;

assign zext_ln56_33_fu_2488_p1 = add_ln56_35_fu_2484_p2;

assign zext_ln56_34_fu_2592_p1 = add_ln56_36_fu_2588_p2;

assign zext_ln56_35_fu_2858_p1 = add_ln56_37_fu_2854_p2;

assign zext_ln56_36_fu_2933_p1 = add_ln56_38_fu_2929_p2;

assign zext_ln56_38_fu_2357_p1 = select_ln56_3_fu_2349_p3;

assign zext_ln56_39_fu_2366_p1 = add_ln56_40_fu_2361_p2;

assign zext_ln56_3_fu_1846_p1 = p_shl2_fu_1838_p3;

assign zext_ln56_40_fu_2602_p1 = add_ln56_41_fu_2598_p2;

assign zext_ln56_41_fu_2818_p1 = add_ln56_42_fu_2814_p2;

assign zext_ln56_42_fu_2943_p1 = add_ln56_43_fu_2939_p2;

assign zext_ln56_43_fu_3017_p1 = add_ln56_44_fu_3013_p2;

assign zext_ln56_45_fu_2953_p1 = grp_fu_1976_p2;

assign zext_ln56_46_fu_2962_p1 = add_ln56_45_fu_2957_p2;

assign zext_ln56_47_fu_2973_p1 = add_ln56_46_fu_2968_p2;

assign zext_ln56_48_fu_2983_p1 = add_ln56_47_fu_2979_p2;

assign zext_ln56_49_fu_3053_p1 = add_ln56_48_reg_4020;

assign zext_ln56_4_fu_2215_p1 = select_ln41_2_fu_2208_p3;

assign zext_ln56_50_fu_3063_p1 = add_ln56_49_reg_4025;

assign zext_ln56_52_fu_2989_p1 = grp_fu_2165_p2;

assign zext_ln56_53_fu_2998_p1 = add_ln56_50_fu_2993_p2;

assign zext_ln56_54_fu_3035_p1 = add_ln56_51_fu_3031_p2;

assign zext_ln56_55_fu_3058_p1 = add_ln56_52_reg_4035;

assign zext_ln56_56_fu_3068_p1 = add_ln56_53_reg_4040;

assign zext_ln56_57_fu_3073_p1 = add_ln56_54_reg_4045;

assign zext_ln56_5_fu_2244_p1 = p_shl4_fu_2236_p3;

assign zext_ln56_6_fu_2434_p1 = select_ln41_3_fu_2427_p3;

assign zext_ln56_7_fu_2463_p1 = p_shl6_fu_2455_p3;

assign zext_ln56_8_fu_2671_p1 = select_ln41_4_fu_2664_p3;

assign zext_ln56_9_fu_2700_p1 = p_shl8_fu_2692_p3;

assign zext_ln56_fu_1718_p1 = select_ln39_1_fu_1710_p3;

always @ (posedge ap_clk) begin
    add_ln56_8_reg_3287[0] <= 1'b0;
    zext_ln43_reg_3296[8] <= 1'b0;
    zext_ln56_12_reg_3313[15:8] <= 8'b00000000;
    zext_ln56_18_reg_3341[15:8] <= 8'b00000000;
    zext_ln56_24_reg_3392[15:9] <= 7'b0000000;
    zext_ln56_31_reg_3421[15:9] <= 7'b0000000;
    add_ln56_10_reg_3455[0] <= 1'b0;
    zext_ln56_38_reg_3517[15:9] <= 7'b0000000;
    add_ln56_12_reg_3567[0] <= 1'b0;
    add_ln56_14_reg_3699[0] <= 1'b0;
    add_ln56_16_reg_3708[0] <= 1'b0;
    zext_ln56_45_reg_3937[15:9] <= 7'b0000000;
    zext_ln56_52_reg_3981[15:9] <= 7'b0000000;
end

endmodule //srcnn_conv3_Pipeline_IN_ROW_COL
