<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="final_lab.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab4.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab4.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab4.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab4_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab4_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bram_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bram_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="bram_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1375815769" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1375815769">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1375815769" xil_pn:in_ck="-6141477043255596748" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1375815769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Lab4.vhd"/>
      <outfile xil_pn:name="../SerialRX.vhd"/>
      <outfile xil_pn:name="../SerialTx2.vhd"/>
      <outfile xil_pn:name="../bram_TB.vhd"/>
      <outfile xil_pn:name="../bram_hlsm.vhd"/>
      <outfile xil_pn:name="../brg.vhd"/>
      <outfile xil_pn:name="../debounce.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1375815769" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2422573130169976339" xil_pn:start_ts="1375815769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1375815769" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2544494197725991215" xil_pn:start_ts="1375815769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1375815769" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2378119438945197784" xil_pn:start_ts="1375815769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1375815769" xil_pn:in_ck="-6141477043255596748" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1375815769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Lab4.vhd"/>
      <outfile xil_pn:name="../SerialRX.vhd"/>
      <outfile xil_pn:name="../SerialTx2.vhd"/>
      <outfile xil_pn:name="../bram_TB.vhd"/>
      <outfile xil_pn:name="../bram_hlsm.vhd"/>
      <outfile xil_pn:name="../brg.vhd"/>
      <outfile xil_pn:name="../debounce.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1375815776" xil_pn:in_ck="-6141477043255596748" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3557329769070808764" xil_pn:start_ts="1375815769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bram_TB_beh.prj"/>
      <outfile xil_pn:name="bram_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1375815778" xil_pn:in_ck="-2972054306624800666" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3297947073505696055" xil_pn:start_ts="1375815776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bram_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1375815689" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1375815689">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1375815689" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6124319169234174136" xil_pn:start_ts="1375815689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1375815689" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5101630663821185071" xil_pn:start_ts="1375815689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1375815689" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1375815689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1375815689" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7985683134043008390" xil_pn:start_ts="1375815689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1375815689" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1375815689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1375815689" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2900683892419976869" xil_pn:start_ts="1375815689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1375815701" xil_pn:in_ck="-3919181530871031966" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4997823376184780446" xil_pn:start_ts="1375815689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="Lab4.lso"/>
      <outfile xil_pn:name="Lab4.ngc"/>
      <outfile xil_pn:name="Lab4.ngr"/>
      <outfile xil_pn:name="Lab4.prj"/>
      <outfile xil_pn:name="Lab4.stx"/>
      <outfile xil_pn:name="Lab4.syr"/>
      <outfile xil_pn:name="Lab4.xst"/>
      <outfile xil_pn:name="Lab4_vhdl.prj"/>
      <outfile xil_pn:name="Lab4_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
