module test_bench();
    reg clk, reset, flick;
    wire [15:0]LED;
    wire [1:0]state;
    wire [3:0]index;

    initial begin
        #0 clk <= 1'b0;
        #0 flick <= 1'b0;

        #2 reset <= 1'b0;

        #2 flick <= 1'b1;
        #2 flick <= 1'b0;

        #2 reset <= 1'b1;

        #10 flick <= 1'b1;
        #2 flick <= 1'b0;

        #44 flick <= 1'b1;
        #2 flick <= 1'b0;

        #208 flick <= 1'b1;
        #2 flick <= 1'b0;

        #378 flick <= 1'b1;
        #2 flick <= 1'b0;

        #258 reset <= 1'b1;
        #2 reset <= 1'b1;

        #550 flick <= 1'b1;
        #2 flick <= 1'b0;

        #148 flick <= 1'b1;
        #2 flick <= 1'b0;

        #2000 $stop;
    end

    initial begin 
        forever #5 clk = !clk; 
    end

    MAIN main(   
        .clk(clk), 
        .reset(reset), 
        .flick(flick), 
        .LED(LED),
        .state(state),
        .current_index(index) 
    );
endmodule
