
---------- Begin Simulation Statistics ----------
simSeconds                                   0.406998                       # Number of seconds simulated (Second)
simTicks                                 406998316000                       # Number of ticks simulated (Tick)
finalTick                                406998316000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1882.11                       # Real time elapsed on the host (Second)
hostTickRate                                216245990                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8569332                       # Number of bytes of host memory used (Byte)
simInsts                                     50000000                       # Number of instructions simulated (Count)
simOps                                       62368874                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    26566                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      33138                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        406998317                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       849393446                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                 29326546                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      846409744                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  15861                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            816351118                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          72240185                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved            28437794                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           406972378                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.079772                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.776775                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 237238613     58.29%     58.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  12726757      3.13%     61.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   9353736      2.30%     63.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   9723977      2.39%     66.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  35774645      8.79%     74.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  38111413      9.36%     84.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  19828683      4.87%     89.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  20540591      5.05%     94.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  23673963      5.82%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             406972378                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   25493      0.03%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     14      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      5      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     3      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead               66432741     91.11%     91.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               6453913      8.85%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 4      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              133      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass    233825941     27.63%     27.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     117417392     13.87%     41.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       131075      0.02%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            74      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           34      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          238      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          128      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          303      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     41.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    256710460     30.33%     71.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite    238323603     28.16%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          125      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          371      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      846409744                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.079639                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            72912306                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.086143                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               2172717020                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              1695069622                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       595683040                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      3013                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     2801                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             1173                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   685494684                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         1425                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         843883097                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     256554210                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   2526647                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                          492643152                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       18173693                       # Number of branches executed (Count)
system.cpu.numStoreInsts                    236088942                       # Number of stores executed (Count)
system.cpu.numRate                           2.073431                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             378                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           25939                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      62368874                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               8.139966                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          8.139966                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.122851                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.122851                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  870260265                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 346592823                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        1844                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        758                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                   102984371                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   45854483                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 529177664                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads      257456699                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     240054953                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      6535022                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       775574                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                23492508                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          22271246                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            219276                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             22332923                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                22329052                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999827                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  105857                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             233                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 45                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              188                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           70                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts       541006712                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          888752                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            218525                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    336559979                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.185313                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.959040                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       313378401     93.11%     93.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        12816157      3.81%     96.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2725091      0.81%     97.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2781578      0.83%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          557645      0.17%     98.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          187703      0.06%     98.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          132831      0.04%     98.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           52864      0.02%     98.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3927709      1.17%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    336559979                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               62368874                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    36814373                       # Number of memory references committed (Count)
system.cpu.commit.loads                      25317336                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          48                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3201950                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                        835                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    61431729                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 21390                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       888800      1.43%      1.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     24534233     39.34%     40.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       130868      0.21%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           70      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           21      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          142      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          126      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          241      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     25317254     40.59%     81.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     11496873     18.43%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           82      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          164      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     62368874                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3927709                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data      257104224                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         257104224                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     257104224                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        257104224                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      6102244                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         6102244                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      6167785                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        6167785                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 484597922975                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 484597922975                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 484597922975                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 484597922975                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    263206468                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     263206468                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    263272009                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    263272009                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.023184                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.023184                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.023427                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.023427                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 79413.068860                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 79413.068860                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 78569.198339                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 78569.198339                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      2883398                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        60079                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      47.993442                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1124904                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1124904                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      4049485                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       4049485                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      4049485                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      4049485                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2052759                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2052759                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2118295                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2118295                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 213888683976                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 213888683976                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 221069609976                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 221069609976                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.007799                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.007799                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.008046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.008046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 104195.711224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 104195.711224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 104362.050600                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 104362.050600                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2117783                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           24                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           24                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           24                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           24                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       276000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       276000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           24                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           24                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           24                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           24                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    246699684                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       246699684                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      5009771                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       5009771                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 368899041000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 368899041000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    251709455                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    251709455                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.019903                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.019903                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 73635.908907                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 73635.908907                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      4049483                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      4049483                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       960288                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       960288                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 100374923000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 100374923000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.003815                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.003815                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 104525.853702                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 104525.853702                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.misses::cpu.data        65541                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total        65541                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data        65541                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total        65541                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data        65536                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total        65536                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data   7180926000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total   7180926000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.999924                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.999924                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 109572.235107                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 109572.235107                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     10404540                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       10404540                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1092473                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1092473                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 115698881975                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 115698881975                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     11497013                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     11497013                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.095022                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.095022                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 105905.484140                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 105905.484140                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      1092471                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      1092471                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 113513760976                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 113513760976                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.095022                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.095022                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 103905.514175                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 103905.514175                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 406998316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           493.887953                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            259222567                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2118295                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             122.373214                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              240000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   493.887953                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.964625                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.964625                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           28                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          333                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           28                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          120                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1055206523                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1055206523                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 406998316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 47631182                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             216967385                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 125150166                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               9845224                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                7378421                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             17612315                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   870                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              949020362                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3835                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           92812331                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      758211417                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    23492508                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           22434954                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     306779833                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                14758404                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           951                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  87423145                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               1900346                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          406972378                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.712778                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.376142                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                222952452     54.78%     54.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  5691838      1.40%     56.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2095294      0.51%     56.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 40197168      9.88%     66.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 18940001      4.65%     71.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  3481443      0.86%     72.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 12242436      3.01%     75.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  4043987      0.99%     76.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 97327759     23.92%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            406972378                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.057721                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.862935                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       87422155                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          87422155                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      87422155                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         87422155                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          990                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             990                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          990                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            990                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     93587999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     93587999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     93587999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     93587999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     87423145                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      87423145                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     87423145                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     87423145                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000011                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000011                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000011                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000011                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 94533.332323                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 94533.332323                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 94533.332323                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 94533.332323                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          230                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             46                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          266                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           266                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          266                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          266                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          724                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          724                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          724                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          724                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     72632999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     72632999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     72632999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     72632999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000008                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000008                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000008                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000008                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 100321.821823                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 100321.821823                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 100321.821823                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 100321.821823                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    296                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     87422155                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        87422155                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          990                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           990                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     93587999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     93587999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     87423145                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     87423145                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000011                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000011                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 94533.332323                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 94533.332323                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          266                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          266                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          724                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          724                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     72632999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     72632999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000008                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 100321.821823                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 100321.821823                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 406998316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           362.601035                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             87422879                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                724                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           120749.832873                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   362.601035                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.708205                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.708205                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          428                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          427                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.835938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          174847014                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         174847014                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 406998316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   7378421                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   63041594                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  8852639                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              878719992                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  205                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                257456699                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               240054953                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts              29326053                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       143                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  9740955                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           1370                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          60107                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       162775                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               222882                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                837170494                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               595684213                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 280987487                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 313588698                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.463604                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.896038                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     4710280                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads               232139363                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 9834                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                1370                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores              228557916                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  581                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  47526                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           25251800                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.761372                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             7.306461                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               25111709     99.45%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 5217      0.02%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 5666      0.02%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 6415      0.03%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 5450      0.02%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 4831      0.02%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 2951      0.01%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 2813      0.01%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                10093      0.04%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                64259      0.25%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               9437      0.04%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               9365      0.04%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               5480      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                509      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                535      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                827      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1216      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1012      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                981      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                492      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                298      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                185      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 99      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 62      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 37      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 16      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 10      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                114      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                212      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1497      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              538                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             25251800                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               256485971                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               236088942                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     31566                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    358207                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 406998316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                87423198                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       104                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 406998316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 406998316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                7378421                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 55340506                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               185355810                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            254                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 125519297                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              33378090                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              886164995                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  1775                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 367697                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               28076431                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               10235586                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           477393007                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  2165724334                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                890526164                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      3624                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              79759177                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                397633822                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       9                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   8                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  83017548                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        842944093                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1277220922                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   62368874                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    89                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp              1026548                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty        2244829                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict            1958564                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq             1092471                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp            1092471                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq         1026548                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1744                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      6354373                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  6356117                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        46336                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    207564736                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                 207611072                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           2085314                       # Total snoops (Count)
system.l2bus.snoopTraffic                    71675200                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             4204333                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000127                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.011290                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   4203797     99.99%     99.99% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       536      0.01%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               4204333                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 406998316000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           6486906000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             2172000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy          6354885000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         4237098                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      2118079                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               532                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          532                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                38                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data              1017                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 1055                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               38                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data             1017                       # number of overall hits (Count)
system.l2cache.overallHits::total                1055                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             686                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data         2117278                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            2117964                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            686                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data        2117278                       # number of overall misses (Count)
system.l2cache.overallMisses::total           2117964                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     69650000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 214652911000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  214722561000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     69650000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 214652911000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 214722561000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           724                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data       2118295                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total          2119019                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          724                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data      2118295                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total         2119019                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.947514                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.999520                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.999502                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.947514                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.999520                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.999502                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 101530.612245                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 101381.543189                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 101381.591472                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 101530.612245                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 101381.543189                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 101381.591472                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks         1119925                       # number of writebacks (Count)
system.l2cache.writebacks::total              1119925                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          686                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data      2117278                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        2117964                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          686                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data      2117278                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total       2117964                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     55930000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 172307351000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 172363281000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     55930000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 172307351000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 172363281000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.947514                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.999520                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.999502                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.947514                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.999520                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.999502                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 81530.612245                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 81381.543189                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 81381.591472                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 81530.612245                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 81381.543189                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 81381.591472                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                   2085314                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          119                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          119                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data             6                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total                6                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data      1092465                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total        1092465                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data 110236117000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total 110236117000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data      1092471                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total      1092471                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.999995                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.999995                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 100905.856938                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 100905.856938                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data      1092465                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total      1092465                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data  88386817000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  88386817000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.999995                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.999995                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 80905.856938                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 80905.856938                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst           38                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data         1011                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total         1049                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          686                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data      1024813                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total      1025499                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     69650000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data 104416794000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total 104486444000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          724                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data      1025824                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total      1026548                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.947514                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.999014                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.998978                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 101530.612245                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 101888.631389                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 101888.391895                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          686                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data      1024813                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total      1025499                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     55930000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data  83920534000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total  83976464000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.947514                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.999014                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.998978                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 81530.612245                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 81888.631389                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 81888.391895                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks      1124904                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total      1124904                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks      1124904                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total      1124904                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 406998316000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse            30973.381180                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 4236975                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs               2118082                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.000383                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.423326                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    29.387162                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data 30943.570692                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000013                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.000897                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.944323                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.945233                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024        32768                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0               3                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              28                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             606                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            5655                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4           26476                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              36014834                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             36014834                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 406998316000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples   1119925.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       686.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   2117278.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.018042064500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         63862                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         63862                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              5432664                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             1056342                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      2117964                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1119925                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    2117964                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1119925                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.61                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                2117964                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1119925                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1974392                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   105824                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    23478                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    14265                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   48982                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   49018                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   62210                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   63253                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   63715                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   63919                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   63912                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   64016                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   63937                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   63951                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   64010                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   64152                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   64042                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   64167                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   64587                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   63987                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   64162                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   63872                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      17                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        63862                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       33.160330                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      30.610095                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      36.523760                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255          63655     99.68%     99.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-511          171      0.27%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-767           14      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-1023            7      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1279            8      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1535            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1791            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2303            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-2815            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          63862                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        63862                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.536187                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.514857                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.847124                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             14837     23.23%     23.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                30      0.05%     23.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             48940     76.63%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                42      0.07%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 3      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 5      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 4      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          63862                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                135549696                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              71675200                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               333047314.13188452                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               176106871.16454801                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   406996312000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      125698.04                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        43904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    135505792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     71673344                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 107872.682205397621                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 332939441.449679076672                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 176102310.949119478464                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          686                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      2117278                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      1119925                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     20691750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  63718057000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 9626058547750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30162.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     30094.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   8595270.71                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        43904                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    135505792                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       135549696                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        43904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        43904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     71675200                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     71675200                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           686                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       2117278                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          2117964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      1119925                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1119925                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          107873                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       332939441                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          333047314                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       107873                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         107873                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    176106871                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         176106871                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    176106871                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         107873                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      332939441                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         509154185                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               2117964                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1119896                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        132414                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        132241                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        132256                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        132232                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        132735                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        132765                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        132643                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        132577                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        132550                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        132409                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       132295                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       132157                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       132135                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       132107                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       132224                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       132224                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         70100                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         70020                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         70048                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         70039                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         69890                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         70016                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         70016                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         70015                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         70000                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         69945                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        69915                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        69892                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        69888                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        70003                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        70076                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        70033                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              24026923750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            10589820000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         63738748750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11344.35                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30094.35                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1869353                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              968364                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             88.26                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            86.47                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       400142                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   517.873595                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   365.604039                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   367.432791                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        32599      8.15%      8.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       115878     28.96%     37.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        22706      5.67%     42.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        30230      7.55%     50.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        52886     13.22%     63.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        14129      3.53%     67.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        13552      3.39%     70.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        13946      3.49%     73.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       104216     26.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       400142                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead              135549696                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten            71673344                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               333.047314                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               176.102311                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.98                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.60                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.38                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                87.64                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 406998316000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       1430991660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        760586310                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      7567421820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2923951680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 32127847440.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 141496985250                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  37131997440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   223439781600                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    548.994364                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  94753637500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  13590460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 298654218500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1426029360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        757952580                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      7554841140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2921905440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 32127847440.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 140859614100                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  37668731040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   223316921100                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    548.692494                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  96152402500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  13590460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 297255453500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 406998316000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1025499                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1119925                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            964976                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1092465                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1092465                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1025499                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port      6320829                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total      6320829                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 6320829                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port    207224896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total    207224896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                207224896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2117964                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2117964    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2117964                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 406998316000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          8682565000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        11171629250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        4202865                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2084901                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
