--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 818 paths analyzed, 195 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.985ns.
--------------------------------------------------------------------------------
Slack:                  15.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_1 (FF)
  Destination:          generator/M_counter_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.934ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.725 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_1 to generator/M_counter_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.AQ       Tcko                  0.476   generator/M_counter_q[4]
                                                       generator/M_counter_q_1
    SLICE_X6Y26.B2       net (fanout=1)        0.970   generator/M_counter_q[1]
    SLICE_X6Y26.COUT     Topcyb                0.448   generator/Mcount_M_counter_q_cy[3]
                                                       generator/M_counter_q[1]_rt
                                                       generator/Mcount_M_counter_q_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[7]
                                                       generator/Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[11]
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.C4       net (fanout=1)        0.999   generator/Result[29]
    SLICE_X5Y32.C        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot
    SLICE_X5Y32.A2       net (fanout=1)        0.542   generator/M_counter_q_29_rstpot
    SLICE_X5Y32.CLK      Tas                   0.264   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot_rt
                                                       generator/M_counter_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      4.934ns (2.270ns logic, 2.664ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  15.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_4 (FF)
  Destination:          generator/M_counter_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.855ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.725 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_4 to generator/M_counter_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.DQ       Tcko                  0.476   generator/M_counter_q[4]
                                                       generator/M_counter_q_4
    SLICE_X6Y27.A3       net (fanout=1)        0.961   generator/M_counter_q[4]
    SLICE_X6Y27.COUT     Topcya                0.472   generator/Mcount_M_counter_q_cy[7]
                                                       generator/M_counter_q[4]_rt
                                                       generator/Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[11]
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.C4       net (fanout=1)        0.999   generator/Result[29]
    SLICE_X5Y32.C        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot
    SLICE_X5Y32.A2       net (fanout=1)        0.542   generator/M_counter_q_29_rstpot
    SLICE_X5Y32.CLK      Tas                   0.264   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot_rt
                                                       generator/M_counter_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      4.855ns (2.203ns logic, 2.652ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack:                  15.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_5 (FF)
  Destination:          generator/M_counter_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.815ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.725 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_5 to generator/M_counter_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.AQ       Tcko                  0.476   generator/M_counter_q[8]
                                                       generator/M_counter_q_5
    SLICE_X6Y27.B2       net (fanout=1)        0.945   generator/M_counter_q[5]
    SLICE_X6Y27.COUT     Topcyb                0.448   generator/Mcount_M_counter_q_cy[7]
                                                       generator/M_counter_q[5]_rt
                                                       generator/Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[11]
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.C4       net (fanout=1)        0.999   generator/Result[29]
    SLICE_X5Y32.C        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot
    SLICE_X5Y32.A2       net (fanout=1)        0.542   generator/M_counter_q_29_rstpot
    SLICE_X5Y32.CLK      Tas                   0.264   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot_rt
                                                       generator/M_counter_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      4.815ns (2.179ns logic, 2.636ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack:                  15.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_9 (FF)
  Destination:          generator/M_counter_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.721ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.725 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_9 to generator/M_counter_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.AQ       Tcko                  0.476   generator/M_counter_q[12]
                                                       generator/M_counter_q_9
    SLICE_X6Y28.B2       net (fanout=1)        0.945   generator/M_counter_q[9]
    SLICE_X6Y28.COUT     Topcyb                0.448   generator/Mcount_M_counter_q_cy[11]
                                                       generator/M_counter_q[9]_rt
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.C4       net (fanout=1)        0.999   generator/Result[29]
    SLICE_X5Y32.C        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot
    SLICE_X5Y32.A2       net (fanout=1)        0.542   generator/M_counter_q_29_rstpot
    SLICE_X5Y32.CLK      Tas                   0.264   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot_rt
                                                       generator/M_counter_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      4.721ns (2.088ns logic, 2.633ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack:                  15.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_0 (FF)
  Destination:          generator/M_counter_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.647ns (Levels of Logic = 10)
  Clock Path Skew:      -0.021ns (0.725 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_0 to generator/M_counter_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.AQ       Tcko                  0.430   generator/M_counter_q[0]
                                                       generator/M_counter_q_0
    SLICE_X6Y26.A2       net (fanout=1)        0.705   generator/M_counter_q[0]
    SLICE_X6Y26.COUT     Topcya                0.472   generator/Mcount_M_counter_q_cy[3]
                                                       generator/Mcount_M_counter_q_lut<0>_INV_0
                                                       generator/Mcount_M_counter_q_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[7]
                                                       generator/Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[11]
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.C4       net (fanout=1)        0.999   generator/Result[29]
    SLICE_X5Y32.C        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot
    SLICE_X5Y32.A2       net (fanout=1)        0.542   generator/M_counter_q_29_rstpot
    SLICE_X5Y32.CLK      Tas                   0.264   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot_rt
                                                       generator/M_counter_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      4.647ns (2.248ns logic, 2.399ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  15.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_2 (FF)
  Destination:          generator/M_counter_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.639ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.725 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_2 to generator/M_counter_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.BQ       Tcko                  0.476   generator/M_counter_q[4]
                                                       generator/M_counter_q_2
    SLICE_X6Y26.C4       net (fanout=1)        0.798   generator/M_counter_q[2]
    SLICE_X6Y26.COUT     Topcyc                0.325   generator/Mcount_M_counter_q_cy[3]
                                                       generator/M_counter_q[2]_rt
                                                       generator/Mcount_M_counter_q_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[7]
                                                       generator/Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[11]
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.C4       net (fanout=1)        0.999   generator/Result[29]
    SLICE_X5Y32.C        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot
    SLICE_X5Y32.A2       net (fanout=1)        0.542   generator/M_counter_q_29_rstpot
    SLICE_X5Y32.CLK      Tas                   0.264   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot_rt
                                                       generator/M_counter_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      4.639ns (2.147ns logic, 2.492ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  15.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_8 (FF)
  Destination:          generator/M_counter_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.520ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.725 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_8 to generator/M_counter_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.DQ       Tcko                  0.476   generator/M_counter_q[8]
                                                       generator/M_counter_q_8
    SLICE_X6Y28.A4       net (fanout=1)        0.720   generator/M_counter_q[8]
    SLICE_X6Y28.COUT     Topcya                0.472   generator/Mcount_M_counter_q_cy[11]
                                                       generator/M_counter_q[8]_rt
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.C4       net (fanout=1)        0.999   generator/Result[29]
    SLICE_X5Y32.C        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot
    SLICE_X5Y32.A2       net (fanout=1)        0.542   generator/M_counter_q_29_rstpot
    SLICE_X5Y32.CLK      Tas                   0.264   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot_rt
                                                       generator/M_counter_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (2.112ns logic, 2.408ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  15.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_6 (FF)
  Destination:          generator/M_counter_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.520ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.725 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_6 to generator/M_counter_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.BQ       Tcko                  0.476   generator/M_counter_q[8]
                                                       generator/M_counter_q_6
    SLICE_X6Y27.C4       net (fanout=1)        0.773   generator/M_counter_q[6]
    SLICE_X6Y27.COUT     Topcyc                0.325   generator/Mcount_M_counter_q_cy[7]
                                                       generator/M_counter_q[6]_rt
                                                       generator/Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[11]
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.C4       net (fanout=1)        0.999   generator/Result[29]
    SLICE_X5Y32.C        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot
    SLICE_X5Y32.A2       net (fanout=1)        0.542   generator/M_counter_q_29_rstpot
    SLICE_X5Y32.CLK      Tas                   0.264   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot_rt
                                                       generator/M_counter_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (2.056ns logic, 2.464ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack:                  15.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_3 (FF)
  Destination:          generator/M_counter_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.484ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.725 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_3 to generator/M_counter_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.CQ       Tcko                  0.476   generator/M_counter_q[4]
                                                       generator/M_counter_q_3
    SLICE_X6Y26.D5       net (fanout=1)        0.678   generator/M_counter_q[3]
    SLICE_X6Y26.COUT     Topcyd                0.290   generator/Mcount_M_counter_q_cy[3]
                                                       generator/M_counter_q[3]_rt
                                                       generator/Mcount_M_counter_q_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[7]
                                                       generator/Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[11]
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.C4       net (fanout=1)        0.999   generator/Result[29]
    SLICE_X5Y32.C        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot
    SLICE_X5Y32.A2       net (fanout=1)        0.542   generator/M_counter_q_29_rstpot
    SLICE_X5Y32.CLK      Tas                   0.264   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot_rt
                                                       generator/M_counter_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      4.484ns (2.112ns logic, 2.372ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack:                  15.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_1 (FF)
  Destination:          generator/M_counter_q_28_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.458ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.725 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_1 to generator/M_counter_q_28_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.AQ       Tcko                  0.476   generator/M_counter_q[4]
                                                       generator/M_counter_q_1
    SLICE_X6Y26.B2       net (fanout=1)        0.970   generator/M_counter_q[1]
    SLICE_X6Y26.COUT     Topcyb                0.448   generator/Mcount_M_counter_q_cy[3]
                                                       generator/M_counter_q[1]_rt
                                                       generator/Mcount_M_counter_q_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[7]
                                                       generator/Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[11]
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.AMUX     Tcina                 0.210   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.B2       net (fanout=2)        0.809   generator/Result[28]
    SLICE_X5Y32.B        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_28_rstpot
    SLICE_X4Y32.DX       net (fanout=1)        0.502   generator/M_counter_q_28_rstpot
    SLICE_X4Y32.CLK      Tdick                 0.085   generator/M_counter_q_28_2
                                                       generator/M_counter_q_28_2
    -------------------------------------------------  ---------------------------
    Total                                      4.458ns (2.024ns logic, 2.434ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack:                  15.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_10 (FF)
  Destination:          generator/M_counter_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.426ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.725 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_10 to generator/M_counter_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.BQ       Tcko                  0.476   generator/M_counter_q[12]
                                                       generator/M_counter_q_10
    SLICE_X6Y28.C4       net (fanout=1)        0.773   generator/M_counter_q[10]
    SLICE_X6Y28.COUT     Topcyc                0.325   generator/Mcount_M_counter_q_cy[11]
                                                       generator/M_counter_q[10]_rt
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.C4       net (fanout=1)        0.999   generator/Result[29]
    SLICE_X5Y32.C        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot
    SLICE_X5Y32.A2       net (fanout=1)        0.542   generator/M_counter_q_29_rstpot
    SLICE_X5Y32.CLK      Tas                   0.264   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot_rt
                                                       generator/M_counter_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      4.426ns (1.965ns logic, 2.461ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack:                  15.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_12 (FF)
  Destination:          generator/M_counter_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.426ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.725 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_12 to generator/M_counter_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.DQ       Tcko                  0.476   generator/M_counter_q[12]
                                                       generator/M_counter_q_12
    SLICE_X6Y29.A4       net (fanout=1)        0.720   generator/M_counter_q[12]
    SLICE_X6Y29.COUT     Topcya                0.472   generator/Mcount_M_counter_q_cy[15]
                                                       generator/M_counter_q[12]_rt
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.C4       net (fanout=1)        0.999   generator/Result[29]
    SLICE_X5Y32.C        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot
    SLICE_X5Y32.A2       net (fanout=1)        0.542   generator/M_counter_q_29_rstpot
    SLICE_X5Y32.CLK      Tas                   0.264   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot_rt
                                                       generator/M_counter_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      4.426ns (2.021ns logic, 2.405ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack:                  15.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_4 (FF)
  Destination:          generator/M_counter_q_28_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.379ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.725 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_4 to generator/M_counter_q_28_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.DQ       Tcko                  0.476   generator/M_counter_q[4]
                                                       generator/M_counter_q_4
    SLICE_X6Y27.A3       net (fanout=1)        0.961   generator/M_counter_q[4]
    SLICE_X6Y27.COUT     Topcya                0.472   generator/Mcount_M_counter_q_cy[7]
                                                       generator/M_counter_q[4]_rt
                                                       generator/Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[11]
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.AMUX     Tcina                 0.210   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.B2       net (fanout=2)        0.809   generator/Result[28]
    SLICE_X5Y32.B        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_28_rstpot
    SLICE_X4Y32.DX       net (fanout=1)        0.502   generator/M_counter_q_28_rstpot
    SLICE_X4Y32.CLK      Tdick                 0.085   generator/M_counter_q_28_2
                                                       generator/M_counter_q_28_2
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (1.957ns logic, 2.422ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  15.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_7 (FF)
  Destination:          generator/M_counter_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.365ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.725 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_7 to generator/M_counter_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.CQ       Tcko                  0.476   generator/M_counter_q[8]
                                                       generator/M_counter_q_7
    SLICE_X6Y27.D5       net (fanout=1)        0.653   generator/M_counter_q[7]
    SLICE_X6Y27.COUT     Topcyd                0.290   generator/Mcount_M_counter_q_cy[7]
                                                       generator/M_counter_q[7]_rt
                                                       generator/Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[11]
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.C4       net (fanout=1)        0.999   generator/Result[29]
    SLICE_X5Y32.C        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot
    SLICE_X5Y32.A2       net (fanout=1)        0.542   generator/M_counter_q_29_rstpot
    SLICE_X5Y32.CLK      Tas                   0.264   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot_rt
                                                       generator/M_counter_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      4.365ns (2.021ns logic, 2.344ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  15.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_5 (FF)
  Destination:          generator/M_counter_q_28_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.725 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_5 to generator/M_counter_q_28_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.AQ       Tcko                  0.476   generator/M_counter_q[8]
                                                       generator/M_counter_q_5
    SLICE_X6Y27.B2       net (fanout=1)        0.945   generator/M_counter_q[5]
    SLICE_X6Y27.COUT     Topcyb                0.448   generator/Mcount_M_counter_q_cy[7]
                                                       generator/M_counter_q[5]_rt
                                                       generator/Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[11]
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.AMUX     Tcina                 0.210   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.B2       net (fanout=2)        0.809   generator/Result[28]
    SLICE_X5Y32.B        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_28_rstpot
    SLICE_X4Y32.DX       net (fanout=1)        0.502   generator/M_counter_q_28_rstpot
    SLICE_X4Y32.CLK      Tdick                 0.085   generator/M_counter_q_28_2
                                                       generator/M_counter_q_28_2
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.933ns logic, 2.406ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  15.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_1 (FF)
  Destination:          generator/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.295ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.725 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_1 to generator/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.AQ       Tcko                  0.476   generator/M_counter_q[4]
                                                       generator/M_counter_q_1
    SLICE_X6Y26.B2       net (fanout=1)        0.970   generator/M_counter_q[1]
    SLICE_X6Y26.COUT     Topcyb                0.448   generator/Mcount_M_counter_q_cy[3]
                                                       generator/M_counter_q[1]_rt
                                                       generator/Mcount_M_counter_q_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[7]
                                                       generator/Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[11]
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.DMUX     Tcind                 0.289   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X5Y32.D5       net (fanout=1)        0.462   generator/Result[27]
    SLICE_X5Y32.D        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_27_rstpot
    SLICE_X5Y32.AX       net (fanout=1)        0.672   generator/M_counter_q_27_rstpot
    SLICE_X5Y32.CLK      Tdick                 0.114   generator/M_counter_q_27_1
                                                       generator/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.295ns (2.041ns logic, 2.254ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack:                  15.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_11 (FF)
  Destination:          generator/M_counter_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.271ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.725 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_11 to generator/M_counter_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.CQ       Tcko                  0.476   generator/M_counter_q[12]
                                                       generator/M_counter_q_11
    SLICE_X6Y28.D5       net (fanout=1)        0.653   generator/M_counter_q[11]
    SLICE_X6Y28.COUT     Topcyd                0.290   generator/Mcount_M_counter_q_cy[11]
                                                       generator/M_counter_q[11]_rt
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.C4       net (fanout=1)        0.999   generator/Result[29]
    SLICE_X5Y32.C        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot
    SLICE_X5Y32.A2       net (fanout=1)        0.542   generator/M_counter_q_29_rstpot
    SLICE_X5Y32.CLK      Tas                   0.264   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot_rt
                                                       generator/M_counter_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      4.271ns (1.930ns logic, 2.341ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack:                  15.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_9 (FF)
  Destination:          generator/M_counter_q_28_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.245ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.725 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_9 to generator/M_counter_q_28_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.AQ       Tcko                  0.476   generator/M_counter_q[12]
                                                       generator/M_counter_q_9
    SLICE_X6Y28.B2       net (fanout=1)        0.945   generator/M_counter_q[9]
    SLICE_X6Y28.COUT     Topcyb                0.448   generator/Mcount_M_counter_q_cy[11]
                                                       generator/M_counter_q[9]_rt
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.AMUX     Tcina                 0.210   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.B2       net (fanout=2)        0.809   generator/Result[28]
    SLICE_X5Y32.B        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_28_rstpot
    SLICE_X4Y32.DX       net (fanout=1)        0.502   generator/M_counter_q_28_rstpot
    SLICE_X4Y32.CLK      Tdick                 0.085   generator/M_counter_q_28_2
                                                       generator/M_counter_q_28_2
    -------------------------------------------------  ---------------------------
    Total                                      4.245ns (1.842ns logic, 2.403ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  15.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_1 (FF)
  Destination:          generator/M_counter_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.242ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.725 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_1 to generator/M_counter_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.AQ       Tcko                  0.476   generator/M_counter_q[4]
                                                       generator/M_counter_q_1
    SLICE_X6Y26.B2       net (fanout=1)        0.970   generator/M_counter_q[1]
    SLICE_X6Y26.COUT     Topcyb                0.448   generator/Mcount_M_counter_q_cy[3]
                                                       generator/M_counter_q[1]_rt
                                                       generator/Mcount_M_counter_q_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[7]
                                                       generator/Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[11]
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.C4       net (fanout=1)        0.999   generator/Result[29]
    SLICE_X5Y32.CLK      Tas                   0.373   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot
                                                       generator/M_counter_q_29
    -------------------------------------------------  ---------------------------
    Total                                      4.242ns (2.120ns logic, 2.122ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack:                  15.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_4 (FF)
  Destination:          generator/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.216ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.725 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_4 to generator/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.DQ       Tcko                  0.476   generator/M_counter_q[4]
                                                       generator/M_counter_q_4
    SLICE_X6Y27.A3       net (fanout=1)        0.961   generator/M_counter_q[4]
    SLICE_X6Y27.COUT     Topcya                0.472   generator/Mcount_M_counter_q_cy[7]
                                                       generator/M_counter_q[4]_rt
                                                       generator/Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[11]
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.DMUX     Tcind                 0.289   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X5Y32.D5       net (fanout=1)        0.462   generator/Result[27]
    SLICE_X5Y32.D        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_27_rstpot
    SLICE_X5Y32.AX       net (fanout=1)        0.672   generator/M_counter_q_27_rstpot
    SLICE_X5Y32.CLK      Tdick                 0.114   generator/M_counter_q_27_1
                                                       generator/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.216ns (1.974ns logic, 2.242ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack:                  15.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_5 (FF)
  Destination:          generator/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.176ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.725 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_5 to generator/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.AQ       Tcko                  0.476   generator/M_counter_q[8]
                                                       generator/M_counter_q_5
    SLICE_X6Y27.B2       net (fanout=1)        0.945   generator/M_counter_q[5]
    SLICE_X6Y27.COUT     Topcyb                0.448   generator/Mcount_M_counter_q_cy[7]
                                                       generator/M_counter_q[5]_rt
                                                       generator/Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[11]
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.DMUX     Tcind                 0.289   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X5Y32.D5       net (fanout=1)        0.462   generator/Result[27]
    SLICE_X5Y32.D        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_27_rstpot
    SLICE_X5Y32.AX       net (fanout=1)        0.672   generator/M_counter_q_27_rstpot
    SLICE_X5Y32.CLK      Tdick                 0.114   generator/M_counter_q_27_1
                                                       generator/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.176ns (1.950ns logic, 2.226ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  15.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_1 (FF)
  Destination:          generator/M_counter_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.175ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.724 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_1 to generator/M_counter_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.AQ       Tcko                  0.476   generator/M_counter_q[4]
                                                       generator/M_counter_q_1
    SLICE_X6Y26.B2       net (fanout=1)        0.970   generator/M_counter_q[1]
    SLICE_X6Y26.COUT     Topcyb                0.448   generator/Mcount_M_counter_q_cy[3]
                                                       generator/M_counter_q[1]_rt
                                                       generator/Mcount_M_counter_q_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[7]
                                                       generator/Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[11]
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.CMUX     Tcinc                 0.289   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X7Y32.D1       net (fanout=1)        0.760   generator/Result[26]
    SLICE_X7Y32.D        Tilo                  0.259   M_counter_q_26
                                                       generator/M_counter_q_26_rstpot
    SLICE_X6Y32.DX       net (fanout=1)        0.254   generator/M_counter_q_26_rstpot
    SLICE_X6Y32.CLK      Tdick                 0.114   generator/M_counter_q_26_1
                                                       generator/M_counter_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      4.175ns (2.041ns logic, 2.134ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  15.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_0 (FF)
  Destination:          generator/M_counter_q_28_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.171ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.725 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_0 to generator/M_counter_q_28_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.AQ       Tcko                  0.430   generator/M_counter_q[0]
                                                       generator/M_counter_q_0
    SLICE_X6Y26.A2       net (fanout=1)        0.705   generator/M_counter_q[0]
    SLICE_X6Y26.COUT     Topcya                0.472   generator/Mcount_M_counter_q_cy[3]
                                                       generator/Mcount_M_counter_q_lut<0>_INV_0
                                                       generator/Mcount_M_counter_q_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[7]
                                                       generator/Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[11]
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.AMUX     Tcina                 0.210   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.B2       net (fanout=2)        0.809   generator/Result[28]
    SLICE_X5Y32.B        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_28_rstpot
    SLICE_X4Y32.DX       net (fanout=1)        0.502   generator/M_counter_q_28_rstpot
    SLICE_X4Y32.CLK      Tdick                 0.085   generator/M_counter_q_28_2
                                                       generator/M_counter_q_28_2
    -------------------------------------------------  ---------------------------
    Total                                      4.171ns (2.002ns logic, 2.169ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack:                  15.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_4 (FF)
  Destination:          generator/M_counter_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.163ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.725 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_4 to generator/M_counter_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.DQ       Tcko                  0.476   generator/M_counter_q[4]
                                                       generator/M_counter_q_4
    SLICE_X6Y27.A3       net (fanout=1)        0.961   generator/M_counter_q[4]
    SLICE_X6Y27.COUT     Topcya                0.472   generator/Mcount_M_counter_q_cy[7]
                                                       generator/M_counter_q[4]_rt
                                                       generator/Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[11]
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.C4       net (fanout=1)        0.999   generator/Result[29]
    SLICE_X5Y32.CLK      Tas                   0.373   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot
                                                       generator/M_counter_q_29
    -------------------------------------------------  ---------------------------
    Total                                      4.163ns (2.053ns logic, 2.110ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack:                  15.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_2 (FF)
  Destination:          generator/M_counter_q_28_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.163ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.725 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_2 to generator/M_counter_q_28_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.BQ       Tcko                  0.476   generator/M_counter_q[4]
                                                       generator/M_counter_q_2
    SLICE_X6Y26.C4       net (fanout=1)        0.798   generator/M_counter_q[2]
    SLICE_X6Y26.COUT     Topcyc                0.325   generator/Mcount_M_counter_q_cy[3]
                                                       generator/M_counter_q[2]_rt
                                                       generator/Mcount_M_counter_q_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[7]
                                                       generator/Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[11]
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.AMUX     Tcina                 0.210   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.B2       net (fanout=2)        0.809   generator/Result[28]
    SLICE_X5Y32.B        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_28_rstpot
    SLICE_X4Y32.DX       net (fanout=1)        0.502   generator/M_counter_q_28_rstpot
    SLICE_X4Y32.CLK      Tdick                 0.085   generator/M_counter_q_28_2
                                                       generator/M_counter_q_28_2
    -------------------------------------------------  ---------------------------
    Total                                      4.163ns (1.901ns logic, 2.262ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack:                  15.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_5 (FF)
  Destination:          generator/M_counter_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.123ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.725 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_5 to generator/M_counter_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.AQ       Tcko                  0.476   generator/M_counter_q[8]
                                                       generator/M_counter_q_5
    SLICE_X6Y27.B2       net (fanout=1)        0.945   generator/M_counter_q[5]
    SLICE_X6Y27.COUT     Topcyb                0.448   generator/Mcount_M_counter_q_cy[7]
                                                       generator/M_counter_q[5]_rt
                                                       generator/Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[11]
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.C4       net (fanout=1)        0.999   generator/Result[29]
    SLICE_X5Y32.CLK      Tas                   0.373   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot
                                                       generator/M_counter_q_29
    -------------------------------------------------  ---------------------------
    Total                                      4.123ns (2.029ns logic, 2.094ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack:                  15.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_16 (FF)
  Destination:          generator/M_counter_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.103ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.725 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_16 to generator/M_counter_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.430   generator/M_counter_q[16]
                                                       generator/M_counter_q_16
    SLICE_X6Y30.A3       net (fanout=1)        0.537   generator/M_counter_q[16]
    SLICE_X6Y30.COUT     Topcya                0.472   generator/Mcount_M_counter_q_cy[19]
                                                       generator/M_counter_q[16]_rt
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.C4       net (fanout=1)        0.999   generator/Result[29]
    SLICE_X5Y32.C        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot
    SLICE_X5Y32.A2       net (fanout=1)        0.542   generator/M_counter_q_29_rstpot
    SLICE_X5Y32.CLK      Tas                   0.264   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot_rt
                                                       generator/M_counter_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      4.103ns (1.884ns logic, 2.219ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack:                  15.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_4 (FF)
  Destination:          generator/M_counter_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.096ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.724 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_4 to generator/M_counter_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.DQ       Tcko                  0.476   generator/M_counter_q[4]
                                                       generator/M_counter_q_4
    SLICE_X6Y27.A3       net (fanout=1)        0.961   generator/M_counter_q[4]
    SLICE_X6Y27.COUT     Topcya                0.472   generator/Mcount_M_counter_q_cy[7]
                                                       generator/M_counter_q[4]_rt
                                                       generator/Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[11]
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.CMUX     Tcinc                 0.289   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X7Y32.D1       net (fanout=1)        0.760   generator/Result[26]
    SLICE_X7Y32.D        Tilo                  0.259   M_counter_q_26
                                                       generator/M_counter_q_26_rstpot
    SLICE_X6Y32.DX       net (fanout=1)        0.254   generator/M_counter_q_26_rstpot
    SLICE_X6Y32.CLK      Tdick                 0.114   generator/M_counter_q_26_1
                                                       generator/M_counter_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      4.096ns (1.974ns logic, 2.122ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack:                  15.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_13 (FF)
  Destination:          generator/M_counter_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.078ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.725 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_13 to generator/M_counter_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.430   generator/M_counter_q[16]
                                                       generator/M_counter_q_13
    SLICE_X6Y29.B5       net (fanout=1)        0.442   generator/M_counter_q[13]
    SLICE_X6Y29.COUT     Topcyb                0.448   generator/Mcount_M_counter_q_cy[15]
                                                       generator/M_counter_q[13]_rt
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.COUT     Tbyp                  0.091   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[27]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   generator/Result[29]
                                                       generator/Mcount_M_counter_q_xor<29>
    SLICE_X5Y32.C4       net (fanout=1)        0.999   generator/Result[29]
    SLICE_X5Y32.C        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot
    SLICE_X5Y32.A2       net (fanout=1)        0.542   generator/M_counter_q_29_rstpot
    SLICE_X5Y32.CLK      Tas                   0.264   generator/M_counter_q_27_1
                                                       generator/M_counter_q_29_rstpot_rt
                                                       generator/M_counter_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      4.078ns (1.951ns logic, 2.127ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack:                  15.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/M_counter_q_9 (FF)
  Destination:          generator/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.082ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.725 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/M_counter_q_9 to generator/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.AQ       Tcko                  0.476   generator/M_counter_q[12]
                                                       generator/M_counter_q_9
    SLICE_X6Y28.B2       net (fanout=1)        0.945   generator/M_counter_q[9]
    SLICE_X6Y28.COUT     Topcyb                0.448   generator/Mcount_M_counter_q_cy[11]
                                                       generator/M_counter_q[9]_rt
                                                       generator/Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[15]
                                                       generator/Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[19]
                                                       generator/Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   generator/Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   generator/Mcount_M_counter_q_cy[23]
                                                       generator/Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   generator/Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.DMUX     Tcind                 0.289   generator/M_counter_q_26_1
                                                       generator/Mcount_M_counter_q_cy<27>
    SLICE_X5Y32.D5       net (fanout=1)        0.462   generator/Result[27]
    SLICE_X5Y32.D        Tilo                  0.259   generator/M_counter_q_27_1
                                                       generator/M_counter_q_27_rstpot
    SLICE_X5Y32.AX       net (fanout=1)        0.672   generator/M_counter_q_27_rstpot
    SLICE_X5Y32.CLK      Tdick                 0.114   generator/M_counter_q_27_1
                                                       generator/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.082ns (1.859ns logic, 2.223ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X4Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X4Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X4Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X4Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q_28_2/CLK
  Logical resource: generator/M_counter_q_23/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q_28_2/CLK
  Logical resource: generator/M_counter_q_24/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q_28_2/CLK
  Logical resource: generator/M_counter_q_28_1/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q_28_2/CLK
  Logical resource: generator/M_counter_q_28_2/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: generator/M_counter_q[4]/CLK
  Logical resource: generator/M_counter_q_1/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: generator/M_counter_q[4]/CLK
  Logical resource: generator/M_counter_q_2/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: generator/M_counter_q[4]/CLK
  Logical resource: generator/M_counter_q_3/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: generator/M_counter_q[4]/CLK
  Logical resource: generator/M_counter_q_4/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: generator/M_counter_q[8]/CLK
  Logical resource: generator/M_counter_q_5/CK
  Location pin: SLICE_X6Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: generator/M_counter_q[8]/CLK
  Logical resource: generator/M_counter_q_6/CK
  Location pin: SLICE_X6Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: generator/M_counter_q[8]/CLK
  Logical resource: generator/M_counter_q_7/CK
  Location pin: SLICE_X6Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: generator/M_counter_q[8]/CLK
  Logical resource: generator/M_counter_q_8/CK
  Location pin: SLICE_X6Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: generator/M_counter_q[12]/CLK
  Logical resource: generator/M_counter_q_9/CK
  Location pin: SLICE_X6Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: generator/M_counter_q[12]/CLK
  Logical resource: generator/M_counter_q_10/CK
  Location pin: SLICE_X6Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: generator/M_counter_q[12]/CLK
  Logical resource: generator/M_counter_q_11/CK
  Location pin: SLICE_X6Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: generator/M_counter_q[12]/CLK
  Logical resource: generator/M_counter_q_12/CK
  Location pin: SLICE_X6Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: generator/M_counter_q_26_1/CLK
  Logical resource: generator/M_counter_q_25_1/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: generator/M_counter_q_26_1/CLK
  Logical resource: generator/M_counter_q_26_1/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: generator/M_counter_q_27_1/CLK
  Logical resource: generator/M_counter_q_29_1/CK
  Location pin: SLICE_X5Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: generator/M_counter_q_27_1/CLK
  Logical resource: generator/M_counter_q_27/CK
  Location pin: SLICE_X5Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: generator/M_counter_q_27_1/CLK
  Logical resource: generator/M_counter_q_28/CK
  Location pin: SLICE_X5Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: generator/M_counter_q_27_1/CLK
  Logical resource: generator/M_counter_q_29/CK
  Location pin: SLICE_X5Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: generator/M_counter_q_27_1/CLK
  Logical resource: generator/M_counter_q_27_1/CK
  Location pin: SLICE_X5Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: generator/M_counter_q[0]/CLK
  Logical resource: generator/M_counter_q_0/CK
  Location pin: SLICE_X7Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: generator/M_counter_q[16]/CLK
  Logical resource: generator/M_counter_q_13/CK
  Location pin: SLICE_X7Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.985|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 818 paths, 0 nets, and 245 connections

Design statistics:
   Minimum period:   4.985ns{1}   (Maximum frequency: 200.602MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 20 10:38:40 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



