<stg><name>spmm_hls</name>


<trans_list>

<trans id="403" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="5" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="11" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="16" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="28" op_0_bw="32">
<![CDATA[
entry:0 %batch = alloca i32 1

]]></Node>
<StgValue><ssdm name="batch"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %cur_row0_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="cur_row0_V_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %cur_row1_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="cur_row1_V_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:26 %K_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %K

]]></Node>
<StgValue><ssdm name="K_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:27 %B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B

]]></Node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:28 %nnz_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %nnz

]]></Node>
<StgValue><ssdm name="nnz_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A

]]></Node>
<StgValue><ssdm name="A_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64">
<![CDATA[
entry:30 %A_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="A_stream"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="64">
<![CDATA[
entry:33 %buf0_eor_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_eor_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="64">
<![CDATA[
entry:34 %buf0_eor_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_eor_V_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="64">
<![CDATA[
entry:35 %buf0_eor_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_eor_V_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="64">
<![CDATA[
entry:36 %buf0_eor_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_eor_V_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="64">
<![CDATA[
entry:37 %buf0_eor_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_eor_V_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="64">
<![CDATA[
entry:38 %buf0_eor_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_eor_V_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="64">
<![CDATA[
entry:39 %buf0_eor_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_eor_V_6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="64">
<![CDATA[
entry:40 %buf0_eor_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_eor_V_7"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="64">
<![CDATA[
entry:41 %buf0_eor_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_eor_V_8"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="64">
<![CDATA[
entry:42 %buf0_eor_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_eor_V_9"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="64">
<![CDATA[
entry:43 %buf0_eor_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_eor_V_10"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="64">
<![CDATA[
entry:44 %buf0_eor_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_eor_V_11"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="64">
<![CDATA[
entry:45 %buf0_eor_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_eor_V_12"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="64">
<![CDATA[
entry:46 %buf0_eor_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_eor_V_13"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="64">
<![CDATA[
entry:47 %buf0_eor_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_eor_V_14"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="64">
<![CDATA[
entry:48 %buf0_eor_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_eor_V_15"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="64">
<![CDATA[
entry:49 %buf0_col_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_col_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="31" op_0_bw="64">
<![CDATA[
entry:50 %buf0_col_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_col_V_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="31" op_0_bw="64">
<![CDATA[
entry:51 %buf0_col_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_col_V_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="31" op_0_bw="64">
<![CDATA[
entry:52 %buf0_col_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_col_V_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="64">
<![CDATA[
entry:53 %buf0_col_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_col_V_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="64">
<![CDATA[
entry:54 %buf0_col_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_col_V_5"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="31" op_0_bw="64">
<![CDATA[
entry:55 %buf0_col_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_col_V_6"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="64">
<![CDATA[
entry:56 %buf0_col_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_col_V_7"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="64">
<![CDATA[
entry:57 %buf0_col_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_col_V_8"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="31" op_0_bw="64">
<![CDATA[
entry:58 %buf0_col_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_col_V_9"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="31" op_0_bw="64">
<![CDATA[
entry:59 %buf0_col_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_col_V_10"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="31" op_0_bw="64">
<![CDATA[
entry:60 %buf0_col_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_col_V_11"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="31" op_0_bw="64">
<![CDATA[
entry:61 %buf0_col_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_col_V_12"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="31" op_0_bw="64">
<![CDATA[
entry:62 %buf0_col_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_col_V_13"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="31" op_0_bw="64">
<![CDATA[
entry:63 %buf0_col_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_col_V_14"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="31" op_0_bw="64">
<![CDATA[
entry:64 %buf0_col_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_col_V_15"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
entry:65 %buf0_value_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_value_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
entry:66 %buf0_value_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_value_V_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
entry:67 %buf0_value_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_value_V_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
entry:68 %buf0_value_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_value_V_3"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="64">
<![CDATA[
entry:69 %buf0_value_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_value_V_4"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
entry:70 %buf0_value_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_value_V_5"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
entry:71 %buf0_value_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_value_V_6"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
entry:72 %buf0_value_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_value_V_7"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="64">
<![CDATA[
entry:73 %buf0_value_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_value_V_8"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="64">
<![CDATA[
entry:74 %buf0_value_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_value_V_9"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="64">
<![CDATA[
entry:75 %buf0_value_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_value_V_10"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
entry:76 %buf0_value_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_value_V_11"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="64">
<![CDATA[
entry:77 %buf0_value_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_value_V_12"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="64">
<![CDATA[
entry:78 %buf0_value_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_value_V_13"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="64">
<![CDATA[
entry:79 %buf0_value_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_value_V_14"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="64">
<![CDATA[
entry:80 %buf0_value_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf0_value_V_15"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="64">
<![CDATA[
entry:81 %buf1_eor_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_eor_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="64">
<![CDATA[
entry:82 %buf1_eor_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_eor_V_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="64">
<![CDATA[
entry:83 %buf1_eor_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_eor_V_2"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="64">
<![CDATA[
entry:84 %buf1_eor_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_eor_V_3"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="64">
<![CDATA[
entry:85 %buf1_eor_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_eor_V_4"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="64">
<![CDATA[
entry:86 %buf1_eor_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_eor_V_5"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="64">
<![CDATA[
entry:87 %buf1_eor_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_eor_V_6"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="64">
<![CDATA[
entry:88 %buf1_eor_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_eor_V_7"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="64">
<![CDATA[
entry:89 %buf1_eor_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_eor_V_8"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="64">
<![CDATA[
entry:90 %buf1_eor_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_eor_V_9"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="64">
<![CDATA[
entry:91 %buf1_eor_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_eor_V_10"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="64">
<![CDATA[
entry:92 %buf1_eor_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_eor_V_11"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="64">
<![CDATA[
entry:93 %buf1_eor_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_eor_V_12"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="64">
<![CDATA[
entry:94 %buf1_eor_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_eor_V_13"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="64">
<![CDATA[
entry:95 %buf1_eor_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_eor_V_14"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="64">
<![CDATA[
entry:96 %buf1_eor_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_eor_V_15"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="31" op_0_bw="64">
<![CDATA[
entry:97 %buf1_col_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_col_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="31" op_0_bw="64">
<![CDATA[
entry:98 %buf1_col_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_col_V_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="64">
<![CDATA[
entry:99 %buf1_col_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_col_V_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="31" op_0_bw="64">
<![CDATA[
entry:100 %buf1_col_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_col_V_3"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="31" op_0_bw="64">
<![CDATA[
entry:101 %buf1_col_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_col_V_4"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="31" op_0_bw="64">
<![CDATA[
entry:102 %buf1_col_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_col_V_5"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="31" op_0_bw="64">
<![CDATA[
entry:103 %buf1_col_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_col_V_6"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="31" op_0_bw="64">
<![CDATA[
entry:104 %buf1_col_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_col_V_7"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="31" op_0_bw="64">
<![CDATA[
entry:105 %buf1_col_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_col_V_8"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="31" op_0_bw="64">
<![CDATA[
entry:106 %buf1_col_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_col_V_9"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="31" op_0_bw="64">
<![CDATA[
entry:107 %buf1_col_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_col_V_10"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="31" op_0_bw="64">
<![CDATA[
entry:108 %buf1_col_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_col_V_11"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="31" op_0_bw="64">
<![CDATA[
entry:109 %buf1_col_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_col_V_12"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="31" op_0_bw="64">
<![CDATA[
entry:110 %buf1_col_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_col_V_13"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="31" op_0_bw="64">
<![CDATA[
entry:111 %buf1_col_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_col_V_14"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="31" op_0_bw="64">
<![CDATA[
entry:112 %buf1_col_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_col_V_15"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="64">
<![CDATA[
entry:113 %buf1_value_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_value_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64">
<![CDATA[
entry:114 %buf1_value_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_value_V_1"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="64">
<![CDATA[
entry:115 %buf1_value_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_value_V_2"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="64">
<![CDATA[
entry:116 %buf1_value_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_value_V_3"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="64">
<![CDATA[
entry:117 %buf1_value_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_value_V_4"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="64">
<![CDATA[
entry:118 %buf1_value_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_value_V_5"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="64">
<![CDATA[
entry:119 %buf1_value_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_value_V_6"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="64">
<![CDATA[
entry:120 %buf1_value_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_value_V_7"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="64">
<![CDATA[
entry:121 %buf1_value_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_value_V_8"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="64">
<![CDATA[
entry:122 %buf1_value_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_value_V_9"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="64">
<![CDATA[
entry:123 %buf1_value_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_value_V_10"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="64">
<![CDATA[
entry:124 %buf1_value_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_value_V_11"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="64">
<![CDATA[
entry:125 %buf1_value_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_value_V_12"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="64">
<![CDATA[
entry:126 %buf1_value_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_value_V_13"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="64">
<![CDATA[
entry:127 %buf1_value_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_value_V_14"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="64">
<![CDATA[
entry:128 %buf1_value_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf1_value_V_15"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="64">
<![CDATA[
entry:129 %map_buf = alloca i64 1

]]></Node>
<StgValue><ssdm name="map_buf"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="64">
<![CDATA[
entry:130 %map_buf_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="map_buf_1"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="64">
<![CDATA[
entry:131 %map_buf_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="map_buf_2"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="64">
<![CDATA[
entry:132 %map_buf_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="map_buf_3"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="64">
<![CDATA[
entry:133 %map_buf_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="map_buf_4"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="64">
<![CDATA[
entry:134 %map_buf_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="map_buf_5"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="64">
<![CDATA[
entry:135 %map_buf_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="map_buf_6"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="64">
<![CDATA[
entry:136 %map_buf_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="map_buf_7"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="64">
<![CDATA[
entry:137 %map_buf_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="map_buf_8"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="64">
<![CDATA[
entry:138 %map_buf_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="map_buf_9"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="64">
<![CDATA[
entry:139 %map_buf_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="map_buf_10"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="64">
<![CDATA[
entry:140 %map_buf_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="map_buf_11"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="64">
<![CDATA[
entry:141 %map_buf_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="map_buf_12"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="64">
<![CDATA[
entry:142 %map_buf_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="map_buf_13"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="64">
<![CDATA[
entry:143 %map_buf_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="map_buf_14"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="64">
<![CDATA[
entry:144 %map_buf_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="map_buf_15"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="64">
<![CDATA[
entry:145 %Dense_Buf0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Dense_Buf0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="64">
<![CDATA[
entry:146 %Dense_Buf0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Dense_Buf0_1"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="64">
<![CDATA[
entry:147 %Dense_Buf0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Dense_Buf0_2"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="64">
<![CDATA[
entry:148 %Dense_Buf0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Dense_Buf0_3"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="64">
<![CDATA[
entry:149 %Dense_Buf0_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Dense_Buf0_4"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="64">
<![CDATA[
entry:150 %Dense_Buf0_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Dense_Buf0_5"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="64">
<![CDATA[
entry:151 %Dense_Buf0_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Dense_Buf0_6"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="64">
<![CDATA[
entry:152 %Dense_Buf0_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Dense_Buf0_7"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="64">
<![CDATA[
entry:153 %Dense_Buf1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Dense_Buf1"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="64">
<![CDATA[
entry:154 %Dense_Buf1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Dense_Buf1_1"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="64">
<![CDATA[
entry:155 %Dense_Buf1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Dense_Buf1_2"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="64">
<![CDATA[
entry:156 %Dense_Buf1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Dense_Buf1_3"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="64">
<![CDATA[
entry:157 %Dense_Buf1_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Dense_Buf1_4"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="64">
<![CDATA[
entry:158 %Dense_Buf1_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Dense_Buf1_5"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="64">
<![CDATA[
entry:159 %Dense_Buf1_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Dense_Buf1_6"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="64">
<![CDATA[
entry:160 %Dense_Buf1_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Dense_Buf1_7"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="64">
<![CDATA[
entry:161 %Out_Buf0_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Out_Buf0_0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="64">
<![CDATA[
entry:162 %Out_Buf0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Out_Buf0_1"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="64">
<![CDATA[
entry:163 %Out_Buf0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Out_Buf0_2"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="64">
<![CDATA[
entry:164 %Out_Buf0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Out_Buf0_3"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="64">
<![CDATA[
entry:165 %Out_Buf0_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Out_Buf0_4"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="64">
<![CDATA[
entry:166 %Out_Buf0_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Out_Buf0_5"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="64">
<![CDATA[
entry:167 %Out_Buf0_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Out_Buf0_6"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="64">
<![CDATA[
entry:168 %Out_Buf0_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Out_Buf0_7"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="64">
<![CDATA[
entry:169 %Out_Buf1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Out_Buf1_0"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="64">
<![CDATA[
entry:170 %Out_Buf1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Out_Buf1_1"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="64">
<![CDATA[
entry:171 %Out_Buf1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Out_Buf1_2"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="64">
<![CDATA[
entry:172 %Out_Buf1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Out_Buf1_3"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="64">
<![CDATA[
entry:173 %Out_Buf1_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Out_Buf1_4"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="64">
<![CDATA[
entry:174 %Out_Buf1_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Out_Buf1_5"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="64">
<![CDATA[
entry:175 %Out_Buf1_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Out_Buf1_6"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="64">
<![CDATA[
entry:176 %Out_Buf1_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Out_Buf1_7"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:218 %store_ln183 = store i32 0, i32 %cur_row1_V_1

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:219 %store_ln183 = store i32 0, i32 %cur_row0_V_1

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:220 %store_ln183 = store i28 0, i28 %batch

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln135 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15

]]></Node>
<StgValue><ssdm name="spectopmodule_ln135"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_10, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_18, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_17, void @empty_9, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nnz

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nnz, void @empty_18, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_17, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nnz, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_18, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_18, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_17, void @empty_11, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty_18, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_17, void @empty_12, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %K

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %K, void @empty_18, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_17, void @empty_13, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %K, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_18, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_17, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
entry:31 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @A_stream_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i64 %A_stream, i64 %A_stream

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_stream, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:177 %specmemcore_ln167 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln167"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:178 %specmemcore_ln167 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln167"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:179 %specmemcore_ln167 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln167"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:180 %specmemcore_ln167 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln167"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:181 %specmemcore_ln167 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln167"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:182 %specmemcore_ln167 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln167"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:183 %specmemcore_ln167 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln167"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:184 %specmemcore_ln167 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln167"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:185 %specmemcore_ln168 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf1_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln168"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:186 %specmemcore_ln168 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf1_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln168"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:187 %specmemcore_ln168 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf1_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln168"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:188 %specmemcore_ln168 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf1_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln168"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:189 %specmemcore_ln168 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf1_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln168"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:190 %specmemcore_ln168 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf1_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln168"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:191 %specmemcore_ln168 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf1_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln168"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:192 %specmemcore_ln168 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln168"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:193 %specmemcore_ln174 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln174"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:194 %specmemcore_ln174 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln174"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:195 %specmemcore_ln174 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln174"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:196 %specmemcore_ln174 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln174"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:197 %specmemcore_ln174 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln174"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:198 %specmemcore_ln174 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln174"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:199 %specmemcore_ln174 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln174"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:200 %specmemcore_ln174 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln174"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:201 %specmemcore_ln175 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf1_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln175"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:202 %specmemcore_ln175 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf1_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln175"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:203 %specmemcore_ln175 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf1_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln175"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:204 %specmemcore_ln175 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf1_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln175"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:205 %specmemcore_ln175 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf1_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln175"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:206 %specmemcore_ln175 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf1_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln175"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:207 %specmemcore_ln175 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf1_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln175"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:208 %specmemcore_ln175 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf1_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln175"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:209 %add_ln181 = add i32 %nnz_read, i32 15

]]></Node>
<StgValue><ssdm name="add_ln181"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:210 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln181, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:211 %sub_ln181 = sub i32 4294967281, i32 %nnz_read

]]></Node>
<StgValue><ssdm name="sub_ln181"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:212 %trunc_ln181_1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln181, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln181_1"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="29" op_0_bw="28">
<![CDATA[
entry:213 %zext_ln181 = zext i28 %trunc_ln181_1

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:214 %sub_ln181_1 = sub i29 0, i29 %zext_ln181

]]></Node>
<StgValue><ssdm name="sub_ln181_1"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:215 %trunc_ln181_2 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %add_ln181, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln181_2"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="29" op_0_bw="28">
<![CDATA[
entry:216 %zext_ln181_1 = zext i28 %trunc_ln181_2

]]></Node>
<StgValue><ssdm name="zext_ln181_1"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
entry:217 %total_batches = select i1 %tmp, i29 %sub_ln181_1, i29 %zext_ln181_1

]]></Node>
<StgValue><ssdm name="total_batches"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
entry:221 %br_ln183 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
for.body:0 %batch_1 = load i28 %batch

]]></Node>
<StgValue><ssdm name="batch_1"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="29" op_0_bw="28">
<![CDATA[
for.body:1 %zext_ln183 = zext i28 %batch_1

]]></Node>
<StgValue><ssdm name="zext_ln183"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.body:2 %icmp_ln183 = icmp_slt  i29 %zext_ln183, i29 %total_batches

]]></Node>
<StgValue><ssdm name="icmp_ln183"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body:3 %add_ln183 = add i28 %batch_1, i28 1

]]></Node>
<StgValue><ssdm name="add_ln183"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:4 %br_ln183 = br i1 %icmp_ln183, void %for.end.loopexit, void %for.body.split

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="28">
<![CDATA[
for.body.split:1 %empty_37 = trunc i28 %batch_1

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="35" op_0_bw="35" op_1_bw="28" op_2_bw="7">
<![CDATA[
for.body.split:2 %shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i28.i7, i28 %batch_1, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="35">
<![CDATA[
for.body.split:3 %zext_ln195 = zext i35 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln195"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:4 %add_ln195 = add i64 %zext_ln195, i64 %A_read

]]></Node>
<StgValue><ssdm name="add_ln195"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0">
<![CDATA[
for.end.loopexit:0 %ret_ln202 = ret

]]></Node>
<StgValue><ssdm name="ret_ln202"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="249" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:5 %call_ln187 = call void @load_A, i64 %gmem0, i64 %add_ln195, i64 %A_stream

]]></Node>
<StgValue><ssdm name="call_ln187"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:0 %specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln183"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:5 %call_ln187 = call void @load_A, i64 %gmem0, i64 %add_ln195, i64 %A_stream

]]></Node>
<StgValue><ssdm name="call_ln187"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:6 %br_ln184 = br i1 %empty_37, void %if.then, void %if.else

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:0 %cur_row1_V_1_load = load i32 %cur_row1_V_1

]]></Node>
<StgValue><ssdm name="cur_row1_V_1_load"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="31" op_19_bw="31" op_20_bw="31" op_21_bw="31" op_22_bw="31" op_23_bw="31" op_24_bw="31" op_25_bw="31" op_26_bw="31" op_27_bw="31" op_28_bw="31" op_29_bw="31" op_30_bw="31" op_31_bw="31" op_32_bw="31" op_33_bw="31" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="0" op_52_bw="0">
<![CDATA[
if.then:1 %cur_row1_V = call i32 @load_stream_to_buffer, i64 %A_stream, i1 %buf0_eor_V, i1 %buf0_eor_V_1, i1 %buf0_eor_V_2, i1 %buf0_eor_V_3, i1 %buf0_eor_V_4, i1 %buf0_eor_V_5, i1 %buf0_eor_V_6, i1 %buf0_eor_V_7, i1 %buf0_eor_V_8, i1 %buf0_eor_V_9, i1 %buf0_eor_V_10, i1 %buf0_eor_V_11, i1 %buf0_eor_V_12, i1 %buf0_eor_V_13, i1 %buf0_eor_V_14, i1 %buf0_eor_V_15, i31 %buf0_col_V, i31 %buf0_col_V_1, i31 %buf0_col_V_2, i31 %buf0_col_V_3, i31 %buf0_col_V_4, i31 %buf0_col_V_5, i31 %buf0_col_V_6, i31 %buf0_col_V_7, i31 %buf0_col_V_8, i31 %buf0_col_V_9, i31 %buf0_col_V_10, i31 %buf0_col_V_11, i31 %buf0_col_V_12, i31 %buf0_col_V_13, i31 %buf0_col_V_14, i31 %buf0_col_V_15, i32 %buf0_value_V, i32 %buf0_value_V_1, i32 %buf0_value_V_2, i32 %buf0_value_V_3, i32 %buf0_value_V_4, i32 %buf0_value_V_5, i32 %buf0_value_V_6, i32 %buf0_value_V_7, i32 %buf0_value_V_8, i32 %buf0_value_V_9, i32 %buf0_value_V_10, i32 %buf0_value_V_11, i32 %buf0_value_V_12, i32 %buf0_value_V_13, i32 %buf0_value_V_14, i32 %buf0_value_V_15, i32 %cur_row1_V_1_load

]]></Node>
<StgValue><ssdm name="cur_row1_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="255" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="31" op_19_bw="31" op_20_bw="31" op_21_bw="31" op_22_bw="31" op_23_bw="31" op_24_bw="31" op_25_bw="31" op_26_bw="31" op_27_bw="31" op_28_bw="31" op_29_bw="31" op_30_bw="31" op_31_bw="31" op_32_bw="31" op_33_bw="31" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="0" op_52_bw="0">
<![CDATA[
if.then:1 %cur_row1_V = call i32 @load_stream_to_buffer, i64 %A_stream, i1 %buf0_eor_V, i1 %buf0_eor_V_1, i1 %buf0_eor_V_2, i1 %buf0_eor_V_3, i1 %buf0_eor_V_4, i1 %buf0_eor_V_5, i1 %buf0_eor_V_6, i1 %buf0_eor_V_7, i1 %buf0_eor_V_8, i1 %buf0_eor_V_9, i1 %buf0_eor_V_10, i1 %buf0_eor_V_11, i1 %buf0_eor_V_12, i1 %buf0_eor_V_13, i1 %buf0_eor_V_14, i1 %buf0_eor_V_15, i31 %buf0_col_V, i31 %buf0_col_V_1, i31 %buf0_col_V_2, i31 %buf0_col_V_3, i31 %buf0_col_V_4, i31 %buf0_col_V_5, i31 %buf0_col_V_6, i31 %buf0_col_V_7, i31 %buf0_col_V_8, i31 %buf0_col_V_9, i31 %buf0_col_V_10, i31 %buf0_col_V_11, i31 %buf0_col_V_12, i31 %buf0_col_V_13, i31 %buf0_col_V_14, i31 %buf0_col_V_15, i32 %buf0_value_V, i32 %buf0_value_V_1, i32 %buf0_value_V_2, i32 %buf0_value_V_3, i32 %buf0_value_V_4, i32 %buf0_value_V_5, i32 %buf0_value_V_6, i32 %buf0_value_V_7, i32 %buf0_value_V_8, i32 %buf0_value_V_9, i32 %buf0_value_V_10, i32 %buf0_value_V_11, i32 %buf0_value_V_12, i32 %buf0_value_V_13, i32 %buf0_value_V_14, i32 %buf0_value_V_15, i32 %cur_row1_V_1_load

]]></Node>
<StgValue><ssdm name="cur_row1_V"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:69 %store_ln192 = store i32 %cur_row1_V, i32 %cur_row1_V_1

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.then:2 %buf0_col_V_load = load i31 %buf0_col_V

]]></Node>
<StgValue><ssdm name="buf0_col_V_load"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.then:3 %buf0_col_V_1_load = load i31 %buf0_col_V_1

]]></Node>
<StgValue><ssdm name="buf0_col_V_1_load"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.then:4 %buf0_col_V_2_load = load i31 %buf0_col_V_2

]]></Node>
<StgValue><ssdm name="buf0_col_V_2_load"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.then:5 %buf0_col_V_3_load = load i31 %buf0_col_V_3

]]></Node>
<StgValue><ssdm name="buf0_col_V_3_load"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.then:6 %buf0_col_V_4_load = load i31 %buf0_col_V_4

]]></Node>
<StgValue><ssdm name="buf0_col_V_4_load"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.then:7 %buf0_col_V_5_load = load i31 %buf0_col_V_5

]]></Node>
<StgValue><ssdm name="buf0_col_V_5_load"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.then:8 %buf0_col_V_6_load = load i31 %buf0_col_V_6

]]></Node>
<StgValue><ssdm name="buf0_col_V_6_load"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.then:9 %buf0_col_V_7_load = load i31 %buf0_col_V_7

]]></Node>
<StgValue><ssdm name="buf0_col_V_7_load"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.then:10 %buf0_col_V_8_load = load i31 %buf0_col_V_8

]]></Node>
<StgValue><ssdm name="buf0_col_V_8_load"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.then:11 %buf0_col_V_9_load = load i31 %buf0_col_V_9

]]></Node>
<StgValue><ssdm name="buf0_col_V_9_load"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.then:12 %buf0_col_V_10_load = load i31 %buf0_col_V_10

]]></Node>
<StgValue><ssdm name="buf0_col_V_10_load"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.then:13 %buf0_col_V_11_load = load i31 %buf0_col_V_11

]]></Node>
<StgValue><ssdm name="buf0_col_V_11_load"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.then:14 %buf0_col_V_12_load = load i31 %buf0_col_V_12

]]></Node>
<StgValue><ssdm name="buf0_col_V_12_load"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.then:15 %buf0_col_V_13_load = load i31 %buf0_col_V_13

]]></Node>
<StgValue><ssdm name="buf0_col_V_13_load"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.then:16 %buf0_col_V_14_load = load i31 %buf0_col_V_14

]]></Node>
<StgValue><ssdm name="buf0_col_V_14_load"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.then:17 %buf0_col_V_15_load = load i31 %buf0_col_V_15

]]></Node>
<StgValue><ssdm name="buf0_col_V_15_load"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31" op_3_bw="31" op_4_bw="31" op_5_bw="31" op_6_bw="31" op_7_bw="31" op_8_bw="31" op_9_bw="31" op_10_bw="31" op_11_bw="31" op_12_bw="31" op_13_bw="31" op_14_bw="31" op_15_bw="31" op_16_bw="31" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="1" op_27_bw="2" op_28_bw="1" op_29_bw="3" op_30_bw="3" op_31_bw="2" op_32_bw="1" op_33_bw="4" op_34_bw="4" op_35_bw="4" op_36_bw="4" op_37_bw="3" op_38_bw="3" op_39_bw="2" op_40_bw="4" op_41_bw="32" op_42_bw="64" op_43_bw="32">
<![CDATA[
if.then:18 %call_ln190 = call void @load_dense_accoding_A, i31 %buf0_col_V_load, i31 %buf0_col_V_1_load, i31 %buf0_col_V_2_load, i31 %buf0_col_V_3_load, i31 %buf0_col_V_4_load, i31 %buf0_col_V_5_load, i31 %buf0_col_V_6_load, i31 %buf0_col_V_7_load, i31 %buf0_col_V_8_load, i31 %buf0_col_V_9_load, i31 %buf0_col_V_10_load, i31 %buf0_col_V_11_load, i31 %buf0_col_V_12_load, i31 %buf0_col_V_13_load, i31 %buf0_col_V_14_load, i31 %buf0_col_V_15_load, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %map_buf, i1 %map_buf_1, i2 %map_buf_2, i1 %map_buf_3, i3 %map_buf_4, i3 %map_buf_5, i2 %map_buf_6, i1 %map_buf_7, i4 %map_buf_8, i4 %map_buf_9, i4 %map_buf_10, i4 %map_buf_11, i3 %map_buf_12, i3 %map_buf_13, i2 %map_buf_14, i4 %map_buf_15, i32 %gmem1, i64 %B_read, i32 %K_read

]]></Node>
<StgValue><ssdm name="call_ln190"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="274" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31" op_3_bw="31" op_4_bw="31" op_5_bw="31" op_6_bw="31" op_7_bw="31" op_8_bw="31" op_9_bw="31" op_10_bw="31" op_11_bw="31" op_12_bw="31" op_13_bw="31" op_14_bw="31" op_15_bw="31" op_16_bw="31" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="1" op_27_bw="2" op_28_bw="1" op_29_bw="3" op_30_bw="3" op_31_bw="2" op_32_bw="1" op_33_bw="4" op_34_bw="4" op_35_bw="4" op_36_bw="4" op_37_bw="3" op_38_bw="3" op_39_bw="2" op_40_bw="4" op_41_bw="32" op_42_bw="64" op_43_bw="32">
<![CDATA[
if.then:18 %call_ln190 = call void @load_dense_accoding_A, i31 %buf0_col_V_load, i31 %buf0_col_V_1_load, i31 %buf0_col_V_2_load, i31 %buf0_col_V_3_load, i31 %buf0_col_V_4_load, i31 %buf0_col_V_5_load, i31 %buf0_col_V_6_load, i31 %buf0_col_V_7_load, i31 %buf0_col_V_8_load, i31 %buf0_col_V_9_load, i31 %buf0_col_V_10_load, i31 %buf0_col_V_11_load, i31 %buf0_col_V_12_load, i31 %buf0_col_V_13_load, i31 %buf0_col_V_14_load, i31 %buf0_col_V_15_load, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %map_buf, i1 %map_buf_1, i2 %map_buf_2, i1 %map_buf_3, i3 %map_buf_4, i3 %map_buf_5, i2 %map_buf_6, i1 %map_buf_7, i4 %map_buf_8, i4 %map_buf_9, i4 %map_buf_10, i4 %map_buf_11, i3 %map_buf_12, i3 %map_buf_13, i2 %map_buf_14, i4 %map_buf_15, i32 %gmem1, i64 %B_read, i32 %K_read

]]></Node>
<StgValue><ssdm name="call_ln190"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:35 %buf0_value_V_load = load i32 %buf0_value_V

]]></Node>
<StgValue><ssdm name="buf0_value_V_load"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:36 %buf0_value_V_1_load = load i32 %buf0_value_V_1

]]></Node>
<StgValue><ssdm name="buf0_value_V_1_load"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:37 %buf0_value_V_2_load = load i32 %buf0_value_V_2

]]></Node>
<StgValue><ssdm name="buf0_value_V_2_load"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:38 %buf0_value_V_3_load = load i32 %buf0_value_V_3

]]></Node>
<StgValue><ssdm name="buf0_value_V_3_load"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:39 %buf0_value_V_4_load = load i32 %buf0_value_V_4

]]></Node>
<StgValue><ssdm name="buf0_value_V_4_load"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:40 %buf0_value_V_5_load = load i32 %buf0_value_V_5

]]></Node>
<StgValue><ssdm name="buf0_value_V_5_load"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:41 %buf0_value_V_6_load = load i32 %buf0_value_V_6

]]></Node>
<StgValue><ssdm name="buf0_value_V_6_load"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:42 %buf0_value_V_7_load = load i32 %buf0_value_V_7

]]></Node>
<StgValue><ssdm name="buf0_value_V_7_load"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:43 %buf0_value_V_8_load = load i32 %buf0_value_V_8

]]></Node>
<StgValue><ssdm name="buf0_value_V_8_load"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:44 %buf0_value_V_9_load = load i32 %buf0_value_V_9

]]></Node>
<StgValue><ssdm name="buf0_value_V_9_load"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:45 %buf0_value_V_10_load = load i32 %buf0_value_V_10

]]></Node>
<StgValue><ssdm name="buf0_value_V_10_load"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:46 %buf0_value_V_11_load = load i32 %buf0_value_V_11

]]></Node>
<StgValue><ssdm name="buf0_value_V_11_load"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:47 %buf0_value_V_12_load = load i32 %buf0_value_V_12

]]></Node>
<StgValue><ssdm name="buf0_value_V_12_load"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:48 %buf0_value_V_13_load = load i32 %buf0_value_V_13

]]></Node>
<StgValue><ssdm name="buf0_value_V_13_load"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:49 %buf0_value_V_14_load = load i32 %buf0_value_V_14

]]></Node>
<StgValue><ssdm name="buf0_value_V_14_load"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:50 %buf0_value_V_15_load = load i32 %buf0_value_V_15

]]></Node>
<StgValue><ssdm name="buf0_value_V_15_load"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:51 %map_buf_load = load i32 %map_buf

]]></Node>
<StgValue><ssdm name="map_buf_load"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="32">
<![CDATA[
if.then:52 %trunc_ln191 = trunc i32 %map_buf_load

]]></Node>
<StgValue><ssdm name="trunc_ln191"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.then:53 %map_buf_1_load = load i1 %map_buf_1

]]></Node>
<StgValue><ssdm name="map_buf_1_load"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
if.then:54 %map_buf_2_load = load i2 %map_buf_2

]]></Node>
<StgValue><ssdm name="map_buf_2_load"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.then:55 %map_buf_3_load = load i1 %map_buf_3

]]></Node>
<StgValue><ssdm name="map_buf_3_load"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then:56 %map_buf_4_load = load i3 %map_buf_4

]]></Node>
<StgValue><ssdm name="map_buf_4_load"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then:57 %map_buf_5_load = load i3 %map_buf_5

]]></Node>
<StgValue><ssdm name="map_buf_5_load"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
if.then:58 %map_buf_6_load = load i2 %map_buf_6

]]></Node>
<StgValue><ssdm name="map_buf_6_load"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.then:59 %map_buf_7_load = load i1 %map_buf_7

]]></Node>
<StgValue><ssdm name="map_buf_7_load"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.then:60 %map_buf_8_load = load i4 %map_buf_8

]]></Node>
<StgValue><ssdm name="map_buf_8_load"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.then:61 %map_buf_9_load = load i4 %map_buf_9

]]></Node>
<StgValue><ssdm name="map_buf_9_load"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.then:62 %map_buf_10_load = load i4 %map_buf_10

]]></Node>
<StgValue><ssdm name="map_buf_10_load"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.then:63 %map_buf_11_load = load i4 %map_buf_11

]]></Node>
<StgValue><ssdm name="map_buf_11_load"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then:64 %map_buf_12_load = load i3 %map_buf_12

]]></Node>
<StgValue><ssdm name="map_buf_12_load"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then:65 %map_buf_13_load = load i3 %map_buf_13

]]></Node>
<StgValue><ssdm name="map_buf_13_load"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
if.then:66 %map_buf_14_load = load i2 %map_buf_14

]]></Node>
<StgValue><ssdm name="map_buf_14_load"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.then:67 %map_buf_15_load = load i4 %map_buf_15

]]></Node>
<StgValue><ssdm name="map_buf_15_load"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="16" op_26_bw="1" op_27_bw="2" op_28_bw="1" op_29_bw="3" op_30_bw="3" op_31_bw="2" op_32_bw="1" op_33_bw="4" op_34_bw="4" op_35_bw="4" op_36_bw="4" op_37_bw="3" op_38_bw="3" op_39_bw="2" op_40_bw="4" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="0">
<![CDATA[
if.then:68 %call_ln191 = call void @pe, i32 %buf0_value_V_load, i32 %buf0_value_V_1_load, i32 %buf0_value_V_2_load, i32 %buf0_value_V_3_load, i32 %buf0_value_V_4_load, i32 %buf0_value_V_5_load, i32 %buf0_value_V_6_load, i32 %buf0_value_V_7_load, i32 %buf0_value_V_8_load, i32 %buf0_value_V_9_load, i32 %buf0_value_V_10_load, i32 %buf0_value_V_11_load, i32 %buf0_value_V_12_load, i32 %buf0_value_V_13_load, i32 %buf0_value_V_14_load, i32 %buf0_value_V_15_load, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i16 %trunc_ln191, i1 %map_buf_1_load, i2 %map_buf_2_load, i1 %map_buf_3_load, i3 %map_buf_4_load, i3 %map_buf_5_load, i2 %map_buf_6_load, i1 %map_buf_7_load, i4 %map_buf_8_load, i4 %map_buf_9_load, i4 %map_buf_10_load, i4 %map_buf_11_load, i3 %map_buf_12_load, i3 %map_buf_13_load, i2 %map_buf_14_load, i4 %map_buf_15_load, i32 %Out_Buf0_0, i32 %Out_Buf0_1, i32 %Out_Buf0_2, i32 %Out_Buf0_3, i32 %Out_Buf0_4, i32 %Out_Buf0_5, i32 %Out_Buf0_6, i32 %Out_Buf0_7, i32 %K_read

]]></Node>
<StgValue><ssdm name="call_ln191"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.then:19 %specmemcore_ln191 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln191"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.then:20 %specmemcore_ln191 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln191"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.then:21 %specmemcore_ln191 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln191"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.then:22 %specmemcore_ln191 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln191"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.then:23 %specmemcore_ln191 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln191"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.then:24 %specmemcore_ln191 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln191"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.then:25 %specmemcore_ln191 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln191"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.then:26 %specmemcore_ln191 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln191"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.then:27 %specmemcore_ln191 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln191"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.then:28 %specmemcore_ln191 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln191"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.then:29 %specmemcore_ln191 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln191"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.then:30 %specmemcore_ln191 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln191"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.then:31 %specmemcore_ln191 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln191"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.then:32 %specmemcore_ln191 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln191"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.then:33 %specmemcore_ln191 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln191"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.then:34 %specmemcore_ln191 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln191"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="16" op_26_bw="1" op_27_bw="2" op_28_bw="1" op_29_bw="3" op_30_bw="3" op_31_bw="2" op_32_bw="1" op_33_bw="4" op_34_bw="4" op_35_bw="4" op_36_bw="4" op_37_bw="3" op_38_bw="3" op_39_bw="2" op_40_bw="4" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="0">
<![CDATA[
if.then:68 %call_ln191 = call void @pe, i32 %buf0_value_V_load, i32 %buf0_value_V_1_load, i32 %buf0_value_V_2_load, i32 %buf0_value_V_3_load, i32 %buf0_value_V_4_load, i32 %buf0_value_V_5_load, i32 %buf0_value_V_6_load, i32 %buf0_value_V_7_load, i32 %buf0_value_V_8_load, i32 %buf0_value_V_9_load, i32 %buf0_value_V_10_load, i32 %buf0_value_V_11_load, i32 %buf0_value_V_12_load, i32 %buf0_value_V_13_load, i32 %buf0_value_V_14_load, i32 %buf0_value_V_15_load, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i16 %trunc_ln191, i1 %map_buf_1_load, i2 %map_buf_2_load, i1 %map_buf_3_load, i3 %map_buf_4_load, i3 %map_buf_5_load, i2 %map_buf_6_load, i1 %map_buf_7_load, i4 %map_buf_8_load, i4 %map_buf_9_load, i4 %map_buf_10_load, i4 %map_buf_11_load, i3 %map_buf_12_load, i3 %map_buf_13_load, i2 %map_buf_14_load, i4 %map_buf_15_load, i32 %Out_Buf0_0, i32 %Out_Buf0_1, i32 %Out_Buf0_2, i32 %Out_Buf0_3, i32 %Out_Buf0_4, i32 %Out_Buf0_5, i32 %Out_Buf0_6, i32 %Out_Buf0_7, i32 %K_read

]]></Node>
<StgValue><ssdm name="call_ln191"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
if.then:70 %br_ln192 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.else:19 %specmemcore_ln199 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf1_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln199"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.else:20 %specmemcore_ln199 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf1_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln199"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.else:21 %specmemcore_ln199 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf1_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln199"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.else:22 %specmemcore_ln199 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf1_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln199"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.else:23 %specmemcore_ln199 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf1_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln199"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.else:24 %specmemcore_ln199 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf1_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln199"/></StgValue>
</operation>

<operation id="333" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.else:25 %specmemcore_ln199 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf1_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln199"/></StgValue>
</operation>

<operation id="334" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.else:26 %specmemcore_ln199 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln199"/></StgValue>
</operation>

<operation id="335" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.else:27 %specmemcore_ln199 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf1_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln199"/></StgValue>
</operation>

<operation id="336" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.else:28 %specmemcore_ln199 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf1_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln199"/></StgValue>
</operation>

<operation id="337" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.else:29 %specmemcore_ln199 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf1_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln199"/></StgValue>
</operation>

<operation id="338" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.else:30 %specmemcore_ln199 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf1_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln199"/></StgValue>
</operation>

<operation id="339" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.else:31 %specmemcore_ln199 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf1_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln199"/></StgValue>
</operation>

<operation id="340" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.else:32 %specmemcore_ln199 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf1_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln199"/></StgValue>
</operation>

<operation id="341" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.else:33 %specmemcore_ln199 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf1_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln199"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.else:34 %specmemcore_ln199 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf1_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln199"/></StgValue>
</operation>

<operation id="343" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="16" op_26_bw="1" op_27_bw="2" op_28_bw="1" op_29_bw="3" op_30_bw="3" op_31_bw="2" op_32_bw="1" op_33_bw="4" op_34_bw="4" op_35_bw="4" op_36_bw="4" op_37_bw="3" op_38_bw="3" op_39_bw="2" op_40_bw="4" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="0">
<![CDATA[
if.else:68 %call_ln199 = call void @pe, i32 %buf1_value_V_load, i32 %buf1_value_V_1_load, i32 %buf1_value_V_2_load, i32 %buf1_value_V_3_load, i32 %buf1_value_V_4_load, i32 %buf1_value_V_5_load, i32 %buf1_value_V_6_load, i32 %buf1_value_V_7_load, i32 %buf1_value_V_8_load, i32 %buf1_value_V_9_load, i32 %buf1_value_V_10_load, i32 %buf1_value_V_11_load, i32 %buf1_value_V_12_load, i32 %buf1_value_V_13_load, i32 %buf1_value_V_14_load, i32 %buf1_value_V_15_load, i32 %Dense_Buf1, i32 %Dense_Buf1_1, i32 %Dense_Buf1_2, i32 %Dense_Buf1_3, i32 %Dense_Buf1_4, i32 %Dense_Buf1_5, i32 %Dense_Buf1_6, i32 %Dense_Buf1_7, i16 %trunc_ln199, i1 %map_buf_1_load_1, i2 %map_buf_2_load_1, i1 %map_buf_3_load_1, i3 %map_buf_4_load_1, i3 %map_buf_5_load_1, i2 %map_buf_6_load_1, i1 %map_buf_7_load_1, i4 %map_buf_8_load_1, i4 %map_buf_9_load_1, i4 %map_buf_10_load_1, i4 %map_buf_11_load_1, i3 %map_buf_12_load_1, i3 %map_buf_13_load_1, i2 %map_buf_14_load_1, i4 %map_buf_15_load_1, i32 %Out_Buf1_0, i32 %Out_Buf1_1, i32 %Out_Buf1_2, i32 %Out_Buf1_3, i32 %Out_Buf1_4, i32 %Out_Buf1_5, i32 %Out_Buf1_6, i32 %Out_Buf1_7, i32 %K_read

]]></Node>
<StgValue><ssdm name="call_ln199"/></StgValue>
</operation>

<operation id="344" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
if.else:70 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="345" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:0 %store_ln183 = store i28 %add_ln183, i28 %batch

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
for.inc:1 %br_ln183 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="347" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else:0 %cur_row0_V_1_load = load i32 %cur_row0_V_1

]]></Node>
<StgValue><ssdm name="cur_row0_V_1_load"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="31" op_19_bw="31" op_20_bw="31" op_21_bw="31" op_22_bw="31" op_23_bw="31" op_24_bw="31" op_25_bw="31" op_26_bw="31" op_27_bw="31" op_28_bw="31" op_29_bw="31" op_30_bw="31" op_31_bw="31" op_32_bw="31" op_33_bw="31" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="0" op_52_bw="0">
<![CDATA[
if.else:1 %cur_row0_V = call i32 @load_stream_to_buffer, i64 %A_stream, i1 %buf1_eor_V, i1 %buf1_eor_V_1, i1 %buf1_eor_V_2, i1 %buf1_eor_V_3, i1 %buf1_eor_V_4, i1 %buf1_eor_V_5, i1 %buf1_eor_V_6, i1 %buf1_eor_V_7, i1 %buf1_eor_V_8, i1 %buf1_eor_V_9, i1 %buf1_eor_V_10, i1 %buf1_eor_V_11, i1 %buf1_eor_V_12, i1 %buf1_eor_V_13, i1 %buf1_eor_V_14, i1 %buf1_eor_V_15, i31 %buf1_col_V, i31 %buf1_col_V_1, i31 %buf1_col_V_2, i31 %buf1_col_V_3, i31 %buf1_col_V_4, i31 %buf1_col_V_5, i31 %buf1_col_V_6, i31 %buf1_col_V_7, i31 %buf1_col_V_8, i31 %buf1_col_V_9, i31 %buf1_col_V_10, i31 %buf1_col_V_11, i31 %buf1_col_V_12, i31 %buf1_col_V_13, i31 %buf1_col_V_14, i31 %buf1_col_V_15, i32 %buf1_value_V, i32 %buf1_value_V_1, i32 %buf1_value_V_2, i32 %buf1_value_V_3, i32 %buf1_value_V_4, i32 %buf1_value_V_5, i32 %buf1_value_V_6, i32 %buf1_value_V_7, i32 %buf1_value_V_8, i32 %buf1_value_V_9, i32 %buf1_value_V_10, i32 %buf1_value_V_11, i32 %buf1_value_V_12, i32 %buf1_value_V_13, i32 %buf1_value_V_14, i32 %buf1_value_V_15, i32 %cur_row0_V_1_load

]]></Node>
<StgValue><ssdm name="cur_row0_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="349" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="31" op_19_bw="31" op_20_bw="31" op_21_bw="31" op_22_bw="31" op_23_bw="31" op_24_bw="31" op_25_bw="31" op_26_bw="31" op_27_bw="31" op_28_bw="31" op_29_bw="31" op_30_bw="31" op_31_bw="31" op_32_bw="31" op_33_bw="31" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="0" op_52_bw="0">
<![CDATA[
if.else:1 %cur_row0_V = call i32 @load_stream_to_buffer, i64 %A_stream, i1 %buf1_eor_V, i1 %buf1_eor_V_1, i1 %buf1_eor_V_2, i1 %buf1_eor_V_3, i1 %buf1_eor_V_4, i1 %buf1_eor_V_5, i1 %buf1_eor_V_6, i1 %buf1_eor_V_7, i1 %buf1_eor_V_8, i1 %buf1_eor_V_9, i1 %buf1_eor_V_10, i1 %buf1_eor_V_11, i1 %buf1_eor_V_12, i1 %buf1_eor_V_13, i1 %buf1_eor_V_14, i1 %buf1_eor_V_15, i31 %buf1_col_V, i31 %buf1_col_V_1, i31 %buf1_col_V_2, i31 %buf1_col_V_3, i31 %buf1_col_V_4, i31 %buf1_col_V_5, i31 %buf1_col_V_6, i31 %buf1_col_V_7, i31 %buf1_col_V_8, i31 %buf1_col_V_9, i31 %buf1_col_V_10, i31 %buf1_col_V_11, i31 %buf1_col_V_12, i31 %buf1_col_V_13, i31 %buf1_col_V_14, i31 %buf1_col_V_15, i32 %buf1_value_V, i32 %buf1_value_V_1, i32 %buf1_value_V_2, i32 %buf1_value_V_3, i32 %buf1_value_V_4, i32 %buf1_value_V_5, i32 %buf1_value_V_6, i32 %buf1_value_V_7, i32 %buf1_value_V_8, i32 %buf1_value_V_9, i32 %buf1_value_V_10, i32 %buf1_value_V_11, i32 %buf1_value_V_12, i32 %buf1_value_V_13, i32 %buf1_value_V_14, i32 %buf1_value_V_15, i32 %cur_row0_V_1_load

]]></Node>
<StgValue><ssdm name="cur_row0_V"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:69 %store_ln196 = store i32 %cur_row0_V, i32 %cur_row0_V_1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.else:2 %buf1_col_V_load = load i31 %buf1_col_V

]]></Node>
<StgValue><ssdm name="buf1_col_V_load"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.else:3 %buf1_col_V_1_load = load i31 %buf1_col_V_1

]]></Node>
<StgValue><ssdm name="buf1_col_V_1_load"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.else:4 %buf1_col_V_2_load = load i31 %buf1_col_V_2

]]></Node>
<StgValue><ssdm name="buf1_col_V_2_load"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.else:5 %buf1_col_V_3_load = load i31 %buf1_col_V_3

]]></Node>
<StgValue><ssdm name="buf1_col_V_3_load"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.else:6 %buf1_col_V_4_load = load i31 %buf1_col_V_4

]]></Node>
<StgValue><ssdm name="buf1_col_V_4_load"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.else:7 %buf1_col_V_5_load = load i31 %buf1_col_V_5

]]></Node>
<StgValue><ssdm name="buf1_col_V_5_load"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.else:8 %buf1_col_V_6_load = load i31 %buf1_col_V_6

]]></Node>
<StgValue><ssdm name="buf1_col_V_6_load"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.else:9 %buf1_col_V_7_load = load i31 %buf1_col_V_7

]]></Node>
<StgValue><ssdm name="buf1_col_V_7_load"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.else:10 %buf1_col_V_8_load = load i31 %buf1_col_V_8

]]></Node>
<StgValue><ssdm name="buf1_col_V_8_load"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.else:11 %buf1_col_V_9_load = load i31 %buf1_col_V_9

]]></Node>
<StgValue><ssdm name="buf1_col_V_9_load"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.else:12 %buf1_col_V_10_load = load i31 %buf1_col_V_10

]]></Node>
<StgValue><ssdm name="buf1_col_V_10_load"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.else:13 %buf1_col_V_11_load = load i31 %buf1_col_V_11

]]></Node>
<StgValue><ssdm name="buf1_col_V_11_load"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.else:14 %buf1_col_V_12_load = load i31 %buf1_col_V_12

]]></Node>
<StgValue><ssdm name="buf1_col_V_12_load"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.else:15 %buf1_col_V_13_load = load i31 %buf1_col_V_13

]]></Node>
<StgValue><ssdm name="buf1_col_V_13_load"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.else:16 %buf1_col_V_14_load = load i31 %buf1_col_V_14

]]></Node>
<StgValue><ssdm name="buf1_col_V_14_load"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
if.else:17 %buf1_col_V_15_load = load i31 %buf1_col_V_15

]]></Node>
<StgValue><ssdm name="buf1_col_V_15_load"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31" op_3_bw="31" op_4_bw="31" op_5_bw="31" op_6_bw="31" op_7_bw="31" op_8_bw="31" op_9_bw="31" op_10_bw="31" op_11_bw="31" op_12_bw="31" op_13_bw="31" op_14_bw="31" op_15_bw="31" op_16_bw="31" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="1" op_27_bw="2" op_28_bw="1" op_29_bw="3" op_30_bw="3" op_31_bw="2" op_32_bw="1" op_33_bw="4" op_34_bw="4" op_35_bw="4" op_36_bw="4" op_37_bw="3" op_38_bw="3" op_39_bw="2" op_40_bw="4" op_41_bw="32" op_42_bw="64" op_43_bw="32">
<![CDATA[
if.else:18 %call_ln198 = call void @load_dense_accoding_A, i31 %buf1_col_V_load, i31 %buf1_col_V_1_load, i31 %buf1_col_V_2_load, i31 %buf1_col_V_3_load, i31 %buf1_col_V_4_load, i31 %buf1_col_V_5_load, i31 %buf1_col_V_6_load, i31 %buf1_col_V_7_load, i31 %buf1_col_V_8_load, i31 %buf1_col_V_9_load, i31 %buf1_col_V_10_load, i31 %buf1_col_V_11_load, i31 %buf1_col_V_12_load, i31 %buf1_col_V_13_load, i31 %buf1_col_V_14_load, i31 %buf1_col_V_15_load, i32 %Dense_Buf1, i32 %Dense_Buf1_1, i32 %Dense_Buf1_2, i32 %Dense_Buf1_3, i32 %Dense_Buf1_4, i32 %Dense_Buf1_5, i32 %Dense_Buf1_6, i32 %Dense_Buf1_7, i32 %map_buf, i1 %map_buf_1, i2 %map_buf_2, i1 %map_buf_3, i3 %map_buf_4, i3 %map_buf_5, i2 %map_buf_6, i1 %map_buf_7, i4 %map_buf_8, i4 %map_buf_9, i4 %map_buf_10, i4 %map_buf_11, i3 %map_buf_12, i3 %map_buf_13, i2 %map_buf_14, i4 %map_buf_15, i32 %gmem1, i64 %B_read, i32 %K_read

]]></Node>
<StgValue><ssdm name="call_ln198"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="368" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31" op_3_bw="31" op_4_bw="31" op_5_bw="31" op_6_bw="31" op_7_bw="31" op_8_bw="31" op_9_bw="31" op_10_bw="31" op_11_bw="31" op_12_bw="31" op_13_bw="31" op_14_bw="31" op_15_bw="31" op_16_bw="31" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="1" op_27_bw="2" op_28_bw="1" op_29_bw="3" op_30_bw="3" op_31_bw="2" op_32_bw="1" op_33_bw="4" op_34_bw="4" op_35_bw="4" op_36_bw="4" op_37_bw="3" op_38_bw="3" op_39_bw="2" op_40_bw="4" op_41_bw="32" op_42_bw="64" op_43_bw="32">
<![CDATA[
if.else:18 %call_ln198 = call void @load_dense_accoding_A, i31 %buf1_col_V_load, i31 %buf1_col_V_1_load, i31 %buf1_col_V_2_load, i31 %buf1_col_V_3_load, i31 %buf1_col_V_4_load, i31 %buf1_col_V_5_load, i31 %buf1_col_V_6_load, i31 %buf1_col_V_7_load, i31 %buf1_col_V_8_load, i31 %buf1_col_V_9_load, i31 %buf1_col_V_10_load, i31 %buf1_col_V_11_load, i31 %buf1_col_V_12_load, i31 %buf1_col_V_13_load, i31 %buf1_col_V_14_load, i31 %buf1_col_V_15_load, i32 %Dense_Buf1, i32 %Dense_Buf1_1, i32 %Dense_Buf1_2, i32 %Dense_Buf1_3, i32 %Dense_Buf1_4, i32 %Dense_Buf1_5, i32 %Dense_Buf1_6, i32 %Dense_Buf1_7, i32 %map_buf, i1 %map_buf_1, i2 %map_buf_2, i1 %map_buf_3, i3 %map_buf_4, i3 %map_buf_5, i2 %map_buf_6, i1 %map_buf_7, i4 %map_buf_8, i4 %map_buf_9, i4 %map_buf_10, i4 %map_buf_11, i3 %map_buf_12, i3 %map_buf_13, i2 %map_buf_14, i4 %map_buf_15, i32 %gmem1, i64 %B_read, i32 %K_read

]]></Node>
<StgValue><ssdm name="call_ln198"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="369" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else:35 %buf1_value_V_load = load i32 %buf1_value_V

]]></Node>
<StgValue><ssdm name="buf1_value_V_load"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else:36 %buf1_value_V_1_load = load i32 %buf1_value_V_1

]]></Node>
<StgValue><ssdm name="buf1_value_V_1_load"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else:37 %buf1_value_V_2_load = load i32 %buf1_value_V_2

]]></Node>
<StgValue><ssdm name="buf1_value_V_2_load"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else:38 %buf1_value_V_3_load = load i32 %buf1_value_V_3

]]></Node>
<StgValue><ssdm name="buf1_value_V_3_load"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else:39 %buf1_value_V_4_load = load i32 %buf1_value_V_4

]]></Node>
<StgValue><ssdm name="buf1_value_V_4_load"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else:40 %buf1_value_V_5_load = load i32 %buf1_value_V_5

]]></Node>
<StgValue><ssdm name="buf1_value_V_5_load"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else:41 %buf1_value_V_6_load = load i32 %buf1_value_V_6

]]></Node>
<StgValue><ssdm name="buf1_value_V_6_load"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else:42 %buf1_value_V_7_load = load i32 %buf1_value_V_7

]]></Node>
<StgValue><ssdm name="buf1_value_V_7_load"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else:43 %buf1_value_V_8_load = load i32 %buf1_value_V_8

]]></Node>
<StgValue><ssdm name="buf1_value_V_8_load"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else:44 %buf1_value_V_9_load = load i32 %buf1_value_V_9

]]></Node>
<StgValue><ssdm name="buf1_value_V_9_load"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else:45 %buf1_value_V_10_load = load i32 %buf1_value_V_10

]]></Node>
<StgValue><ssdm name="buf1_value_V_10_load"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else:46 %buf1_value_V_11_load = load i32 %buf1_value_V_11

]]></Node>
<StgValue><ssdm name="buf1_value_V_11_load"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else:47 %buf1_value_V_12_load = load i32 %buf1_value_V_12

]]></Node>
<StgValue><ssdm name="buf1_value_V_12_load"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else:48 %buf1_value_V_13_load = load i32 %buf1_value_V_13

]]></Node>
<StgValue><ssdm name="buf1_value_V_13_load"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else:49 %buf1_value_V_14_load = load i32 %buf1_value_V_14

]]></Node>
<StgValue><ssdm name="buf1_value_V_14_load"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else:50 %buf1_value_V_15_load = load i32 %buf1_value_V_15

]]></Node>
<StgValue><ssdm name="buf1_value_V_15_load"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else:51 %map_buf_load_1 = load i32 %map_buf

]]></Node>
<StgValue><ssdm name="map_buf_load_1"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="32">
<![CDATA[
if.else:52 %trunc_ln199 = trunc i32 %map_buf_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln199"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.else:53 %map_buf_1_load_1 = load i1 %map_buf_1

]]></Node>
<StgValue><ssdm name="map_buf_1_load_1"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
if.else:54 %map_buf_2_load_1 = load i2 %map_buf_2

]]></Node>
<StgValue><ssdm name="map_buf_2_load_1"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.else:55 %map_buf_3_load_1 = load i1 %map_buf_3

]]></Node>
<StgValue><ssdm name="map_buf_3_load_1"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.else:56 %map_buf_4_load_1 = load i3 %map_buf_4

]]></Node>
<StgValue><ssdm name="map_buf_4_load_1"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.else:57 %map_buf_5_load_1 = load i3 %map_buf_5

]]></Node>
<StgValue><ssdm name="map_buf_5_load_1"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
if.else:58 %map_buf_6_load_1 = load i2 %map_buf_6

]]></Node>
<StgValue><ssdm name="map_buf_6_load_1"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.else:59 %map_buf_7_load_1 = load i1 %map_buf_7

]]></Node>
<StgValue><ssdm name="map_buf_7_load_1"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.else:60 %map_buf_8_load_1 = load i4 %map_buf_8

]]></Node>
<StgValue><ssdm name="map_buf_8_load_1"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.else:61 %map_buf_9_load_1 = load i4 %map_buf_9

]]></Node>
<StgValue><ssdm name="map_buf_9_load_1"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.else:62 %map_buf_10_load_1 = load i4 %map_buf_10

]]></Node>
<StgValue><ssdm name="map_buf_10_load_1"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.else:63 %map_buf_11_load_1 = load i4 %map_buf_11

]]></Node>
<StgValue><ssdm name="map_buf_11_load_1"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.else:64 %map_buf_12_load_1 = load i3 %map_buf_12

]]></Node>
<StgValue><ssdm name="map_buf_12_load_1"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.else:65 %map_buf_13_load_1 = load i3 %map_buf_13

]]></Node>
<StgValue><ssdm name="map_buf_13_load_1"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
if.else:66 %map_buf_14_load_1 = load i2 %map_buf_14

]]></Node>
<StgValue><ssdm name="map_buf_14_load_1"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.else:67 %map_buf_15_load_1 = load i4 %map_buf_15

]]></Node>
<StgValue><ssdm name="map_buf_15_load_1"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="16" op_26_bw="1" op_27_bw="2" op_28_bw="1" op_29_bw="3" op_30_bw="3" op_31_bw="2" op_32_bw="1" op_33_bw="4" op_34_bw="4" op_35_bw="4" op_36_bw="4" op_37_bw="3" op_38_bw="3" op_39_bw="2" op_40_bw="4" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="0">
<![CDATA[
if.else:68 %call_ln199 = call void @pe, i32 %buf1_value_V_load, i32 %buf1_value_V_1_load, i32 %buf1_value_V_2_load, i32 %buf1_value_V_3_load, i32 %buf1_value_V_4_load, i32 %buf1_value_V_5_load, i32 %buf1_value_V_6_load, i32 %buf1_value_V_7_load, i32 %buf1_value_V_8_load, i32 %buf1_value_V_9_load, i32 %buf1_value_V_10_load, i32 %buf1_value_V_11_load, i32 %buf1_value_V_12_load, i32 %buf1_value_V_13_load, i32 %buf1_value_V_14_load, i32 %buf1_value_V_15_load, i32 %Dense_Buf1, i32 %Dense_Buf1_1, i32 %Dense_Buf1_2, i32 %Dense_Buf1_3, i32 %Dense_Buf1_4, i32 %Dense_Buf1_5, i32 %Dense_Buf1_6, i32 %Dense_Buf1_7, i16 %trunc_ln199, i1 %map_buf_1_load_1, i2 %map_buf_2_load_1, i1 %map_buf_3_load_1, i3 %map_buf_4_load_1, i3 %map_buf_5_load_1, i2 %map_buf_6_load_1, i1 %map_buf_7_load_1, i4 %map_buf_8_load_1, i4 %map_buf_9_load_1, i4 %map_buf_10_load_1, i4 %map_buf_11_load_1, i3 %map_buf_12_load_1, i3 %map_buf_13_load_1, i2 %map_buf_14_load_1, i4 %map_buf_15_load_1, i32 %Out_Buf1_0, i32 %Out_Buf1_1, i32 %Out_Buf1_2, i32 %Out_Buf1_3, i32 %Out_Buf1_4, i32 %Out_Buf1_5, i32 %Out_Buf1_6, i32 %Out_Buf1_7, i32 %K_read

]]></Node>
<StgValue><ssdm name="call_ln199"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
