GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\UART_MENSAJE_2\src\uart_rx.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\UART_MENSAJE_2\src\uart_top.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\UART_MENSAJE_2\src\uart_tx.v'
Compiling module 'uart_top'("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\UART_MENSAJE_2\src\uart_top.v":1)
Extracting RAM for identifier 'buffer'("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\UART_MENSAJE_2\src\uart_top.v":16)
Compiling module 'uart_rx'("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\UART_MENSAJE_2\src\uart_rx.v":1)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\UART_MENSAJE_2\src\uart_rx.v":40)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\UART_MENSAJE_2\src\uart_rx.v":49)
Compiling module 'uart_tx'("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\UART_MENSAJE_2\src\uart_tx.v":1)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\UART_MENSAJE_2\src\uart_tx.v":36)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\UART_MENSAJE_2\src\uart_tx.v":41)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\UART_MENSAJE_2\src\uart_top.v":66)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\UART_MENSAJE_2\src\uart_top.v":84)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\UART_MENSAJE_2\src\uart_top.v":108)
NOTE  (EX0101) : Current top module is "uart_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\UART_MENSAJE_2\impl\gwsynthesis\UART_MENSAJE_2.vg" completed
[100%] Generate report file "C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\UART_MENSAJE_2\impl\gwsynthesis\UART_MENSAJE_2_syn.rpt.html" completed
GowinSynthesis finish
