// Seed: 52370760
`timescale 1ps / 1ps
`define pp_7 0
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output logic id_3,
    output logic id_4,
    output id_5
    , id_7,
    input id_6
);
  type_12(
      id_1, id_3 - id_0, id_4, id_1
  );
  always id_5 <= "";
  assign id_4 = id_6;
  logic id_8 = (1'b0);
  assign id_4.id_2 = 1;
  assign id_8 = 1'h0;
endmodule
`define pp_8 0
`define pp_9 0
