<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p905" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_905{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_905{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_905{left:668px;bottom:1141px;letter-spacing:-0.14px;}
#t4_905{left:70px;bottom:1084px;}
#t5_905{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t6_905{left:96px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t7_905{left:70px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t8_905{left:634px;bottom:1053px;}
#t9_905{left:649px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ta_905{left:70px;bottom:1030px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tb_905{left:70px;bottom:962px;letter-spacing:0.18px;}
#tc_905{left:151px;bottom:962px;letter-spacing:0.22px;word-spacing:-0.04px;}
#td_905{left:70px;bottom:936px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_905{left:70px;bottom:878px;letter-spacing:0.14px;}
#tf_905{left:152px;bottom:878px;letter-spacing:0.18px;word-spacing:0.01px;}
#tg_905{left:70px;bottom:854px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#th_905{left:70px;bottom:837px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ti_905{left:70px;bottom:820px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tj_905{left:70px;bottom:804px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tk_905{left:91px;bottom:773px;letter-spacing:-0.14px;}
#tl_905{left:91px;bottom:755px;letter-spacing:-0.14px;}
#tm_905{left:125px;bottom:755px;letter-spacing:-0.12px;}
#tn_905{left:91px;bottom:736px;letter-spacing:-0.12px;}
#to_905{left:70px;bottom:712px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#tp_905{left:70px;bottom:695px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tq_905{left:70px;bottom:636px;letter-spacing:0.14px;}
#tr_905{left:152px;bottom:636px;letter-spacing:0.16px;word-spacing:0.01px;}
#ts_905{left:70px;bottom:613px;letter-spacing:-0.14px;word-spacing:-1px;}
#tt_905{left:70px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_905{left:70px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_905{left:70px;bottom:553px;}
#tw_905{left:96px;bottom:556px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tx_905{left:70px;bottom:530px;}
#ty_905{left:96px;bottom:533px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_905{left:70px;bottom:507px;}
#t10_905{left:96px;bottom:510px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_905{left:96px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t12_905{left:70px;bottom:425px;letter-spacing:0.17px;}
#t13_905{left:151px;bottom:425px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t14_905{left:70px;bottom:400px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_905{left:70px;bottom:383px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t16_905{left:70px;bottom:367px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t17_905{left:70px;bottom:350px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t18_905{left:70px;bottom:333px;letter-spacing:-0.14px;word-spacing:-0.38px;}
#t19_905{left:70px;bottom:316px;letter-spacing:-0.08px;word-spacing:-0.94px;}
#t1a_905{left:70px;bottom:299px;letter-spacing:-0.03px;word-spacing:-0.38px;}
#t1b_905{left:70px;bottom:283px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1c_905{left:70px;bottom:266px;letter-spacing:-0.14px;}
#t1d_905{left:70px;bottom:241px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#t1e_905{left:70px;bottom:224px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t1f_905{left:70px;bottom:208px;letter-spacing:-0.15px;word-spacing:-0.37px;}

.s1_905{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_905{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_905{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_905{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_905{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_905{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_905{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_905{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts905" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg905Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg905" style="-webkit-user-select: none;"><object width="935" height="1210" data="905/905.svg" type="image/svg+xml" id="pdf905" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_905" class="t s1_905">Vol. 3B </span><span id="t2_905" class="t s1_905">23-7 </span>
<span id="t3_905" class="t s2_905">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_905" class="t s3_905">• </span><span id="t5_905" class="t s4_905">Bits 19 (the VIF flag) and 20 (the VIP flag) will always be zero on processors that do not support virtual mode </span>
<span id="t6_905" class="t s4_905">extensions, which includes all 32-bit processors prior to the Pentium processor. </span>
<span id="t7_905" class="t s4_905">See Chapter 20, “Processor Identification and Feature Determination,” in the Intel </span>
<span id="t8_905" class="t s5_905">® </span>
<span id="t9_905" class="t s4_905">64 and IA-32 Architectures </span>
<span id="ta_905" class="t s4_905">Software Developer’s Manual, Volume 1, for more information on identifying processors. </span>
<span id="tb_905" class="t s6_905">23.17 </span><span id="tc_905" class="t s6_905">STACK OPERATIONS AND USER SOFTWARE </span>
<span id="td_905" class="t s4_905">This section identifies the differences in stack implementation between the various IA-32 processors. </span>
<span id="te_905" class="t s7_905">23.17.1 </span><span id="tf_905" class="t s7_905">PUSH SP </span>
<span id="tg_905" class="t s4_905">The P6 family, Pentium, Intel486, Intel386, and Intel 286 processors push a different value on the stack for a PUSH </span>
<span id="th_905" class="t s4_905">SP instruction than the 8086 processor. The 32-bit processors push the value of the SP register before it is decre- </span>
<span id="ti_905" class="t s4_905">mented as part of the push operation; the 8086 processor pushes the value of the SP register after it is decre- </span>
<span id="tj_905" class="t s4_905">mented. If the value pushed is important, replace PUSH SP instructions with the following three instructions: </span>
<span id="tk_905" class="t s8_905">PUSH BP </span>
<span id="tl_905" class="t s8_905">MOV </span><span id="tm_905" class="t s8_905">BP, SP </span>
<span id="tn_905" class="t s8_905">XCHG BP, [BP] </span>
<span id="to_905" class="t s4_905">This code functions as the 8086 processor PUSH SP instruction on the P6 family, Pentium, Intel486, Intel386, and </span>
<span id="tp_905" class="t s4_905">Intel 286 processors. </span>
<span id="tq_905" class="t s7_905">23.17.2 </span><span id="tr_905" class="t s7_905">EFLAGS Pushed on the Stack </span>
<span id="ts_905" class="t s4_905">The setting of the stored values of bits 12 through 15 (which includes the IOPL field and the NT flag) in the EFLAGS </span>
<span id="tt_905" class="t s4_905">register by the PUSHF instruction, by interrupts, and by exceptions is different with the 32-bit IA-32 processors </span>
<span id="tu_905" class="t s4_905">than with the 8086 and Intel 286 processors. The differences are as follows: </span>
<span id="tv_905" class="t s3_905">• </span><span id="tw_905" class="t s4_905">8086 processor—bits 12 through 15 are always set. </span>
<span id="tx_905" class="t s3_905">• </span><span id="ty_905" class="t s4_905">Intel 286 processor—bits 12 through 15 are always cleared in real-address mode. </span>
<span id="tz_905" class="t s3_905">• </span><span id="t10_905" class="t s4_905">32-bit processors in real-address mode—bit 15 (reserved) is always cleared, and bits 12 through 14 have the </span>
<span id="t11_905" class="t s4_905">last value loaded into them. </span>
<span id="t12_905" class="t s6_905">23.18 </span><span id="t13_905" class="t s6_905">X87 FPU </span>
<span id="t14_905" class="t s4_905">This section addresses the issues that must be faced when porting floating-point software designed to run on </span>
<span id="t15_905" class="t s4_905">earlier IA-32 processors and math coprocessors to a Pentium 4, Intel Xeon, P6 family, or Pentium processor with </span>
<span id="t16_905" class="t s4_905">integrated x87 FPU. To software, a Pentium 4, Intel Xeon, or P6 family processor looks very much like a Pentium </span>
<span id="t17_905" class="t s4_905">processor. Floating-point software which runs on a Pentium or Intel486 DX processor, or on an Intel486 SX </span>
<span id="t18_905" class="t s4_905">processor/Intel 487 SX math coprocessor system or an Intel386 processor/Intel 387 math coprocessor system, </span>
<span id="t19_905" class="t s4_905">will run with at most minor modifications on a Pentium 4, Intel Xeon, or P6 family processor. To port code directly </span>
<span id="t1a_905" class="t s4_905">from an Intel 286 processor/Intel 287 math coprocessor system or an Intel 8086 processor/8087 math copro- </span>
<span id="t1b_905" class="t s4_905">cessor system to a Pentium 4, Intel Xeon, P6 family, or Pentium processor, certain additional issues must be </span>
<span id="t1c_905" class="t s4_905">addressed. </span>
<span id="t1d_905" class="t s4_905">In the following sections, the term “32-bit x87 FPUs” refers to the P6 family, Pentium, and Intel486 DX processors, </span>
<span id="t1e_905" class="t s4_905">and to the Intel 487 SX and Intel 387 math coprocessors; the term “16-bit IA-32 math coprocessors” refers to the </span>
<span id="t1f_905" class="t s4_905">Intel 287 and 8087 math coprocessors. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
