

================================================================
== Vitis HLS Report for 'tpgForeground_Pipeline_VITIS_LOOP_774_2'
================================================================
* Date:           Tue Dec  3 13:25:31 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.959 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max   | min |  max  |                      Type                     |
    +---------+---------+-----------+----------+-----+-------+-----------------------------------------------+
    |        3|    65539|  30.000 ns|  0.655 ms|    1|  65536|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_774_2  |        1|    65537|         4|          1|          1|  0 ~ 65535|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    561|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       8|      1|    -|
|Multiplexer      |        -|    -|       0|    201|    -|
|Register         |        -|    -|     285|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     293|    795|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |whiYuv_2_U  |tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R  |        0|  8|   1|    0|     3|    8|     1|           24|
    +------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                                              |        0|  8|   1|    0|     3|    8|     1|           24|
    +------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1912_fu_545_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln1916_fu_569_p2              |         +|   0|  0|  23|          16|          16|
    |boxBottom_fu_638_p2               |         +|   0|  0|  23|          16|          16|
    |boxRight_fu_633_p2                |         +|   0|  0|  23|          16|          16|
    |x_2_fu_435_p2                     |         +|   0|  0|  23|          16|           1|
    |sub_ln1914_fu_540_p2              |         -|   0|  0|  23|          16|          16|
    |sub_ln1918_fu_564_p2              |         -|   0|  0|  23|          16|          16|
    |and_ln1942_1_fu_681_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln1942_2_fu_675_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln1942_fu_687_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln1947_fu_693_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_342                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_355                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_358                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_382                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_423                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_702                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred293_state3       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred370_state3       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred377_state3       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred392_state3       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1884_fu_451_p2             |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln1889_fu_492_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1894_fu_503_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1901_fu_518_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1906_fu_529_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1932_1_fu_654_p2           |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1932_fu_643_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1937_1_fu_670_p2           |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1937_fu_659_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1963_fu_457_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln774_fu_429_p2              |      icmp|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln1884_fu_445_p2               |        or|   0|  0|  16|          16|          16|
    |or_ln1963_fu_463_p2               |        or|   0|  0|   2|           1|           1|
    |boxHCoord                         |    select|   0|  0|  16|           1|          16|
    |boxVCoord                         |    select|   0|  0|  16|           1|          16|
    |empty_fu_738_p3                   |    select|   0|  0|   8|           1|           8|
    |p_0_2_0_0_0269598_fu_717_p3       |    select|   0|  0|   8|           1|           8|
    |pixOut_10_fu_724_p3               |    select|   0|  0|   8|           1|           8|
    |pixOut_5_fu_697_p3                |    select|   0|  0|   8|           1|           8|
    |pixOut_9_fu_703_p3                |    select|   0|  0|   8|           1|           1|
    |select_ln1975_fu_469_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln1991_fu_731_p3           |    select|   0|  0|   8|           1|           1|
    |select_ln1993_fu_710_p3           |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln1932_fu_648_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln1937_fu_664_p2              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 561|         334|         367|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_empty_86_phi_fu_322_p8        |  14|          3|    1|          3|
    |ap_phi_mux_empty_87_phi_fu_305_p8        |  14|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_phi_ln1975_reg_336  |  14|          3|    2|          6|
    |ap_phi_reg_pp0_iter1_pix_3_reg_364       |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_pix_4_reg_347       |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_pix_reg_383         |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter3_pix_3_reg_364       |  20|          4|    8|         32|
    |ap_phi_reg_pp0_iter3_pix_4_reg_347       |  20|          4|    8|         32|
    |ap_phi_reg_pp0_iter3_pix_reg_383         |  20|          4|    8|         32|
    |ap_sig_allocacmp_x_1                     |   9|          2|   16|         32|
    |bckgndYUV_blk_n                          |   9|          2|    1|          2|
    |boxHCoord_loc_1_fu_140                   |   9|          2|   16|         32|
    |boxVCoord_loc_1_fu_136                   |   9|          2|   16|         32|
    |ovrlayYUV_blk_n                          |   9|          2|    1|          2|
    |x_fu_132                                 |   9|          2|   16|         32|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 201|         43|  120|        292|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_phi_ln1975_reg_336  |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter1_pix_3_reg_364       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_4_reg_347       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_reg_383         |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_pix_3_reg_364       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_pix_4_reg_347       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_pix_reg_383         |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_pix_3_reg_364       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_pix_4_reg_347       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_pix_reg_383         |   8|   0|    8|          0|
    |ap_predicate_pred293_state3              |   1|   0|    1|          0|
    |ap_predicate_pred370_state3              |   1|   0|    1|          0|
    |ap_predicate_pred377_state3              |   1|   0|    1|          0|
    |ap_predicate_pred392_state3              |   1|   0|    1|          0|
    |boxHCoord_loc_1_fu_140                   |  16|   0|   16|          0|
    |boxHCoord_loc_1_load_reg_915             |  16|   0|   16|          0|
    |boxVCoord_loc_1_fu_136                   |  16|   0|   16|          0|
    |boxVCoord_loc_1_load_reg_910             |  16|   0|   16|          0|
    |hDir                                     |   1|   0|    1|          0|
    |icmp_ln1884_reg_897                      |   1|   0|    1|          0|
    |icmp_ln774_reg_888                       |   1|   0|    1|          0|
    |motionSpeed_cast_reg_874                 |   8|   0|   16|          8|
    |or_ln1963_reg_901                        |   1|   0|    1|          0|
    |trunc_ln774_reg_892                      |   1|   0|    1|          0|
    |trunc_ln774_reg_892_pp0_iter1_reg        |   1|   0|    1|          0|
    |vDir                                     |   1|   0|    1|          0|
    |x_1_reg_882                              |  16|   0|   16|          0|
    |x_1_reg_882_pp0_iter1_reg                |  16|   0|   16|          0|
    |x_fu_132                                 |  16|   0|   16|          0|
    |zext_ln1889_cast_reg_868                 |   9|   0|   16|          7|
    |icmp_ln774_reg_888                       |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 285|  32|  237|         15|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|bckgndYUV_dout              |   in|   24|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_num_data_valid    |   in|    5|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_fifo_cap          |   in|    5|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_empty_n           |   in|    1|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_read              |  out|    1|     ap_fifo|                                bckgndYUV|       pointer|
|ovrlayYUV_din               |  out|   24|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_num_data_valid    |   in|    5|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_fifo_cap          |   in|    5|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_full_n            |   in|    1|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_write             |  out|    1|     ap_fifo|                                ovrlayYUV|       pointer|
|boxHCoord_loc_0             |   in|   16|     ap_none|                          boxHCoord_loc_0|        scalar|
|boxVCoord_loc_0             |   in|   16|     ap_none|                          boxVCoord_loc_0|        scalar|
|loopWidth                   |   in|   16|     ap_none|                                loopWidth|        scalar|
|boxColorB                   |   in|    8|     ap_none|                                boxColorB|        scalar|
|conv2_i_i_i129              |   in|    8|     ap_none|                           conv2_i_i_i129|        scalar|
|boxColorR                   |   in|    8|     ap_none|                                boxColorR|        scalar|
|and4_i                      |   in|    1|     ap_none|                                   and4_i|        scalar|
|and26_i                     |   in|    1|     ap_none|                                  and26_i|        scalar|
|tobool                      |   in|    1|     ap_none|                                   tobool|        scalar|
|and10_i                     |   in|    1|     ap_none|                                  and10_i|        scalar|
|patternId_val_load          |   in|    8|     ap_none|                       patternId_val_load|        scalar|
|boxSize                     |   in|   16|     ap_none|                                  boxSize|        scalar|
|y                           |   in|   16|     ap_none|                                        y|        scalar|
|motionSpeed                 |   in|    8|     ap_none|                              motionSpeed|        scalar|
|vMax                        |   in|   16|     ap_none|                                     vMax|        scalar|
|hMax                        |   in|   16|     ap_none|                                     hMax|        scalar|
|zext_ln1889                 |   in|    9|     ap_none|                              zext_ln1889|        scalar|
|icmp                        |   in|    1|     ap_none|                                     icmp|        scalar|
|boxColorG                   |   in|    8|     ap_none|                                boxColorG|        scalar|
|crossHairX                  |   in|   16|     ap_none|                               crossHairX|        scalar|
|cmp2_i                      |   in|    1|     ap_none|                                   cmp2_i|        scalar|
|color                       |   in|    8|     ap_none|                                    color|        scalar|
|boxHCoord_loc_1_out         |  out|   16|      ap_vld|                      boxHCoord_loc_1_out|       pointer|
|boxHCoord_loc_1_out_ap_vld  |  out|    1|      ap_vld|                      boxHCoord_loc_1_out|       pointer|
|boxVCoord_loc_1_out         |  out|   16|      ap_vld|                      boxVCoord_loc_1_out|       pointer|
|boxVCoord_loc_1_out_ap_vld  |  out|    1|      ap_vld|                      boxVCoord_loc_1_out|       pointer|
|boxHCoord                   |  out|   16|      ap_vld|                                boxHCoord|       pointer|
|boxHCoord_ap_vld            |  out|    1|      ap_vld|                                boxHCoord|       pointer|
|boxVCoord                   |  out|   16|      ap_vld|                                boxVCoord|       pointer|
|boxVCoord_ap_vld            |  out|    1|      ap_vld|                                boxVCoord|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+

