{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479454986799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479454986799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 01:43:06 2016 " "Processing started: Fri Nov 18 01:43:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479454986799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1479454986799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSP430x2xx -c MSP430x2xx --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSP430x2xx -c MSP430x2xx --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1479454986799 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Design Software" 0 -1 1479454987243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU16bit_tb " "Found entity 1: ALU16bit_tb" {  } { { "ALU16bit_tb.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479455003259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1479455003259 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU16bit.v(83) " "Verilog HDL warning at ALU16bit.v(83): extended using \"x\" or \"z\"" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1479455003261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU16bit " "Found entity 1: ALU16bit" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479455003261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1479455003261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479455003263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1479455003263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_register.v 1 1 " "Found 1 design units, including 1 entities, in source file bank_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 bank_register " "Found entity 1: bank_register" {  } { { "bank_register.v" "" { Text "C:/Computer_Architecture/Ramses/bank_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479455003264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1479455003264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1_bit " "Found entity 1: mux_1_bit" {  } { { "mux_1_bit.v" "" { Text "C:/Computer_Architecture/Ramses/mux_1_bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479455003266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1479455003266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430x2xx.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430x2xx.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSP430x2xx " "Found entity 1: MSP430x2xx" {  } { { "MSP430x2xx.v" "" { Text "C:/Computer_Architecture/Ramses/MSP430x2xx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479455003268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1479455003268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430x2xx_block_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file msp430x2xx_block_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MSP430x2xx_block_diagram " "Found entity 1: MSP430x2xx_block_diagram" {  } { { "MSP430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479455003269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1479455003269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSP430x2xx " "Elaborating entity \"MSP430x2xx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1479455003298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSP430x2xx_block_diagram MSP430x2xx_block_diagram:MSP430x2xx " "Elaborating entity \"MSP430x2xx_block_diagram\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\"" {  } { { "MSP430x2xx.v" "MSP430x2xx" { Text "C:/Computer_Architecture/Ramses/MSP430x2xx.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1479455003299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU16bit MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst " "Elaborating entity \"ALU16bit\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 96 728 904 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1479455003382 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "V ALU16bit.v(28) " "Verilog HDL warning at ALU16bit.v(28): object V used but never assigned" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1479455003407 "|MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result ALU16bit.v(52) " "Verilog HDL Always Construct warning at ALU16bit.v(52): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1479455003407 "|MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result ALU16bit.v(55) " "Verilog HDL Always Construct warning at ALU16bit.v(55): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1479455003407 "|MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result ALU16bit.v(58) " "Verilog HDL Always Construct warning at ALU16bit.v(58): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1479455003407 "|MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result ALU16bit.v(64) " "Verilog HDL Always Construct warning at ALU16bit.v(64): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1479455003407 "|MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result ALU16bit.v(69) " "Verilog HDL Always Construct warning at ALU16bit.v(69): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1479455003407 "|MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU16bit.v(32) " "Verilog HDL Always Construct warning at ALU16bit.v(32): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1479455003407 "|MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N ALU16bit.v(32) " "Verilog HDL Always Construct warning at ALU16bit.v(32): inferring latch(es) for variable \"N\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1479455003407 "|MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z ALU16bit.v(32) " "Verilog HDL Always Construct warning at ALU16bit.v(32): inferring latch(es) for variable \"Z\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1479455003407 "|MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C ALU16bit.v(32) " "Verilog HDL Always Construct warning at ALU16bit.v(32): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1479455003407 "|MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "V 0 ALU16bit.v(28) " "Net \"V\" at ALU16bit.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1479455003407 "|MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C ALU16bit.v(32) " "Inferred latch for \"C\" at ALU16bit.v(32)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1479455003407 "|MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z ALU16bit.v(32) " "Inferred latch for \"Z\" at ALU16bit.v(32)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1479455003407 "|MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N ALU16bit.v(32) " "Inferred latch for \"N\" at ALU16bit.v(32)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1479455003407 "|MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU16bit.v(32) " "Inferred latch for \"result\[0\]\" at ALU16bit.v(32)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1479455003408 "|MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU16bit.v(32) " "Inferred latch for \"result\[1\]\" at ALU16bit.v(32)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1479455003408 "|MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU16bit.v(32) " "Inferred latch for \"result\[2\]\" at ALU16bit.v(32)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1479455003408 "|MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU16bit.v(32) " "Inferred latch for \"result\[3\]\" at ALU16bit.v(32)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1479455003408 "|MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU16bit.v(32) " "Inferred latch for \"result\[4\]\" at ALU16bit.v(32)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1479455003408 "|MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU16bit.v(32) " "Inferred latch for \"result\[5\]\" at ALU16bit.v(32)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1479455003408 "|MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU16bit.v(32) " "Inferred latch for \"result\[6\]\" at ALU16bit.v(32)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1479455003408 "|MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU16bit.v(32) " "Inferred latch for \"result\[7\]\" at ALU16bit.v(32)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1479455003408 "|MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU16bit.v(32) " "Inferred latch for \"result\[8\]\" at ALU16bit.v(32)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1479455003408 "|MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU16bit.v(32) " "Inferred latch for \"result\[9\]\" at ALU16bit.v(32)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1479455003408 "|MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU16bit.v(32) " "Inferred latch for \"result\[10\]\" at ALU16bit.v(32)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1479455003408 "|MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU16bit.v(32) " "Inferred latch for \"result\[11\]\" at ALU16bit.v(32)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1479455003408 "|MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU16bit.v(32) " "Inferred latch for \"result\[12\]\" at ALU16bit.v(32)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1479455003408 "|MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU16bit.v(32) " "Inferred latch for \"result\[13\]\" at ALU16bit.v(32)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1479455003408 "|MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU16bit.v(32) " "Inferred latch for \"result\[14\]\" at ALU16bit.v(32)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1479455003408 "|MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU16bit.v(32) " "Inferred latch for \"result\[15\]\" at ALU16bit.v(32)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1479455003408 "|MSP430x2xx|ALU16bit:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bank_register MSP430x2xx_block_diagram:MSP430x2xx\|bank_register:inst2 " "Elaborating entity \"bank_register\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|bank_register:inst2\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst2" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 96 504 688 240 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1479455003409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3 " "Elaborating entity \"control_unit\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst3" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 248 168 392 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1479455003431 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control_unit.v(79) " "Verilog HDL Case Statement warning at control_unit.v(79): case item expression covers a value already covered by a previous case item" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 79 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1479455003456 "|MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control_unit.v(80) " "Verilog HDL Case Statement warning at control_unit.v(80): case item expression covers a value already covered by a previous case item" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 80 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1479455003457 "|MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control_unit.v(81) " "Verilog HDL Case Statement warning at control_unit.v(81): case item expression covers a value already covered by a previous case item" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 81 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1479455003457 "|MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control_unit.v(82) " "Verilog HDL Case Statement warning at control_unit.v(82): case item expression covers a value already covered by a previous case item" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 82 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1479455003457 "|MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(77) " "Verilog HDL Case Statement information at control_unit.v(77): all case item expressions in this case statement are onehot" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 77 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1479455003457 "|MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(93) " "Verilog HDL Case Statement information at control_unit.v(93): all case item expressions in this case statement are onehot" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1479455003457 "|MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "src_reg control_unit.v(20) " "Output port \"src_reg\" at control_unit.v(20) has no driver" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1479455003457 "|MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wr_reg control_unit.v(19) " "Output port \"wr_reg\" at control_unit.v(19) has no driver" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1479455003457 "|MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dst_reg control_unit.v(21) " "Output port \"dst_reg\" at control_unit.v(21) has no driver" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1479455003457 "|MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "op_code control_unit.v(22) " "Output port \"op_code\" at control_unit.v(22) has no driver" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1479455003457 "|MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "en_pc_2 control_unit.v(15) " "Output port \"en_pc_2\" at control_unit.v(15) has no driver" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1479455003457 "|MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wr_en control_unit.v(16) " "Output port \"wr_en\" at control_unit.v(16) has no driver" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1479455003457 "|MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "branch_en control_unit.v(17) " "Output port \"branch_en\" at control_unit.v(17) has no driver" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1479455003457 "|MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pc_inc control_unit.v(18) " "Output port \"pc_inc\" at control_unit.v(18) has no driver" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1479455003457 "|MSP430x2xx|control_unit:inst3"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Computer_Architecture/Ramses/output_files/MSP430x2xx.map.smsg " "Generated suppressed messages file C:/Computer_Architecture/Ramses/output_files/MSP430x2xx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1479455003636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "858 " "Peak virtual memory: 858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479455003720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 01:43:23 2016 " "Processing ended: Fri Nov 18 01:43:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479455003720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479455003720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479455003720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1479455003720 ""}
