// Seed: 3854944816
module module_0 (
    input supply0 id_0
    , id_5,
    output tri id_1,
    input wor id_2,
    input wand id_3
);
  wire id_6, id_7, id_8;
  logic id_9;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input wor id_2,
    input uwire id_3,
    output tri id_4
    , id_21,
    input tri1 id_5,
    input wor id_6,
    input uwire id_7,
    input supply1 id_8,
    output tri1 id_9,
    input wor id_10,
    input wire id_11,
    output tri id_12,
    input wand id_13,
    input wire id_14,
    output supply1 id_15,
    input tri1 id_16,
    input tri0 id_17,
    output tri0 id_18,
    output tri id_19
);
  always $signed(13);
  ;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_7,
      id_8
  );
  assign modCall_1.id_3 = 0;
  wire id_22;
endmodule
