// Seed: 1543591785
module module_0 ();
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output logic id_2,
    input  wand  id_3,
    output tri0  id_4,
    input  tri   id_5,
    input  wire  id_6,
    input  tri0  id_7,
    input  wor   id_8
    , id_13,
    input  tri0  id_9,
    input  uwire id_10,
    output tri1  id_11
);
  assign id_4 = id_7;
  wire id_14;
  wire id_15;
  assign id_2 = 1;
  wire id_16;
  initial begin : LABEL_0
    id_2 <= 1;
  end
  wire id_17;
  module_0 modCall_1 ();
  if (id_10) begin : LABEL_0
    wire id_18;
  end
endmodule
