INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/comen_lab/practice_3/practice_3.srcs/sources_1/new/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
WARNING: [VRFC 10-2938] 'state' is already implicitly declared on line 66 [C:/comen_lab/practice_3/practice_3.srcs/sources_1/new/uart_tx.sv:81]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/comen_lab/practice_3/practice_3.srcs/sim_1/new/tb_uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_tx
