@W: MT531 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\ice40up5k_program\delay_measurement.vhd":113:8:113:9|Found signal identified as System clock which controls 64 sequential elements including delay_measurement_inst.delay_hc[31:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\ice40up5k_program\delay_measurement.vhd":66:8:66:9|Found inferred clock MAIN|delay_tr_input which controls 2 sequential elements including delay_measurement_inst.start_timer_tr. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\ice40up5k_program\delay_measurement.vhd":94:8:94:9|Found inferred clock MAIN|delay_hc_input which controls 2 sequential elements including delay_measurement_inst.start_timer_hc. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
