
ProjectMain2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a6a8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009f4  0800a848  0800a848  0000b848  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b23c  0800b23c  0000d23c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b23c  0800b23c  0000c23c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b244  0800b244  0000d23c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b244  0800b244  0000c244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b248  0800b248  0000c248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000023c  20000000  0800b24c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002b98  2000023c  0800b488  0000d23c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002dd4  0800b488  0000ddd4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d23c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011330  00000000  00000000  0000d26c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021c9  00000000  00000000  0001e59c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b0  00000000  00000000  00020768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d74  00000000  00000000  00021818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017fa2  00000000  00000000  0002258c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001402d  00000000  00000000  0003a52e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000945ff  00000000  00000000  0004e55b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e2b5a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a2c  00000000  00000000  000e2ba0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000e85cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000023c 	.word	0x2000023c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a830 	.word	0x0800a830

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000240 	.word	0x20000240
 80001dc:	0800a830 	.word	0x0800a830

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b988 	b.w	8000f80 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	468e      	mov	lr, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	4688      	mov	r8, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d962      	bls.n	8000d64 <__udivmoddi4+0xdc>
 8000c9e:	fab2 f682 	clz	r6, r2
 8000ca2:	b14e      	cbz	r6, 8000cb8 <__udivmoddi4+0x30>
 8000ca4:	f1c6 0320 	rsb	r3, r6, #32
 8000ca8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	ea43 0808 	orr.w	r8, r3, r8
 8000cb6:	40b4      	lsls	r4, r6
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc4:	0c23      	lsrs	r3, r4, #16
 8000cc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cce:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cdc:	f080 80ea 	bcs.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	f240 80e7 	bls.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	443b      	add	r3, r7
 8000cea:	1a9a      	subs	r2, r3, r2
 8000cec:	b2a3      	uxth	r3, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfe:	459c      	cmp	ip, r3
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x8e>
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d08:	f080 80d6 	bcs.w	8000eb8 <__udivmoddi4+0x230>
 8000d0c:	459c      	cmp	ip, r3
 8000d0e:	f240 80d3 	bls.w	8000eb8 <__udivmoddi4+0x230>
 8000d12:	443b      	add	r3, r7
 8000d14:	3802      	subs	r0, #2
 8000d16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1a:	eba3 030c 	sub.w	r3, r3, ip
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11d      	cbz	r5, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40f3      	lsrs	r3, r6
 8000d24:	2200      	movs	r2, #0
 8000d26:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d905      	bls.n	8000d3e <__udivmoddi4+0xb6>
 8000d32:	b10d      	cbz	r5, 8000d38 <__udivmoddi4+0xb0>
 8000d34:	e9c5 0100 	strd	r0, r1, [r5]
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e7f5      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d3e:	fab3 f183 	clz	r1, r3
 8000d42:	2900      	cmp	r1, #0
 8000d44:	d146      	bne.n	8000dd4 <__udivmoddi4+0x14c>
 8000d46:	4573      	cmp	r3, lr
 8000d48:	d302      	bcc.n	8000d50 <__udivmoddi4+0xc8>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	f200 8105 	bhi.w	8000f5a <__udivmoddi4+0x2d2>
 8000d50:	1a84      	subs	r4, r0, r2
 8000d52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d56:	2001      	movs	r0, #1
 8000d58:	4690      	mov	r8, r2
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d0e5      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d62:	e7e2      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f000 8090 	beq.w	8000e8a <__udivmoddi4+0x202>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	f040 80a4 	bne.w	8000ebc <__udivmoddi4+0x234>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	0c03      	lsrs	r3, r0, #16
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	b280      	uxth	r0, r0
 8000d7e:	b2bc      	uxth	r4, r7
 8000d80:	2101      	movs	r1, #1
 8000d82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x11e>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x11c>
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	f200 80e0 	bhi.w	8000f64 <__udivmoddi4+0x2dc>
 8000da4:	46c4      	mov	ip, r8
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db4:	fb02 f404 	mul.w	r4, r2, r4
 8000db8:	429c      	cmp	r4, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x144>
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x142>
 8000dc4:	429c      	cmp	r4, r3
 8000dc6:	f200 80ca 	bhi.w	8000f5e <__udivmoddi4+0x2d6>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	1b1b      	subs	r3, r3, r4
 8000dce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd2:	e7a5      	b.n	8000d20 <__udivmoddi4+0x98>
 8000dd4:	f1c1 0620 	rsb	r6, r1, #32
 8000dd8:	408b      	lsls	r3, r1
 8000dda:	fa22 f706 	lsr.w	r7, r2, r6
 8000dde:	431f      	orrs	r7, r3
 8000de0:	fa0e f401 	lsl.w	r4, lr, r1
 8000de4:	fa20 f306 	lsr.w	r3, r0, r6
 8000de8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df0:	4323      	orrs	r3, r4
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	fa1f fc87 	uxth.w	ip, r7
 8000dfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dfe:	0c1c      	lsrs	r4, r3, #16
 8000e00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x1a0>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e1a:	f080 809c 	bcs.w	8000f56 <__udivmoddi4+0x2ce>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f240 8099 	bls.w	8000f56 <__udivmoddi4+0x2ce>
 8000e24:	3802      	subs	r0, #2
 8000e26:	443c      	add	r4, r7
 8000e28:	eba4 040e 	sub.w	r4, r4, lr
 8000e2c:	fa1f fe83 	uxth.w	lr, r3
 8000e30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e34:	fb09 4413 	mls	r4, r9, r3, r4
 8000e38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e40:	45a4      	cmp	ip, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x1ce>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e4a:	f080 8082 	bcs.w	8000f52 <__udivmoddi4+0x2ca>
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d97f      	bls.n	8000f52 <__udivmoddi4+0x2ca>
 8000e52:	3b02      	subs	r3, #2
 8000e54:	443c      	add	r4, r7
 8000e56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5a:	eba4 040c 	sub.w	r4, r4, ip
 8000e5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e62:	4564      	cmp	r4, ip
 8000e64:	4673      	mov	r3, lr
 8000e66:	46e1      	mov	r9, ip
 8000e68:	d362      	bcc.n	8000f30 <__udivmoddi4+0x2a8>
 8000e6a:	d05f      	beq.n	8000f2c <__udivmoddi4+0x2a4>
 8000e6c:	b15d      	cbz	r5, 8000e86 <__udivmoddi4+0x1fe>
 8000e6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e72:	eb64 0409 	sbc.w	r4, r4, r9
 8000e76:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e7e:	431e      	orrs	r6, r3
 8000e80:	40cc      	lsrs	r4, r1
 8000e82:	e9c5 6400 	strd	r6, r4, [r5]
 8000e86:	2100      	movs	r1, #0
 8000e88:	e74f      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000e8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e8e:	0c01      	lsrs	r1, r0, #16
 8000e90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e94:	b280      	uxth	r0, r0
 8000e96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	463c      	mov	r4, r7
 8000ea0:	46b8      	mov	r8, r7
 8000ea2:	46be      	mov	lr, r7
 8000ea4:	2620      	movs	r6, #32
 8000ea6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eaa:	eba2 0208 	sub.w	r2, r2, r8
 8000eae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb2:	e766      	b.n	8000d82 <__udivmoddi4+0xfa>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	e718      	b.n	8000cea <__udivmoddi4+0x62>
 8000eb8:	4610      	mov	r0, r2
 8000eba:	e72c      	b.n	8000d16 <__udivmoddi4+0x8e>
 8000ebc:	f1c6 0220 	rsb	r2, r6, #32
 8000ec0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec4:	40b7      	lsls	r7, r6
 8000ec6:	40b1      	lsls	r1, r6
 8000ec8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ecc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ed6:	b2bc      	uxth	r4, r7
 8000ed8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb08 f904 	mul.w	r9, r8, r4
 8000ee6:	40b0      	lsls	r0, r6
 8000ee8:	4589      	cmp	r9, r1
 8000eea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eee:	b280      	uxth	r0, r0
 8000ef0:	d93e      	bls.n	8000f70 <__udivmoddi4+0x2e8>
 8000ef2:	1879      	adds	r1, r7, r1
 8000ef4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ef8:	d201      	bcs.n	8000efe <__udivmoddi4+0x276>
 8000efa:	4589      	cmp	r9, r1
 8000efc:	d81f      	bhi.n	8000f3e <__udivmoddi4+0x2b6>
 8000efe:	eba1 0109 	sub.w	r1, r1, r9
 8000f02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f06:	fb09 f804 	mul.w	r8, r9, r4
 8000f0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d229      	bcs.n	8000f6c <__udivmoddi4+0x2e4>
 8000f18:	18ba      	adds	r2, r7, r2
 8000f1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f1e:	d2c4      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f20:	4542      	cmp	r2, r8
 8000f22:	d2c2      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f24:	f1a9 0102 	sub.w	r1, r9, #2
 8000f28:	443a      	add	r2, r7
 8000f2a:	e7be      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f2c:	45f0      	cmp	r8, lr
 8000f2e:	d29d      	bcs.n	8000e6c <__udivmoddi4+0x1e4>
 8000f30:	ebbe 0302 	subs.w	r3, lr, r2
 8000f34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f38:	3801      	subs	r0, #1
 8000f3a:	46e1      	mov	r9, ip
 8000f3c:	e796      	b.n	8000e6c <__udivmoddi4+0x1e4>
 8000f3e:	eba7 0909 	sub.w	r9, r7, r9
 8000f42:	4449      	add	r1, r9
 8000f44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	e7db      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f52:	4673      	mov	r3, lr
 8000f54:	e77f      	b.n	8000e56 <__udivmoddi4+0x1ce>
 8000f56:	4650      	mov	r0, sl
 8000f58:	e766      	b.n	8000e28 <__udivmoddi4+0x1a0>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e6fd      	b.n	8000d5a <__udivmoddi4+0xd2>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3a02      	subs	r2, #2
 8000f62:	e733      	b.n	8000dcc <__udivmoddi4+0x144>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	443b      	add	r3, r7
 8000f6a:	e71c      	b.n	8000da6 <__udivmoddi4+0x11e>
 8000f6c:	4649      	mov	r1, r9
 8000f6e:	e79c      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f70:	eba1 0109 	sub.w	r1, r1, r9
 8000f74:	46c4      	mov	ip, r8
 8000f76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7a:	fb09 f804 	mul.w	r8, r9, r4
 8000f7e:	e7c4      	b.n	8000f0a <__udivmoddi4+0x282>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <CALC_B64_LEN>:

// Flaga kta jest ustawiana na 1 dopiero wtedy kiedy bufor odbiorczy jest przepeniony. Dziki tej fladze jestemy w
// stanie podjd odpowiednie dziaania dla przepenienia bufora.
uint8_t rx_overflow_flag = 0;

int CALC_B64_LEN(int n) {
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
	return ((((n) + 2) / 3) * 4);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	3302      	adds	r3, #2
 8000f90:	4a05      	ldr	r2, [pc, #20]	@ (8000fa8 <CALC_B64_LEN+0x24>)
 8000f92:	fb82 1203 	smull	r1, r2, r2, r3
 8000f96:	17db      	asrs	r3, r3, #31
 8000f98:	1ad3      	subs	r3, r2, r3
 8000f9a:	009b      	lsls	r3, r3, #2
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	55555556 	.word	0x55555556

08000fac <ArchBufferOccupied>:

// Pobieranie iloci zajtego miejsca dla bufora na dane archiwalne
int ArchBufferOccupied(CircularBuffer_arch *buffer) {
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
    if (buffer->head >= buffer->tail) {
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	685a      	ldr	r2, [r3, #4]
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	db05      	blt.n	8000fcc <ArchBufferOccupied+0x20>
    	// Proste okrelenie iloci wypenienia buforu gdy nie jest zawinity.
        return buffer->head - buffer->tail;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	685a      	ldr	r2, [r3, #4]
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	689b      	ldr	r3, [r3, #8]
 8000fc8:	1ad3      	subs	r3, r2, r3
 8000fca:	e007      	b.n	8000fdc <ArchBufferOccupied+0x30>

    	// Obliczanie zajtoci bufora koowego w momcie kiedy jest faktycznie zawinity.
    	// Podany wzr dziaa w taki sposb e najpierw obliczamy ile jest danych midzy ogonem a kocem bufora.
    	// Dziki temu wiemy ile jest danych midzy ostani dan a ogonem potem dodajemy do tego gow i
    	// dziki temu dodajemy do iloci ogona a kocem bufora ilo danych z gowy bufora.
        return (buffer->size - buffer->tail + buffer->head);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	68da      	ldr	r2, [r3, #12]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	1ad2      	subs	r2, r2, r3
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	4413      	add	r3, r2
    }
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr

08000fe8 <ArchPutData>:

// -------------------------W dokumentacji------------------gra
// Funkcja do zapisywania danych archiwalnych do bufora
int ArchPutData(CircularBuffer_arch *buffer, float temperature, float humanity)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b089      	sub	sp, #36	@ 0x24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	ed87 0a02 	vstr	s0, [r7, #8]
 8000ff4:	edc7 0a01 	vstr	s1, [r7, #4]
	Measurement_t data;

	data.temperature = temperature;
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	617b      	str	r3, [r7, #20]
	data.humidity = humanity;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	61bb      	str	r3, [r7, #24]

	// Przypisywanie do zmiennej nastpny indeks head.
	// Wykonujemy obliczenia z modulo eby przez rozmiar bufora
	// by zasymulowa dziaanie "zawijania". Modulo z uyciem rozmiaru dziaa jak swojego rodzaju zwijanie poniewa
	// nie dopuszcza by indeks wyszed poza dan granic.
	int next_head = (buffer->head + 1) % buffer->size;
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	3301      	adds	r3, #1
 8001006:	68fa      	ldr	r2, [r7, #12]
 8001008:	68d2      	ldr	r2, [r2, #12]
 800100a:	fb93 f1f2 	sdiv	r1, r3, r2
 800100e:	fb01 f202 	mul.w	r2, r1, r2
 8001012:	1a9b      	subs	r3, r3, r2
 8001014:	61fb      	str	r3, [r7, #28]

	// Sprawdzanie czy bufor bdzie peny i jeli warunek bdzie prawdziwy
	// to ogon przejdzie na kolejne miejsce zapominajc o aktualnej wartoci.
	if (next_head == buffer->tail) {
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	689b      	ldr	r3, [r3, #8]
 800101a:	69fa      	ldr	r2, [r7, #28]
 800101c:	429a      	cmp	r2, r3
 800101e:	d10b      	bne.n	8001038 <ArchPutData+0x50>
		buffer->tail = (buffer->tail + 1) % buffer->size;
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	689b      	ldr	r3, [r3, #8]
 8001024:	3301      	adds	r3, #1
 8001026:	68fa      	ldr	r2, [r7, #12]
 8001028:	68d2      	ldr	r2, [r2, #12]
 800102a:	fb93 f1f2 	sdiv	r1, r3, r2
 800102e:	fb01 f202 	mul.w	r2, r1, r2
 8001032:	1a9a      	subs	r2, r3, r2
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	609a      	str	r2, [r3, #8]
	}

    // Wpisywanie warto do bufora
    buffer->dataArray[buffer->head] = data;
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	00db      	lsls	r3, r3, #3
 8001042:	4413      	add	r3, r2
 8001044:	461a      	mov	r2, r3
 8001046:	f107 0314 	add.w	r3, r7, #20
 800104a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800104e:	e882 0003 	stmia.w	r2, {r0, r1}

    // Przesuwa gowe na nastpne wolne miejsce, nadpisujc star warto jeli
    // Warunek o zapenieniu bufora bdzie prawidowy.
    buffer->head = next_head;
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	69fa      	ldr	r2, [r7, #28]
 8001056:	605a      	str	r2, [r3, #4]

    return 0;
 8001058:	2300      	movs	r3, #0
}
 800105a:	4618      	mov	r0, r3
 800105c:	3724      	adds	r7, #36	@ 0x24
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr

08001066 <ArchGetDataAtIndex>:
}
// -------------------------W dokumentacji------------------du

// Odczytuje dane z bufora archiwalnego o podanym indeksie
// bez modyfikowania wskanikw bufora.
int ArchGetDataAtIndex(CircularBuffer_arch *buffer, int index, Measurement_t *data) {
 8001066:	b580      	push	{r7, lr}
 8001068:	b086      	sub	sp, #24
 800106a:	af00      	add	r7, sp, #0
 800106c:	60f8      	str	r0, [r7, #12]
 800106e:	60b9      	str	r1, [r7, #8]
 8001070:	607a      	str	r2, [r7, #4]
    int occupied = ArchBufferOccupied(buffer);
 8001072:	68f8      	ldr	r0, [r7, #12]
 8001074:	f7ff ff9a 	bl	8000fac <ArchBufferOccupied>
 8001078:	6178      	str	r0, [r7, #20]

    // Sprawdzenie, czy dany indeks mieci si w rozmiarze bufora a take czy dana ilo do pobrania znajduje si
    // w podanym indeksie.
    if (index < 0 || index >= occupied) {
 800107a:	68bb      	ldr	r3, [r7, #8]
 800107c:	2b00      	cmp	r3, #0
 800107e:	db03      	blt.n	8001088 <ArchGetDataAtIndex+0x22>
 8001080:	68ba      	ldr	r2, [r7, #8]
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	429a      	cmp	r2, r3
 8001086:	db02      	blt.n	800108e <ArchGetDataAtIndex+0x28>
        return -1; // Indeks poza zakresem
 8001088:	f04f 33ff 	mov.w	r3, #4294967295
 800108c:	e016      	b.n	80010bc <ArchGetDataAtIndex+0x56>
    // Przez ptle ktra operuje na kolejnych liczbyach wystpujcych po sobie. Bo ptla wykonuje si w podany sposb,
    // e najpierw wykonujemy pierwszy indeks ktry przesyamy i do niego jest dodawana liczba cakowita z ptli,
    // Nastpnie jest dodawana kolejna liczba z indeksu zanjdujcego si w ptli. To dziaanie dziaa na podanej zasadzie,
    // e jak liczba jest rwna rozmiarowi to reszta wynosi 0 czyli jest "zawijaja" na startowy indeks a jak jest o kolejn
    // liczb wiksza to jest "zawijana" na indeks 1. A gdy liczba jest mniejsza ni rozmiar to liczba pozostaje taka jaka bya.
    int physical_index = (buffer->tail + index) % buffer->size;
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	689a      	ldr	r2, [r3, #8]
 8001092:	68bb      	ldr	r3, [r7, #8]
 8001094:	4413      	add	r3, r2
 8001096:	68fa      	ldr	r2, [r7, #12]
 8001098:	68d2      	ldr	r2, [r2, #12]
 800109a:	fb93 f1f2 	sdiv	r1, r3, r2
 800109e:	fb01 f202 	mul.w	r2, r1, r2
 80010a2:	1a9b      	subs	r3, r3, r2
 80010a4:	613b      	str	r3, [r7, #16]

    // Kopiowanie danych
    *data = buffer->dataArray[physical_index];
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	00db      	lsls	r3, r3, #3
 80010ae:	441a      	add	r2, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010b6:	e883 0003 	stmia.w	r3, {r0, r1}

    return 0;
 80010ba:	2300      	movs	r3, #0
}
 80010bc:	4618      	mov	r0, r3
 80010be:	3718      	adds	r7, #24
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <CircularBufferPutChar>:
 *
 * Zwracana warto:
 * int 0 przy powodzeniu, -1 gdy bufor jest peny.
*/
int CircularBufferPutChar(CircularBuffer_t *buffer, uint8_t data)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b085      	sub	sp, #20
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	460b      	mov	r3, r1
 80010ce:	70fb      	strb	r3, [r7, #3]
	// Przypisywanie do zmiennej zwykej ale nie w zmiennej w buforze tylko w zmiennej nastpny indeks gowy
	int next_head = (buffer->head + 1) % buffer->size;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	3301      	adds	r3, #1
 80010d6:	687a      	ldr	r2, [r7, #4]
 80010d8:	68d2      	ldr	r2, [r2, #12]
 80010da:	fb93 f1f2 	sdiv	r1, r3, r2
 80010de:	fb01 f202 	mul.w	r2, r1, r2
 80010e2:	1a9b      	subs	r3, r3, r2
 80010e4:	60fb      	str	r3, [r7, #12]

	// Sprawdzanie czy jest miejsce w buforze. Porwnuj tutaj nastpn gow a nie aktualn gow z ogonem by odrni
	// sprawdzanie penego i pustego bufora bo pusty bufor to taki ktry AKTUUALNA GOWA rwna si aktualnemu ogonowi
	// a peny gdy NASTPNA gowa rwna si aktualnemu ogonowi.
	if ( next_head == buffer->tail ) {
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	689b      	ldr	r3, [r3, #8]
 80010ea:	68fa      	ldr	r2, [r7, #12]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d102      	bne.n	80010f6 <CircularBufferPutChar+0x32>
		return -1;
 80010f0:	f04f 33ff 	mov.w	r3, #4294967295
 80010f4:	e00a      	b.n	800110c <CircularBufferPutChar+0x48>
	}

    // Wpisywanie warto do bufora
    buffer->dataArray[buffer->head] = data;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	687a      	ldr	r2, [r7, #4]
 80010fc:	6852      	ldr	r2, [r2, #4]
 80010fe:	4413      	add	r3, r2
 8001100:	78fa      	ldrb	r2, [r7, #3]
 8001102:	701a      	strb	r2, [r3, #0]

    // Zapisywanie nowy indeks head
    buffer->head = next_head;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	68fa      	ldr	r2, [r7, #12]
 8001108:	605a      	str	r2, [r3, #4]

    return 0;
 800110a:	2300      	movs	r3, #0

}
 800110c:	4618      	mov	r0, r3
 800110e:	3714      	adds	r7, #20
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr

08001118 <CircularBufferGetChar>:
 * data to Wskanik na zmienn, do ktrej zostanie zapisany odczytany bajt.
 *
 * return:
 * int 0 przy powodzeniu, -1 gdy bufor jest pusty.
*/
int CircularBufferGetChar(CircularBuffer_t *buffer, uint8_t *data) {
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	6039      	str	r1, [r7, #0]

    // Sprawdzanie czy bufor jest pusty
    if (buffer->head == buffer->tail) {
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	685a      	ldr	r2, [r3, #4]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	689b      	ldr	r3, [r3, #8]
 800112a:	429a      	cmp	r2, r3
 800112c:	d102      	bne.n	8001134 <CircularBufferGetChar+0x1c>
    	return -1;
 800112e:	f04f 33ff 	mov.w	r3, #4294967295
 8001132:	e014      	b.n	800115e <CircularBufferGetChar+0x46>
    }

    // Odczytywanie warto z bufora
    *data = buffer->dataArray[buffer->tail];
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	687a      	ldr	r2, [r7, #4]
 800113a:	6892      	ldr	r2, [r2, #8]
 800113c:	4413      	add	r3, r2
 800113e:	781a      	ldrb	r2, [r3, #0]
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	701a      	strb	r2, [r3, #0]

    // Przeswanie wskanika ogona na kolejne miejsce albo jego te zawijanie.
    buffer->tail = (buffer->tail + 1) % buffer->size;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	689b      	ldr	r3, [r3, #8]
 8001148:	3301      	adds	r3, #1
 800114a:	687a      	ldr	r2, [r7, #4]
 800114c:	68d2      	ldr	r2, [r2, #12]
 800114e:	fb93 f1f2 	sdiv	r1, r3, r2
 8001152:	fb01 f202 	mul.w	r2, r1, r2
 8001156:	1a9a      	subs	r2, r3, r2
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	609a      	str	r2, [r3, #8]

    return 0;
 800115c:	2300      	movs	r3, #0
}
 800115e:	4618      	mov	r0, r3
 8001160:	370c      	adds	r7, #12
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr

0800116a <CircularBufferHasData>:
 *
 * Zwracana warto:
 * 0, jeli w buforze znajduj si dane.
 * -1, jeli bufor jest pusty.
*/
int CircularBufferHasData(CircularBuffer_t *buffer) {
 800116a:	b480      	push	{r7}
 800116c:	b083      	sub	sp, #12
 800116e:	af00      	add	r7, sp, #0
 8001170:	6078      	str	r0, [r7, #4]

    if (buffer->head == buffer->tail) {
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	685a      	ldr	r2, [r3, #4]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	429a      	cmp	r2, r3
 800117c:	d102      	bne.n	8001184 <CircularBufferHasData+0x1a>
    	return -1;
 800117e:	f04f 33ff 	mov.w	r3, #4294967295
 8001182:	e000      	b.n	8001186 <CircularBufferHasData+0x1c>
    }

    return 0;
 8001184:	2300      	movs	r3, #0
}
 8001186:	4618      	mov	r0, r3
 8001188:	370c      	adds	r7, #12
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr

08001192 <CircularBufferOccupied>:
*	buffer Wskanik na struktur bufora.
*
*	return:
*	int Liczba zajtych miejsc w buforze.
*/
int CircularBufferOccupied(CircularBuffer_t *buffer) {
 8001192:	b480      	push	{r7}
 8001194:	b083      	sub	sp, #12
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	if(buffer -> head >= buffer -> tail){
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	685a      	ldr	r2, [r3, #4]
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	689b      	ldr	r3, [r3, #8]
 80011a2:	429a      	cmp	r2, r3
 80011a4:	db05      	blt.n	80011b2 <CircularBufferOccupied+0x20>
		return buffer -> head - buffer -> tail;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	685a      	ldr	r2, [r3, #4]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	1ad3      	subs	r3, r2, r3
 80011b0:	e007      	b.n	80011c2 <CircularBufferOccupied+0x30>
	} else {
		return (buffer -> size - buffer -> tail + buffer -> head);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	68da      	ldr	r2, [r3, #12]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	1ad2      	subs	r2, r2, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	4413      	add	r3, r2
	}
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	370c      	adds	r7, #12
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
	...

080011d0 <Base64Encode>:
	Przepakowuje ich zawarto do 4 pudeek 6-bitowych (4 * 6 = 24 bity).
	Kade 6-bitowe pudeko ma warto od 0 do 63, ktrej odpowiada jeden znak z tabeli base64_table.
 *
 */
void Base64Encode(uint8_t* data, int data_sz)
{
 80011d0:	b5b0      	push	{r4, r5, r7, lr}
 80011d2:	b094      	sub	sp, #80	@ 0x50
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
	// Tabela ze znakami zawartymi w base64
	uint8_t base64_table[] = {'A', 'B', 'C', 'D', 'E', 'F', 'G', 'H', 'I', 'J', 'K', 'L', 'M', 'N', 'O', 'P', 'Q', 'R', 'S', 'T', 'U', 'V', 'W', 'X', 'Y', 'Z', 'a', 'b', 'c', 'd', 'e', 'f', 'g', 'h', 'i', 'j', 'k', 'l', 'm', 'n', 'o', 'p', 'q', 'r', 's', 't', 'u', 'v', 'w', 'x', 'y', 'z', '0', '1', '2', '3', '4', '5', '6', '7', '8', '9', '+', '/'};
 80011da:	4b5b      	ldr	r3, [pc, #364]	@ (8001348 <Base64Encode+0x178>)
 80011dc:	f107 040c 	add.w	r4, r7, #12
 80011e0:	461d      	mov	r5, r3
 80011e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011ee:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80011f2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	// 	Ptla iteruje po danych wejciowych, ale w kadej iteracji przeskakuje o 3 bajty (i += 3).
	for (int i = 0; i < data_sz; i += 3)
 80011f6:	2300      	movs	r3, #0
 80011f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80011fa:	e09b      	b.n	8001334 <Base64Encode+0x164>
 wartoci (00xxxxxx), czyli liczb od 0 do 63.
	base64_table[...]: Uywamy tej wartoci jako indeksu, aby znale odpowiedni znak w tabeli.
	CircularBufferPutChar(...): Wstawiamy pierwszy zakodowany znak do bufora wyjciowego.
		 *
		 */
		CircularBufferPutChar(&encoded_data_circ_buff, base64_table[(data[i] & 0xFC) >> 2]);
 80011fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011fe:	687a      	ldr	r2, [r7, #4]
 8001200:	4413      	add	r3, r2
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	089b      	lsrs	r3, r3, #2
 8001206:	b2db      	uxtb	r3, r3
 8001208:	3350      	adds	r3, #80	@ 0x50
 800120a:	443b      	add	r3, r7
 800120c:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 8001210:	4619      	mov	r1, r3
 8001212:	484e      	ldr	r0, [pc, #312]	@ (800134c <Base64Encode+0x17c>)
 8001214:	f7ff ff56 	bl	80010c4 <CircularBufferPutChar>
	Dopenienie: CircularBufferPutChar(&encoded_data_circ_buff, '=');
CircularBufferPutChar(&encoded_data_circ_buff, '=');
o	Dodajemy dwa znaki =, aby wynikowy cig mia dugo podzieln przez 4.
		 *
		 */
		switch (data_sz - i)
 8001218:	683a      	ldr	r2, [r7, #0]
 800121a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	2b01      	cmp	r3, #1
 8001220:	d002      	beq.n	8001228 <Base64Encode+0x58>
 8001222:	2b02      	cmp	r3, #2
 8001224:	d018      	beq.n	8001258 <Base64Encode+0x88>
 8001226:	e043      	b.n	80012b0 <Base64Encode+0xe0>
		// Przypadek w ktrym zosta w tablicy tylko 1 znak.
		case 1:

			// Wyuskiwanie ostatnich dwch bitw i wypenianie pustych
			// wartoci tak by zakodowany tekst by wielokrotnoci 4.
			CircularBufferPutChar(&encoded_data_circ_buff, base64_table[((data[i] & 0x03) << 4)]);
 8001228:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	4413      	add	r3, r2
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	011b      	lsls	r3, r3, #4
 8001232:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001236:	3350      	adds	r3, #80	@ 0x50
 8001238:	443b      	add	r3, r7
 800123a:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 800123e:	4619      	mov	r1, r3
 8001240:	4842      	ldr	r0, [pc, #264]	@ (800134c <Base64Encode+0x17c>)
 8001242:	f7ff ff3f 	bl	80010c4 <CircularBufferPutChar>
			CircularBufferPutChar(&encoded_data_circ_buff, '=');
 8001246:	213d      	movs	r1, #61	@ 0x3d
 8001248:	4840      	ldr	r0, [pc, #256]	@ (800134c <Base64Encode+0x17c>)
 800124a:	f7ff ff3b 	bl	80010c4 <CircularBufferPutChar>
			CircularBufferPutChar(&encoded_data_circ_buff, '=');
 800124e:	213d      	movs	r1, #61	@ 0x3d
 8001250:	483e      	ldr	r0, [pc, #248]	@ (800134c <Base64Encode+0x17c>)
 8001252:	f7ff ff37 	bl	80010c4 <CircularBufferPutChar>
			break;
 8001256:	e06a      	b.n	800132e <Base64Encode+0x15e>

		// Przypadek w ktrym zostay w tablicy tylko 2 znaki.
		case 2:

			// Wyuskiwanie szejciu bitw ze znakw.
			CircularBufferPutChar(&encoded_data_circ_buff, base64_table[((data[i] & 0x03) << 4) | ((data[i + 1] & 0xF0) >> 4)]);
 8001258:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800125a:	687a      	ldr	r2, [r7, #4]
 800125c:	4413      	add	r3, r2
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	011b      	lsls	r3, r3, #4
 8001262:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001266:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001268:	3201      	adds	r2, #1
 800126a:	6879      	ldr	r1, [r7, #4]
 800126c:	440a      	add	r2, r1
 800126e:	7812      	ldrb	r2, [r2, #0]
 8001270:	0912      	lsrs	r2, r2, #4
 8001272:	b2d2      	uxtb	r2, r2
 8001274:	4313      	orrs	r3, r2
 8001276:	3350      	adds	r3, #80	@ 0x50
 8001278:	443b      	add	r3, r7
 800127a:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 800127e:	4619      	mov	r1, r3
 8001280:	4832      	ldr	r0, [pc, #200]	@ (800134c <Base64Encode+0x17c>)
 8001282:	f7ff ff1f 	bl	80010c4 <CircularBufferPutChar>

			// Wyuskiwanie ostatnich dwch znakw i wypenianie znakiem =
			CircularBufferPutChar(&encoded_data_circ_buff, base64_table[((data[i + 1] & 0x0F) << 2)]);
 8001286:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001288:	3301      	adds	r3, #1
 800128a:	687a      	ldr	r2, [r7, #4]
 800128c:	4413      	add	r3, r2
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8001296:	3350      	adds	r3, #80	@ 0x50
 8001298:	443b      	add	r3, r7
 800129a:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 800129e:	4619      	mov	r1, r3
 80012a0:	482a      	ldr	r0, [pc, #168]	@ (800134c <Base64Encode+0x17c>)
 80012a2:	f7ff ff0f 	bl	80010c4 <CircularBufferPutChar>
			CircularBufferPutChar(&encoded_data_circ_buff, '=');
 80012a6:	213d      	movs	r1, #61	@ 0x3d
 80012a8:	4828      	ldr	r0, [pc, #160]	@ (800134c <Base64Encode+0x17c>)
 80012aa:	f7ff ff0b 	bl	80010c4 <CircularBufferPutChar>
			break;
 80012ae:	e03e      	b.n	800132e <Base64Encode+0x15e>

		default:

			// Wyuskiwanie kolejnych 6 znakw.
			CircularBufferPutChar(&encoded_data_circ_buff, base64_table[((data[i] & 0x03) << 4) | ((data[i + 1] & 0xF0) >> 4)]);
 80012b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80012b2:	687a      	ldr	r2, [r7, #4]
 80012b4:	4413      	add	r3, r2
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	011b      	lsls	r3, r3, #4
 80012ba:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80012be:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80012c0:	3201      	adds	r2, #1
 80012c2:	6879      	ldr	r1, [r7, #4]
 80012c4:	440a      	add	r2, r1
 80012c6:	7812      	ldrb	r2, [r2, #0]
 80012c8:	0912      	lsrs	r2, r2, #4
 80012ca:	b2d2      	uxtb	r2, r2
 80012cc:	4313      	orrs	r3, r2
 80012ce:	3350      	adds	r3, #80	@ 0x50
 80012d0:	443b      	add	r3, r7
 80012d2:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80012d6:	4619      	mov	r1, r3
 80012d8:	481c      	ldr	r0, [pc, #112]	@ (800134c <Base64Encode+0x17c>)
 80012da:	f7ff fef3 	bl	80010c4 <CircularBufferPutChar>
			CircularBufferPutChar(&encoded_data_circ_buff, base64_table[((data[i + 1] & 0x0F) << 2) | ((data[i + 2] & 0xC0) >> 6)]);
 80012de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80012e0:	3301      	adds	r3, #1
 80012e2:	687a      	ldr	r2, [r7, #4]
 80012e4:	4413      	add	r3, r2
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 80012ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80012f0:	3202      	adds	r2, #2
 80012f2:	6879      	ldr	r1, [r7, #4]
 80012f4:	440a      	add	r2, r1
 80012f6:	7812      	ldrb	r2, [r2, #0]
 80012f8:	0992      	lsrs	r2, r2, #6
 80012fa:	b2d2      	uxtb	r2, r2
 80012fc:	4313      	orrs	r3, r2
 80012fe:	3350      	adds	r3, #80	@ 0x50
 8001300:	443b      	add	r3, r7
 8001302:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 8001306:	4619      	mov	r1, r3
 8001308:	4810      	ldr	r0, [pc, #64]	@ (800134c <Base64Encode+0x17c>)
 800130a:	f7ff fedb 	bl	80010c4 <CircularBufferPutChar>
			CircularBufferPutChar(&encoded_data_circ_buff, base64_table[((data[i + 2] & 0x3F))]);
 800130e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001310:	3302      	adds	r3, #2
 8001312:	687a      	ldr	r2, [r7, #4]
 8001314:	4413      	add	r3, r2
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800131c:	3350      	adds	r3, #80	@ 0x50
 800131e:	443b      	add	r3, r7
 8001320:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 8001324:	4619      	mov	r1, r3
 8001326:	4809      	ldr	r0, [pc, #36]	@ (800134c <Base64Encode+0x17c>)
 8001328:	f7ff fecc 	bl	80010c4 <CircularBufferPutChar>
			break;
 800132c:	bf00      	nop
	for (int i = 0; i < data_sz; i += 3)
 800132e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001330:	3303      	adds	r3, #3
 8001332:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001334:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	429a      	cmp	r2, r3
 800133a:	f6ff af5f 	blt.w	80011fc <Base64Encode+0x2c>
		}
	}
}
 800133e:	bf00      	nop
 8001340:	bf00      	nop
 8001342:	3750      	adds	r7, #80	@ 0x50
 8001344:	46bd      	mov	sp, r7
 8001346:	bdb0      	pop	{r4, r5, r7, pc}
 8001348:	0800a848 	.word	0x0800a848
 800134c:	20000044 	.word	0x20000044

08001350 <ComputeCRC16>:

// -------------------------W dokumentacji------------------du

// -------------------------W dokumentacji------------------gra

uint16_t ComputeCRC16(uint8_t* puchMsg, unsigned short usDataLen) {
 8001350:	b480      	push	{r7}
 8001352:	b085      	sub	sp, #20
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	460b      	mov	r3, r1
 800135a:	807b      	strh	r3, [r7, #2]
        0x48, 0x49, 0x89, 0x4B, 0x8B, 0x8A, 0x4A, 0x4E, 0x8E, 0x8F, 0x4F, 0x8D, 0x4D, 0x4C, 0x8C,
        0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42, 0x43, 0x83, 0x41, 0x81, 0x80,
        0x40
    };

    uint8_t uchCRCHi = 0xFF;
 800135c:	23ff      	movs	r3, #255	@ 0xff
 800135e:	73fb      	strb	r3, [r7, #15]
    uint8_t uchCRCLo = 0xFF;
 8001360:	23ff      	movs	r3, #255	@ 0xff
 8001362:	73bb      	strb	r3, [r7, #14]
    unsigned uIndex;

    while (usDataLen--) {
 8001364:	e013      	b.n	800138e <ComputeCRC16+0x3e>
        uIndex = uchCRCHi ^ *puchMsg++;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	1c5a      	adds	r2, r3, #1
 800136a:	607a      	str	r2, [r7, #4]
 800136c:	781a      	ldrb	r2, [r3, #0]
 800136e:	7bfb      	ldrb	r3, [r7, #15]
 8001370:	4053      	eors	r3, r2
 8001372:	b2db      	uxtb	r3, r3
 8001374:	60bb      	str	r3, [r7, #8]
        uchCRCHi = uchCRCLo ^ auchCRCHi[uIndex];
 8001376:	4a10      	ldr	r2, [pc, #64]	@ (80013b8 <ComputeCRC16+0x68>)
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	4413      	add	r3, r2
 800137c:	781a      	ldrb	r2, [r3, #0]
 800137e:	7bbb      	ldrb	r3, [r7, #14]
 8001380:	4053      	eors	r3, r2
 8001382:	73fb      	strb	r3, [r7, #15]
        uchCRCLo = auchCRCLo[uIndex];
 8001384:	4a0d      	ldr	r2, [pc, #52]	@ (80013bc <ComputeCRC16+0x6c>)
 8001386:	68bb      	ldr	r3, [r7, #8]
 8001388:	4413      	add	r3, r2
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	73bb      	strb	r3, [r7, #14]
    while (usDataLen--) {
 800138e:	887b      	ldrh	r3, [r7, #2]
 8001390:	1e5a      	subs	r2, r3, #1
 8001392:	807a      	strh	r2, [r7, #2]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d1e6      	bne.n	8001366 <ComputeCRC16+0x16>
    }

    return (uchCRCHi << 8 | uchCRCLo);
 8001398:	7bfb      	ldrb	r3, [r7, #15]
 800139a:	b21b      	sxth	r3, r3
 800139c:	021b      	lsls	r3, r3, #8
 800139e:	b21a      	sxth	r2, r3
 80013a0:	7bbb      	ldrb	r3, [r7, #14]
 80013a2:	b21b      	sxth	r3, r3
 80013a4:	4313      	orrs	r3, r2
 80013a6:	b21b      	sxth	r3, r3
 80013a8:	b29b      	uxth	r3, r3
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3714      	adds	r7, #20
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	0800acac 	.word	0x0800acac
 80013bc:	0800adac 	.word	0x0800adac

080013c0 <ClearAndResetState>:
// -------------------------W dokumentacji------------------du

// -------------------------W dokumentacji------------------gra
// Ustawianie domylnych wartoci w zmiennych. Ta funkcja jest wykonywana w momcie kiedy wystpi jakie przepninie
// albo bt i potrzebne jest zresetowanie wszsytkich stanw by jak najszybciej zacz przyjmowa nowe ramki.
void ClearAndResetState() {
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
    current_state = STATE_WAIT_START;
 80013c6:	4b18      	ldr	r3, [pc, #96]	@ (8001428 <ClearAndResetState+0x68>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	701a      	strb	r2, [r3, #0]
    frame_content_index = 0; // Resetujemy indeks bufora tymczasowego ramki
 80013cc:	4b17      	ldr	r3, [pc, #92]	@ (800142c <ClearAndResetState+0x6c>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	601a      	str	r2, [r3, #0]

    HAL_TIM_Base_Stop_IT(&htim11);
 80013d2:	4817      	ldr	r0, [pc, #92]	@ (8001430 <ClearAndResetState+0x70>)
 80013d4:	f005 f844 	bl	8006460 <HAL_TIM_Base_Stop_IT>
    __HAL_TIM_SET_COUNTER(&htim11, 0);
 80013d8:	4b15      	ldr	r3, [pc, #84]	@ (8001430 <ClearAndResetState+0x70>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2200      	movs	r2, #0
 80013de:	625a      	str	r2, [r3, #36]	@ 0x24

    // Czycimy bufory uywane do przetwarzania danych, aby byy gotowe na now ramk
    uint8_t temp_char;

    int counter = 0;
 80013e0:	2300      	movs	r3, #0
 80013e2:	607b      	str	r3, [r7, #4]
    while (CircularBufferGetChar(&decoded_data_circ_buff, &temp_char) == 0 && counter++ < SIZE_OF_DANE + 1);
 80013e4:	bf00      	nop
 80013e6:	1cfb      	adds	r3, r7, #3
 80013e8:	4619      	mov	r1, r3
 80013ea:	4812      	ldr	r0, [pc, #72]	@ (8001434 <ClearAndResetState+0x74>)
 80013ec:	f7ff fe94 	bl	8001118 <CircularBufferGetChar>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d104      	bne.n	8001400 <ClearAndResetState+0x40>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	1c5a      	adds	r2, r3, #1
 80013fa:	607a      	str	r2, [r7, #4]
 80013fc:	2b63      	cmp	r3, #99	@ 0x63
 80013fe:	ddf2      	ble.n	80013e6 <ClearAndResetState+0x26>

    counter = 0;
 8001400:	2300      	movs	r3, #0
 8001402:	607b      	str	r3, [r7, #4]
    while (CircularBufferGetChar(&encoded_data_circ_buff, &temp_char) == 0 && counter++ < FRAME_CONTENT_MAX_SIZE + 1);
 8001404:	bf00      	nop
 8001406:	1cfb      	adds	r3, r7, #3
 8001408:	4619      	mov	r1, r3
 800140a:	480b      	ldr	r0, [pc, #44]	@ (8001438 <ClearAndResetState+0x78>)
 800140c:	f7ff fe84 	bl	8001118 <CircularBufferGetChar>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d104      	bne.n	8001420 <ClearAndResetState+0x60>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	1c5a      	adds	r2, r3, #1
 800141a:	607a      	str	r2, [r7, #4]
 800141c:	2b88      	cmp	r3, #136	@ 0x88
 800141e:	ddf2      	ble.n	8001406 <ClearAndResetState+0x46>
}
 8001420:	bf00      	nop
 8001422:	3708      	adds	r7, #8
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	20002c74 	.word	0x20002c74
 800142c:	20002c78 	.word	0x20002c78
 8001430:	2000033c 	.word	0x2000033c
 8001434:	20000034 	.word	0x20000034
 8001438:	20000044 	.word	0x20000044

0800143c <HexToAscii>:

// -------------------------W dokumentacji------------------du

// -------------------------W dokumentacji------------------gra
// Zamiana wartoci hex na kodowanie w ASCII
void HexToAscii(uint16_t hex_value, uint8_t* output) {
 800143c:	b490      	push	{r4, r7}
 800143e:	b086      	sub	sp, #24
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	6039      	str	r1, [r7, #0]
 8001446:	80fb      	strh	r3, [r7, #6]
    const char hex_digits[] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', 'D', 'E', 'F'};
 8001448:	4b1b      	ldr	r3, [pc, #108]	@ (80014b8 <HexToAscii+0x7c>)
 800144a:	f107 0408 	add.w	r4, r7, #8
 800144e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001450:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // Wycignicie kadej cyfry hexadecymalnej i zamiana na odpowiedni znak
    output[0] = hex_digits[(hex_value >> 12) & 0xF]; // Najstarsze 4 bity
 8001454:	88fb      	ldrh	r3, [r7, #6]
 8001456:	0b1b      	lsrs	r3, r3, #12
 8001458:	b29b      	uxth	r3, r3
 800145a:	f003 030f 	and.w	r3, r3, #15
 800145e:	3318      	adds	r3, #24
 8001460:	443b      	add	r3, r7
 8001462:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	701a      	strb	r2, [r3, #0]
    output[1] = hex_digits[(hex_value >> 8) & 0xF];  // Kolejne 4 bity
 800146a:	88fb      	ldrh	r3, [r7, #6]
 800146c:	0a1b      	lsrs	r3, r3, #8
 800146e:	b29b      	uxth	r3, r3
 8001470:	f003 020f 	and.w	r2, r3, #15
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	3301      	adds	r3, #1
 8001478:	3218      	adds	r2, #24
 800147a:	443a      	add	r2, r7
 800147c:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 8001480:	701a      	strb	r2, [r3, #0]
    output[2] = hex_digits[(hex_value >> 4) & 0xF];  // Kolejne 4 bity
 8001482:	88fb      	ldrh	r3, [r7, #6]
 8001484:	091b      	lsrs	r3, r3, #4
 8001486:	b29b      	uxth	r3, r3
 8001488:	f003 020f 	and.w	r2, r3, #15
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	3302      	adds	r3, #2
 8001490:	3218      	adds	r2, #24
 8001492:	443a      	add	r2, r7
 8001494:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 8001498:	701a      	strb	r2, [r3, #0]
    output[3] = hex_digits[hex_value & 0xF];         // Najmodsze 4 bity
 800149a:	88fb      	ldrh	r3, [r7, #6]
 800149c:	f003 020f 	and.w	r2, r3, #15
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	3303      	adds	r3, #3
 80014a4:	3218      	adds	r2, #24
 80014a6:	443a      	add	r2, r7
 80014a8:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 80014ac:	701a      	strb	r2, [r3, #0]
}
 80014ae:	bf00      	nop
 80014b0:	3718      	adds	r7, #24
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bc90      	pop	{r4, r7}
 80014b6:	4770      	bx	lr
 80014b8:	0800a888 	.word	0x0800a888

080014bc <CheckCommandChar>:
// -------------------------W dokumentacji------------------du

// -------------------------W dokumentacji------------------gra

// Funkcja sprawdzajca czy podany znak naley do znakw komend
int CheckCommandChar(uint8_t chr) {
 80014bc:	b480      	push	{r7}
 80014be:	b085      	sub	sp, #20
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	71fb      	strb	r3, [r7, #7]
	for (int var = 0; var < sizeof(commends)/sizeof(commends[0]); ++var) {
 80014c6:	2300      	movs	r3, #0
 80014c8:	60fb      	str	r3, [r7, #12]
 80014ca:	e00b      	b.n	80014e4 <CheckCommandChar+0x28>
		if(chr == commends[var]) {
 80014cc:	4a0a      	ldr	r2, [pc, #40]	@ (80014f8 <CheckCommandChar+0x3c>)
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	4413      	add	r3, r2
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	79fa      	ldrb	r2, [r7, #7]
 80014d6:	429a      	cmp	r2, r3
 80014d8:	d101      	bne.n	80014de <CheckCommandChar+0x22>
			return 1;
 80014da:	2301      	movs	r3, #1
 80014dc:	e006      	b.n	80014ec <CheckCommandChar+0x30>
	for (int var = 0; var < sizeof(commends)/sizeof(commends[0]); ++var) {
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	3301      	adds	r3, #1
 80014e2:	60fb      	str	r3, [r7, #12]
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	2b07      	cmp	r3, #7
 80014e8:	d9f0      	bls.n	80014cc <CheckCommandChar+0x10>
		}
	}

	return 0;
 80014ea:	2300      	movs	r3, #0
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3714      	adds	r7, #20
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr
 80014f8:	20000058 	.word	0x20000058

080014fc <ProcessTxBuffer>:

// Inicjuje transmisj danych z bufora TX.
void ProcessTxBuffer() {
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001502:	b672      	cpsid	i
}
 8001504:	bf00      	nop

	__disable_irq();

    // Wysyaj kolejne dane tylko jeli dane s w buforze nadawczym
    if (tx_in_progress == 0 && CircularBufferHasData(&tx_circular_buffer) == 0) {
 8001506:	4b13      	ldr	r3, [pc, #76]	@ (8001554 <ProcessTxBuffer+0x58>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d11c      	bne.n	8001548 <ProcessTxBuffer+0x4c>
 800150e:	4812      	ldr	r0, [pc, #72]	@ (8001558 <ProcessTxBuffer+0x5c>)
 8001510:	f7ff fe2b 	bl	800116a <CircularBufferHasData>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d116      	bne.n	8001548 <ProcessTxBuffer+0x4c>

    	uint8_t byte;
    	// Pobieranie danych z bufora nadawczego i ich wysynie
        if (CircularBufferGetChar(&tx_circular_buffer, &byte) == 0) {
 800151a:	1dfb      	adds	r3, r7, #7
 800151c:	4619      	mov	r1, r3
 800151e:	480e      	ldr	r0, [pc, #56]	@ (8001558 <ProcessTxBuffer+0x5c>)
 8001520:	f7ff fdfa 	bl	8001118 <CircularBufferGetChar>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d10b      	bne.n	8001542 <ProcessTxBuffer+0x46>

        	tx_in_progress = 1;
 800152a:	4b0a      	ldr	r3, [pc, #40]	@ (8001554 <ProcessTxBuffer+0x58>)
 800152c:	2201      	movs	r2, #1
 800152e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001530:	b662      	cpsie	i
}
 8001532:	bf00      	nop

        	__enable_irq();

        	// Rozpoczcie transmisji.
            HAL_UART_Transmit_IT(&huart2, &byte, 1);
 8001534:	1dfb      	adds	r3, r7, #7
 8001536:	2201      	movs	r2, #1
 8001538:	4619      	mov	r1, r3
 800153a:	4808      	ldr	r0, [pc, #32]	@ (800155c <ProcessTxBuffer+0x60>)
 800153c:	f005 fb90 	bl	8006c60 <HAL_UART_Transmit_IT>
    if (tx_in_progress == 0 && CircularBufferHasData(&tx_circular_buffer) == 0) {
 8001540:	e004      	b.n	800154c <ProcessTxBuffer+0x50>
  __ASM volatile ("cpsie i" : : : "memory");
 8001542:	b662      	cpsie	i
}
 8001544:	bf00      	nop
 8001546:	e001      	b.n	800154c <ProcessTxBuffer+0x50>
  __ASM volatile ("cpsie i" : : : "memory");
 8001548:	b662      	cpsie	i
}
 800154a:	bf00      	nop
        	__enable_irq();
        }
    } else {
    	__enable_irq();
    }
}
 800154c:	bf00      	nop
 800154e:	3708      	adds	r7, #8
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	20002c7c 	.word	0x20002c7c
 8001558:	20000024 	.word	0x20000024
 800155c:	20000384 	.word	0x20000384

08001560 <my_isxdigit>:
/**
 * Sprawdza, czy podany znak jest cyfr heksadecymaln (0-9, a-f, A-F).
 * c Znak do sprawdzenia.
 * 1 jeli znak jest cyfr heksadecymaln, 0 w przeciwnym razie.
 */
int my_isxdigit(int c) {
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
	// Chodzi o to by znale odpowiedni przedzia do ktrego naley przesana liczba.
    if ((c >= '0' && c <= '9') ||
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2b2f      	cmp	r3, #47	@ 0x2f
 800156c:	dd02      	ble.n	8001574 <my_isxdigit+0x14>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2b39      	cmp	r3, #57	@ 0x39
 8001572:	dd0b      	ble.n	800158c <my_isxdigit+0x2c>
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2b60      	cmp	r3, #96	@ 0x60
 8001578:	dd02      	ble.n	8001580 <my_isxdigit+0x20>
        (c >= 'a' && c <= 'f') ||
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2b66      	cmp	r3, #102	@ 0x66
 800157e:	dd05      	ble.n	800158c <my_isxdigit+0x2c>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2b40      	cmp	r3, #64	@ 0x40
 8001584:	dd04      	ble.n	8001590 <my_isxdigit+0x30>
        (c >= 'A' && c <= 'F')) {
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2b46      	cmp	r3, #70	@ 0x46
 800158a:	dc01      	bgt.n	8001590 <my_isxdigit+0x30>
        return 1;
 800158c:	2301      	movs	r3, #1
 800158e:	e000      	b.n	8001592 <my_isxdigit+0x32>
    }
    return 0;
 8001590:	2300      	movs	r3, #0
}
 8001592:	4618      	mov	r0, r3
 8001594:	370c      	adds	r7, #12
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr

0800159e <my_isalnum>:
/**
 * Sprawdza, czy podany znak jest alfanumeryczny (litera lub cyfra).
 * c Znak do sprawdzenia.
 * 1 jeli znak jest alfanumeryczny, 0 w przeciwnym razie.
 */
int my_isalnum(int c) {
 800159e:	b480      	push	{r7}
 80015a0:	b083      	sub	sp, #12
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	6078      	str	r0, [r7, #4]
    if ((c >= 'a' && c <= 'z') ||
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2b60      	cmp	r3, #96	@ 0x60
 80015aa:	dd02      	ble.n	80015b2 <my_isalnum+0x14>
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2b7a      	cmp	r3, #122	@ 0x7a
 80015b0:	dd0b      	ble.n	80015ca <my_isalnum+0x2c>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2b40      	cmp	r3, #64	@ 0x40
 80015b6:	dd02      	ble.n	80015be <my_isalnum+0x20>
        (c >= 'A' && c <= 'Z') ||
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2b5a      	cmp	r3, #90	@ 0x5a
 80015bc:	dd05      	ble.n	80015ca <my_isalnum+0x2c>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2b2f      	cmp	r3, #47	@ 0x2f
 80015c2:	dd04      	ble.n	80015ce <my_isalnum+0x30>
        (c >= '0' && c <= '9')) {
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2b39      	cmp	r3, #57	@ 0x39
 80015c8:	dc01      	bgt.n	80015ce <my_isalnum+0x30>
        return 1;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e000      	b.n	80015d0 <my_isalnum+0x32>
    }
    return 0;
 80015ce:	2300      	movs	r3, #0
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <QueueFrameForSending>:
// Parametrami tej funkcji jest:
/*
 * cargo -> ktre ma za cal przechowywa zawarto wartoci ktra ma zosta przesana
 * cargo_len -> zmienna przechowujca dugo zmiennej cargo ktra ma zosta wysana
 */
int QueueFrameForSending(const char* cargo, uint8_t cargo_len) {
 80015dc:	b580      	push	{r7, lr}
 80015de:	b0a4      	sub	sp, #144	@ 0x90
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
 80015e4:	460b      	mov	r3, r1
 80015e6:	70fb      	strb	r3, [r7, #3]
    if (cargo_len == 0 || cargo_len > SIZE_OF_DANE) {
 80015e8:	78fb      	ldrb	r3, [r7, #3]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d002      	beq.n	80015f4 <QueueFrameForSending+0x18>
 80015ee:	78fb      	ldrb	r3, [r7, #3]
 80015f0:	2b63      	cmp	r3, #99	@ 0x63
 80015f2:	d902      	bls.n	80015fa <QueueFrameForSending+0x1e>
        // Obsuga bdu - pusty lub za dugi adunek (przekraczajcy 99 bajtw)
        return -1;
 80015f4:	f04f 33ff 	mov.w	r3, #4294967295
 80015f8:	e07f      	b.n	80016fa <QueueFrameForSending+0x11e>
    }

    // Obliczamy dokadny rozmiar ramki, ktra powstanie
    uint8_t raw_total_len = 4 + cargo_len;
 80015fa:	78fb      	ldrb	r3, [r7, #3]
 80015fc:	3304      	adds	r3, #4
 80015fe:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

    // Dugo po zakodowaniu Base64
    int b64_len = CALC_B64_LEN(raw_total_len);
 8001602:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8001606:	4618      	mov	r0, r3
 8001608:	f7ff fcbc 	bl	8000f84 <CALC_B64_LEN>
 800160c:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84

    // Cakowita dugo ramki w buforze TX:
    // ':' (1) + Base64 (b64_len) + CRC (4) + ';' (1)
    int total_frame_size = 1 + b64_len + CRC_OF_SIZE + 1;
 8001610:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001614:	3306      	adds	r3, #6
 8001616:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

    // Sprawdzamy czy mamy tyle miejsca w buforze TX
    int free_space = BUF_SIZE_TX - CircularBufferOccupied(&tx_circular_buffer) - 1;
 800161a:	483a      	ldr	r0, [pc, #232]	@ (8001704 <QueueFrameForSending+0x128>)
 800161c:	f7ff fdb9 	bl	8001192 <CircularBufferOccupied>
 8001620:	4603      	mov	r3, r0
 8001622:	f5c3 7379 	rsb	r3, r3, #996	@ 0x3e4
 8001626:	3303      	adds	r3, #3
 8001628:	67fb      	str	r3, [r7, #124]	@ 0x7c

    // Sprawdzanie czy w buforze nadawczym jest miejsce.
    if (free_space < total_frame_size) {
 800162a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800162c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001630:	429a      	cmp	r2, r3
 8001632:	da02      	bge.n	800163a <QueueFrameForSending+0x5e>
        return -1;
 8001634:	f04f 33ff 	mov.w	r3, #4294967295
 8001638:	e05f      	b.n	80016fa <QueueFrameForSending+0x11e>
    }

    // Zbuduj blok do zakodowania (w lokalnej tablicy)
    uint8_t decoded_block[4 + SIZE_OF_DANE];
    decoded_block[0] = '?'; // Nadawca MC
 800163a:	233f      	movs	r3, #63	@ 0x3f
 800163c:	743b      	strb	r3, [r7, #16]
    decoded_block[1] = sender; // Odbiorca PC
 800163e:	4b32      	ldr	r3, [pc, #200]	@ (8001708 <QueueFrameForSending+0x12c>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	747b      	strb	r3, [r7, #17]
    decoded_block[2] = 'G'; // Komenda (odpowied oglna)
 8001644:	2347      	movs	r3, #71	@ 0x47
 8001646:	74bb      	strb	r3, [r7, #18]
    decoded_block[3] = cargo_len;
 8001648:	78fb      	ldrb	r3, [r7, #3]
 800164a:	74fb      	strb	r3, [r7, #19]

    /*
     * Kopiowanie danych do jednego bufora liniowego.
     * Jest to zrobione po to bypniej te dane muc zakodowa.
     */
    memcpy(&decoded_block[4], cargo, cargo_len);
 800164c:	78fa      	ldrb	r2, [r7, #3]
 800164e:	f107 0310 	add.w	r3, r7, #16
 8001652:	3304      	adds	r3, #4
 8001654:	6879      	ldr	r1, [r7, #4]
 8001656:	4618      	mov	r0, r3
 8001658:	f007 f899 	bl	800878e <memcpy>

    // Zmienna przehowujca dugo danych nie zakodowanych, jest ona nam potrzebna bo funkcja kodujca dane wysya
    // je do funkcji kodujcej dane.
    uint8_t decoded_len = 4 + cargo_len;
 800165c:	78fb      	ldrb	r3, [r7, #3]
 800165e:	3304      	adds	r3, #4
 8001660:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b

    // Obliczanie CRC
    uint16_t computed_crc = ComputeCRC16(decoded_block, decoded_len);
 8001664:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8001668:	b29a      	uxth	r2, r3
 800166a:	f107 0310 	add.w	r3, r7, #16
 800166e:	4611      	mov	r1, r2
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff fe6d 	bl	8001350 <ComputeCRC16>
 8001676:	4603      	mov	r3, r0
 8001678:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
    uint8_t computed_crc_ascii[CRC_OF_SIZE];
    HexToAscii(computed_crc, computed_crc_ascii);
 800167c:	f107 020c 	add.w	r2, r7, #12
 8001680:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 8001684:	4611      	mov	r1, r2
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff fed8 	bl	800143c <HexToAscii>

    // Kodowanie zawartoci do wysyania.
    Base64Encode(decoded_block, decoded_len);
 800168c:	f897 207b 	ldrb.w	r2, [r7, #123]	@ 0x7b
 8001690:	f107 0310 	add.w	r3, r7, #16
 8001694:	4611      	mov	r1, r2
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff fd9a 	bl	80011d0 <Base64Encode>

    // Wkadanie caej ramki do GWNEGO bufora tx_circular_buffer
    CircularBufferPutChar(&tx_circular_buffer, ':');
 800169c:	213a      	movs	r1, #58	@ 0x3a
 800169e:	4819      	ldr	r0, [pc, #100]	@ (8001704 <QueueFrameForSending+0x128>)
 80016a0:	f7ff fd10 	bl	80010c4 <CircularBufferPutChar>

    // Wkadane ZAKODOWANYCH danych do bufora koowego
    uint8_t b64_char;
    while(CircularBufferGetChar(&encoded_data_circ_buff, &b64_char) == 0) {
 80016a4:	e004      	b.n	80016b0 <QueueFrameForSending+0xd4>
        CircularBufferPutChar(&tx_circular_buffer, b64_char);
 80016a6:	7afb      	ldrb	r3, [r7, #11]
 80016a8:	4619      	mov	r1, r3
 80016aa:	4816      	ldr	r0, [pc, #88]	@ (8001704 <QueueFrameForSending+0x128>)
 80016ac:	f7ff fd0a 	bl	80010c4 <CircularBufferPutChar>
    while(CircularBufferGetChar(&encoded_data_circ_buff, &b64_char) == 0) {
 80016b0:	f107 030b 	add.w	r3, r7, #11
 80016b4:	4619      	mov	r1, r3
 80016b6:	4815      	ldr	r0, [pc, #84]	@ (800170c <QueueFrameForSending+0x130>)
 80016b8:	f7ff fd2e 	bl	8001118 <CircularBufferGetChar>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d0f1      	beq.n	80016a6 <QueueFrameForSending+0xca>
    }

    // Wkadanie obliczonego CRC16 - MODBUS
    for(int i = 0; i < CRC_OF_SIZE; i++) {
 80016c2:	2300      	movs	r3, #0
 80016c4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80016c8:	e00e      	b.n	80016e8 <QueueFrameForSending+0x10c>
        CircularBufferPutChar(&tx_circular_buffer, computed_crc_ascii[i]);
 80016ca:	f107 020c 	add.w	r2, r7, #12
 80016ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016d2:	4413      	add	r3, r2
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	4619      	mov	r1, r3
 80016d8:	480a      	ldr	r0, [pc, #40]	@ (8001704 <QueueFrameForSending+0x128>)
 80016da:	f7ff fcf3 	bl	80010c4 <CircularBufferPutChar>
    for(int i = 0; i < CRC_OF_SIZE; i++) {
 80016de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016e2:	3301      	adds	r3, #1
 80016e4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80016e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016ec:	2b03      	cmp	r3, #3
 80016ee:	ddec      	ble.n	80016ca <QueueFrameForSending+0xee>
    }

    // Dodawanie koca ramki
    CircularBufferPutChar(&tx_circular_buffer, ';');
 80016f0:	213b      	movs	r1, #59	@ 0x3b
 80016f2:	4804      	ldr	r0, [pc, #16]	@ (8001704 <QueueFrameForSending+0x128>)
 80016f4:	f7ff fce6 	bl	80010c4 <CircularBufferPutChar>

    return 0;
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3790      	adds	r7, #144	@ 0x90
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	20000024 	.word	0x20000024
 8001708:	200003e4 	.word	0x200003e4
 800170c:	20000044 	.word	0x20000044

08001710 <Base64Decode>:
 *  zinterpretowanie komendy otrzymanej od uytkownika (PC) i zainicjowanie odpowiedniej akcji.
 *
 *  Funkcja jest zaimplementowana jako instrukcja switch-case. Kady case odpowiada jednemu
 *  poleceniu zdefiniowanemu w protokole.
 */
int Base64Decode(uint8_t* data, int data_sz) {
 8001710:	b5b0      	push	{r4, r5, r7, lr}
 8001712:	b0ec      	sub	sp, #432	@ 0x1b0
 8001714:	af00      	add	r7, sp, #0
 8001716:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800171a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800171e:	6018      	str	r0, [r3, #0]
 8001720:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8001724:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001728:	6019      	str	r1, [r3, #0]

	// Zmienna przechowujca ilo zdekodowanych danych.
	int decoded_total_len = 0;
 800172a:	2300      	movs	r3, #0
 800172c:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
	 * Poniewa algorytm Base64 zawsze operuje na blokach po 4 znaki, nawet jeli oryginalne
	 *  dane nie miay dugoci podzielnej przez 4 (wtedy stosuje si znaki dopenienia =). Jeli
	 *  dugo jest inna, oznacza to, e ramka jest uszkodzona.
	 */
	// Walidacja dugoci bloku wejciowego
    if (data_sz % 4 != 0) {
 8001730:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8001734:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0303 	and.w	r3, r3, #3
 800173e:	2b00      	cmp	r3, #0
 8001740:	d002      	beq.n	8001748 <Base64Decode+0x38>
        return -1; // Bd: nieprawidowa dugo bloku Base64
 8001742:	f04f 33ff 	mov.w	r3, #4294967295
 8001746:	e16e      	b.n	8001a26 <Base64Decode+0x316>
    }

    for (int var = 0; var < data_sz - 3; ++var) {
 8001748:	2300      	movs	r3, #0
 800174a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 800174e:	e02b      	b.n	80017a8 <Base64Decode+0x98>
		if(data[var] == '='){
 8001750:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001754:	f507 72d8 	add.w	r2, r7, #432	@ 0x1b0
 8001758:	f5a2 72d6 	sub.w	r2, r2, #428	@ 0x1ac
 800175c:	6812      	ldr	r2, [r2, #0]
 800175e:	4413      	add	r3, r2
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	2b3d      	cmp	r3, #61	@ 0x3d
 8001764:	d11b      	bne.n	800179e <Base64Decode+0x8e>

            // Wysyanie do pc informacji z mikrokontrolera.
            char header1[] = "Odpowiedz: Znak padding = wystpuje w rodku kodowania base64";
 8001766:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800176a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800176e:	4ab0      	ldr	r2, [pc, #704]	@ (8001a30 <Base64Decode+0x320>)
 8001770:	461c      	mov	r4, r3
 8001772:	4615      	mov	r5, r2
 8001774:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001776:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001778:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800177a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800177c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800177e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001780:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001784:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

            QueueFrameForSending(header1, (sizeof(header1)/sizeof(header1[0]))); // Rozpocznij wysyanie nagwka
 8001788:	f107 030c 	add.w	r3, r7, #12
 800178c:	2140      	movs	r1, #64	@ 0x40
 800178e:	4618      	mov	r0, r3
 8001790:	f7ff ff24 	bl	80015dc <QueueFrameForSending>

            // Uruchamianie wysyania ramki.
            ProcessTxBuffer();
 8001794:	f7ff feb2 	bl	80014fc <ProcessTxBuffer>

			return -1;
 8001798:	f04f 33ff 	mov.w	r3, #4294967295
 800179c:	e143      	b.n	8001a26 <Base64Decode+0x316>
    for (int var = 0; var < data_sz - 3; ++var) {
 800179e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80017a2:	3301      	adds	r3, #1
 80017a4:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 80017a8:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80017ac:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	3b03      	subs	r3, #3
 80017b4:	f8d7 21a8 	ldr.w	r2, [r7, #424]	@ 0x1a8
 80017b8:	429a      	cmp	r2, r3
 80017ba:	dbc9      	blt.n	8001750 <Base64Decode+0x40>
		}
	}

    if((data[data_sz - 2] == '=') && (data[data_sz - 1] != '=')){
 80017bc:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80017c0:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	3b02      	subs	r3, #2
 80017c8:	f507 72d8 	add.w	r2, r7, #432	@ 0x1b0
 80017cc:	f5a2 72d6 	sub.w	r2, r2, #428	@ 0x1ac
 80017d0:	6812      	ldr	r2, [r2, #0]
 80017d2:	4413      	add	r3, r2
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	2b3d      	cmp	r3, #61	@ 0x3d
 80017d8:	d124      	bne.n	8001824 <Base64Decode+0x114>
 80017da:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80017de:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	3b01      	subs	r3, #1
 80017e6:	f507 72d8 	add.w	r2, r7, #432	@ 0x1b0
 80017ea:	f5a2 72d6 	sub.w	r2, r2, #428	@ 0x1ac
 80017ee:	6812      	ldr	r2, [r2, #0]
 80017f0:	4413      	add	r3, r2
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	2b3d      	cmp	r3, #61	@ 0x3d
 80017f6:	d015      	beq.n	8001824 <Base64Decode+0x114>

        // Wysyanie do pc informacji z mikrokontrolera.
        char header1[] = "Odpowiedz: Znak padding = wystpuje ma bdne miejsce gdzie na koncu.";
 80017f8:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80017fc:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001800:	4a8c      	ldr	r2, [pc, #560]	@ (8001a34 <Base64Decode+0x324>)
 8001802:	4618      	mov	r0, r3
 8001804:	4611      	mov	r1, r2
 8001806:	234b      	movs	r3, #75	@ 0x4b
 8001808:	461a      	mov	r2, r3
 800180a:	f006 ffc0 	bl	800878e <memcpy>

        QueueFrameForSending(header1, (sizeof(header1)/sizeof(header1[0]))); // Rozpocznij wysyanie nagwka
 800180e:	f107 030c 	add.w	r3, r7, #12
 8001812:	214b      	movs	r1, #75	@ 0x4b
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff fee1 	bl	80015dc <QueueFrameForSending>

        // Uruchamianie wysyania ramki.
        ProcessTxBuffer();
 800181a:	f7ff fe6f 	bl	80014fc <ProcessTxBuffer>

    	return -1;
 800181e:	f04f 33ff 	mov.w	r3, #4294967295
 8001822:	e100      	b.n	8001a26 <Base64Decode+0x316>
    }

	// Deklaracja tablicy ze wszystkimi znakami dla base64
	uint8_t base64_table[] = {'A', 'B', 'C', 'D', 'E', 'F', 'G', 'H', 'I', 'J', 'K', 'L', 'M', 'N', 'O', 'P', 'Q', 'R', 'S', 'T', 'U', 'V', 'W', 'X', 'Y', 'Z', 'a', 'b', 'c', 'd', 'e', 'f', 'g', 'h', 'i', 'j', 'k', 'l', 'm', 'n', 'o', 'p', 'q', 'r', 's', 't', 'u', 'v', 'w', 'x', 'y', 'z', '0', '1', '2', '3', '4', '5', '6', '7', '8', '9', '+', '/'};
 8001824:	4b84      	ldr	r3, [pc, #528]	@ (8001a38 <Base64Decode+0x328>)
 8001826:	f507 74ac 	add.w	r4, r7, #344	@ 0x158
 800182a:	461d      	mov	r5, r3
 800182c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800182e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001830:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001832:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001834:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001836:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001838:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800183c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	 *  w kodzie Base64. Po wykonaniu ptli, reverse_table['A'] bdzie miao warto 0, reverse_table['B']
	 *  bdzie miao warto 1 itd.
	 */
	uint8_t reverse_table[256];

	for (int i = 0; i < 64; i++) {
 8001840:	2300      	movs	r3, #0
 8001842:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001846:	e013      	b.n	8001870 <Base64Decode+0x160>
		 *
		 * 3.	reverse_table[97] = 26;
		 * "Do tablicy reverse_table, pod indeks 97, wpisz warto 26".
		 * Stworzylimy w ten sposb bezporednie mapowanie: znak 'a' -> kod ASCII 97 -> warto Base64 26.
		 */
		reverse_table[(unsigned int)base64_table[i]] = i;
 8001848:	f507 72ac 	add.w	r2, r7, #344	@ 0x158
 800184c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001850:	4413      	add	r3, r2
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	461a      	mov	r2, r3
 8001856:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800185a:	b2d9      	uxtb	r1, r3
 800185c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8001860:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8001864:	5499      	strb	r1, [r3, r2]
	for (int i = 0; i < 64; i++) {
 8001866:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800186a:	3301      	adds	r3, #1
 800186c:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001870:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001874:	2b3f      	cmp	r3, #63	@ 0x3f
 8001876:	dde7      	ble.n	8001848 <Base64Decode+0x138>
	}

	for (int i = 0; i < data_sz; i += 4) {
 8001878:	2300      	movs	r3, #0
 800187a:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800187e:	e0c6      	b.n	8001a0e <Base64Decode+0x2fe>

		// Zmienna przechowujca aktualnie przerabiany blok danych.
		uint32_t block_value = 0;
 8001880:	2300      	movs	r3, #0
 8001882:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c

		// Zmienna przechowujca ilo danch do przetworzenia. Ta zmienna jest konieczna poniewa moje kodowanie base64
		// uwzgldnia padding a dziki temu mog pomin znaki paddnigowe w sowich obliczeniach.
		int valid_bytes = 3;
 8001886:	2303      	movs	r3, #3
 8001888:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
Po tej jednej linijce kodu, `block_value` zawiera ju pierwsze 12 bitw zrekonstruowanych danych,
idealnie uoone na swoich miejscach. Nastpne operacje w kodzie wypeni pozostae, puste miejsca
(lub pozostawi je puste, jeli napotkaj znak `=`).
		 *
		 */
		block_value = (reverse_table[data[i]] << 18) | (reverse_table[data[i + 1]] << 12);
 800188c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001890:	f507 72d8 	add.w	r2, r7, #432	@ 0x1b0
 8001894:	f5a2 72d6 	sub.w	r2, r2, #428	@ 0x1ac
 8001898:	6812      	ldr	r2, [r2, #0]
 800189a:	4413      	add	r3, r2
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	461a      	mov	r2, r3
 80018a0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80018a4:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80018a8:	5c9b      	ldrb	r3, [r3, r2]
 80018aa:	049a      	lsls	r2, r3, #18
 80018ac:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80018b0:	3301      	adds	r3, #1
 80018b2:	f507 71d8 	add.w	r1, r7, #432	@ 0x1b0
 80018b6:	f5a1 71d6 	sub.w	r1, r1, #428	@ 0x1ac
 80018ba:	6809      	ldr	r1, [r1, #0]
 80018bc:	440b      	add	r3, r1
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	4619      	mov	r1, r3
 80018c2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80018c6:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80018ca:	5c5b      	ldrb	r3, [r3, r1]
 80018cc:	031b      	lsls	r3, r3, #12
 80018ce:	4313      	orrs	r3, r2
 80018d0:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
(wliczajc obsug czwartego znaku) bdzie rwne 1. W tym momencie kodu ustawienie na 2 jest krokiem porednim,
 ktry zostanie skorygowany w nastpnym bloku if.
o	Stan block_value: Nic wicej nie jest do niego dodawane. Pozostaje z 12 bitami z pierwszych dwch znakw.
		 *
		 */
		if (data[i + 2] != '=') {
 80018d4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80018d8:	3302      	adds	r3, #2
 80018da:	f507 72d8 	add.w	r2, r7, #432	@ 0x1b0
 80018de:	f5a2 72d6 	sub.w	r2, r2, #428	@ 0x1ac
 80018e2:	6812      	ldr	r2, [r2, #0]
 80018e4:	4413      	add	r3, r2
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	2b3d      	cmp	r3, #61	@ 0x3d
 80018ea:	d016      	beq.n	800191a <Base64Decode+0x20a>
			block_value |= (reverse_table[data[i + 2]] << 6);
 80018ec:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80018f0:	3302      	adds	r3, #2
 80018f2:	f507 72d8 	add.w	r2, r7, #432	@ 0x1b0
 80018f6:	f5a2 72d6 	sub.w	r2, r2, #428	@ 0x1ac
 80018fa:	6812      	ldr	r2, [r2, #0]
 80018fc:	4413      	add	r3, r2
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	461a      	mov	r2, r3
 8001902:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8001906:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 800190a:	5c9b      	ldrb	r3, [r3, r2]
 800190c:	019b      	lsls	r3, r3, #6
 800190e:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001912:	4313      	orrs	r3, r2
 8001914:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001918:	e002      	b.n	8001920 <Base64Decode+0x210>
		} else {
			valid_bytes = 2;
 800191a:	2302      	movs	r3, #2
 800191c:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 Co to oznacza? Oznacza to, e 4 znaki Base64 koduj tylko jeden oryginalny bajt.
o	valid_bytes = 1: Ustawiamy ostateczn, poprawn warto valid_bytes na 1.
		 *
		 */

		if (data[i + 3] != '=') {
 8001920:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001924:	3303      	adds	r3, #3
 8001926:	f507 72d8 	add.w	r2, r7, #432	@ 0x1b0
 800192a:	f5a2 72d6 	sub.w	r2, r2, #428	@ 0x1ac
 800192e:	6812      	ldr	r2, [r2, #0]
 8001930:	4413      	add	r3, r2
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	2b3d      	cmp	r3, #61	@ 0x3d
 8001936:	d016      	beq.n	8001966 <Base64Decode+0x256>
			block_value |= reverse_table[data[i + 3]];
 8001938:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800193c:	3303      	adds	r3, #3
 800193e:	f507 72d8 	add.w	r2, r7, #432	@ 0x1b0
 8001942:	f5a2 72d6 	sub.w	r2, r2, #428	@ 0x1ac
 8001946:	6812      	ldr	r2, [r2, #0]
 8001948:	4413      	add	r3, r2
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	461a      	mov	r2, r3
 800194e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8001952:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8001956:	5c9b      	ldrb	r3, [r3, r2]
 8001958:	461a      	mov	r2, r3
 800195a:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800195e:	4313      	orrs	r3, r2
 8001960:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001964:	e00a      	b.n	800197c <Base64Decode+0x26c>
		} else {
			if(valid_bytes == 3){
 8001966:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800196a:	2b03      	cmp	r3, #3
 800196c:	d103      	bne.n	8001976 <Base64Decode+0x266>
				valid_bytes = 2;
 800196e:	2302      	movs	r3, #2
 8001970:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8001974:	e002      	b.n	800197c <Base64Decode+0x26c>
			} else {
				valid_bytes = 1;
 8001976:	2301      	movs	r3, #1
 8001978:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
	if(... != 0): Sprawdzamy, czy zapis si powid. Jeli CircularBufferPutChar zwrci bd
(co oznacza, e bufor wyjciowy jest peny).
	return -1: natychmiast przerywamy ca funkcj Base64Decode, sygnalizujc bd.
		 *
		 */
		if(valid_bytes >= 1) {
 800197c:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8001980:	2b00      	cmp	r3, #0
 8001982:	dd12      	ble.n	80019aa <Base64Decode+0x29a>
			if(CircularBufferPutChar(&decoded_data_circ_buff, (block_value >> 16) & 0xFF) != 0){
 8001984:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001988:	0c1b      	lsrs	r3, r3, #16
 800198a:	b2db      	uxtb	r3, r3
 800198c:	4619      	mov	r1, r3
 800198e:	482b      	ldr	r0, [pc, #172]	@ (8001a3c <Base64Decode+0x32c>)
 8001990:	f7ff fb98 	bl	80010c4 <CircularBufferPutChar>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d002      	beq.n	80019a0 <Base64Decode+0x290>
				return -1;
 800199a:	f04f 33ff 	mov.w	r3, #4294967295
 800199e:	e042      	b.n	8001a26 <Base64Decode+0x316>
			}

			decoded_total_len++;
 80019a0:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80019a4:	3301      	adds	r3, #1
 80019a6:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
	& 0xFF: Ponownie izolujemy 8 najmodszych bitw, otrzymujc czysty 2 BAJT.
	Pozostae operacje (zapis do bufora i obsuga bdu) s analogiczne.
		 *
		 */

		if(valid_bytes >= 2) {
 80019aa:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	dd12      	ble.n	80019d8 <Base64Decode+0x2c8>
			if(CircularBufferPutChar(&decoded_data_circ_buff, (block_value >> 8) & 0xFF) != 0){
 80019b2:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80019b6:	0a1b      	lsrs	r3, r3, #8
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	4619      	mov	r1, r3
 80019bc:	481f      	ldr	r0, [pc, #124]	@ (8001a3c <Base64Decode+0x32c>)
 80019be:	f7ff fb81 	bl	80010c4 <CircularBufferPutChar>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d002      	beq.n	80019ce <Base64Decode+0x2be>
				return -1;
 80019c8:	f04f 33ff 	mov.w	r3, #4294967295
 80019cc:	e02b      	b.n	8001a26 <Base64Decode+0x316>
			}

			decoded_total_len++;
 80019ce:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80019d2:	3301      	adds	r3, #1
 80019d4:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
o	Efekt: Maska & 0xFF po prostu izoluje te 8 bitw, dajc nam czysty BAJT 3.
	Zapisujemy go do bufora.
		 *
		 */

		if(valid_bytes >= 3) {
 80019d8:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 80019dc:	2b02      	cmp	r3, #2
 80019de:	dd11      	ble.n	8001a04 <Base64Decode+0x2f4>
			if(CircularBufferPutChar(&decoded_data_circ_buff, block_value & 0xFF) != 0){
 80019e0:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	4619      	mov	r1, r3
 80019e8:	4814      	ldr	r0, [pc, #80]	@ (8001a3c <Base64Decode+0x32c>)
 80019ea:	f7ff fb6b 	bl	80010c4 <CircularBufferPutChar>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d002      	beq.n	80019fa <Base64Decode+0x2ea>
				return -1;
 80019f4:	f04f 33ff 	mov.w	r3, #4294967295
 80019f8:	e015      	b.n	8001a26 <Base64Decode+0x316>
			}

			decoded_total_len++;
 80019fa:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80019fe:	3301      	adds	r3, #1
 8001a00:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
	for (int i = 0; i < data_sz; i += 4) {
 8001a04:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001a08:	3304      	adds	r3, #4
 8001a0a:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001a0e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8001a12:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001a16:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	f6ff af2f 	blt.w	8001880 <Base64Decode+0x170>
		}
	}

	return decoded_total_len;
 8001a22:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	f507 77d8 	add.w	r7, r7, #432	@ 0x1b0
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bdb0      	pop	{r4, r5, r7, pc}
 8001a30:	0800a898 	.word	0x0800a898
 8001a34:	0800a8d8 	.word	0x0800a8d8
 8001a38:	0800a848 	.word	0x0800a848
 8001a3c:	20000034 	.word	0x20000034

08001a40 <SimulateSensorResponse>:

void SimulateSensorResponse(uint8_t command, CircularBuffer_t* decoded_data_buffer)
{
 8001a40:	b5b0      	push	{r4, r5, r7, lr}
 8001a42:	b0b0      	sub	sp, #192	@ 0xc0
 8001a44:	af02      	add	r7, sp, #8
 8001a46:	4603      	mov	r3, r0
 8001a48:	6039      	str	r1, [r7, #0]
 8001a4a:	71fb      	strb	r3, [r7, #7]

    switch(command)
 8001a4c:	79fb      	ldrb	r3, [r7, #7]
 8001a4e:	2b40      	cmp	r3, #64	@ 0x40
 8001a50:	dc4a      	bgt.n	8001ae8 <SimulateSensorResponse+0xa8>
 8001a52:	2b21      	cmp	r3, #33	@ 0x21
 8001a54:	f2c0 8186 	blt.w	8001d64 <SimulateSensorResponse+0x324>
 8001a58:	3b21      	subs	r3, #33	@ 0x21
 8001a5a:	2b1f      	cmp	r3, #31
 8001a5c:	f200 8182 	bhi.w	8001d64 <SimulateSensorResponse+0x324>
 8001a60:	a201      	add	r2, pc, #4	@ (adr r2, 8001a68 <SimulateSensorResponse+0x28>)
 8001a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a66:	bf00      	nop
 8001a68:	08001af1 	.word	0x08001af1
 8001a6c:	08001d65 	.word	0x08001d65
 8001a70:	08001d65 	.word	0x08001d65
 8001a74:	08001af9 	.word	0x08001af9
 8001a78:	08001bcd 	.word	0x08001bcd
 8001a7c:	08001b3d 	.word	0x08001b3d
 8001a80:	08001d65 	.word	0x08001d65
 8001a84:	08001d65 	.word	0x08001d65
 8001a88:	08001d65 	.word	0x08001d65
 8001a8c:	08001d2b 	.word	0x08001d2b
 8001a90:	08001d65 	.word	0x08001d65
 8001a94:	08001d65 	.word	0x08001d65
 8001a98:	08001d65 	.word	0x08001d65
 8001a9c:	08001d65 	.word	0x08001d65
 8001aa0:	08001d65 	.word	0x08001d65
 8001aa4:	08001d65 	.word	0x08001d65
 8001aa8:	08001d65 	.word	0x08001d65
 8001aac:	08001d65 	.word	0x08001d65
 8001ab0:	08001d65 	.word	0x08001d65
 8001ab4:	08001d65 	.word	0x08001d65
 8001ab8:	08001d65 	.word	0x08001d65
 8001abc:	08001d65 	.word	0x08001d65
 8001ac0:	08001d65 	.word	0x08001d65
 8001ac4:	08001d65 	.word	0x08001d65
 8001ac8:	08001d65 	.word	0x08001d65
 8001acc:	08001d65 	.word	0x08001d65
 8001ad0:	08001d65 	.word	0x08001d65
 8001ad4:	08001d65 	.word	0x08001d65
 8001ad8:	08001d65 	.word	0x08001d65
 8001adc:	08001d65 	.word	0x08001d65
 8001ae0:	08001d65 	.word	0x08001d65
 8001ae4:	08001d39 	.word	0x08001d39
 8001ae8:	2b5e      	cmp	r3, #94	@ 0x5e
 8001aea:	f000 8087 	beq.w	8001bfc <SimulateSensorResponse+0x1bc>
            ProcessTxBuffer();

        	break;

        default:
            return;
 8001aee:	e139      	b.n	8001d64 <SimulateSensorResponse+0x324>
            aht15_current_state = AHT15_STATE_INIT_SEND_CMD; // Inicjalizacja czujnika.
 8001af0:	4b9e      	ldr	r3, [pc, #632]	@ (8001d6c <SimulateSensorResponse+0x32c>)
 8001af2:	2201      	movs	r2, #1
 8001af4:	701a      	strb	r2, [r3, #0]
            break;
 8001af6:	e136      	b.n	8001d66 <SimulateSensorResponse+0x326>
            char header2[] = "Odpowiedz: Wczenie pomiaru cyklicznego.";
 8001af8:	4b9d      	ldr	r3, [pc, #628]	@ (8001d70 <SimulateSensorResponse+0x330>)
 8001afa:	f107 040c 	add.w	r4, r7, #12
 8001afe:	461d      	mov	r5, r3
 8001b00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b08:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b0c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
            QueueFrameForSending(header2, (sizeof(header2)/sizeof(header2[0]))); // Rozpocznij wysyanie nagwka
 8001b10:	f107 030c 	add.w	r3, r7, #12
 8001b14:	212c      	movs	r1, #44	@ 0x2c
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7ff fd60 	bl	80015dc <QueueFrameForSending>
            is_manual_measurement = 0; // Wyczenie manualnego pobierania biecej wartoci jeli bya wczona.
 8001b1c:	4b95      	ldr	r3, [pc, #596]	@ (8001d74 <SimulateSensorResponse+0x334>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	701a      	strb	r2, [r3, #0]
            logging_enabled = 1;       // Traktujemy to jako wczenie cyklicznego logowania
 8001b22:	4b95      	ldr	r3, [pc, #596]	@ (8001d78 <SimulateSensorResponse+0x338>)
 8001b24:	2201      	movs	r2, #1
 8001b26:	701a      	strb	r2, [r3, #0]
            if(aht15_current_state == AHT15_STATE_IDLE) {
 8001b28:	4b90      	ldr	r3, [pc, #576]	@ (8001d6c <SimulateSensorResponse+0x32c>)
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d102      	bne.n	8001b36 <SimulateSensorResponse+0xf6>
                 aht15_current_state = AHT15_STATE_MEASURE_SEND_CMD;
 8001b30:	4b8e      	ldr	r3, [pc, #568]	@ (8001d6c <SimulateSensorResponse+0x32c>)
 8001b32:	2203      	movs	r2, #3
 8001b34:	701a      	strb	r2, [r3, #0]
            ProcessTxBuffer();
 8001b36:	f7ff fce1 	bl	80014fc <ProcessTxBuffer>
            break;
 8001b3a:	e114      	b.n	8001d66 <SimulateSensorResponse+0x326>
        	char header3[] = "Odpowiedz: Ustawianie interwalu.";
 8001b3c:	4b8f      	ldr	r3, [pc, #572]	@ (8001d7c <SimulateSensorResponse+0x33c>)
 8001b3e:	f107 040c 	add.w	r4, r7, #12
 8001b42:	461d      	mov	r5, r3
 8001b44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b4c:	682b      	ldr	r3, [r5, #0]
 8001b4e:	7023      	strb	r3, [r4, #0]
            QueueFrameForSending(header3, (sizeof(header3)/sizeof(header3[0]))); // Rozpocznij wysyanie nagwka
 8001b50:	f107 030c 	add.w	r3, r7, #12
 8001b54:	2121      	movs	r1, #33	@ 0x21
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7ff fd40 	bl	80015dc <QueueFrameForSending>
            uint8_t  data = 0;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            uint32_t interval_ms = 0;
 8001b62:	2300      	movs	r3, #0
 8001b64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
            for (int var = 0; var < 5; ++var) {
 8001b68:	2300      	movs	r3, #0
 8001b6a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001b6e:	e022      	b.n	8001bb6 <SimulateSensorResponse+0x176>
            	if (CircularBufferGetChar(&decoded_data_circ_buff, &data) == 0){
 8001b70:	f107 03a3 	add.w	r3, r7, #163	@ 0xa3
 8001b74:	4619      	mov	r1, r3
 8001b76:	4882      	ldr	r0, [pc, #520]	@ (8001d80 <SimulateSensorResponse+0x340>)
 8001b78:	f7ff face 	bl	8001118 <CircularBufferGetChar>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d114      	bne.n	8001bac <SimulateSensorResponse+0x16c>
                	interval_ms <<= var == 0 ? 0 : 8;
 8001b82:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d101      	bne.n	8001b8e <SimulateSensorResponse+0x14e>
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	e000      	b.n	8001b90 <SimulateSensorResponse+0x150>
 8001b8e:	2308      	movs	r3, #8
 8001b90:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001b94:	fa02 f303 	lsl.w	r3, r2, r3
 8001b98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
                	interval_ms |= data;
 8001b9c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
            for (int var = 0; var < 5; ++var) {
 8001bac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001bb6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001bba:	2b04      	cmp	r3, #4
 8001bbc:	ddd8      	ble.n	8001b70 <SimulateSensorResponse+0x130>
            logging_interval_ms = interval_ms;
 8001bbe:	4a71      	ldr	r2, [pc, #452]	@ (8001d84 <SimulateSensorResponse+0x344>)
 8001bc0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001bc4:	6013      	str	r3, [r2, #0]
            ProcessTxBuffer();
 8001bc6:	f7ff fc99 	bl	80014fc <ProcessTxBuffer>
            break;
 8001bca:	e0cc      	b.n	8001d66 <SimulateSensorResponse+0x326>
        	char header4[] = "Odpowiedz: Zakoczenie pobierania co interwa";
 8001bcc:	4b6e      	ldr	r3, [pc, #440]	@ (8001d88 <SimulateSensorResponse+0x348>)
 8001bce:	f107 040c 	add.w	r4, r7, #12
 8001bd2:	461d      	mov	r5, r3
 8001bd4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001bd6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001bd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001bda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001bdc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001be0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            QueueFrameForSending(header4, (sizeof(header4)/sizeof(header4[0]))); // Rozpocznij wysyanie nagwka
 8001be4:	f107 030c 	add.w	r3, r7, #12
 8001be8:	2130      	movs	r1, #48	@ 0x30
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff fcf6 	bl	80015dc <QueueFrameForSending>
            ProcessTxBuffer();
 8001bf0:	f7ff fc84 	bl	80014fc <ProcessTxBuffer>
            logging_enabled = 0;
 8001bf4:	4b60      	ldr	r3, [pc, #384]	@ (8001d78 <SimulateSensorResponse+0x338>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	701a      	strb	r2, [r3, #0]
            break;
 8001bfa:	e0b4      	b.n	8001d66 <SimulateSensorResponse+0x326>
        	HAL_TIM_Base_Stop_IT(&htim10);
 8001bfc:	4863      	ldr	r0, [pc, #396]	@ (8001d8c <SimulateSensorResponse+0x34c>)
 8001bfe:	f004 fc2f 	bl	8006460 <HAL_TIM_Base_Stop_IT>
        	uint8_t size_to_sent = 0;
 8001c02:	2300      	movs	r3, #0
 8001c04:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
            uint16_t index_start = 0;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
            uint16_t count_to_get = 0;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
            data = 0;
 8001c14:	2300      	movs	r3, #0
 8001c16:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            for (int var = 0; var < 5; ++var) {
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001c20:	e03c      	b.n	8001c9c <SimulateSensorResponse+0x25c>
            	if (CircularBufferGetChar(&decoded_data_circ_buff, &data) == 0){
 8001c22:	f107 03a3 	add.w	r3, r7, #163	@ 0xa3
 8001c26:	4619      	mov	r1, r3
 8001c28:	4855      	ldr	r0, [pc, #340]	@ (8001d80 <SimulateSensorResponse+0x340>)
 8001c2a:	f7ff fa75 	bl	8001118 <CircularBufferGetChar>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d12e      	bne.n	8001c92 <SimulateSensorResponse+0x252>
            		if(var < 2){
 8001c34:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	dc15      	bgt.n	8001c68 <SimulateSensorResponse+0x228>
            			index_start <<= var == 0 ? 0 : 8;
 8001c3c:	f8b7 20ae 	ldrh.w	r2, [r7, #174]	@ 0xae
 8001c40:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d101      	bne.n	8001c4c <SimulateSensorResponse+0x20c>
 8001c48:	2300      	movs	r3, #0
 8001c4a:	e000      	b.n	8001c4e <SimulateSensorResponse+0x20e>
 8001c4c:	2308      	movs	r3, #8
 8001c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c52:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
            			index_start |= data;
 8001c56:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8001c60:	4313      	orrs	r3, r2
 8001c62:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8001c66:	e014      	b.n	8001c92 <SimulateSensorResponse+0x252>
            			count_to_get <<= var == 0 ? 0 : 8;
 8001c68:	f8b7 20ac 	ldrh.w	r2, [r7, #172]	@ 0xac
 8001c6c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d101      	bne.n	8001c78 <SimulateSensorResponse+0x238>
 8001c74:	2300      	movs	r3, #0
 8001c76:	e000      	b.n	8001c7a <SimulateSensorResponse+0x23a>
 8001c78:	2308      	movs	r3, #8
 8001c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7e:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
            			count_to_get |= data;
 8001c82:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8001c86:	461a      	mov	r2, r3
 8001c88:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	@ 0xac
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
            for (int var = 0; var < 5; ++var) {
 8001c92:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001c96:	3301      	adds	r3, #1
 8001c98:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001c9c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001ca0:	2b04      	cmp	r3, #4
 8001ca2:	ddbe      	ble.n	8001c22 <SimulateSensorResponse+0x1e2>
            uint16_t occupied = ArchBufferOccupied(&history_circular_buffer);
 8001ca4:	483a      	ldr	r0, [pc, #232]	@ (8001d90 <SimulateSensorResponse+0x350>)
 8001ca6:	f7ff f981 	bl	8000fac <ArchBufferOccupied>
 8001caa:	4603      	mov	r3, r0
 8001cac:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
            if (index_start < 0 || count_to_get <= 0 || (index_start + count_to_get) > occupied) {
 8001cb0:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	@ 0xac
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d008      	beq.n	8001cca <SimulateSensorResponse+0x28a>
 8001cb8:	f8b7 20ae 	ldrh.w	r2, [r7, #174]	@ 0xae
 8001cbc:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	@ 0xac
 8001cc0:	441a      	add	r2, r3
 8001cc2:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	@ 0xa4
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	dd26      	ble.n	8001d18 <SimulateSensorResponse+0x2d8>
                size_to_sent = printf("Blad: Zadany zakres (%d, %d) jest nieprawidlowy. Dostepnych pomiarow: %d.", index_start, count_to_get, occupied);
 8001cca:	f8b7 10ae 	ldrh.w	r1, [r7, #174]	@ 0xae
 8001cce:	f8b7 20ac 	ldrh.w	r2, [r7, #172]	@ 0xac
 8001cd2:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	@ 0xa4
 8001cd6:	482f      	ldr	r0, [pc, #188]	@ (8001d94 <SimulateSensorResponse+0x354>)
 8001cd8:	f006 fc3e 	bl	8008558 <iprintf>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
                snprintf(header6, size_to_sent, "Blad: Zadany zakres (%d, %d) jest nieprawidlowy. Dostepnych pomiarow: %d.", index_start, count_to_get, occupied);
 8001ce2:	f897 10a7 	ldrb.w	r1, [r7, #167]	@ 0xa7
 8001ce6:	f8b7 40ae 	ldrh.w	r4, [r7, #174]	@ 0xae
 8001cea:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	@ 0xac
 8001cee:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8001cf2:	f107 000c 	add.w	r0, r7, #12
 8001cf6:	9201      	str	r2, [sp, #4]
 8001cf8:	9300      	str	r3, [sp, #0]
 8001cfa:	4623      	mov	r3, r4
 8001cfc:	4a25      	ldr	r2, [pc, #148]	@ (8001d94 <SimulateSensorResponse+0x354>)
 8001cfe:	f006 fc3d 	bl	800857c <sniprintf>
                QueueFrameForSending(header6, size_to_sent);
 8001d02:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8001d06:	f107 030c 	add.w	r3, r7, #12
 8001d0a:	4611      	mov	r1, r2
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f7ff fc65 	bl	80015dc <QueueFrameForSending>
                ProcessTxBuffer();
 8001d12:	f7ff fbf3 	bl	80014fc <ProcessTxBuffer>
                break;
 8001d16:	e026      	b.n	8001d66 <SimulateSensorResponse+0x326>
            archive_state.count_total = count_to_get;
 8001d18:	4a1f      	ldr	r2, [pc, #124]	@ (8001d98 <SimulateSensorResponse+0x358>)
 8001d1a:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	@ 0xac
 8001d1e:	8053      	strh	r3, [r2, #2]
            archive_state.start_index = index_start;
 8001d20:	4a1d      	ldr	r2, [pc, #116]	@ (8001d98 <SimulateSensorResponse+0x358>)
 8001d22:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8001d26:	8013      	strh	r3, [r2, #0]
            break;
 8001d28:	e01d      	b.n	8001d66 <SimulateSensorResponse+0x326>
        	is_manual_measurement = 1;
 8001d2a:	4b12      	ldr	r3, [pc, #72]	@ (8001d74 <SimulateSensorResponse+0x334>)
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	701a      	strb	r2, [r3, #0]
        	aht15_current_state = AHT15_STATE_MEASURE_SEND_CMD;
 8001d30:	4b0e      	ldr	r3, [pc, #56]	@ (8001d6c <SimulateSensorResponse+0x32c>)
 8001d32:	2203      	movs	r2, #3
 8001d34:	701a      	strb	r2, [r3, #0]
            break;
 8001d36:	e016      	b.n	8001d66 <SimulateSensorResponse+0x326>
            size_to_sent = snprintf(header8, sizeof(header8), "Ustawiony interwal jest na podana liczbe %" PRIu32 " ms", logging_interval_ms);
 8001d38:	4b12      	ldr	r3, [pc, #72]	@ (8001d84 <SimulateSensorResponse+0x344>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f107 000c 	add.w	r0, r7, #12
 8001d40:	4a16      	ldr	r2, [pc, #88]	@ (8001d9c <SimulateSensorResponse+0x35c>)
 8001d42:	2164      	movs	r1, #100	@ 0x64
 8001d44:	f006 fc1a 	bl	800857c <sniprintf>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
            QueueFrameForSending(header8, size_to_sent);
 8001d4e:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8001d52:	f107 030c 	add.w	r3, r7, #12
 8001d56:	4611      	mov	r1, r2
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7ff fc3f 	bl	80015dc <QueueFrameForSending>
            ProcessTxBuffer();
 8001d5e:	f7ff fbcd 	bl	80014fc <ProcessTxBuffer>
        	break;
 8001d62:	e000      	b.n	8001d66 <SimulateSensorResponse+0x326>
            return;
 8001d64:	bf00      	nop
    }
}
 8001d66:	37b8      	adds	r7, #184	@ 0xb8
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bdb0      	pop	{r4, r5, r7, pc}
 8001d6c:	200003dd 	.word	0x200003dd
 8001d70:	0800a9a0 	.word	0x0800a9a0
 8001d74:	200003dc 	.word	0x200003dc
 8001d78:	200003d4 	.word	0x200003d4
 8001d7c:	0800a9cc 	.word	0x0800a9cc
 8001d80:	20000034 	.word	0x20000034
 8001d84:	200003d0 	.word	0x200003d0
 8001d88:	0800a9f0 	.word	0x0800a9f0
 8001d8c:	200002f4 	.word	0x200002f4
 8001d90:	20000014 	.word	0x20000014
 8001d94:	0800a924 	.word	0x0800a924
 8001d98:	200003cc 	.word	0x200003cc
 8001d9c:	0800a970 	.word	0x0800a970

08001da0 <my_toupper>:
// -------------------------W dokumentacji------------------du

// Konwertuje ma liter z kodowania ASCI na wielk liter z kodowania ASCII.
uint8_t my_toupper(uint8_t c) {
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	4603      	mov	r3, r0
 8001da8:	71fb      	strb	r3, [r7, #7]
    // Sprawdza, czy znak 'c' znajduje si w zakresie maych liter ('a' do 'z')
    if (c >= 'a' && c <= 'z') {
 8001daa:	79fb      	ldrb	r3, [r7, #7]
 8001dac:	2b60      	cmp	r3, #96	@ 0x60
 8001dae:	d906      	bls.n	8001dbe <my_toupper+0x1e>
 8001db0:	79fb      	ldrb	r3, [r7, #7]
 8001db2:	2b7a      	cmp	r3, #122	@ 0x7a
 8001db4:	d803      	bhi.n	8001dbe <my_toupper+0x1e>
        // Jeli tak, odejmij 32, aby uzyska jego wielki odpowiednik
        return c - 32;
 8001db6:	79fb      	ldrb	r3, [r7, #7]
 8001db8:	3b20      	subs	r3, #32
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	e000      	b.n	8001dc0 <my_toupper+0x20>
    }
    // Jeli nie, zwr oryginalny znak
    return c;
 8001dbe:	79fb      	ldrb	r3, [r7, #7]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <AHT15_Process>:

// Maszyna stanw do czujnika AHT15.
void AHT15_Process()
{
 8001dcc:	b5b0      	push	{r4, r5, r7, lr}
 8001dce:	b0a2      	sub	sp, #136	@ 0x88
 8001dd0:	af04      	add	r7, sp, #16
    // Jeli flaga bdu jest ustawiona by przej do stanu bdu
    if (i2c_error_flag) {
 8001dd2:	4bab      	ldr	r3, [pc, #684]	@ (8002080 <AHT15_Process+0x2b4>)
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d008      	beq.n	8001dee <AHT15_Process+0x22>
    	// Ustawienie flagi bdu na 0 by jak gdyby pojawi si nowy bd
    	// to eby mg zosta obsuony dopiero jak wystpi.
        i2c_error_flag = 0;
 8001ddc:	4ba8      	ldr	r3, [pc, #672]	@ (8002080 <AHT15_Process+0x2b4>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	701a      	strb	r2, [r3, #0]
        i2c_busy_flag = 0; // Ustawienie e czujnik jest nie aktywny.
 8001de2:	4ba8      	ldr	r3, [pc, #672]	@ (8002084 <AHT15_Process+0x2b8>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	701a      	strb	r2, [r3, #0]
        aht15_current_state = AHT15_STATE_ERROR; // Ustawienie aktualnego stanu jako stan bdu.
 8001de8:	4ba7      	ldr	r3, [pc, #668]	@ (8002088 <AHT15_Process+0x2bc>)
 8001dea:	2206      	movs	r2, #6
 8001dec:	701a      	strb	r2, [r3, #0]
    }

    // Jeli operacja I2C jest w toku, nic nie rb - czekaj na przerwanie
    if (i2c_busy_flag) {
 8001dee:	4ba5      	ldr	r3, [pc, #660]	@ (8002084 <AHT15_Process+0x2b8>)
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	f040 8182 	bne.w	80020fe <AHT15_Process+0x332>

    // Tworzenie tablicy w ktrej bd przechowywyane odpowiedzi.
    char response_text[100];

    // Zerowanie caej tablicy by nie znajdyway si tam "mieci".
    for (int var = 0; var < (sizeof(response_text)/sizeof(response_text[0])); ++var) {
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	677b      	str	r3, [r7, #116]	@ 0x74
 8001dfe:	e007      	b.n	8001e10 <AHT15_Process+0x44>
    	response_text[var] = '\0';
 8001e00:	463a      	mov	r2, r7
 8001e02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e04:	4413      	add	r3, r2
 8001e06:	2200      	movs	r2, #0
 8001e08:	701a      	strb	r2, [r3, #0]
    for (int var = 0; var < (sizeof(response_text)/sizeof(response_text[0])); ++var) {
 8001e0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	677b      	str	r3, [r7, #116]	@ 0x74
 8001e10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e12:	2b63      	cmp	r3, #99	@ 0x63
 8001e14:	d9f4      	bls.n	8001e00 <AHT15_Process+0x34>
	}

    switch (aht15_current_state)
 8001e16:	4b9c      	ldr	r3, [pc, #624]	@ (8002088 <AHT15_Process+0x2bc>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	2b06      	cmp	r3, #6
 8001e1c:	f200 8164 	bhi.w	80020e8 <AHT15_Process+0x31c>
 8001e20:	a201      	add	r2, pc, #4	@ (adr r2, 8001e28 <AHT15_Process+0x5c>)
 8001e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e26:	bf00      	nop
 8001e28:	080020e9 	.word	0x080020e9
 8001e2c:	08001e45 	.word	0x08001e45
 8001e30:	08001e83 	.word	0x08001e83
 8001e34:	08001e97 	.word	0x08001e97
 8001e38:	08001ee5 	.word	0x08001ee5
 8001e3c:	08001f33 	.word	0x08001f33
 8001e40:	080020cd 	.word	0x080020cd
            // Nic do zrobienia, czekamy na nowe polecenie
            break;

        case AHT15_STATE_INIT_SEND_CMD: // Sekcja inicjalizacji czujnika
        {
        	i2c_busy_flag = 1;
 8001e44:	4b8f      	ldr	r3, [pc, #572]	@ (8002084 <AHT15_Process+0x2b8>)
 8001e46:	2201      	movs	r2, #1
 8001e48:	701a      	strb	r2, [r3, #0]
            static uint8_t init_command[] = { 0xE1, 0x08, 0x00 };
            if (HAL_I2C_Master_Transmit_IT(&hi2c1, AHT15_ADDRESS, init_command, sizeof(init_command)) != HAL_OK) {
 8001e4a:	4b90      	ldr	r3, [pc, #576]	@ (800208c <AHT15_Process+0x2c0>)
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	4619      	mov	r1, r3
 8001e50:	2303      	movs	r3, #3
 8001e52:	4a8f      	ldr	r2, [pc, #572]	@ (8002090 <AHT15_Process+0x2c4>)
 8001e54:	488f      	ldr	r0, [pc, #572]	@ (8002094 <AHT15_Process+0x2c8>)
 8001e56:	f001 ff93 	bl	8003d80 <HAL_I2C_Master_Transmit_IT>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d00c      	beq.n	8001e7a <AHT15_Process+0xae>
                i2c_busy_flag = 0;
 8001e60:	4b88      	ldr	r3, [pc, #544]	@ (8002084 <AHT15_Process+0x2b8>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	701a      	strb	r2, [r3, #0]
                aht15_current_state = AHT15_STATE_ERROR;
 8001e66:	4b88      	ldr	r3, [pc, #544]	@ (8002088 <AHT15_Process+0x2bc>)
 8001e68:	2206      	movs	r2, #6
 8001e6a:	701a      	strb	r2, [r3, #0]

            	snprintf(response_text, sizeof(response_text), "Odpowiedz: Czujnik AHT15 NIE poprawnie zainicjalizowany.");
 8001e6c:	463b      	mov	r3, r7
 8001e6e:	4a8a      	ldr	r2, [pc, #552]	@ (8002098 <AHT15_Process+0x2cc>)
 8001e70:	2164      	movs	r1, #100	@ 0x64
 8001e72:	4618      	mov	r0, r3
 8001e74:	f006 fb82 	bl	800857c <sniprintf>
            } else {
                aht15_current_state = AHT15_STATE_INIT_DONE;
            }
            break;
 8001e78:	e136      	b.n	80020e8 <AHT15_Process+0x31c>
                aht15_current_state = AHT15_STATE_INIT_DONE;
 8001e7a:	4b83      	ldr	r3, [pc, #524]	@ (8002088 <AHT15_Process+0x2bc>)
 8001e7c:	2202      	movs	r2, #2
 8001e7e:	701a      	strb	r2, [r3, #0]
            break;
 8001e80:	e132      	b.n	80020e8 <AHT15_Process+0x31c>
        }

        case AHT15_STATE_INIT_DONE: // Sekcja wykonujca si gdy czujnik zosta poprawnie zainicjalizowany.
        {
            // Ten stan jest wykonywany, gdy transmisja I2C si zakoczy
        	snprintf(response_text, sizeof(response_text), "Odpowiedz: Czujnik AHT15 poprawnie zainicjalizowany.");
 8001e82:	463b      	mov	r3, r7
 8001e84:	4a85      	ldr	r2, [pc, #532]	@ (800209c <AHT15_Process+0x2d0>)
 8001e86:	2164      	movs	r1, #100	@ 0x64
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f006 fb77 	bl	800857c <sniprintf>
            aht15_current_state = AHT15_STATE_IDLE; // Wracanie do stanu bezczynnoci.
 8001e8e:	4b7e      	ldr	r3, [pc, #504]	@ (8002088 <AHT15_Process+0x2bc>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	701a      	strb	r2, [r3, #0]
            break;
 8001e94:	e128      	b.n	80020e8 <AHT15_Process+0x31c>
        }

        case AHT15_STATE_MEASURE_SEND_CMD: // Sekcja wysyania dania wykonywania pomiaru temperatury i wilgotnoci.
        {
        	if(logging_enabled == 1 || is_manual_measurement == 1){
 8001e96:	4b82      	ldr	r3, [pc, #520]	@ (80020a0 <AHT15_Process+0x2d4>)
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d003      	beq.n	8001ea8 <AHT15_Process+0xdc>
 8001ea0:	4b80      	ldr	r3, [pc, #512]	@ (80020a4 <AHT15_Process+0x2d8>)
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d118      	bne.n	8001eda <AHT15_Process+0x10e>
            	i2c_busy_flag = 1;
 8001ea8:	4b76      	ldr	r3, [pc, #472]	@ (8002084 <AHT15_Process+0x2b8>)
 8001eaa:	2201      	movs	r2, #1
 8001eac:	701a      	strb	r2, [r3, #0]
                static uint8_t trigger_command[] = { 0xAC, 0x33, 0x00 };
                if (HAL_I2C_Master_Transmit_IT(&hi2c1, AHT15_ADDRESS, trigger_command, sizeof(trigger_command)) != HAL_OK) {
 8001eae:	4b77      	ldr	r3, [pc, #476]	@ (800208c <AHT15_Process+0x2c0>)
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	4a7c      	ldr	r2, [pc, #496]	@ (80020a8 <AHT15_Process+0x2dc>)
 8001eb8:	4876      	ldr	r0, [pc, #472]	@ (8002094 <AHT15_Process+0x2c8>)
 8001eba:	f001 ff61 	bl	8003d80 <HAL_I2C_Master_Transmit_IT>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d006      	beq.n	8001ed2 <AHT15_Process+0x106>
                    i2c_busy_flag = 0;
 8001ec4:	4b6f      	ldr	r3, [pc, #444]	@ (8002084 <AHT15_Process+0x2b8>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	701a      	strb	r2, [r3, #0]
                    aht15_current_state = AHT15_STATE_ERROR;
 8001eca:	4b6f      	ldr	r3, [pc, #444]	@ (8002088 <AHT15_Process+0x2bc>)
 8001ecc:	2206      	movs	r2, #6
 8001ece:	701a      	strb	r2, [r3, #0]
        	if(logging_enabled == 1 || is_manual_measurement == 1){
 8001ed0:	e007      	b.n	8001ee2 <AHT15_Process+0x116>
                } else {

                	aht15_current_state = AHT15_STATE_IDLE;
 8001ed2:	4b6d      	ldr	r3, [pc, #436]	@ (8002088 <AHT15_Process+0x2bc>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	701a      	strb	r2, [r3, #0]
        	if(logging_enabled == 1 || is_manual_measurement == 1){
 8001ed8:	e003      	b.n	8001ee2 <AHT15_Process+0x116>
                }
        	}else{
        		aht15_current_state = AHT15_STATE_IDLE;
 8001eda:	4b6b      	ldr	r3, [pc, #428]	@ (8002088 <AHT15_Process+0x2bc>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	701a      	strb	r2, [r3, #0]
        	}
            break;
 8001ee0:	e102      	b.n	80020e8 <AHT15_Process+0x31c>
 8001ee2:	e101      	b.n	80020e8 <AHT15_Process+0x31c>
        }

        case AHT15_STATE_MEASURE_READ_DATA: // Stan odczytywania wykonanego pomiaru z czujnika.
        {
        	// Sprawdzanie czy czujnika ma za zadanie wykonanie pomiaru manualnego czy cyklicznego.
        	if(logging_enabled == 1 || is_manual_measurement == 1){
 8001ee4:	4b6e      	ldr	r3, [pc, #440]	@ (80020a0 <AHT15_Process+0x2d4>)
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d003      	beq.n	8001ef6 <AHT15_Process+0x12a>
 8001eee:	4b6d      	ldr	r3, [pc, #436]	@ (80020a4 <AHT15_Process+0x2d8>)
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d118      	bne.n	8001f28 <AHT15_Process+0x15c>
                i2c_busy_flag = 1;
 8001ef6:	4b63      	ldr	r3, [pc, #396]	@ (8002084 <AHT15_Process+0x2b8>)
 8001ef8:	2201      	movs	r2, #1
 8001efa:	701a      	strb	r2, [r3, #0]

                // Odczytywanie podanego pomiaryu i zapisania go do sensor_data_buffer
                if (HAL_I2C_Master_Receive_IT(&hi2c1, AHT15_ADDRESS, sensor_data_buffer, 6) != HAL_OK) {
 8001efc:	4b63      	ldr	r3, [pc, #396]	@ (800208c <AHT15_Process+0x2c0>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	4619      	mov	r1, r3
 8001f02:	2306      	movs	r3, #6
 8001f04:	4a69      	ldr	r2, [pc, #420]	@ (80020ac <AHT15_Process+0x2e0>)
 8001f06:	4863      	ldr	r0, [pc, #396]	@ (8002094 <AHT15_Process+0x2c8>)
 8001f08:	f001 ffdc 	bl	8003ec4 <HAL_I2C_Master_Receive_IT>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d006      	beq.n	8001f20 <AHT15_Process+0x154>
                    i2c_busy_flag = 0;
 8001f12:	4b5c      	ldr	r3, [pc, #368]	@ (8002084 <AHT15_Process+0x2b8>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	701a      	strb	r2, [r3, #0]
                    aht15_current_state = AHT15_STATE_ERROR;
 8001f18:	4b5b      	ldr	r3, [pc, #364]	@ (8002088 <AHT15_Process+0x2bc>)
 8001f1a:	2206      	movs	r2, #6
 8001f1c:	701a      	strb	r2, [r3, #0]
                if (HAL_I2C_Master_Receive_IT(&hi2c1, AHT15_ADDRESS, sensor_data_buffer, 6) != HAL_OK) {
 8001f1e:	e007      	b.n	8001f30 <AHT15_Process+0x164>
                } else {
                    aht15_current_state = AHT15_STATE_PROCESS_DATA;
 8001f20:	4b59      	ldr	r3, [pc, #356]	@ (8002088 <AHT15_Process+0x2bc>)
 8001f22:	2205      	movs	r2, #5
 8001f24:	701a      	strb	r2, [r3, #0]
                if (HAL_I2C_Master_Receive_IT(&hi2c1, AHT15_ADDRESS, sensor_data_buffer, 6) != HAL_OK) {
 8001f26:	e003      	b.n	8001f30 <AHT15_Process+0x164>
                }
        	}else{
        		aht15_current_state = AHT15_STATE_IDLE;
 8001f28:	4b57      	ldr	r3, [pc, #348]	@ (8002088 <AHT15_Process+0x2bc>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	701a      	strb	r2, [r3, #0]
        	}
            break;
 8001f2e:	e0db      	b.n	80020e8 <AHT15_Process+0x31c>
 8001f30:	e0da      	b.n	80020e8 <AHT15_Process+0x31c>
        }

        // Przetwarzanie odczytanych danych po ich pobraniu z czujnika i zapisanie ich do bufora archiwalnego.
        case AHT15_STATE_PROCESS_DATA:
        {
            if (logging_enabled == 1 || is_manual_measurement == 1) {
 8001f32:	4b5b      	ldr	r3, [pc, #364]	@ (80020a0 <AHT15_Process+0x2d4>)
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d004      	beq.n	8001f46 <AHT15_Process+0x17a>
 8001f3c:	4b59      	ldr	r3, [pc, #356]	@ (80020a4 <AHT15_Process+0x2d8>)
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	f040 8098 	bne.w	8002076 <AHT15_Process+0x2aa>
                if ((sensor_data_buffer[0] & 0x80) != 0) {
 8001f46:	4b59      	ldr	r3, [pc, #356]	@ (80020ac <AHT15_Process+0x2e0>)
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	b25b      	sxtb	r3, r3
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	da0b      	bge.n	8001f68 <AHT15_Process+0x19c>
                     if (is_manual_measurement == 1) {
 8001f50:	4b54      	ldr	r3, [pc, #336]	@ (80020a4 <AHT15_Process+0x2d8>)
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	f040 8087 	bne.w	8002068 <AHT15_Process+0x29c>
                    	 snprintf(response_text, sizeof(response_text), "Blad: Czujnik AHT15 jest wciaz zajety.");
 8001f5a:	463b      	mov	r3, r7
 8001f5c:	4a54      	ldr	r2, [pc, #336]	@ (80020b0 <AHT15_Process+0x2e4>)
 8001f5e:	2164      	movs	r1, #100	@ 0x64
 8001f60:	4618      	mov	r0, r3
 8001f62:	f006 fb0b 	bl	800857c <sniprintf>
 8001f66:	e07f      	b.n	8002068 <AHT15_Process+0x29c>
                     // Bo jak jeden pomiar si nie wykona z powodu zajtoci to nic nie szkodzi w pomiarze cyklicznym.
                } else {
                     /*
                      * Wyuskiwanie pomiarw z bajtw zgodnie z schematem zawartym w dokumentacji.
                      */
                	uint32_t raw_humidity = ((uint32_t)(sensor_data_buffer[1] << 12)) | ((uint32_t)(sensor_data_buffer[2] << 4)) | ((uint32_t)(sensor_data_buffer[3] >> 4));
 8001f68:	4b50      	ldr	r3, [pc, #320]	@ (80020ac <AHT15_Process+0x2e0>)
 8001f6a:	785b      	ldrb	r3, [r3, #1]
 8001f6c:	031a      	lsls	r2, r3, #12
 8001f6e:	4b4f      	ldr	r3, [pc, #316]	@ (80020ac <AHT15_Process+0x2e0>)
 8001f70:	789b      	ldrb	r3, [r3, #2]
 8001f72:	011b      	lsls	r3, r3, #4
 8001f74:	4313      	orrs	r3, r2
 8001f76:	4a4d      	ldr	r2, [pc, #308]	@ (80020ac <AHT15_Process+0x2e0>)
 8001f78:	78d2      	ldrb	r2, [r2, #3]
 8001f7a:	0912      	lsrs	r2, r2, #4
 8001f7c:	b2d2      	uxtb	r2, r2
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	673b      	str	r3, [r7, #112]	@ 0x70
                     uint32_t raw_temperature = ((uint32_t)((sensor_data_buffer[3] & 0x0F) << 16)) | ((uint32_t)(sensor_data_buffer[4] << 8)) | ((uint32_t)sensor_data_buffer[5]);
 8001f82:	4b4a      	ldr	r3, [pc, #296]	@ (80020ac <AHT15_Process+0x2e0>)
 8001f84:	78db      	ldrb	r3, [r3, #3]
 8001f86:	041b      	lsls	r3, r3, #16
 8001f88:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 8001f8c:	4b47      	ldr	r3, [pc, #284]	@ (80020ac <AHT15_Process+0x2e0>)
 8001f8e:	791b      	ldrb	r3, [r3, #4]
 8001f90:	021b      	lsls	r3, r3, #8
 8001f92:	4313      	orrs	r3, r2
 8001f94:	4a45      	ldr	r2, [pc, #276]	@ (80020ac <AHT15_Process+0x2e0>)
 8001f96:	7952      	ldrb	r2, [r2, #5]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	66fb      	str	r3, [r7, #108]	@ 0x6c

                     /*
                      * Konwersja na tym zmiennoprzecinkowy.
                      */
                     float humidity = ((float)raw_humidity / 1048576.0) * 100.0;
 8001f9c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001f9e:	ee07 3a90 	vmov	s15, r3
 8001fa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fa6:	ee17 0a90 	vmov	r0, s15
 8001faa:	f7fe fad5 	bl	8000558 <__aeabi_f2d>
 8001fae:	f04f 0200 	mov.w	r2, #0
 8001fb2:	4b40      	ldr	r3, [pc, #256]	@ (80020b4 <AHT15_Process+0x2e8>)
 8001fb4:	f7fe fc52 	bl	800085c <__aeabi_ddiv>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	460b      	mov	r3, r1
 8001fbc:	4610      	mov	r0, r2
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	f04f 0200 	mov.w	r2, #0
 8001fc4:	4b3c      	ldr	r3, [pc, #240]	@ (80020b8 <AHT15_Process+0x2ec>)
 8001fc6:	f7fe fb1f 	bl	8000608 <__aeabi_dmul>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	460b      	mov	r3, r1
 8001fce:	4610      	mov	r0, r2
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	f7fe fdf1 	bl	8000bb8 <__aeabi_d2f>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	66bb      	str	r3, [r7, #104]	@ 0x68
                     float temperature = ((float)raw_temperature / 1048576.0) * 200.0 - 50.0;
 8001fda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001fdc:	ee07 3a90 	vmov	s15, r3
 8001fe0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fe4:	ee17 0a90 	vmov	r0, s15
 8001fe8:	f7fe fab6 	bl	8000558 <__aeabi_f2d>
 8001fec:	f04f 0200 	mov.w	r2, #0
 8001ff0:	4b30      	ldr	r3, [pc, #192]	@ (80020b4 <AHT15_Process+0x2e8>)
 8001ff2:	f7fe fc33 	bl	800085c <__aeabi_ddiv>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	4610      	mov	r0, r2
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	f04f 0200 	mov.w	r2, #0
 8002002:	4b2e      	ldr	r3, [pc, #184]	@ (80020bc <AHT15_Process+0x2f0>)
 8002004:	f7fe fb00 	bl	8000608 <__aeabi_dmul>
 8002008:	4602      	mov	r2, r0
 800200a:	460b      	mov	r3, r1
 800200c:	4610      	mov	r0, r2
 800200e:	4619      	mov	r1, r3
 8002010:	f04f 0200 	mov.w	r2, #0
 8002014:	4b2a      	ldr	r3, [pc, #168]	@ (80020c0 <AHT15_Process+0x2f4>)
 8002016:	f7fe f93f 	bl	8000298 <__aeabi_dsub>
 800201a:	4602      	mov	r2, r0
 800201c:	460b      	mov	r3, r1
 800201e:	4610      	mov	r0, r2
 8002020:	4619      	mov	r1, r3
 8002022:	f7fe fdc9 	bl	8000bb8 <__aeabi_d2f>
 8002026:	4603      	mov	r3, r0
 8002028:	667b      	str	r3, [r7, #100]	@ 0x64

                     if (is_manual_measurement == 1) {
 800202a:	4b1e      	ldr	r3, [pc, #120]	@ (80020a4 <AHT15_Process+0x2d8>)
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	2b01      	cmp	r3, #1
 8002030:	d113      	bne.n	800205a <AHT15_Process+0x28e>
                         // Jeli to pomiar na danie, wylij wynik przez UART
                         snprintf(response_text, sizeof(response_text), "Odpowiedz: T=%.2f C, H=%.2f %%", temperature, humidity);
 8002032:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8002034:	f7fe fa90 	bl	8000558 <__aeabi_f2d>
 8002038:	4604      	mov	r4, r0
 800203a:	460d      	mov	r5, r1
 800203c:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800203e:	f7fe fa8b 	bl	8000558 <__aeabi_f2d>
 8002042:	4602      	mov	r2, r0
 8002044:	460b      	mov	r3, r1
 8002046:	4638      	mov	r0, r7
 8002048:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800204c:	e9cd 4500 	strd	r4, r5, [sp]
 8002050:	4a1c      	ldr	r2, [pc, #112]	@ (80020c4 <AHT15_Process+0x2f8>)
 8002052:	2164      	movs	r1, #100	@ 0x64
 8002054:	f006 fa92 	bl	800857c <sniprintf>
 8002058:	e006      	b.n	8002068 <AHT15_Process+0x29c>
                     } else {
                         // W przeciwnym wypadku (pomiar cykliczny), zapisz do historii
                         ArchPutData(&history_circular_buffer, temperature, humidity);
 800205a:	edd7 0a1a 	vldr	s1, [r7, #104]	@ 0x68
 800205e:	ed97 0a19 	vldr	s0, [r7, #100]	@ 0x64
 8002062:	4819      	ldr	r0, [pc, #100]	@ (80020c8 <AHT15_Process+0x2fc>)
 8002064:	f7fe ffc0 	bl	8000fe8 <ArchPutData>
                     }
                }

                // Wyzeruj flag pomiaru rcznego po jego obsueniu
                if (is_manual_measurement == 1) {
 8002068:	4b0e      	ldr	r3, [pc, #56]	@ (80020a4 <AHT15_Process+0x2d8>)
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	2b01      	cmp	r3, #1
 800206e:	d102      	bne.n	8002076 <AHT15_Process+0x2aa>
                    is_manual_measurement = 0;
 8002070:	4b0c      	ldr	r3, [pc, #48]	@ (80020a4 <AHT15_Process+0x2d8>)
 8002072:	2200      	movs	r2, #0
 8002074:	701a      	strb	r2, [r3, #0]
                }
            }
            aht15_current_state = AHT15_STATE_IDLE;
 8002076:	4b04      	ldr	r3, [pc, #16]	@ (8002088 <AHT15_Process+0x2bc>)
 8002078:	2200      	movs	r2, #0
 800207a:	701a      	strb	r2, [r3, #0]
            break;
 800207c:	e034      	b.n	80020e8 <AHT15_Process+0x31c>
 800207e:	bf00      	nop
 8002080:	200003df 	.word	0x200003df
 8002084:	200003de 	.word	0x200003de
 8002088:	200003dd 	.word	0x200003dd
 800208c:	20000000 	.word	0x20000000
 8002090:	20000060 	.word	0x20000060
 8002094:	20000258 	.word	0x20000258
 8002098:	0800aa20 	.word	0x0800aa20
 800209c:	0800aa5c 	.word	0x0800aa5c
 80020a0:	200003d4 	.word	0x200003d4
 80020a4:	200003dc 	.word	0x200003dc
 80020a8:	20000064 	.word	0x20000064
 80020ac:	200003e8 	.word	0x200003e8
 80020b0:	0800aa94 	.word	0x0800aa94
 80020b4:	41300000 	.word	0x41300000
 80020b8:	40590000 	.word	0x40590000
 80020bc:	40690000 	.word	0x40690000
 80020c0:	40490000 	.word	0x40490000
 80020c4:	0800aabc 	.word	0x0800aabc
 80020c8:	20000014 	.word	0x20000014
        }

        case AHT15_STATE_ERROR:

        	snprintf(response_text, sizeof(response_text), "Blad I2C: Blad, kod: %lu", i2c_error_code);
 80020cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002108 <AHT15_Process+0x33c>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4638      	mov	r0, r7
 80020d2:	4a0e      	ldr	r2, [pc, #56]	@ (800210c <AHT15_Process+0x340>)
 80020d4:	2164      	movs	r1, #100	@ 0x64
 80020d6:	f006 fa51 	bl	800857c <sniprintf>

            i2c_error_code = HAL_I2C_ERROR_NONE; // Wyzeruj kod bdu po obsueniu
 80020da:	4b0b      	ldr	r3, [pc, #44]	@ (8002108 <AHT15_Process+0x33c>)
 80020dc:	2200      	movs	r2, #0
 80020de:	601a      	str	r2, [r3, #0]
            aht15_current_state = AHT15_STATE_IDLE; // Zresetuj stan po bdzie
 80020e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002110 <AHT15_Process+0x344>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	701a      	strb	r2, [r3, #0]

            break;
 80020e6:	bf00      	nop
    }

    // Wysyanie danych ktre zostay zapisane w zmiennej
    if (response_text[0] != '\0') {
 80020e8:	783b      	ldrb	r3, [r7, #0]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d008      	beq.n	8002100 <AHT15_Process+0x334>
        QueueFrameForSending(response_text, sizeof(response_text));
 80020ee:	463b      	mov	r3, r7
 80020f0:	2164      	movs	r1, #100	@ 0x64
 80020f2:	4618      	mov	r0, r3
 80020f4:	f7ff fa72 	bl	80015dc <QueueFrameForSending>

        // Uruchamianie wysyania ramki.
        ProcessTxBuffer();
 80020f8:	f7ff fa00 	bl	80014fc <ProcessTxBuffer>
 80020fc:	e000      	b.n	8002100 <AHT15_Process+0x334>
        return;
 80020fe:	bf00      	nop
    }
}
 8002100:	3778      	adds	r7, #120	@ 0x78
 8002102:	46bd      	mov	sp, r7
 8002104:	bdb0      	pop	{r4, r5, r7, pc}
 8002106:	bf00      	nop
 8002108:	200003e0 	.word	0x200003e0
 800210c:	0800aadc 	.word	0x0800aadc
 8002110:	200003dd 	.word	0x200003dd

08002114 <ProcessArchiveTransmission>:

void ProcessArchiveTransmission() {
 8002114:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002116:	b0b1      	sub	sp, #196	@ 0xc4
 8002118:	af04      	add	r7, sp, #16
	if(archive_state.count_total > 0) {
 800211a:	4b6f      	ldr	r3, [pc, #444]	@ (80022d8 <ProcessArchiveTransmission+0x1c4>)
 800211c:	885b      	ldrh	r3, [r3, #2]
 800211e:	2b00      	cmp	r3, #0
 8002120:	f000 80c8 	beq.w	80022b4 <ProcessArchiveTransmission+0x1a0>

		Measurement_t tempData;
		uint8_t size_to_sent;
		char cargo_buffer[SIZE_OF_DANE];
		int cargo_len = 0;
 8002124:	2300      	movs	r3, #0
 8002126:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		 * e jak jakie wartoci, nie zmieszcz si aktualnie w buforze to dziki tej wartoci mog "cofn"
		 * dane ktre aktualnie miay by wysane by byy przerobione jeszcze raz i tak do skutku a bufor bdzie
		 * mia miejsce. Dziki temu rozwizaniu to ta funkcja nie blokuje wykonywania kodu a do oprnienia buforu
		 * nadawczego tylko umoliwia nawet wpisywanie wartoci nawet gdy ten bufor jest aktualnie w uyciu.
		 */
		int number_of_current_request = 0;
 800212a:	2300      	movs	r3, #0
 800212c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

        while (archive_state.count_total != 0) {
 8002130:	e094      	b.n	800225c <ProcessArchiveTransmission+0x148>
            if (ArchGetDataAtIndex(&history_circular_buffer, archive_state.start_index, &tempData) == 0) {
 8002132:	4b69      	ldr	r3, [pc, #420]	@ (80022d8 <ProcessArchiveTransmission+0x1c4>)
 8002134:	881b      	ldrh	r3, [r3, #0]
 8002136:	4619      	mov	r1, r3
 8002138:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 800213c:	461a      	mov	r2, r3
 800213e:	4867      	ldr	r0, [pc, #412]	@ (80022dc <ProcessArchiveTransmission+0x1c8>)
 8002140:	f7fe ff91 	bl	8001066 <ArchGetDataAtIndex>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	f040 8088 	bne.w	800225c <ProcessArchiveTransmission+0x148>
            	char temp_line_buffer[50];

            	// Sformuowanie jednej linii do bufora tymczasowego by nastpnie go wysa.
            	// Uywam funkcji snprintf by przeformatowa liczb na znaki i przekomiowa do mojej zmiennej.
            	size_to_sent = snprintf(temp_line_buffer, sizeof(temp_line_buffer),"Pomiar %d: T=%.2f; H=%.2f",
            			archive_state.start_index, tempData.temperature, tempData.humidity);
 800214c:	4b62      	ldr	r3, [pc, #392]	@ (80022d8 <ProcessArchiveTransmission+0x1c4>)
 800214e:	881b      	ldrh	r3, [r3, #0]
            	size_to_sent = snprintf(temp_line_buffer, sizeof(temp_line_buffer),"Pomiar %d: T=%.2f; H=%.2f",
 8002150:	461e      	mov	r6, r3
            			archive_state.start_index, tempData.temperature, tempData.humidity);
 8002152:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
            	size_to_sent = snprintf(temp_line_buffer, sizeof(temp_line_buffer),"Pomiar %d: T=%.2f; H=%.2f",
 8002156:	4618      	mov	r0, r3
 8002158:	f7fe f9fe 	bl	8000558 <__aeabi_f2d>
 800215c:	4604      	mov	r4, r0
 800215e:	460d      	mov	r5, r1
            			archive_state.start_index, tempData.temperature, tempData.humidity);
 8002160:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
            	size_to_sent = snprintf(temp_line_buffer, sizeof(temp_line_buffer),"Pomiar %d: T=%.2f; H=%.2f",
 8002164:	4618      	mov	r0, r3
 8002166:	f7fe f9f7 	bl	8000558 <__aeabi_f2d>
 800216a:	4602      	mov	r2, r0
 800216c:	460b      	mov	r3, r1
 800216e:	4638      	mov	r0, r7
 8002170:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002174:	e9cd 4500 	strd	r4, r5, [sp]
 8002178:	4633      	mov	r3, r6
 800217a:	4a59      	ldr	r2, [pc, #356]	@ (80022e0 <ProcessArchiveTransmission+0x1cc>)
 800217c:	2132      	movs	r1, #50	@ 0x32
 800217e:	f006 f9fd 	bl	800857c <sniprintf>
 8002182:	4603      	mov	r3, r0
 8002184:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

                // Sprawd, czy dodanie nowej linii przekroczy maksymalny rozmiar danych dla JEDNEJ ramki.
                if (cargo_len + size_to_sent > SIZE_OF_DANE) {
 8002188:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 800218c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002190:	4413      	add	r3, r2
 8002192:	2b63      	cmp	r3, #99	@ 0x63
 8002194:	dd3f      	ble.n	8002216 <ProcessArchiveTransmission+0x102>
                	// Warunek sprawdzajdy czy zmieci si adunek do bufora koowego.
                	if(QueueFrameForSending(cargo_buffer, cargo_len) != 0){
 8002196:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800219a:	b2da      	uxtb	r2, r3
 800219c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80021a0:	4611      	mov	r1, r2
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7ff fa1a 	bl	80015dc <QueueFrameForSending>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d019      	beq.n	80021e2 <ProcessArchiveTransmission+0xce>
                        // Uruchamianie wysyania ramki.
                        ProcessTxBuffer();
 80021ae:	f7ff f9a5 	bl	80014fc <ProcessTxBuffer>

                        if(number_of_current_request != 0) {
 80021b2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	f000 8089 	beq.w	80022ce <ProcessArchiveTransmission+0x1ba>
                        	/*
                        	 * Odpowiednio zmieniejszanie i powikszanie zmiennych by
                        	 * powturzyy jeszcze raz odczyty ktre nie zaapay si na wysanie.
                        	 */
                        	archive_state.start_index -= number_of_current_request;
 80021bc:	4b46      	ldr	r3, [pc, #280]	@ (80022d8 <ProcessArchiveTransmission+0x1c4>)
 80021be:	881a      	ldrh	r2, [r3, #0]
 80021c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80021c4:	b29b      	uxth	r3, r3
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	b29a      	uxth	r2, r3
 80021ca:	4b43      	ldr	r3, [pc, #268]	@ (80022d8 <ProcessArchiveTransmission+0x1c4>)
 80021cc:	801a      	strh	r2, [r3, #0]
                        	archive_state.count_total += number_of_current_request;
 80021ce:	4b42      	ldr	r3, [pc, #264]	@ (80022d8 <ProcessArchiveTransmission+0x1c4>)
 80021d0:	885a      	ldrh	r2, [r3, #2]
 80021d2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80021d6:	b29b      	uxth	r3, r3
 80021d8:	4413      	add	r3, r2
 80021da:	b29a      	uxth	r2, r3
 80021dc:	4b3e      	ldr	r3, [pc, #248]	@ (80022d8 <ProcessArchiveTransmission+0x1c4>)
 80021de:	805a      	strh	r2, [r3, #2]
 80021e0:	e076      	b.n	80022d0 <ProcessArchiveTransmission+0x1bc>

                		return;
                	}

                    // Zresetuj bufor cargo, aby zacz zbiera dane do nastpnej ramki.
                    cargo_len = 0;
 80021e2:	2300      	movs	r3, #0
 80021e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

                	// Zerowanie caego bufora przechowujcego ca ramk by nie znajdyway si tam mieci
                    for (int var = 0; var < (sizeof(cargo_buffer)/sizeof(cargo_buffer[0])); ++var) {
 80021e8:	2300      	movs	r3, #0
 80021ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80021ee:	e00b      	b.n	8002208 <ProcessArchiveTransmission+0xf4>
                    	cargo_buffer[var] = '\0';
 80021f0:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80021f4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80021f8:	4413      	add	r3, r2
 80021fa:	2200      	movs	r2, #0
 80021fc:	701a      	strb	r2, [r3, #0]
                    for (int var = 0; var < (sizeof(cargo_buffer)/sizeof(cargo_buffer[0])); ++var) {
 80021fe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002202:	3301      	adds	r3, #1
 8002204:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002208:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800220c:	2b62      	cmp	r3, #98	@ 0x62
 800220e:	d9ef      	bls.n	80021f0 <ProcessArchiveTransmission+0xdc>
                	}

                    number_of_current_request = 0;
 8002210:	2300      	movs	r3, #0
 8002212:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
                /*
                 * Podana konstrukcja cargo_buffer + cargo_len wysyam tutaj adres w pamici
                 * przesunity o warto cargo_len. Jest to zrobione w tym celu aby kopiowa dane do wolnych pl
                 * a nie eby te dane nadpisywa.
                 */
                memcpy(cargo_buffer + cargo_len, temp_line_buffer, size_to_sent);
 8002216:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800221a:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800221e:	4413      	add	r3, r2
 8002220:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8002224:	4639      	mov	r1, r7
 8002226:	4618      	mov	r0, r3
 8002228:	f006 fab1 	bl	800878e <memcpy>
                number_of_current_request++;
 800222c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002230:	3301      	adds	r3, #1
 8002232:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

                cargo_len += size_to_sent;
 8002236:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800223a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800223e:	4413      	add	r3, r2
 8002240:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                archive_state.start_index++;
 8002244:	4b24      	ldr	r3, [pc, #144]	@ (80022d8 <ProcessArchiveTransmission+0x1c4>)
 8002246:	881b      	ldrh	r3, [r3, #0]
 8002248:	3301      	adds	r3, #1
 800224a:	b29a      	uxth	r2, r3
 800224c:	4b22      	ldr	r3, [pc, #136]	@ (80022d8 <ProcessArchiveTransmission+0x1c4>)
 800224e:	801a      	strh	r2, [r3, #0]
                archive_state.count_total--;
 8002250:	4b21      	ldr	r3, [pc, #132]	@ (80022d8 <ProcessArchiveTransmission+0x1c4>)
 8002252:	885b      	ldrh	r3, [r3, #2]
 8002254:	3b01      	subs	r3, #1
 8002256:	b29a      	uxth	r2, r3
 8002258:	4b1f      	ldr	r3, [pc, #124]	@ (80022d8 <ProcessArchiveTransmission+0x1c4>)
 800225a:	805a      	strh	r2, [r3, #2]
        while (archive_state.count_total != 0) {
 800225c:	4b1e      	ldr	r3, [pc, #120]	@ (80022d8 <ProcessArchiveTransmission+0x1c4>)
 800225e:	885b      	ldrh	r3, [r3, #2]
 8002260:	2b00      	cmp	r3, #0
 8002262:	f47f af66 	bne.w	8002132 <ProcessArchiveTransmission+0x1e>
            }
        }

        // Po wyjciu z ptli w cargo_buffer mog by resztki danych.
        if (cargo_len > 0) {
 8002266:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800226a:	2b00      	cmp	r3, #0
 800226c:	dd20      	ble.n	80022b0 <ProcessArchiveTransmission+0x19c>
        	// Prbujemy wysa teraz dane.
            if (QueueFrameForSending(cargo_buffer, cargo_len) != 0) {
 800226e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002272:	b2da      	uxtb	r2, r3
 8002274:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002278:	4611      	mov	r1, r2
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff f9ae 	bl	80015dc <QueueFrameForSending>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d014      	beq.n	80022b0 <ProcessArchiveTransmission+0x19c>

                // Jeli nie ma miejsca na ostatni ramk to wysyamy resztki.
                ProcessTxBuffer();
 8002286:	f7ff f939 	bl	80014fc <ProcessTxBuffer>

                // Cofamy liczniki, eby sprbowa wysa t kocwk w nastpnym obiegu
                archive_state.start_index -= number_of_current_request;
 800228a:	4b13      	ldr	r3, [pc, #76]	@ (80022d8 <ProcessArchiveTransmission+0x1c4>)
 800228c:	881a      	ldrh	r2, [r3, #0]
 800228e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002292:	b29b      	uxth	r3, r3
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	b29a      	uxth	r2, r3
 8002298:	4b0f      	ldr	r3, [pc, #60]	@ (80022d8 <ProcessArchiveTransmission+0x1c4>)
 800229a:	801a      	strh	r2, [r3, #0]
                archive_state.count_total += number_of_current_request;
 800229c:	4b0e      	ldr	r3, [pc, #56]	@ (80022d8 <ProcessArchiveTransmission+0x1c4>)
 800229e:	885a      	ldrh	r2, [r3, #2]
 80022a0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	4413      	add	r3, r2
 80022a8:	b29a      	uxth	r2, r3
 80022aa:	4b0b      	ldr	r3, [pc, #44]	@ (80022d8 <ProcessArchiveTransmission+0x1c4>)
 80022ac:	805a      	strh	r2, [r3, #2]
                return;
 80022ae:	e00f      	b.n	80022d0 <ProcessArchiveTransmission+0x1bc>
            }
        }

        // Zawsze na kocu upewniamy si, e transmisja UART dziaa by tym samym wysa dane ktre zostay zapisane
        // ale ich jeszcze nie wysano
        ProcessTxBuffer();
 80022b0:	f7ff f924 	bl	80014fc <ProcessTxBuffer>
	}

    // Warunek sprawdzajcy czy aby na pewno pobrano wszystkie odpowiednie pomiary.
    if (archive_state.count_total == 0) {
 80022b4:	4b08      	ldr	r3, [pc, #32]	@ (80022d8 <ProcessArchiveTransmission+0x1c4>)
 80022b6:	885b      	ldrh	r3, [r3, #2]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d109      	bne.n	80022d0 <ProcessArchiveTransmission+0x1bc>
         // Warunek sprawdzajy czy jest wczone pobieranie pomiarw cykliczne by wczy pobieranie pomiarw
         if (logging_enabled) {
 80022bc:	4b09      	ldr	r3, [pc, #36]	@ (80022e4 <ProcessArchiveTransmission+0x1d0>)
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d004      	beq.n	80022d0 <ProcessArchiveTransmission+0x1bc>
             HAL_TIM_Base_Start_IT(&htim10);
 80022c6:	4808      	ldr	r0, [pc, #32]	@ (80022e8 <ProcessArchiveTransmission+0x1d4>)
 80022c8:	f004 f868 	bl	800639c <HAL_TIM_Base_Start_IT>
 80022cc:	e000      	b.n	80022d0 <ProcessArchiveTransmission+0x1bc>
                		return;
 80022ce:	bf00      	nop
         }
    }
}
 80022d0:	37b4      	adds	r7, #180	@ 0xb4
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022d6:	bf00      	nop
 80022d8:	200003cc 	.word	0x200003cc
 80022dc:	20000014 	.word	0x20000014
 80022e0:	0800aaf8 	.word	0x0800aaf8
 80022e4:	200003d4 	.word	0x200003d4
 80022e8:	200002f4 	.word	0x200002f4

080022ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022ec:	b5b0      	push	{r4, r5, r7, lr}
 80022ee:	b0b8      	sub	sp, #224	@ 0xe0
 80022f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022f2:	f001 f829 	bl	8003348 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022f6:	f000 fac1 	bl	800287c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022fa:	f000 fc19 	bl	8002b30 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80022fe:	f000 fbed 	bl	8002adc <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8002302:	f000 fb27 	bl	8002954 <MX_I2C1_Init>
  MX_TIM11_Init();
 8002306:	f000 fbc5 	bl	8002a94 <MX_TIM11_Init>
  MX_TIM10_Init();
 800230a:	f000 fb9f 	bl	8002a4c <MX_TIM10_Init>
  MX_TIM3_Init();
 800230e:	f000 fb4f 	bl	80029b0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, &uart_received_char, 1);
 8002312:	2201      	movs	r2, #1
 8002314:	49bf      	ldr	r1, [pc, #764]	@ (8002614 <main+0x328>)
 8002316:	48c0      	ldr	r0, [pc, #768]	@ (8002618 <main+0x32c>)
 8002318:	f004 fcd8 	bl	8006ccc <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim10);
 800231c:	48bf      	ldr	r0, [pc, #764]	@ (800261c <main+0x330>)
 800231e:	f004 f83d 	bl	800639c <HAL_TIM_Base_Start_IT>
	  /*
	   * Konieczne jest sprawdzanie stanu czujnika na samym pocztku poniewa dziki temu czujnik moe wykonywa bez
	   * wikszych opnie ani bez czekania na jakie dane.
	   */

	  AHT15_Process();
 8002322:	f7ff fd53 	bl	8001dcc <AHT15_Process>
	  ProcessArchiveTransmission();
 8002326:	f7ff fef5 	bl	8002114 <ProcessArchiveTransmission>

	  // Reakcja na przepenienie bufora RX
	  if (rx_overflow_flag) {
 800232a:	4bbd      	ldr	r3, [pc, #756]	@ (8002620 <main+0x334>)
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	2b00      	cmp	r3, #0
 8002330:	f000 8273 	beq.w	800281a <main+0x52e>
		  rx_overflow_flag = 0; // Wyzeruj flag
 8002334:	4bba      	ldr	r3, [pc, #744]	@ (8002620 <main+0x334>)
 8002336:	2200      	movs	r2, #0
 8002338:	701a      	strb	r2, [r3, #0]
		  ClearAndResetState(); // Zresetowanie stanu, aby mc odbiera nowe, poprawne ramki
 800233a:	f7ff f841 	bl	80013c0 <ClearAndResetState>
	  uint8_t ch;

	  /*
	   * To jest gwna ptla przetwarzajca dane wejciowe.
	   */
	  while(CircularBufferGetChar(&rx_circular_buffer, &ch) == 0) {
 800233e:	e26c      	b.n	800281a <main+0x52e>
		  /*
		   * Podany warunek za za cel zresetowanie odbieranego indeksu w ramce do odbierania naszych danych.
		   * W tym warunku jest ustawiany timer by funkcja nie oczekiwaa w nieskoczono na nowe dane.
		   * Ustawia rwnie stan odpowiedzialny za odbieranie zawartoci.
		   */
	  		  if(ch == ':') {
 8002340:	f897 30b5 	ldrb.w	r3, [r7, #181]	@ 0xb5
 8002344:	2b3a      	cmp	r3, #58	@ 0x3a
 8002346:	d110      	bne.n	800236a <main+0x7e>
	  			  frame_content_index = 0;
 8002348:	4bb6      	ldr	r3, [pc, #728]	@ (8002624 <main+0x338>)
 800234a:	2200      	movs	r2, #0
 800234c:	601a      	str	r2, [r3, #0]

	  			  // Ustawianie flagi na stan do odczytywania.
                current_state = STATE_READ_FRAME_CONTENT;
 800234e:	4bb6      	ldr	r3, [pc, #728]	@ (8002628 <main+0x33c>)
 8002350:	2201      	movs	r2, #1
 8002352:	701a      	strb	r2, [r3, #0]

                // Uruchamianie timera.
                // Urzuchamienie timera ma zapobiec przypadkowi kiedy przyjdzie tylko jeden znak poczdku a
                // reszta moe nie przyj.
                // To ma zapobiec oczekiwaniu na wartoci ktre i tak nie przyjd.
                frame_timeout_flag = 0;
 8002354:	4bb5      	ldr	r3, [pc, #724]	@ (800262c <main+0x340>)
 8002356:	2200      	movs	r2, #0
 8002358:	701a      	strb	r2, [r3, #0]
                __HAL_TIM_SET_COUNTER(&htim11, 0); // Wyzeruj licznik
 800235a:	4bb5      	ldr	r3, [pc, #724]	@ (8002630 <main+0x344>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2200      	movs	r2, #0
 8002360:	625a      	str	r2, [r3, #36]	@ 0x24
                HAL_TIM_Base_Start_IT(&htim11);     // Start timera w trybie przerwa
 8002362:	48b3      	ldr	r0, [pc, #716]	@ (8002630 <main+0x344>)
 8002364:	f004 f81a 	bl	800639c <HAL_TIM_Base_Start_IT>

                continue;
 8002368:	e257      	b.n	800281a <main+0x52e>
	  		  }

		  // Przecznik do przeczania si midzy flagami
		  switch(current_state) {
 800236a:	4baf      	ldr	r3, [pc, #700]	@ (8002628 <main+0x33c>)
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	2b00      	cmp	r3, #0
 8002370:	f000 8252 	beq.w	8002818 <main+0x52c>
 8002374:	2b01      	cmp	r3, #1
 8002376:	f040 8250 	bne.w	800281a <main+0x52e>
		  	  case STATE_WAIT_START:
		  		  break;

		  	  case STATE_READ_FRAME_CONTENT:
		  		  if(ch == ';') {
 800237a:	f897 30b5 	ldrb.w	r3, [r7, #181]	@ 0xb5
 800237e:	2b3b      	cmp	r3, #59	@ 0x3b
 8002380:	f040 8235 	bne.w	80027ee <main+0x502>
		  			  HAL_TIM_Base_Stop_IT(&htim11); // zatrzymaj i wyzeruj timer, bo ramka przysza
 8002384:	48aa      	ldr	r0, [pc, #680]	@ (8002630 <main+0x344>)
 8002386:	f004 f86b 	bl	8006460 <HAL_TIM_Base_Stop_IT>
		  			  frame_timeout_flag = 0;
 800238a:	4ba8      	ldr	r3, [pc, #672]	@ (800262c <main+0x340>)
 800238c:	2200      	movs	r2, #0
 800238e:	701a      	strb	r2, [r3, #0]

		  	      	  // Sprawdzenie minimalnej wielkoci ramki (zakodowany minimalny nagwek + CRC)
		  			  if (frame_content_index < (5 + CRC_OF_SIZE)) {
 8002390:	4ba4      	ldr	r3, [pc, #656]	@ (8002624 <main+0x338>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2b08      	cmp	r3, #8
 8002396:	dc12      	bgt.n	80023be <main+0xd2>
		  			      // Ramka jest za krtka, aby zawiera poprawny nagwek i CRC. Bd.
		  			      ClearAndResetState();
 8002398:	f7ff f812 	bl	80013c0 <ClearAndResetState>

		  	            // Wysyanie do pc informacji z mikrokontrolera.
		  	            char header1[] = "Odpowiedz: Podany warunek nie spenia minimalnej wielkoci ramki";
 800239c:	4aa5      	ldr	r2, [pc, #660]	@ (8002634 <main+0x348>)
 800239e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80023a2:	4611      	mov	r1, r2
 80023a4:	2243      	movs	r2, #67	@ 0x43
 80023a6:	4618      	mov	r0, r3
 80023a8:	f006 f9f1 	bl	800878e <memcpy>

		  	            QueueFrameForSending(header1, (sizeof(header1)/sizeof(header1[0]))); // Rozpocznij wysyanie nagwka
 80023ac:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80023b0:	2143      	movs	r1, #67	@ 0x43
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7ff f912 	bl	80015dc <QueueFrameForSending>

		  	            // Uruchamianie wysyania ramki.
		  	            ProcessTxBuffer();
 80023b8:	f7ff f8a0 	bl	80014fc <ProcessTxBuffer>

		  			      break;
 80023bc:	e22d      	b.n	800281a <main+0x52e>
		  			  }

		  			  // Dzielimy odebran zawarto na ZAKODOWANY BLOK i SUM KONTROLN
		  			  int encoded_block_len = frame_content_index - CRC_OF_SIZE;
 80023be:	4b99      	ldr	r3, [pc, #612]	@ (8002624 <main+0x338>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	3b04      	subs	r3, #4
 80023c4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0

		  			  // Zapisywanie pierwszego elementu zakodowanego bloku do zmiennej.
		  			  // Tworzymy nowy wskanik dla pierwszego bloku dla lepszej organizacji.
		  			  uint8_t* encoded_block = &frame_content_buffer[0];
 80023c8:	4b9b      	ldr	r3, [pc, #620]	@ (8002638 <main+0x34c>)
 80023ca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		  			  // Zapisywanie elementu pierwszego elementu zaczynajcego sume kontroln
		  			  uint8_t* received_crc_ascii = &frame_content_buffer[encoded_block_len];
 80023ce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80023d2:	4a99      	ldr	r2, [pc, #612]	@ (8002638 <main+0x34c>)
 80023d4:	4413      	add	r3, r2
 80023d6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

		  			  // Zmienna stworzona po to by nie powiela wywoywania funkcji ClearAndResetState
		  			  // a take wicych si z tym take warunkw dodatkowego wyjcia z ptli. Dodatkowo jeszcze
		  			  // suy do tego by nie wykonywa operacji na i tak ju bdnych ramkach.
		  			  // 1 - Oznacza true, 0 oznacza false
		  			  int valid_chars = 1;
 80023da:	2301      	movs	r3, #1
 80023dc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

	  				  // Sprawdzanie czy zakodowana dugo zgadza si z odpowiadajc tej dugoci.
	  				  if (encoded_block_len % 4 != 0) {
 80023e0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80023e4:	f003 0303 	and.w	r3, r3, #3
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d018      	beq.n	800241e <main+0x132>
	  					  valid_chars = 0; // Bd: nieprawidowa dugo bloku Base64
 80023ec:	2300      	movs	r3, #0
 80023ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

	  		            // Wysyanie do pc informacji z mikrokontrolera.
	  		            char header1[] = "Odpowiedz: Zakodowana warto nie jest wielokrotnoci 4.";
 80023f2:	4b92      	ldr	r3, [pc, #584]	@ (800263c <main+0x350>)
 80023f4:	f107 0444 	add.w	r4, r7, #68	@ 0x44
 80023f8:	461d      	mov	r5, r3
 80023fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002400:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002402:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002404:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002406:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800240a:	c407      	stmia	r4!, {r0, r1, r2}
 800240c:	8023      	strh	r3, [r4, #0]

	  		            QueueFrameForSending(header1, (sizeof(header1)/sizeof(header1[0]))); // Rozpocznij wysyanie nagwka
 800240e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002412:	213e      	movs	r1, #62	@ 0x3e
 8002414:	4618      	mov	r0, r3
 8002416:	f7ff f8e1 	bl	80015dc <QueueFrameForSending>

	  		            // Uruchamianie wysyania ramki.
	  		            ProcessTxBuffer();
 800241a:	f7ff f86f 	bl	80014fc <ProcessTxBuffer>
	  				  }

		  			  // Warunek obsugujcy wyjcie z ptli jeli wystpi bd
		  			  if(valid_chars == 0) {
 800241e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002422:	2b00      	cmp	r3, #0
 8002424:	d102      	bne.n	800242c <main+0x140>
		  				  ClearAndResetState();
 8002426:	f7fe ffcb 	bl	80013c0 <ClearAndResetState>
		  				  break;
 800242a:	e1f6      	b.n	800281a <main+0x52e>
		  			  }

		  			  // Walidacja znakw w bloku Base64.
		  			  // Jest to warunek sprawdzajcy czy w kodowaniu base64 nie znalazy si jakie znieksztacone
		  			  // ktre nie pasuj do kodowania Base64.
		  			  for (int i = 0; i < encoded_block_len; i++) {
 800242c:	2300      	movs	r3, #0
 800242e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002432:	e040      	b.n	80024b6 <main+0x1ca>
		  				  if (my_isalnum(encoded_block[i]) == 0 &&
 8002434:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002438:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800243c:	4413      	add	r3, r2
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	4618      	mov	r0, r3
 8002442:	f7ff f8ac 	bl	800159e <my_isalnum>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d12f      	bne.n	80024ac <main+0x1c0>
		  						  encoded_block[i] != '+' &&
 800244c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002450:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8002454:	4413      	add	r3, r2
 8002456:	781b      	ldrb	r3, [r3, #0]
		  				  if (my_isalnum(encoded_block[i]) == 0 &&
 8002458:	2b2b      	cmp	r3, #43	@ 0x2b
 800245a:	d027      	beq.n	80024ac <main+0x1c0>
								  encoded_block[i] != '/' &&
 800245c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002460:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8002464:	4413      	add	r3, r2
 8002466:	781b      	ldrb	r3, [r3, #0]
		  						  encoded_block[i] != '+' &&
 8002468:	2b2f      	cmp	r3, #47	@ 0x2f
 800246a:	d01f      	beq.n	80024ac <main+0x1c0>
								  encoded_block[i] != '=') {
 800246c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002470:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8002474:	4413      	add	r3, r2
 8002476:	781b      	ldrb	r3, [r3, #0]
								  encoded_block[i] != '/' &&
 8002478:	2b3d      	cmp	r3, #61	@ 0x3d
 800247a:	d017      	beq.n	80024ac <main+0x1c0>
		  					  // Nieprawidowy znak w danych Base64

		  		            // Wysyanie do pc informacji z mikrokontrolera.
		  		            char header1[] = "Odpowiedz: le zakodowano dane w base64.";
 800247c:	4b70      	ldr	r3, [pc, #448]	@ (8002640 <main+0x354>)
 800247e:	f107 0444 	add.w	r4, r7, #68	@ 0x44
 8002482:	461d      	mov	r5, r3
 8002484:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002486:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002488:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800248a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800248c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002490:	c403      	stmia	r4!, {r0, r1}
 8002492:	8022      	strh	r2, [r4, #0]

		  		            QueueFrameForSending(header1, (sizeof(header1)/sizeof(header1[0]))); // Rozpocznij wysyanie nagwka
 8002494:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002498:	212a      	movs	r1, #42	@ 0x2a
 800249a:	4618      	mov	r0, r3
 800249c:	f7ff f89e 	bl	80015dc <QueueFrameForSending>

		  		            // Uruchamianie wysyania ramki.
		  		            ProcessTxBuffer();
 80024a0:	f7ff f82c 	bl	80014fc <ProcessTxBuffer>


		  					  valid_chars = 0;
 80024a4:	2300      	movs	r3, #0
 80024a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

		  					  break;
 80024aa:	e00a      	b.n	80024c2 <main+0x1d6>
		  			  for (int i = 0; i < encoded_block_len; i++) {
 80024ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80024b0:	3301      	adds	r3, #1
 80024b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80024b6:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 80024ba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80024be:	429a      	cmp	r2, r3
 80024c0:	dbb8      	blt.n	8002434 <main+0x148>
		  					  }
		  			  }

		  			  // Warunek obsugujcy wyjcie z ptli jeli wystpi bd
		  			  if(valid_chars == 0) {
 80024c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d102      	bne.n	80024d0 <main+0x1e4>
		  				  ClearAndResetState();
 80024ca:	f7fe ff79 	bl	80013c0 <ClearAndResetState>
		  				  break;
 80024ce:	e1a4      	b.n	800281a <main+0x52e>
		  			  }

		  			  if(valid_chars == 1){
 80024d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	d12e      	bne.n	8002536 <main+0x24a>
			  			  // Walidacja znakw w CRC. Sprawdzanie czy znaki zawarte w kodowaniu crc s poprawne.
			  			  for (int i = 0; i < CRC_OF_SIZE; i++) {
 80024d8:	2300      	movs	r3, #0
 80024da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80024de:	e026      	b.n	800252e <main+0x242>
			  				  if (my_isxdigit(received_crc_ascii[i]) == 0) {
 80024e0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80024e4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80024e8:	4413      	add	r3, r2
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7ff f837 	bl	8001560 <my_isxdigit>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d115      	bne.n	8002524 <main+0x238>
			  					  // Nieprawidowy znak w CRC (nie jest to cyfra z zakresu hex)

			  					  valid_chars = 0;
 80024f8:	2300      	movs	r3, #0
 80024fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

			  		            // Wysyanie do pc informacji z mikrokontrolera.
			  		            char header1[] = "Odpowiedz: Nie poprawne znaki w CRC";
 80024fe:	4b51      	ldr	r3, [pc, #324]	@ (8002644 <main+0x358>)
 8002500:	f107 0444 	add.w	r4, r7, #68	@ 0x44
 8002504:	461d      	mov	r5, r3
 8002506:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002508:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800250a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800250c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800250e:	682b      	ldr	r3, [r5, #0]
 8002510:	6023      	str	r3, [r4, #0]

			  		            QueueFrameForSending(header1, (sizeof(header1)/sizeof(header1[0]))); // Rozpocznij wysyanie nagwka
 8002512:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002516:	2124      	movs	r1, #36	@ 0x24
 8002518:	4618      	mov	r0, r3
 800251a:	f7ff f85f 	bl	80015dc <QueueFrameForSending>

			  		            // Uruchamianie wysyania ramki.
			  		            ProcessTxBuffer();
 800251e:	f7fe ffed 	bl	80014fc <ProcessTxBuffer>


								  break;
 8002522:	e008      	b.n	8002536 <main+0x24a>
			  			  for (int i = 0; i < CRC_OF_SIZE; i++) {
 8002524:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002528:	3301      	adds	r3, #1
 800252a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800252e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002532:	2b03      	cmp	r3, #3
 8002534:	ddd4      	ble.n	80024e0 <main+0x1f4>
			  				  }
			  			  }
		  			  }

		  			  int decoded_total_len = 0;
 8002536:	2300      	movs	r3, #0
 8002538:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

		  			  // Warunek ktry si wcza jeli dekodowanie nie przebiego poprawnie.
		  			  if(valid_chars == 1){
 800253c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002540:	2b01      	cmp	r3, #1
 8002542:	d124      	bne.n	800258e <main+0x2a2>
		  				  decoded_total_len = Base64Decode(encoded_block, encoded_block_len);
 8002544:	f8d7 10c0 	ldr.w	r1, [r7, #192]	@ 0xc0
 8002548:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 800254c:	f7ff f8e0 	bl	8001710 <Base64Decode>
 8002550:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
				  			if (decoded_total_len <= 0) {
 8002554:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002558:	2b00      	cmp	r3, #0
 800255a:	dc18      	bgt.n	800258e <main+0x2a2>
				  				// Bd podczas dekodowania Base64
				  				valid_chars = 0;
 800255c:	2300      	movs	r3, #0
 800255e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

				  	            // Wysyanie do pc informacji z mikrokontrolera.
				  	            char header1[] = "Odpowiedz: Nie mona poprawnie zdekodowa danych z base64";
 8002562:	4b39      	ldr	r3, [pc, #228]	@ (8002648 <main+0x35c>)
 8002564:	f107 0444 	add.w	r4, r7, #68	@ 0x44
 8002568:	461d      	mov	r5, r3
 800256a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800256c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800256e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002570:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002572:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002574:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002576:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800257a:	e884 0007 	stmia.w	r4, {r0, r1, r2}

				  	            QueueFrameForSending(header1, (sizeof(header1)/sizeof(header1[0]))); // Rozpocznij wysyanie nagwka
 800257e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002582:	213c      	movs	r1, #60	@ 0x3c
 8002584:	4618      	mov	r0, r3
 8002586:	f7ff f829 	bl	80015dc <QueueFrameForSending>

				  	            // Uruchamianie wysyania ramki.
				  	            ProcessTxBuffer();
 800258a:	f7fe ffb7 	bl	80014fc <ProcessTxBuffer>

				  			}
		  			  }

		  			  // Warunek obsugujcy wyjcie z ptli jeli wystpi bd
		  			  if(valid_chars == 0) {
 800258e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002592:	2b00      	cmp	r3, #0
 8002594:	d102      	bne.n	800259c <main+0x2b0>
		  				  ClearAndResetState();
 8002596:	f7fe ff13 	bl	80013c0 <ClearAndResetState>
		  				  break;
 800259a:	e13e      	b.n	800281a <main+0x52e>
		  			// obliczenia crc16. Jest to ninieczne bo moja funkcja jest przystosowana do pracy z wysan
		  			// tablic danych a nie z buforem koowym.
                    uint8_t decoded_data_linear_buffer[4 + SIZE_OF_DANE];

                    // Inicjujemy wartoci potrzebne do analizowania naszgo nagwka i dla lepszej orgranizacji w kodzie.
                    uint8_t sender_2 = 0;
 800259c:	2300      	movs	r3, #0
 800259e:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
                    CircularBufferGetChar(&decoded_data_circ_buff, &sender_2);
 80025a2:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80025a6:	4619      	mov	r1, r3
 80025a8:	4828      	ldr	r0, [pc, #160]	@ (800264c <main+0x360>)
 80025aa:	f7fe fdb5 	bl	8001118 <CircularBufferGetChar>
                    decoded_data_linear_buffer[0] = sender_2;
 80025ae:	f897 30b4 	ldrb.w	r3, [r7, #180]	@ 0xb4
 80025b2:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
                    sender = sender_2;
 80025b6:	f897 20b4 	ldrb.w	r2, [r7, #180]	@ 0xb4
 80025ba:	4b25      	ldr	r3, [pc, #148]	@ (8002650 <main+0x364>)
 80025bc:	701a      	strb	r2, [r3, #0]

					uint8_t receiver = 0;
 80025be:	2300      	movs	r3, #0
 80025c0:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
					CircularBufferGetChar(&decoded_data_circ_buff, &receiver);
 80025c4:	f107 03b3 	add.w	r3, r7, #179	@ 0xb3
 80025c8:	4619      	mov	r1, r3
 80025ca:	4820      	ldr	r0, [pc, #128]	@ (800264c <main+0x360>)
 80025cc:	f7fe fda4 	bl	8001118 <CircularBufferGetChar>
					decoded_data_linear_buffer[1] = receiver;
 80025d0:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 80025d4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

                    uint8_t command = 0;
 80025d8:	2300      	movs	r3, #0
 80025da:	f887 30b2 	strb.w	r3, [r7, #178]	@ 0xb2
                    CircularBufferGetChar(&decoded_data_circ_buff, &command);
 80025de:	f107 03b2 	add.w	r3, r7, #178	@ 0xb2
 80025e2:	4619      	mov	r1, r3
 80025e4:	4819      	ldr	r0, [pc, #100]	@ (800264c <main+0x360>)
 80025e6:	f7fe fd97 	bl	8001118 <CircularBufferGetChar>
                    decoded_data_linear_buffer[2] = command;
 80025ea:	f897 30b2 	ldrb.w	r3, [r7, #178]	@ 0xb2
 80025ee:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

                    uint8_t data_length = 0;
 80025f2:	2300      	movs	r3, #0
 80025f4:	f887 30b1 	strb.w	r3, [r7, #177]	@ 0xb1
                    CircularBufferGetChar(&decoded_data_circ_buff, &data_length);
 80025f8:	f107 03b1 	add.w	r3, r7, #177	@ 0xb1
 80025fc:	4619      	mov	r1, r3
 80025fe:	4813      	ldr	r0, [pc, #76]	@ (800264c <main+0x360>)
 8002600:	f7fe fd8a 	bl	8001118 <CircularBufferGetChar>
                    decoded_data_linear_buffer[3] = data_length;
 8002604:	f897 30b1 	ldrb.w	r3, [r7, #177]	@ 0xb1
 8002608:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

                    for (int var = 4; var < decoded_total_len; ++var) {
 800260c:	2304      	movs	r3, #4
 800260e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002612:	e036      	b.n	8002682 <main+0x396>
 8002614:	20000054 	.word	0x20000054
 8002618:	20000384 	.word	0x20000384
 800261c:	200002f4 	.word	0x200002f4
 8002620:	20002c7e 	.word	0x20002c7e
 8002624:	20002c78 	.word	0x20002c78
 8002628:	20002c74 	.word	0x20002c74
 800262c:	20002c7d 	.word	0x20002c7d
 8002630:	2000033c 	.word	0x2000033c
 8002634:	0800ab3c 	.word	0x0800ab3c
 8002638:	20002bec 	.word	0x20002bec
 800263c:	0800ab80 	.word	0x0800ab80
 8002640:	0800abc0 	.word	0x0800abc0
 8002644:	0800abec 	.word	0x0800abec
 8002648:	0800ac10 	.word	0x0800ac10
 800264c:	20000034 	.word	0x20000034
 8002650:	200003e4 	.word	0x200003e4
						if(CircularBufferGetChar(&decoded_data_circ_buff, &ch) == 0){
 8002654:	f107 03b5 	add.w	r3, r7, #181	@ 0xb5
 8002658:	4619      	mov	r1, r3
 800265a:	487e      	ldr	r0, [pc, #504]	@ (8002854 <main+0x568>)
 800265c:	f7fe fd5c 	bl	8001118 <CircularBufferGetChar>
 8002660:	4603      	mov	r3, r0
 8002662:	2b00      	cmp	r3, #0
 8002664:	d108      	bne.n	8002678 <main+0x38c>
							decoded_data_linear_buffer[var] = ch;
 8002666:	f897 10b5 	ldrb.w	r1, [r7, #181]	@ 0xb5
 800266a:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 800266e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002672:	4413      	add	r3, r2
 8002674:	460a      	mov	r2, r1
 8002676:	701a      	strb	r2, [r3, #0]
                    for (int var = 4; var < decoded_total_len; ++var) {
 8002678:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800267c:	3301      	adds	r3, #1
 800267e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002682:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8002686:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800268a:	429a      	cmp	r2, r3
 800268c:	dbe2      	blt.n	8002654 <main+0x368>
						}
					}

					// Warunek sprawdzajcy czy czy komenda naley do zbioru komend i czy znaki dugoci
					// s aby napewno cyframi.
					if(valid_chars == 1){
 800268e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002692:	2b01      	cmp	r3, #1
 8002694:	d11b      	bne.n	80026ce <main+0x3e2>
	                    if ((CheckCommandChar(command) == 0)) {
 8002696:	f897 30b2 	ldrb.w	r3, [r7, #178]	@ 0xb2
 800269a:	4618      	mov	r0, r3
 800269c:	f7fe ff0e 	bl	80014bc <CheckCommandChar>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d113      	bne.n	80026ce <main+0x3e2>

	                    	// Bd - komenda lub dugo zawiera nie poprawne znaki.
	                    	valid_chars = 0;
 80026a6:	2300      	movs	r3, #0
 80026a8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

	                        // Wysyanie do pc informacji z mikrokontrolera.
	                        char header1[] = "Odpowiedz: Nie poprawna komenda";
 80026ac:	4b6a      	ldr	r3, [pc, #424]	@ (8002858 <main+0x56c>)
 80026ae:	1d3c      	adds	r4, r7, #4
 80026b0:	461d      	mov	r5, r3
 80026b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026b6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80026ba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	                        QueueFrameForSending(header1, (sizeof(header1)/sizeof(header1[0]))); // Rozpocznij wysyanie nagwka
 80026be:	1d3b      	adds	r3, r7, #4
 80026c0:	2120      	movs	r1, #32
 80026c2:	4618      	mov	r0, r3
 80026c4:	f7fe ff8a 	bl	80015dc <QueueFrameForSending>

	                        // Uruchamianie wysyania ramki.
	                        ProcessTxBuffer();
 80026c8:	f7fe ff18 	bl	80014fc <ProcessTxBuffer>


	                        break;
 80026cc:	e0a5      	b.n	800281a <main+0x52e>
					}

                    // Dugo adunku to dugo caoci minus 5 bajtw nagwka.
                    // Podany warunek jest po to by sprawdzi czy w polu dane znajduje si dugo
                    // danych zdefiniowana w polu dugo.
                    if(valid_chars == 1){
 80026ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d11f      	bne.n	8002716 <main+0x42a>
                        if (data_length != (decoded_total_len - 4)) {
 80026d6:	f897 30b1 	ldrb.w	r3, [r7, #177]	@ 0xb1
 80026da:	461a      	mov	r2, r3
 80026dc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80026e0:	3b04      	subs	r3, #4
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d017      	beq.n	8002716 <main+0x42a>
                            // Bd - zadeklarowana dugo nie zgadza si z rzeczywist dugoci pola dane.
                        	valid_chars = 0;
 80026e6:	2300      	movs	r3, #0
 80026e8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

                            // Wysyanie do pc informacji z mikrokontrolera.
                            char header1[] = "Odpowiedz: Pole dugo danych nie zgadza si z polem dane.";
 80026ec:	4b5b      	ldr	r3, [pc, #364]	@ (800285c <main+0x570>)
 80026ee:	1d3c      	adds	r4, r7, #4
 80026f0:	461d      	mov	r5, r3
 80026f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026fe:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002702:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

                            QueueFrameForSending(header1, (sizeof(header1)/sizeof(header1[0]))); // Rozpocznij wysyanie nagwka
 8002706:	1d3b      	adds	r3, r7, #4
 8002708:	2140      	movs	r1, #64	@ 0x40
 800270a:	4618      	mov	r0, r3
 800270c:	f7fe ff66 	bl	80015dc <QueueFrameForSending>

                            // Uruchamianie wysyania ramki.
                            ProcessTxBuffer();
 8002710:	f7fe fef4 	bl	80014fc <ProcessTxBuffer>


                            break;
 8002714:	e081      	b.n	800281a <main+0x52e>
                        }
                    }

		  			  // Warunek obsugujcy wyjcie z ptli jeli wystpi bd
		  			  if(valid_chars == 0) {
 8002716:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800271a:	2b00      	cmp	r3, #0
 800271c:	d102      	bne.n	8002724 <main+0x438>
		  				  ClearAndResetState();
 800271e:	f7fe fe4f 	bl	80013c0 <ClearAndResetState>
		  				  break;
 8002722:	e07a      	b.n	800281a <main+0x52e>
		  			  }

                    // Zamiana maych znakw crc zawartych w ramce na due znaki.
                    for (int var = 0; var < sizeof(received_crc_ascii); ++var) {
 8002724:	2300      	movs	r3, #0
 8002726:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800272a:	e014      	b.n	8002756 <main+0x46a>
                    	received_crc_ascii[var] = my_toupper(received_crc_ascii[var]);
 800272c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002730:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002734:	4413      	add	r3, r2
 8002736:	7819      	ldrb	r1, [r3, #0]
 8002738:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800273c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002740:	18d4      	adds	r4, r2, r3
 8002742:	4608      	mov	r0, r1
 8002744:	f7ff fb2c 	bl	8001da0 <my_toupper>
 8002748:	4603      	mov	r3, r0
 800274a:	7023      	strb	r3, [r4, #0]
                    for (int var = 0; var < sizeof(received_crc_ascii); ++var) {
 800274c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002750:	3301      	adds	r3, #1
 8002752:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002756:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800275a:	2b03      	cmp	r3, #3
 800275c:	d9e6      	bls.n	800272c <main+0x440>
					}

		  			  // Obliczamy CRC na odebranym zakodowanym bloku.
		  			  uint16_t computed_crc = ComputeCRC16(decoded_data_linear_buffer, decoded_total_len);
 800275e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002762:	b29a      	uxth	r2, r3
 8002764:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002768:	4611      	mov	r1, r2
 800276a:	4618      	mov	r0, r3
 800276c:	f7fe fdf0 	bl	8001350 <ComputeCRC16>
 8002770:	4603      	mov	r3, r0
 8002772:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6
		  			  uint8_t computed_crc_ascii[CRC_OF_SIZE];
		  			  HexToAscii(computed_crc, computed_crc_ascii);
 8002776:	f107 02ac 	add.w	r2, r7, #172	@ 0xac
 800277a:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	@ 0xb6
 800277e:	4611      	mov	r1, r2
 8002780:	4618      	mov	r0, r3
 8002782:	f7fe fe5b 	bl	800143c <HexToAscii>

		  			  // Porwnujemy CRC
		  			  if (memcmp(received_crc_ascii, computed_crc_ascii, CRC_OF_SIZE) == 0) {
 8002786:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800278a:	2204      	movs	r2, #4
 800278c:	4619      	mov	r1, r3
 800278e:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8002792:	f005 ff6c 	bl	800866e <memcmp>
 8002796:	4603      	mov	r3, r0
 8002798:	2b00      	cmp	r3, #0
 800279a:	d11f      	bne.n	80027dc <main+0x4f0>

	                          // CRC poprawne, dane ju zwalidowane - mona je przetworzy
	                          // Ramka jest w 100% poprawna w tym miejscu.

							// Przywracamy dane do bufora koowego, aby reszta logiki moga dziaa.
							for(int i = 4; i < decoded_total_len; i++) {
 800279c:	2304      	movs	r3, #4
 800279e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80027a2:	e00e      	b.n	80027c2 <main+0x4d6>
								CircularBufferPutChar(&decoded_data_circ_buff, decoded_data_linear_buffer[i]);
 80027a4:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 80027a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80027ac:	4413      	add	r3, r2
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	4619      	mov	r1, r3
 80027b2:	4828      	ldr	r0, [pc, #160]	@ (8002854 <main+0x568>)
 80027b4:	f7fe fc86 	bl	80010c4 <CircularBufferPutChar>
							for(int i = 4; i < decoded_total_len; i++) {
 80027b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80027bc:	3301      	adds	r3, #1
 80027be:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80027c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80027c6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80027ca:	429a      	cmp	r2, r3
 80027cc:	dbea      	blt.n	80027a4 <main+0x4b8>
							}

	                          // Wywoujemy funkcj symulujc odpowied czujnika
	                          SimulateSensorResponse(command, &decoded_data_circ_buff);
 80027ce:	f897 30b2 	ldrb.w	r3, [r7, #178]	@ 0xb2
 80027d2:	4920      	ldr	r1, [pc, #128]	@ (8002854 <main+0x568>)
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7ff f933 	bl	8001a40 <SimulateSensorResponse>
 80027da:	e005      	b.n	80027e8 <main+0x4fc>

	                      } else {
	                    	    // Bd CRC!
	                    	    QueueFrameForSending("Blad: Nieprawidlowa suma kontrolna CRC.", sizeof("Blad: Nieprawidlowa suma kontrolna CRC."));
 80027dc:	2128      	movs	r1, #40	@ 0x28
 80027de:	4820      	ldr	r0, [pc, #128]	@ (8002860 <main+0x574>)
 80027e0:	f7fe fefc 	bl	80015dc <QueueFrameForSending>

	                            // Uruchamianie wysyania ramki.
	                            ProcessTxBuffer();
 80027e4:	f7fe fe8a 	bl	80014fc <ProcessTxBuffer>
	                      }

	                      // Niezalenie od wyniku, resetujemy stan i czekamy na now ramk.
	                      ClearAndResetState();
 80027e8:	f7fe fdea 	bl	80013c0 <ClearAndResetState>
	                      } else {
	                          // Przepenienie bufora - ramka jest za duga, reset.
	                          ClearAndResetState();
	                      }
	                  }
	                  break;
 80027ec:	e015      	b.n	800281a <main+0x52e>
	                      if ((frame_content_index + 1) < FRAME_CONTENT_MAX_SIZE) {
 80027ee:	4b1d      	ldr	r3, [pc, #116]	@ (8002864 <main+0x578>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	2b86      	cmp	r3, #134	@ 0x86
 80027f4:	dc0d      	bgt.n	8002812 <main+0x526>
	                          frame_content_buffer[frame_content_index++] = ch;
 80027f6:	4b1b      	ldr	r3, [pc, #108]	@ (8002864 <main+0x578>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	1c5a      	adds	r2, r3, #1
 80027fc:	4919      	ldr	r1, [pc, #100]	@ (8002864 <main+0x578>)
 80027fe:	600a      	str	r2, [r1, #0]
 8002800:	f897 10b5 	ldrb.w	r1, [r7, #181]	@ 0xb5
 8002804:	4a18      	ldr	r2, [pc, #96]	@ (8002868 <main+0x57c>)
 8002806:	54d1      	strb	r1, [r2, r3]
	                          __HAL_TIM_SET_COUNTER(&htim11, 0);
 8002808:	4b18      	ldr	r3, [pc, #96]	@ (800286c <main+0x580>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2200      	movs	r2, #0
 800280e:	625a      	str	r2, [r3, #36]	@ 0x24
	                  break;
 8002810:	e003      	b.n	800281a <main+0x52e>
	                          ClearAndResetState();
 8002812:	f7fe fdd5 	bl	80013c0 <ClearAndResetState>
	                  break;
 8002816:	e000      	b.n	800281a <main+0x52e>
		  		  break;
 8002818:	bf00      	nop
	  while(CircularBufferGetChar(&rx_circular_buffer, &ch) == 0) {
 800281a:	f107 03b5 	add.w	r3, r7, #181	@ 0xb5
 800281e:	4619      	mov	r1, r3
 8002820:	4813      	ldr	r0, [pc, #76]	@ (8002870 <main+0x584>)
 8002822:	f7fe fc79 	bl	8001118 <CircularBufferGetChar>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	f43f ad89 	beq.w	8002340 <main+0x54>
	          }
	      }

	  // Warunek pilnujcy eby zbyt dugi czas oczekiwania nie zawiesza nam porgramu.
	  if (frame_timeout_flag) {
 800282e:	4b11      	ldr	r3, [pc, #68]	@ (8002874 <main+0x588>)
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	2b00      	cmp	r3, #0
 8002834:	f43f ad75 	beq.w	8002322 <main+0x36>
		  HAL_TIM_Base_Stop_IT(&htim11);
 8002838:	480c      	ldr	r0, [pc, #48]	@ (800286c <main+0x580>)
 800283a:	f003 fe11 	bl	8006460 <HAL_TIM_Base_Stop_IT>
	      frame_timeout_flag = 0;
 800283e:	4b0d      	ldr	r3, [pc, #52]	@ (8002874 <main+0x588>)
 8002840:	2200      	movs	r2, #0
 8002842:	701a      	strb	r2, [r3, #0]
	      if (current_state == STATE_READ_FRAME_CONTENT) {
 8002844:	4b0c      	ldr	r3, [pc, #48]	@ (8002878 <main+0x58c>)
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	2b01      	cmp	r3, #1
 800284a:	f47f ad6a 	bne.w	8002322 <main+0x36>
	          // Timeout! Ramka nie zostaa zakoczona na czas.
	          ClearAndResetState();
 800284e:	f7fe fdb7 	bl	80013c0 <ClearAndResetState>
  {
 8002852:	e566      	b.n	8002322 <main+0x36>
 8002854:	20000034 	.word	0x20000034
 8002858:	0800ac4c 	.word	0x0800ac4c
 800285c:	0800ac6c 	.word	0x0800ac6c
 8002860:	0800ab14 	.word	0x0800ab14
 8002864:	20002c78 	.word	0x20002c78
 8002868:	20002bec 	.word	0x20002bec
 800286c:	2000033c 	.word	0x2000033c
 8002870:	20000004 	.word	0x20000004
 8002874:	20002c7d 	.word	0x20002c7d
 8002878:	20002c74 	.word	0x20002c74

0800287c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b094      	sub	sp, #80	@ 0x50
 8002880:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002882:	f107 0320 	add.w	r3, r7, #32
 8002886:	2230      	movs	r2, #48	@ 0x30
 8002888:	2100      	movs	r1, #0
 800288a:	4618      	mov	r0, r3
 800288c:	f005 feff 	bl	800868e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002890:	f107 030c 	add.w	r3, r7, #12
 8002894:	2200      	movs	r2, #0
 8002896:	601a      	str	r2, [r3, #0]
 8002898:	605a      	str	r2, [r3, #4]
 800289a:	609a      	str	r2, [r3, #8]
 800289c:	60da      	str	r2, [r3, #12]
 800289e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80028a0:	2300      	movs	r3, #0
 80028a2:	60bb      	str	r3, [r7, #8]
 80028a4:	4b29      	ldr	r3, [pc, #164]	@ (800294c <SystemClock_Config+0xd0>)
 80028a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a8:	4a28      	ldr	r2, [pc, #160]	@ (800294c <SystemClock_Config+0xd0>)
 80028aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80028b0:	4b26      	ldr	r3, [pc, #152]	@ (800294c <SystemClock_Config+0xd0>)
 80028b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028b8:	60bb      	str	r3, [r7, #8]
 80028ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80028bc:	2300      	movs	r3, #0
 80028be:	607b      	str	r3, [r7, #4]
 80028c0:	4b23      	ldr	r3, [pc, #140]	@ (8002950 <SystemClock_Config+0xd4>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80028c8:	4a21      	ldr	r2, [pc, #132]	@ (8002950 <SystemClock_Config+0xd4>)
 80028ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80028ce:	6013      	str	r3, [r2, #0]
 80028d0:	4b1f      	ldr	r3, [pc, #124]	@ (8002950 <SystemClock_Config+0xd4>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80028d8:	607b      	str	r3, [r7, #4]
 80028da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80028dc:	2302      	movs	r3, #2
 80028de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028e0:	2301      	movs	r3, #1
 80028e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80028e4:	2310      	movs	r3, #16
 80028e6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028e8:	2302      	movs	r3, #2
 80028ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80028ec:	2300      	movs	r3, #0
 80028ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80028f0:	2310      	movs	r3, #16
 80028f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80028f4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80028f8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80028fa:	2304      	movs	r3, #4
 80028fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80028fe:	2307      	movs	r3, #7
 8002900:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002902:	f107 0320 	add.w	r3, r7, #32
 8002906:	4618      	mov	r0, r3
 8002908:	f003 f860 	bl	80059cc <HAL_RCC_OscConfig>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d001      	beq.n	8002916 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002912:	f000 fa83 	bl	8002e1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002916:	230f      	movs	r3, #15
 8002918:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800291a:	2302      	movs	r3, #2
 800291c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800291e:	2300      	movs	r3, #0
 8002920:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002922:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002926:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002928:	2300      	movs	r3, #0
 800292a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800292c:	f107 030c 	add.w	r3, r7, #12
 8002930:	2102      	movs	r1, #2
 8002932:	4618      	mov	r0, r3
 8002934:	f003 fac2 	bl	8005ebc <HAL_RCC_ClockConfig>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800293e:	f000 fa6d 	bl	8002e1c <Error_Handler>
  }
}
 8002942:	bf00      	nop
 8002944:	3750      	adds	r7, #80	@ 0x50
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	40023800 	.word	0x40023800
 8002950:	40007000 	.word	0x40007000

08002954 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002958:	4b12      	ldr	r3, [pc, #72]	@ (80029a4 <MX_I2C1_Init+0x50>)
 800295a:	4a13      	ldr	r2, [pc, #76]	@ (80029a8 <MX_I2C1_Init+0x54>)
 800295c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800295e:	4b11      	ldr	r3, [pc, #68]	@ (80029a4 <MX_I2C1_Init+0x50>)
 8002960:	4a12      	ldr	r2, [pc, #72]	@ (80029ac <MX_I2C1_Init+0x58>)
 8002962:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002964:	4b0f      	ldr	r3, [pc, #60]	@ (80029a4 <MX_I2C1_Init+0x50>)
 8002966:	2200      	movs	r2, #0
 8002968:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800296a:	4b0e      	ldr	r3, [pc, #56]	@ (80029a4 <MX_I2C1_Init+0x50>)
 800296c:	2200      	movs	r2, #0
 800296e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002970:	4b0c      	ldr	r3, [pc, #48]	@ (80029a4 <MX_I2C1_Init+0x50>)
 8002972:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002976:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002978:	4b0a      	ldr	r3, [pc, #40]	@ (80029a4 <MX_I2C1_Init+0x50>)
 800297a:	2200      	movs	r2, #0
 800297c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800297e:	4b09      	ldr	r3, [pc, #36]	@ (80029a4 <MX_I2C1_Init+0x50>)
 8002980:	2200      	movs	r2, #0
 8002982:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002984:	4b07      	ldr	r3, [pc, #28]	@ (80029a4 <MX_I2C1_Init+0x50>)
 8002986:	2200      	movs	r2, #0
 8002988:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800298a:	4b06      	ldr	r3, [pc, #24]	@ (80029a4 <MX_I2C1_Init+0x50>)
 800298c:	2200      	movs	r2, #0
 800298e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002990:	4804      	ldr	r0, [pc, #16]	@ (80029a4 <MX_I2C1_Init+0x50>)
 8002992:	f001 f89b 	bl	8003acc <HAL_I2C_Init>
 8002996:	4603      	mov	r3, r0
 8002998:	2b00      	cmp	r3, #0
 800299a:	d001      	beq.n	80029a0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800299c:	f000 fa3e 	bl	8002e1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80029a0:	bf00      	nop
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	20000258 	.word	0x20000258
 80029a8:	40005400 	.word	0x40005400
 80029ac:	000186a0 	.word	0x000186a0

080029b0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b086      	sub	sp, #24
 80029b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80029b6:	f107 0308 	add.w	r3, r7, #8
 80029ba:	2200      	movs	r2, #0
 80029bc:	601a      	str	r2, [r3, #0]
 80029be:	605a      	str	r2, [r3, #4]
 80029c0:	609a      	str	r2, [r3, #8]
 80029c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029c4:	463b      	mov	r3, r7
 80029c6:	2200      	movs	r2, #0
 80029c8:	601a      	str	r2, [r3, #0]
 80029ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80029cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002a44 <MX_TIM3_Init+0x94>)
 80029ce:	4a1e      	ldr	r2, [pc, #120]	@ (8002a48 <MX_TIM3_Init+0x98>)
 80029d0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 800;
 80029d2:	4b1c      	ldr	r3, [pc, #112]	@ (8002a44 <MX_TIM3_Init+0x94>)
 80029d4:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80029d8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029da:	4b1a      	ldr	r3, [pc, #104]	@ (8002a44 <MX_TIM3_Init+0x94>)
 80029dc:	2200      	movs	r2, #0
 80029de:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 16799;
 80029e0:	4b18      	ldr	r3, [pc, #96]	@ (8002a44 <MX_TIM3_Init+0x94>)
 80029e2:	f244 129f 	movw	r2, #16799	@ 0x419f
 80029e6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029e8:	4b16      	ldr	r3, [pc, #88]	@ (8002a44 <MX_TIM3_Init+0x94>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029ee:	4b15      	ldr	r3, [pc, #84]	@ (8002a44 <MX_TIM3_Init+0x94>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80029f4:	4813      	ldr	r0, [pc, #76]	@ (8002a44 <MX_TIM3_Init+0x94>)
 80029f6:	f003 fc81 	bl	80062fc <HAL_TIM_Base_Init>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d001      	beq.n	8002a04 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002a00:	f000 fa0c 	bl	8002e1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a08:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002a0a:	f107 0308 	add.w	r3, r7, #8
 8002a0e:	4619      	mov	r1, r3
 8002a10:	480c      	ldr	r0, [pc, #48]	@ (8002a44 <MX_TIM3_Init+0x94>)
 8002a12:	f003 fe44 	bl	800669e <HAL_TIM_ConfigClockSource>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d001      	beq.n	8002a20 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002a1c:	f000 f9fe 	bl	8002e1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a20:	2300      	movs	r3, #0
 8002a22:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a24:	2300      	movs	r3, #0
 8002a26:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002a28:	463b      	mov	r3, r7
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	4805      	ldr	r0, [pc, #20]	@ (8002a44 <MX_TIM3_Init+0x94>)
 8002a2e:	f004 f845 	bl	8006abc <HAL_TIMEx_MasterConfigSynchronization>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002a38:	f000 f9f0 	bl	8002e1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002a3c:	bf00      	nop
 8002a3e:	3718      	adds	r7, #24
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	200002ac 	.word	0x200002ac
 8002a48:	40000400 	.word	0x40000400

08002a4c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002a50:	4b0e      	ldr	r3, [pc, #56]	@ (8002a8c <MX_TIM10_Init+0x40>)
 8002a52:	4a0f      	ldr	r2, [pc, #60]	@ (8002a90 <MX_TIM10_Init+0x44>)
 8002a54:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 1;
 8002a56:	4b0d      	ldr	r3, [pc, #52]	@ (8002a8c <MX_TIM10_Init+0x40>)
 8002a58:	2201      	movs	r2, #1
 8002a5a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a5c:	4b0b      	ldr	r3, [pc, #44]	@ (8002a8c <MX_TIM10_Init+0x40>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 41999;
 8002a62:	4b0a      	ldr	r3, [pc, #40]	@ (8002a8c <MX_TIM10_Init+0x40>)
 8002a64:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8002a68:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a6a:	4b08      	ldr	r3, [pc, #32]	@ (8002a8c <MX_TIM10_Init+0x40>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a70:	4b06      	ldr	r3, [pc, #24]	@ (8002a8c <MX_TIM10_Init+0x40>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002a76:	4805      	ldr	r0, [pc, #20]	@ (8002a8c <MX_TIM10_Init+0x40>)
 8002a78:	f003 fc40 	bl	80062fc <HAL_TIM_Base_Init>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d001      	beq.n	8002a86 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8002a82:	f000 f9cb 	bl	8002e1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8002a86:	bf00      	nop
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	200002f4 	.word	0x200002f4
 8002a90:	40014400 	.word	0x40014400

08002a94 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002a98:	4b0e      	ldr	r3, [pc, #56]	@ (8002ad4 <MX_TIM11_Init+0x40>)
 8002a9a:	4a0f      	ldr	r2, [pc, #60]	@ (8002ad8 <MX_TIM11_Init+0x44>)
 8002a9c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 2603;
 8002a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ad4 <MX_TIM11_Init+0x40>)
 8002aa0:	f640 222b 	movw	r2, #2603	@ 0xa2b
 8002aa4:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002aa6:	4b0b      	ldr	r3, [pc, #44]	@ (8002ad4 <MX_TIM11_Init+0x40>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 64934;
 8002aac:	4b09      	ldr	r3, [pc, #36]	@ (8002ad4 <MX_TIM11_Init+0x40>)
 8002aae:	f64f 52a6 	movw	r2, #64934	@ 0xfda6
 8002ab2:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ab4:	4b07      	ldr	r3, [pc, #28]	@ (8002ad4 <MX_TIM11_Init+0x40>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002aba:	4b06      	ldr	r3, [pc, #24]	@ (8002ad4 <MX_TIM11_Init+0x40>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002ac0:	4804      	ldr	r0, [pc, #16]	@ (8002ad4 <MX_TIM11_Init+0x40>)
 8002ac2:	f003 fc1b 	bl	80062fc <HAL_TIM_Base_Init>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d001      	beq.n	8002ad0 <MX_TIM11_Init+0x3c>
  {
    Error_Handler();
 8002acc:	f000 f9a6 	bl	8002e1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002ad0:	bf00      	nop
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	2000033c 	.word	0x2000033c
 8002ad8:	40014800 	.word	0x40014800

08002adc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002ae0:	4b11      	ldr	r3, [pc, #68]	@ (8002b28 <MX_USART2_UART_Init+0x4c>)
 8002ae2:	4a12      	ldr	r2, [pc, #72]	@ (8002b2c <MX_USART2_UART_Init+0x50>)
 8002ae4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002ae6:	4b10      	ldr	r3, [pc, #64]	@ (8002b28 <MX_USART2_UART_Init+0x4c>)
 8002ae8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002aec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002aee:	4b0e      	ldr	r3, [pc, #56]	@ (8002b28 <MX_USART2_UART_Init+0x4c>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002af4:	4b0c      	ldr	r3, [pc, #48]	@ (8002b28 <MX_USART2_UART_Init+0x4c>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002afa:	4b0b      	ldr	r3, [pc, #44]	@ (8002b28 <MX_USART2_UART_Init+0x4c>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002b00:	4b09      	ldr	r3, [pc, #36]	@ (8002b28 <MX_USART2_UART_Init+0x4c>)
 8002b02:	220c      	movs	r2, #12
 8002b04:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b06:	4b08      	ldr	r3, [pc, #32]	@ (8002b28 <MX_USART2_UART_Init+0x4c>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b0c:	4b06      	ldr	r3, [pc, #24]	@ (8002b28 <MX_USART2_UART_Init+0x4c>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002b12:	4805      	ldr	r0, [pc, #20]	@ (8002b28 <MX_USART2_UART_Init+0x4c>)
 8002b14:	f004 f854 	bl	8006bc0 <HAL_UART_Init>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d001      	beq.n	8002b22 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002b1e:	f000 f97d 	bl	8002e1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002b22:	bf00      	nop
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	20000384 	.word	0x20000384
 8002b2c:	40004400 	.word	0x40004400

08002b30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b08a      	sub	sp, #40	@ 0x28
 8002b34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b36:	f107 0314 	add.w	r3, r7, #20
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	601a      	str	r2, [r3, #0]
 8002b3e:	605a      	str	r2, [r3, #4]
 8002b40:	609a      	str	r2, [r3, #8]
 8002b42:	60da      	str	r2, [r3, #12]
 8002b44:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b46:	2300      	movs	r3, #0
 8002b48:	613b      	str	r3, [r7, #16]
 8002b4a:	4b2d      	ldr	r3, [pc, #180]	@ (8002c00 <MX_GPIO_Init+0xd0>)
 8002b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b4e:	4a2c      	ldr	r2, [pc, #176]	@ (8002c00 <MX_GPIO_Init+0xd0>)
 8002b50:	f043 0304 	orr.w	r3, r3, #4
 8002b54:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b56:	4b2a      	ldr	r3, [pc, #168]	@ (8002c00 <MX_GPIO_Init+0xd0>)
 8002b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b5a:	f003 0304 	and.w	r3, r3, #4
 8002b5e:	613b      	str	r3, [r7, #16]
 8002b60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b62:	2300      	movs	r3, #0
 8002b64:	60fb      	str	r3, [r7, #12]
 8002b66:	4b26      	ldr	r3, [pc, #152]	@ (8002c00 <MX_GPIO_Init+0xd0>)
 8002b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b6a:	4a25      	ldr	r2, [pc, #148]	@ (8002c00 <MX_GPIO_Init+0xd0>)
 8002b6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b70:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b72:	4b23      	ldr	r3, [pc, #140]	@ (8002c00 <MX_GPIO_Init+0xd0>)
 8002b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b7a:	60fb      	str	r3, [r7, #12]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b7e:	2300      	movs	r3, #0
 8002b80:	60bb      	str	r3, [r7, #8]
 8002b82:	4b1f      	ldr	r3, [pc, #124]	@ (8002c00 <MX_GPIO_Init+0xd0>)
 8002b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b86:	4a1e      	ldr	r2, [pc, #120]	@ (8002c00 <MX_GPIO_Init+0xd0>)
 8002b88:	f043 0301 	orr.w	r3, r3, #1
 8002b8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b8e:	4b1c      	ldr	r3, [pc, #112]	@ (8002c00 <MX_GPIO_Init+0xd0>)
 8002b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b92:	f003 0301 	and.w	r3, r3, #1
 8002b96:	60bb      	str	r3, [r7, #8]
 8002b98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	607b      	str	r3, [r7, #4]
 8002b9e:	4b18      	ldr	r3, [pc, #96]	@ (8002c00 <MX_GPIO_Init+0xd0>)
 8002ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ba2:	4a17      	ldr	r2, [pc, #92]	@ (8002c00 <MX_GPIO_Init+0xd0>)
 8002ba4:	f043 0302 	orr.w	r3, r3, #2
 8002ba8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002baa:	4b15      	ldr	r3, [pc, #84]	@ (8002c00 <MX_GPIO_Init+0xd0>)
 8002bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bae:	f003 0302 	and.w	r3, r3, #2
 8002bb2:	607b      	str	r3, [r7, #4]
 8002bb4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	2120      	movs	r1, #32
 8002bba:	4812      	ldr	r0, [pc, #72]	@ (8002c04 <MX_GPIO_Init+0xd4>)
 8002bbc:	f000 ff6c 	bl	8003a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002bc0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002bc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002bc6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002bca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002bd0:	f107 0314 	add.w	r3, r7, #20
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	480c      	ldr	r0, [pc, #48]	@ (8002c08 <MX_GPIO_Init+0xd8>)
 8002bd8:	f000 fdda 	bl	8003790 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002bdc:	2320      	movs	r3, #32
 8002bde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002be0:	2301      	movs	r3, #1
 8002be2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be4:	2300      	movs	r3, #0
 8002be6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002be8:	2300      	movs	r3, #0
 8002bea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002bec:	f107 0314 	add.w	r3, r7, #20
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	4804      	ldr	r0, [pc, #16]	@ (8002c04 <MX_GPIO_Init+0xd4>)
 8002bf4:	f000 fdcc 	bl	8003790 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002bf8:	bf00      	nop
 8002bfa:	3728      	adds	r7, #40	@ 0x28
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	40023800 	.word	0x40023800
 8002c04:	40020000 	.word	0x40020000
 8002c08:	40020800 	.word	0x40020800

08002c0c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b082      	sub	sp, #8
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
	if(huart==&huart2){
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	4a0c      	ldr	r2, [pc, #48]	@ (8002c48 <HAL_UART_RxCpltCallback+0x3c>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d110      	bne.n	8002c3e <HAL_UART_RxCpltCallback+0x32>
        // Warunek sprawdzajcy czy udao si zapisa do bufora koowegi i ustawienie odpowiedniej flagi,
		// Dajcej zna rze dane s tracone przez przepenienie bufora.
        if (CircularBufferPutChar(&rx_circular_buffer, uart_received_char) != 0) {
 8002c1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002c4c <HAL_UART_RxCpltCallback+0x40>)
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	4619      	mov	r1, r3
 8002c22:	480b      	ldr	r0, [pc, #44]	@ (8002c50 <HAL_UART_RxCpltCallback+0x44>)
 8002c24:	f7fe fa4e 	bl	80010c4 <CircularBufferPutChar>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d002      	beq.n	8002c34 <HAL_UART_RxCpltCallback+0x28>
            // Jeli nie, ustaw flag przepenienia. Dane s tracone.
            rx_overflow_flag = 1;
 8002c2e:	4b09      	ldr	r3, [pc, #36]	@ (8002c54 <HAL_UART_RxCpltCallback+0x48>)
 8002c30:	2201      	movs	r2, #1
 8002c32:	701a      	strb	r2, [r3, #0]
        }
        HAL_UART_Receive_IT(&huart2, &uart_received_char, 1);
 8002c34:	2201      	movs	r2, #1
 8002c36:	4905      	ldr	r1, [pc, #20]	@ (8002c4c <HAL_UART_RxCpltCallback+0x40>)
 8002c38:	4803      	ldr	r0, [pc, #12]	@ (8002c48 <HAL_UART_RxCpltCallback+0x3c>)
 8002c3a:	f004 f847 	bl	8006ccc <HAL_UART_Receive_IT>
	}
}
 8002c3e:	bf00      	nop
 8002c40:	3708      	adds	r7, #8
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	20000384 	.word	0x20000384
 8002c4c:	20000054 	.word	0x20000054
 8002c50:	20000004 	.word	0x20000004
 8002c54:	20002c7e 	.word	0x20002c7e

08002c58 <HAL_UART_TxCpltCallback>:

// Funkcja wywoujca si gdy znak zosta poprawnie przesny. Ta funkcja przesy wszystkie dane z bufora koowego
// Przeznaczonego tylko dla jednej ramki. A potem jak wyle ca ramk to wywouje funkcj BuildAndStartFrame ktra
// tworzy kolejn now ramk do wysania. I tak do momtu a wszystkie dane z gwnego bufora koowego transmisyjengo
// zostanie wysana.
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
    if (huart == &huart2) {
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	4a0d      	ldr	r2, [pc, #52]	@ (8002c98 <HAL_UART_TxCpltCallback+0x40>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d113      	bne.n	8002c90 <HAL_UART_TxCpltCallback+0x38>
        uint8_t data_to_send;
        // Pobieraj dane z GWNEGO bufora TX
        if (CircularBufferGetChar(&tx_circular_buffer, &data_to_send) == 0) {
 8002c68:	f107 030f 	add.w	r3, r7, #15
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	480b      	ldr	r0, [pc, #44]	@ (8002c9c <HAL_UART_TxCpltCallback+0x44>)
 8002c70:	f7fe fa52 	bl	8001118 <CircularBufferGetChar>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d107      	bne.n	8002c8a <HAL_UART_TxCpltCallback+0x32>
            // Jeli s dane, kontynuuj wysyanie
            HAL_UART_Transmit_IT(&huart2, &data_to_send, 1);
 8002c7a:	f107 030f 	add.w	r3, r7, #15
 8002c7e:	2201      	movs	r2, #1
 8002c80:	4619      	mov	r1, r3
 8002c82:	4805      	ldr	r0, [pc, #20]	@ (8002c98 <HAL_UART_TxCpltCallback+0x40>)
 8002c84:	f003 ffec 	bl	8006c60 <HAL_UART_Transmit_IT>
        } else {
            // Jeli bufor jest pusty, zakocz transmisj i ustaw flag e nie s wysyanie adne wartoci
            tx_in_progress = 0;
        }
    }
}
 8002c88:	e002      	b.n	8002c90 <HAL_UART_TxCpltCallback+0x38>
            tx_in_progress = 0;
 8002c8a:	4b05      	ldr	r3, [pc, #20]	@ (8002ca0 <HAL_UART_TxCpltCallback+0x48>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	701a      	strb	r2, [r3, #0]
}
 8002c90:	bf00      	nop
 8002c92:	3710      	adds	r7, #16
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	20000384 	.word	0x20000384
 8002c9c:	20000024 	.word	0x20000024
 8002ca0:	20002c7c 	.word	0x20002c7c

08002ca4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
	// Warunek zliczajcy wystpienie iloci milisekund
	if(TIM10 == htim->Instance){
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a1a      	ldr	r2, [pc, #104]	@ (8002d1c <HAL_TIM_PeriodElapsedCallback+0x78>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d117      	bne.n	8002ce6 <HAL_TIM_PeriodElapsedCallback+0x42>
		if(TIM10Counter < INT64_MAX){
 8002cb6:	4b1a      	ldr	r3, [pc, #104]	@ (8002d20 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
			TIM10Counter++;
 8002cba:	4b19      	ldr	r3, [pc, #100]	@ (8002d20 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	4a17      	ldr	r2, [pc, #92]	@ (8002d20 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002cc2:	6013      	str	r3, [r2, #0]
		}

		if(TIM10Counter >= logging_interval_ms && logging_interval_ms != 0){
 8002cc4:	4b16      	ldr	r3, [pc, #88]	@ (8002d20 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	4b16      	ldr	r3, [pc, #88]	@ (8002d24 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d321      	bcc.n	8002d14 <HAL_TIM_PeriodElapsedCallback+0x70>
 8002cd0:	4b14      	ldr	r3, [pc, #80]	@ (8002d24 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d01d      	beq.n	8002d14 <HAL_TIM_PeriodElapsedCallback+0x70>
			TIM10Counter = 0;
 8002cd8:	4b11      	ldr	r3, [pc, #68]	@ (8002d20 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	601a      	str	r2, [r3, #0]
			aht15_current_state = AHT15_STATE_MEASURE_SEND_CMD;
 8002cde:	4b12      	ldr	r3, [pc, #72]	@ (8002d28 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8002ce0:	2203      	movs	r2, #3
 8002ce2:	701a      	strb	r2, [r3, #0]
		aht15_current_state = AHT15_STATE_MEASURE_READ_DATA;

		// Zatrzymaj timer, aby nie generowa kolejnych przerwa bez potrzeby
		HAL_TIM_Base_Stop_IT(&htim3);
	}
}
 8002ce4:	e016      	b.n	8002d14 <HAL_TIM_PeriodElapsedCallback+0x70>
	else if (htim->Instance == TIM11)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a10      	ldr	r2, [pc, #64]	@ (8002d2c <HAL_TIM_PeriodElapsedCallback+0x88>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d106      	bne.n	8002cfe <HAL_TIM_PeriodElapsedCallback+0x5a>
		frame_timeout_flag = 1;
 8002cf0:	4b0f      	ldr	r3, [pc, #60]	@ (8002d30 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Stop_IT(&htim11);
 8002cf6:	480f      	ldr	r0, [pc, #60]	@ (8002d34 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002cf8:	f003 fbb2 	bl	8006460 <HAL_TIM_Base_Stop_IT>
}
 8002cfc:	e00a      	b.n	8002d14 <HAL_TIM_PeriodElapsedCallback+0x70>
	else if (htim->Instance == TIM3)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a0d      	ldr	r2, [pc, #52]	@ (8002d38 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d105      	bne.n	8002d14 <HAL_TIM_PeriodElapsedCallback+0x70>
		aht15_current_state = AHT15_STATE_MEASURE_READ_DATA;
 8002d08:	4b07      	ldr	r3, [pc, #28]	@ (8002d28 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8002d0a:	2204      	movs	r2, #4
 8002d0c:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Stop_IT(&htim3);
 8002d0e:	480b      	ldr	r0, [pc, #44]	@ (8002d3c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002d10:	f003 fba6 	bl	8006460 <HAL_TIM_Base_Stop_IT>
}
 8002d14:	bf00      	nop
 8002d16:	3708      	adds	r7, #8
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	40014400 	.word	0x40014400
 8002d20:	200003d8 	.word	0x200003d8
 8002d24:	200003d0 	.word	0x200003d0
 8002d28:	200003dd 	.word	0x200003dd
 8002d2c:	40014800 	.word	0x40014800
 8002d30:	20002c7d 	.word	0x20002c7d
 8002d34:	2000033c 	.word	0x2000033c
 8002d38:	40000400 	.word	0x40000400
 8002d3c:	200002ac 	.word	0x200002ac

08002d40 <HAL_I2C_MasterTxCpltCallback>:

// -------------------------W dokumentacji------------------gra

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1) {
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a0e      	ldr	r2, [pc, #56]	@ (8002d88 <HAL_I2C_MasterTxCpltCallback+0x48>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d115      	bne.n	8002d7e <HAL_I2C_MasterTxCpltCallback+0x3e>
        i2c_busy_flag = 0;
 8002d52:	4b0e      	ldr	r3, [pc, #56]	@ (8002d8c <HAL_I2C_MasterTxCpltCallback+0x4c>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	701a      	strb	r2, [r3, #0]
        i2c_error_flag = 0;
 8002d58:	4b0d      	ldr	r3, [pc, #52]	@ (8002d90 <HAL_I2C_MasterTxCpltCallback+0x50>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	701a      	strb	r2, [r3, #0]

        if (logging_enabled || is_manual_measurement) {
 8002d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8002d94 <HAL_I2C_MasterTxCpltCallback+0x54>)
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d103      	bne.n	8002d70 <HAL_I2C_MasterTxCpltCallback+0x30>
 8002d68:	4b0b      	ldr	r3, [pc, #44]	@ (8002d98 <HAL_I2C_MasterTxCpltCallback+0x58>)
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d006      	beq.n	8002d7e <HAL_I2C_MasterTxCpltCallback+0x3e>
             __HAL_TIM_SET_COUNTER(&htim3, 0);
 8002d70:	4b0a      	ldr	r3, [pc, #40]	@ (8002d9c <HAL_I2C_MasterTxCpltCallback+0x5c>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2200      	movs	r2, #0
 8002d76:	625a      	str	r2, [r3, #36]	@ 0x24
             HAL_TIM_Base_Start_IT(&htim3);
 8002d78:	4808      	ldr	r0, [pc, #32]	@ (8002d9c <HAL_I2C_MasterTxCpltCallback+0x5c>)
 8002d7a:	f003 fb0f 	bl	800639c <HAL_TIM_Base_Start_IT>
        }
    }
}
 8002d7e:	bf00      	nop
 8002d80:	3708      	adds	r7, #8
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	40005400 	.word	0x40005400
 8002d8c:	200003de 	.word	0x200003de
 8002d90:	200003df 	.word	0x200003df
 8002d94:	200003d4 	.word	0x200003d4
 8002d98:	200003dc 	.word	0x200003dc
 8002d9c:	200002ac 	.word	0x200002ac

08002da0 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1) {
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a07      	ldr	r2, [pc, #28]	@ (8002dcc <HAL_I2C_MasterRxCpltCallback+0x2c>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d105      	bne.n	8002dbe <HAL_I2C_MasterRxCpltCallback+0x1e>
        i2c_busy_flag = 0;
 8002db2:	4b07      	ldr	r3, [pc, #28]	@ (8002dd0 <HAL_I2C_MasterRxCpltCallback+0x30>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	701a      	strb	r2, [r3, #0]
        i2c_error_flag = 0;
 8002db8:	4b06      	ldr	r3, [pc, #24]	@ (8002dd4 <HAL_I2C_MasterRxCpltCallback+0x34>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	701a      	strb	r2, [r3, #0]
    }
}
 8002dbe:	bf00      	nop
 8002dc0:	370c      	adds	r7, #12
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc8:	4770      	bx	lr
 8002dca:	bf00      	nop
 8002dcc:	40005400 	.word	0x40005400
 8002dd0:	200003de 	.word	0x200003de
 8002dd4:	200003df 	.word	0x200003df

08002dd8 <HAL_I2C_ErrorCallback>:

// Callback wywoywany w przypadku bdu I2C.
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1) {
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a09      	ldr	r2, [pc, #36]	@ (8002e0c <HAL_I2C_ErrorCallback+0x34>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d109      	bne.n	8002dfe <HAL_I2C_ErrorCallback+0x26>
    	i2c_error_code = hi2c->ErrorCode; // Zapisywanie konkretnego stanu bdu.
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dee:	4a08      	ldr	r2, [pc, #32]	@ (8002e10 <HAL_I2C_ErrorCallback+0x38>)
 8002df0:	6013      	str	r3, [r2, #0]
        i2c_error_flag = 1; // Ustawiamy flag bdu
 8002df2:	4b08      	ldr	r3, [pc, #32]	@ (8002e14 <HAL_I2C_ErrorCallback+0x3c>)
 8002df4:	2201      	movs	r2, #1
 8002df6:	701a      	strb	r2, [r3, #0]
        i2c_busy_flag = 0;  // Zwalniamy flag, aby maszyna stanw moga obsuy bd
 8002df8:	4b07      	ldr	r3, [pc, #28]	@ (8002e18 <HAL_I2C_ErrorCallback+0x40>)
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	701a      	strb	r2, [r3, #0]
    }
}
 8002dfe:	bf00      	nop
 8002e00:	370c      	adds	r7, #12
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
 8002e0a:	bf00      	nop
 8002e0c:	40005400 	.word	0x40005400
 8002e10:	200003e0 	.word	0x200003e0
 8002e14:	200003df 	.word	0x200003df
 8002e18:	200003de 	.word	0x200003de

08002e1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002e20:	b672      	cpsid	i
}
 8002e22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e24:	bf00      	nop
 8002e26:	e7fd      	b.n	8002e24 <Error_Handler+0x8>

08002e28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e2e:	2300      	movs	r3, #0
 8002e30:	607b      	str	r3, [r7, #4]
 8002e32:	4b10      	ldr	r3, [pc, #64]	@ (8002e74 <HAL_MspInit+0x4c>)
 8002e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e36:	4a0f      	ldr	r2, [pc, #60]	@ (8002e74 <HAL_MspInit+0x4c>)
 8002e38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8002e74 <HAL_MspInit+0x4c>)
 8002e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e46:	607b      	str	r3, [r7, #4]
 8002e48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	603b      	str	r3, [r7, #0]
 8002e4e:	4b09      	ldr	r3, [pc, #36]	@ (8002e74 <HAL_MspInit+0x4c>)
 8002e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e52:	4a08      	ldr	r2, [pc, #32]	@ (8002e74 <HAL_MspInit+0x4c>)
 8002e54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e58:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e5a:	4b06      	ldr	r3, [pc, #24]	@ (8002e74 <HAL_MspInit+0x4c>)
 8002e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e62:	603b      	str	r3, [r7, #0]
 8002e64:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e66:	bf00      	nop
 8002e68:	370c      	adds	r7, #12
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	40023800 	.word	0x40023800

08002e78 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b08a      	sub	sp, #40	@ 0x28
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e80:	f107 0314 	add.w	r3, r7, #20
 8002e84:	2200      	movs	r2, #0
 8002e86:	601a      	str	r2, [r3, #0]
 8002e88:	605a      	str	r2, [r3, #4]
 8002e8a:	609a      	str	r2, [r3, #8]
 8002e8c:	60da      	str	r2, [r3, #12]
 8002e8e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a21      	ldr	r2, [pc, #132]	@ (8002f1c <HAL_I2C_MspInit+0xa4>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d13b      	bne.n	8002f12 <HAL_I2C_MspInit+0x9a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	613b      	str	r3, [r7, #16]
 8002e9e:	4b20      	ldr	r3, [pc, #128]	@ (8002f20 <HAL_I2C_MspInit+0xa8>)
 8002ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea2:	4a1f      	ldr	r2, [pc, #124]	@ (8002f20 <HAL_I2C_MspInit+0xa8>)
 8002ea4:	f043 0302 	orr.w	r3, r3, #2
 8002ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eaa:	4b1d      	ldr	r3, [pc, #116]	@ (8002f20 <HAL_I2C_MspInit+0xa8>)
 8002eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eae:	f003 0302 	and.w	r3, r3, #2
 8002eb2:	613b      	str	r3, [r7, #16]
 8002eb4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002eb6:	23c0      	movs	r3, #192	@ 0xc0
 8002eb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002eba:	2312      	movs	r3, #18
 8002ebc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ec6:	2304      	movs	r3, #4
 8002ec8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eca:	f107 0314 	add.w	r3, r7, #20
 8002ece:	4619      	mov	r1, r3
 8002ed0:	4814      	ldr	r0, [pc, #80]	@ (8002f24 <HAL_I2C_MspInit+0xac>)
 8002ed2:	f000 fc5d 	bl	8003790 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	60fb      	str	r3, [r7, #12]
 8002eda:	4b11      	ldr	r3, [pc, #68]	@ (8002f20 <HAL_I2C_MspInit+0xa8>)
 8002edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ede:	4a10      	ldr	r2, [pc, #64]	@ (8002f20 <HAL_I2C_MspInit+0xa8>)
 8002ee0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002ee4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ee6:	4b0e      	ldr	r3, [pc, #56]	@ (8002f20 <HAL_I2C_MspInit+0xa8>)
 8002ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002eee:	60fb      	str	r3, [r7, #12]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	2100      	movs	r1, #0
 8002ef6:	201f      	movs	r0, #31
 8002ef8:	f000 fb73 	bl	80035e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002efc:	201f      	movs	r0, #31
 8002efe:	f000 fb8c 	bl	800361a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002f02:	2200      	movs	r2, #0
 8002f04:	2100      	movs	r1, #0
 8002f06:	2020      	movs	r0, #32
 8002f08:	f000 fb6b 	bl	80035e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002f0c:	2020      	movs	r0, #32
 8002f0e:	f000 fb84 	bl	800361a <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002f12:	bf00      	nop
 8002f14:	3728      	adds	r7, #40	@ 0x28
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	40005400 	.word	0x40005400
 8002f20:	40023800 	.word	0x40023800
 8002f24:	40020400 	.word	0x40020400

08002f28 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b086      	sub	sp, #24
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a26      	ldr	r2, [pc, #152]	@ (8002fd0 <HAL_TIM_Base_MspInit+0xa8>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d116      	bne.n	8002f68 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	617b      	str	r3, [r7, #20]
 8002f3e:	4b25      	ldr	r3, [pc, #148]	@ (8002fd4 <HAL_TIM_Base_MspInit+0xac>)
 8002f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f42:	4a24      	ldr	r2, [pc, #144]	@ (8002fd4 <HAL_TIM_Base_MspInit+0xac>)
 8002f44:	f043 0302 	orr.w	r3, r3, #2
 8002f48:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f4a:	4b22      	ldr	r3, [pc, #136]	@ (8002fd4 <HAL_TIM_Base_MspInit+0xac>)
 8002f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4e:	f003 0302 	and.w	r3, r3, #2
 8002f52:	617b      	str	r3, [r7, #20]
 8002f54:	697b      	ldr	r3, [r7, #20]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002f56:	2200      	movs	r2, #0
 8002f58:	2100      	movs	r1, #0
 8002f5a:	201d      	movs	r0, #29
 8002f5c:	f000 fb41 	bl	80035e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002f60:	201d      	movs	r0, #29
 8002f62:	f000 fb5a 	bl	800361a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM11_MspInit 1 */

    /* USER CODE END TIM11_MspInit 1 */
  }

}
 8002f66:	e02e      	b.n	8002fc6 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM10)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a1a      	ldr	r2, [pc, #104]	@ (8002fd8 <HAL_TIM_Base_MspInit+0xb0>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d116      	bne.n	8002fa0 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002f72:	2300      	movs	r3, #0
 8002f74:	613b      	str	r3, [r7, #16]
 8002f76:	4b17      	ldr	r3, [pc, #92]	@ (8002fd4 <HAL_TIM_Base_MspInit+0xac>)
 8002f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f7a:	4a16      	ldr	r2, [pc, #88]	@ (8002fd4 <HAL_TIM_Base_MspInit+0xac>)
 8002f7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f80:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f82:	4b14      	ldr	r3, [pc, #80]	@ (8002fd4 <HAL_TIM_Base_MspInit+0xac>)
 8002f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f8a:	613b      	str	r3, [r7, #16]
 8002f8c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002f8e:	2200      	movs	r2, #0
 8002f90:	2100      	movs	r1, #0
 8002f92:	2019      	movs	r0, #25
 8002f94:	f000 fb25 	bl	80035e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002f98:	2019      	movs	r0, #25
 8002f9a:	f000 fb3e 	bl	800361a <HAL_NVIC_EnableIRQ>
}
 8002f9e:	e012      	b.n	8002fc6 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM11)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a0d      	ldr	r2, [pc, #52]	@ (8002fdc <HAL_TIM_Base_MspInit+0xb4>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d10d      	bne.n	8002fc6 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002faa:	2300      	movs	r3, #0
 8002fac:	60fb      	str	r3, [r7, #12]
 8002fae:	4b09      	ldr	r3, [pc, #36]	@ (8002fd4 <HAL_TIM_Base_MspInit+0xac>)
 8002fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fb2:	4a08      	ldr	r2, [pc, #32]	@ (8002fd4 <HAL_TIM_Base_MspInit+0xac>)
 8002fb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002fba:	4b06      	ldr	r3, [pc, #24]	@ (8002fd4 <HAL_TIM_Base_MspInit+0xac>)
 8002fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fbe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fc2:	60fb      	str	r3, [r7, #12]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
}
 8002fc6:	bf00      	nop
 8002fc8:	3718      	adds	r7, #24
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	40000400 	.word	0x40000400
 8002fd4:	40023800 	.word	0x40023800
 8002fd8:	40014400 	.word	0x40014400
 8002fdc:	40014800 	.word	0x40014800

08002fe0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b08a      	sub	sp, #40	@ 0x28
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fe8:	f107 0314 	add.w	r3, r7, #20
 8002fec:	2200      	movs	r2, #0
 8002fee:	601a      	str	r2, [r3, #0]
 8002ff0:	605a      	str	r2, [r3, #4]
 8002ff2:	609a      	str	r2, [r3, #8]
 8002ff4:	60da      	str	r2, [r3, #12]
 8002ff6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a1d      	ldr	r2, [pc, #116]	@ (8003074 <HAL_UART_MspInit+0x94>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d133      	bne.n	800306a <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003002:	2300      	movs	r3, #0
 8003004:	613b      	str	r3, [r7, #16]
 8003006:	4b1c      	ldr	r3, [pc, #112]	@ (8003078 <HAL_UART_MspInit+0x98>)
 8003008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300a:	4a1b      	ldr	r2, [pc, #108]	@ (8003078 <HAL_UART_MspInit+0x98>)
 800300c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003010:	6413      	str	r3, [r2, #64]	@ 0x40
 8003012:	4b19      	ldr	r3, [pc, #100]	@ (8003078 <HAL_UART_MspInit+0x98>)
 8003014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003016:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800301a:	613b      	str	r3, [r7, #16]
 800301c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800301e:	2300      	movs	r3, #0
 8003020:	60fb      	str	r3, [r7, #12]
 8003022:	4b15      	ldr	r3, [pc, #84]	@ (8003078 <HAL_UART_MspInit+0x98>)
 8003024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003026:	4a14      	ldr	r2, [pc, #80]	@ (8003078 <HAL_UART_MspInit+0x98>)
 8003028:	f043 0301 	orr.w	r3, r3, #1
 800302c:	6313      	str	r3, [r2, #48]	@ 0x30
 800302e:	4b12      	ldr	r3, [pc, #72]	@ (8003078 <HAL_UART_MspInit+0x98>)
 8003030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003032:	f003 0301 	and.w	r3, r3, #1
 8003036:	60fb      	str	r3, [r7, #12]
 8003038:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800303a:	230c      	movs	r3, #12
 800303c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800303e:	2302      	movs	r3, #2
 8003040:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003042:	2300      	movs	r3, #0
 8003044:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003046:	2300      	movs	r3, #0
 8003048:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800304a:	2307      	movs	r3, #7
 800304c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800304e:	f107 0314 	add.w	r3, r7, #20
 8003052:	4619      	mov	r1, r3
 8003054:	4809      	ldr	r0, [pc, #36]	@ (800307c <HAL_UART_MspInit+0x9c>)
 8003056:	f000 fb9b 	bl	8003790 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800305a:	2200      	movs	r2, #0
 800305c:	2100      	movs	r1, #0
 800305e:	2026      	movs	r0, #38	@ 0x26
 8003060:	f000 fabf 	bl	80035e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003064:	2026      	movs	r0, #38	@ 0x26
 8003066:	f000 fad8 	bl	800361a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800306a:	bf00      	nop
 800306c:	3728      	adds	r7, #40	@ 0x28
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	40004400 	.word	0x40004400
 8003078:	40023800 	.word	0x40023800
 800307c:	40020000 	.word	0x40020000

08003080 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003080:	b480      	push	{r7}
 8003082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003084:	bf00      	nop
 8003086:	e7fd      	b.n	8003084 <NMI_Handler+0x4>

08003088 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003088:	b480      	push	{r7}
 800308a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800308c:	bf00      	nop
 800308e:	e7fd      	b.n	800308c <HardFault_Handler+0x4>

08003090 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003094:	bf00      	nop
 8003096:	e7fd      	b.n	8003094 <MemManage_Handler+0x4>

08003098 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800309c:	bf00      	nop
 800309e:	e7fd      	b.n	800309c <BusFault_Handler+0x4>

080030a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030a0:	b480      	push	{r7}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030a4:	bf00      	nop
 80030a6:	e7fd      	b.n	80030a4 <UsageFault_Handler+0x4>

080030a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030a8:	b480      	push	{r7}
 80030aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030ac:	bf00      	nop
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr

080030b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030b6:	b480      	push	{r7}
 80030b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030ba:	bf00      	nop
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030c8:	bf00      	nop
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr

080030d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030d2:	b580      	push	{r7, lr}
 80030d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030d6:	f000 f989 	bl	80033ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030da:	bf00      	nop
 80030dc:	bd80      	pop	{r7, pc}
	...

080030e0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 80030e4:	4802      	ldr	r0, [pc, #8]	@ (80030f0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80030e6:	f003 f9ea 	bl	80064be <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80030ea:	bf00      	nop
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	200002f4 	.word	0x200002f4

080030f4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80030f8:	4802      	ldr	r0, [pc, #8]	@ (8003104 <TIM3_IRQHandler+0x10>)
 80030fa:	f003 f9e0 	bl	80064be <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80030fe:	bf00      	nop
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	200002ac 	.word	0x200002ac

08003108 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800310c:	4802      	ldr	r0, [pc, #8]	@ (8003118 <I2C1_EV_IRQHandler+0x10>)
 800310e:	f000 ff83 	bl	8004018 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003112:	bf00      	nop
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	20000258 	.word	0x20000258

0800311c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003120:	4802      	ldr	r0, [pc, #8]	@ (800312c <I2C1_ER_IRQHandler+0x10>)
 8003122:	f001 f8ea 	bl	80042fa <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8003126:	bf00      	nop
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	20000258 	.word	0x20000258

08003130 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003134:	4802      	ldr	r0, [pc, #8]	@ (8003140 <USART2_IRQHandler+0x10>)
 8003136:	f003 fdef 	bl	8006d18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800313a:	bf00      	nop
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	20000384 	.word	0x20000384

08003144 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003144:	b480      	push	{r7}
 8003146:	af00      	add	r7, sp, #0
  return 1;
 8003148:	2301      	movs	r3, #1
}
 800314a:	4618      	mov	r0, r3
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr

08003154 <_kill>:

int _kill(int pid, int sig)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800315e:	f005 fae9 	bl	8008734 <__errno>
 8003162:	4603      	mov	r3, r0
 8003164:	2216      	movs	r2, #22
 8003166:	601a      	str	r2, [r3, #0]
  return -1;
 8003168:	f04f 33ff 	mov.w	r3, #4294967295
}
 800316c:	4618      	mov	r0, r3
 800316e:	3708      	adds	r7, #8
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}

08003174 <_exit>:

void _exit (int status)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b082      	sub	sp, #8
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800317c:	f04f 31ff 	mov.w	r1, #4294967295
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f7ff ffe7 	bl	8003154 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003186:	bf00      	nop
 8003188:	e7fd      	b.n	8003186 <_exit+0x12>

0800318a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800318a:	b580      	push	{r7, lr}
 800318c:	b086      	sub	sp, #24
 800318e:	af00      	add	r7, sp, #0
 8003190:	60f8      	str	r0, [r7, #12]
 8003192:	60b9      	str	r1, [r7, #8]
 8003194:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003196:	2300      	movs	r3, #0
 8003198:	617b      	str	r3, [r7, #20]
 800319a:	e00a      	b.n	80031b2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800319c:	f3af 8000 	nop.w
 80031a0:	4601      	mov	r1, r0
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	1c5a      	adds	r2, r3, #1
 80031a6:	60ba      	str	r2, [r7, #8]
 80031a8:	b2ca      	uxtb	r2, r1
 80031aa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	3301      	adds	r3, #1
 80031b0:	617b      	str	r3, [r7, #20]
 80031b2:	697a      	ldr	r2, [r7, #20]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	429a      	cmp	r2, r3
 80031b8:	dbf0      	blt.n	800319c <_read+0x12>
  }

  return len;
 80031ba:	687b      	ldr	r3, [r7, #4]
}
 80031bc:	4618      	mov	r0, r3
 80031be:	3718      	adds	r7, #24
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}

080031c4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b086      	sub	sp, #24
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	60f8      	str	r0, [r7, #12]
 80031cc:	60b9      	str	r1, [r7, #8]
 80031ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031d0:	2300      	movs	r3, #0
 80031d2:	617b      	str	r3, [r7, #20]
 80031d4:	e009      	b.n	80031ea <_write+0x26>
  {
    __io_putchar(*ptr++);
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	1c5a      	adds	r2, r3, #1
 80031da:	60ba      	str	r2, [r7, #8]
 80031dc:	781b      	ldrb	r3, [r3, #0]
 80031de:	4618      	mov	r0, r3
 80031e0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	3301      	adds	r3, #1
 80031e8:	617b      	str	r3, [r7, #20]
 80031ea:	697a      	ldr	r2, [r7, #20]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	429a      	cmp	r2, r3
 80031f0:	dbf1      	blt.n	80031d6 <_write+0x12>
  }
  return len;
 80031f2:	687b      	ldr	r3, [r7, #4]
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3718      	adds	r7, #24
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}

080031fc <_close>:

int _close(int file)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003204:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003208:	4618      	mov	r0, r3
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
 800321c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003224:	605a      	str	r2, [r3, #4]
  return 0;
 8003226:	2300      	movs	r3, #0
}
 8003228:	4618      	mov	r0, r3
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr

08003234 <_isatty>:

int _isatty(int file)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800323c:	2301      	movs	r3, #1
}
 800323e:	4618      	mov	r0, r3
 8003240:	370c      	adds	r7, #12
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr

0800324a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800324a:	b480      	push	{r7}
 800324c:	b085      	sub	sp, #20
 800324e:	af00      	add	r7, sp, #0
 8003250:	60f8      	str	r0, [r7, #12]
 8003252:	60b9      	str	r1, [r7, #8]
 8003254:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003256:	2300      	movs	r3, #0
}
 8003258:	4618      	mov	r0, r3
 800325a:	3714      	adds	r7, #20
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr

08003264 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b086      	sub	sp, #24
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800326c:	4a14      	ldr	r2, [pc, #80]	@ (80032c0 <_sbrk+0x5c>)
 800326e:	4b15      	ldr	r3, [pc, #84]	@ (80032c4 <_sbrk+0x60>)
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003278:	4b13      	ldr	r3, [pc, #76]	@ (80032c8 <_sbrk+0x64>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d102      	bne.n	8003286 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003280:	4b11      	ldr	r3, [pc, #68]	@ (80032c8 <_sbrk+0x64>)
 8003282:	4a12      	ldr	r2, [pc, #72]	@ (80032cc <_sbrk+0x68>)
 8003284:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003286:	4b10      	ldr	r3, [pc, #64]	@ (80032c8 <_sbrk+0x64>)
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4413      	add	r3, r2
 800328e:	693a      	ldr	r2, [r7, #16]
 8003290:	429a      	cmp	r2, r3
 8003292:	d207      	bcs.n	80032a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003294:	f005 fa4e 	bl	8008734 <__errno>
 8003298:	4603      	mov	r3, r0
 800329a:	220c      	movs	r2, #12
 800329c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800329e:	f04f 33ff 	mov.w	r3, #4294967295
 80032a2:	e009      	b.n	80032b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032a4:	4b08      	ldr	r3, [pc, #32]	@ (80032c8 <_sbrk+0x64>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032aa:	4b07      	ldr	r3, [pc, #28]	@ (80032c8 <_sbrk+0x64>)
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4413      	add	r3, r2
 80032b2:	4a05      	ldr	r2, [pc, #20]	@ (80032c8 <_sbrk+0x64>)
 80032b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032b6:	68fb      	ldr	r3, [r7, #12]
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3718      	adds	r7, #24
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	20018000 	.word	0x20018000
 80032c4:	00000400 	.word	0x00000400
 80032c8:	20002c80 	.word	0x20002c80
 80032cc:	20002dd8 	.word	0x20002dd8

080032d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032d0:	b480      	push	{r7}
 80032d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032d4:	4b06      	ldr	r3, [pc, #24]	@ (80032f0 <SystemInit+0x20>)
 80032d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032da:	4a05      	ldr	r2, [pc, #20]	@ (80032f0 <SystemInit+0x20>)
 80032dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80032e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032e4:	bf00      	nop
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop
 80032f0:	e000ed00 	.word	0xe000ed00

080032f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80032f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800332c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80032f8:	f7ff ffea 	bl	80032d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80032fc:	480c      	ldr	r0, [pc, #48]	@ (8003330 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80032fe:	490d      	ldr	r1, [pc, #52]	@ (8003334 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003300:	4a0d      	ldr	r2, [pc, #52]	@ (8003338 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003302:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003304:	e002      	b.n	800330c <LoopCopyDataInit>

08003306 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003306:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003308:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800330a:	3304      	adds	r3, #4

0800330c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800330c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800330e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003310:	d3f9      	bcc.n	8003306 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003312:	4a0a      	ldr	r2, [pc, #40]	@ (800333c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003314:	4c0a      	ldr	r4, [pc, #40]	@ (8003340 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003316:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003318:	e001      	b.n	800331e <LoopFillZerobss>

0800331a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800331a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800331c:	3204      	adds	r2, #4

0800331e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800331e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003320:	d3fb      	bcc.n	800331a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8003322:	f005 fa0d 	bl	8008740 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003326:	f7fe ffe1 	bl	80022ec <main>
  bx  lr    
 800332a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800332c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003330:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003334:	2000023c 	.word	0x2000023c
  ldr r2, =_sidata
 8003338:	0800b24c 	.word	0x0800b24c
  ldr r2, =_sbss
 800333c:	2000023c 	.word	0x2000023c
  ldr r4, =_ebss
 8003340:	20002dd4 	.word	0x20002dd4

08003344 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003344:	e7fe      	b.n	8003344 <ADC_IRQHandler>
	...

08003348 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800334c:	4b0e      	ldr	r3, [pc, #56]	@ (8003388 <HAL_Init+0x40>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a0d      	ldr	r2, [pc, #52]	@ (8003388 <HAL_Init+0x40>)
 8003352:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003356:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003358:	4b0b      	ldr	r3, [pc, #44]	@ (8003388 <HAL_Init+0x40>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a0a      	ldr	r2, [pc, #40]	@ (8003388 <HAL_Init+0x40>)
 800335e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003362:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003364:	4b08      	ldr	r3, [pc, #32]	@ (8003388 <HAL_Init+0x40>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a07      	ldr	r2, [pc, #28]	@ (8003388 <HAL_Init+0x40>)
 800336a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800336e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003370:	2003      	movs	r0, #3
 8003372:	f000 f92b 	bl	80035cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003376:	2000      	movs	r0, #0
 8003378:	f000 f808 	bl	800338c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800337c:	f7ff fd54 	bl	8002e28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003380:	2300      	movs	r3, #0
}
 8003382:	4618      	mov	r0, r3
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	40023c00 	.word	0x40023c00

0800338c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003394:	4b12      	ldr	r3, [pc, #72]	@ (80033e0 <HAL_InitTick+0x54>)
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	4b12      	ldr	r3, [pc, #72]	@ (80033e4 <HAL_InitTick+0x58>)
 800339a:	781b      	ldrb	r3, [r3, #0]
 800339c:	4619      	mov	r1, r3
 800339e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80033a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80033a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80033aa:	4618      	mov	r0, r3
 80033ac:	f000 f943 	bl	8003636 <HAL_SYSTICK_Config>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d001      	beq.n	80033ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e00e      	b.n	80033d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2b0f      	cmp	r3, #15
 80033be:	d80a      	bhi.n	80033d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80033c0:	2200      	movs	r2, #0
 80033c2:	6879      	ldr	r1, [r7, #4]
 80033c4:	f04f 30ff 	mov.w	r0, #4294967295
 80033c8:	f000 f90b 	bl	80035e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80033cc:	4a06      	ldr	r2, [pc, #24]	@ (80033e8 <HAL_InitTick+0x5c>)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80033d2:	2300      	movs	r3, #0
 80033d4:	e000      	b.n	80033d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
}
 80033d8:	4618      	mov	r0, r3
 80033da:	3708      	adds	r7, #8
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	20000068 	.word	0x20000068
 80033e4:	20000070 	.word	0x20000070
 80033e8:	2000006c 	.word	0x2000006c

080033ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033ec:	b480      	push	{r7}
 80033ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033f0:	4b06      	ldr	r3, [pc, #24]	@ (800340c <HAL_IncTick+0x20>)
 80033f2:	781b      	ldrb	r3, [r3, #0]
 80033f4:	461a      	mov	r2, r3
 80033f6:	4b06      	ldr	r3, [pc, #24]	@ (8003410 <HAL_IncTick+0x24>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4413      	add	r3, r2
 80033fc:	4a04      	ldr	r2, [pc, #16]	@ (8003410 <HAL_IncTick+0x24>)
 80033fe:	6013      	str	r3, [r2, #0]
}
 8003400:	bf00      	nop
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	20000070 	.word	0x20000070
 8003410:	20002c84 	.word	0x20002c84

08003414 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003414:	b480      	push	{r7}
 8003416:	af00      	add	r7, sp, #0
  return uwTick;
 8003418:	4b03      	ldr	r3, [pc, #12]	@ (8003428 <HAL_GetTick+0x14>)
 800341a:	681b      	ldr	r3, [r3, #0]
}
 800341c:	4618      	mov	r0, r3
 800341e:	46bd      	mov	sp, r7
 8003420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003424:	4770      	bx	lr
 8003426:	bf00      	nop
 8003428:	20002c84 	.word	0x20002c84

0800342c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800342c:	b480      	push	{r7}
 800342e:	b085      	sub	sp, #20
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f003 0307 	and.w	r3, r3, #7
 800343a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800343c:	4b0c      	ldr	r3, [pc, #48]	@ (8003470 <__NVIC_SetPriorityGrouping+0x44>)
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003442:	68ba      	ldr	r2, [r7, #8]
 8003444:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003448:	4013      	ands	r3, r2
 800344a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003454:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003458:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800345c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800345e:	4a04      	ldr	r2, [pc, #16]	@ (8003470 <__NVIC_SetPriorityGrouping+0x44>)
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	60d3      	str	r3, [r2, #12]
}
 8003464:	bf00      	nop
 8003466:	3714      	adds	r7, #20
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr
 8003470:	e000ed00 	.word	0xe000ed00

08003474 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003474:	b480      	push	{r7}
 8003476:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003478:	4b04      	ldr	r3, [pc, #16]	@ (800348c <__NVIC_GetPriorityGrouping+0x18>)
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	0a1b      	lsrs	r3, r3, #8
 800347e:	f003 0307 	and.w	r3, r3, #7
}
 8003482:	4618      	mov	r0, r3
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr
 800348c:	e000ed00 	.word	0xe000ed00

08003490 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003490:	b480      	push	{r7}
 8003492:	b083      	sub	sp, #12
 8003494:	af00      	add	r7, sp, #0
 8003496:	4603      	mov	r3, r0
 8003498:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800349a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	db0b      	blt.n	80034ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034a2:	79fb      	ldrb	r3, [r7, #7]
 80034a4:	f003 021f 	and.w	r2, r3, #31
 80034a8:	4907      	ldr	r1, [pc, #28]	@ (80034c8 <__NVIC_EnableIRQ+0x38>)
 80034aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ae:	095b      	lsrs	r3, r3, #5
 80034b0:	2001      	movs	r0, #1
 80034b2:	fa00 f202 	lsl.w	r2, r0, r2
 80034b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80034ba:	bf00      	nop
 80034bc:	370c      	adds	r7, #12
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	e000e100 	.word	0xe000e100

080034cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	4603      	mov	r3, r0
 80034d4:	6039      	str	r1, [r7, #0]
 80034d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	db0a      	blt.n	80034f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	b2da      	uxtb	r2, r3
 80034e4:	490c      	ldr	r1, [pc, #48]	@ (8003518 <__NVIC_SetPriority+0x4c>)
 80034e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ea:	0112      	lsls	r2, r2, #4
 80034ec:	b2d2      	uxtb	r2, r2
 80034ee:	440b      	add	r3, r1
 80034f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034f4:	e00a      	b.n	800350c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	b2da      	uxtb	r2, r3
 80034fa:	4908      	ldr	r1, [pc, #32]	@ (800351c <__NVIC_SetPriority+0x50>)
 80034fc:	79fb      	ldrb	r3, [r7, #7]
 80034fe:	f003 030f 	and.w	r3, r3, #15
 8003502:	3b04      	subs	r3, #4
 8003504:	0112      	lsls	r2, r2, #4
 8003506:	b2d2      	uxtb	r2, r2
 8003508:	440b      	add	r3, r1
 800350a:	761a      	strb	r2, [r3, #24]
}
 800350c:	bf00      	nop
 800350e:	370c      	adds	r7, #12
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr
 8003518:	e000e100 	.word	0xe000e100
 800351c:	e000ed00 	.word	0xe000ed00

08003520 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003520:	b480      	push	{r7}
 8003522:	b089      	sub	sp, #36	@ 0x24
 8003524:	af00      	add	r7, sp, #0
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	60b9      	str	r1, [r7, #8]
 800352a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f003 0307 	and.w	r3, r3, #7
 8003532:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	f1c3 0307 	rsb	r3, r3, #7
 800353a:	2b04      	cmp	r3, #4
 800353c:	bf28      	it	cs
 800353e:	2304      	movcs	r3, #4
 8003540:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	3304      	adds	r3, #4
 8003546:	2b06      	cmp	r3, #6
 8003548:	d902      	bls.n	8003550 <NVIC_EncodePriority+0x30>
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	3b03      	subs	r3, #3
 800354e:	e000      	b.n	8003552 <NVIC_EncodePriority+0x32>
 8003550:	2300      	movs	r3, #0
 8003552:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003554:	f04f 32ff 	mov.w	r2, #4294967295
 8003558:	69bb      	ldr	r3, [r7, #24]
 800355a:	fa02 f303 	lsl.w	r3, r2, r3
 800355e:	43da      	mvns	r2, r3
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	401a      	ands	r2, r3
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003568:	f04f 31ff 	mov.w	r1, #4294967295
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	fa01 f303 	lsl.w	r3, r1, r3
 8003572:	43d9      	mvns	r1, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003578:	4313      	orrs	r3, r2
         );
}
 800357a:	4618      	mov	r0, r3
 800357c:	3724      	adds	r7, #36	@ 0x24
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
	...

08003588 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b082      	sub	sp, #8
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	3b01      	subs	r3, #1
 8003594:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003598:	d301      	bcc.n	800359e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800359a:	2301      	movs	r3, #1
 800359c:	e00f      	b.n	80035be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800359e:	4a0a      	ldr	r2, [pc, #40]	@ (80035c8 <SysTick_Config+0x40>)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	3b01      	subs	r3, #1
 80035a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035a6:	210f      	movs	r1, #15
 80035a8:	f04f 30ff 	mov.w	r0, #4294967295
 80035ac:	f7ff ff8e 	bl	80034cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035b0:	4b05      	ldr	r3, [pc, #20]	@ (80035c8 <SysTick_Config+0x40>)
 80035b2:	2200      	movs	r2, #0
 80035b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035b6:	4b04      	ldr	r3, [pc, #16]	@ (80035c8 <SysTick_Config+0x40>)
 80035b8:	2207      	movs	r2, #7
 80035ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035bc:	2300      	movs	r3, #0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3708      	adds	r7, #8
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	e000e010 	.word	0xe000e010

080035cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f7ff ff29 	bl	800342c <__NVIC_SetPriorityGrouping>
}
 80035da:	bf00      	nop
 80035dc:	3708      	adds	r7, #8
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}

080035e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035e2:	b580      	push	{r7, lr}
 80035e4:	b086      	sub	sp, #24
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	4603      	mov	r3, r0
 80035ea:	60b9      	str	r1, [r7, #8]
 80035ec:	607a      	str	r2, [r7, #4]
 80035ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035f0:	2300      	movs	r3, #0
 80035f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035f4:	f7ff ff3e 	bl	8003474 <__NVIC_GetPriorityGrouping>
 80035f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035fa:	687a      	ldr	r2, [r7, #4]
 80035fc:	68b9      	ldr	r1, [r7, #8]
 80035fe:	6978      	ldr	r0, [r7, #20]
 8003600:	f7ff ff8e 	bl	8003520 <NVIC_EncodePriority>
 8003604:	4602      	mov	r2, r0
 8003606:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800360a:	4611      	mov	r1, r2
 800360c:	4618      	mov	r0, r3
 800360e:	f7ff ff5d 	bl	80034cc <__NVIC_SetPriority>
}
 8003612:	bf00      	nop
 8003614:	3718      	adds	r7, #24
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}

0800361a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800361a:	b580      	push	{r7, lr}
 800361c:	b082      	sub	sp, #8
 800361e:	af00      	add	r7, sp, #0
 8003620:	4603      	mov	r3, r0
 8003622:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003624:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003628:	4618      	mov	r0, r3
 800362a:	f7ff ff31 	bl	8003490 <__NVIC_EnableIRQ>
}
 800362e:	bf00      	nop
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}

08003636 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003636:	b580      	push	{r7, lr}
 8003638:	b082      	sub	sp, #8
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f7ff ffa2 	bl	8003588 <SysTick_Config>
 8003644:	4603      	mov	r3, r0
}
 8003646:	4618      	mov	r0, r3
 8003648:	3708      	adds	r7, #8
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}

0800364e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800364e:	b580      	push	{r7, lr}
 8003650:	b084      	sub	sp, #16
 8003652:	af00      	add	r7, sp, #0
 8003654:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800365a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800365c:	f7ff feda 	bl	8003414 <HAL_GetTick>
 8003660:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b02      	cmp	r3, #2
 800366c:	d008      	beq.n	8003680 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2280      	movs	r2, #128	@ 0x80
 8003672:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e052      	b.n	8003726 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f022 0216 	bic.w	r2, r2, #22
 800368e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	695a      	ldr	r2, [r3, #20]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800369e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d103      	bne.n	80036b0 <HAL_DMA_Abort+0x62>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d007      	beq.n	80036c0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f022 0208 	bic.w	r2, r2, #8
 80036be:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f022 0201 	bic.w	r2, r2, #1
 80036ce:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036d0:	e013      	b.n	80036fa <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80036d2:	f7ff fe9f 	bl	8003414 <HAL_GetTick>
 80036d6:	4602      	mov	r2, r0
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	2b05      	cmp	r3, #5
 80036de:	d90c      	bls.n	80036fa <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2220      	movs	r2, #32
 80036e4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2203      	movs	r2, #3
 80036ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80036f6:	2303      	movs	r3, #3
 80036f8:	e015      	b.n	8003726 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0301 	and.w	r3, r3, #1
 8003704:	2b00      	cmp	r3, #0
 8003706:	d1e4      	bne.n	80036d2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800370c:	223f      	movs	r2, #63	@ 0x3f
 800370e:	409a      	lsls	r2, r3
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2200      	movs	r2, #0
 8003720:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003724:	2300      	movs	r3, #0
}
 8003726:	4618      	mov	r0, r3
 8003728:	3710      	adds	r7, #16
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}

0800372e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800372e:	b480      	push	{r7}
 8003730:	b083      	sub	sp, #12
 8003732:	af00      	add	r7, sp, #0
 8003734:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800373c:	b2db      	uxtb	r3, r3
 800373e:	2b02      	cmp	r3, #2
 8003740:	d004      	beq.n	800374c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2280      	movs	r2, #128	@ 0x80
 8003746:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e00c      	b.n	8003766 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2205      	movs	r2, #5
 8003750:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f022 0201 	bic.w	r2, r2, #1
 8003762:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003764:	2300      	movs	r3, #0
}
 8003766:	4618      	mov	r0, r3
 8003768:	370c      	adds	r7, #12
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr

08003772 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003772:	b480      	push	{r7}
 8003774:	b083      	sub	sp, #12
 8003776:	af00      	add	r7, sp, #0
 8003778:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003780:	b2db      	uxtb	r3, r3
}
 8003782:	4618      	mov	r0, r3
 8003784:	370c      	adds	r7, #12
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr
	...

08003790 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003790:	b480      	push	{r7}
 8003792:	b089      	sub	sp, #36	@ 0x24
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800379a:	2300      	movs	r3, #0
 800379c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800379e:	2300      	movs	r3, #0
 80037a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80037a2:	2300      	movs	r3, #0
 80037a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037a6:	2300      	movs	r3, #0
 80037a8:	61fb      	str	r3, [r7, #28]
 80037aa:	e159      	b.n	8003a60 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80037ac:	2201      	movs	r2, #1
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	fa02 f303 	lsl.w	r3, r2, r3
 80037b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	697a      	ldr	r2, [r7, #20]
 80037bc:	4013      	ands	r3, r2
 80037be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80037c0:	693a      	ldr	r2, [r7, #16]
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	429a      	cmp	r2, r3
 80037c6:	f040 8148 	bne.w	8003a5a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f003 0303 	and.w	r3, r3, #3
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d005      	beq.n	80037e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037de:	2b02      	cmp	r3, #2
 80037e0:	d130      	bne.n	8003844 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	005b      	lsls	r3, r3, #1
 80037ec:	2203      	movs	r2, #3
 80037ee:	fa02 f303 	lsl.w	r3, r2, r3
 80037f2:	43db      	mvns	r3, r3
 80037f4:	69ba      	ldr	r2, [r7, #24]
 80037f6:	4013      	ands	r3, r2
 80037f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	68da      	ldr	r2, [r3, #12]
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	005b      	lsls	r3, r3, #1
 8003802:	fa02 f303 	lsl.w	r3, r2, r3
 8003806:	69ba      	ldr	r2, [r7, #24]
 8003808:	4313      	orrs	r3, r2
 800380a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	69ba      	ldr	r2, [r7, #24]
 8003810:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003818:	2201      	movs	r2, #1
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	fa02 f303 	lsl.w	r3, r2, r3
 8003820:	43db      	mvns	r3, r3
 8003822:	69ba      	ldr	r2, [r7, #24]
 8003824:	4013      	ands	r3, r2
 8003826:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	091b      	lsrs	r3, r3, #4
 800382e:	f003 0201 	and.w	r2, r3, #1
 8003832:	69fb      	ldr	r3, [r7, #28]
 8003834:	fa02 f303 	lsl.w	r3, r2, r3
 8003838:	69ba      	ldr	r2, [r7, #24]
 800383a:	4313      	orrs	r3, r2
 800383c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	69ba      	ldr	r2, [r7, #24]
 8003842:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f003 0303 	and.w	r3, r3, #3
 800384c:	2b03      	cmp	r3, #3
 800384e:	d017      	beq.n	8003880 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	68db      	ldr	r3, [r3, #12]
 8003854:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	005b      	lsls	r3, r3, #1
 800385a:	2203      	movs	r2, #3
 800385c:	fa02 f303 	lsl.w	r3, r2, r3
 8003860:	43db      	mvns	r3, r3
 8003862:	69ba      	ldr	r2, [r7, #24]
 8003864:	4013      	ands	r3, r2
 8003866:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	689a      	ldr	r2, [r3, #8]
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	005b      	lsls	r3, r3, #1
 8003870:	fa02 f303 	lsl.w	r3, r2, r3
 8003874:	69ba      	ldr	r2, [r7, #24]
 8003876:	4313      	orrs	r3, r2
 8003878:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	69ba      	ldr	r2, [r7, #24]
 800387e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f003 0303 	and.w	r3, r3, #3
 8003888:	2b02      	cmp	r3, #2
 800388a:	d123      	bne.n	80038d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	08da      	lsrs	r2, r3, #3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	3208      	adds	r2, #8
 8003894:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003898:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	f003 0307 	and.w	r3, r3, #7
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	220f      	movs	r2, #15
 80038a4:	fa02 f303 	lsl.w	r3, r2, r3
 80038a8:	43db      	mvns	r3, r3
 80038aa:	69ba      	ldr	r2, [r7, #24]
 80038ac:	4013      	ands	r3, r2
 80038ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	691a      	ldr	r2, [r3, #16]
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	f003 0307 	and.w	r3, r3, #7
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	fa02 f303 	lsl.w	r3, r2, r3
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	08da      	lsrs	r2, r3, #3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	3208      	adds	r2, #8
 80038ce:	69b9      	ldr	r1, [r7, #24]
 80038d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	005b      	lsls	r3, r3, #1
 80038de:	2203      	movs	r2, #3
 80038e0:	fa02 f303 	lsl.w	r3, r2, r3
 80038e4:	43db      	mvns	r3, r3
 80038e6:	69ba      	ldr	r2, [r7, #24]
 80038e8:	4013      	ands	r3, r2
 80038ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f003 0203 	and.w	r2, r3, #3
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	005b      	lsls	r3, r3, #1
 80038f8:	fa02 f303 	lsl.w	r3, r2, r3
 80038fc:	69ba      	ldr	r2, [r7, #24]
 80038fe:	4313      	orrs	r3, r2
 8003900:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	69ba      	ldr	r2, [r7, #24]
 8003906:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003910:	2b00      	cmp	r3, #0
 8003912:	f000 80a2 	beq.w	8003a5a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003916:	2300      	movs	r3, #0
 8003918:	60fb      	str	r3, [r7, #12]
 800391a:	4b57      	ldr	r3, [pc, #348]	@ (8003a78 <HAL_GPIO_Init+0x2e8>)
 800391c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800391e:	4a56      	ldr	r2, [pc, #344]	@ (8003a78 <HAL_GPIO_Init+0x2e8>)
 8003920:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003924:	6453      	str	r3, [r2, #68]	@ 0x44
 8003926:	4b54      	ldr	r3, [pc, #336]	@ (8003a78 <HAL_GPIO_Init+0x2e8>)
 8003928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800392a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800392e:	60fb      	str	r3, [r7, #12]
 8003930:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003932:	4a52      	ldr	r2, [pc, #328]	@ (8003a7c <HAL_GPIO_Init+0x2ec>)
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	089b      	lsrs	r3, r3, #2
 8003938:	3302      	adds	r3, #2
 800393a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800393e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	f003 0303 	and.w	r3, r3, #3
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	220f      	movs	r2, #15
 800394a:	fa02 f303 	lsl.w	r3, r2, r3
 800394e:	43db      	mvns	r3, r3
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	4013      	ands	r3, r2
 8003954:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a49      	ldr	r2, [pc, #292]	@ (8003a80 <HAL_GPIO_Init+0x2f0>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d019      	beq.n	8003992 <HAL_GPIO_Init+0x202>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a48      	ldr	r2, [pc, #288]	@ (8003a84 <HAL_GPIO_Init+0x2f4>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d013      	beq.n	800398e <HAL_GPIO_Init+0x1fe>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a47      	ldr	r2, [pc, #284]	@ (8003a88 <HAL_GPIO_Init+0x2f8>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d00d      	beq.n	800398a <HAL_GPIO_Init+0x1fa>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a46      	ldr	r2, [pc, #280]	@ (8003a8c <HAL_GPIO_Init+0x2fc>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d007      	beq.n	8003986 <HAL_GPIO_Init+0x1f6>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4a45      	ldr	r2, [pc, #276]	@ (8003a90 <HAL_GPIO_Init+0x300>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d101      	bne.n	8003982 <HAL_GPIO_Init+0x1f2>
 800397e:	2304      	movs	r3, #4
 8003980:	e008      	b.n	8003994 <HAL_GPIO_Init+0x204>
 8003982:	2307      	movs	r3, #7
 8003984:	e006      	b.n	8003994 <HAL_GPIO_Init+0x204>
 8003986:	2303      	movs	r3, #3
 8003988:	e004      	b.n	8003994 <HAL_GPIO_Init+0x204>
 800398a:	2302      	movs	r3, #2
 800398c:	e002      	b.n	8003994 <HAL_GPIO_Init+0x204>
 800398e:	2301      	movs	r3, #1
 8003990:	e000      	b.n	8003994 <HAL_GPIO_Init+0x204>
 8003992:	2300      	movs	r3, #0
 8003994:	69fa      	ldr	r2, [r7, #28]
 8003996:	f002 0203 	and.w	r2, r2, #3
 800399a:	0092      	lsls	r2, r2, #2
 800399c:	4093      	lsls	r3, r2
 800399e:	69ba      	ldr	r2, [r7, #24]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039a4:	4935      	ldr	r1, [pc, #212]	@ (8003a7c <HAL_GPIO_Init+0x2ec>)
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	089b      	lsrs	r3, r3, #2
 80039aa:	3302      	adds	r3, #2
 80039ac:	69ba      	ldr	r2, [r7, #24]
 80039ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039b2:	4b38      	ldr	r3, [pc, #224]	@ (8003a94 <HAL_GPIO_Init+0x304>)
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	43db      	mvns	r3, r3
 80039bc:	69ba      	ldr	r2, [r7, #24]
 80039be:	4013      	ands	r3, r2
 80039c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d003      	beq.n	80039d6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80039ce:	69ba      	ldr	r2, [r7, #24]
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80039d6:	4a2f      	ldr	r2, [pc, #188]	@ (8003a94 <HAL_GPIO_Init+0x304>)
 80039d8:	69bb      	ldr	r3, [r7, #24]
 80039da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039dc:	4b2d      	ldr	r3, [pc, #180]	@ (8003a94 <HAL_GPIO_Init+0x304>)
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	43db      	mvns	r3, r3
 80039e6:	69ba      	ldr	r2, [r7, #24]
 80039e8:	4013      	ands	r3, r2
 80039ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d003      	beq.n	8003a00 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80039f8:	69ba      	ldr	r2, [r7, #24]
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a00:	4a24      	ldr	r2, [pc, #144]	@ (8003a94 <HAL_GPIO_Init+0x304>)
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a06:	4b23      	ldr	r3, [pc, #140]	@ (8003a94 <HAL_GPIO_Init+0x304>)
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	43db      	mvns	r3, r3
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	4013      	ands	r3, r2
 8003a14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d003      	beq.n	8003a2a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003a22:	69ba      	ldr	r2, [r7, #24]
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a2a:	4a1a      	ldr	r2, [pc, #104]	@ (8003a94 <HAL_GPIO_Init+0x304>)
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a30:	4b18      	ldr	r3, [pc, #96]	@ (8003a94 <HAL_GPIO_Init+0x304>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	69ba      	ldr	r2, [r7, #24]
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d003      	beq.n	8003a54 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003a4c:	69ba      	ldr	r2, [r7, #24]
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a54:	4a0f      	ldr	r2, [pc, #60]	@ (8003a94 <HAL_GPIO_Init+0x304>)
 8003a56:	69bb      	ldr	r3, [r7, #24]
 8003a58:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	3301      	adds	r3, #1
 8003a5e:	61fb      	str	r3, [r7, #28]
 8003a60:	69fb      	ldr	r3, [r7, #28]
 8003a62:	2b0f      	cmp	r3, #15
 8003a64:	f67f aea2 	bls.w	80037ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a68:	bf00      	nop
 8003a6a:	bf00      	nop
 8003a6c:	3724      	adds	r7, #36	@ 0x24
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a74:	4770      	bx	lr
 8003a76:	bf00      	nop
 8003a78:	40023800 	.word	0x40023800
 8003a7c:	40013800 	.word	0x40013800
 8003a80:	40020000 	.word	0x40020000
 8003a84:	40020400 	.word	0x40020400
 8003a88:	40020800 	.word	0x40020800
 8003a8c:	40020c00 	.word	0x40020c00
 8003a90:	40021000 	.word	0x40021000
 8003a94:	40013c00 	.word	0x40013c00

08003a98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
 8003aa0:	460b      	mov	r3, r1
 8003aa2:	807b      	strh	r3, [r7, #2]
 8003aa4:	4613      	mov	r3, r2
 8003aa6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003aa8:	787b      	ldrb	r3, [r7, #1]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d003      	beq.n	8003ab6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003aae:	887a      	ldrh	r2, [r7, #2]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ab4:	e003      	b.n	8003abe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ab6:	887b      	ldrh	r3, [r7, #2]
 8003ab8:	041a      	lsls	r2, r3, #16
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	619a      	str	r2, [r3, #24]
}
 8003abe:	bf00      	nop
 8003ac0:	370c      	adds	r7, #12
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
	...

08003acc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d101      	bne.n	8003ade <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e12b      	b.n	8003d36 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d106      	bne.n	8003af8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f7ff f9c0 	bl	8002e78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2224      	movs	r2, #36	@ 0x24
 8003afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f022 0201 	bic.w	r2, r2, #1
 8003b0e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b2e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b30:	f002 fbbc 	bl	80062ac <HAL_RCC_GetPCLK1Freq>
 8003b34:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	4a81      	ldr	r2, [pc, #516]	@ (8003d40 <HAL_I2C_Init+0x274>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d807      	bhi.n	8003b50 <HAL_I2C_Init+0x84>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	4a80      	ldr	r2, [pc, #512]	@ (8003d44 <HAL_I2C_Init+0x278>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	bf94      	ite	ls
 8003b48:	2301      	movls	r3, #1
 8003b4a:	2300      	movhi	r3, #0
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	e006      	b.n	8003b5e <HAL_I2C_Init+0x92>
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	4a7d      	ldr	r2, [pc, #500]	@ (8003d48 <HAL_I2C_Init+0x27c>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	bf94      	ite	ls
 8003b58:	2301      	movls	r3, #1
 8003b5a:	2300      	movhi	r3, #0
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d001      	beq.n	8003b66 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e0e7      	b.n	8003d36 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	4a78      	ldr	r2, [pc, #480]	@ (8003d4c <HAL_I2C_Init+0x280>)
 8003b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b6e:	0c9b      	lsrs	r3, r3, #18
 8003b70:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	68ba      	ldr	r2, [r7, #8]
 8003b82:	430a      	orrs	r2, r1
 8003b84:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	6a1b      	ldr	r3, [r3, #32]
 8003b8c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	4a6a      	ldr	r2, [pc, #424]	@ (8003d40 <HAL_I2C_Init+0x274>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d802      	bhi.n	8003ba0 <HAL_I2C_Init+0xd4>
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	3301      	adds	r3, #1
 8003b9e:	e009      	b.n	8003bb4 <HAL_I2C_Init+0xe8>
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003ba6:	fb02 f303 	mul.w	r3, r2, r3
 8003baa:	4a69      	ldr	r2, [pc, #420]	@ (8003d50 <HAL_I2C_Init+0x284>)
 8003bac:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb0:	099b      	lsrs	r3, r3, #6
 8003bb2:	3301      	adds	r3, #1
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	6812      	ldr	r2, [r2, #0]
 8003bb8:	430b      	orrs	r3, r1
 8003bba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	69db      	ldr	r3, [r3, #28]
 8003bc2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003bc6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	495c      	ldr	r1, [pc, #368]	@ (8003d40 <HAL_I2C_Init+0x274>)
 8003bd0:	428b      	cmp	r3, r1
 8003bd2:	d819      	bhi.n	8003c08 <HAL_I2C_Init+0x13c>
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	1e59      	subs	r1, r3, #1
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	005b      	lsls	r3, r3, #1
 8003bde:	fbb1 f3f3 	udiv	r3, r1, r3
 8003be2:	1c59      	adds	r1, r3, #1
 8003be4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003be8:	400b      	ands	r3, r1
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d00a      	beq.n	8003c04 <HAL_I2C_Init+0x138>
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	1e59      	subs	r1, r3, #1
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	005b      	lsls	r3, r3, #1
 8003bf8:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bfc:	3301      	adds	r3, #1
 8003bfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c02:	e051      	b.n	8003ca8 <HAL_I2C_Init+0x1dc>
 8003c04:	2304      	movs	r3, #4
 8003c06:	e04f      	b.n	8003ca8 <HAL_I2C_Init+0x1dc>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d111      	bne.n	8003c34 <HAL_I2C_Init+0x168>
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	1e58      	subs	r0, r3, #1
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6859      	ldr	r1, [r3, #4]
 8003c18:	460b      	mov	r3, r1
 8003c1a:	005b      	lsls	r3, r3, #1
 8003c1c:	440b      	add	r3, r1
 8003c1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c22:	3301      	adds	r3, #1
 8003c24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	bf0c      	ite	eq
 8003c2c:	2301      	moveq	r3, #1
 8003c2e:	2300      	movne	r3, #0
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	e012      	b.n	8003c5a <HAL_I2C_Init+0x18e>
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	1e58      	subs	r0, r3, #1
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6859      	ldr	r1, [r3, #4]
 8003c3c:	460b      	mov	r3, r1
 8003c3e:	009b      	lsls	r3, r3, #2
 8003c40:	440b      	add	r3, r1
 8003c42:	0099      	lsls	r1, r3, #2
 8003c44:	440b      	add	r3, r1
 8003c46:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c4a:	3301      	adds	r3, #1
 8003c4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	bf0c      	ite	eq
 8003c54:	2301      	moveq	r3, #1
 8003c56:	2300      	movne	r3, #0
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d001      	beq.n	8003c62 <HAL_I2C_Init+0x196>
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e022      	b.n	8003ca8 <HAL_I2C_Init+0x1dc>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d10e      	bne.n	8003c88 <HAL_I2C_Init+0x1bc>
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	1e58      	subs	r0, r3, #1
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6859      	ldr	r1, [r3, #4]
 8003c72:	460b      	mov	r3, r1
 8003c74:	005b      	lsls	r3, r3, #1
 8003c76:	440b      	add	r3, r1
 8003c78:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c7c:	3301      	adds	r3, #1
 8003c7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c86:	e00f      	b.n	8003ca8 <HAL_I2C_Init+0x1dc>
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	1e58      	subs	r0, r3, #1
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6859      	ldr	r1, [r3, #4]
 8003c90:	460b      	mov	r3, r1
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	440b      	add	r3, r1
 8003c96:	0099      	lsls	r1, r3, #2
 8003c98:	440b      	add	r3, r1
 8003c9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c9e:	3301      	adds	r3, #1
 8003ca0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ca4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003ca8:	6879      	ldr	r1, [r7, #4]
 8003caa:	6809      	ldr	r1, [r1, #0]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	69da      	ldr	r2, [r3, #28]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6a1b      	ldr	r3, [r3, #32]
 8003cc2:	431a      	orrs	r2, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	430a      	orrs	r2, r1
 8003cca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003cd6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003cda:	687a      	ldr	r2, [r7, #4]
 8003cdc:	6911      	ldr	r1, [r2, #16]
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	68d2      	ldr	r2, [r2, #12]
 8003ce2:	4311      	orrs	r1, r2
 8003ce4:	687a      	ldr	r2, [r7, #4]
 8003ce6:	6812      	ldr	r2, [r2, #0]
 8003ce8:	430b      	orrs	r3, r1
 8003cea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	695a      	ldr	r2, [r3, #20]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	699b      	ldr	r3, [r3, #24]
 8003cfe:	431a      	orrs	r2, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	430a      	orrs	r2, r1
 8003d06:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f042 0201 	orr.w	r2, r2, #1
 8003d16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2220      	movs	r2, #32
 8003d22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003d34:	2300      	movs	r3, #0
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3710      	adds	r7, #16
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	000186a0 	.word	0x000186a0
 8003d44:	001e847f 	.word	0x001e847f
 8003d48:	003d08ff 	.word	0x003d08ff
 8003d4c:	431bde83 	.word	0x431bde83
 8003d50:	10624dd3 	.word	0x10624dd3

08003d54 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	695b      	ldr	r3, [r3, #20]
 8003d62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d66:	2b80      	cmp	r3, #128	@ 0x80
 8003d68:	d103      	bne.n	8003d72 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	611a      	str	r2, [r3, #16]
  }
}
 8003d72:	bf00      	nop
 8003d74:	370c      	adds	r7, #12
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr
	...

08003d80 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b087      	sub	sp, #28
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	607a      	str	r2, [r7, #4]
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	817b      	strh	r3, [r7, #10]
 8003d90:	4613      	mov	r3, r2
 8003d92:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003d94:	2300      	movs	r3, #0
 8003d96:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	2b20      	cmp	r3, #32
 8003da2:	f040 8081 	bne.w	8003ea8 <HAL_I2C_Master_Transmit_IT+0x128>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003da6:	4b44      	ldr	r3, [pc, #272]	@ (8003eb8 <HAL_I2C_Master_Transmit_IT+0x138>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	08db      	lsrs	r3, r3, #3
 8003dac:	4a43      	ldr	r2, [pc, #268]	@ (8003ebc <HAL_I2C_Master_Transmit_IT+0x13c>)
 8003dae:	fba2 2303 	umull	r2, r3, r2, r3
 8003db2:	0a1a      	lsrs	r2, r3, #8
 8003db4:	4613      	mov	r3, r2
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	4413      	add	r3, r2
 8003dba:	009a      	lsls	r2, r3, #2
 8003dbc:	4413      	add	r3, r2
 8003dbe:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	3b01      	subs	r3, #1
 8003dc4:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d112      	bne.n	8003df2 <HAL_I2C_Master_Transmit_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2220      	movs	r2, #32
 8003dd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de6:	f043 0220 	orr.w	r2, r3, #32
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8003dee:	2302      	movs	r3, #2
 8003df0:	e05b      	b.n	8003eaa <HAL_I2C_Master_Transmit_IT+0x12a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	699b      	ldr	r3, [r3, #24]
 8003df8:	f003 0302 	and.w	r3, r3, #2
 8003dfc:	2b02      	cmp	r3, #2
 8003dfe:	d0df      	beq.n	8003dc0 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	d101      	bne.n	8003e0e <HAL_I2C_Master_Transmit_IT+0x8e>
 8003e0a:	2302      	movs	r3, #2
 8003e0c:	e04d      	b.n	8003eaa <HAL_I2C_Master_Transmit_IT+0x12a>
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2201      	movs	r2, #1
 8003e12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0301 	and.w	r3, r3, #1
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d007      	beq.n	8003e34 <HAL_I2C_Master_Transmit_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f042 0201 	orr.w	r2, r2, #1
 8003e32:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e42:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2221      	movs	r2, #33	@ 0x21
 8003e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2210      	movs	r2, #16
 8003e50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2200      	movs	r2, #0
 8003e58:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	893a      	ldrh	r2, [r7, #8]
 8003e64:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e6a:	b29a      	uxth	r2, r3
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	4a13      	ldr	r2, [pc, #76]	@ (8003ec0 <HAL_I2C_Master_Transmit_IT+0x140>)
 8003e74:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8003e76:	897a      	ldrh	r2, [r7, #10]
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	685a      	ldr	r2, [r3, #4]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8003e92:	605a      	str	r2, [r3, #4]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ea2:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	e000      	b.n	8003eaa <HAL_I2C_Master_Transmit_IT+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003ea8:	2302      	movs	r3, #2
  }
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	371c      	adds	r7, #28
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr
 8003eb6:	bf00      	nop
 8003eb8:	20000068 	.word	0x20000068
 8003ebc:	14f8b589 	.word	0x14f8b589
 8003ec0:	ffff0000 	.word	0xffff0000

08003ec4 <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b087      	sub	sp, #28
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	60f8      	str	r0, [r7, #12]
 8003ecc:	607a      	str	r2, [r7, #4]
 8003ece:	461a      	mov	r2, r3
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	817b      	strh	r3, [r7, #10]
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	2b20      	cmp	r3, #32
 8003ee6:	f040 8089 	bne.w	8003ffc <HAL_I2C_Master_Receive_IT+0x138>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003eea:	4b48      	ldr	r3, [pc, #288]	@ (800400c <HAL_I2C_Master_Receive_IT+0x148>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	08db      	lsrs	r3, r3, #3
 8003ef0:	4a47      	ldr	r2, [pc, #284]	@ (8004010 <HAL_I2C_Master_Receive_IT+0x14c>)
 8003ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ef6:	0a1a      	lsrs	r2, r3, #8
 8003ef8:	4613      	mov	r3, r2
 8003efa:	009b      	lsls	r3, r3, #2
 8003efc:	4413      	add	r3, r2
 8003efe:	009a      	lsls	r2, r3, #2
 8003f00:	4413      	add	r3, r2
 8003f02:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	3b01      	subs	r3, #1
 8003f08:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d112      	bne.n	8003f36 <HAL_I2C_Master_Receive_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2200      	movs	r2, #0
 8003f14:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2220      	movs	r2, #32
 8003f1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2200      	movs	r2, #0
 8003f22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f2a:	f043 0220 	orr.w	r2, r3, #32
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8003f32:	2302      	movs	r3, #2
 8003f34:	e063      	b.n	8003ffe <HAL_I2C_Master_Receive_IT+0x13a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	699b      	ldr	r3, [r3, #24]
 8003f3c:	f003 0302 	and.w	r3, r3, #2
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d0df      	beq.n	8003f04 <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f4a:	2b01      	cmp	r3, #1
 8003f4c:	d101      	bne.n	8003f52 <HAL_I2C_Master_Receive_IT+0x8e>
 8003f4e:	2302      	movs	r3, #2
 8003f50:	e055      	b.n	8003ffe <HAL_I2C_Master_Receive_IT+0x13a>
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2201      	movs	r2, #1
 8003f56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 0301 	and.w	r3, r3, #1
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d007      	beq.n	8003f78 <HAL_I2C_Master_Receive_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f042 0201 	orr.w	r2, r2, #1
 8003f76:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f86:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2222      	movs	r2, #34	@ 0x22
 8003f8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2210      	movs	r2, #16
 8003f94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	893a      	ldrh	r2, [r7, #8]
 8003fa8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fae:	b29a      	uxth	r2, r3
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	4a17      	ldr	r2, [pc, #92]	@ (8004014 <HAL_I2C_Master_Receive_IT+0x150>)
 8003fb8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8003fba:	897a      	ldrh	r2, [r7, #10]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	645a      	str	r2, [r3, #68]	@ 0x44


    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	685a      	ldr	r2, [r3, #4]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8003fd6:	605a      	str	r2, [r3, #4]

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003fe6:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ff6:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	e000      	b.n	8003ffe <HAL_I2C_Master_Receive_IT+0x13a>
  }
  else
  {
    return HAL_BUSY;
 8003ffc:	2302      	movs	r3, #2
  }
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	371c      	adds	r7, #28
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop
 800400c:	20000068 	.word	0x20000068
 8004010:	14f8b589 	.word	0x14f8b589
 8004014:	ffff0000 	.word	0xffff0000

08004018 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b088      	sub	sp, #32
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004020:	2300      	movs	r3, #0
 8004022:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004030:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004038:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004040:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004042:	7bfb      	ldrb	r3, [r7, #15]
 8004044:	2b10      	cmp	r3, #16
 8004046:	d003      	beq.n	8004050 <HAL_I2C_EV_IRQHandler+0x38>
 8004048:	7bfb      	ldrb	r3, [r7, #15]
 800404a:	2b40      	cmp	r3, #64	@ 0x40
 800404c:	f040 80c1 	bne.w	80041d2 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	699b      	ldr	r3, [r3, #24]
 8004056:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	695b      	ldr	r3, [r3, #20]
 800405e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	f003 0301 	and.w	r3, r3, #1
 8004066:	2b00      	cmp	r3, #0
 8004068:	d10d      	bne.n	8004086 <HAL_I2C_EV_IRQHandler+0x6e>
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004070:	d003      	beq.n	800407a <HAL_I2C_EV_IRQHandler+0x62>
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004078:	d101      	bne.n	800407e <HAL_I2C_EV_IRQHandler+0x66>
 800407a:	2301      	movs	r3, #1
 800407c:	e000      	b.n	8004080 <HAL_I2C_EV_IRQHandler+0x68>
 800407e:	2300      	movs	r3, #0
 8004080:	2b01      	cmp	r3, #1
 8004082:	f000 8132 	beq.w	80042ea <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	f003 0301 	and.w	r3, r3, #1
 800408c:	2b00      	cmp	r3, #0
 800408e:	d00c      	beq.n	80040aa <HAL_I2C_EV_IRQHandler+0x92>
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	0a5b      	lsrs	r3, r3, #9
 8004094:	f003 0301 	and.w	r3, r3, #1
 8004098:	2b00      	cmp	r3, #0
 800409a:	d006      	beq.n	80040aa <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	f001 fc79 	bl	8005994 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f000 fd7d 	bl	8004ba2 <I2C_Master_SB>
 80040a8:	e092      	b.n	80041d0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	08db      	lsrs	r3, r3, #3
 80040ae:	f003 0301 	and.w	r3, r3, #1
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d009      	beq.n	80040ca <HAL_I2C_EV_IRQHandler+0xb2>
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	0a5b      	lsrs	r3, r3, #9
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d003      	beq.n	80040ca <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f000 fdf3 	bl	8004cae <I2C_Master_ADD10>
 80040c8:	e082      	b.n	80041d0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	085b      	lsrs	r3, r3, #1
 80040ce:	f003 0301 	and.w	r3, r3, #1
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d009      	beq.n	80040ea <HAL_I2C_EV_IRQHandler+0xd2>
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	0a5b      	lsrs	r3, r3, #9
 80040da:	f003 0301 	and.w	r3, r3, #1
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d003      	beq.n	80040ea <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f000 fe0d 	bl	8004d02 <I2C_Master_ADDR>
 80040e8:	e072      	b.n	80041d0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	089b      	lsrs	r3, r3, #2
 80040ee:	f003 0301 	and.w	r3, r3, #1
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d03b      	beq.n	800416e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004100:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004104:	f000 80f3 	beq.w	80042ee <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004108:	69fb      	ldr	r3, [r7, #28]
 800410a:	09db      	lsrs	r3, r3, #7
 800410c:	f003 0301 	and.w	r3, r3, #1
 8004110:	2b00      	cmp	r3, #0
 8004112:	d00f      	beq.n	8004134 <HAL_I2C_EV_IRQHandler+0x11c>
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	0a9b      	lsrs	r3, r3, #10
 8004118:	f003 0301 	and.w	r3, r3, #1
 800411c:	2b00      	cmp	r3, #0
 800411e:	d009      	beq.n	8004134 <HAL_I2C_EV_IRQHandler+0x11c>
 8004120:	69fb      	ldr	r3, [r7, #28]
 8004122:	089b      	lsrs	r3, r3, #2
 8004124:	f003 0301 	and.w	r3, r3, #1
 8004128:	2b00      	cmp	r3, #0
 800412a:	d103      	bne.n	8004134 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800412c:	6878      	ldr	r0, [r7, #4]
 800412e:	f000 f9d5 	bl	80044dc <I2C_MasterTransmit_TXE>
 8004132:	e04d      	b.n	80041d0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004134:	69fb      	ldr	r3, [r7, #28]
 8004136:	089b      	lsrs	r3, r3, #2
 8004138:	f003 0301 	and.w	r3, r3, #1
 800413c:	2b00      	cmp	r3, #0
 800413e:	f000 80d6 	beq.w	80042ee <HAL_I2C_EV_IRQHandler+0x2d6>
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	0a5b      	lsrs	r3, r3, #9
 8004146:	f003 0301 	and.w	r3, r3, #1
 800414a:	2b00      	cmp	r3, #0
 800414c:	f000 80cf 	beq.w	80042ee <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004150:	7bbb      	ldrb	r3, [r7, #14]
 8004152:	2b21      	cmp	r3, #33	@ 0x21
 8004154:	d103      	bne.n	800415e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f000 fa5c 	bl	8004614 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800415c:	e0c7      	b.n	80042ee <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800415e:	7bfb      	ldrb	r3, [r7, #15]
 8004160:	2b40      	cmp	r3, #64	@ 0x40
 8004162:	f040 80c4 	bne.w	80042ee <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f000 faca 	bl	8004700 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800416c:	e0bf      	b.n	80042ee <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004178:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800417c:	f000 80b7 	beq.w	80042ee <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004180:	69fb      	ldr	r3, [r7, #28]
 8004182:	099b      	lsrs	r3, r3, #6
 8004184:	f003 0301 	and.w	r3, r3, #1
 8004188:	2b00      	cmp	r3, #0
 800418a:	d00f      	beq.n	80041ac <HAL_I2C_EV_IRQHandler+0x194>
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	0a9b      	lsrs	r3, r3, #10
 8004190:	f003 0301 	and.w	r3, r3, #1
 8004194:	2b00      	cmp	r3, #0
 8004196:	d009      	beq.n	80041ac <HAL_I2C_EV_IRQHandler+0x194>
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	089b      	lsrs	r3, r3, #2
 800419c:	f003 0301 	and.w	r3, r3, #1
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d103      	bne.n	80041ac <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f000 fb43 	bl	8004830 <I2C_MasterReceive_RXNE>
 80041aa:	e011      	b.n	80041d0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041ac:	69fb      	ldr	r3, [r7, #28]
 80041ae:	089b      	lsrs	r3, r3, #2
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	f000 809a 	beq.w	80042ee <HAL_I2C_EV_IRQHandler+0x2d6>
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	0a5b      	lsrs	r3, r3, #9
 80041be:	f003 0301 	and.w	r3, r3, #1
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	f000 8093 	beq.w	80042ee <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f000 fbf9 	bl	80049c0 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041ce:	e08e      	b.n	80042ee <HAL_I2C_EV_IRQHandler+0x2d6>
 80041d0:	e08d      	b.n	80042ee <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d004      	beq.n	80041e4 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	695b      	ldr	r3, [r3, #20]
 80041e0:	61fb      	str	r3, [r7, #28]
 80041e2:	e007      	b.n	80041f4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	699b      	ldr	r3, [r3, #24]
 80041ea:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	695b      	ldr	r3, [r3, #20]
 80041f2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041f4:	69fb      	ldr	r3, [r7, #28]
 80041f6:	085b      	lsrs	r3, r3, #1
 80041f8:	f003 0301 	and.w	r3, r3, #1
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d012      	beq.n	8004226 <HAL_I2C_EV_IRQHandler+0x20e>
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	0a5b      	lsrs	r3, r3, #9
 8004204:	f003 0301 	and.w	r3, r3, #1
 8004208:	2b00      	cmp	r3, #0
 800420a:	d00c      	beq.n	8004226 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004210:	2b00      	cmp	r3, #0
 8004212:	d003      	beq.n	800421c <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	699b      	ldr	r3, [r3, #24]
 800421a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800421c:	69b9      	ldr	r1, [r7, #24]
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 ffbe 	bl	80051a0 <I2C_Slave_ADDR>
 8004224:	e066      	b.n	80042f4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004226:	69fb      	ldr	r3, [r7, #28]
 8004228:	091b      	lsrs	r3, r3, #4
 800422a:	f003 0301 	and.w	r3, r3, #1
 800422e:	2b00      	cmp	r3, #0
 8004230:	d009      	beq.n	8004246 <HAL_I2C_EV_IRQHandler+0x22e>
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	0a5b      	lsrs	r3, r3, #9
 8004236:	f003 0301 	and.w	r3, r3, #1
 800423a:	2b00      	cmp	r3, #0
 800423c:	d003      	beq.n	8004246 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 fff8 	bl	8005234 <I2C_Slave_STOPF>
 8004244:	e056      	b.n	80042f4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004246:	7bbb      	ldrb	r3, [r7, #14]
 8004248:	2b21      	cmp	r3, #33	@ 0x21
 800424a:	d002      	beq.n	8004252 <HAL_I2C_EV_IRQHandler+0x23a>
 800424c:	7bbb      	ldrb	r3, [r7, #14]
 800424e:	2b29      	cmp	r3, #41	@ 0x29
 8004250:	d125      	bne.n	800429e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004252:	69fb      	ldr	r3, [r7, #28]
 8004254:	09db      	lsrs	r3, r3, #7
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	2b00      	cmp	r3, #0
 800425c:	d00f      	beq.n	800427e <HAL_I2C_EV_IRQHandler+0x266>
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	0a9b      	lsrs	r3, r3, #10
 8004262:	f003 0301 	and.w	r3, r3, #1
 8004266:	2b00      	cmp	r3, #0
 8004268:	d009      	beq.n	800427e <HAL_I2C_EV_IRQHandler+0x266>
 800426a:	69fb      	ldr	r3, [r7, #28]
 800426c:	089b      	lsrs	r3, r3, #2
 800426e:	f003 0301 	and.w	r3, r3, #1
 8004272:	2b00      	cmp	r3, #0
 8004274:	d103      	bne.n	800427e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f000 fed4 	bl	8005024 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800427c:	e039      	b.n	80042f2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	089b      	lsrs	r3, r3, #2
 8004282:	f003 0301 	and.w	r3, r3, #1
 8004286:	2b00      	cmp	r3, #0
 8004288:	d033      	beq.n	80042f2 <HAL_I2C_EV_IRQHandler+0x2da>
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	0a5b      	lsrs	r3, r3, #9
 800428e:	f003 0301 	and.w	r3, r3, #1
 8004292:	2b00      	cmp	r3, #0
 8004294:	d02d      	beq.n	80042f2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f000 ff01 	bl	800509e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800429c:	e029      	b.n	80042f2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800429e:	69fb      	ldr	r3, [r7, #28]
 80042a0:	099b      	lsrs	r3, r3, #6
 80042a2:	f003 0301 	and.w	r3, r3, #1
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d00f      	beq.n	80042ca <HAL_I2C_EV_IRQHandler+0x2b2>
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	0a9b      	lsrs	r3, r3, #10
 80042ae:	f003 0301 	and.w	r3, r3, #1
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d009      	beq.n	80042ca <HAL_I2C_EV_IRQHandler+0x2b2>
 80042b6:	69fb      	ldr	r3, [r7, #28]
 80042b8:	089b      	lsrs	r3, r3, #2
 80042ba:	f003 0301 	and.w	r3, r3, #1
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d103      	bne.n	80042ca <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 ff0c 	bl	80050e0 <I2C_SlaveReceive_RXNE>
 80042c8:	e014      	b.n	80042f4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	089b      	lsrs	r3, r3, #2
 80042ce:	f003 0301 	and.w	r3, r3, #1
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00e      	beq.n	80042f4 <HAL_I2C_EV_IRQHandler+0x2dc>
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	0a5b      	lsrs	r3, r3, #9
 80042da:	f003 0301 	and.w	r3, r3, #1
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d008      	beq.n	80042f4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f000 ff3a 	bl	800515c <I2C_SlaveReceive_BTF>
 80042e8:	e004      	b.n	80042f4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80042ea:	bf00      	nop
 80042ec:	e002      	b.n	80042f4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80042ee:	bf00      	nop
 80042f0:	e000      	b.n	80042f4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80042f2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80042f4:	3720      	adds	r7, #32
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}

080042fa <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80042fa:	b580      	push	{r7, lr}
 80042fc:	b08a      	sub	sp, #40	@ 0x28
 80042fe:	af00      	add	r7, sp, #0
 8004300:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	695b      	ldr	r3, [r3, #20]
 8004308:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004312:	2300      	movs	r3, #0
 8004314:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800431c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800431e:	6a3b      	ldr	r3, [r7, #32]
 8004320:	0a1b      	lsrs	r3, r3, #8
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00e      	beq.n	8004348 <HAL_I2C_ER_IRQHandler+0x4e>
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	0a1b      	lsrs	r3, r3, #8
 800432e:	f003 0301 	and.w	r3, r3, #1
 8004332:	2b00      	cmp	r3, #0
 8004334:	d008      	beq.n	8004348 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004338:	f043 0301 	orr.w	r3, r3, #1
 800433c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004346:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004348:	6a3b      	ldr	r3, [r7, #32]
 800434a:	0a5b      	lsrs	r3, r3, #9
 800434c:	f003 0301 	and.w	r3, r3, #1
 8004350:	2b00      	cmp	r3, #0
 8004352:	d00e      	beq.n	8004372 <HAL_I2C_ER_IRQHandler+0x78>
 8004354:	69fb      	ldr	r3, [r7, #28]
 8004356:	0a1b      	lsrs	r3, r3, #8
 8004358:	f003 0301 	and.w	r3, r3, #1
 800435c:	2b00      	cmp	r3, #0
 800435e:	d008      	beq.n	8004372 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004362:	f043 0302 	orr.w	r3, r3, #2
 8004366:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8004370:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004372:	6a3b      	ldr	r3, [r7, #32]
 8004374:	0a9b      	lsrs	r3, r3, #10
 8004376:	f003 0301 	and.w	r3, r3, #1
 800437a:	2b00      	cmp	r3, #0
 800437c:	d03f      	beq.n	80043fe <HAL_I2C_ER_IRQHandler+0x104>
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	0a1b      	lsrs	r3, r3, #8
 8004382:	f003 0301 	and.w	r3, r3, #1
 8004386:	2b00      	cmp	r3, #0
 8004388:	d039      	beq.n	80043fe <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800438a:	7efb      	ldrb	r3, [r7, #27]
 800438c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004392:	b29b      	uxth	r3, r3
 8004394:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800439c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043a2:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80043a4:	7ebb      	ldrb	r3, [r7, #26]
 80043a6:	2b20      	cmp	r3, #32
 80043a8:	d112      	bne.n	80043d0 <HAL_I2C_ER_IRQHandler+0xd6>
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d10f      	bne.n	80043d0 <HAL_I2C_ER_IRQHandler+0xd6>
 80043b0:	7cfb      	ldrb	r3, [r7, #19]
 80043b2:	2b21      	cmp	r3, #33	@ 0x21
 80043b4:	d008      	beq.n	80043c8 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80043b6:	7cfb      	ldrb	r3, [r7, #19]
 80043b8:	2b29      	cmp	r3, #41	@ 0x29
 80043ba:	d005      	beq.n	80043c8 <HAL_I2C_ER_IRQHandler+0xce>
 80043bc:	7cfb      	ldrb	r3, [r7, #19]
 80043be:	2b28      	cmp	r3, #40	@ 0x28
 80043c0:	d106      	bne.n	80043d0 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2b21      	cmp	r3, #33	@ 0x21
 80043c6:	d103      	bne.n	80043d0 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f001 f863 	bl	8005494 <I2C_Slave_AF>
 80043ce:	e016      	b.n	80043fe <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80043d8:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80043da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043dc:	f043 0304 	orr.w	r3, r3, #4
 80043e0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80043e2:	7efb      	ldrb	r3, [r7, #27]
 80043e4:	2b10      	cmp	r3, #16
 80043e6:	d002      	beq.n	80043ee <HAL_I2C_ER_IRQHandler+0xf4>
 80043e8:	7efb      	ldrb	r3, [r7, #27]
 80043ea:	2b40      	cmp	r3, #64	@ 0x40
 80043ec:	d107      	bne.n	80043fe <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043fc:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80043fe:	6a3b      	ldr	r3, [r7, #32]
 8004400:	0adb      	lsrs	r3, r3, #11
 8004402:	f003 0301 	and.w	r3, r3, #1
 8004406:	2b00      	cmp	r3, #0
 8004408:	d00e      	beq.n	8004428 <HAL_I2C_ER_IRQHandler+0x12e>
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	0a1b      	lsrs	r3, r3, #8
 800440e:	f003 0301 	and.w	r3, r3, #1
 8004412:	2b00      	cmp	r3, #0
 8004414:	d008      	beq.n	8004428 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004418:	f043 0308 	orr.w	r3, r3, #8
 800441c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8004426:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442a:	2b00      	cmp	r3, #0
 800442c:	d008      	beq.n	8004440 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004434:	431a      	orrs	r2, r3
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f001 f89e 	bl	800557c <I2C_ITError>
  }
}
 8004440:	bf00      	nop
 8004442:	3728      	adds	r7, #40	@ 0x28
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}

08004448 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004448:	b480      	push	{r7}
 800444a:	b083      	sub	sp, #12
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004450:	bf00      	nop
 8004452:	370c      	adds	r7, #12
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr

0800445c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800445c:	b480      	push	{r7}
 800445e:	b083      	sub	sp, #12
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004464:	bf00      	nop
 8004466:	370c      	adds	r7, #12
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr

08004470 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	460b      	mov	r3, r1
 800447a:	70fb      	strb	r3, [r7, #3]
 800447c:	4613      	mov	r3, r2
 800447e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004480:	bf00      	nop
 8004482:	370c      	adds	r7, #12
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004494:	bf00      	nop
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr

080044a0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80044a8:	bf00      	nop
 80044aa:	370c      	adds	r7, #12
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr

080044b4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b083      	sub	sp, #12
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80044bc:	bf00      	nop
 80044be:	370c      	adds	r7, #12
 80044c0:	46bd      	mov	sp, r7
 80044c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c6:	4770      	bx	lr

080044c8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b083      	sub	sp, #12
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80044d0:	bf00      	nop
 80044d2:	370c      	adds	r7, #12
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr

080044dc <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044ea:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80044f2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044f8:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d150      	bne.n	80045a4 <I2C_MasterTransmit_TXE+0xc8>
 8004502:	7bfb      	ldrb	r3, [r7, #15]
 8004504:	2b21      	cmp	r3, #33	@ 0x21
 8004506:	d14d      	bne.n	80045a4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	2b08      	cmp	r3, #8
 800450c:	d01d      	beq.n	800454a <I2C_MasterTransmit_TXE+0x6e>
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	2b20      	cmp	r3, #32
 8004512:	d01a      	beq.n	800454a <I2C_MasterTransmit_TXE+0x6e>
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800451a:	d016      	beq.n	800454a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	685a      	ldr	r2, [r3, #4]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800452a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2211      	movs	r2, #17
 8004530:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2220      	movs	r2, #32
 800453e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f7fe fbfc 	bl	8002d40 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004548:	e060      	b.n	800460c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	685a      	ldr	r2, [r3, #4]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004558:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004568:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2220      	movs	r2, #32
 8004574:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800457e:	b2db      	uxtb	r3, r3
 8004580:	2b40      	cmp	r3, #64	@ 0x40
 8004582:	d107      	bne.n	8004594 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2200      	movs	r2, #0
 8004588:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f7ff ff87 	bl	80044a0 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004592:	e03b      	b.n	800460c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f7fe fbcf 	bl	8002d40 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80045a2:	e033      	b.n	800460c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80045a4:	7bfb      	ldrb	r3, [r7, #15]
 80045a6:	2b21      	cmp	r3, #33	@ 0x21
 80045a8:	d005      	beq.n	80045b6 <I2C_MasterTransmit_TXE+0xda>
 80045aa:	7bbb      	ldrb	r3, [r7, #14]
 80045ac:	2b40      	cmp	r3, #64	@ 0x40
 80045ae:	d12d      	bne.n	800460c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80045b0:	7bfb      	ldrb	r3, [r7, #15]
 80045b2:	2b22      	cmp	r3, #34	@ 0x22
 80045b4:	d12a      	bne.n	800460c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d108      	bne.n	80045d2 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	685a      	ldr	r2, [r3, #4]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045ce:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80045d0:	e01c      	b.n	800460c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	2b40      	cmp	r3, #64	@ 0x40
 80045dc:	d103      	bne.n	80045e6 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f000 f88e 	bl	8004700 <I2C_MemoryTransmit_TXE_BTF>
}
 80045e4:	e012      	b.n	800460c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ea:	781a      	ldrb	r2, [r3, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045f6:	1c5a      	adds	r2, r3, #1
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004600:	b29b      	uxth	r3, r3
 8004602:	3b01      	subs	r3, #1
 8004604:	b29a      	uxth	r2, r3
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800460a:	e7ff      	b.n	800460c <I2C_MasterTransmit_TXE+0x130>
 800460c:	bf00      	nop
 800460e:	3710      	adds	r7, #16
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}

08004614 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004620:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004628:	b2db      	uxtb	r3, r3
 800462a:	2b21      	cmp	r3, #33	@ 0x21
 800462c:	d164      	bne.n	80046f8 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004632:	b29b      	uxth	r3, r3
 8004634:	2b00      	cmp	r3, #0
 8004636:	d012      	beq.n	800465e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800463c:	781a      	ldrb	r2, [r3, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004648:	1c5a      	adds	r2, r3, #1
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004652:	b29b      	uxth	r3, r3
 8004654:	3b01      	subs	r3, #1
 8004656:	b29a      	uxth	r2, r3
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800465c:	e04c      	b.n	80046f8 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2b08      	cmp	r3, #8
 8004662:	d01d      	beq.n	80046a0 <I2C_MasterTransmit_BTF+0x8c>
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2b20      	cmp	r3, #32
 8004668:	d01a      	beq.n	80046a0 <I2C_MasterTransmit_BTF+0x8c>
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004670:	d016      	beq.n	80046a0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	685a      	ldr	r2, [r3, #4]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004680:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2211      	movs	r2, #17
 8004686:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2200      	movs	r2, #0
 800468c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2220      	movs	r2, #32
 8004694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	f7fe fb51 	bl	8002d40 <HAL_I2C_MasterTxCpltCallback>
}
 800469e:	e02b      	b.n	80046f8 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	685a      	ldr	r2, [r3, #4]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80046ae:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046be:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2220      	movs	r2, #32
 80046ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	2b40      	cmp	r3, #64	@ 0x40
 80046d8:	d107      	bne.n	80046ea <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f7ff fedc 	bl	80044a0 <HAL_I2C_MemTxCpltCallback>
}
 80046e8:	e006      	b.n	80046f8 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2200      	movs	r2, #0
 80046ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f7fe fb24 	bl	8002d40 <HAL_I2C_MasterTxCpltCallback>
}
 80046f8:	bf00      	nop
 80046fa:	3710      	adds	r7, #16
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}

08004700 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800470e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004714:	2b00      	cmp	r3, #0
 8004716:	d11d      	bne.n	8004754 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800471c:	2b01      	cmp	r3, #1
 800471e:	d10b      	bne.n	8004738 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004724:	b2da      	uxtb	r2, r3
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004730:	1c9a      	adds	r2, r3, #2
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8004736:	e077      	b.n	8004828 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800473c:	b29b      	uxth	r3, r3
 800473e:	121b      	asrs	r3, r3, #8
 8004740:	b2da      	uxtb	r2, r3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800474c:	1c5a      	adds	r2, r3, #1
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004752:	e069      	b.n	8004828 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004758:	2b01      	cmp	r3, #1
 800475a:	d10b      	bne.n	8004774 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004760:	b2da      	uxtb	r2, r3
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800476c:	1c5a      	adds	r2, r3, #1
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004772:	e059      	b.n	8004828 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004778:	2b02      	cmp	r3, #2
 800477a:	d152      	bne.n	8004822 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800477c:	7bfb      	ldrb	r3, [r7, #15]
 800477e:	2b22      	cmp	r3, #34	@ 0x22
 8004780:	d10d      	bne.n	800479e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004790:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004796:	1c5a      	adds	r2, r3, #1
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800479c:	e044      	b.n	8004828 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d015      	beq.n	80047d4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80047a8:	7bfb      	ldrb	r3, [r7, #15]
 80047aa:	2b21      	cmp	r3, #33	@ 0x21
 80047ac:	d112      	bne.n	80047d4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b2:	781a      	ldrb	r2, [r3, #0]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047be:	1c5a      	adds	r2, r3, #1
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	3b01      	subs	r3, #1
 80047cc:	b29a      	uxth	r2, r3
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80047d2:	e029      	b.n	8004828 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047d8:	b29b      	uxth	r3, r3
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d124      	bne.n	8004828 <I2C_MemoryTransmit_TXE_BTF+0x128>
 80047de:	7bfb      	ldrb	r3, [r7, #15]
 80047e0:	2b21      	cmp	r3, #33	@ 0x21
 80047e2:	d121      	bne.n	8004828 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	685a      	ldr	r2, [r3, #4]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80047f2:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004802:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2200      	movs	r2, #0
 8004808:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2220      	movs	r2, #32
 800480e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f7ff fe40 	bl	80044a0 <HAL_I2C_MemTxCpltCallback>
}
 8004820:	e002      	b.n	8004828 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f7ff fa96 	bl	8003d54 <I2C_Flush_DR>
}
 8004828:	bf00      	nop
 800482a:	3710      	adds	r7, #16
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}

08004830 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800483e:	b2db      	uxtb	r3, r3
 8004840:	2b22      	cmp	r3, #34	@ 0x22
 8004842:	f040 80b9 	bne.w	80049b8 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800484a:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004850:	b29b      	uxth	r3, r3
 8004852:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	2b03      	cmp	r3, #3
 8004858:	d921      	bls.n	800489e <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	691a      	ldr	r2, [r3, #16]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004864:	b2d2      	uxtb	r2, r2
 8004866:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800486c:	1c5a      	adds	r2, r3, #1
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004876:	b29b      	uxth	r3, r3
 8004878:	3b01      	subs	r3, #1
 800487a:	b29a      	uxth	r2, r3
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004884:	b29b      	uxth	r3, r3
 8004886:	2b03      	cmp	r3, #3
 8004888:	f040 8096 	bne.w	80049b8 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	685a      	ldr	r2, [r3, #4]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800489a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800489c:	e08c      	b.n	80049b8 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048a2:	2b02      	cmp	r3, #2
 80048a4:	d07f      	beq.n	80049a6 <I2C_MasterReceive_RXNE+0x176>
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d002      	beq.n	80048b2 <I2C_MasterReceive_RXNE+0x82>
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d179      	bne.n	80049a6 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f001 f83c 	bl	8005930 <I2C_WaitOnSTOPRequestThroughIT>
 80048b8:	4603      	mov	r3, r0
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d14c      	bne.n	8004958 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048cc:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	685a      	ldr	r2, [r3, #4]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80048dc:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	691a      	ldr	r2, [r3, #16]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e8:	b2d2      	uxtb	r2, r2
 80048ea:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f0:	1c5a      	adds	r2, r3, #1
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	3b01      	subs	r3, #1
 80048fe:	b29a      	uxth	r2, r3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2220      	movs	r2, #32
 8004908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004912:	b2db      	uxtb	r3, r3
 8004914:	2b40      	cmp	r3, #64	@ 0x40
 8004916:	d10a      	bne.n	800492e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f7ff fdc4 	bl	80044b4 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800492c:	e044      	b.n	80049b8 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2b08      	cmp	r3, #8
 800493a:	d002      	beq.n	8004942 <I2C_MasterReceive_RXNE+0x112>
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2b20      	cmp	r3, #32
 8004940:	d103      	bne.n	800494a <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2200      	movs	r2, #0
 8004946:	631a      	str	r2, [r3, #48]	@ 0x30
 8004948:	e002      	b.n	8004950 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2212      	movs	r2, #18
 800494e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f7fe fa25 	bl	8002da0 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004956:	e02f      	b.n	80049b8 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	685a      	ldr	r2, [r3, #4]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004966:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	691a      	ldr	r2, [r3, #16]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004972:	b2d2      	uxtb	r2, r2
 8004974:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800497a:	1c5a      	adds	r2, r3, #1
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004984:	b29b      	uxth	r3, r3
 8004986:	3b01      	subs	r3, #1
 8004988:	b29a      	uxth	r2, r3
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2220      	movs	r2, #32
 8004992:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f7fe fa1a 	bl	8002dd8 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80049a4:	e008      	b.n	80049b8 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	685a      	ldr	r2, [r3, #4]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049b4:	605a      	str	r2, [r3, #4]
}
 80049b6:	e7ff      	b.n	80049b8 <I2C_MasterReceive_RXNE+0x188>
 80049b8:	bf00      	nop
 80049ba:	3710      	adds	r7, #16
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}

080049c0 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049cc:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	2b04      	cmp	r3, #4
 80049d6:	d11b      	bne.n	8004a10 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	685a      	ldr	r2, [r3, #4]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049e6:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	691a      	ldr	r2, [r3, #16]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049f2:	b2d2      	uxtb	r2, r2
 80049f4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049fa:	1c5a      	adds	r2, r3, #1
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	3b01      	subs	r3, #1
 8004a08:	b29a      	uxth	r2, r3
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004a0e:	e0c4      	b.n	8004b9a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	2b03      	cmp	r3, #3
 8004a18:	d129      	bne.n	8004a6e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	685a      	ldr	r2, [r3, #4]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a28:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2b04      	cmp	r3, #4
 8004a2e:	d00a      	beq.n	8004a46 <I2C_MasterReceive_BTF+0x86>
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2b02      	cmp	r3, #2
 8004a34:	d007      	beq.n	8004a46 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a44:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	691a      	ldr	r2, [r3, #16]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a50:	b2d2      	uxtb	r2, r2
 8004a52:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a58:	1c5a      	adds	r2, r3, #1
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	3b01      	subs	r3, #1
 8004a66:	b29a      	uxth	r2, r3
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004a6c:	e095      	b.n	8004b9a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	2b02      	cmp	r3, #2
 8004a76:	d17d      	bne.n	8004b74 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d002      	beq.n	8004a84 <I2C_MasterReceive_BTF+0xc4>
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2b10      	cmp	r3, #16
 8004a82:	d108      	bne.n	8004a96 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a92:	601a      	str	r2, [r3, #0]
 8004a94:	e016      	b.n	8004ac4 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2b04      	cmp	r3, #4
 8004a9a:	d002      	beq.n	8004aa2 <I2C_MasterReceive_BTF+0xe2>
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d108      	bne.n	8004ab4 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004ab0:	601a      	str	r2, [r3, #0]
 8004ab2:	e007      	b.n	8004ac4 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	681a      	ldr	r2, [r3, #0]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ac2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	691a      	ldr	r2, [r3, #16]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ace:	b2d2      	uxtb	r2, r2
 8004ad0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad6:	1c5a      	adds	r2, r3, #1
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ae0:	b29b      	uxth	r3, r3
 8004ae2:	3b01      	subs	r3, #1
 8004ae4:	b29a      	uxth	r2, r3
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	691a      	ldr	r2, [r3, #16]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004af4:	b2d2      	uxtb	r2, r2
 8004af6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004afc:	1c5a      	adds	r2, r3, #1
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	3b01      	subs	r3, #1
 8004b0a:	b29a      	uxth	r2, r3
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	685a      	ldr	r2, [r3, #4]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004b1e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2220      	movs	r2, #32
 8004b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b2e:	b2db      	uxtb	r3, r3
 8004b30:	2b40      	cmp	r3, #64	@ 0x40
 8004b32:	d10a      	bne.n	8004b4a <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2200      	movs	r2, #0
 8004b38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f7ff fcb6 	bl	80044b4 <HAL_I2C_MemRxCpltCallback>
}
 8004b48:	e027      	b.n	8004b9a <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2b08      	cmp	r3, #8
 8004b56:	d002      	beq.n	8004b5e <I2C_MasterReceive_BTF+0x19e>
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2b20      	cmp	r3, #32
 8004b5c:	d103      	bne.n	8004b66 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	631a      	str	r2, [r3, #48]	@ 0x30
 8004b64:	e002      	b.n	8004b6c <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2212      	movs	r2, #18
 8004b6a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004b6c:	6878      	ldr	r0, [r7, #4]
 8004b6e:	f7fe f917 	bl	8002da0 <HAL_I2C_MasterRxCpltCallback>
}
 8004b72:	e012      	b.n	8004b9a <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	691a      	ldr	r2, [r3, #16]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b7e:	b2d2      	uxtb	r2, r2
 8004b80:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b86:	1c5a      	adds	r2, r3, #1
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b90:	b29b      	uxth	r3, r3
 8004b92:	3b01      	subs	r3, #1
 8004b94:	b29a      	uxth	r2, r3
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004b9a:	bf00      	nop
 8004b9c:	3710      	adds	r7, #16
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}

08004ba2 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004ba2:	b480      	push	{r7}
 8004ba4:	b083      	sub	sp, #12
 8004ba6:	af00      	add	r7, sp, #0
 8004ba8:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	2b40      	cmp	r3, #64	@ 0x40
 8004bb4:	d117      	bne.n	8004be6 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d109      	bne.n	8004bd2 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004bce:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004bd0:	e067      	b.n	8004ca2 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	f043 0301 	orr.w	r3, r3, #1
 8004bdc:	b2da      	uxtb	r2, r3
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	611a      	str	r2, [r3, #16]
}
 8004be4:	e05d      	b.n	8004ca2 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	691b      	ldr	r3, [r3, #16]
 8004bea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bee:	d133      	bne.n	8004c58 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	2b21      	cmp	r3, #33	@ 0x21
 8004bfa:	d109      	bne.n	8004c10 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	461a      	mov	r2, r3
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004c0c:	611a      	str	r2, [r3, #16]
 8004c0e:	e008      	b.n	8004c22 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	f043 0301 	orr.w	r3, r3, #1
 8004c1a:	b2da      	uxtb	r2, r3
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d004      	beq.n	8004c34 <I2C_Master_SB+0x92>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d108      	bne.n	8004c46 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d032      	beq.n	8004ca2 <I2C_Master_SB+0x100>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d02d      	beq.n	8004ca2 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	685a      	ldr	r2, [r3, #4]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c54:	605a      	str	r2, [r3, #4]
}
 8004c56:	e024      	b.n	8004ca2 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d10e      	bne.n	8004c7e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	11db      	asrs	r3, r3, #7
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	f003 0306 	and.w	r3, r3, #6
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	f063 030f 	orn	r3, r3, #15
 8004c74:	b2da      	uxtb	r2, r3
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	611a      	str	r2, [r3, #16]
}
 8004c7c:	e011      	b.n	8004ca2 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d10d      	bne.n	8004ca2 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c8a:	b29b      	uxth	r3, r3
 8004c8c:	11db      	asrs	r3, r3, #7
 8004c8e:	b2db      	uxtb	r3, r3
 8004c90:	f003 0306 	and.w	r3, r3, #6
 8004c94:	b2db      	uxtb	r3, r3
 8004c96:	f063 030e 	orn	r3, r3, #14
 8004c9a:	b2da      	uxtb	r2, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	611a      	str	r2, [r3, #16]
}
 8004ca2:	bf00      	nop
 8004ca4:	370c      	adds	r7, #12
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr

08004cae <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004cae:	b480      	push	{r7}
 8004cb0:	b083      	sub	sp, #12
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cba:	b2da      	uxtb	r2, r3
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d004      	beq.n	8004cd4 <I2C_Master_ADD10+0x26>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d108      	bne.n	8004ce6 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d00c      	beq.n	8004cf6 <I2C_Master_ADD10+0x48>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ce0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d007      	beq.n	8004cf6 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	685a      	ldr	r2, [r3, #4]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004cf4:	605a      	str	r2, [r3, #4]
  }
}
 8004cf6:	bf00      	nop
 8004cf8:	370c      	adds	r7, #12
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d00:	4770      	bx	lr

08004d02 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004d02:	b480      	push	{r7}
 8004d04:	b091      	sub	sp, #68	@ 0x44
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d10:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d18:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d1e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	2b22      	cmp	r3, #34	@ 0x22
 8004d2a:	f040 8169 	bne.w	8005000 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d10f      	bne.n	8004d56 <I2C_Master_ADDR+0x54>
 8004d36:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004d3a:	2b40      	cmp	r3, #64	@ 0x40
 8004d3c:	d10b      	bne.n	8004d56 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d3e:	2300      	movs	r3, #0
 8004d40:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	695b      	ldr	r3, [r3, #20]
 8004d48:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	699b      	ldr	r3, [r3, #24]
 8004d50:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d54:	e160      	b.n	8005018 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d11d      	bne.n	8004d9a <I2C_Master_ADDR+0x98>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	691b      	ldr	r3, [r3, #16]
 8004d62:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004d66:	d118      	bne.n	8004d9a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d68:	2300      	movs	r3, #0
 8004d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	695b      	ldr	r3, [r3, #20]
 8004d72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	699b      	ldr	r3, [r3, #24]
 8004d7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d8c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d92:	1c5a      	adds	r2, r3, #1
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	651a      	str	r2, [r3, #80]	@ 0x50
 8004d98:	e13e      	b.n	8005018 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d113      	bne.n	8004dcc <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004da4:	2300      	movs	r3, #0
 8004da6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	695b      	ldr	r3, [r3, #20]
 8004dae:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	699b      	ldr	r3, [r3, #24]
 8004db6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004dc8:	601a      	str	r2, [r3, #0]
 8004dca:	e115      	b.n	8004ff8 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dd0:	b29b      	uxth	r3, r3
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	f040 808a 	bne.w	8004eec <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004dd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dda:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004dde:	d137      	bne.n	8004e50 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004dee:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004dfa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004dfe:	d113      	bne.n	8004e28 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e0e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e10:	2300      	movs	r3, #0
 8004e12:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	695b      	ldr	r3, [r3, #20]
 8004e1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	699b      	ldr	r3, [r3, #24]
 8004e22:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e26:	e0e7      	b.n	8004ff8 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e28:	2300      	movs	r3, #0
 8004e2a:	623b      	str	r3, [r7, #32]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	695b      	ldr	r3, [r3, #20]
 8004e32:	623b      	str	r3, [r7, #32]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	699b      	ldr	r3, [r3, #24]
 8004e3a:	623b      	str	r3, [r7, #32]
 8004e3c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e4c:	601a      	str	r2, [r3, #0]
 8004e4e:	e0d3      	b.n	8004ff8 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e52:	2b08      	cmp	r3, #8
 8004e54:	d02e      	beq.n	8004eb4 <I2C_Master_ADDR+0x1b2>
 8004e56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e58:	2b20      	cmp	r3, #32
 8004e5a:	d02b      	beq.n	8004eb4 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004e5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e5e:	2b12      	cmp	r3, #18
 8004e60:	d102      	bne.n	8004e68 <I2C_Master_ADDR+0x166>
 8004e62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d125      	bne.n	8004eb4 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004e68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e6a:	2b04      	cmp	r3, #4
 8004e6c:	d00e      	beq.n	8004e8c <I2C_Master_ADDR+0x18a>
 8004e6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e70:	2b02      	cmp	r3, #2
 8004e72:	d00b      	beq.n	8004e8c <I2C_Master_ADDR+0x18a>
 8004e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e76:	2b10      	cmp	r3, #16
 8004e78:	d008      	beq.n	8004e8c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	681a      	ldr	r2, [r3, #0]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e88:	601a      	str	r2, [r3, #0]
 8004e8a:	e007      	b.n	8004e9c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004e9a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	61fb      	str	r3, [r7, #28]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	695b      	ldr	r3, [r3, #20]
 8004ea6:	61fb      	str	r3, [r7, #28]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	699b      	ldr	r3, [r3, #24]
 8004eae:	61fb      	str	r3, [r7, #28]
 8004eb0:	69fb      	ldr	r3, [r7, #28]
 8004eb2:	e0a1      	b.n	8004ff8 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ec2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	61bb      	str	r3, [r7, #24]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	695b      	ldr	r3, [r3, #20]
 8004ece:	61bb      	str	r3, [r7, #24]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	699b      	ldr	r3, [r3, #24]
 8004ed6:	61bb      	str	r3, [r7, #24]
 8004ed8:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ee8:	601a      	str	r2, [r3, #0]
 8004eea:	e085      	b.n	8004ff8 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	2b02      	cmp	r3, #2
 8004ef4:	d14d      	bne.n	8004f92 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ef8:	2b04      	cmp	r3, #4
 8004efa:	d016      	beq.n	8004f2a <I2C_Master_ADDR+0x228>
 8004efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004efe:	2b02      	cmp	r3, #2
 8004f00:	d013      	beq.n	8004f2a <I2C_Master_ADDR+0x228>
 8004f02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f04:	2b10      	cmp	r3, #16
 8004f06:	d010      	beq.n	8004f2a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f16:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f26:	601a      	str	r2, [r3, #0]
 8004f28:	e007      	b.n	8004f3a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004f38:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f48:	d117      	bne.n	8004f7a <I2C_Master_ADDR+0x278>
 8004f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f4c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004f50:	d00b      	beq.n	8004f6a <I2C_Master_ADDR+0x268>
 8004f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d008      	beq.n	8004f6a <I2C_Master_ADDR+0x268>
 8004f58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f5a:	2b08      	cmp	r3, #8
 8004f5c:	d005      	beq.n	8004f6a <I2C_Master_ADDR+0x268>
 8004f5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f60:	2b10      	cmp	r3, #16
 8004f62:	d002      	beq.n	8004f6a <I2C_Master_ADDR+0x268>
 8004f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f66:	2b20      	cmp	r3, #32
 8004f68:	d107      	bne.n	8004f7a <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	685a      	ldr	r2, [r3, #4]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004f78:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	617b      	str	r3, [r7, #20]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	695b      	ldr	r3, [r3, #20]
 8004f84:	617b      	str	r3, [r7, #20]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	699b      	ldr	r3, [r3, #24]
 8004f8c:	617b      	str	r3, [r7, #20]
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	e032      	b.n	8004ff8 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004fa0:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fb0:	d117      	bne.n	8004fe2 <I2C_Master_ADDR+0x2e0>
 8004fb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fb4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004fb8:	d00b      	beq.n	8004fd2 <I2C_Master_ADDR+0x2d0>
 8004fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d008      	beq.n	8004fd2 <I2C_Master_ADDR+0x2d0>
 8004fc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fc2:	2b08      	cmp	r3, #8
 8004fc4:	d005      	beq.n	8004fd2 <I2C_Master_ADDR+0x2d0>
 8004fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fc8:	2b10      	cmp	r3, #16
 8004fca:	d002      	beq.n	8004fd2 <I2C_Master_ADDR+0x2d0>
 8004fcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fce:	2b20      	cmp	r3, #32
 8004fd0:	d107      	bne.n	8004fe2 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	685a      	ldr	r2, [r3, #4]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004fe0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	613b      	str	r3, [r7, #16]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	695b      	ldr	r3, [r3, #20]
 8004fec:	613b      	str	r3, [r7, #16]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	699b      	ldr	r3, [r3, #24]
 8004ff4:	613b      	str	r3, [r7, #16]
 8004ff6:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004ffe:	e00b      	b.n	8005018 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005000:	2300      	movs	r3, #0
 8005002:	60fb      	str	r3, [r7, #12]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	695b      	ldr	r3, [r3, #20]
 800500a:	60fb      	str	r3, [r7, #12]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	699b      	ldr	r3, [r3, #24]
 8005012:	60fb      	str	r3, [r7, #12]
 8005014:	68fb      	ldr	r3, [r7, #12]
}
 8005016:	e7ff      	b.n	8005018 <I2C_Master_ADDR+0x316>
 8005018:	bf00      	nop
 800501a:	3744      	adds	r7, #68	@ 0x44
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr

08005024 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b084      	sub	sp, #16
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005032:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005038:	b29b      	uxth	r3, r3
 800503a:	2b00      	cmp	r3, #0
 800503c:	d02b      	beq.n	8005096 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005042:	781a      	ldrb	r2, [r3, #0]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800504e:	1c5a      	adds	r2, r3, #1
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005058:	b29b      	uxth	r3, r3
 800505a:	3b01      	subs	r3, #1
 800505c:	b29a      	uxth	r2, r3
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005066:	b29b      	uxth	r3, r3
 8005068:	2b00      	cmp	r3, #0
 800506a:	d114      	bne.n	8005096 <I2C_SlaveTransmit_TXE+0x72>
 800506c:	7bfb      	ldrb	r3, [r7, #15]
 800506e:	2b29      	cmp	r3, #41	@ 0x29
 8005070:	d111      	bne.n	8005096 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	685a      	ldr	r2, [r3, #4]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005080:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2221      	movs	r2, #33	@ 0x21
 8005086:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2228      	movs	r2, #40	@ 0x28
 800508c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	f7ff f9d9 	bl	8004448 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005096:	bf00      	nop
 8005098:	3710      	adds	r7, #16
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}

0800509e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800509e:	b480      	push	{r7}
 80050a0:	b083      	sub	sp, #12
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d011      	beq.n	80050d4 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b4:	781a      	ldrb	r2, [r3, #0]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c0:	1c5a      	adds	r2, r3, #1
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	3b01      	subs	r3, #1
 80050ce:	b29a      	uxth	r2, r3
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80050d4:	bf00      	nop
 80050d6:	370c      	adds	r7, #12
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr

080050e0 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b084      	sub	sp, #16
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050ee:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d02c      	beq.n	8005154 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	691a      	ldr	r2, [r3, #16]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005104:	b2d2      	uxtb	r2, r2
 8005106:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800510c:	1c5a      	adds	r2, r3, #1
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005116:	b29b      	uxth	r3, r3
 8005118:	3b01      	subs	r3, #1
 800511a:	b29a      	uxth	r2, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005124:	b29b      	uxth	r3, r3
 8005126:	2b00      	cmp	r3, #0
 8005128:	d114      	bne.n	8005154 <I2C_SlaveReceive_RXNE+0x74>
 800512a:	7bfb      	ldrb	r3, [r7, #15]
 800512c:	2b2a      	cmp	r3, #42	@ 0x2a
 800512e:	d111      	bne.n	8005154 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	685a      	ldr	r2, [r3, #4]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800513e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2222      	movs	r2, #34	@ 0x22
 8005144:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2228      	movs	r2, #40	@ 0x28
 800514a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f7ff f984 	bl	800445c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005154:	bf00      	nop
 8005156:	3710      	adds	r7, #16
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}

0800515c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800515c:	b480      	push	{r7}
 800515e:	b083      	sub	sp, #12
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005168:	b29b      	uxth	r3, r3
 800516a:	2b00      	cmp	r3, #0
 800516c:	d012      	beq.n	8005194 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	691a      	ldr	r2, [r3, #16]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005178:	b2d2      	uxtb	r2, r2
 800517a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005180:	1c5a      	adds	r2, r3, #1
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800518a:	b29b      	uxth	r3, r3
 800518c:	3b01      	subs	r3, #1
 800518e:	b29a      	uxth	r2, r3
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8005194:	bf00      	nop
 8005196:	370c      	adds	r7, #12
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr

080051a0 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b084      	sub	sp, #16
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
 80051a8:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80051aa:	2300      	movs	r3, #0
 80051ac:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80051ba:	2b28      	cmp	r3, #40	@ 0x28
 80051bc:	d127      	bne.n	800520e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	685a      	ldr	r2, [r3, #4]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051cc:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	089b      	lsrs	r3, r3, #2
 80051d2:	f003 0301 	and.w	r3, r3, #1
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d101      	bne.n	80051de <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80051da:	2301      	movs	r3, #1
 80051dc:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	09db      	lsrs	r3, r3, #7
 80051e2:	f003 0301 	and.w	r3, r3, #1
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d103      	bne.n	80051f2 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	81bb      	strh	r3, [r7, #12]
 80051f0:	e002      	b.n	80051f8 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	699b      	ldr	r3, [r3, #24]
 80051f6:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2200      	movs	r2, #0
 80051fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005200:	89ba      	ldrh	r2, [r7, #12]
 8005202:	7bfb      	ldrb	r3, [r7, #15]
 8005204:	4619      	mov	r1, r3
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f7ff f932 	bl	8004470 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800520c:	e00e      	b.n	800522c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800520e:	2300      	movs	r3, #0
 8005210:	60bb      	str	r3, [r7, #8]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	695b      	ldr	r3, [r3, #20]
 8005218:	60bb      	str	r3, [r7, #8]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	699b      	ldr	r3, [r3, #24]
 8005220:	60bb      	str	r3, [r7, #8]
 8005222:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800522c:	bf00      	nop
 800522e:	3710      	adds	r7, #16
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}

08005234 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b084      	sub	sp, #16
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005242:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	685a      	ldr	r2, [r3, #4]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005252:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005254:	2300      	movs	r3, #0
 8005256:	60bb      	str	r3, [r7, #8]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	695b      	ldr	r3, [r3, #20]
 800525e:	60bb      	str	r3, [r7, #8]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f042 0201 	orr.w	r2, r2, #1
 800526e:	601a      	str	r2, [r3, #0]
 8005270:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005280:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800528c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005290:	d172      	bne.n	8005378 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005292:	7bfb      	ldrb	r3, [r7, #15]
 8005294:	2b22      	cmp	r3, #34	@ 0x22
 8005296:	d002      	beq.n	800529e <I2C_Slave_STOPF+0x6a>
 8005298:	7bfb      	ldrb	r3, [r7, #15]
 800529a:	2b2a      	cmp	r3, #42	@ 0x2a
 800529c:	d135      	bne.n	800530a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	b29a      	uxth	r2, r3
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d005      	beq.n	80052c2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ba:	f043 0204 	orr.w	r2, r3, #4
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	685a      	ldr	r2, [r3, #4]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80052d0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052d6:	4618      	mov	r0, r3
 80052d8:	f7fe fa4b 	bl	8003772 <HAL_DMA_GetState>
 80052dc:	4603      	mov	r3, r0
 80052de:	2b01      	cmp	r3, #1
 80052e0:	d049      	beq.n	8005376 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052e6:	4a69      	ldr	r2, [pc, #420]	@ (800548c <I2C_Slave_STOPF+0x258>)
 80052e8:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ee:	4618      	mov	r0, r3
 80052f0:	f7fe fa1d 	bl	800372e <HAL_DMA_Abort_IT>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d03d      	beq.n	8005376 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005300:	687a      	ldr	r2, [r7, #4]
 8005302:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005304:	4610      	mov	r0, r2
 8005306:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005308:	e035      	b.n	8005376 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	b29a      	uxth	r2, r3
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800531c:	b29b      	uxth	r3, r3
 800531e:	2b00      	cmp	r3, #0
 8005320:	d005      	beq.n	800532e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005326:	f043 0204 	orr.w	r2, r3, #4
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	685a      	ldr	r2, [r3, #4]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800533c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005342:	4618      	mov	r0, r3
 8005344:	f7fe fa15 	bl	8003772 <HAL_DMA_GetState>
 8005348:	4603      	mov	r3, r0
 800534a:	2b01      	cmp	r3, #1
 800534c:	d014      	beq.n	8005378 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005352:	4a4e      	ldr	r2, [pc, #312]	@ (800548c <I2C_Slave_STOPF+0x258>)
 8005354:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800535a:	4618      	mov	r0, r3
 800535c:	f7fe f9e7 	bl	800372e <HAL_DMA_Abort_IT>
 8005360:	4603      	mov	r3, r0
 8005362:	2b00      	cmp	r3, #0
 8005364:	d008      	beq.n	8005378 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800536a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800536c:	687a      	ldr	r2, [r7, #4]
 800536e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005370:	4610      	mov	r0, r2
 8005372:	4798      	blx	r3
 8005374:	e000      	b.n	8005378 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005376:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800537c:	b29b      	uxth	r3, r3
 800537e:	2b00      	cmp	r3, #0
 8005380:	d03e      	beq.n	8005400 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	695b      	ldr	r3, [r3, #20]
 8005388:	f003 0304 	and.w	r3, r3, #4
 800538c:	2b04      	cmp	r3, #4
 800538e:	d112      	bne.n	80053b6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	691a      	ldr	r2, [r3, #16]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800539a:	b2d2      	uxtb	r2, r2
 800539c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a2:	1c5a      	adds	r2, r3, #1
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053ac:	b29b      	uxth	r3, r3
 80053ae:	3b01      	subs	r3, #1
 80053b0:	b29a      	uxth	r2, r3
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	695b      	ldr	r3, [r3, #20]
 80053bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053c0:	2b40      	cmp	r3, #64	@ 0x40
 80053c2:	d112      	bne.n	80053ea <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	691a      	ldr	r2, [r3, #16]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ce:	b2d2      	uxtb	r2, r2
 80053d0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d6:	1c5a      	adds	r2, r3, #1
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053e0:	b29b      	uxth	r3, r3
 80053e2:	3b01      	subs	r3, #1
 80053e4:	b29a      	uxth	r2, r3
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053ee:	b29b      	uxth	r3, r3
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d005      	beq.n	8005400 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053f8:	f043 0204 	orr.w	r2, r3, #4
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005404:	2b00      	cmp	r3, #0
 8005406:	d003      	beq.n	8005410 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f000 f8b7 	bl	800557c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800540e:	e039      	b.n	8005484 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005410:	7bfb      	ldrb	r3, [r7, #15]
 8005412:	2b2a      	cmp	r3, #42	@ 0x2a
 8005414:	d109      	bne.n	800542a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2228      	movs	r2, #40	@ 0x28
 8005420:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f7ff f819 	bl	800445c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005430:	b2db      	uxtb	r3, r3
 8005432:	2b28      	cmp	r3, #40	@ 0x28
 8005434:	d111      	bne.n	800545a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4a15      	ldr	r2, [pc, #84]	@ (8005490 <I2C_Slave_STOPF+0x25c>)
 800543a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2220      	movs	r2, #32
 8005446:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f7ff f81a 	bl	800448c <HAL_I2C_ListenCpltCallback>
}
 8005458:	e014      	b.n	8005484 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800545e:	2b22      	cmp	r3, #34	@ 0x22
 8005460:	d002      	beq.n	8005468 <I2C_Slave_STOPF+0x234>
 8005462:	7bfb      	ldrb	r3, [r7, #15]
 8005464:	2b22      	cmp	r3, #34	@ 0x22
 8005466:	d10d      	bne.n	8005484 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2200      	movs	r2, #0
 800546c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2220      	movs	r2, #32
 8005472:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f7fe ffec 	bl	800445c <HAL_I2C_SlaveRxCpltCallback>
}
 8005484:	bf00      	nop
 8005486:	3710      	adds	r7, #16
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}
 800548c:	080057e1 	.word	0x080057e1
 8005490:	ffff0000 	.word	0xffff0000

08005494 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b084      	sub	sp, #16
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054a2:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054a8:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	2b08      	cmp	r3, #8
 80054ae:	d002      	beq.n	80054b6 <I2C_Slave_AF+0x22>
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	2b20      	cmp	r3, #32
 80054b4:	d129      	bne.n	800550a <I2C_Slave_AF+0x76>
 80054b6:	7bfb      	ldrb	r3, [r7, #15]
 80054b8:	2b28      	cmp	r3, #40	@ 0x28
 80054ba:	d126      	bne.n	800550a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	4a2e      	ldr	r2, [pc, #184]	@ (8005578 <I2C_Slave_AF+0xe4>)
 80054c0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	685a      	ldr	r2, [r3, #4]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80054d0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80054da:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054ea:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2220      	movs	r2, #32
 80054f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2200      	movs	r2, #0
 80054fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f7fe ffc2 	bl	800448c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005508:	e031      	b.n	800556e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800550a:	7bfb      	ldrb	r3, [r7, #15]
 800550c:	2b21      	cmp	r3, #33	@ 0x21
 800550e:	d129      	bne.n	8005564 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	4a19      	ldr	r2, [pc, #100]	@ (8005578 <I2C_Slave_AF+0xe4>)
 8005514:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2221      	movs	r2, #33	@ 0x21
 800551a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2220      	movs	r2, #32
 8005520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	685a      	ldr	r2, [r3, #4]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800553a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005544:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005554:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f7fe fbfc 	bl	8003d54 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800555c:	6878      	ldr	r0, [r7, #4]
 800555e:	f7fe ff73 	bl	8004448 <HAL_I2C_SlaveTxCpltCallback>
}
 8005562:	e004      	b.n	800556e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800556c:	615a      	str	r2, [r3, #20]
}
 800556e:	bf00      	nop
 8005570:	3710      	adds	r7, #16
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}
 8005576:	bf00      	nop
 8005578:	ffff0000 	.word	0xffff0000

0800557c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b084      	sub	sp, #16
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800558a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005592:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005594:	7bbb      	ldrb	r3, [r7, #14]
 8005596:	2b10      	cmp	r3, #16
 8005598:	d002      	beq.n	80055a0 <I2C_ITError+0x24>
 800559a:	7bbb      	ldrb	r3, [r7, #14]
 800559c:	2b40      	cmp	r3, #64	@ 0x40
 800559e:	d10a      	bne.n	80055b6 <I2C_ITError+0x3a>
 80055a0:	7bfb      	ldrb	r3, [r7, #15]
 80055a2:	2b22      	cmp	r3, #34	@ 0x22
 80055a4:	d107      	bne.n	80055b6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80055b4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80055b6:	7bfb      	ldrb	r3, [r7, #15]
 80055b8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80055bc:	2b28      	cmp	r3, #40	@ 0x28
 80055be:	d107      	bne.n	80055d0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2200      	movs	r2, #0
 80055c4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2228      	movs	r2, #40	@ 0x28
 80055ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80055ce:	e015      	b.n	80055fc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055de:	d00a      	beq.n	80055f6 <I2C_ITError+0x7a>
 80055e0:	7bfb      	ldrb	r3, [r7, #15]
 80055e2:	2b60      	cmp	r3, #96	@ 0x60
 80055e4:	d007      	beq.n	80055f6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2220      	movs	r2, #32
 80055ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2200      	movs	r2, #0
 80055f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2200      	movs	r2, #0
 80055fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005606:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800560a:	d162      	bne.n	80056d2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	685a      	ldr	r2, [r3, #4]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800561a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005620:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005624:	b2db      	uxtb	r3, r3
 8005626:	2b01      	cmp	r3, #1
 8005628:	d020      	beq.n	800566c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800562e:	4a6a      	ldr	r2, [pc, #424]	@ (80057d8 <I2C_ITError+0x25c>)
 8005630:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005636:	4618      	mov	r0, r3
 8005638:	f7fe f879 	bl	800372e <HAL_DMA_Abort_IT>
 800563c:	4603      	mov	r3, r0
 800563e:	2b00      	cmp	r3, #0
 8005640:	f000 8089 	beq.w	8005756 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f022 0201 	bic.w	r2, r2, #1
 8005652:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2220      	movs	r2, #32
 8005658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005660:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005662:	687a      	ldr	r2, [r7, #4]
 8005664:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005666:	4610      	mov	r0, r2
 8005668:	4798      	blx	r3
 800566a:	e074      	b.n	8005756 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005670:	4a59      	ldr	r2, [pc, #356]	@ (80057d8 <I2C_ITError+0x25c>)
 8005672:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005678:	4618      	mov	r0, r3
 800567a:	f7fe f858 	bl	800372e <HAL_DMA_Abort_IT>
 800567e:	4603      	mov	r3, r0
 8005680:	2b00      	cmp	r3, #0
 8005682:	d068      	beq.n	8005756 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	695b      	ldr	r3, [r3, #20]
 800568a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800568e:	2b40      	cmp	r3, #64	@ 0x40
 8005690:	d10b      	bne.n	80056aa <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	691a      	ldr	r2, [r3, #16]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800569c:	b2d2      	uxtb	r2, r2
 800569e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056a4:	1c5a      	adds	r2, r3, #1
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	681a      	ldr	r2, [r3, #0]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f022 0201 	bic.w	r2, r2, #1
 80056b8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2220      	movs	r2, #32
 80056be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056c8:	687a      	ldr	r2, [r7, #4]
 80056ca:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80056cc:	4610      	mov	r0, r2
 80056ce:	4798      	blx	r3
 80056d0:	e041      	b.n	8005756 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056d8:	b2db      	uxtb	r3, r3
 80056da:	2b60      	cmp	r3, #96	@ 0x60
 80056dc:	d125      	bne.n	800572a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2220      	movs	r2, #32
 80056e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	695b      	ldr	r3, [r3, #20]
 80056f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056f6:	2b40      	cmp	r3, #64	@ 0x40
 80056f8:	d10b      	bne.n	8005712 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	691a      	ldr	r2, [r3, #16]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005704:	b2d2      	uxtb	r2, r2
 8005706:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800570c:	1c5a      	adds	r2, r3, #1
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f022 0201 	bic.w	r2, r2, #1
 8005720:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f7fe fed0 	bl	80044c8 <HAL_I2C_AbortCpltCallback>
 8005728:	e015      	b.n	8005756 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	695b      	ldr	r3, [r3, #20]
 8005730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005734:	2b40      	cmp	r3, #64	@ 0x40
 8005736:	d10b      	bne.n	8005750 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	691a      	ldr	r2, [r3, #16]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005742:	b2d2      	uxtb	r2, r2
 8005744:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800574a:	1c5a      	adds	r2, r3, #1
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005750:	6878      	ldr	r0, [r7, #4]
 8005752:	f7fd fb41 	bl	8002dd8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800575a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	f003 0301 	and.w	r3, r3, #1
 8005762:	2b00      	cmp	r3, #0
 8005764:	d10e      	bne.n	8005784 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800576c:	2b00      	cmp	r3, #0
 800576e:	d109      	bne.n	8005784 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005776:	2b00      	cmp	r3, #0
 8005778:	d104      	bne.n	8005784 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005780:	2b00      	cmp	r3, #0
 8005782:	d007      	beq.n	8005794 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	685a      	ldr	r2, [r3, #4]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005792:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800579a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a0:	f003 0304 	and.w	r3, r3, #4
 80057a4:	2b04      	cmp	r3, #4
 80057a6:	d113      	bne.n	80057d0 <I2C_ITError+0x254>
 80057a8:	7bfb      	ldrb	r3, [r7, #15]
 80057aa:	2b28      	cmp	r3, #40	@ 0x28
 80057ac:	d110      	bne.n	80057d0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	4a0a      	ldr	r2, [pc, #40]	@ (80057dc <I2C_ITError+0x260>)
 80057b2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2200      	movs	r2, #0
 80057b8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2220      	movs	r2, #32
 80057be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2200      	movs	r2, #0
 80057c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f7fe fe5e 	bl	800448c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80057d0:	bf00      	nop
 80057d2:	3710      	adds	r7, #16
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd80      	pop	{r7, pc}
 80057d8:	080057e1 	.word	0x080057e1
 80057dc:	ffff0000 	.word	0xffff0000

080057e0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b086      	sub	sp, #24
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80057e8:	2300      	movs	r3, #0
 80057ea:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057f0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057f8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80057fa:	4b4b      	ldr	r3, [pc, #300]	@ (8005928 <I2C_DMAAbort+0x148>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	08db      	lsrs	r3, r3, #3
 8005800:	4a4a      	ldr	r2, [pc, #296]	@ (800592c <I2C_DMAAbort+0x14c>)
 8005802:	fba2 2303 	umull	r2, r3, r2, r3
 8005806:	0a1a      	lsrs	r2, r3, #8
 8005808:	4613      	mov	r3, r2
 800580a:	009b      	lsls	r3, r3, #2
 800580c:	4413      	add	r3, r2
 800580e:	00da      	lsls	r2, r3, #3
 8005810:	1ad3      	subs	r3, r2, r3
 8005812:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d106      	bne.n	8005828 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800581e:	f043 0220 	orr.w	r2, r3, #32
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8005826:	e00a      	b.n	800583e <I2C_DMAAbort+0x5e>
    }
    count--;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	3b01      	subs	r3, #1
 800582c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005838:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800583c:	d0ea      	beq.n	8005814 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005842:	2b00      	cmp	r3, #0
 8005844:	d003      	beq.n	800584e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800584a:	2200      	movs	r2, #0
 800584c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005852:	2b00      	cmp	r3, #0
 8005854:	d003      	beq.n	800585e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800585a:	2200      	movs	r2, #0
 800585c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800586c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	2200      	movs	r2, #0
 8005872:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005878:	2b00      	cmp	r3, #0
 800587a:	d003      	beq.n	8005884 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005880:	2200      	movs	r2, #0
 8005882:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005888:	2b00      	cmp	r3, #0
 800588a:	d003      	beq.n	8005894 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005890:	2200      	movs	r2, #0
 8005892:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f022 0201 	bic.w	r2, r2, #1
 80058a2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058aa:	b2db      	uxtb	r3, r3
 80058ac:	2b60      	cmp	r3, #96	@ 0x60
 80058ae:	d10e      	bne.n	80058ce <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	2220      	movs	r2, #32
 80058b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	2200      	movs	r2, #0
 80058bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	2200      	movs	r2, #0
 80058c4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80058c6:	6978      	ldr	r0, [r7, #20]
 80058c8:	f7fe fdfe 	bl	80044c8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80058cc:	e027      	b.n	800591e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80058ce:	7cfb      	ldrb	r3, [r7, #19]
 80058d0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80058d4:	2b28      	cmp	r3, #40	@ 0x28
 80058d6:	d117      	bne.n	8005908 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f042 0201 	orr.w	r2, r2, #1
 80058e6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80058f6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	2200      	movs	r2, #0
 80058fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	2228      	movs	r2, #40	@ 0x28
 8005902:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005906:	e007      	b.n	8005918 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	2220      	movs	r2, #32
 800590c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005918:	6978      	ldr	r0, [r7, #20]
 800591a:	f7fd fa5d 	bl	8002dd8 <HAL_I2C_ErrorCallback>
}
 800591e:	bf00      	nop
 8005920:	3718      	adds	r7, #24
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	20000068 	.word	0x20000068
 800592c:	14f8b589 	.word	0x14f8b589

08005930 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005930:	b480      	push	{r7}
 8005932:	b085      	sub	sp, #20
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005938:	2300      	movs	r3, #0
 800593a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800593c:	4b13      	ldr	r3, [pc, #76]	@ (800598c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	08db      	lsrs	r3, r3, #3
 8005942:	4a13      	ldr	r2, [pc, #76]	@ (8005990 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005944:	fba2 2303 	umull	r2, r3, r2, r3
 8005948:	0a1a      	lsrs	r2, r3, #8
 800594a:	4613      	mov	r3, r2
 800594c:	009b      	lsls	r3, r3, #2
 800594e:	4413      	add	r3, r2
 8005950:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	3b01      	subs	r3, #1
 8005956:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d107      	bne.n	800596e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005962:	f043 0220 	orr.w	r2, r3, #32
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800596a:	2301      	movs	r3, #1
 800596c:	e008      	b.n	8005980 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005978:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800597c:	d0e9      	beq.n	8005952 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800597e:	2300      	movs	r3, #0
}
 8005980:	4618      	mov	r0, r3
 8005982:	3714      	adds	r7, #20
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr
 800598c:	20000068 	.word	0x20000068
 8005990:	14f8b589 	.word	0x14f8b589

08005994 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005994:	b480      	push	{r7}
 8005996:	b083      	sub	sp, #12
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059a0:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80059a4:	d103      	bne.n	80059ae <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2201      	movs	r2, #1
 80059aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80059ac:	e007      	b.n	80059be <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b2:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80059b6:	d102      	bne.n	80059be <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2208      	movs	r2, #8
 80059bc:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80059be:	bf00      	nop
 80059c0:	370c      	adds	r7, #12
 80059c2:	46bd      	mov	sp, r7
 80059c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c8:	4770      	bx	lr
	...

080059cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b086      	sub	sp, #24
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d101      	bne.n	80059de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80059da:	2301      	movs	r3, #1
 80059dc:	e267      	b.n	8005eae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f003 0301 	and.w	r3, r3, #1
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d075      	beq.n	8005ad6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80059ea:	4b88      	ldr	r3, [pc, #544]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 80059ec:	689b      	ldr	r3, [r3, #8]
 80059ee:	f003 030c 	and.w	r3, r3, #12
 80059f2:	2b04      	cmp	r3, #4
 80059f4:	d00c      	beq.n	8005a10 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059f6:	4b85      	ldr	r3, [pc, #532]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80059fe:	2b08      	cmp	r3, #8
 8005a00:	d112      	bne.n	8005a28 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a02:	4b82      	ldr	r3, [pc, #520]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a0a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a0e:	d10b      	bne.n	8005a28 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a10:	4b7e      	ldr	r3, [pc, #504]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d05b      	beq.n	8005ad4 <HAL_RCC_OscConfig+0x108>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d157      	bne.n	8005ad4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a24:	2301      	movs	r3, #1
 8005a26:	e242      	b.n	8005eae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a30:	d106      	bne.n	8005a40 <HAL_RCC_OscConfig+0x74>
 8005a32:	4b76      	ldr	r3, [pc, #472]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a75      	ldr	r2, [pc, #468]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005a38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a3c:	6013      	str	r3, [r2, #0]
 8005a3e:	e01d      	b.n	8005a7c <HAL_RCC_OscConfig+0xb0>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005a48:	d10c      	bne.n	8005a64 <HAL_RCC_OscConfig+0x98>
 8005a4a:	4b70      	ldr	r3, [pc, #448]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a6f      	ldr	r2, [pc, #444]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005a50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a54:	6013      	str	r3, [r2, #0]
 8005a56:	4b6d      	ldr	r3, [pc, #436]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a6c      	ldr	r2, [pc, #432]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005a5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a60:	6013      	str	r3, [r2, #0]
 8005a62:	e00b      	b.n	8005a7c <HAL_RCC_OscConfig+0xb0>
 8005a64:	4b69      	ldr	r3, [pc, #420]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4a68      	ldr	r2, [pc, #416]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005a6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a6e:	6013      	str	r3, [r2, #0]
 8005a70:	4b66      	ldr	r3, [pc, #408]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a65      	ldr	r2, [pc, #404]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005a76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d013      	beq.n	8005aac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a84:	f7fd fcc6 	bl	8003414 <HAL_GetTick>
 8005a88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a8a:	e008      	b.n	8005a9e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a8c:	f7fd fcc2 	bl	8003414 <HAL_GetTick>
 8005a90:	4602      	mov	r2, r0
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	1ad3      	subs	r3, r2, r3
 8005a96:	2b64      	cmp	r3, #100	@ 0x64
 8005a98:	d901      	bls.n	8005a9e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005a9a:	2303      	movs	r3, #3
 8005a9c:	e207      	b.n	8005eae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a9e:	4b5b      	ldr	r3, [pc, #364]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d0f0      	beq.n	8005a8c <HAL_RCC_OscConfig+0xc0>
 8005aaa:	e014      	b.n	8005ad6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aac:	f7fd fcb2 	bl	8003414 <HAL_GetTick>
 8005ab0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ab2:	e008      	b.n	8005ac6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ab4:	f7fd fcae 	bl	8003414 <HAL_GetTick>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	1ad3      	subs	r3, r2, r3
 8005abe:	2b64      	cmp	r3, #100	@ 0x64
 8005ac0:	d901      	bls.n	8005ac6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005ac2:	2303      	movs	r3, #3
 8005ac4:	e1f3      	b.n	8005eae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ac6:	4b51      	ldr	r3, [pc, #324]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d1f0      	bne.n	8005ab4 <HAL_RCC_OscConfig+0xe8>
 8005ad2:	e000      	b.n	8005ad6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ad4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f003 0302 	and.w	r3, r3, #2
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d063      	beq.n	8005baa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005ae2:	4b4a      	ldr	r3, [pc, #296]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	f003 030c 	and.w	r3, r3, #12
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d00b      	beq.n	8005b06 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005aee:	4b47      	ldr	r3, [pc, #284]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005af6:	2b08      	cmp	r3, #8
 8005af8:	d11c      	bne.n	8005b34 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005afa:	4b44      	ldr	r3, [pc, #272]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d116      	bne.n	8005b34 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b06:	4b41      	ldr	r3, [pc, #260]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 0302 	and.w	r3, r3, #2
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d005      	beq.n	8005b1e <HAL_RCC_OscConfig+0x152>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	68db      	ldr	r3, [r3, #12]
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d001      	beq.n	8005b1e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	e1c7      	b.n	8005eae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b1e:	4b3b      	ldr	r3, [pc, #236]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	691b      	ldr	r3, [r3, #16]
 8005b2a:	00db      	lsls	r3, r3, #3
 8005b2c:	4937      	ldr	r1, [pc, #220]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b32:	e03a      	b.n	8005baa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	68db      	ldr	r3, [r3, #12]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d020      	beq.n	8005b7e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b3c:	4b34      	ldr	r3, [pc, #208]	@ (8005c10 <HAL_RCC_OscConfig+0x244>)
 8005b3e:	2201      	movs	r2, #1
 8005b40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b42:	f7fd fc67 	bl	8003414 <HAL_GetTick>
 8005b46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b48:	e008      	b.n	8005b5c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b4a:	f7fd fc63 	bl	8003414 <HAL_GetTick>
 8005b4e:	4602      	mov	r2, r0
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	1ad3      	subs	r3, r2, r3
 8005b54:	2b02      	cmp	r3, #2
 8005b56:	d901      	bls.n	8005b5c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005b58:	2303      	movs	r3, #3
 8005b5a:	e1a8      	b.n	8005eae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b5c:	4b2b      	ldr	r3, [pc, #172]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f003 0302 	and.w	r3, r3, #2
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d0f0      	beq.n	8005b4a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b68:	4b28      	ldr	r3, [pc, #160]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	691b      	ldr	r3, [r3, #16]
 8005b74:	00db      	lsls	r3, r3, #3
 8005b76:	4925      	ldr	r1, [pc, #148]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	600b      	str	r3, [r1, #0]
 8005b7c:	e015      	b.n	8005baa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b7e:	4b24      	ldr	r3, [pc, #144]	@ (8005c10 <HAL_RCC_OscConfig+0x244>)
 8005b80:	2200      	movs	r2, #0
 8005b82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b84:	f7fd fc46 	bl	8003414 <HAL_GetTick>
 8005b88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b8a:	e008      	b.n	8005b9e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b8c:	f7fd fc42 	bl	8003414 <HAL_GetTick>
 8005b90:	4602      	mov	r2, r0
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	1ad3      	subs	r3, r2, r3
 8005b96:	2b02      	cmp	r3, #2
 8005b98:	d901      	bls.n	8005b9e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005b9a:	2303      	movs	r3, #3
 8005b9c:	e187      	b.n	8005eae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b9e:	4b1b      	ldr	r3, [pc, #108]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f003 0302 	and.w	r3, r3, #2
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d1f0      	bne.n	8005b8c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f003 0308 	and.w	r3, r3, #8
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d036      	beq.n	8005c24 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	695b      	ldr	r3, [r3, #20]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d016      	beq.n	8005bec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005bbe:	4b15      	ldr	r3, [pc, #84]	@ (8005c14 <HAL_RCC_OscConfig+0x248>)
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bc4:	f7fd fc26 	bl	8003414 <HAL_GetTick>
 8005bc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bca:	e008      	b.n	8005bde <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bcc:	f7fd fc22 	bl	8003414 <HAL_GetTick>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	1ad3      	subs	r3, r2, r3
 8005bd6:	2b02      	cmp	r3, #2
 8005bd8:	d901      	bls.n	8005bde <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005bda:	2303      	movs	r3, #3
 8005bdc:	e167      	b.n	8005eae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bde:	4b0b      	ldr	r3, [pc, #44]	@ (8005c0c <HAL_RCC_OscConfig+0x240>)
 8005be0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005be2:	f003 0302 	and.w	r3, r3, #2
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d0f0      	beq.n	8005bcc <HAL_RCC_OscConfig+0x200>
 8005bea:	e01b      	b.n	8005c24 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bec:	4b09      	ldr	r3, [pc, #36]	@ (8005c14 <HAL_RCC_OscConfig+0x248>)
 8005bee:	2200      	movs	r2, #0
 8005bf0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bf2:	f7fd fc0f 	bl	8003414 <HAL_GetTick>
 8005bf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bf8:	e00e      	b.n	8005c18 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bfa:	f7fd fc0b 	bl	8003414 <HAL_GetTick>
 8005bfe:	4602      	mov	r2, r0
 8005c00:	693b      	ldr	r3, [r7, #16]
 8005c02:	1ad3      	subs	r3, r2, r3
 8005c04:	2b02      	cmp	r3, #2
 8005c06:	d907      	bls.n	8005c18 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005c08:	2303      	movs	r3, #3
 8005c0a:	e150      	b.n	8005eae <HAL_RCC_OscConfig+0x4e2>
 8005c0c:	40023800 	.word	0x40023800
 8005c10:	42470000 	.word	0x42470000
 8005c14:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c18:	4b88      	ldr	r3, [pc, #544]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005c1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c1c:	f003 0302 	and.w	r3, r3, #2
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d1ea      	bne.n	8005bfa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f003 0304 	and.w	r3, r3, #4
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	f000 8097 	beq.w	8005d60 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c32:	2300      	movs	r3, #0
 8005c34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c36:	4b81      	ldr	r3, [pc, #516]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d10f      	bne.n	8005c62 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c42:	2300      	movs	r3, #0
 8005c44:	60bb      	str	r3, [r7, #8]
 8005c46:	4b7d      	ldr	r3, [pc, #500]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c4a:	4a7c      	ldr	r2, [pc, #496]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005c4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c50:	6413      	str	r3, [r2, #64]	@ 0x40
 8005c52:	4b7a      	ldr	r3, [pc, #488]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c5a:	60bb      	str	r3, [r7, #8]
 8005c5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c62:	4b77      	ldr	r3, [pc, #476]	@ (8005e40 <HAL_RCC_OscConfig+0x474>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d118      	bne.n	8005ca0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c6e:	4b74      	ldr	r3, [pc, #464]	@ (8005e40 <HAL_RCC_OscConfig+0x474>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a73      	ldr	r2, [pc, #460]	@ (8005e40 <HAL_RCC_OscConfig+0x474>)
 8005c74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c7a:	f7fd fbcb 	bl	8003414 <HAL_GetTick>
 8005c7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c80:	e008      	b.n	8005c94 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c82:	f7fd fbc7 	bl	8003414 <HAL_GetTick>
 8005c86:	4602      	mov	r2, r0
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	1ad3      	subs	r3, r2, r3
 8005c8c:	2b02      	cmp	r3, #2
 8005c8e:	d901      	bls.n	8005c94 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005c90:	2303      	movs	r3, #3
 8005c92:	e10c      	b.n	8005eae <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c94:	4b6a      	ldr	r3, [pc, #424]	@ (8005e40 <HAL_RCC_OscConfig+0x474>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d0f0      	beq.n	8005c82 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	689b      	ldr	r3, [r3, #8]
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d106      	bne.n	8005cb6 <HAL_RCC_OscConfig+0x2ea>
 8005ca8:	4b64      	ldr	r3, [pc, #400]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005caa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cac:	4a63      	ldr	r2, [pc, #396]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005cae:	f043 0301 	orr.w	r3, r3, #1
 8005cb2:	6713      	str	r3, [r2, #112]	@ 0x70
 8005cb4:	e01c      	b.n	8005cf0 <HAL_RCC_OscConfig+0x324>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	2b05      	cmp	r3, #5
 8005cbc:	d10c      	bne.n	8005cd8 <HAL_RCC_OscConfig+0x30c>
 8005cbe:	4b5f      	ldr	r3, [pc, #380]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005cc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cc2:	4a5e      	ldr	r2, [pc, #376]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005cc4:	f043 0304 	orr.w	r3, r3, #4
 8005cc8:	6713      	str	r3, [r2, #112]	@ 0x70
 8005cca:	4b5c      	ldr	r3, [pc, #368]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005ccc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cce:	4a5b      	ldr	r2, [pc, #364]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005cd0:	f043 0301 	orr.w	r3, r3, #1
 8005cd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8005cd6:	e00b      	b.n	8005cf0 <HAL_RCC_OscConfig+0x324>
 8005cd8:	4b58      	ldr	r3, [pc, #352]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005cda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cdc:	4a57      	ldr	r2, [pc, #348]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005cde:	f023 0301 	bic.w	r3, r3, #1
 8005ce2:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ce4:	4b55      	ldr	r3, [pc, #340]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005ce6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ce8:	4a54      	ldr	r2, [pc, #336]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005cea:	f023 0304 	bic.w	r3, r3, #4
 8005cee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d015      	beq.n	8005d24 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cf8:	f7fd fb8c 	bl	8003414 <HAL_GetTick>
 8005cfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cfe:	e00a      	b.n	8005d16 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d00:	f7fd fb88 	bl	8003414 <HAL_GetTick>
 8005d04:	4602      	mov	r2, r0
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	1ad3      	subs	r3, r2, r3
 8005d0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d901      	bls.n	8005d16 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005d12:	2303      	movs	r3, #3
 8005d14:	e0cb      	b.n	8005eae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d16:	4b49      	ldr	r3, [pc, #292]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005d18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d1a:	f003 0302 	and.w	r3, r3, #2
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d0ee      	beq.n	8005d00 <HAL_RCC_OscConfig+0x334>
 8005d22:	e014      	b.n	8005d4e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d24:	f7fd fb76 	bl	8003414 <HAL_GetTick>
 8005d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d2a:	e00a      	b.n	8005d42 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d2c:	f7fd fb72 	bl	8003414 <HAL_GetTick>
 8005d30:	4602      	mov	r2, r0
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	1ad3      	subs	r3, r2, r3
 8005d36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d901      	bls.n	8005d42 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005d3e:	2303      	movs	r3, #3
 8005d40:	e0b5      	b.n	8005eae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d42:	4b3e      	ldr	r3, [pc, #248]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005d44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d46:	f003 0302 	and.w	r3, r3, #2
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d1ee      	bne.n	8005d2c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005d4e:	7dfb      	ldrb	r3, [r7, #23]
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d105      	bne.n	8005d60 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d54:	4b39      	ldr	r3, [pc, #228]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d58:	4a38      	ldr	r2, [pc, #224]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005d5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d5e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	699b      	ldr	r3, [r3, #24]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	f000 80a1 	beq.w	8005eac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d6a:	4b34      	ldr	r3, [pc, #208]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005d6c:	689b      	ldr	r3, [r3, #8]
 8005d6e:	f003 030c 	and.w	r3, r3, #12
 8005d72:	2b08      	cmp	r3, #8
 8005d74:	d05c      	beq.n	8005e30 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	699b      	ldr	r3, [r3, #24]
 8005d7a:	2b02      	cmp	r3, #2
 8005d7c:	d141      	bne.n	8005e02 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d7e:	4b31      	ldr	r3, [pc, #196]	@ (8005e44 <HAL_RCC_OscConfig+0x478>)
 8005d80:	2200      	movs	r2, #0
 8005d82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d84:	f7fd fb46 	bl	8003414 <HAL_GetTick>
 8005d88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d8a:	e008      	b.n	8005d9e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d8c:	f7fd fb42 	bl	8003414 <HAL_GetTick>
 8005d90:	4602      	mov	r2, r0
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	1ad3      	subs	r3, r2, r3
 8005d96:	2b02      	cmp	r3, #2
 8005d98:	d901      	bls.n	8005d9e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005d9a:	2303      	movs	r3, #3
 8005d9c:	e087      	b.n	8005eae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d9e:	4b27      	ldr	r3, [pc, #156]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d1f0      	bne.n	8005d8c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	69da      	ldr	r2, [r3, #28]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6a1b      	ldr	r3, [r3, #32]
 8005db2:	431a      	orrs	r2, r3
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005db8:	019b      	lsls	r3, r3, #6
 8005dba:	431a      	orrs	r2, r3
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dc0:	085b      	lsrs	r3, r3, #1
 8005dc2:	3b01      	subs	r3, #1
 8005dc4:	041b      	lsls	r3, r3, #16
 8005dc6:	431a      	orrs	r2, r3
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dcc:	061b      	lsls	r3, r3, #24
 8005dce:	491b      	ldr	r1, [pc, #108]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005dd4:	4b1b      	ldr	r3, [pc, #108]	@ (8005e44 <HAL_RCC_OscConfig+0x478>)
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dda:	f7fd fb1b 	bl	8003414 <HAL_GetTick>
 8005dde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005de0:	e008      	b.n	8005df4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005de2:	f7fd fb17 	bl	8003414 <HAL_GetTick>
 8005de6:	4602      	mov	r2, r0
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	1ad3      	subs	r3, r2, r3
 8005dec:	2b02      	cmp	r3, #2
 8005dee:	d901      	bls.n	8005df4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005df0:	2303      	movs	r3, #3
 8005df2:	e05c      	b.n	8005eae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005df4:	4b11      	ldr	r3, [pc, #68]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d0f0      	beq.n	8005de2 <HAL_RCC_OscConfig+0x416>
 8005e00:	e054      	b.n	8005eac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e02:	4b10      	ldr	r3, [pc, #64]	@ (8005e44 <HAL_RCC_OscConfig+0x478>)
 8005e04:	2200      	movs	r2, #0
 8005e06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e08:	f7fd fb04 	bl	8003414 <HAL_GetTick>
 8005e0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e0e:	e008      	b.n	8005e22 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e10:	f7fd fb00 	bl	8003414 <HAL_GetTick>
 8005e14:	4602      	mov	r2, r0
 8005e16:	693b      	ldr	r3, [r7, #16]
 8005e18:	1ad3      	subs	r3, r2, r3
 8005e1a:	2b02      	cmp	r3, #2
 8005e1c:	d901      	bls.n	8005e22 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005e1e:	2303      	movs	r3, #3
 8005e20:	e045      	b.n	8005eae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e22:	4b06      	ldr	r3, [pc, #24]	@ (8005e3c <HAL_RCC_OscConfig+0x470>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d1f0      	bne.n	8005e10 <HAL_RCC_OscConfig+0x444>
 8005e2e:	e03d      	b.n	8005eac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	699b      	ldr	r3, [r3, #24]
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d107      	bne.n	8005e48 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e038      	b.n	8005eae <HAL_RCC_OscConfig+0x4e2>
 8005e3c:	40023800 	.word	0x40023800
 8005e40:	40007000 	.word	0x40007000
 8005e44:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005e48:	4b1b      	ldr	r3, [pc, #108]	@ (8005eb8 <HAL_RCC_OscConfig+0x4ec>)
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	699b      	ldr	r3, [r3, #24]
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	d028      	beq.n	8005ea8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d121      	bne.n	8005ea8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e6e:	429a      	cmp	r2, r3
 8005e70:	d11a      	bne.n	8005ea8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e72:	68fa      	ldr	r2, [r7, #12]
 8005e74:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005e78:	4013      	ands	r3, r2
 8005e7a:	687a      	ldr	r2, [r7, #4]
 8005e7c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005e7e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d111      	bne.n	8005ea8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e8e:	085b      	lsrs	r3, r3, #1
 8005e90:	3b01      	subs	r3, #1
 8005e92:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e94:	429a      	cmp	r2, r3
 8005e96:	d107      	bne.n	8005ea8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ea2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	d001      	beq.n	8005eac <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	e000      	b.n	8005eae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005eac:	2300      	movs	r3, #0
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3718      	adds	r7, #24
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}
 8005eb6:	bf00      	nop
 8005eb8:	40023800 	.word	0x40023800

08005ebc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b084      	sub	sp, #16
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
 8005ec4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d101      	bne.n	8005ed0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	e0cc      	b.n	800606a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ed0:	4b68      	ldr	r3, [pc, #416]	@ (8006074 <HAL_RCC_ClockConfig+0x1b8>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f003 0307 	and.w	r3, r3, #7
 8005ed8:	683a      	ldr	r2, [r7, #0]
 8005eda:	429a      	cmp	r2, r3
 8005edc:	d90c      	bls.n	8005ef8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ede:	4b65      	ldr	r3, [pc, #404]	@ (8006074 <HAL_RCC_ClockConfig+0x1b8>)
 8005ee0:	683a      	ldr	r2, [r7, #0]
 8005ee2:	b2d2      	uxtb	r2, r2
 8005ee4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ee6:	4b63      	ldr	r3, [pc, #396]	@ (8006074 <HAL_RCC_ClockConfig+0x1b8>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f003 0307 	and.w	r3, r3, #7
 8005eee:	683a      	ldr	r2, [r7, #0]
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d001      	beq.n	8005ef8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e0b8      	b.n	800606a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 0302 	and.w	r3, r3, #2
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d020      	beq.n	8005f46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f003 0304 	and.w	r3, r3, #4
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d005      	beq.n	8005f1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f10:	4b59      	ldr	r3, [pc, #356]	@ (8006078 <HAL_RCC_ClockConfig+0x1bc>)
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	4a58      	ldr	r2, [pc, #352]	@ (8006078 <HAL_RCC_ClockConfig+0x1bc>)
 8005f16:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005f1a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f003 0308 	and.w	r3, r3, #8
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d005      	beq.n	8005f34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f28:	4b53      	ldr	r3, [pc, #332]	@ (8006078 <HAL_RCC_ClockConfig+0x1bc>)
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	4a52      	ldr	r2, [pc, #328]	@ (8006078 <HAL_RCC_ClockConfig+0x1bc>)
 8005f2e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005f32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f34:	4b50      	ldr	r3, [pc, #320]	@ (8006078 <HAL_RCC_ClockConfig+0x1bc>)
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	494d      	ldr	r1, [pc, #308]	@ (8006078 <HAL_RCC_ClockConfig+0x1bc>)
 8005f42:	4313      	orrs	r3, r2
 8005f44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f003 0301 	and.w	r3, r3, #1
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d044      	beq.n	8005fdc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d107      	bne.n	8005f6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f5a:	4b47      	ldr	r3, [pc, #284]	@ (8006078 <HAL_RCC_ClockConfig+0x1bc>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d119      	bne.n	8005f9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e07f      	b.n	800606a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	2b02      	cmp	r3, #2
 8005f70:	d003      	beq.n	8005f7a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f76:	2b03      	cmp	r3, #3
 8005f78:	d107      	bne.n	8005f8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f7a:	4b3f      	ldr	r3, [pc, #252]	@ (8006078 <HAL_RCC_ClockConfig+0x1bc>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d109      	bne.n	8005f9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f86:	2301      	movs	r3, #1
 8005f88:	e06f      	b.n	800606a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f8a:	4b3b      	ldr	r3, [pc, #236]	@ (8006078 <HAL_RCC_ClockConfig+0x1bc>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 0302 	and.w	r3, r3, #2
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d101      	bne.n	8005f9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	e067      	b.n	800606a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f9a:	4b37      	ldr	r3, [pc, #220]	@ (8006078 <HAL_RCC_ClockConfig+0x1bc>)
 8005f9c:	689b      	ldr	r3, [r3, #8]
 8005f9e:	f023 0203 	bic.w	r2, r3, #3
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	4934      	ldr	r1, [pc, #208]	@ (8006078 <HAL_RCC_ClockConfig+0x1bc>)
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005fac:	f7fd fa32 	bl	8003414 <HAL_GetTick>
 8005fb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fb2:	e00a      	b.n	8005fca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fb4:	f7fd fa2e 	bl	8003414 <HAL_GetTick>
 8005fb8:	4602      	mov	r2, r0
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	1ad3      	subs	r3, r2, r3
 8005fbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d901      	bls.n	8005fca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005fc6:	2303      	movs	r3, #3
 8005fc8:	e04f      	b.n	800606a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fca:	4b2b      	ldr	r3, [pc, #172]	@ (8006078 <HAL_RCC_ClockConfig+0x1bc>)
 8005fcc:	689b      	ldr	r3, [r3, #8]
 8005fce:	f003 020c 	and.w	r2, r3, #12
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	009b      	lsls	r3, r3, #2
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d1eb      	bne.n	8005fb4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005fdc:	4b25      	ldr	r3, [pc, #148]	@ (8006074 <HAL_RCC_ClockConfig+0x1b8>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f003 0307 	and.w	r3, r3, #7
 8005fe4:	683a      	ldr	r2, [r7, #0]
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d20c      	bcs.n	8006004 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fea:	4b22      	ldr	r3, [pc, #136]	@ (8006074 <HAL_RCC_ClockConfig+0x1b8>)
 8005fec:	683a      	ldr	r2, [r7, #0]
 8005fee:	b2d2      	uxtb	r2, r2
 8005ff0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ff2:	4b20      	ldr	r3, [pc, #128]	@ (8006074 <HAL_RCC_ClockConfig+0x1b8>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f003 0307 	and.w	r3, r3, #7
 8005ffa:	683a      	ldr	r2, [r7, #0]
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d001      	beq.n	8006004 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006000:	2301      	movs	r3, #1
 8006002:	e032      	b.n	800606a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f003 0304 	and.w	r3, r3, #4
 800600c:	2b00      	cmp	r3, #0
 800600e:	d008      	beq.n	8006022 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006010:	4b19      	ldr	r3, [pc, #100]	@ (8006078 <HAL_RCC_ClockConfig+0x1bc>)
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	4916      	ldr	r1, [pc, #88]	@ (8006078 <HAL_RCC_ClockConfig+0x1bc>)
 800601e:	4313      	orrs	r3, r2
 8006020:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f003 0308 	and.w	r3, r3, #8
 800602a:	2b00      	cmp	r3, #0
 800602c:	d009      	beq.n	8006042 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800602e:	4b12      	ldr	r3, [pc, #72]	@ (8006078 <HAL_RCC_ClockConfig+0x1bc>)
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	691b      	ldr	r3, [r3, #16]
 800603a:	00db      	lsls	r3, r3, #3
 800603c:	490e      	ldr	r1, [pc, #56]	@ (8006078 <HAL_RCC_ClockConfig+0x1bc>)
 800603e:	4313      	orrs	r3, r2
 8006040:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006042:	f000 f821 	bl	8006088 <HAL_RCC_GetSysClockFreq>
 8006046:	4602      	mov	r2, r0
 8006048:	4b0b      	ldr	r3, [pc, #44]	@ (8006078 <HAL_RCC_ClockConfig+0x1bc>)
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	091b      	lsrs	r3, r3, #4
 800604e:	f003 030f 	and.w	r3, r3, #15
 8006052:	490a      	ldr	r1, [pc, #40]	@ (800607c <HAL_RCC_ClockConfig+0x1c0>)
 8006054:	5ccb      	ldrb	r3, [r1, r3]
 8006056:	fa22 f303 	lsr.w	r3, r2, r3
 800605a:	4a09      	ldr	r2, [pc, #36]	@ (8006080 <HAL_RCC_ClockConfig+0x1c4>)
 800605c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800605e:	4b09      	ldr	r3, [pc, #36]	@ (8006084 <HAL_RCC_ClockConfig+0x1c8>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4618      	mov	r0, r3
 8006064:	f7fd f992 	bl	800338c <HAL_InitTick>

  return HAL_OK;
 8006068:	2300      	movs	r3, #0
}
 800606a:	4618      	mov	r0, r3
 800606c:	3710      	adds	r7, #16
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}
 8006072:	bf00      	nop
 8006074:	40023c00 	.word	0x40023c00
 8006078:	40023800 	.word	0x40023800
 800607c:	0800aeac 	.word	0x0800aeac
 8006080:	20000068 	.word	0x20000068
 8006084:	2000006c 	.word	0x2000006c

08006088 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006088:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800608c:	b094      	sub	sp, #80	@ 0x50
 800608e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006090:	2300      	movs	r3, #0
 8006092:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006094:	2300      	movs	r3, #0
 8006096:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006098:	2300      	movs	r3, #0
 800609a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800609c:	2300      	movs	r3, #0
 800609e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80060a0:	4b79      	ldr	r3, [pc, #484]	@ (8006288 <HAL_RCC_GetSysClockFreq+0x200>)
 80060a2:	689b      	ldr	r3, [r3, #8]
 80060a4:	f003 030c 	and.w	r3, r3, #12
 80060a8:	2b08      	cmp	r3, #8
 80060aa:	d00d      	beq.n	80060c8 <HAL_RCC_GetSysClockFreq+0x40>
 80060ac:	2b08      	cmp	r3, #8
 80060ae:	f200 80e1 	bhi.w	8006274 <HAL_RCC_GetSysClockFreq+0x1ec>
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d002      	beq.n	80060bc <HAL_RCC_GetSysClockFreq+0x34>
 80060b6:	2b04      	cmp	r3, #4
 80060b8:	d003      	beq.n	80060c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80060ba:	e0db      	b.n	8006274 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80060bc:	4b73      	ldr	r3, [pc, #460]	@ (800628c <HAL_RCC_GetSysClockFreq+0x204>)
 80060be:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80060c0:	e0db      	b.n	800627a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80060c2:	4b73      	ldr	r3, [pc, #460]	@ (8006290 <HAL_RCC_GetSysClockFreq+0x208>)
 80060c4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80060c6:	e0d8      	b.n	800627a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80060c8:	4b6f      	ldr	r3, [pc, #444]	@ (8006288 <HAL_RCC_GetSysClockFreq+0x200>)
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80060d0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80060d2:	4b6d      	ldr	r3, [pc, #436]	@ (8006288 <HAL_RCC_GetSysClockFreq+0x200>)
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d063      	beq.n	80061a6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060de:	4b6a      	ldr	r3, [pc, #424]	@ (8006288 <HAL_RCC_GetSysClockFreq+0x200>)
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	099b      	lsrs	r3, r3, #6
 80060e4:	2200      	movs	r2, #0
 80060e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80060e8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80060ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80060f2:	2300      	movs	r3, #0
 80060f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80060f6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80060fa:	4622      	mov	r2, r4
 80060fc:	462b      	mov	r3, r5
 80060fe:	f04f 0000 	mov.w	r0, #0
 8006102:	f04f 0100 	mov.w	r1, #0
 8006106:	0159      	lsls	r1, r3, #5
 8006108:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800610c:	0150      	lsls	r0, r2, #5
 800610e:	4602      	mov	r2, r0
 8006110:	460b      	mov	r3, r1
 8006112:	4621      	mov	r1, r4
 8006114:	1a51      	subs	r1, r2, r1
 8006116:	6139      	str	r1, [r7, #16]
 8006118:	4629      	mov	r1, r5
 800611a:	eb63 0301 	sbc.w	r3, r3, r1
 800611e:	617b      	str	r3, [r7, #20]
 8006120:	f04f 0200 	mov.w	r2, #0
 8006124:	f04f 0300 	mov.w	r3, #0
 8006128:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800612c:	4659      	mov	r1, fp
 800612e:	018b      	lsls	r3, r1, #6
 8006130:	4651      	mov	r1, sl
 8006132:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006136:	4651      	mov	r1, sl
 8006138:	018a      	lsls	r2, r1, #6
 800613a:	4651      	mov	r1, sl
 800613c:	ebb2 0801 	subs.w	r8, r2, r1
 8006140:	4659      	mov	r1, fp
 8006142:	eb63 0901 	sbc.w	r9, r3, r1
 8006146:	f04f 0200 	mov.w	r2, #0
 800614a:	f04f 0300 	mov.w	r3, #0
 800614e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006152:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006156:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800615a:	4690      	mov	r8, r2
 800615c:	4699      	mov	r9, r3
 800615e:	4623      	mov	r3, r4
 8006160:	eb18 0303 	adds.w	r3, r8, r3
 8006164:	60bb      	str	r3, [r7, #8]
 8006166:	462b      	mov	r3, r5
 8006168:	eb49 0303 	adc.w	r3, r9, r3
 800616c:	60fb      	str	r3, [r7, #12]
 800616e:	f04f 0200 	mov.w	r2, #0
 8006172:	f04f 0300 	mov.w	r3, #0
 8006176:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800617a:	4629      	mov	r1, r5
 800617c:	024b      	lsls	r3, r1, #9
 800617e:	4621      	mov	r1, r4
 8006180:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006184:	4621      	mov	r1, r4
 8006186:	024a      	lsls	r2, r1, #9
 8006188:	4610      	mov	r0, r2
 800618a:	4619      	mov	r1, r3
 800618c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800618e:	2200      	movs	r2, #0
 8006190:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006192:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006194:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006198:	f7fa fd5e 	bl	8000c58 <__aeabi_uldivmod>
 800619c:	4602      	mov	r2, r0
 800619e:	460b      	mov	r3, r1
 80061a0:	4613      	mov	r3, r2
 80061a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061a4:	e058      	b.n	8006258 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80061a6:	4b38      	ldr	r3, [pc, #224]	@ (8006288 <HAL_RCC_GetSysClockFreq+0x200>)
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	099b      	lsrs	r3, r3, #6
 80061ac:	2200      	movs	r2, #0
 80061ae:	4618      	mov	r0, r3
 80061b0:	4611      	mov	r1, r2
 80061b2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80061b6:	623b      	str	r3, [r7, #32]
 80061b8:	2300      	movs	r3, #0
 80061ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80061bc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80061c0:	4642      	mov	r2, r8
 80061c2:	464b      	mov	r3, r9
 80061c4:	f04f 0000 	mov.w	r0, #0
 80061c8:	f04f 0100 	mov.w	r1, #0
 80061cc:	0159      	lsls	r1, r3, #5
 80061ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061d2:	0150      	lsls	r0, r2, #5
 80061d4:	4602      	mov	r2, r0
 80061d6:	460b      	mov	r3, r1
 80061d8:	4641      	mov	r1, r8
 80061da:	ebb2 0a01 	subs.w	sl, r2, r1
 80061de:	4649      	mov	r1, r9
 80061e0:	eb63 0b01 	sbc.w	fp, r3, r1
 80061e4:	f04f 0200 	mov.w	r2, #0
 80061e8:	f04f 0300 	mov.w	r3, #0
 80061ec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80061f0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80061f4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80061f8:	ebb2 040a 	subs.w	r4, r2, sl
 80061fc:	eb63 050b 	sbc.w	r5, r3, fp
 8006200:	f04f 0200 	mov.w	r2, #0
 8006204:	f04f 0300 	mov.w	r3, #0
 8006208:	00eb      	lsls	r3, r5, #3
 800620a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800620e:	00e2      	lsls	r2, r4, #3
 8006210:	4614      	mov	r4, r2
 8006212:	461d      	mov	r5, r3
 8006214:	4643      	mov	r3, r8
 8006216:	18e3      	adds	r3, r4, r3
 8006218:	603b      	str	r3, [r7, #0]
 800621a:	464b      	mov	r3, r9
 800621c:	eb45 0303 	adc.w	r3, r5, r3
 8006220:	607b      	str	r3, [r7, #4]
 8006222:	f04f 0200 	mov.w	r2, #0
 8006226:	f04f 0300 	mov.w	r3, #0
 800622a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800622e:	4629      	mov	r1, r5
 8006230:	028b      	lsls	r3, r1, #10
 8006232:	4621      	mov	r1, r4
 8006234:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006238:	4621      	mov	r1, r4
 800623a:	028a      	lsls	r2, r1, #10
 800623c:	4610      	mov	r0, r2
 800623e:	4619      	mov	r1, r3
 8006240:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006242:	2200      	movs	r2, #0
 8006244:	61bb      	str	r3, [r7, #24]
 8006246:	61fa      	str	r2, [r7, #28]
 8006248:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800624c:	f7fa fd04 	bl	8000c58 <__aeabi_uldivmod>
 8006250:	4602      	mov	r2, r0
 8006252:	460b      	mov	r3, r1
 8006254:	4613      	mov	r3, r2
 8006256:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006258:	4b0b      	ldr	r3, [pc, #44]	@ (8006288 <HAL_RCC_GetSysClockFreq+0x200>)
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	0c1b      	lsrs	r3, r3, #16
 800625e:	f003 0303 	and.w	r3, r3, #3
 8006262:	3301      	adds	r3, #1
 8006264:	005b      	lsls	r3, r3, #1
 8006266:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006268:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800626a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800626c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006270:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006272:	e002      	b.n	800627a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006274:	4b05      	ldr	r3, [pc, #20]	@ (800628c <HAL_RCC_GetSysClockFreq+0x204>)
 8006276:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006278:	bf00      	nop
    }
  }
  return sysclockfreq;
 800627a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800627c:	4618      	mov	r0, r3
 800627e:	3750      	adds	r7, #80	@ 0x50
 8006280:	46bd      	mov	sp, r7
 8006282:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006286:	bf00      	nop
 8006288:	40023800 	.word	0x40023800
 800628c:	00f42400 	.word	0x00f42400
 8006290:	007a1200 	.word	0x007a1200

08006294 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006294:	b480      	push	{r7}
 8006296:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006298:	4b03      	ldr	r3, [pc, #12]	@ (80062a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800629a:	681b      	ldr	r3, [r3, #0]
}
 800629c:	4618      	mov	r0, r3
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr
 80062a6:	bf00      	nop
 80062a8:	20000068 	.word	0x20000068

080062ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80062b0:	f7ff fff0 	bl	8006294 <HAL_RCC_GetHCLKFreq>
 80062b4:	4602      	mov	r2, r0
 80062b6:	4b05      	ldr	r3, [pc, #20]	@ (80062cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	0a9b      	lsrs	r3, r3, #10
 80062bc:	f003 0307 	and.w	r3, r3, #7
 80062c0:	4903      	ldr	r1, [pc, #12]	@ (80062d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80062c2:	5ccb      	ldrb	r3, [r1, r3]
 80062c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	bd80      	pop	{r7, pc}
 80062cc:	40023800 	.word	0x40023800
 80062d0:	0800aebc 	.word	0x0800aebc

080062d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80062d8:	f7ff ffdc 	bl	8006294 <HAL_RCC_GetHCLKFreq>
 80062dc:	4602      	mov	r2, r0
 80062de:	4b05      	ldr	r3, [pc, #20]	@ (80062f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	0b5b      	lsrs	r3, r3, #13
 80062e4:	f003 0307 	and.w	r3, r3, #7
 80062e8:	4903      	ldr	r1, [pc, #12]	@ (80062f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80062ea:	5ccb      	ldrb	r3, [r1, r3]
 80062ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062f0:	4618      	mov	r0, r3
 80062f2:	bd80      	pop	{r7, pc}
 80062f4:	40023800 	.word	0x40023800
 80062f8:	0800aebc 	.word	0x0800aebc

080062fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b082      	sub	sp, #8
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d101      	bne.n	800630e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	e041      	b.n	8006392 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006314:	b2db      	uxtb	r3, r3
 8006316:	2b00      	cmp	r3, #0
 8006318:	d106      	bne.n	8006328 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2200      	movs	r2, #0
 800631e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f7fc fe00 	bl	8002f28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2202      	movs	r2, #2
 800632c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681a      	ldr	r2, [r3, #0]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	3304      	adds	r3, #4
 8006338:	4619      	mov	r1, r3
 800633a:	4610      	mov	r0, r2
 800633c:	f000 fa9e 	bl	800687c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2201      	movs	r2, #1
 800634c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2201      	movs	r2, #1
 8006354:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2201      	movs	r2, #1
 800635c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2201      	movs	r2, #1
 800636c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2201      	movs	r2, #1
 8006374:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2201      	movs	r2, #1
 800637c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2201      	movs	r2, #1
 8006384:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2201      	movs	r2, #1
 800638c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006390:	2300      	movs	r3, #0
}
 8006392:	4618      	mov	r0, r3
 8006394:	3708      	adds	r7, #8
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}
	...

0800639c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800639c:	b480      	push	{r7}
 800639e:	b085      	sub	sp, #20
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	d001      	beq.n	80063b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80063b0:	2301      	movs	r3, #1
 80063b2:	e044      	b.n	800643e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2202      	movs	r2, #2
 80063b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	68da      	ldr	r2, [r3, #12]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f042 0201 	orr.w	r2, r2, #1
 80063ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	4a1e      	ldr	r2, [pc, #120]	@ (800644c <HAL_TIM_Base_Start_IT+0xb0>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d018      	beq.n	8006408 <HAL_TIM_Base_Start_IT+0x6c>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063de:	d013      	beq.n	8006408 <HAL_TIM_Base_Start_IT+0x6c>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a1a      	ldr	r2, [pc, #104]	@ (8006450 <HAL_TIM_Base_Start_IT+0xb4>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d00e      	beq.n	8006408 <HAL_TIM_Base_Start_IT+0x6c>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a19      	ldr	r2, [pc, #100]	@ (8006454 <HAL_TIM_Base_Start_IT+0xb8>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d009      	beq.n	8006408 <HAL_TIM_Base_Start_IT+0x6c>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a17      	ldr	r2, [pc, #92]	@ (8006458 <HAL_TIM_Base_Start_IT+0xbc>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d004      	beq.n	8006408 <HAL_TIM_Base_Start_IT+0x6c>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a16      	ldr	r2, [pc, #88]	@ (800645c <HAL_TIM_Base_Start_IT+0xc0>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d111      	bne.n	800642c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	689b      	ldr	r3, [r3, #8]
 800640e:	f003 0307 	and.w	r3, r3, #7
 8006412:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2b06      	cmp	r3, #6
 8006418:	d010      	beq.n	800643c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f042 0201 	orr.w	r2, r2, #1
 8006428:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800642a:	e007      	b.n	800643c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	681a      	ldr	r2, [r3, #0]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f042 0201 	orr.w	r2, r2, #1
 800643a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800643c:	2300      	movs	r3, #0
}
 800643e:	4618      	mov	r0, r3
 8006440:	3714      	adds	r7, #20
 8006442:	46bd      	mov	sp, r7
 8006444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006448:	4770      	bx	lr
 800644a:	bf00      	nop
 800644c:	40010000 	.word	0x40010000
 8006450:	40000400 	.word	0x40000400
 8006454:	40000800 	.word	0x40000800
 8006458:	40000c00 	.word	0x40000c00
 800645c:	40014000 	.word	0x40014000

08006460 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006460:	b480      	push	{r7}
 8006462:	b083      	sub	sp, #12
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	68da      	ldr	r2, [r3, #12]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f022 0201 	bic.w	r2, r2, #1
 8006476:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	6a1a      	ldr	r2, [r3, #32]
 800647e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006482:	4013      	ands	r3, r2
 8006484:	2b00      	cmp	r3, #0
 8006486:	d10f      	bne.n	80064a8 <HAL_TIM_Base_Stop_IT+0x48>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	6a1a      	ldr	r2, [r3, #32]
 800648e:	f240 4344 	movw	r3, #1092	@ 0x444
 8006492:	4013      	ands	r3, r2
 8006494:	2b00      	cmp	r3, #0
 8006496:	d107      	bne.n	80064a8 <HAL_TIM_Base_Stop_IT+0x48>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f022 0201 	bic.w	r2, r2, #1
 80064a6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80064b0:	2300      	movs	r3, #0
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	370c      	adds	r7, #12
 80064b6:	46bd      	mov	sp, r7
 80064b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064bc:	4770      	bx	lr

080064be <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064be:	b580      	push	{r7, lr}
 80064c0:	b084      	sub	sp, #16
 80064c2:	af00      	add	r7, sp, #0
 80064c4:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	68db      	ldr	r3, [r3, #12]
 80064cc:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	691b      	ldr	r3, [r3, #16]
 80064d4:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	f003 0302 	and.w	r3, r3, #2
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d020      	beq.n	8006522 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f003 0302 	and.w	r3, r3, #2
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d01b      	beq.n	8006522 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f06f 0202 	mvn.w	r2, #2
 80064f2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2201      	movs	r2, #1
 80064f8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	699b      	ldr	r3, [r3, #24]
 8006500:	f003 0303 	and.w	r3, r3, #3
 8006504:	2b00      	cmp	r3, #0
 8006506:	d003      	beq.n	8006510 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f000 f999 	bl	8006840 <HAL_TIM_IC_CaptureCallback>
 800650e:	e005      	b.n	800651c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006510:	6878      	ldr	r0, [r7, #4]
 8006512:	f000 f98b 	bl	800682c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006516:	6878      	ldr	r0, [r7, #4]
 8006518:	f000 f99c 	bl	8006854 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2200      	movs	r2, #0
 8006520:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	f003 0304 	and.w	r3, r3, #4
 8006528:	2b00      	cmp	r3, #0
 800652a:	d020      	beq.n	800656e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	f003 0304 	and.w	r3, r3, #4
 8006532:	2b00      	cmp	r3, #0
 8006534:	d01b      	beq.n	800656e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f06f 0204 	mvn.w	r2, #4
 800653e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2202      	movs	r2, #2
 8006544:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	699b      	ldr	r3, [r3, #24]
 800654c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006550:	2b00      	cmp	r3, #0
 8006552:	d003      	beq.n	800655c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006554:	6878      	ldr	r0, [r7, #4]
 8006556:	f000 f973 	bl	8006840 <HAL_TIM_IC_CaptureCallback>
 800655a:	e005      	b.n	8006568 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800655c:	6878      	ldr	r0, [r7, #4]
 800655e:	f000 f965 	bl	800682c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 f976 	bl	8006854 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2200      	movs	r2, #0
 800656c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	f003 0308 	and.w	r3, r3, #8
 8006574:	2b00      	cmp	r3, #0
 8006576:	d020      	beq.n	80065ba <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f003 0308 	and.w	r3, r3, #8
 800657e:	2b00      	cmp	r3, #0
 8006580:	d01b      	beq.n	80065ba <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f06f 0208 	mvn.w	r2, #8
 800658a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2204      	movs	r2, #4
 8006590:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	69db      	ldr	r3, [r3, #28]
 8006598:	f003 0303 	and.w	r3, r3, #3
 800659c:	2b00      	cmp	r3, #0
 800659e:	d003      	beq.n	80065a8 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	f000 f94d 	bl	8006840 <HAL_TIM_IC_CaptureCallback>
 80065a6:	e005      	b.n	80065b4 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f000 f93f 	bl	800682c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f000 f950 	bl	8006854 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2200      	movs	r2, #0
 80065b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	f003 0310 	and.w	r3, r3, #16
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d020      	beq.n	8006606 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	f003 0310 	and.w	r3, r3, #16
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d01b      	beq.n	8006606 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f06f 0210 	mvn.w	r2, #16
 80065d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2208      	movs	r2, #8
 80065dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	69db      	ldr	r3, [r3, #28]
 80065e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d003      	beq.n	80065f4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065ec:	6878      	ldr	r0, [r7, #4]
 80065ee:	f000 f927 	bl	8006840 <HAL_TIM_IC_CaptureCallback>
 80065f2:	e005      	b.n	8006600 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f000 f919 	bl	800682c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f000 f92a 	bl	8006854 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2200      	movs	r2, #0
 8006604:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	f003 0301 	and.w	r3, r3, #1
 800660c:	2b00      	cmp	r3, #0
 800660e:	d00c      	beq.n	800662a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f003 0301 	and.w	r3, r3, #1
 8006616:	2b00      	cmp	r3, #0
 8006618:	d007      	beq.n	800662a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f06f 0201 	mvn.w	r2, #1
 8006622:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f7fc fb3d 	bl	8002ca4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006630:	2b00      	cmp	r3, #0
 8006632:	d00c      	beq.n	800664e <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800663a:	2b00      	cmp	r3, #0
 800663c:	d007      	beq.n	800664e <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006646:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	f000 faaf 	bl	8006bac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006654:	2b00      	cmp	r3, #0
 8006656:	d00c      	beq.n	8006672 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800665e:	2b00      	cmp	r3, #0
 8006660:	d007      	beq.n	8006672 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800666a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800666c:	6878      	ldr	r0, [r7, #4]
 800666e:	f000 f8fb 	bl	8006868 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	f003 0320 	and.w	r3, r3, #32
 8006678:	2b00      	cmp	r3, #0
 800667a:	d00c      	beq.n	8006696 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f003 0320 	and.w	r3, r3, #32
 8006682:	2b00      	cmp	r3, #0
 8006684:	d007      	beq.n	8006696 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f06f 0220 	mvn.w	r2, #32
 800668e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f000 fa81 	bl	8006b98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006696:	bf00      	nop
 8006698:	3710      	adds	r7, #16
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}

0800669e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800669e:	b580      	push	{r7, lr}
 80066a0:	b084      	sub	sp, #16
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]
 80066a6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80066a8:	2300      	movs	r3, #0
 80066aa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	d101      	bne.n	80066ba <HAL_TIM_ConfigClockSource+0x1c>
 80066b6:	2302      	movs	r3, #2
 80066b8:	e0b4      	b.n	8006824 <HAL_TIM_ConfigClockSource+0x186>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2201      	movs	r2, #1
 80066be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2202      	movs	r2, #2
 80066c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80066d8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80066e0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	68ba      	ldr	r2, [r7, #8]
 80066e8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066f2:	d03e      	beq.n	8006772 <HAL_TIM_ConfigClockSource+0xd4>
 80066f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066f8:	f200 8087 	bhi.w	800680a <HAL_TIM_ConfigClockSource+0x16c>
 80066fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006700:	f000 8086 	beq.w	8006810 <HAL_TIM_ConfigClockSource+0x172>
 8006704:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006708:	d87f      	bhi.n	800680a <HAL_TIM_ConfigClockSource+0x16c>
 800670a:	2b70      	cmp	r3, #112	@ 0x70
 800670c:	d01a      	beq.n	8006744 <HAL_TIM_ConfigClockSource+0xa6>
 800670e:	2b70      	cmp	r3, #112	@ 0x70
 8006710:	d87b      	bhi.n	800680a <HAL_TIM_ConfigClockSource+0x16c>
 8006712:	2b60      	cmp	r3, #96	@ 0x60
 8006714:	d050      	beq.n	80067b8 <HAL_TIM_ConfigClockSource+0x11a>
 8006716:	2b60      	cmp	r3, #96	@ 0x60
 8006718:	d877      	bhi.n	800680a <HAL_TIM_ConfigClockSource+0x16c>
 800671a:	2b50      	cmp	r3, #80	@ 0x50
 800671c:	d03c      	beq.n	8006798 <HAL_TIM_ConfigClockSource+0xfa>
 800671e:	2b50      	cmp	r3, #80	@ 0x50
 8006720:	d873      	bhi.n	800680a <HAL_TIM_ConfigClockSource+0x16c>
 8006722:	2b40      	cmp	r3, #64	@ 0x40
 8006724:	d058      	beq.n	80067d8 <HAL_TIM_ConfigClockSource+0x13a>
 8006726:	2b40      	cmp	r3, #64	@ 0x40
 8006728:	d86f      	bhi.n	800680a <HAL_TIM_ConfigClockSource+0x16c>
 800672a:	2b30      	cmp	r3, #48	@ 0x30
 800672c:	d064      	beq.n	80067f8 <HAL_TIM_ConfigClockSource+0x15a>
 800672e:	2b30      	cmp	r3, #48	@ 0x30
 8006730:	d86b      	bhi.n	800680a <HAL_TIM_ConfigClockSource+0x16c>
 8006732:	2b20      	cmp	r3, #32
 8006734:	d060      	beq.n	80067f8 <HAL_TIM_ConfigClockSource+0x15a>
 8006736:	2b20      	cmp	r3, #32
 8006738:	d867      	bhi.n	800680a <HAL_TIM_ConfigClockSource+0x16c>
 800673a:	2b00      	cmp	r3, #0
 800673c:	d05c      	beq.n	80067f8 <HAL_TIM_ConfigClockSource+0x15a>
 800673e:	2b10      	cmp	r3, #16
 8006740:	d05a      	beq.n	80067f8 <HAL_TIM_ConfigClockSource+0x15a>
 8006742:	e062      	b.n	800680a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006754:	f000 f992 	bl	8006a7c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	689b      	ldr	r3, [r3, #8]
 800675e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006766:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	68ba      	ldr	r2, [r7, #8]
 800676e:	609a      	str	r2, [r3, #8]
      break;
 8006770:	e04f      	b.n	8006812 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006782:	f000 f97b 	bl	8006a7c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	689a      	ldr	r2, [r3, #8]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006794:	609a      	str	r2, [r3, #8]
      break;
 8006796:	e03c      	b.n	8006812 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067a4:	461a      	mov	r2, r3
 80067a6:	f000 f8ef 	bl	8006988 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	2150      	movs	r1, #80	@ 0x50
 80067b0:	4618      	mov	r0, r3
 80067b2:	f000 f948 	bl	8006a46 <TIM_ITRx_SetConfig>
      break;
 80067b6:	e02c      	b.n	8006812 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067c4:	461a      	mov	r2, r3
 80067c6:	f000 f90e 	bl	80069e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	2160      	movs	r1, #96	@ 0x60
 80067d0:	4618      	mov	r0, r3
 80067d2:	f000 f938 	bl	8006a46 <TIM_ITRx_SetConfig>
      break;
 80067d6:	e01c      	b.n	8006812 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067e4:	461a      	mov	r2, r3
 80067e6:	f000 f8cf 	bl	8006988 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	2140      	movs	r1, #64	@ 0x40
 80067f0:	4618      	mov	r0, r3
 80067f2:	f000 f928 	bl	8006a46 <TIM_ITRx_SetConfig>
      break;
 80067f6:	e00c      	b.n	8006812 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681a      	ldr	r2, [r3, #0]
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4619      	mov	r1, r3
 8006802:	4610      	mov	r0, r2
 8006804:	f000 f91f 	bl	8006a46 <TIM_ITRx_SetConfig>
      break;
 8006808:	e003      	b.n	8006812 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	73fb      	strb	r3, [r7, #15]
      break;
 800680e:	e000      	b.n	8006812 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006810:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2201      	movs	r2, #1
 8006816:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2200      	movs	r2, #0
 800681e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006822:	7bfb      	ldrb	r3, [r7, #15]
}
 8006824:	4618      	mov	r0, r3
 8006826:	3710      	adds	r7, #16
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}

0800682c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800682c:	b480      	push	{r7}
 800682e:	b083      	sub	sp, #12
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006834:	bf00      	nop
 8006836:	370c      	adds	r7, #12
 8006838:	46bd      	mov	sp, r7
 800683a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683e:	4770      	bx	lr

08006840 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006840:	b480      	push	{r7}
 8006842:	b083      	sub	sp, #12
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006848:	bf00      	nop
 800684a:	370c      	adds	r7, #12
 800684c:	46bd      	mov	sp, r7
 800684e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006852:	4770      	bx	lr

08006854 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006854:	b480      	push	{r7}
 8006856:	b083      	sub	sp, #12
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800685c:	bf00      	nop
 800685e:	370c      	adds	r7, #12
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr

08006868 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006868:	b480      	push	{r7}
 800686a:	b083      	sub	sp, #12
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006870:	bf00      	nop
 8006872:	370c      	adds	r7, #12
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr

0800687c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800687c:	b480      	push	{r7}
 800687e:	b085      	sub	sp, #20
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
 8006884:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	4a37      	ldr	r2, [pc, #220]	@ (800696c <TIM_Base_SetConfig+0xf0>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d00f      	beq.n	80068b4 <TIM_Base_SetConfig+0x38>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800689a:	d00b      	beq.n	80068b4 <TIM_Base_SetConfig+0x38>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	4a34      	ldr	r2, [pc, #208]	@ (8006970 <TIM_Base_SetConfig+0xf4>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d007      	beq.n	80068b4 <TIM_Base_SetConfig+0x38>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	4a33      	ldr	r2, [pc, #204]	@ (8006974 <TIM_Base_SetConfig+0xf8>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d003      	beq.n	80068b4 <TIM_Base_SetConfig+0x38>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4a32      	ldr	r2, [pc, #200]	@ (8006978 <TIM_Base_SetConfig+0xfc>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d108      	bne.n	80068c6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	68fa      	ldr	r2, [r7, #12]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	4a28      	ldr	r2, [pc, #160]	@ (800696c <TIM_Base_SetConfig+0xf0>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d01b      	beq.n	8006906 <TIM_Base_SetConfig+0x8a>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068d4:	d017      	beq.n	8006906 <TIM_Base_SetConfig+0x8a>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	4a25      	ldr	r2, [pc, #148]	@ (8006970 <TIM_Base_SetConfig+0xf4>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d013      	beq.n	8006906 <TIM_Base_SetConfig+0x8a>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	4a24      	ldr	r2, [pc, #144]	@ (8006974 <TIM_Base_SetConfig+0xf8>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d00f      	beq.n	8006906 <TIM_Base_SetConfig+0x8a>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	4a23      	ldr	r2, [pc, #140]	@ (8006978 <TIM_Base_SetConfig+0xfc>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d00b      	beq.n	8006906 <TIM_Base_SetConfig+0x8a>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4a22      	ldr	r2, [pc, #136]	@ (800697c <TIM_Base_SetConfig+0x100>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d007      	beq.n	8006906 <TIM_Base_SetConfig+0x8a>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a21      	ldr	r2, [pc, #132]	@ (8006980 <TIM_Base_SetConfig+0x104>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d003      	beq.n	8006906 <TIM_Base_SetConfig+0x8a>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	4a20      	ldr	r2, [pc, #128]	@ (8006984 <TIM_Base_SetConfig+0x108>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d108      	bne.n	8006918 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800690c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	68db      	ldr	r3, [r3, #12]
 8006912:	68fa      	ldr	r2, [r7, #12]
 8006914:	4313      	orrs	r3, r2
 8006916:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	695b      	ldr	r3, [r3, #20]
 8006922:	4313      	orrs	r3, r2
 8006924:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	689a      	ldr	r2, [r3, #8]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	681a      	ldr	r2, [r3, #0]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	4a0c      	ldr	r2, [pc, #48]	@ (800696c <TIM_Base_SetConfig+0xf0>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d103      	bne.n	8006946 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	691a      	ldr	r2, [r3, #16]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f043 0204 	orr.w	r2, r3, #4
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2201      	movs	r2, #1
 8006956:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	68fa      	ldr	r2, [r7, #12]
 800695c:	601a      	str	r2, [r3, #0]
}
 800695e:	bf00      	nop
 8006960:	3714      	adds	r7, #20
 8006962:	46bd      	mov	sp, r7
 8006964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006968:	4770      	bx	lr
 800696a:	bf00      	nop
 800696c:	40010000 	.word	0x40010000
 8006970:	40000400 	.word	0x40000400
 8006974:	40000800 	.word	0x40000800
 8006978:	40000c00 	.word	0x40000c00
 800697c:	40014000 	.word	0x40014000
 8006980:	40014400 	.word	0x40014400
 8006984:	40014800 	.word	0x40014800

08006988 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006988:	b480      	push	{r7}
 800698a:	b087      	sub	sp, #28
 800698c:	af00      	add	r7, sp, #0
 800698e:	60f8      	str	r0, [r7, #12]
 8006990:	60b9      	str	r1, [r7, #8]
 8006992:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	6a1b      	ldr	r3, [r3, #32]
 8006998:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	6a1b      	ldr	r3, [r3, #32]
 800699e:	f023 0201 	bic.w	r2, r3, #1
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	699b      	ldr	r3, [r3, #24]
 80069aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80069ac:	693b      	ldr	r3, [r7, #16]
 80069ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80069b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	011b      	lsls	r3, r3, #4
 80069b8:	693a      	ldr	r2, [r7, #16]
 80069ba:	4313      	orrs	r3, r2
 80069bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	f023 030a 	bic.w	r3, r3, #10
 80069c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80069c6:	697a      	ldr	r2, [r7, #20]
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	4313      	orrs	r3, r2
 80069cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	693a      	ldr	r2, [r7, #16]
 80069d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	697a      	ldr	r2, [r7, #20]
 80069d8:	621a      	str	r2, [r3, #32]
}
 80069da:	bf00      	nop
 80069dc:	371c      	adds	r7, #28
 80069de:	46bd      	mov	sp, r7
 80069e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e4:	4770      	bx	lr

080069e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069e6:	b480      	push	{r7}
 80069e8:	b087      	sub	sp, #28
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	60f8      	str	r0, [r7, #12]
 80069ee:	60b9      	str	r1, [r7, #8]
 80069f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	6a1b      	ldr	r3, [r3, #32]
 80069f6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	6a1b      	ldr	r3, [r3, #32]
 80069fc:	f023 0210 	bic.w	r2, r3, #16
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	699b      	ldr	r3, [r3, #24]
 8006a08:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006a10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	031b      	lsls	r3, r3, #12
 8006a16:	693a      	ldr	r2, [r7, #16]
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a1c:	697b      	ldr	r3, [r7, #20]
 8006a1e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006a22:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	011b      	lsls	r3, r3, #4
 8006a28:	697a      	ldr	r2, [r7, #20]
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	693a      	ldr	r2, [r7, #16]
 8006a32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	697a      	ldr	r2, [r7, #20]
 8006a38:	621a      	str	r2, [r3, #32]
}
 8006a3a:	bf00      	nop
 8006a3c:	371c      	adds	r7, #28
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr

08006a46 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a46:	b480      	push	{r7}
 8006a48:	b085      	sub	sp, #20
 8006a4a:	af00      	add	r7, sp, #0
 8006a4c:	6078      	str	r0, [r7, #4]
 8006a4e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	689b      	ldr	r3, [r3, #8]
 8006a54:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a5c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a5e:	683a      	ldr	r2, [r7, #0]
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	4313      	orrs	r3, r2
 8006a64:	f043 0307 	orr.w	r3, r3, #7
 8006a68:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	68fa      	ldr	r2, [r7, #12]
 8006a6e:	609a      	str	r2, [r3, #8]
}
 8006a70:	bf00      	nop
 8006a72:	3714      	adds	r7, #20
 8006a74:	46bd      	mov	sp, r7
 8006a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7a:	4770      	bx	lr

08006a7c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b087      	sub	sp, #28
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	60f8      	str	r0, [r7, #12]
 8006a84:	60b9      	str	r1, [r7, #8]
 8006a86:	607a      	str	r2, [r7, #4]
 8006a88:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	689b      	ldr	r3, [r3, #8]
 8006a8e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a90:	697b      	ldr	r3, [r7, #20]
 8006a92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a96:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	021a      	lsls	r2, r3, #8
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	431a      	orrs	r2, r3
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	697a      	ldr	r2, [r7, #20]
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	697a      	ldr	r2, [r7, #20]
 8006aae:	609a      	str	r2, [r3, #8]
}
 8006ab0:	bf00      	nop
 8006ab2:	371c      	adds	r7, #28
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aba:	4770      	bx	lr

08006abc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b085      	sub	sp, #20
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
 8006ac4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006acc:	2b01      	cmp	r3, #1
 8006ace:	d101      	bne.n	8006ad4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ad0:	2302      	movs	r3, #2
 8006ad2:	e050      	b.n	8006b76 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2202      	movs	r2, #2
 8006ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006afa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	68fa      	ldr	r2, [r7, #12]
 8006b02:	4313      	orrs	r3, r2
 8006b04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	68fa      	ldr	r2, [r7, #12]
 8006b0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	4a1c      	ldr	r2, [pc, #112]	@ (8006b84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d018      	beq.n	8006b4a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b20:	d013      	beq.n	8006b4a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	4a18      	ldr	r2, [pc, #96]	@ (8006b88 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d00e      	beq.n	8006b4a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4a16      	ldr	r2, [pc, #88]	@ (8006b8c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d009      	beq.n	8006b4a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	4a15      	ldr	r2, [pc, #84]	@ (8006b90 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d004      	beq.n	8006b4a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	4a13      	ldr	r2, [pc, #76]	@ (8006b94 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d10c      	bne.n	8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b50:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	68ba      	ldr	r2, [r7, #8]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	68ba      	ldr	r2, [r7, #8]
 8006b62:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2201      	movs	r2, #1
 8006b68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006b74:	2300      	movs	r3, #0
}
 8006b76:	4618      	mov	r0, r3
 8006b78:	3714      	adds	r7, #20
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b80:	4770      	bx	lr
 8006b82:	bf00      	nop
 8006b84:	40010000 	.word	0x40010000
 8006b88:	40000400 	.word	0x40000400
 8006b8c:	40000800 	.word	0x40000800
 8006b90:	40000c00 	.word	0x40000c00
 8006b94:	40014000 	.word	0x40014000

08006b98 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b083      	sub	sp, #12
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ba0:	bf00      	nop
 8006ba2:	370c      	adds	r7, #12
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006baa:	4770      	bx	lr

08006bac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b083      	sub	sp, #12
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006bb4:	bf00      	nop
 8006bb6:	370c      	adds	r7, #12
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbe:	4770      	bx	lr

08006bc0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b082      	sub	sp, #8
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d101      	bne.n	8006bd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e042      	b.n	8006c58 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d106      	bne.n	8006bec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2200      	movs	r2, #0
 8006be2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	f7fc f9fa 	bl	8002fe0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2224      	movs	r2, #36	@ 0x24
 8006bf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	68da      	ldr	r2, [r3, #12]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006c02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f000 fd1b 	bl	8007640 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	691a      	ldr	r2, [r3, #16]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006c18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	695a      	ldr	r2, [r3, #20]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	68da      	ldr	r2, [r3, #12]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006c38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2220      	movs	r2, #32
 8006c44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2220      	movs	r2, #32
 8006c4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2200      	movs	r2, #0
 8006c54:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006c56:	2300      	movs	r3, #0
}
 8006c58:	4618      	mov	r0, r3
 8006c5a:	3708      	adds	r7, #8
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}

08006c60 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006c60:	b480      	push	{r7}
 8006c62:	b085      	sub	sp, #20
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	60f8      	str	r0, [r7, #12]
 8006c68:	60b9      	str	r1, [r7, #8]
 8006c6a:	4613      	mov	r3, r2
 8006c6c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c74:	b2db      	uxtb	r3, r3
 8006c76:	2b20      	cmp	r3, #32
 8006c78:	d121      	bne.n	8006cbe <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c7a:	68bb      	ldr	r3, [r7, #8]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d002      	beq.n	8006c86 <HAL_UART_Transmit_IT+0x26>
 8006c80:	88fb      	ldrh	r3, [r7, #6]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d101      	bne.n	8006c8a <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006c86:	2301      	movs	r3, #1
 8006c88:	e01a      	b.n	8006cc0 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	68ba      	ldr	r2, [r7, #8]
 8006c8e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	88fa      	ldrh	r2, [r7, #6]
 8006c94:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	88fa      	ldrh	r2, [r7, #6]
 8006c9a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2221      	movs	r2, #33	@ 0x21
 8006ca6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	68da      	ldr	r2, [r3, #12]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006cb8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	e000      	b.n	8006cc0 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8006cbe:	2302      	movs	r3, #2
  }
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3714      	adds	r7, #20
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr

08006ccc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b084      	sub	sp, #16
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	60f8      	str	r0, [r7, #12]
 8006cd4:	60b9      	str	r1, [r7, #8]
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006ce0:	b2db      	uxtb	r3, r3
 8006ce2:	2b20      	cmp	r3, #32
 8006ce4:	d112      	bne.n	8006d0c <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d002      	beq.n	8006cf2 <HAL_UART_Receive_IT+0x26>
 8006cec:	88fb      	ldrh	r3, [r7, #6]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d101      	bne.n	8006cf6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	e00b      	b.n	8006d0e <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006cfc:	88fb      	ldrh	r3, [r7, #6]
 8006cfe:	461a      	mov	r2, r3
 8006d00:	68b9      	ldr	r1, [r7, #8]
 8006d02:	68f8      	ldr	r0, [r7, #12]
 8006d04:	f000 fac8 	bl	8007298 <UART_Start_Receive_IT>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	e000      	b.n	8006d0e <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006d0c:	2302      	movs	r3, #2
  }
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3710      	adds	r7, #16
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}
	...

08006d18 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b0ba      	sub	sp, #232	@ 0xe8
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	68db      	ldr	r3, [r3, #12]
 8006d30:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	695b      	ldr	r3, [r3, #20]
 8006d3a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006d44:	2300      	movs	r3, #0
 8006d46:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006d4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d4e:	f003 030f 	and.w	r3, r3, #15
 8006d52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006d56:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d10f      	bne.n	8006d7e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006d5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d62:	f003 0320 	and.w	r3, r3, #32
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d009      	beq.n	8006d7e <HAL_UART_IRQHandler+0x66>
 8006d6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d6e:	f003 0320 	and.w	r3, r3, #32
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d003      	beq.n	8006d7e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	f000 fba4 	bl	80074c4 <UART_Receive_IT>
      return;
 8006d7c:	e273      	b.n	8007266 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006d7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	f000 80de 	beq.w	8006f44 <HAL_UART_IRQHandler+0x22c>
 8006d88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d8c:	f003 0301 	and.w	r3, r3, #1
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d106      	bne.n	8006da2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006d94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d98:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	f000 80d1 	beq.w	8006f44 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006da6:	f003 0301 	and.w	r3, r3, #1
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d00b      	beq.n	8006dc6 <HAL_UART_IRQHandler+0xae>
 8006dae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006db2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d005      	beq.n	8006dc6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dbe:	f043 0201 	orr.w	r2, r3, #1
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006dc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dca:	f003 0304 	and.w	r3, r3, #4
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d00b      	beq.n	8006dea <HAL_UART_IRQHandler+0xd2>
 8006dd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006dd6:	f003 0301 	and.w	r3, r3, #1
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d005      	beq.n	8006dea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006de2:	f043 0202 	orr.w	r2, r3, #2
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006dea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dee:	f003 0302 	and.w	r3, r3, #2
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d00b      	beq.n	8006e0e <HAL_UART_IRQHandler+0xf6>
 8006df6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006dfa:	f003 0301 	and.w	r3, r3, #1
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d005      	beq.n	8006e0e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e06:	f043 0204 	orr.w	r2, r3, #4
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006e0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e12:	f003 0308 	and.w	r3, r3, #8
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d011      	beq.n	8006e3e <HAL_UART_IRQHandler+0x126>
 8006e1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e1e:	f003 0320 	and.w	r3, r3, #32
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d105      	bne.n	8006e32 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006e26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e2a:	f003 0301 	and.w	r3, r3, #1
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d005      	beq.n	8006e3e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e36:	f043 0208 	orr.w	r2, r3, #8
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	f000 820a 	beq.w	800725c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e4c:	f003 0320 	and.w	r3, r3, #32
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d008      	beq.n	8006e66 <HAL_UART_IRQHandler+0x14e>
 8006e54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e58:	f003 0320 	and.w	r3, r3, #32
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d002      	beq.n	8006e66 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006e60:	6878      	ldr	r0, [r7, #4]
 8006e62:	f000 fb2f 	bl	80074c4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	695b      	ldr	r3, [r3, #20]
 8006e6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e70:	2b40      	cmp	r3, #64	@ 0x40
 8006e72:	bf0c      	ite	eq
 8006e74:	2301      	moveq	r3, #1
 8006e76:	2300      	movne	r3, #0
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e82:	f003 0308 	and.w	r3, r3, #8
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d103      	bne.n	8006e92 <HAL_UART_IRQHandler+0x17a>
 8006e8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d04f      	beq.n	8006f32 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 fa3a 	bl	800730c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	695b      	ldr	r3, [r3, #20]
 8006e9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ea2:	2b40      	cmp	r3, #64	@ 0x40
 8006ea4:	d141      	bne.n	8006f2a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	3314      	adds	r3, #20
 8006eac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006eb4:	e853 3f00 	ldrex	r3, [r3]
 8006eb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006ebc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006ec0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ec4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	3314      	adds	r3, #20
 8006ece:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006ed2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006ed6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eda:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006ede:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006ee2:	e841 2300 	strex	r3, r2, [r1]
 8006ee6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006eea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1d9      	bne.n	8006ea6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d013      	beq.n	8006f22 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006efe:	4a8a      	ldr	r2, [pc, #552]	@ (8007128 <HAL_UART_IRQHandler+0x410>)
 8006f00:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f06:	4618      	mov	r0, r3
 8006f08:	f7fc fc11 	bl	800372e <HAL_DMA_Abort_IT>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d016      	beq.n	8006f40 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f18:	687a      	ldr	r2, [r7, #4]
 8006f1a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006f1c:	4610      	mov	r0, r2
 8006f1e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f20:	e00e      	b.n	8006f40 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006f22:	6878      	ldr	r0, [r7, #4]
 8006f24:	f000 f9a2 	bl	800726c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f28:	e00a      	b.n	8006f40 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f000 f99e 	bl	800726c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f30:	e006      	b.n	8006f40 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006f32:	6878      	ldr	r0, [r7, #4]
 8006f34:	f000 f99a 	bl	800726c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006f3e:	e18d      	b.n	800725c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f40:	bf00      	nop
    return;
 8006f42:	e18b      	b.n	800725c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	f040 8167 	bne.w	800721c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006f4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f52:	f003 0310 	and.w	r3, r3, #16
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	f000 8160 	beq.w	800721c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006f5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f60:	f003 0310 	and.w	r3, r3, #16
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	f000 8159 	beq.w	800721c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	60bb      	str	r3, [r7, #8]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	60bb      	str	r3, [r7, #8]
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	685b      	ldr	r3, [r3, #4]
 8006f7c:	60bb      	str	r3, [r7, #8]
 8006f7e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	695b      	ldr	r3, [r3, #20]
 8006f86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f8a:	2b40      	cmp	r3, #64	@ 0x40
 8006f8c:	f040 80ce 	bne.w	800712c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006f9c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	f000 80a9 	beq.w	80070f8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006faa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006fae:	429a      	cmp	r2, r3
 8006fb0:	f080 80a2 	bcs.w	80070f8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006fba:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fc0:	69db      	ldr	r3, [r3, #28]
 8006fc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fc6:	f000 8088 	beq.w	80070da <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	330c      	adds	r3, #12
 8006fd0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fd4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006fd8:	e853 3f00 	ldrex	r3, [r3]
 8006fdc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006fe0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006fe4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006fe8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	330c      	adds	r3, #12
 8006ff2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006ff6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006ffa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ffe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007002:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007006:	e841 2300 	strex	r3, r2, [r1]
 800700a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800700e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007012:	2b00      	cmp	r3, #0
 8007014:	d1d9      	bne.n	8006fca <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	3314      	adds	r3, #20
 800701c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800701e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007020:	e853 3f00 	ldrex	r3, [r3]
 8007024:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007026:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007028:	f023 0301 	bic.w	r3, r3, #1
 800702c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	3314      	adds	r3, #20
 8007036:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800703a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800703e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007040:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007042:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007046:	e841 2300 	strex	r3, r2, [r1]
 800704a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800704c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800704e:	2b00      	cmp	r3, #0
 8007050:	d1e1      	bne.n	8007016 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	3314      	adds	r3, #20
 8007058:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800705a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800705c:	e853 3f00 	ldrex	r3, [r3]
 8007060:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007062:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007064:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007068:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	3314      	adds	r3, #20
 8007072:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007076:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007078:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800707a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800707c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800707e:	e841 2300 	strex	r3, r2, [r1]
 8007082:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007084:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007086:	2b00      	cmp	r3, #0
 8007088:	d1e3      	bne.n	8007052 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2220      	movs	r2, #32
 800708e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2200      	movs	r2, #0
 8007096:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	330c      	adds	r3, #12
 800709e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070a2:	e853 3f00 	ldrex	r3, [r3]
 80070a6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80070a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070aa:	f023 0310 	bic.w	r3, r3, #16
 80070ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	330c      	adds	r3, #12
 80070b8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80070bc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80070be:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070c0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80070c2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80070c4:	e841 2300 	strex	r3, r2, [r1]
 80070c8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80070ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d1e3      	bne.n	8007098 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070d4:	4618      	mov	r0, r3
 80070d6:	f7fc faba 	bl	800364e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2202      	movs	r2, #2
 80070de:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80070e8:	b29b      	uxth	r3, r3
 80070ea:	1ad3      	subs	r3, r2, r3
 80070ec:	b29b      	uxth	r3, r3
 80070ee:	4619      	mov	r1, r3
 80070f0:	6878      	ldr	r0, [r7, #4]
 80070f2:	f000 f8c5 	bl	8007280 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80070f6:	e0b3      	b.n	8007260 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80070fc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007100:	429a      	cmp	r2, r3
 8007102:	f040 80ad 	bne.w	8007260 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800710a:	69db      	ldr	r3, [r3, #28]
 800710c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007110:	f040 80a6 	bne.w	8007260 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2202      	movs	r2, #2
 8007118:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800711e:	4619      	mov	r1, r3
 8007120:	6878      	ldr	r0, [r7, #4]
 8007122:	f000 f8ad 	bl	8007280 <HAL_UARTEx_RxEventCallback>
      return;
 8007126:	e09b      	b.n	8007260 <HAL_UART_IRQHandler+0x548>
 8007128:	080073d3 	.word	0x080073d3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007134:	b29b      	uxth	r3, r3
 8007136:	1ad3      	subs	r3, r2, r3
 8007138:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007140:	b29b      	uxth	r3, r3
 8007142:	2b00      	cmp	r3, #0
 8007144:	f000 808e 	beq.w	8007264 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8007148:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800714c:	2b00      	cmp	r3, #0
 800714e:	f000 8089 	beq.w	8007264 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	330c      	adds	r3, #12
 8007158:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800715a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800715c:	e853 3f00 	ldrex	r3, [r3]
 8007160:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007164:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007168:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	330c      	adds	r3, #12
 8007172:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007176:	647a      	str	r2, [r7, #68]	@ 0x44
 8007178:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800717a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800717c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800717e:	e841 2300 	strex	r3, r2, [r1]
 8007182:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007184:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007186:	2b00      	cmp	r3, #0
 8007188:	d1e3      	bne.n	8007152 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	3314      	adds	r3, #20
 8007190:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007194:	e853 3f00 	ldrex	r3, [r3]
 8007198:	623b      	str	r3, [r7, #32]
   return(result);
 800719a:	6a3b      	ldr	r3, [r7, #32]
 800719c:	f023 0301 	bic.w	r3, r3, #1
 80071a0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	3314      	adds	r3, #20
 80071aa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80071ae:	633a      	str	r2, [r7, #48]	@ 0x30
 80071b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80071b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071b6:	e841 2300 	strex	r3, r2, [r1]
 80071ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80071bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d1e3      	bne.n	800718a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2220      	movs	r2, #32
 80071c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2200      	movs	r2, #0
 80071ce:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	330c      	adds	r3, #12
 80071d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	e853 3f00 	ldrex	r3, [r3]
 80071de:	60fb      	str	r3, [r7, #12]
   return(result);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	f023 0310 	bic.w	r3, r3, #16
 80071e6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	330c      	adds	r3, #12
 80071f0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80071f4:	61fa      	str	r2, [r7, #28]
 80071f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071f8:	69b9      	ldr	r1, [r7, #24]
 80071fa:	69fa      	ldr	r2, [r7, #28]
 80071fc:	e841 2300 	strex	r3, r2, [r1]
 8007200:	617b      	str	r3, [r7, #20]
   return(result);
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d1e3      	bne.n	80071d0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2202      	movs	r2, #2
 800720c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800720e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007212:	4619      	mov	r1, r3
 8007214:	6878      	ldr	r0, [r7, #4]
 8007216:	f000 f833 	bl	8007280 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800721a:	e023      	b.n	8007264 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800721c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007220:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007224:	2b00      	cmp	r3, #0
 8007226:	d009      	beq.n	800723c <HAL_UART_IRQHandler+0x524>
 8007228:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800722c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007230:	2b00      	cmp	r3, #0
 8007232:	d003      	beq.n	800723c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f000 f8dd 	bl	80073f4 <UART_Transmit_IT>
    return;
 800723a:	e014      	b.n	8007266 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800723c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007240:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007244:	2b00      	cmp	r3, #0
 8007246:	d00e      	beq.n	8007266 <HAL_UART_IRQHandler+0x54e>
 8007248:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800724c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007250:	2b00      	cmp	r3, #0
 8007252:	d008      	beq.n	8007266 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f000 f91d 	bl	8007494 <UART_EndTransmit_IT>
    return;
 800725a:	e004      	b.n	8007266 <HAL_UART_IRQHandler+0x54e>
    return;
 800725c:	bf00      	nop
 800725e:	e002      	b.n	8007266 <HAL_UART_IRQHandler+0x54e>
      return;
 8007260:	bf00      	nop
 8007262:	e000      	b.n	8007266 <HAL_UART_IRQHandler+0x54e>
      return;
 8007264:	bf00      	nop
  }
}
 8007266:	37e8      	adds	r7, #232	@ 0xe8
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}

0800726c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800726c:	b480      	push	{r7}
 800726e:	b083      	sub	sp, #12
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007274:	bf00      	nop
 8007276:	370c      	adds	r7, #12
 8007278:	46bd      	mov	sp, r7
 800727a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727e:	4770      	bx	lr

08007280 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007280:	b480      	push	{r7}
 8007282:	b083      	sub	sp, #12
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
 8007288:	460b      	mov	r3, r1
 800728a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800728c:	bf00      	nop
 800728e:	370c      	adds	r7, #12
 8007290:	46bd      	mov	sp, r7
 8007292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007296:	4770      	bx	lr

08007298 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007298:	b480      	push	{r7}
 800729a:	b085      	sub	sp, #20
 800729c:	af00      	add	r7, sp, #0
 800729e:	60f8      	str	r0, [r7, #12]
 80072a0:	60b9      	str	r1, [r7, #8]
 80072a2:	4613      	mov	r3, r2
 80072a4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	68ba      	ldr	r2, [r7, #8]
 80072aa:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	88fa      	ldrh	r2, [r7, #6]
 80072b0:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	88fa      	ldrh	r2, [r7, #6]
 80072b6:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	2200      	movs	r2, #0
 80072bc:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	2222      	movs	r2, #34	@ 0x22
 80072c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	691b      	ldr	r3, [r3, #16]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d007      	beq.n	80072de <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	68da      	ldr	r2, [r3, #12]
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80072dc:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	695a      	ldr	r2, [r3, #20]
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f042 0201 	orr.w	r2, r2, #1
 80072ec:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	68da      	ldr	r2, [r3, #12]
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f042 0220 	orr.w	r2, r2, #32
 80072fc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80072fe:	2300      	movs	r3, #0
}
 8007300:	4618      	mov	r0, r3
 8007302:	3714      	adds	r7, #20
 8007304:	46bd      	mov	sp, r7
 8007306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730a:	4770      	bx	lr

0800730c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800730c:	b480      	push	{r7}
 800730e:	b095      	sub	sp, #84	@ 0x54
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	330c      	adds	r3, #12
 800731a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800731e:	e853 3f00 	ldrex	r3, [r3]
 8007322:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007326:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800732a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	330c      	adds	r3, #12
 8007332:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007334:	643a      	str	r2, [r7, #64]	@ 0x40
 8007336:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007338:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800733a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800733c:	e841 2300 	strex	r3, r2, [r1]
 8007340:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007344:	2b00      	cmp	r3, #0
 8007346:	d1e5      	bne.n	8007314 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	3314      	adds	r3, #20
 800734e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007350:	6a3b      	ldr	r3, [r7, #32]
 8007352:	e853 3f00 	ldrex	r3, [r3]
 8007356:	61fb      	str	r3, [r7, #28]
   return(result);
 8007358:	69fb      	ldr	r3, [r7, #28]
 800735a:	f023 0301 	bic.w	r3, r3, #1
 800735e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	3314      	adds	r3, #20
 8007366:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007368:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800736a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800736c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800736e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007370:	e841 2300 	strex	r3, r2, [r1]
 8007374:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007378:	2b00      	cmp	r3, #0
 800737a:	d1e5      	bne.n	8007348 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007380:	2b01      	cmp	r3, #1
 8007382:	d119      	bne.n	80073b8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	330c      	adds	r3, #12
 800738a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	e853 3f00 	ldrex	r3, [r3]
 8007392:	60bb      	str	r3, [r7, #8]
   return(result);
 8007394:	68bb      	ldr	r3, [r7, #8]
 8007396:	f023 0310 	bic.w	r3, r3, #16
 800739a:	647b      	str	r3, [r7, #68]	@ 0x44
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	330c      	adds	r3, #12
 80073a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073a4:	61ba      	str	r2, [r7, #24]
 80073a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073a8:	6979      	ldr	r1, [r7, #20]
 80073aa:	69ba      	ldr	r2, [r7, #24]
 80073ac:	e841 2300 	strex	r3, r2, [r1]
 80073b0:	613b      	str	r3, [r7, #16]
   return(result);
 80073b2:	693b      	ldr	r3, [r7, #16]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d1e5      	bne.n	8007384 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2220      	movs	r2, #32
 80073bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2200      	movs	r2, #0
 80073c4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80073c6:	bf00      	nop
 80073c8:	3754      	adds	r7, #84	@ 0x54
 80073ca:	46bd      	mov	sp, r7
 80073cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d0:	4770      	bx	lr

080073d2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80073d2:	b580      	push	{r7, lr}
 80073d4:	b084      	sub	sp, #16
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073de:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	2200      	movs	r2, #0
 80073e4:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80073e6:	68f8      	ldr	r0, [r7, #12]
 80073e8:	f7ff ff40 	bl	800726c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80073ec:	bf00      	nop
 80073ee:	3710      	adds	r7, #16
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}

080073f4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b085      	sub	sp, #20
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007402:	b2db      	uxtb	r3, r3
 8007404:	2b21      	cmp	r3, #33	@ 0x21
 8007406:	d13e      	bne.n	8007486 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007410:	d114      	bne.n	800743c <UART_Transmit_IT+0x48>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	691b      	ldr	r3, [r3, #16]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d110      	bne.n	800743c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6a1b      	ldr	r3, [r3, #32]
 800741e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	881b      	ldrh	r3, [r3, #0]
 8007424:	461a      	mov	r2, r3
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800742e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6a1b      	ldr	r3, [r3, #32]
 8007434:	1c9a      	adds	r2, r3, #2
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	621a      	str	r2, [r3, #32]
 800743a:	e008      	b.n	800744e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6a1b      	ldr	r3, [r3, #32]
 8007440:	1c59      	adds	r1, r3, #1
 8007442:	687a      	ldr	r2, [r7, #4]
 8007444:	6211      	str	r1, [r2, #32]
 8007446:	781a      	ldrb	r2, [r3, #0]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007452:	b29b      	uxth	r3, r3
 8007454:	3b01      	subs	r3, #1
 8007456:	b29b      	uxth	r3, r3
 8007458:	687a      	ldr	r2, [r7, #4]
 800745a:	4619      	mov	r1, r3
 800745c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800745e:	2b00      	cmp	r3, #0
 8007460:	d10f      	bne.n	8007482 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	68da      	ldr	r2, [r3, #12]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007470:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	68da      	ldr	r2, [r3, #12]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007480:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007482:	2300      	movs	r3, #0
 8007484:	e000      	b.n	8007488 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007486:	2302      	movs	r3, #2
  }
}
 8007488:	4618      	mov	r0, r3
 800748a:	3714      	adds	r7, #20
 800748c:	46bd      	mov	sp, r7
 800748e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007492:	4770      	bx	lr

08007494 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b082      	sub	sp, #8
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	68da      	ldr	r2, [r3, #12]
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80074aa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2220      	movs	r2, #32
 80074b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80074b4:	6878      	ldr	r0, [r7, #4]
 80074b6:	f7fb fbcf 	bl	8002c58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80074ba:	2300      	movs	r3, #0
}
 80074bc:	4618      	mov	r0, r3
 80074be:	3708      	adds	r7, #8
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bd80      	pop	{r7, pc}

080074c4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b08c      	sub	sp, #48	@ 0x30
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80074cc:	2300      	movs	r3, #0
 80074ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80074d0:	2300      	movs	r3, #0
 80074d2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80074da:	b2db      	uxtb	r3, r3
 80074dc:	2b22      	cmp	r3, #34	@ 0x22
 80074de:	f040 80aa 	bne.w	8007636 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	689b      	ldr	r3, [r3, #8]
 80074e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074ea:	d115      	bne.n	8007518 <UART_Receive_IT+0x54>
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	691b      	ldr	r3, [r3, #16]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d111      	bne.n	8007518 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074f8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	b29b      	uxth	r3, r3
 8007502:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007506:	b29a      	uxth	r2, r3
 8007508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800750a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007510:	1c9a      	adds	r2, r3, #2
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	629a      	str	r2, [r3, #40]	@ 0x28
 8007516:	e024      	b.n	8007562 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800751c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	689b      	ldr	r3, [r3, #8]
 8007522:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007526:	d007      	beq.n	8007538 <UART_Receive_IT+0x74>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	689b      	ldr	r3, [r3, #8]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d10a      	bne.n	8007546 <UART_Receive_IT+0x82>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	691b      	ldr	r3, [r3, #16]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d106      	bne.n	8007546 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	b2da      	uxtb	r2, r3
 8007540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007542:	701a      	strb	r2, [r3, #0]
 8007544:	e008      	b.n	8007558 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	b2db      	uxtb	r3, r3
 800754e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007552:	b2da      	uxtb	r2, r3
 8007554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007556:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800755c:	1c5a      	adds	r2, r3, #1
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007566:	b29b      	uxth	r3, r3
 8007568:	3b01      	subs	r3, #1
 800756a:	b29b      	uxth	r3, r3
 800756c:	687a      	ldr	r2, [r7, #4]
 800756e:	4619      	mov	r1, r3
 8007570:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007572:	2b00      	cmp	r3, #0
 8007574:	d15d      	bne.n	8007632 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	68da      	ldr	r2, [r3, #12]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f022 0220 	bic.w	r2, r2, #32
 8007584:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	68da      	ldr	r2, [r3, #12]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007594:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	695a      	ldr	r2, [r3, #20]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f022 0201 	bic.w	r2, r2, #1
 80075a4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2220      	movs	r2, #32
 80075aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2200      	movs	r2, #0
 80075b2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075b8:	2b01      	cmp	r3, #1
 80075ba:	d135      	bne.n	8007628 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2200      	movs	r2, #0
 80075c0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	330c      	adds	r3, #12
 80075c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ca:	697b      	ldr	r3, [r7, #20]
 80075cc:	e853 3f00 	ldrex	r3, [r3]
 80075d0:	613b      	str	r3, [r7, #16]
   return(result);
 80075d2:	693b      	ldr	r3, [r7, #16]
 80075d4:	f023 0310 	bic.w	r3, r3, #16
 80075d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	330c      	adds	r3, #12
 80075e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075e2:	623a      	str	r2, [r7, #32]
 80075e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075e6:	69f9      	ldr	r1, [r7, #28]
 80075e8:	6a3a      	ldr	r2, [r7, #32]
 80075ea:	e841 2300 	strex	r3, r2, [r1]
 80075ee:	61bb      	str	r3, [r7, #24]
   return(result);
 80075f0:	69bb      	ldr	r3, [r7, #24]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d1e5      	bne.n	80075c2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f003 0310 	and.w	r3, r3, #16
 8007600:	2b10      	cmp	r3, #16
 8007602:	d10a      	bne.n	800761a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007604:	2300      	movs	r3, #0
 8007606:	60fb      	str	r3, [r7, #12]
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	60fb      	str	r3, [r7, #12]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	685b      	ldr	r3, [r3, #4]
 8007616:	60fb      	str	r3, [r7, #12]
 8007618:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800761e:	4619      	mov	r1, r3
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	f7ff fe2d 	bl	8007280 <HAL_UARTEx_RxEventCallback>
 8007626:	e002      	b.n	800762e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f7fb faef 	bl	8002c0c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800762e:	2300      	movs	r3, #0
 8007630:	e002      	b.n	8007638 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007632:	2300      	movs	r3, #0
 8007634:	e000      	b.n	8007638 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007636:	2302      	movs	r3, #2
  }
}
 8007638:	4618      	mov	r0, r3
 800763a:	3730      	adds	r7, #48	@ 0x30
 800763c:	46bd      	mov	sp, r7
 800763e:	bd80      	pop	{r7, pc}

08007640 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007640:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007644:	b0c0      	sub	sp, #256	@ 0x100
 8007646:	af00      	add	r7, sp, #0
 8007648:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800764c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	691b      	ldr	r3, [r3, #16]
 8007654:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007658:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800765c:	68d9      	ldr	r1, [r3, #12]
 800765e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007662:	681a      	ldr	r2, [r3, #0]
 8007664:	ea40 0301 	orr.w	r3, r0, r1
 8007668:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800766a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800766e:	689a      	ldr	r2, [r3, #8]
 8007670:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007674:	691b      	ldr	r3, [r3, #16]
 8007676:	431a      	orrs	r2, r3
 8007678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800767c:	695b      	ldr	r3, [r3, #20]
 800767e:	431a      	orrs	r2, r3
 8007680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007684:	69db      	ldr	r3, [r3, #28]
 8007686:	4313      	orrs	r3, r2
 8007688:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800768c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	68db      	ldr	r3, [r3, #12]
 8007694:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007698:	f021 010c 	bic.w	r1, r1, #12
 800769c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076a0:	681a      	ldr	r2, [r3, #0]
 80076a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80076a6:	430b      	orrs	r3, r1
 80076a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80076aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	695b      	ldr	r3, [r3, #20]
 80076b2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80076b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076ba:	6999      	ldr	r1, [r3, #24]
 80076bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076c0:	681a      	ldr	r2, [r3, #0]
 80076c2:	ea40 0301 	orr.w	r3, r0, r1
 80076c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80076c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076cc:	681a      	ldr	r2, [r3, #0]
 80076ce:	4b8f      	ldr	r3, [pc, #572]	@ (800790c <UART_SetConfig+0x2cc>)
 80076d0:	429a      	cmp	r2, r3
 80076d2:	d005      	beq.n	80076e0 <UART_SetConfig+0xa0>
 80076d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076d8:	681a      	ldr	r2, [r3, #0]
 80076da:	4b8d      	ldr	r3, [pc, #564]	@ (8007910 <UART_SetConfig+0x2d0>)
 80076dc:	429a      	cmp	r2, r3
 80076de:	d104      	bne.n	80076ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80076e0:	f7fe fdf8 	bl	80062d4 <HAL_RCC_GetPCLK2Freq>
 80076e4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80076e8:	e003      	b.n	80076f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80076ea:	f7fe fddf 	bl	80062ac <HAL_RCC_GetPCLK1Freq>
 80076ee:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80076f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076f6:	69db      	ldr	r3, [r3, #28]
 80076f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076fc:	f040 810c 	bne.w	8007918 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007700:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007704:	2200      	movs	r2, #0
 8007706:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800770a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800770e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007712:	4622      	mov	r2, r4
 8007714:	462b      	mov	r3, r5
 8007716:	1891      	adds	r1, r2, r2
 8007718:	65b9      	str	r1, [r7, #88]	@ 0x58
 800771a:	415b      	adcs	r3, r3
 800771c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800771e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007722:	4621      	mov	r1, r4
 8007724:	eb12 0801 	adds.w	r8, r2, r1
 8007728:	4629      	mov	r1, r5
 800772a:	eb43 0901 	adc.w	r9, r3, r1
 800772e:	f04f 0200 	mov.w	r2, #0
 8007732:	f04f 0300 	mov.w	r3, #0
 8007736:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800773a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800773e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007742:	4690      	mov	r8, r2
 8007744:	4699      	mov	r9, r3
 8007746:	4623      	mov	r3, r4
 8007748:	eb18 0303 	adds.w	r3, r8, r3
 800774c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007750:	462b      	mov	r3, r5
 8007752:	eb49 0303 	adc.w	r3, r9, r3
 8007756:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800775a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800775e:	685b      	ldr	r3, [r3, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007766:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800776a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800776e:	460b      	mov	r3, r1
 8007770:	18db      	adds	r3, r3, r3
 8007772:	653b      	str	r3, [r7, #80]	@ 0x50
 8007774:	4613      	mov	r3, r2
 8007776:	eb42 0303 	adc.w	r3, r2, r3
 800777a:	657b      	str	r3, [r7, #84]	@ 0x54
 800777c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007780:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007784:	f7f9 fa68 	bl	8000c58 <__aeabi_uldivmod>
 8007788:	4602      	mov	r2, r0
 800778a:	460b      	mov	r3, r1
 800778c:	4b61      	ldr	r3, [pc, #388]	@ (8007914 <UART_SetConfig+0x2d4>)
 800778e:	fba3 2302 	umull	r2, r3, r3, r2
 8007792:	095b      	lsrs	r3, r3, #5
 8007794:	011c      	lsls	r4, r3, #4
 8007796:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800779a:	2200      	movs	r2, #0
 800779c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80077a0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80077a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80077a8:	4642      	mov	r2, r8
 80077aa:	464b      	mov	r3, r9
 80077ac:	1891      	adds	r1, r2, r2
 80077ae:	64b9      	str	r1, [r7, #72]	@ 0x48
 80077b0:	415b      	adcs	r3, r3
 80077b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80077b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80077b8:	4641      	mov	r1, r8
 80077ba:	eb12 0a01 	adds.w	sl, r2, r1
 80077be:	4649      	mov	r1, r9
 80077c0:	eb43 0b01 	adc.w	fp, r3, r1
 80077c4:	f04f 0200 	mov.w	r2, #0
 80077c8:	f04f 0300 	mov.w	r3, #0
 80077cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80077d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80077d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80077d8:	4692      	mov	sl, r2
 80077da:	469b      	mov	fp, r3
 80077dc:	4643      	mov	r3, r8
 80077de:	eb1a 0303 	adds.w	r3, sl, r3
 80077e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80077e6:	464b      	mov	r3, r9
 80077e8:	eb4b 0303 	adc.w	r3, fp, r3
 80077ec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80077f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	2200      	movs	r2, #0
 80077f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80077fc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007800:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007804:	460b      	mov	r3, r1
 8007806:	18db      	adds	r3, r3, r3
 8007808:	643b      	str	r3, [r7, #64]	@ 0x40
 800780a:	4613      	mov	r3, r2
 800780c:	eb42 0303 	adc.w	r3, r2, r3
 8007810:	647b      	str	r3, [r7, #68]	@ 0x44
 8007812:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007816:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800781a:	f7f9 fa1d 	bl	8000c58 <__aeabi_uldivmod>
 800781e:	4602      	mov	r2, r0
 8007820:	460b      	mov	r3, r1
 8007822:	4611      	mov	r1, r2
 8007824:	4b3b      	ldr	r3, [pc, #236]	@ (8007914 <UART_SetConfig+0x2d4>)
 8007826:	fba3 2301 	umull	r2, r3, r3, r1
 800782a:	095b      	lsrs	r3, r3, #5
 800782c:	2264      	movs	r2, #100	@ 0x64
 800782e:	fb02 f303 	mul.w	r3, r2, r3
 8007832:	1acb      	subs	r3, r1, r3
 8007834:	00db      	lsls	r3, r3, #3
 8007836:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800783a:	4b36      	ldr	r3, [pc, #216]	@ (8007914 <UART_SetConfig+0x2d4>)
 800783c:	fba3 2302 	umull	r2, r3, r3, r2
 8007840:	095b      	lsrs	r3, r3, #5
 8007842:	005b      	lsls	r3, r3, #1
 8007844:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007848:	441c      	add	r4, r3
 800784a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800784e:	2200      	movs	r2, #0
 8007850:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007854:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007858:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800785c:	4642      	mov	r2, r8
 800785e:	464b      	mov	r3, r9
 8007860:	1891      	adds	r1, r2, r2
 8007862:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007864:	415b      	adcs	r3, r3
 8007866:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007868:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800786c:	4641      	mov	r1, r8
 800786e:	1851      	adds	r1, r2, r1
 8007870:	6339      	str	r1, [r7, #48]	@ 0x30
 8007872:	4649      	mov	r1, r9
 8007874:	414b      	adcs	r3, r1
 8007876:	637b      	str	r3, [r7, #52]	@ 0x34
 8007878:	f04f 0200 	mov.w	r2, #0
 800787c:	f04f 0300 	mov.w	r3, #0
 8007880:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007884:	4659      	mov	r1, fp
 8007886:	00cb      	lsls	r3, r1, #3
 8007888:	4651      	mov	r1, sl
 800788a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800788e:	4651      	mov	r1, sl
 8007890:	00ca      	lsls	r2, r1, #3
 8007892:	4610      	mov	r0, r2
 8007894:	4619      	mov	r1, r3
 8007896:	4603      	mov	r3, r0
 8007898:	4642      	mov	r2, r8
 800789a:	189b      	adds	r3, r3, r2
 800789c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80078a0:	464b      	mov	r3, r9
 80078a2:	460a      	mov	r2, r1
 80078a4:	eb42 0303 	adc.w	r3, r2, r3
 80078a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80078ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078b0:	685b      	ldr	r3, [r3, #4]
 80078b2:	2200      	movs	r2, #0
 80078b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80078b8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80078bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80078c0:	460b      	mov	r3, r1
 80078c2:	18db      	adds	r3, r3, r3
 80078c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80078c6:	4613      	mov	r3, r2
 80078c8:	eb42 0303 	adc.w	r3, r2, r3
 80078cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80078ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80078d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80078d6:	f7f9 f9bf 	bl	8000c58 <__aeabi_uldivmod>
 80078da:	4602      	mov	r2, r0
 80078dc:	460b      	mov	r3, r1
 80078de:	4b0d      	ldr	r3, [pc, #52]	@ (8007914 <UART_SetConfig+0x2d4>)
 80078e0:	fba3 1302 	umull	r1, r3, r3, r2
 80078e4:	095b      	lsrs	r3, r3, #5
 80078e6:	2164      	movs	r1, #100	@ 0x64
 80078e8:	fb01 f303 	mul.w	r3, r1, r3
 80078ec:	1ad3      	subs	r3, r2, r3
 80078ee:	00db      	lsls	r3, r3, #3
 80078f0:	3332      	adds	r3, #50	@ 0x32
 80078f2:	4a08      	ldr	r2, [pc, #32]	@ (8007914 <UART_SetConfig+0x2d4>)
 80078f4:	fba2 2303 	umull	r2, r3, r2, r3
 80078f8:	095b      	lsrs	r3, r3, #5
 80078fa:	f003 0207 	and.w	r2, r3, #7
 80078fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4422      	add	r2, r4
 8007906:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007908:	e106      	b.n	8007b18 <UART_SetConfig+0x4d8>
 800790a:	bf00      	nop
 800790c:	40011000 	.word	0x40011000
 8007910:	40011400 	.word	0x40011400
 8007914:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007918:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800791c:	2200      	movs	r2, #0
 800791e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007922:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007926:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800792a:	4642      	mov	r2, r8
 800792c:	464b      	mov	r3, r9
 800792e:	1891      	adds	r1, r2, r2
 8007930:	6239      	str	r1, [r7, #32]
 8007932:	415b      	adcs	r3, r3
 8007934:	627b      	str	r3, [r7, #36]	@ 0x24
 8007936:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800793a:	4641      	mov	r1, r8
 800793c:	1854      	adds	r4, r2, r1
 800793e:	4649      	mov	r1, r9
 8007940:	eb43 0501 	adc.w	r5, r3, r1
 8007944:	f04f 0200 	mov.w	r2, #0
 8007948:	f04f 0300 	mov.w	r3, #0
 800794c:	00eb      	lsls	r3, r5, #3
 800794e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007952:	00e2      	lsls	r2, r4, #3
 8007954:	4614      	mov	r4, r2
 8007956:	461d      	mov	r5, r3
 8007958:	4643      	mov	r3, r8
 800795a:	18e3      	adds	r3, r4, r3
 800795c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007960:	464b      	mov	r3, r9
 8007962:	eb45 0303 	adc.w	r3, r5, r3
 8007966:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800796a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	2200      	movs	r2, #0
 8007972:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007976:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800797a:	f04f 0200 	mov.w	r2, #0
 800797e:	f04f 0300 	mov.w	r3, #0
 8007982:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007986:	4629      	mov	r1, r5
 8007988:	008b      	lsls	r3, r1, #2
 800798a:	4621      	mov	r1, r4
 800798c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007990:	4621      	mov	r1, r4
 8007992:	008a      	lsls	r2, r1, #2
 8007994:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007998:	f7f9 f95e 	bl	8000c58 <__aeabi_uldivmod>
 800799c:	4602      	mov	r2, r0
 800799e:	460b      	mov	r3, r1
 80079a0:	4b60      	ldr	r3, [pc, #384]	@ (8007b24 <UART_SetConfig+0x4e4>)
 80079a2:	fba3 2302 	umull	r2, r3, r3, r2
 80079a6:	095b      	lsrs	r3, r3, #5
 80079a8:	011c      	lsls	r4, r3, #4
 80079aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80079ae:	2200      	movs	r2, #0
 80079b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80079b4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80079b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80079bc:	4642      	mov	r2, r8
 80079be:	464b      	mov	r3, r9
 80079c0:	1891      	adds	r1, r2, r2
 80079c2:	61b9      	str	r1, [r7, #24]
 80079c4:	415b      	adcs	r3, r3
 80079c6:	61fb      	str	r3, [r7, #28]
 80079c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80079cc:	4641      	mov	r1, r8
 80079ce:	1851      	adds	r1, r2, r1
 80079d0:	6139      	str	r1, [r7, #16]
 80079d2:	4649      	mov	r1, r9
 80079d4:	414b      	adcs	r3, r1
 80079d6:	617b      	str	r3, [r7, #20]
 80079d8:	f04f 0200 	mov.w	r2, #0
 80079dc:	f04f 0300 	mov.w	r3, #0
 80079e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80079e4:	4659      	mov	r1, fp
 80079e6:	00cb      	lsls	r3, r1, #3
 80079e8:	4651      	mov	r1, sl
 80079ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80079ee:	4651      	mov	r1, sl
 80079f0:	00ca      	lsls	r2, r1, #3
 80079f2:	4610      	mov	r0, r2
 80079f4:	4619      	mov	r1, r3
 80079f6:	4603      	mov	r3, r0
 80079f8:	4642      	mov	r2, r8
 80079fa:	189b      	adds	r3, r3, r2
 80079fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007a00:	464b      	mov	r3, r9
 8007a02:	460a      	mov	r2, r1
 8007a04:	eb42 0303 	adc.w	r3, r2, r3
 8007a08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007a0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a10:	685b      	ldr	r3, [r3, #4]
 8007a12:	2200      	movs	r2, #0
 8007a14:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007a16:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007a18:	f04f 0200 	mov.w	r2, #0
 8007a1c:	f04f 0300 	mov.w	r3, #0
 8007a20:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007a24:	4649      	mov	r1, r9
 8007a26:	008b      	lsls	r3, r1, #2
 8007a28:	4641      	mov	r1, r8
 8007a2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a2e:	4641      	mov	r1, r8
 8007a30:	008a      	lsls	r2, r1, #2
 8007a32:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007a36:	f7f9 f90f 	bl	8000c58 <__aeabi_uldivmod>
 8007a3a:	4602      	mov	r2, r0
 8007a3c:	460b      	mov	r3, r1
 8007a3e:	4611      	mov	r1, r2
 8007a40:	4b38      	ldr	r3, [pc, #224]	@ (8007b24 <UART_SetConfig+0x4e4>)
 8007a42:	fba3 2301 	umull	r2, r3, r3, r1
 8007a46:	095b      	lsrs	r3, r3, #5
 8007a48:	2264      	movs	r2, #100	@ 0x64
 8007a4a:	fb02 f303 	mul.w	r3, r2, r3
 8007a4e:	1acb      	subs	r3, r1, r3
 8007a50:	011b      	lsls	r3, r3, #4
 8007a52:	3332      	adds	r3, #50	@ 0x32
 8007a54:	4a33      	ldr	r2, [pc, #204]	@ (8007b24 <UART_SetConfig+0x4e4>)
 8007a56:	fba2 2303 	umull	r2, r3, r2, r3
 8007a5a:	095b      	lsrs	r3, r3, #5
 8007a5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007a60:	441c      	add	r4, r3
 8007a62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a66:	2200      	movs	r2, #0
 8007a68:	673b      	str	r3, [r7, #112]	@ 0x70
 8007a6a:	677a      	str	r2, [r7, #116]	@ 0x74
 8007a6c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007a70:	4642      	mov	r2, r8
 8007a72:	464b      	mov	r3, r9
 8007a74:	1891      	adds	r1, r2, r2
 8007a76:	60b9      	str	r1, [r7, #8]
 8007a78:	415b      	adcs	r3, r3
 8007a7a:	60fb      	str	r3, [r7, #12]
 8007a7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007a80:	4641      	mov	r1, r8
 8007a82:	1851      	adds	r1, r2, r1
 8007a84:	6039      	str	r1, [r7, #0]
 8007a86:	4649      	mov	r1, r9
 8007a88:	414b      	adcs	r3, r1
 8007a8a:	607b      	str	r3, [r7, #4]
 8007a8c:	f04f 0200 	mov.w	r2, #0
 8007a90:	f04f 0300 	mov.w	r3, #0
 8007a94:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007a98:	4659      	mov	r1, fp
 8007a9a:	00cb      	lsls	r3, r1, #3
 8007a9c:	4651      	mov	r1, sl
 8007a9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007aa2:	4651      	mov	r1, sl
 8007aa4:	00ca      	lsls	r2, r1, #3
 8007aa6:	4610      	mov	r0, r2
 8007aa8:	4619      	mov	r1, r3
 8007aaa:	4603      	mov	r3, r0
 8007aac:	4642      	mov	r2, r8
 8007aae:	189b      	adds	r3, r3, r2
 8007ab0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007ab2:	464b      	mov	r3, r9
 8007ab4:	460a      	mov	r2, r1
 8007ab6:	eb42 0303 	adc.w	r3, r2, r3
 8007aba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	663b      	str	r3, [r7, #96]	@ 0x60
 8007ac6:	667a      	str	r2, [r7, #100]	@ 0x64
 8007ac8:	f04f 0200 	mov.w	r2, #0
 8007acc:	f04f 0300 	mov.w	r3, #0
 8007ad0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007ad4:	4649      	mov	r1, r9
 8007ad6:	008b      	lsls	r3, r1, #2
 8007ad8:	4641      	mov	r1, r8
 8007ada:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ade:	4641      	mov	r1, r8
 8007ae0:	008a      	lsls	r2, r1, #2
 8007ae2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007ae6:	f7f9 f8b7 	bl	8000c58 <__aeabi_uldivmod>
 8007aea:	4602      	mov	r2, r0
 8007aec:	460b      	mov	r3, r1
 8007aee:	4b0d      	ldr	r3, [pc, #52]	@ (8007b24 <UART_SetConfig+0x4e4>)
 8007af0:	fba3 1302 	umull	r1, r3, r3, r2
 8007af4:	095b      	lsrs	r3, r3, #5
 8007af6:	2164      	movs	r1, #100	@ 0x64
 8007af8:	fb01 f303 	mul.w	r3, r1, r3
 8007afc:	1ad3      	subs	r3, r2, r3
 8007afe:	011b      	lsls	r3, r3, #4
 8007b00:	3332      	adds	r3, #50	@ 0x32
 8007b02:	4a08      	ldr	r2, [pc, #32]	@ (8007b24 <UART_SetConfig+0x4e4>)
 8007b04:	fba2 2303 	umull	r2, r3, r2, r3
 8007b08:	095b      	lsrs	r3, r3, #5
 8007b0a:	f003 020f 	and.w	r2, r3, #15
 8007b0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4422      	add	r2, r4
 8007b16:	609a      	str	r2, [r3, #8]
}
 8007b18:	bf00      	nop
 8007b1a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b24:	51eb851f 	.word	0x51eb851f

08007b28 <__cvt>:
 8007b28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b2c:	ec57 6b10 	vmov	r6, r7, d0
 8007b30:	2f00      	cmp	r7, #0
 8007b32:	460c      	mov	r4, r1
 8007b34:	4619      	mov	r1, r3
 8007b36:	463b      	mov	r3, r7
 8007b38:	bfbb      	ittet	lt
 8007b3a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007b3e:	461f      	movlt	r7, r3
 8007b40:	2300      	movge	r3, #0
 8007b42:	232d      	movlt	r3, #45	@ 0x2d
 8007b44:	700b      	strb	r3, [r1, #0]
 8007b46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007b48:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007b4c:	4691      	mov	r9, r2
 8007b4e:	f023 0820 	bic.w	r8, r3, #32
 8007b52:	bfbc      	itt	lt
 8007b54:	4632      	movlt	r2, r6
 8007b56:	4616      	movlt	r6, r2
 8007b58:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007b5c:	d005      	beq.n	8007b6a <__cvt+0x42>
 8007b5e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007b62:	d100      	bne.n	8007b66 <__cvt+0x3e>
 8007b64:	3401      	adds	r4, #1
 8007b66:	2102      	movs	r1, #2
 8007b68:	e000      	b.n	8007b6c <__cvt+0x44>
 8007b6a:	2103      	movs	r1, #3
 8007b6c:	ab03      	add	r3, sp, #12
 8007b6e:	9301      	str	r3, [sp, #4]
 8007b70:	ab02      	add	r3, sp, #8
 8007b72:	9300      	str	r3, [sp, #0]
 8007b74:	ec47 6b10 	vmov	d0, r6, r7
 8007b78:	4653      	mov	r3, sl
 8007b7a:	4622      	mov	r2, r4
 8007b7c:	f000 fea0 	bl	80088c0 <_dtoa_r>
 8007b80:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007b84:	4605      	mov	r5, r0
 8007b86:	d119      	bne.n	8007bbc <__cvt+0x94>
 8007b88:	f019 0f01 	tst.w	r9, #1
 8007b8c:	d00e      	beq.n	8007bac <__cvt+0x84>
 8007b8e:	eb00 0904 	add.w	r9, r0, r4
 8007b92:	2200      	movs	r2, #0
 8007b94:	2300      	movs	r3, #0
 8007b96:	4630      	mov	r0, r6
 8007b98:	4639      	mov	r1, r7
 8007b9a:	f7f8 ff9d 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b9e:	b108      	cbz	r0, 8007ba4 <__cvt+0x7c>
 8007ba0:	f8cd 900c 	str.w	r9, [sp, #12]
 8007ba4:	2230      	movs	r2, #48	@ 0x30
 8007ba6:	9b03      	ldr	r3, [sp, #12]
 8007ba8:	454b      	cmp	r3, r9
 8007baa:	d31e      	bcc.n	8007bea <__cvt+0xc2>
 8007bac:	9b03      	ldr	r3, [sp, #12]
 8007bae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007bb0:	1b5b      	subs	r3, r3, r5
 8007bb2:	4628      	mov	r0, r5
 8007bb4:	6013      	str	r3, [r2, #0]
 8007bb6:	b004      	add	sp, #16
 8007bb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bbc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007bc0:	eb00 0904 	add.w	r9, r0, r4
 8007bc4:	d1e5      	bne.n	8007b92 <__cvt+0x6a>
 8007bc6:	7803      	ldrb	r3, [r0, #0]
 8007bc8:	2b30      	cmp	r3, #48	@ 0x30
 8007bca:	d10a      	bne.n	8007be2 <__cvt+0xba>
 8007bcc:	2200      	movs	r2, #0
 8007bce:	2300      	movs	r3, #0
 8007bd0:	4630      	mov	r0, r6
 8007bd2:	4639      	mov	r1, r7
 8007bd4:	f7f8 ff80 	bl	8000ad8 <__aeabi_dcmpeq>
 8007bd8:	b918      	cbnz	r0, 8007be2 <__cvt+0xba>
 8007bda:	f1c4 0401 	rsb	r4, r4, #1
 8007bde:	f8ca 4000 	str.w	r4, [sl]
 8007be2:	f8da 3000 	ldr.w	r3, [sl]
 8007be6:	4499      	add	r9, r3
 8007be8:	e7d3      	b.n	8007b92 <__cvt+0x6a>
 8007bea:	1c59      	adds	r1, r3, #1
 8007bec:	9103      	str	r1, [sp, #12]
 8007bee:	701a      	strb	r2, [r3, #0]
 8007bf0:	e7d9      	b.n	8007ba6 <__cvt+0x7e>

08007bf2 <__exponent>:
 8007bf2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007bf4:	2900      	cmp	r1, #0
 8007bf6:	bfba      	itte	lt
 8007bf8:	4249      	neglt	r1, r1
 8007bfa:	232d      	movlt	r3, #45	@ 0x2d
 8007bfc:	232b      	movge	r3, #43	@ 0x2b
 8007bfe:	2909      	cmp	r1, #9
 8007c00:	7002      	strb	r2, [r0, #0]
 8007c02:	7043      	strb	r3, [r0, #1]
 8007c04:	dd29      	ble.n	8007c5a <__exponent+0x68>
 8007c06:	f10d 0307 	add.w	r3, sp, #7
 8007c0a:	461d      	mov	r5, r3
 8007c0c:	270a      	movs	r7, #10
 8007c0e:	461a      	mov	r2, r3
 8007c10:	fbb1 f6f7 	udiv	r6, r1, r7
 8007c14:	fb07 1416 	mls	r4, r7, r6, r1
 8007c18:	3430      	adds	r4, #48	@ 0x30
 8007c1a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007c1e:	460c      	mov	r4, r1
 8007c20:	2c63      	cmp	r4, #99	@ 0x63
 8007c22:	f103 33ff 	add.w	r3, r3, #4294967295
 8007c26:	4631      	mov	r1, r6
 8007c28:	dcf1      	bgt.n	8007c0e <__exponent+0x1c>
 8007c2a:	3130      	adds	r1, #48	@ 0x30
 8007c2c:	1e94      	subs	r4, r2, #2
 8007c2e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007c32:	1c41      	adds	r1, r0, #1
 8007c34:	4623      	mov	r3, r4
 8007c36:	42ab      	cmp	r3, r5
 8007c38:	d30a      	bcc.n	8007c50 <__exponent+0x5e>
 8007c3a:	f10d 0309 	add.w	r3, sp, #9
 8007c3e:	1a9b      	subs	r3, r3, r2
 8007c40:	42ac      	cmp	r4, r5
 8007c42:	bf88      	it	hi
 8007c44:	2300      	movhi	r3, #0
 8007c46:	3302      	adds	r3, #2
 8007c48:	4403      	add	r3, r0
 8007c4a:	1a18      	subs	r0, r3, r0
 8007c4c:	b003      	add	sp, #12
 8007c4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c50:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007c54:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007c58:	e7ed      	b.n	8007c36 <__exponent+0x44>
 8007c5a:	2330      	movs	r3, #48	@ 0x30
 8007c5c:	3130      	adds	r1, #48	@ 0x30
 8007c5e:	7083      	strb	r3, [r0, #2]
 8007c60:	70c1      	strb	r1, [r0, #3]
 8007c62:	1d03      	adds	r3, r0, #4
 8007c64:	e7f1      	b.n	8007c4a <__exponent+0x58>
	...

08007c68 <_printf_float>:
 8007c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c6c:	b08d      	sub	sp, #52	@ 0x34
 8007c6e:	460c      	mov	r4, r1
 8007c70:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007c74:	4616      	mov	r6, r2
 8007c76:	461f      	mov	r7, r3
 8007c78:	4605      	mov	r5, r0
 8007c7a:	f000 fd11 	bl	80086a0 <_localeconv_r>
 8007c7e:	6803      	ldr	r3, [r0, #0]
 8007c80:	9304      	str	r3, [sp, #16]
 8007c82:	4618      	mov	r0, r3
 8007c84:	f7f8 fafc 	bl	8000280 <strlen>
 8007c88:	2300      	movs	r3, #0
 8007c8a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c8c:	f8d8 3000 	ldr.w	r3, [r8]
 8007c90:	9005      	str	r0, [sp, #20]
 8007c92:	3307      	adds	r3, #7
 8007c94:	f023 0307 	bic.w	r3, r3, #7
 8007c98:	f103 0208 	add.w	r2, r3, #8
 8007c9c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007ca0:	f8d4 b000 	ldr.w	fp, [r4]
 8007ca4:	f8c8 2000 	str.w	r2, [r8]
 8007ca8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007cac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007cb0:	9307      	str	r3, [sp, #28]
 8007cb2:	f8cd 8018 	str.w	r8, [sp, #24]
 8007cb6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007cba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007cbe:	4b9c      	ldr	r3, [pc, #624]	@ (8007f30 <_printf_float+0x2c8>)
 8007cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8007cc4:	f7f8 ff3a 	bl	8000b3c <__aeabi_dcmpun>
 8007cc8:	bb70      	cbnz	r0, 8007d28 <_printf_float+0xc0>
 8007cca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007cce:	4b98      	ldr	r3, [pc, #608]	@ (8007f30 <_printf_float+0x2c8>)
 8007cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8007cd4:	f7f8 ff14 	bl	8000b00 <__aeabi_dcmple>
 8007cd8:	bb30      	cbnz	r0, 8007d28 <_printf_float+0xc0>
 8007cda:	2200      	movs	r2, #0
 8007cdc:	2300      	movs	r3, #0
 8007cde:	4640      	mov	r0, r8
 8007ce0:	4649      	mov	r1, r9
 8007ce2:	f7f8 ff03 	bl	8000aec <__aeabi_dcmplt>
 8007ce6:	b110      	cbz	r0, 8007cee <_printf_float+0x86>
 8007ce8:	232d      	movs	r3, #45	@ 0x2d
 8007cea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007cee:	4a91      	ldr	r2, [pc, #580]	@ (8007f34 <_printf_float+0x2cc>)
 8007cf0:	4b91      	ldr	r3, [pc, #580]	@ (8007f38 <_printf_float+0x2d0>)
 8007cf2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007cf6:	bf8c      	ite	hi
 8007cf8:	4690      	movhi	r8, r2
 8007cfa:	4698      	movls	r8, r3
 8007cfc:	2303      	movs	r3, #3
 8007cfe:	6123      	str	r3, [r4, #16]
 8007d00:	f02b 0304 	bic.w	r3, fp, #4
 8007d04:	6023      	str	r3, [r4, #0]
 8007d06:	f04f 0900 	mov.w	r9, #0
 8007d0a:	9700      	str	r7, [sp, #0]
 8007d0c:	4633      	mov	r3, r6
 8007d0e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007d10:	4621      	mov	r1, r4
 8007d12:	4628      	mov	r0, r5
 8007d14:	f000 f9d2 	bl	80080bc <_printf_common>
 8007d18:	3001      	adds	r0, #1
 8007d1a:	f040 808d 	bne.w	8007e38 <_printf_float+0x1d0>
 8007d1e:	f04f 30ff 	mov.w	r0, #4294967295
 8007d22:	b00d      	add	sp, #52	@ 0x34
 8007d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d28:	4642      	mov	r2, r8
 8007d2a:	464b      	mov	r3, r9
 8007d2c:	4640      	mov	r0, r8
 8007d2e:	4649      	mov	r1, r9
 8007d30:	f7f8 ff04 	bl	8000b3c <__aeabi_dcmpun>
 8007d34:	b140      	cbz	r0, 8007d48 <_printf_float+0xe0>
 8007d36:	464b      	mov	r3, r9
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	bfbc      	itt	lt
 8007d3c:	232d      	movlt	r3, #45	@ 0x2d
 8007d3e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007d42:	4a7e      	ldr	r2, [pc, #504]	@ (8007f3c <_printf_float+0x2d4>)
 8007d44:	4b7e      	ldr	r3, [pc, #504]	@ (8007f40 <_printf_float+0x2d8>)
 8007d46:	e7d4      	b.n	8007cf2 <_printf_float+0x8a>
 8007d48:	6863      	ldr	r3, [r4, #4]
 8007d4a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007d4e:	9206      	str	r2, [sp, #24]
 8007d50:	1c5a      	adds	r2, r3, #1
 8007d52:	d13b      	bne.n	8007dcc <_printf_float+0x164>
 8007d54:	2306      	movs	r3, #6
 8007d56:	6063      	str	r3, [r4, #4]
 8007d58:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	6022      	str	r2, [r4, #0]
 8007d60:	9303      	str	r3, [sp, #12]
 8007d62:	ab0a      	add	r3, sp, #40	@ 0x28
 8007d64:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007d68:	ab09      	add	r3, sp, #36	@ 0x24
 8007d6a:	9300      	str	r3, [sp, #0]
 8007d6c:	6861      	ldr	r1, [r4, #4]
 8007d6e:	ec49 8b10 	vmov	d0, r8, r9
 8007d72:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007d76:	4628      	mov	r0, r5
 8007d78:	f7ff fed6 	bl	8007b28 <__cvt>
 8007d7c:	9b06      	ldr	r3, [sp, #24]
 8007d7e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007d80:	2b47      	cmp	r3, #71	@ 0x47
 8007d82:	4680      	mov	r8, r0
 8007d84:	d129      	bne.n	8007dda <_printf_float+0x172>
 8007d86:	1cc8      	adds	r0, r1, #3
 8007d88:	db02      	blt.n	8007d90 <_printf_float+0x128>
 8007d8a:	6863      	ldr	r3, [r4, #4]
 8007d8c:	4299      	cmp	r1, r3
 8007d8e:	dd41      	ble.n	8007e14 <_printf_float+0x1ac>
 8007d90:	f1aa 0a02 	sub.w	sl, sl, #2
 8007d94:	fa5f fa8a 	uxtb.w	sl, sl
 8007d98:	3901      	subs	r1, #1
 8007d9a:	4652      	mov	r2, sl
 8007d9c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007da0:	9109      	str	r1, [sp, #36]	@ 0x24
 8007da2:	f7ff ff26 	bl	8007bf2 <__exponent>
 8007da6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007da8:	1813      	adds	r3, r2, r0
 8007daa:	2a01      	cmp	r2, #1
 8007dac:	4681      	mov	r9, r0
 8007dae:	6123      	str	r3, [r4, #16]
 8007db0:	dc02      	bgt.n	8007db8 <_printf_float+0x150>
 8007db2:	6822      	ldr	r2, [r4, #0]
 8007db4:	07d2      	lsls	r2, r2, #31
 8007db6:	d501      	bpl.n	8007dbc <_printf_float+0x154>
 8007db8:	3301      	adds	r3, #1
 8007dba:	6123      	str	r3, [r4, #16]
 8007dbc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d0a2      	beq.n	8007d0a <_printf_float+0xa2>
 8007dc4:	232d      	movs	r3, #45	@ 0x2d
 8007dc6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007dca:	e79e      	b.n	8007d0a <_printf_float+0xa2>
 8007dcc:	9a06      	ldr	r2, [sp, #24]
 8007dce:	2a47      	cmp	r2, #71	@ 0x47
 8007dd0:	d1c2      	bne.n	8007d58 <_printf_float+0xf0>
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d1c0      	bne.n	8007d58 <_printf_float+0xf0>
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	e7bd      	b.n	8007d56 <_printf_float+0xee>
 8007dda:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007dde:	d9db      	bls.n	8007d98 <_printf_float+0x130>
 8007de0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007de4:	d118      	bne.n	8007e18 <_printf_float+0x1b0>
 8007de6:	2900      	cmp	r1, #0
 8007de8:	6863      	ldr	r3, [r4, #4]
 8007dea:	dd0b      	ble.n	8007e04 <_printf_float+0x19c>
 8007dec:	6121      	str	r1, [r4, #16]
 8007dee:	b913      	cbnz	r3, 8007df6 <_printf_float+0x18e>
 8007df0:	6822      	ldr	r2, [r4, #0]
 8007df2:	07d0      	lsls	r0, r2, #31
 8007df4:	d502      	bpl.n	8007dfc <_printf_float+0x194>
 8007df6:	3301      	adds	r3, #1
 8007df8:	440b      	add	r3, r1
 8007dfa:	6123      	str	r3, [r4, #16]
 8007dfc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007dfe:	f04f 0900 	mov.w	r9, #0
 8007e02:	e7db      	b.n	8007dbc <_printf_float+0x154>
 8007e04:	b913      	cbnz	r3, 8007e0c <_printf_float+0x1a4>
 8007e06:	6822      	ldr	r2, [r4, #0]
 8007e08:	07d2      	lsls	r2, r2, #31
 8007e0a:	d501      	bpl.n	8007e10 <_printf_float+0x1a8>
 8007e0c:	3302      	adds	r3, #2
 8007e0e:	e7f4      	b.n	8007dfa <_printf_float+0x192>
 8007e10:	2301      	movs	r3, #1
 8007e12:	e7f2      	b.n	8007dfa <_printf_float+0x192>
 8007e14:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007e18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e1a:	4299      	cmp	r1, r3
 8007e1c:	db05      	blt.n	8007e2a <_printf_float+0x1c2>
 8007e1e:	6823      	ldr	r3, [r4, #0]
 8007e20:	6121      	str	r1, [r4, #16]
 8007e22:	07d8      	lsls	r0, r3, #31
 8007e24:	d5ea      	bpl.n	8007dfc <_printf_float+0x194>
 8007e26:	1c4b      	adds	r3, r1, #1
 8007e28:	e7e7      	b.n	8007dfa <_printf_float+0x192>
 8007e2a:	2900      	cmp	r1, #0
 8007e2c:	bfd4      	ite	le
 8007e2e:	f1c1 0202 	rsble	r2, r1, #2
 8007e32:	2201      	movgt	r2, #1
 8007e34:	4413      	add	r3, r2
 8007e36:	e7e0      	b.n	8007dfa <_printf_float+0x192>
 8007e38:	6823      	ldr	r3, [r4, #0]
 8007e3a:	055a      	lsls	r2, r3, #21
 8007e3c:	d407      	bmi.n	8007e4e <_printf_float+0x1e6>
 8007e3e:	6923      	ldr	r3, [r4, #16]
 8007e40:	4642      	mov	r2, r8
 8007e42:	4631      	mov	r1, r6
 8007e44:	4628      	mov	r0, r5
 8007e46:	47b8      	blx	r7
 8007e48:	3001      	adds	r0, #1
 8007e4a:	d12b      	bne.n	8007ea4 <_printf_float+0x23c>
 8007e4c:	e767      	b.n	8007d1e <_printf_float+0xb6>
 8007e4e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007e52:	f240 80dd 	bls.w	8008010 <_printf_float+0x3a8>
 8007e56:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	f7f8 fe3b 	bl	8000ad8 <__aeabi_dcmpeq>
 8007e62:	2800      	cmp	r0, #0
 8007e64:	d033      	beq.n	8007ece <_printf_float+0x266>
 8007e66:	4a37      	ldr	r2, [pc, #220]	@ (8007f44 <_printf_float+0x2dc>)
 8007e68:	2301      	movs	r3, #1
 8007e6a:	4631      	mov	r1, r6
 8007e6c:	4628      	mov	r0, r5
 8007e6e:	47b8      	blx	r7
 8007e70:	3001      	adds	r0, #1
 8007e72:	f43f af54 	beq.w	8007d1e <_printf_float+0xb6>
 8007e76:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007e7a:	4543      	cmp	r3, r8
 8007e7c:	db02      	blt.n	8007e84 <_printf_float+0x21c>
 8007e7e:	6823      	ldr	r3, [r4, #0]
 8007e80:	07d8      	lsls	r0, r3, #31
 8007e82:	d50f      	bpl.n	8007ea4 <_printf_float+0x23c>
 8007e84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e88:	4631      	mov	r1, r6
 8007e8a:	4628      	mov	r0, r5
 8007e8c:	47b8      	blx	r7
 8007e8e:	3001      	adds	r0, #1
 8007e90:	f43f af45 	beq.w	8007d1e <_printf_float+0xb6>
 8007e94:	f04f 0900 	mov.w	r9, #0
 8007e98:	f108 38ff 	add.w	r8, r8, #4294967295
 8007e9c:	f104 0a1a 	add.w	sl, r4, #26
 8007ea0:	45c8      	cmp	r8, r9
 8007ea2:	dc09      	bgt.n	8007eb8 <_printf_float+0x250>
 8007ea4:	6823      	ldr	r3, [r4, #0]
 8007ea6:	079b      	lsls	r3, r3, #30
 8007ea8:	f100 8103 	bmi.w	80080b2 <_printf_float+0x44a>
 8007eac:	68e0      	ldr	r0, [r4, #12]
 8007eae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007eb0:	4298      	cmp	r0, r3
 8007eb2:	bfb8      	it	lt
 8007eb4:	4618      	movlt	r0, r3
 8007eb6:	e734      	b.n	8007d22 <_printf_float+0xba>
 8007eb8:	2301      	movs	r3, #1
 8007eba:	4652      	mov	r2, sl
 8007ebc:	4631      	mov	r1, r6
 8007ebe:	4628      	mov	r0, r5
 8007ec0:	47b8      	blx	r7
 8007ec2:	3001      	adds	r0, #1
 8007ec4:	f43f af2b 	beq.w	8007d1e <_printf_float+0xb6>
 8007ec8:	f109 0901 	add.w	r9, r9, #1
 8007ecc:	e7e8      	b.n	8007ea0 <_printf_float+0x238>
 8007ece:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	dc39      	bgt.n	8007f48 <_printf_float+0x2e0>
 8007ed4:	4a1b      	ldr	r2, [pc, #108]	@ (8007f44 <_printf_float+0x2dc>)
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	4631      	mov	r1, r6
 8007eda:	4628      	mov	r0, r5
 8007edc:	47b8      	blx	r7
 8007ede:	3001      	adds	r0, #1
 8007ee0:	f43f af1d 	beq.w	8007d1e <_printf_float+0xb6>
 8007ee4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007ee8:	ea59 0303 	orrs.w	r3, r9, r3
 8007eec:	d102      	bne.n	8007ef4 <_printf_float+0x28c>
 8007eee:	6823      	ldr	r3, [r4, #0]
 8007ef0:	07d9      	lsls	r1, r3, #31
 8007ef2:	d5d7      	bpl.n	8007ea4 <_printf_float+0x23c>
 8007ef4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ef8:	4631      	mov	r1, r6
 8007efa:	4628      	mov	r0, r5
 8007efc:	47b8      	blx	r7
 8007efe:	3001      	adds	r0, #1
 8007f00:	f43f af0d 	beq.w	8007d1e <_printf_float+0xb6>
 8007f04:	f04f 0a00 	mov.w	sl, #0
 8007f08:	f104 0b1a 	add.w	fp, r4, #26
 8007f0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f0e:	425b      	negs	r3, r3
 8007f10:	4553      	cmp	r3, sl
 8007f12:	dc01      	bgt.n	8007f18 <_printf_float+0x2b0>
 8007f14:	464b      	mov	r3, r9
 8007f16:	e793      	b.n	8007e40 <_printf_float+0x1d8>
 8007f18:	2301      	movs	r3, #1
 8007f1a:	465a      	mov	r2, fp
 8007f1c:	4631      	mov	r1, r6
 8007f1e:	4628      	mov	r0, r5
 8007f20:	47b8      	blx	r7
 8007f22:	3001      	adds	r0, #1
 8007f24:	f43f aefb 	beq.w	8007d1e <_printf_float+0xb6>
 8007f28:	f10a 0a01 	add.w	sl, sl, #1
 8007f2c:	e7ee      	b.n	8007f0c <_printf_float+0x2a4>
 8007f2e:	bf00      	nop
 8007f30:	7fefffff 	.word	0x7fefffff
 8007f34:	0800aec8 	.word	0x0800aec8
 8007f38:	0800aec4 	.word	0x0800aec4
 8007f3c:	0800aed0 	.word	0x0800aed0
 8007f40:	0800aecc 	.word	0x0800aecc
 8007f44:	0800aed4 	.word	0x0800aed4
 8007f48:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007f4a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007f4e:	4553      	cmp	r3, sl
 8007f50:	bfa8      	it	ge
 8007f52:	4653      	movge	r3, sl
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	4699      	mov	r9, r3
 8007f58:	dc36      	bgt.n	8007fc8 <_printf_float+0x360>
 8007f5a:	f04f 0b00 	mov.w	fp, #0
 8007f5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007f62:	f104 021a 	add.w	r2, r4, #26
 8007f66:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007f68:	9306      	str	r3, [sp, #24]
 8007f6a:	eba3 0309 	sub.w	r3, r3, r9
 8007f6e:	455b      	cmp	r3, fp
 8007f70:	dc31      	bgt.n	8007fd6 <_printf_float+0x36e>
 8007f72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f74:	459a      	cmp	sl, r3
 8007f76:	dc3a      	bgt.n	8007fee <_printf_float+0x386>
 8007f78:	6823      	ldr	r3, [r4, #0]
 8007f7a:	07da      	lsls	r2, r3, #31
 8007f7c:	d437      	bmi.n	8007fee <_printf_float+0x386>
 8007f7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f80:	ebaa 0903 	sub.w	r9, sl, r3
 8007f84:	9b06      	ldr	r3, [sp, #24]
 8007f86:	ebaa 0303 	sub.w	r3, sl, r3
 8007f8a:	4599      	cmp	r9, r3
 8007f8c:	bfa8      	it	ge
 8007f8e:	4699      	movge	r9, r3
 8007f90:	f1b9 0f00 	cmp.w	r9, #0
 8007f94:	dc33      	bgt.n	8007ffe <_printf_float+0x396>
 8007f96:	f04f 0800 	mov.w	r8, #0
 8007f9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007f9e:	f104 0b1a 	add.w	fp, r4, #26
 8007fa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fa4:	ebaa 0303 	sub.w	r3, sl, r3
 8007fa8:	eba3 0309 	sub.w	r3, r3, r9
 8007fac:	4543      	cmp	r3, r8
 8007fae:	f77f af79 	ble.w	8007ea4 <_printf_float+0x23c>
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	465a      	mov	r2, fp
 8007fb6:	4631      	mov	r1, r6
 8007fb8:	4628      	mov	r0, r5
 8007fba:	47b8      	blx	r7
 8007fbc:	3001      	adds	r0, #1
 8007fbe:	f43f aeae 	beq.w	8007d1e <_printf_float+0xb6>
 8007fc2:	f108 0801 	add.w	r8, r8, #1
 8007fc6:	e7ec      	b.n	8007fa2 <_printf_float+0x33a>
 8007fc8:	4642      	mov	r2, r8
 8007fca:	4631      	mov	r1, r6
 8007fcc:	4628      	mov	r0, r5
 8007fce:	47b8      	blx	r7
 8007fd0:	3001      	adds	r0, #1
 8007fd2:	d1c2      	bne.n	8007f5a <_printf_float+0x2f2>
 8007fd4:	e6a3      	b.n	8007d1e <_printf_float+0xb6>
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	4631      	mov	r1, r6
 8007fda:	4628      	mov	r0, r5
 8007fdc:	9206      	str	r2, [sp, #24]
 8007fde:	47b8      	blx	r7
 8007fe0:	3001      	adds	r0, #1
 8007fe2:	f43f ae9c 	beq.w	8007d1e <_printf_float+0xb6>
 8007fe6:	9a06      	ldr	r2, [sp, #24]
 8007fe8:	f10b 0b01 	add.w	fp, fp, #1
 8007fec:	e7bb      	b.n	8007f66 <_printf_float+0x2fe>
 8007fee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ff2:	4631      	mov	r1, r6
 8007ff4:	4628      	mov	r0, r5
 8007ff6:	47b8      	blx	r7
 8007ff8:	3001      	adds	r0, #1
 8007ffa:	d1c0      	bne.n	8007f7e <_printf_float+0x316>
 8007ffc:	e68f      	b.n	8007d1e <_printf_float+0xb6>
 8007ffe:	9a06      	ldr	r2, [sp, #24]
 8008000:	464b      	mov	r3, r9
 8008002:	4442      	add	r2, r8
 8008004:	4631      	mov	r1, r6
 8008006:	4628      	mov	r0, r5
 8008008:	47b8      	blx	r7
 800800a:	3001      	adds	r0, #1
 800800c:	d1c3      	bne.n	8007f96 <_printf_float+0x32e>
 800800e:	e686      	b.n	8007d1e <_printf_float+0xb6>
 8008010:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008014:	f1ba 0f01 	cmp.w	sl, #1
 8008018:	dc01      	bgt.n	800801e <_printf_float+0x3b6>
 800801a:	07db      	lsls	r3, r3, #31
 800801c:	d536      	bpl.n	800808c <_printf_float+0x424>
 800801e:	2301      	movs	r3, #1
 8008020:	4642      	mov	r2, r8
 8008022:	4631      	mov	r1, r6
 8008024:	4628      	mov	r0, r5
 8008026:	47b8      	blx	r7
 8008028:	3001      	adds	r0, #1
 800802a:	f43f ae78 	beq.w	8007d1e <_printf_float+0xb6>
 800802e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008032:	4631      	mov	r1, r6
 8008034:	4628      	mov	r0, r5
 8008036:	47b8      	blx	r7
 8008038:	3001      	adds	r0, #1
 800803a:	f43f ae70 	beq.w	8007d1e <_printf_float+0xb6>
 800803e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008042:	2200      	movs	r2, #0
 8008044:	2300      	movs	r3, #0
 8008046:	f10a 3aff 	add.w	sl, sl, #4294967295
 800804a:	f7f8 fd45 	bl	8000ad8 <__aeabi_dcmpeq>
 800804e:	b9c0      	cbnz	r0, 8008082 <_printf_float+0x41a>
 8008050:	4653      	mov	r3, sl
 8008052:	f108 0201 	add.w	r2, r8, #1
 8008056:	4631      	mov	r1, r6
 8008058:	4628      	mov	r0, r5
 800805a:	47b8      	blx	r7
 800805c:	3001      	adds	r0, #1
 800805e:	d10c      	bne.n	800807a <_printf_float+0x412>
 8008060:	e65d      	b.n	8007d1e <_printf_float+0xb6>
 8008062:	2301      	movs	r3, #1
 8008064:	465a      	mov	r2, fp
 8008066:	4631      	mov	r1, r6
 8008068:	4628      	mov	r0, r5
 800806a:	47b8      	blx	r7
 800806c:	3001      	adds	r0, #1
 800806e:	f43f ae56 	beq.w	8007d1e <_printf_float+0xb6>
 8008072:	f108 0801 	add.w	r8, r8, #1
 8008076:	45d0      	cmp	r8, sl
 8008078:	dbf3      	blt.n	8008062 <_printf_float+0x3fa>
 800807a:	464b      	mov	r3, r9
 800807c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008080:	e6df      	b.n	8007e42 <_printf_float+0x1da>
 8008082:	f04f 0800 	mov.w	r8, #0
 8008086:	f104 0b1a 	add.w	fp, r4, #26
 800808a:	e7f4      	b.n	8008076 <_printf_float+0x40e>
 800808c:	2301      	movs	r3, #1
 800808e:	4642      	mov	r2, r8
 8008090:	e7e1      	b.n	8008056 <_printf_float+0x3ee>
 8008092:	2301      	movs	r3, #1
 8008094:	464a      	mov	r2, r9
 8008096:	4631      	mov	r1, r6
 8008098:	4628      	mov	r0, r5
 800809a:	47b8      	blx	r7
 800809c:	3001      	adds	r0, #1
 800809e:	f43f ae3e 	beq.w	8007d1e <_printf_float+0xb6>
 80080a2:	f108 0801 	add.w	r8, r8, #1
 80080a6:	68e3      	ldr	r3, [r4, #12]
 80080a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80080aa:	1a5b      	subs	r3, r3, r1
 80080ac:	4543      	cmp	r3, r8
 80080ae:	dcf0      	bgt.n	8008092 <_printf_float+0x42a>
 80080b0:	e6fc      	b.n	8007eac <_printf_float+0x244>
 80080b2:	f04f 0800 	mov.w	r8, #0
 80080b6:	f104 0919 	add.w	r9, r4, #25
 80080ba:	e7f4      	b.n	80080a6 <_printf_float+0x43e>

080080bc <_printf_common>:
 80080bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080c0:	4616      	mov	r6, r2
 80080c2:	4698      	mov	r8, r3
 80080c4:	688a      	ldr	r2, [r1, #8]
 80080c6:	690b      	ldr	r3, [r1, #16]
 80080c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80080cc:	4293      	cmp	r3, r2
 80080ce:	bfb8      	it	lt
 80080d0:	4613      	movlt	r3, r2
 80080d2:	6033      	str	r3, [r6, #0]
 80080d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80080d8:	4607      	mov	r7, r0
 80080da:	460c      	mov	r4, r1
 80080dc:	b10a      	cbz	r2, 80080e2 <_printf_common+0x26>
 80080de:	3301      	adds	r3, #1
 80080e0:	6033      	str	r3, [r6, #0]
 80080e2:	6823      	ldr	r3, [r4, #0]
 80080e4:	0699      	lsls	r1, r3, #26
 80080e6:	bf42      	ittt	mi
 80080e8:	6833      	ldrmi	r3, [r6, #0]
 80080ea:	3302      	addmi	r3, #2
 80080ec:	6033      	strmi	r3, [r6, #0]
 80080ee:	6825      	ldr	r5, [r4, #0]
 80080f0:	f015 0506 	ands.w	r5, r5, #6
 80080f4:	d106      	bne.n	8008104 <_printf_common+0x48>
 80080f6:	f104 0a19 	add.w	sl, r4, #25
 80080fa:	68e3      	ldr	r3, [r4, #12]
 80080fc:	6832      	ldr	r2, [r6, #0]
 80080fe:	1a9b      	subs	r3, r3, r2
 8008100:	42ab      	cmp	r3, r5
 8008102:	dc26      	bgt.n	8008152 <_printf_common+0x96>
 8008104:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008108:	6822      	ldr	r2, [r4, #0]
 800810a:	3b00      	subs	r3, #0
 800810c:	bf18      	it	ne
 800810e:	2301      	movne	r3, #1
 8008110:	0692      	lsls	r2, r2, #26
 8008112:	d42b      	bmi.n	800816c <_printf_common+0xb0>
 8008114:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008118:	4641      	mov	r1, r8
 800811a:	4638      	mov	r0, r7
 800811c:	47c8      	blx	r9
 800811e:	3001      	adds	r0, #1
 8008120:	d01e      	beq.n	8008160 <_printf_common+0xa4>
 8008122:	6823      	ldr	r3, [r4, #0]
 8008124:	6922      	ldr	r2, [r4, #16]
 8008126:	f003 0306 	and.w	r3, r3, #6
 800812a:	2b04      	cmp	r3, #4
 800812c:	bf02      	ittt	eq
 800812e:	68e5      	ldreq	r5, [r4, #12]
 8008130:	6833      	ldreq	r3, [r6, #0]
 8008132:	1aed      	subeq	r5, r5, r3
 8008134:	68a3      	ldr	r3, [r4, #8]
 8008136:	bf0c      	ite	eq
 8008138:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800813c:	2500      	movne	r5, #0
 800813e:	4293      	cmp	r3, r2
 8008140:	bfc4      	itt	gt
 8008142:	1a9b      	subgt	r3, r3, r2
 8008144:	18ed      	addgt	r5, r5, r3
 8008146:	2600      	movs	r6, #0
 8008148:	341a      	adds	r4, #26
 800814a:	42b5      	cmp	r5, r6
 800814c:	d11a      	bne.n	8008184 <_printf_common+0xc8>
 800814e:	2000      	movs	r0, #0
 8008150:	e008      	b.n	8008164 <_printf_common+0xa8>
 8008152:	2301      	movs	r3, #1
 8008154:	4652      	mov	r2, sl
 8008156:	4641      	mov	r1, r8
 8008158:	4638      	mov	r0, r7
 800815a:	47c8      	blx	r9
 800815c:	3001      	adds	r0, #1
 800815e:	d103      	bne.n	8008168 <_printf_common+0xac>
 8008160:	f04f 30ff 	mov.w	r0, #4294967295
 8008164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008168:	3501      	adds	r5, #1
 800816a:	e7c6      	b.n	80080fa <_printf_common+0x3e>
 800816c:	18e1      	adds	r1, r4, r3
 800816e:	1c5a      	adds	r2, r3, #1
 8008170:	2030      	movs	r0, #48	@ 0x30
 8008172:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008176:	4422      	add	r2, r4
 8008178:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800817c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008180:	3302      	adds	r3, #2
 8008182:	e7c7      	b.n	8008114 <_printf_common+0x58>
 8008184:	2301      	movs	r3, #1
 8008186:	4622      	mov	r2, r4
 8008188:	4641      	mov	r1, r8
 800818a:	4638      	mov	r0, r7
 800818c:	47c8      	blx	r9
 800818e:	3001      	adds	r0, #1
 8008190:	d0e6      	beq.n	8008160 <_printf_common+0xa4>
 8008192:	3601      	adds	r6, #1
 8008194:	e7d9      	b.n	800814a <_printf_common+0x8e>
	...

08008198 <_printf_i>:
 8008198:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800819c:	7e0f      	ldrb	r7, [r1, #24]
 800819e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80081a0:	2f78      	cmp	r7, #120	@ 0x78
 80081a2:	4691      	mov	r9, r2
 80081a4:	4680      	mov	r8, r0
 80081a6:	460c      	mov	r4, r1
 80081a8:	469a      	mov	sl, r3
 80081aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80081ae:	d807      	bhi.n	80081c0 <_printf_i+0x28>
 80081b0:	2f62      	cmp	r7, #98	@ 0x62
 80081b2:	d80a      	bhi.n	80081ca <_printf_i+0x32>
 80081b4:	2f00      	cmp	r7, #0
 80081b6:	f000 80d1 	beq.w	800835c <_printf_i+0x1c4>
 80081ba:	2f58      	cmp	r7, #88	@ 0x58
 80081bc:	f000 80b8 	beq.w	8008330 <_printf_i+0x198>
 80081c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80081c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80081c8:	e03a      	b.n	8008240 <_printf_i+0xa8>
 80081ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80081ce:	2b15      	cmp	r3, #21
 80081d0:	d8f6      	bhi.n	80081c0 <_printf_i+0x28>
 80081d2:	a101      	add	r1, pc, #4	@ (adr r1, 80081d8 <_printf_i+0x40>)
 80081d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80081d8:	08008231 	.word	0x08008231
 80081dc:	08008245 	.word	0x08008245
 80081e0:	080081c1 	.word	0x080081c1
 80081e4:	080081c1 	.word	0x080081c1
 80081e8:	080081c1 	.word	0x080081c1
 80081ec:	080081c1 	.word	0x080081c1
 80081f0:	08008245 	.word	0x08008245
 80081f4:	080081c1 	.word	0x080081c1
 80081f8:	080081c1 	.word	0x080081c1
 80081fc:	080081c1 	.word	0x080081c1
 8008200:	080081c1 	.word	0x080081c1
 8008204:	08008343 	.word	0x08008343
 8008208:	0800826f 	.word	0x0800826f
 800820c:	080082fd 	.word	0x080082fd
 8008210:	080081c1 	.word	0x080081c1
 8008214:	080081c1 	.word	0x080081c1
 8008218:	08008365 	.word	0x08008365
 800821c:	080081c1 	.word	0x080081c1
 8008220:	0800826f 	.word	0x0800826f
 8008224:	080081c1 	.word	0x080081c1
 8008228:	080081c1 	.word	0x080081c1
 800822c:	08008305 	.word	0x08008305
 8008230:	6833      	ldr	r3, [r6, #0]
 8008232:	1d1a      	adds	r2, r3, #4
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	6032      	str	r2, [r6, #0]
 8008238:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800823c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008240:	2301      	movs	r3, #1
 8008242:	e09c      	b.n	800837e <_printf_i+0x1e6>
 8008244:	6833      	ldr	r3, [r6, #0]
 8008246:	6820      	ldr	r0, [r4, #0]
 8008248:	1d19      	adds	r1, r3, #4
 800824a:	6031      	str	r1, [r6, #0]
 800824c:	0606      	lsls	r6, r0, #24
 800824e:	d501      	bpl.n	8008254 <_printf_i+0xbc>
 8008250:	681d      	ldr	r5, [r3, #0]
 8008252:	e003      	b.n	800825c <_printf_i+0xc4>
 8008254:	0645      	lsls	r5, r0, #25
 8008256:	d5fb      	bpl.n	8008250 <_printf_i+0xb8>
 8008258:	f9b3 5000 	ldrsh.w	r5, [r3]
 800825c:	2d00      	cmp	r5, #0
 800825e:	da03      	bge.n	8008268 <_printf_i+0xd0>
 8008260:	232d      	movs	r3, #45	@ 0x2d
 8008262:	426d      	negs	r5, r5
 8008264:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008268:	4858      	ldr	r0, [pc, #352]	@ (80083cc <_printf_i+0x234>)
 800826a:	230a      	movs	r3, #10
 800826c:	e011      	b.n	8008292 <_printf_i+0xfa>
 800826e:	6821      	ldr	r1, [r4, #0]
 8008270:	6833      	ldr	r3, [r6, #0]
 8008272:	0608      	lsls	r0, r1, #24
 8008274:	f853 5b04 	ldr.w	r5, [r3], #4
 8008278:	d402      	bmi.n	8008280 <_printf_i+0xe8>
 800827a:	0649      	lsls	r1, r1, #25
 800827c:	bf48      	it	mi
 800827e:	b2ad      	uxthmi	r5, r5
 8008280:	2f6f      	cmp	r7, #111	@ 0x6f
 8008282:	4852      	ldr	r0, [pc, #328]	@ (80083cc <_printf_i+0x234>)
 8008284:	6033      	str	r3, [r6, #0]
 8008286:	bf14      	ite	ne
 8008288:	230a      	movne	r3, #10
 800828a:	2308      	moveq	r3, #8
 800828c:	2100      	movs	r1, #0
 800828e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008292:	6866      	ldr	r6, [r4, #4]
 8008294:	60a6      	str	r6, [r4, #8]
 8008296:	2e00      	cmp	r6, #0
 8008298:	db05      	blt.n	80082a6 <_printf_i+0x10e>
 800829a:	6821      	ldr	r1, [r4, #0]
 800829c:	432e      	orrs	r6, r5
 800829e:	f021 0104 	bic.w	r1, r1, #4
 80082a2:	6021      	str	r1, [r4, #0]
 80082a4:	d04b      	beq.n	800833e <_printf_i+0x1a6>
 80082a6:	4616      	mov	r6, r2
 80082a8:	fbb5 f1f3 	udiv	r1, r5, r3
 80082ac:	fb03 5711 	mls	r7, r3, r1, r5
 80082b0:	5dc7      	ldrb	r7, [r0, r7]
 80082b2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80082b6:	462f      	mov	r7, r5
 80082b8:	42bb      	cmp	r3, r7
 80082ba:	460d      	mov	r5, r1
 80082bc:	d9f4      	bls.n	80082a8 <_printf_i+0x110>
 80082be:	2b08      	cmp	r3, #8
 80082c0:	d10b      	bne.n	80082da <_printf_i+0x142>
 80082c2:	6823      	ldr	r3, [r4, #0]
 80082c4:	07df      	lsls	r7, r3, #31
 80082c6:	d508      	bpl.n	80082da <_printf_i+0x142>
 80082c8:	6923      	ldr	r3, [r4, #16]
 80082ca:	6861      	ldr	r1, [r4, #4]
 80082cc:	4299      	cmp	r1, r3
 80082ce:	bfde      	ittt	le
 80082d0:	2330      	movle	r3, #48	@ 0x30
 80082d2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80082d6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80082da:	1b92      	subs	r2, r2, r6
 80082dc:	6122      	str	r2, [r4, #16]
 80082de:	f8cd a000 	str.w	sl, [sp]
 80082e2:	464b      	mov	r3, r9
 80082e4:	aa03      	add	r2, sp, #12
 80082e6:	4621      	mov	r1, r4
 80082e8:	4640      	mov	r0, r8
 80082ea:	f7ff fee7 	bl	80080bc <_printf_common>
 80082ee:	3001      	adds	r0, #1
 80082f0:	d14a      	bne.n	8008388 <_printf_i+0x1f0>
 80082f2:	f04f 30ff 	mov.w	r0, #4294967295
 80082f6:	b004      	add	sp, #16
 80082f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082fc:	6823      	ldr	r3, [r4, #0]
 80082fe:	f043 0320 	orr.w	r3, r3, #32
 8008302:	6023      	str	r3, [r4, #0]
 8008304:	4832      	ldr	r0, [pc, #200]	@ (80083d0 <_printf_i+0x238>)
 8008306:	2778      	movs	r7, #120	@ 0x78
 8008308:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800830c:	6823      	ldr	r3, [r4, #0]
 800830e:	6831      	ldr	r1, [r6, #0]
 8008310:	061f      	lsls	r7, r3, #24
 8008312:	f851 5b04 	ldr.w	r5, [r1], #4
 8008316:	d402      	bmi.n	800831e <_printf_i+0x186>
 8008318:	065f      	lsls	r7, r3, #25
 800831a:	bf48      	it	mi
 800831c:	b2ad      	uxthmi	r5, r5
 800831e:	6031      	str	r1, [r6, #0]
 8008320:	07d9      	lsls	r1, r3, #31
 8008322:	bf44      	itt	mi
 8008324:	f043 0320 	orrmi.w	r3, r3, #32
 8008328:	6023      	strmi	r3, [r4, #0]
 800832a:	b11d      	cbz	r5, 8008334 <_printf_i+0x19c>
 800832c:	2310      	movs	r3, #16
 800832e:	e7ad      	b.n	800828c <_printf_i+0xf4>
 8008330:	4826      	ldr	r0, [pc, #152]	@ (80083cc <_printf_i+0x234>)
 8008332:	e7e9      	b.n	8008308 <_printf_i+0x170>
 8008334:	6823      	ldr	r3, [r4, #0]
 8008336:	f023 0320 	bic.w	r3, r3, #32
 800833a:	6023      	str	r3, [r4, #0]
 800833c:	e7f6      	b.n	800832c <_printf_i+0x194>
 800833e:	4616      	mov	r6, r2
 8008340:	e7bd      	b.n	80082be <_printf_i+0x126>
 8008342:	6833      	ldr	r3, [r6, #0]
 8008344:	6825      	ldr	r5, [r4, #0]
 8008346:	6961      	ldr	r1, [r4, #20]
 8008348:	1d18      	adds	r0, r3, #4
 800834a:	6030      	str	r0, [r6, #0]
 800834c:	062e      	lsls	r6, r5, #24
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	d501      	bpl.n	8008356 <_printf_i+0x1be>
 8008352:	6019      	str	r1, [r3, #0]
 8008354:	e002      	b.n	800835c <_printf_i+0x1c4>
 8008356:	0668      	lsls	r0, r5, #25
 8008358:	d5fb      	bpl.n	8008352 <_printf_i+0x1ba>
 800835a:	8019      	strh	r1, [r3, #0]
 800835c:	2300      	movs	r3, #0
 800835e:	6123      	str	r3, [r4, #16]
 8008360:	4616      	mov	r6, r2
 8008362:	e7bc      	b.n	80082de <_printf_i+0x146>
 8008364:	6833      	ldr	r3, [r6, #0]
 8008366:	1d1a      	adds	r2, r3, #4
 8008368:	6032      	str	r2, [r6, #0]
 800836a:	681e      	ldr	r6, [r3, #0]
 800836c:	6862      	ldr	r2, [r4, #4]
 800836e:	2100      	movs	r1, #0
 8008370:	4630      	mov	r0, r6
 8008372:	f7f7 ff35 	bl	80001e0 <memchr>
 8008376:	b108      	cbz	r0, 800837c <_printf_i+0x1e4>
 8008378:	1b80      	subs	r0, r0, r6
 800837a:	6060      	str	r0, [r4, #4]
 800837c:	6863      	ldr	r3, [r4, #4]
 800837e:	6123      	str	r3, [r4, #16]
 8008380:	2300      	movs	r3, #0
 8008382:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008386:	e7aa      	b.n	80082de <_printf_i+0x146>
 8008388:	6923      	ldr	r3, [r4, #16]
 800838a:	4632      	mov	r2, r6
 800838c:	4649      	mov	r1, r9
 800838e:	4640      	mov	r0, r8
 8008390:	47d0      	blx	sl
 8008392:	3001      	adds	r0, #1
 8008394:	d0ad      	beq.n	80082f2 <_printf_i+0x15a>
 8008396:	6823      	ldr	r3, [r4, #0]
 8008398:	079b      	lsls	r3, r3, #30
 800839a:	d413      	bmi.n	80083c4 <_printf_i+0x22c>
 800839c:	68e0      	ldr	r0, [r4, #12]
 800839e:	9b03      	ldr	r3, [sp, #12]
 80083a0:	4298      	cmp	r0, r3
 80083a2:	bfb8      	it	lt
 80083a4:	4618      	movlt	r0, r3
 80083a6:	e7a6      	b.n	80082f6 <_printf_i+0x15e>
 80083a8:	2301      	movs	r3, #1
 80083aa:	4632      	mov	r2, r6
 80083ac:	4649      	mov	r1, r9
 80083ae:	4640      	mov	r0, r8
 80083b0:	47d0      	blx	sl
 80083b2:	3001      	adds	r0, #1
 80083b4:	d09d      	beq.n	80082f2 <_printf_i+0x15a>
 80083b6:	3501      	adds	r5, #1
 80083b8:	68e3      	ldr	r3, [r4, #12]
 80083ba:	9903      	ldr	r1, [sp, #12]
 80083bc:	1a5b      	subs	r3, r3, r1
 80083be:	42ab      	cmp	r3, r5
 80083c0:	dcf2      	bgt.n	80083a8 <_printf_i+0x210>
 80083c2:	e7eb      	b.n	800839c <_printf_i+0x204>
 80083c4:	2500      	movs	r5, #0
 80083c6:	f104 0619 	add.w	r6, r4, #25
 80083ca:	e7f5      	b.n	80083b8 <_printf_i+0x220>
 80083cc:	0800aed6 	.word	0x0800aed6
 80083d0:	0800aee7 	.word	0x0800aee7

080083d4 <std>:
 80083d4:	2300      	movs	r3, #0
 80083d6:	b510      	push	{r4, lr}
 80083d8:	4604      	mov	r4, r0
 80083da:	e9c0 3300 	strd	r3, r3, [r0]
 80083de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80083e2:	6083      	str	r3, [r0, #8]
 80083e4:	8181      	strh	r1, [r0, #12]
 80083e6:	6643      	str	r3, [r0, #100]	@ 0x64
 80083e8:	81c2      	strh	r2, [r0, #14]
 80083ea:	6183      	str	r3, [r0, #24]
 80083ec:	4619      	mov	r1, r3
 80083ee:	2208      	movs	r2, #8
 80083f0:	305c      	adds	r0, #92	@ 0x5c
 80083f2:	f000 f94c 	bl	800868e <memset>
 80083f6:	4b0d      	ldr	r3, [pc, #52]	@ (800842c <std+0x58>)
 80083f8:	6263      	str	r3, [r4, #36]	@ 0x24
 80083fa:	4b0d      	ldr	r3, [pc, #52]	@ (8008430 <std+0x5c>)
 80083fc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80083fe:	4b0d      	ldr	r3, [pc, #52]	@ (8008434 <std+0x60>)
 8008400:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008402:	4b0d      	ldr	r3, [pc, #52]	@ (8008438 <std+0x64>)
 8008404:	6323      	str	r3, [r4, #48]	@ 0x30
 8008406:	4b0d      	ldr	r3, [pc, #52]	@ (800843c <std+0x68>)
 8008408:	6224      	str	r4, [r4, #32]
 800840a:	429c      	cmp	r4, r3
 800840c:	d006      	beq.n	800841c <std+0x48>
 800840e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008412:	4294      	cmp	r4, r2
 8008414:	d002      	beq.n	800841c <std+0x48>
 8008416:	33d0      	adds	r3, #208	@ 0xd0
 8008418:	429c      	cmp	r4, r3
 800841a:	d105      	bne.n	8008428 <std+0x54>
 800841c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008420:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008424:	f000 b9b0 	b.w	8008788 <__retarget_lock_init_recursive>
 8008428:	bd10      	pop	{r4, pc}
 800842a:	bf00      	nop
 800842c:	080085e9 	.word	0x080085e9
 8008430:	0800860b 	.word	0x0800860b
 8008434:	08008643 	.word	0x08008643
 8008438:	08008667 	.word	0x08008667
 800843c:	20002c88 	.word	0x20002c88

08008440 <stdio_exit_handler>:
 8008440:	4a02      	ldr	r2, [pc, #8]	@ (800844c <stdio_exit_handler+0xc>)
 8008442:	4903      	ldr	r1, [pc, #12]	@ (8008450 <stdio_exit_handler+0x10>)
 8008444:	4803      	ldr	r0, [pc, #12]	@ (8008454 <stdio_exit_handler+0x14>)
 8008446:	f000 b869 	b.w	800851c <_fwalk_sglue>
 800844a:	bf00      	nop
 800844c:	20000074 	.word	0x20000074
 8008450:	0800a391 	.word	0x0800a391
 8008454:	20000084 	.word	0x20000084

08008458 <cleanup_stdio>:
 8008458:	6841      	ldr	r1, [r0, #4]
 800845a:	4b0c      	ldr	r3, [pc, #48]	@ (800848c <cleanup_stdio+0x34>)
 800845c:	4299      	cmp	r1, r3
 800845e:	b510      	push	{r4, lr}
 8008460:	4604      	mov	r4, r0
 8008462:	d001      	beq.n	8008468 <cleanup_stdio+0x10>
 8008464:	f001 ff94 	bl	800a390 <_fflush_r>
 8008468:	68a1      	ldr	r1, [r4, #8]
 800846a:	4b09      	ldr	r3, [pc, #36]	@ (8008490 <cleanup_stdio+0x38>)
 800846c:	4299      	cmp	r1, r3
 800846e:	d002      	beq.n	8008476 <cleanup_stdio+0x1e>
 8008470:	4620      	mov	r0, r4
 8008472:	f001 ff8d 	bl	800a390 <_fflush_r>
 8008476:	68e1      	ldr	r1, [r4, #12]
 8008478:	4b06      	ldr	r3, [pc, #24]	@ (8008494 <cleanup_stdio+0x3c>)
 800847a:	4299      	cmp	r1, r3
 800847c:	d004      	beq.n	8008488 <cleanup_stdio+0x30>
 800847e:	4620      	mov	r0, r4
 8008480:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008484:	f001 bf84 	b.w	800a390 <_fflush_r>
 8008488:	bd10      	pop	{r4, pc}
 800848a:	bf00      	nop
 800848c:	20002c88 	.word	0x20002c88
 8008490:	20002cf0 	.word	0x20002cf0
 8008494:	20002d58 	.word	0x20002d58

08008498 <global_stdio_init.part.0>:
 8008498:	b510      	push	{r4, lr}
 800849a:	4b0b      	ldr	r3, [pc, #44]	@ (80084c8 <global_stdio_init.part.0+0x30>)
 800849c:	4c0b      	ldr	r4, [pc, #44]	@ (80084cc <global_stdio_init.part.0+0x34>)
 800849e:	4a0c      	ldr	r2, [pc, #48]	@ (80084d0 <global_stdio_init.part.0+0x38>)
 80084a0:	601a      	str	r2, [r3, #0]
 80084a2:	4620      	mov	r0, r4
 80084a4:	2200      	movs	r2, #0
 80084a6:	2104      	movs	r1, #4
 80084a8:	f7ff ff94 	bl	80083d4 <std>
 80084ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80084b0:	2201      	movs	r2, #1
 80084b2:	2109      	movs	r1, #9
 80084b4:	f7ff ff8e 	bl	80083d4 <std>
 80084b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80084bc:	2202      	movs	r2, #2
 80084be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084c2:	2112      	movs	r1, #18
 80084c4:	f7ff bf86 	b.w	80083d4 <std>
 80084c8:	20002dc0 	.word	0x20002dc0
 80084cc:	20002c88 	.word	0x20002c88
 80084d0:	08008441 	.word	0x08008441

080084d4 <__sfp_lock_acquire>:
 80084d4:	4801      	ldr	r0, [pc, #4]	@ (80084dc <__sfp_lock_acquire+0x8>)
 80084d6:	f000 b958 	b.w	800878a <__retarget_lock_acquire_recursive>
 80084da:	bf00      	nop
 80084dc:	20002dc9 	.word	0x20002dc9

080084e0 <__sfp_lock_release>:
 80084e0:	4801      	ldr	r0, [pc, #4]	@ (80084e8 <__sfp_lock_release+0x8>)
 80084e2:	f000 b953 	b.w	800878c <__retarget_lock_release_recursive>
 80084e6:	bf00      	nop
 80084e8:	20002dc9 	.word	0x20002dc9

080084ec <__sinit>:
 80084ec:	b510      	push	{r4, lr}
 80084ee:	4604      	mov	r4, r0
 80084f0:	f7ff fff0 	bl	80084d4 <__sfp_lock_acquire>
 80084f4:	6a23      	ldr	r3, [r4, #32]
 80084f6:	b11b      	cbz	r3, 8008500 <__sinit+0x14>
 80084f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084fc:	f7ff bff0 	b.w	80084e0 <__sfp_lock_release>
 8008500:	4b04      	ldr	r3, [pc, #16]	@ (8008514 <__sinit+0x28>)
 8008502:	6223      	str	r3, [r4, #32]
 8008504:	4b04      	ldr	r3, [pc, #16]	@ (8008518 <__sinit+0x2c>)
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d1f5      	bne.n	80084f8 <__sinit+0xc>
 800850c:	f7ff ffc4 	bl	8008498 <global_stdio_init.part.0>
 8008510:	e7f2      	b.n	80084f8 <__sinit+0xc>
 8008512:	bf00      	nop
 8008514:	08008459 	.word	0x08008459
 8008518:	20002dc0 	.word	0x20002dc0

0800851c <_fwalk_sglue>:
 800851c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008520:	4607      	mov	r7, r0
 8008522:	4688      	mov	r8, r1
 8008524:	4614      	mov	r4, r2
 8008526:	2600      	movs	r6, #0
 8008528:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800852c:	f1b9 0901 	subs.w	r9, r9, #1
 8008530:	d505      	bpl.n	800853e <_fwalk_sglue+0x22>
 8008532:	6824      	ldr	r4, [r4, #0]
 8008534:	2c00      	cmp	r4, #0
 8008536:	d1f7      	bne.n	8008528 <_fwalk_sglue+0xc>
 8008538:	4630      	mov	r0, r6
 800853a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800853e:	89ab      	ldrh	r3, [r5, #12]
 8008540:	2b01      	cmp	r3, #1
 8008542:	d907      	bls.n	8008554 <_fwalk_sglue+0x38>
 8008544:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008548:	3301      	adds	r3, #1
 800854a:	d003      	beq.n	8008554 <_fwalk_sglue+0x38>
 800854c:	4629      	mov	r1, r5
 800854e:	4638      	mov	r0, r7
 8008550:	47c0      	blx	r8
 8008552:	4306      	orrs	r6, r0
 8008554:	3568      	adds	r5, #104	@ 0x68
 8008556:	e7e9      	b.n	800852c <_fwalk_sglue+0x10>

08008558 <iprintf>:
 8008558:	b40f      	push	{r0, r1, r2, r3}
 800855a:	b507      	push	{r0, r1, r2, lr}
 800855c:	4906      	ldr	r1, [pc, #24]	@ (8008578 <iprintf+0x20>)
 800855e:	ab04      	add	r3, sp, #16
 8008560:	6808      	ldr	r0, [r1, #0]
 8008562:	f853 2b04 	ldr.w	r2, [r3], #4
 8008566:	6881      	ldr	r1, [r0, #8]
 8008568:	9301      	str	r3, [sp, #4]
 800856a:	f001 fd75 	bl	800a058 <_vfiprintf_r>
 800856e:	b003      	add	sp, #12
 8008570:	f85d eb04 	ldr.w	lr, [sp], #4
 8008574:	b004      	add	sp, #16
 8008576:	4770      	bx	lr
 8008578:	20000080 	.word	0x20000080

0800857c <sniprintf>:
 800857c:	b40c      	push	{r2, r3}
 800857e:	b530      	push	{r4, r5, lr}
 8008580:	4b18      	ldr	r3, [pc, #96]	@ (80085e4 <sniprintf+0x68>)
 8008582:	1e0c      	subs	r4, r1, #0
 8008584:	681d      	ldr	r5, [r3, #0]
 8008586:	b09d      	sub	sp, #116	@ 0x74
 8008588:	da08      	bge.n	800859c <sniprintf+0x20>
 800858a:	238b      	movs	r3, #139	@ 0x8b
 800858c:	602b      	str	r3, [r5, #0]
 800858e:	f04f 30ff 	mov.w	r0, #4294967295
 8008592:	b01d      	add	sp, #116	@ 0x74
 8008594:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008598:	b002      	add	sp, #8
 800859a:	4770      	bx	lr
 800859c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80085a0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80085a4:	f04f 0300 	mov.w	r3, #0
 80085a8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80085aa:	bf14      	ite	ne
 80085ac:	f104 33ff 	addne.w	r3, r4, #4294967295
 80085b0:	4623      	moveq	r3, r4
 80085b2:	9304      	str	r3, [sp, #16]
 80085b4:	9307      	str	r3, [sp, #28]
 80085b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80085ba:	9002      	str	r0, [sp, #8]
 80085bc:	9006      	str	r0, [sp, #24]
 80085be:	f8ad 3016 	strh.w	r3, [sp, #22]
 80085c2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80085c4:	ab21      	add	r3, sp, #132	@ 0x84
 80085c6:	a902      	add	r1, sp, #8
 80085c8:	4628      	mov	r0, r5
 80085ca:	9301      	str	r3, [sp, #4]
 80085cc:	f001 fc1e 	bl	8009e0c <_svfiprintf_r>
 80085d0:	1c43      	adds	r3, r0, #1
 80085d2:	bfbc      	itt	lt
 80085d4:	238b      	movlt	r3, #139	@ 0x8b
 80085d6:	602b      	strlt	r3, [r5, #0]
 80085d8:	2c00      	cmp	r4, #0
 80085da:	d0da      	beq.n	8008592 <sniprintf+0x16>
 80085dc:	9b02      	ldr	r3, [sp, #8]
 80085de:	2200      	movs	r2, #0
 80085e0:	701a      	strb	r2, [r3, #0]
 80085e2:	e7d6      	b.n	8008592 <sniprintf+0x16>
 80085e4:	20000080 	.word	0x20000080

080085e8 <__sread>:
 80085e8:	b510      	push	{r4, lr}
 80085ea:	460c      	mov	r4, r1
 80085ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085f0:	f000 f87c 	bl	80086ec <_read_r>
 80085f4:	2800      	cmp	r0, #0
 80085f6:	bfab      	itete	ge
 80085f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80085fa:	89a3      	ldrhlt	r3, [r4, #12]
 80085fc:	181b      	addge	r3, r3, r0
 80085fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008602:	bfac      	ite	ge
 8008604:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008606:	81a3      	strhlt	r3, [r4, #12]
 8008608:	bd10      	pop	{r4, pc}

0800860a <__swrite>:
 800860a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800860e:	461f      	mov	r7, r3
 8008610:	898b      	ldrh	r3, [r1, #12]
 8008612:	05db      	lsls	r3, r3, #23
 8008614:	4605      	mov	r5, r0
 8008616:	460c      	mov	r4, r1
 8008618:	4616      	mov	r6, r2
 800861a:	d505      	bpl.n	8008628 <__swrite+0x1e>
 800861c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008620:	2302      	movs	r3, #2
 8008622:	2200      	movs	r2, #0
 8008624:	f000 f850 	bl	80086c8 <_lseek_r>
 8008628:	89a3      	ldrh	r3, [r4, #12]
 800862a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800862e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008632:	81a3      	strh	r3, [r4, #12]
 8008634:	4632      	mov	r2, r6
 8008636:	463b      	mov	r3, r7
 8008638:	4628      	mov	r0, r5
 800863a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800863e:	f000 b867 	b.w	8008710 <_write_r>

08008642 <__sseek>:
 8008642:	b510      	push	{r4, lr}
 8008644:	460c      	mov	r4, r1
 8008646:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800864a:	f000 f83d 	bl	80086c8 <_lseek_r>
 800864e:	1c43      	adds	r3, r0, #1
 8008650:	89a3      	ldrh	r3, [r4, #12]
 8008652:	bf15      	itete	ne
 8008654:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008656:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800865a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800865e:	81a3      	strheq	r3, [r4, #12]
 8008660:	bf18      	it	ne
 8008662:	81a3      	strhne	r3, [r4, #12]
 8008664:	bd10      	pop	{r4, pc}

08008666 <__sclose>:
 8008666:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800866a:	f000 b81d 	b.w	80086a8 <_close_r>

0800866e <memcmp>:
 800866e:	b510      	push	{r4, lr}
 8008670:	3901      	subs	r1, #1
 8008672:	4402      	add	r2, r0
 8008674:	4290      	cmp	r0, r2
 8008676:	d101      	bne.n	800867c <memcmp+0xe>
 8008678:	2000      	movs	r0, #0
 800867a:	e005      	b.n	8008688 <memcmp+0x1a>
 800867c:	7803      	ldrb	r3, [r0, #0]
 800867e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008682:	42a3      	cmp	r3, r4
 8008684:	d001      	beq.n	800868a <memcmp+0x1c>
 8008686:	1b18      	subs	r0, r3, r4
 8008688:	bd10      	pop	{r4, pc}
 800868a:	3001      	adds	r0, #1
 800868c:	e7f2      	b.n	8008674 <memcmp+0x6>

0800868e <memset>:
 800868e:	4402      	add	r2, r0
 8008690:	4603      	mov	r3, r0
 8008692:	4293      	cmp	r3, r2
 8008694:	d100      	bne.n	8008698 <memset+0xa>
 8008696:	4770      	bx	lr
 8008698:	f803 1b01 	strb.w	r1, [r3], #1
 800869c:	e7f9      	b.n	8008692 <memset+0x4>
	...

080086a0 <_localeconv_r>:
 80086a0:	4800      	ldr	r0, [pc, #0]	@ (80086a4 <_localeconv_r+0x4>)
 80086a2:	4770      	bx	lr
 80086a4:	200001c0 	.word	0x200001c0

080086a8 <_close_r>:
 80086a8:	b538      	push	{r3, r4, r5, lr}
 80086aa:	4d06      	ldr	r5, [pc, #24]	@ (80086c4 <_close_r+0x1c>)
 80086ac:	2300      	movs	r3, #0
 80086ae:	4604      	mov	r4, r0
 80086b0:	4608      	mov	r0, r1
 80086b2:	602b      	str	r3, [r5, #0]
 80086b4:	f7fa fda2 	bl	80031fc <_close>
 80086b8:	1c43      	adds	r3, r0, #1
 80086ba:	d102      	bne.n	80086c2 <_close_r+0x1a>
 80086bc:	682b      	ldr	r3, [r5, #0]
 80086be:	b103      	cbz	r3, 80086c2 <_close_r+0x1a>
 80086c0:	6023      	str	r3, [r4, #0]
 80086c2:	bd38      	pop	{r3, r4, r5, pc}
 80086c4:	20002dc4 	.word	0x20002dc4

080086c8 <_lseek_r>:
 80086c8:	b538      	push	{r3, r4, r5, lr}
 80086ca:	4d07      	ldr	r5, [pc, #28]	@ (80086e8 <_lseek_r+0x20>)
 80086cc:	4604      	mov	r4, r0
 80086ce:	4608      	mov	r0, r1
 80086d0:	4611      	mov	r1, r2
 80086d2:	2200      	movs	r2, #0
 80086d4:	602a      	str	r2, [r5, #0]
 80086d6:	461a      	mov	r2, r3
 80086d8:	f7fa fdb7 	bl	800324a <_lseek>
 80086dc:	1c43      	adds	r3, r0, #1
 80086de:	d102      	bne.n	80086e6 <_lseek_r+0x1e>
 80086e0:	682b      	ldr	r3, [r5, #0]
 80086e2:	b103      	cbz	r3, 80086e6 <_lseek_r+0x1e>
 80086e4:	6023      	str	r3, [r4, #0]
 80086e6:	bd38      	pop	{r3, r4, r5, pc}
 80086e8:	20002dc4 	.word	0x20002dc4

080086ec <_read_r>:
 80086ec:	b538      	push	{r3, r4, r5, lr}
 80086ee:	4d07      	ldr	r5, [pc, #28]	@ (800870c <_read_r+0x20>)
 80086f0:	4604      	mov	r4, r0
 80086f2:	4608      	mov	r0, r1
 80086f4:	4611      	mov	r1, r2
 80086f6:	2200      	movs	r2, #0
 80086f8:	602a      	str	r2, [r5, #0]
 80086fa:	461a      	mov	r2, r3
 80086fc:	f7fa fd45 	bl	800318a <_read>
 8008700:	1c43      	adds	r3, r0, #1
 8008702:	d102      	bne.n	800870a <_read_r+0x1e>
 8008704:	682b      	ldr	r3, [r5, #0]
 8008706:	b103      	cbz	r3, 800870a <_read_r+0x1e>
 8008708:	6023      	str	r3, [r4, #0]
 800870a:	bd38      	pop	{r3, r4, r5, pc}
 800870c:	20002dc4 	.word	0x20002dc4

08008710 <_write_r>:
 8008710:	b538      	push	{r3, r4, r5, lr}
 8008712:	4d07      	ldr	r5, [pc, #28]	@ (8008730 <_write_r+0x20>)
 8008714:	4604      	mov	r4, r0
 8008716:	4608      	mov	r0, r1
 8008718:	4611      	mov	r1, r2
 800871a:	2200      	movs	r2, #0
 800871c:	602a      	str	r2, [r5, #0]
 800871e:	461a      	mov	r2, r3
 8008720:	f7fa fd50 	bl	80031c4 <_write>
 8008724:	1c43      	adds	r3, r0, #1
 8008726:	d102      	bne.n	800872e <_write_r+0x1e>
 8008728:	682b      	ldr	r3, [r5, #0]
 800872a:	b103      	cbz	r3, 800872e <_write_r+0x1e>
 800872c:	6023      	str	r3, [r4, #0]
 800872e:	bd38      	pop	{r3, r4, r5, pc}
 8008730:	20002dc4 	.word	0x20002dc4

08008734 <__errno>:
 8008734:	4b01      	ldr	r3, [pc, #4]	@ (800873c <__errno+0x8>)
 8008736:	6818      	ldr	r0, [r3, #0]
 8008738:	4770      	bx	lr
 800873a:	bf00      	nop
 800873c:	20000080 	.word	0x20000080

08008740 <__libc_init_array>:
 8008740:	b570      	push	{r4, r5, r6, lr}
 8008742:	4d0d      	ldr	r5, [pc, #52]	@ (8008778 <__libc_init_array+0x38>)
 8008744:	4c0d      	ldr	r4, [pc, #52]	@ (800877c <__libc_init_array+0x3c>)
 8008746:	1b64      	subs	r4, r4, r5
 8008748:	10a4      	asrs	r4, r4, #2
 800874a:	2600      	movs	r6, #0
 800874c:	42a6      	cmp	r6, r4
 800874e:	d109      	bne.n	8008764 <__libc_init_array+0x24>
 8008750:	4d0b      	ldr	r5, [pc, #44]	@ (8008780 <__libc_init_array+0x40>)
 8008752:	4c0c      	ldr	r4, [pc, #48]	@ (8008784 <__libc_init_array+0x44>)
 8008754:	f002 f86c 	bl	800a830 <_init>
 8008758:	1b64      	subs	r4, r4, r5
 800875a:	10a4      	asrs	r4, r4, #2
 800875c:	2600      	movs	r6, #0
 800875e:	42a6      	cmp	r6, r4
 8008760:	d105      	bne.n	800876e <__libc_init_array+0x2e>
 8008762:	bd70      	pop	{r4, r5, r6, pc}
 8008764:	f855 3b04 	ldr.w	r3, [r5], #4
 8008768:	4798      	blx	r3
 800876a:	3601      	adds	r6, #1
 800876c:	e7ee      	b.n	800874c <__libc_init_array+0xc>
 800876e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008772:	4798      	blx	r3
 8008774:	3601      	adds	r6, #1
 8008776:	e7f2      	b.n	800875e <__libc_init_array+0x1e>
 8008778:	0800b244 	.word	0x0800b244
 800877c:	0800b244 	.word	0x0800b244
 8008780:	0800b244 	.word	0x0800b244
 8008784:	0800b248 	.word	0x0800b248

08008788 <__retarget_lock_init_recursive>:
 8008788:	4770      	bx	lr

0800878a <__retarget_lock_acquire_recursive>:
 800878a:	4770      	bx	lr

0800878c <__retarget_lock_release_recursive>:
 800878c:	4770      	bx	lr

0800878e <memcpy>:
 800878e:	440a      	add	r2, r1
 8008790:	4291      	cmp	r1, r2
 8008792:	f100 33ff 	add.w	r3, r0, #4294967295
 8008796:	d100      	bne.n	800879a <memcpy+0xc>
 8008798:	4770      	bx	lr
 800879a:	b510      	push	{r4, lr}
 800879c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80087a4:	4291      	cmp	r1, r2
 80087a6:	d1f9      	bne.n	800879c <memcpy+0xe>
 80087a8:	bd10      	pop	{r4, pc}

080087aa <quorem>:
 80087aa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087ae:	6903      	ldr	r3, [r0, #16]
 80087b0:	690c      	ldr	r4, [r1, #16]
 80087b2:	42a3      	cmp	r3, r4
 80087b4:	4607      	mov	r7, r0
 80087b6:	db7e      	blt.n	80088b6 <quorem+0x10c>
 80087b8:	3c01      	subs	r4, #1
 80087ba:	f101 0814 	add.w	r8, r1, #20
 80087be:	00a3      	lsls	r3, r4, #2
 80087c0:	f100 0514 	add.w	r5, r0, #20
 80087c4:	9300      	str	r3, [sp, #0]
 80087c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80087ca:	9301      	str	r3, [sp, #4]
 80087cc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80087d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80087d4:	3301      	adds	r3, #1
 80087d6:	429a      	cmp	r2, r3
 80087d8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80087dc:	fbb2 f6f3 	udiv	r6, r2, r3
 80087e0:	d32e      	bcc.n	8008840 <quorem+0x96>
 80087e2:	f04f 0a00 	mov.w	sl, #0
 80087e6:	46c4      	mov	ip, r8
 80087e8:	46ae      	mov	lr, r5
 80087ea:	46d3      	mov	fp, sl
 80087ec:	f85c 3b04 	ldr.w	r3, [ip], #4
 80087f0:	b298      	uxth	r0, r3
 80087f2:	fb06 a000 	mla	r0, r6, r0, sl
 80087f6:	0c02      	lsrs	r2, r0, #16
 80087f8:	0c1b      	lsrs	r3, r3, #16
 80087fa:	fb06 2303 	mla	r3, r6, r3, r2
 80087fe:	f8de 2000 	ldr.w	r2, [lr]
 8008802:	b280      	uxth	r0, r0
 8008804:	b292      	uxth	r2, r2
 8008806:	1a12      	subs	r2, r2, r0
 8008808:	445a      	add	r2, fp
 800880a:	f8de 0000 	ldr.w	r0, [lr]
 800880e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008812:	b29b      	uxth	r3, r3
 8008814:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008818:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800881c:	b292      	uxth	r2, r2
 800881e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008822:	45e1      	cmp	r9, ip
 8008824:	f84e 2b04 	str.w	r2, [lr], #4
 8008828:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800882c:	d2de      	bcs.n	80087ec <quorem+0x42>
 800882e:	9b00      	ldr	r3, [sp, #0]
 8008830:	58eb      	ldr	r3, [r5, r3]
 8008832:	b92b      	cbnz	r3, 8008840 <quorem+0x96>
 8008834:	9b01      	ldr	r3, [sp, #4]
 8008836:	3b04      	subs	r3, #4
 8008838:	429d      	cmp	r5, r3
 800883a:	461a      	mov	r2, r3
 800883c:	d32f      	bcc.n	800889e <quorem+0xf4>
 800883e:	613c      	str	r4, [r7, #16]
 8008840:	4638      	mov	r0, r7
 8008842:	f001 f97f 	bl	8009b44 <__mcmp>
 8008846:	2800      	cmp	r0, #0
 8008848:	db25      	blt.n	8008896 <quorem+0xec>
 800884a:	4629      	mov	r1, r5
 800884c:	2000      	movs	r0, #0
 800884e:	f858 2b04 	ldr.w	r2, [r8], #4
 8008852:	f8d1 c000 	ldr.w	ip, [r1]
 8008856:	fa1f fe82 	uxth.w	lr, r2
 800885a:	fa1f f38c 	uxth.w	r3, ip
 800885e:	eba3 030e 	sub.w	r3, r3, lr
 8008862:	4403      	add	r3, r0
 8008864:	0c12      	lsrs	r2, r2, #16
 8008866:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800886a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800886e:	b29b      	uxth	r3, r3
 8008870:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008874:	45c1      	cmp	r9, r8
 8008876:	f841 3b04 	str.w	r3, [r1], #4
 800887a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800887e:	d2e6      	bcs.n	800884e <quorem+0xa4>
 8008880:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008884:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008888:	b922      	cbnz	r2, 8008894 <quorem+0xea>
 800888a:	3b04      	subs	r3, #4
 800888c:	429d      	cmp	r5, r3
 800888e:	461a      	mov	r2, r3
 8008890:	d30b      	bcc.n	80088aa <quorem+0x100>
 8008892:	613c      	str	r4, [r7, #16]
 8008894:	3601      	adds	r6, #1
 8008896:	4630      	mov	r0, r6
 8008898:	b003      	add	sp, #12
 800889a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800889e:	6812      	ldr	r2, [r2, #0]
 80088a0:	3b04      	subs	r3, #4
 80088a2:	2a00      	cmp	r2, #0
 80088a4:	d1cb      	bne.n	800883e <quorem+0x94>
 80088a6:	3c01      	subs	r4, #1
 80088a8:	e7c6      	b.n	8008838 <quorem+0x8e>
 80088aa:	6812      	ldr	r2, [r2, #0]
 80088ac:	3b04      	subs	r3, #4
 80088ae:	2a00      	cmp	r2, #0
 80088b0:	d1ef      	bne.n	8008892 <quorem+0xe8>
 80088b2:	3c01      	subs	r4, #1
 80088b4:	e7ea      	b.n	800888c <quorem+0xe2>
 80088b6:	2000      	movs	r0, #0
 80088b8:	e7ee      	b.n	8008898 <quorem+0xee>
 80088ba:	0000      	movs	r0, r0
 80088bc:	0000      	movs	r0, r0
	...

080088c0 <_dtoa_r>:
 80088c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088c4:	69c7      	ldr	r7, [r0, #28]
 80088c6:	b097      	sub	sp, #92	@ 0x5c
 80088c8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80088cc:	ec55 4b10 	vmov	r4, r5, d0
 80088d0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80088d2:	9107      	str	r1, [sp, #28]
 80088d4:	4681      	mov	r9, r0
 80088d6:	920c      	str	r2, [sp, #48]	@ 0x30
 80088d8:	9311      	str	r3, [sp, #68]	@ 0x44
 80088da:	b97f      	cbnz	r7, 80088fc <_dtoa_r+0x3c>
 80088dc:	2010      	movs	r0, #16
 80088de:	f000 fe09 	bl	80094f4 <malloc>
 80088e2:	4602      	mov	r2, r0
 80088e4:	f8c9 001c 	str.w	r0, [r9, #28]
 80088e8:	b920      	cbnz	r0, 80088f4 <_dtoa_r+0x34>
 80088ea:	4ba9      	ldr	r3, [pc, #676]	@ (8008b90 <_dtoa_r+0x2d0>)
 80088ec:	21ef      	movs	r1, #239	@ 0xef
 80088ee:	48a9      	ldr	r0, [pc, #676]	@ (8008b94 <_dtoa_r+0x2d4>)
 80088f0:	f001 fe34 	bl	800a55c <__assert_func>
 80088f4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80088f8:	6007      	str	r7, [r0, #0]
 80088fa:	60c7      	str	r7, [r0, #12]
 80088fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008900:	6819      	ldr	r1, [r3, #0]
 8008902:	b159      	cbz	r1, 800891c <_dtoa_r+0x5c>
 8008904:	685a      	ldr	r2, [r3, #4]
 8008906:	604a      	str	r2, [r1, #4]
 8008908:	2301      	movs	r3, #1
 800890a:	4093      	lsls	r3, r2
 800890c:	608b      	str	r3, [r1, #8]
 800890e:	4648      	mov	r0, r9
 8008910:	f000 fee6 	bl	80096e0 <_Bfree>
 8008914:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008918:	2200      	movs	r2, #0
 800891a:	601a      	str	r2, [r3, #0]
 800891c:	1e2b      	subs	r3, r5, #0
 800891e:	bfb9      	ittee	lt
 8008920:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008924:	9305      	strlt	r3, [sp, #20]
 8008926:	2300      	movge	r3, #0
 8008928:	6033      	strge	r3, [r6, #0]
 800892a:	9f05      	ldr	r7, [sp, #20]
 800892c:	4b9a      	ldr	r3, [pc, #616]	@ (8008b98 <_dtoa_r+0x2d8>)
 800892e:	bfbc      	itt	lt
 8008930:	2201      	movlt	r2, #1
 8008932:	6032      	strlt	r2, [r6, #0]
 8008934:	43bb      	bics	r3, r7
 8008936:	d112      	bne.n	800895e <_dtoa_r+0x9e>
 8008938:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800893a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800893e:	6013      	str	r3, [r2, #0]
 8008940:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008944:	4323      	orrs	r3, r4
 8008946:	f000 855a 	beq.w	80093fe <_dtoa_r+0xb3e>
 800894a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800894c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008bac <_dtoa_r+0x2ec>
 8008950:	2b00      	cmp	r3, #0
 8008952:	f000 855c 	beq.w	800940e <_dtoa_r+0xb4e>
 8008956:	f10a 0303 	add.w	r3, sl, #3
 800895a:	f000 bd56 	b.w	800940a <_dtoa_r+0xb4a>
 800895e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008962:	2200      	movs	r2, #0
 8008964:	ec51 0b17 	vmov	r0, r1, d7
 8008968:	2300      	movs	r3, #0
 800896a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800896e:	f7f8 f8b3 	bl	8000ad8 <__aeabi_dcmpeq>
 8008972:	4680      	mov	r8, r0
 8008974:	b158      	cbz	r0, 800898e <_dtoa_r+0xce>
 8008976:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008978:	2301      	movs	r3, #1
 800897a:	6013      	str	r3, [r2, #0]
 800897c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800897e:	b113      	cbz	r3, 8008986 <_dtoa_r+0xc6>
 8008980:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008982:	4b86      	ldr	r3, [pc, #536]	@ (8008b9c <_dtoa_r+0x2dc>)
 8008984:	6013      	str	r3, [r2, #0]
 8008986:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008bb0 <_dtoa_r+0x2f0>
 800898a:	f000 bd40 	b.w	800940e <_dtoa_r+0xb4e>
 800898e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008992:	aa14      	add	r2, sp, #80	@ 0x50
 8008994:	a915      	add	r1, sp, #84	@ 0x54
 8008996:	4648      	mov	r0, r9
 8008998:	f001 f984 	bl	8009ca4 <__d2b>
 800899c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80089a0:	9002      	str	r0, [sp, #8]
 80089a2:	2e00      	cmp	r6, #0
 80089a4:	d078      	beq.n	8008a98 <_dtoa_r+0x1d8>
 80089a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089a8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80089ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80089b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80089b4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80089b8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80089bc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80089c0:	4619      	mov	r1, r3
 80089c2:	2200      	movs	r2, #0
 80089c4:	4b76      	ldr	r3, [pc, #472]	@ (8008ba0 <_dtoa_r+0x2e0>)
 80089c6:	f7f7 fc67 	bl	8000298 <__aeabi_dsub>
 80089ca:	a36b      	add	r3, pc, #428	@ (adr r3, 8008b78 <_dtoa_r+0x2b8>)
 80089cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089d0:	f7f7 fe1a 	bl	8000608 <__aeabi_dmul>
 80089d4:	a36a      	add	r3, pc, #424	@ (adr r3, 8008b80 <_dtoa_r+0x2c0>)
 80089d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089da:	f7f7 fc5f 	bl	800029c <__adddf3>
 80089de:	4604      	mov	r4, r0
 80089e0:	4630      	mov	r0, r6
 80089e2:	460d      	mov	r5, r1
 80089e4:	f7f7 fda6 	bl	8000534 <__aeabi_i2d>
 80089e8:	a367      	add	r3, pc, #412	@ (adr r3, 8008b88 <_dtoa_r+0x2c8>)
 80089ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ee:	f7f7 fe0b 	bl	8000608 <__aeabi_dmul>
 80089f2:	4602      	mov	r2, r0
 80089f4:	460b      	mov	r3, r1
 80089f6:	4620      	mov	r0, r4
 80089f8:	4629      	mov	r1, r5
 80089fa:	f7f7 fc4f 	bl	800029c <__adddf3>
 80089fe:	4604      	mov	r4, r0
 8008a00:	460d      	mov	r5, r1
 8008a02:	f7f8 f8b1 	bl	8000b68 <__aeabi_d2iz>
 8008a06:	2200      	movs	r2, #0
 8008a08:	4607      	mov	r7, r0
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	4620      	mov	r0, r4
 8008a0e:	4629      	mov	r1, r5
 8008a10:	f7f8 f86c 	bl	8000aec <__aeabi_dcmplt>
 8008a14:	b140      	cbz	r0, 8008a28 <_dtoa_r+0x168>
 8008a16:	4638      	mov	r0, r7
 8008a18:	f7f7 fd8c 	bl	8000534 <__aeabi_i2d>
 8008a1c:	4622      	mov	r2, r4
 8008a1e:	462b      	mov	r3, r5
 8008a20:	f7f8 f85a 	bl	8000ad8 <__aeabi_dcmpeq>
 8008a24:	b900      	cbnz	r0, 8008a28 <_dtoa_r+0x168>
 8008a26:	3f01      	subs	r7, #1
 8008a28:	2f16      	cmp	r7, #22
 8008a2a:	d852      	bhi.n	8008ad2 <_dtoa_r+0x212>
 8008a2c:	4b5d      	ldr	r3, [pc, #372]	@ (8008ba4 <_dtoa_r+0x2e4>)
 8008a2e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a36:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008a3a:	f7f8 f857 	bl	8000aec <__aeabi_dcmplt>
 8008a3e:	2800      	cmp	r0, #0
 8008a40:	d049      	beq.n	8008ad6 <_dtoa_r+0x216>
 8008a42:	3f01      	subs	r7, #1
 8008a44:	2300      	movs	r3, #0
 8008a46:	9310      	str	r3, [sp, #64]	@ 0x40
 8008a48:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008a4a:	1b9b      	subs	r3, r3, r6
 8008a4c:	1e5a      	subs	r2, r3, #1
 8008a4e:	bf45      	ittet	mi
 8008a50:	f1c3 0301 	rsbmi	r3, r3, #1
 8008a54:	9300      	strmi	r3, [sp, #0]
 8008a56:	2300      	movpl	r3, #0
 8008a58:	2300      	movmi	r3, #0
 8008a5a:	9206      	str	r2, [sp, #24]
 8008a5c:	bf54      	ite	pl
 8008a5e:	9300      	strpl	r3, [sp, #0]
 8008a60:	9306      	strmi	r3, [sp, #24]
 8008a62:	2f00      	cmp	r7, #0
 8008a64:	db39      	blt.n	8008ada <_dtoa_r+0x21a>
 8008a66:	9b06      	ldr	r3, [sp, #24]
 8008a68:	970d      	str	r7, [sp, #52]	@ 0x34
 8008a6a:	443b      	add	r3, r7
 8008a6c:	9306      	str	r3, [sp, #24]
 8008a6e:	2300      	movs	r3, #0
 8008a70:	9308      	str	r3, [sp, #32]
 8008a72:	9b07      	ldr	r3, [sp, #28]
 8008a74:	2b09      	cmp	r3, #9
 8008a76:	d863      	bhi.n	8008b40 <_dtoa_r+0x280>
 8008a78:	2b05      	cmp	r3, #5
 8008a7a:	bfc4      	itt	gt
 8008a7c:	3b04      	subgt	r3, #4
 8008a7e:	9307      	strgt	r3, [sp, #28]
 8008a80:	9b07      	ldr	r3, [sp, #28]
 8008a82:	f1a3 0302 	sub.w	r3, r3, #2
 8008a86:	bfcc      	ite	gt
 8008a88:	2400      	movgt	r4, #0
 8008a8a:	2401      	movle	r4, #1
 8008a8c:	2b03      	cmp	r3, #3
 8008a8e:	d863      	bhi.n	8008b58 <_dtoa_r+0x298>
 8008a90:	e8df f003 	tbb	[pc, r3]
 8008a94:	2b375452 	.word	0x2b375452
 8008a98:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008a9c:	441e      	add	r6, r3
 8008a9e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008aa2:	2b20      	cmp	r3, #32
 8008aa4:	bfc1      	itttt	gt
 8008aa6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008aaa:	409f      	lslgt	r7, r3
 8008aac:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008ab0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008ab4:	bfd6      	itet	le
 8008ab6:	f1c3 0320 	rsble	r3, r3, #32
 8008aba:	ea47 0003 	orrgt.w	r0, r7, r3
 8008abe:	fa04 f003 	lslle.w	r0, r4, r3
 8008ac2:	f7f7 fd27 	bl	8000514 <__aeabi_ui2d>
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008acc:	3e01      	subs	r6, #1
 8008ace:	9212      	str	r2, [sp, #72]	@ 0x48
 8008ad0:	e776      	b.n	80089c0 <_dtoa_r+0x100>
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	e7b7      	b.n	8008a46 <_dtoa_r+0x186>
 8008ad6:	9010      	str	r0, [sp, #64]	@ 0x40
 8008ad8:	e7b6      	b.n	8008a48 <_dtoa_r+0x188>
 8008ada:	9b00      	ldr	r3, [sp, #0]
 8008adc:	1bdb      	subs	r3, r3, r7
 8008ade:	9300      	str	r3, [sp, #0]
 8008ae0:	427b      	negs	r3, r7
 8008ae2:	9308      	str	r3, [sp, #32]
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	930d      	str	r3, [sp, #52]	@ 0x34
 8008ae8:	e7c3      	b.n	8008a72 <_dtoa_r+0x1b2>
 8008aea:	2301      	movs	r3, #1
 8008aec:	9309      	str	r3, [sp, #36]	@ 0x24
 8008aee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008af0:	eb07 0b03 	add.w	fp, r7, r3
 8008af4:	f10b 0301 	add.w	r3, fp, #1
 8008af8:	2b01      	cmp	r3, #1
 8008afa:	9303      	str	r3, [sp, #12]
 8008afc:	bfb8      	it	lt
 8008afe:	2301      	movlt	r3, #1
 8008b00:	e006      	b.n	8008b10 <_dtoa_r+0x250>
 8008b02:	2301      	movs	r3, #1
 8008b04:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b06:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	dd28      	ble.n	8008b5e <_dtoa_r+0x29e>
 8008b0c:	469b      	mov	fp, r3
 8008b0e:	9303      	str	r3, [sp, #12]
 8008b10:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008b14:	2100      	movs	r1, #0
 8008b16:	2204      	movs	r2, #4
 8008b18:	f102 0514 	add.w	r5, r2, #20
 8008b1c:	429d      	cmp	r5, r3
 8008b1e:	d926      	bls.n	8008b6e <_dtoa_r+0x2ae>
 8008b20:	6041      	str	r1, [r0, #4]
 8008b22:	4648      	mov	r0, r9
 8008b24:	f000 fd9c 	bl	8009660 <_Balloc>
 8008b28:	4682      	mov	sl, r0
 8008b2a:	2800      	cmp	r0, #0
 8008b2c:	d142      	bne.n	8008bb4 <_dtoa_r+0x2f4>
 8008b2e:	4b1e      	ldr	r3, [pc, #120]	@ (8008ba8 <_dtoa_r+0x2e8>)
 8008b30:	4602      	mov	r2, r0
 8008b32:	f240 11af 	movw	r1, #431	@ 0x1af
 8008b36:	e6da      	b.n	80088ee <_dtoa_r+0x2e>
 8008b38:	2300      	movs	r3, #0
 8008b3a:	e7e3      	b.n	8008b04 <_dtoa_r+0x244>
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	e7d5      	b.n	8008aec <_dtoa_r+0x22c>
 8008b40:	2401      	movs	r4, #1
 8008b42:	2300      	movs	r3, #0
 8008b44:	9307      	str	r3, [sp, #28]
 8008b46:	9409      	str	r4, [sp, #36]	@ 0x24
 8008b48:	f04f 3bff 	mov.w	fp, #4294967295
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	f8cd b00c 	str.w	fp, [sp, #12]
 8008b52:	2312      	movs	r3, #18
 8008b54:	920c      	str	r2, [sp, #48]	@ 0x30
 8008b56:	e7db      	b.n	8008b10 <_dtoa_r+0x250>
 8008b58:	2301      	movs	r3, #1
 8008b5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b5c:	e7f4      	b.n	8008b48 <_dtoa_r+0x288>
 8008b5e:	f04f 0b01 	mov.w	fp, #1
 8008b62:	f8cd b00c 	str.w	fp, [sp, #12]
 8008b66:	465b      	mov	r3, fp
 8008b68:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008b6c:	e7d0      	b.n	8008b10 <_dtoa_r+0x250>
 8008b6e:	3101      	adds	r1, #1
 8008b70:	0052      	lsls	r2, r2, #1
 8008b72:	e7d1      	b.n	8008b18 <_dtoa_r+0x258>
 8008b74:	f3af 8000 	nop.w
 8008b78:	636f4361 	.word	0x636f4361
 8008b7c:	3fd287a7 	.word	0x3fd287a7
 8008b80:	8b60c8b3 	.word	0x8b60c8b3
 8008b84:	3fc68a28 	.word	0x3fc68a28
 8008b88:	509f79fb 	.word	0x509f79fb
 8008b8c:	3fd34413 	.word	0x3fd34413
 8008b90:	0800af05 	.word	0x0800af05
 8008b94:	0800af1c 	.word	0x0800af1c
 8008b98:	7ff00000 	.word	0x7ff00000
 8008b9c:	0800aed5 	.word	0x0800aed5
 8008ba0:	3ff80000 	.word	0x3ff80000
 8008ba4:	0800b070 	.word	0x0800b070
 8008ba8:	0800af74 	.word	0x0800af74
 8008bac:	0800af01 	.word	0x0800af01
 8008bb0:	0800aed4 	.word	0x0800aed4
 8008bb4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008bb8:	6018      	str	r0, [r3, #0]
 8008bba:	9b03      	ldr	r3, [sp, #12]
 8008bbc:	2b0e      	cmp	r3, #14
 8008bbe:	f200 80a1 	bhi.w	8008d04 <_dtoa_r+0x444>
 8008bc2:	2c00      	cmp	r4, #0
 8008bc4:	f000 809e 	beq.w	8008d04 <_dtoa_r+0x444>
 8008bc8:	2f00      	cmp	r7, #0
 8008bca:	dd33      	ble.n	8008c34 <_dtoa_r+0x374>
 8008bcc:	4b9c      	ldr	r3, [pc, #624]	@ (8008e40 <_dtoa_r+0x580>)
 8008bce:	f007 020f 	and.w	r2, r7, #15
 8008bd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008bd6:	ed93 7b00 	vldr	d7, [r3]
 8008bda:	05f8      	lsls	r0, r7, #23
 8008bdc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008be0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008be4:	d516      	bpl.n	8008c14 <_dtoa_r+0x354>
 8008be6:	4b97      	ldr	r3, [pc, #604]	@ (8008e44 <_dtoa_r+0x584>)
 8008be8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008bec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008bf0:	f7f7 fe34 	bl	800085c <__aeabi_ddiv>
 8008bf4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008bf8:	f004 040f 	and.w	r4, r4, #15
 8008bfc:	2603      	movs	r6, #3
 8008bfe:	4d91      	ldr	r5, [pc, #580]	@ (8008e44 <_dtoa_r+0x584>)
 8008c00:	b954      	cbnz	r4, 8008c18 <_dtoa_r+0x358>
 8008c02:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008c06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c0a:	f7f7 fe27 	bl	800085c <__aeabi_ddiv>
 8008c0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c12:	e028      	b.n	8008c66 <_dtoa_r+0x3a6>
 8008c14:	2602      	movs	r6, #2
 8008c16:	e7f2      	b.n	8008bfe <_dtoa_r+0x33e>
 8008c18:	07e1      	lsls	r1, r4, #31
 8008c1a:	d508      	bpl.n	8008c2e <_dtoa_r+0x36e>
 8008c1c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008c20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008c24:	f7f7 fcf0 	bl	8000608 <__aeabi_dmul>
 8008c28:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008c2c:	3601      	adds	r6, #1
 8008c2e:	1064      	asrs	r4, r4, #1
 8008c30:	3508      	adds	r5, #8
 8008c32:	e7e5      	b.n	8008c00 <_dtoa_r+0x340>
 8008c34:	f000 80af 	beq.w	8008d96 <_dtoa_r+0x4d6>
 8008c38:	427c      	negs	r4, r7
 8008c3a:	4b81      	ldr	r3, [pc, #516]	@ (8008e40 <_dtoa_r+0x580>)
 8008c3c:	4d81      	ldr	r5, [pc, #516]	@ (8008e44 <_dtoa_r+0x584>)
 8008c3e:	f004 020f 	and.w	r2, r4, #15
 8008c42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008c4e:	f7f7 fcdb 	bl	8000608 <__aeabi_dmul>
 8008c52:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c56:	1124      	asrs	r4, r4, #4
 8008c58:	2300      	movs	r3, #0
 8008c5a:	2602      	movs	r6, #2
 8008c5c:	2c00      	cmp	r4, #0
 8008c5e:	f040 808f 	bne.w	8008d80 <_dtoa_r+0x4c0>
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d1d3      	bne.n	8008c0e <_dtoa_r+0x34e>
 8008c66:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008c68:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	f000 8094 	beq.w	8008d9a <_dtoa_r+0x4da>
 8008c72:	4b75      	ldr	r3, [pc, #468]	@ (8008e48 <_dtoa_r+0x588>)
 8008c74:	2200      	movs	r2, #0
 8008c76:	4620      	mov	r0, r4
 8008c78:	4629      	mov	r1, r5
 8008c7a:	f7f7 ff37 	bl	8000aec <__aeabi_dcmplt>
 8008c7e:	2800      	cmp	r0, #0
 8008c80:	f000 808b 	beq.w	8008d9a <_dtoa_r+0x4da>
 8008c84:	9b03      	ldr	r3, [sp, #12]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	f000 8087 	beq.w	8008d9a <_dtoa_r+0x4da>
 8008c8c:	f1bb 0f00 	cmp.w	fp, #0
 8008c90:	dd34      	ble.n	8008cfc <_dtoa_r+0x43c>
 8008c92:	4620      	mov	r0, r4
 8008c94:	4b6d      	ldr	r3, [pc, #436]	@ (8008e4c <_dtoa_r+0x58c>)
 8008c96:	2200      	movs	r2, #0
 8008c98:	4629      	mov	r1, r5
 8008c9a:	f7f7 fcb5 	bl	8000608 <__aeabi_dmul>
 8008c9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008ca2:	f107 38ff 	add.w	r8, r7, #4294967295
 8008ca6:	3601      	adds	r6, #1
 8008ca8:	465c      	mov	r4, fp
 8008caa:	4630      	mov	r0, r6
 8008cac:	f7f7 fc42 	bl	8000534 <__aeabi_i2d>
 8008cb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008cb4:	f7f7 fca8 	bl	8000608 <__aeabi_dmul>
 8008cb8:	4b65      	ldr	r3, [pc, #404]	@ (8008e50 <_dtoa_r+0x590>)
 8008cba:	2200      	movs	r2, #0
 8008cbc:	f7f7 faee 	bl	800029c <__adddf3>
 8008cc0:	4605      	mov	r5, r0
 8008cc2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008cc6:	2c00      	cmp	r4, #0
 8008cc8:	d16a      	bne.n	8008da0 <_dtoa_r+0x4e0>
 8008cca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008cce:	4b61      	ldr	r3, [pc, #388]	@ (8008e54 <_dtoa_r+0x594>)
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	f7f7 fae1 	bl	8000298 <__aeabi_dsub>
 8008cd6:	4602      	mov	r2, r0
 8008cd8:	460b      	mov	r3, r1
 8008cda:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008cde:	462a      	mov	r2, r5
 8008ce0:	4633      	mov	r3, r6
 8008ce2:	f7f7 ff21 	bl	8000b28 <__aeabi_dcmpgt>
 8008ce6:	2800      	cmp	r0, #0
 8008ce8:	f040 8298 	bne.w	800921c <_dtoa_r+0x95c>
 8008cec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008cf0:	462a      	mov	r2, r5
 8008cf2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008cf6:	f7f7 fef9 	bl	8000aec <__aeabi_dcmplt>
 8008cfa:	bb38      	cbnz	r0, 8008d4c <_dtoa_r+0x48c>
 8008cfc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008d00:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008d04:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	f2c0 8157 	blt.w	8008fba <_dtoa_r+0x6fa>
 8008d0c:	2f0e      	cmp	r7, #14
 8008d0e:	f300 8154 	bgt.w	8008fba <_dtoa_r+0x6fa>
 8008d12:	4b4b      	ldr	r3, [pc, #300]	@ (8008e40 <_dtoa_r+0x580>)
 8008d14:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008d18:	ed93 7b00 	vldr	d7, [r3]
 8008d1c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	ed8d 7b00 	vstr	d7, [sp]
 8008d24:	f280 80e5 	bge.w	8008ef2 <_dtoa_r+0x632>
 8008d28:	9b03      	ldr	r3, [sp, #12]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	f300 80e1 	bgt.w	8008ef2 <_dtoa_r+0x632>
 8008d30:	d10c      	bne.n	8008d4c <_dtoa_r+0x48c>
 8008d32:	4b48      	ldr	r3, [pc, #288]	@ (8008e54 <_dtoa_r+0x594>)
 8008d34:	2200      	movs	r2, #0
 8008d36:	ec51 0b17 	vmov	r0, r1, d7
 8008d3a:	f7f7 fc65 	bl	8000608 <__aeabi_dmul>
 8008d3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d42:	f7f7 fee7 	bl	8000b14 <__aeabi_dcmpge>
 8008d46:	2800      	cmp	r0, #0
 8008d48:	f000 8266 	beq.w	8009218 <_dtoa_r+0x958>
 8008d4c:	2400      	movs	r4, #0
 8008d4e:	4625      	mov	r5, r4
 8008d50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008d52:	4656      	mov	r6, sl
 8008d54:	ea6f 0803 	mvn.w	r8, r3
 8008d58:	2700      	movs	r7, #0
 8008d5a:	4621      	mov	r1, r4
 8008d5c:	4648      	mov	r0, r9
 8008d5e:	f000 fcbf 	bl	80096e0 <_Bfree>
 8008d62:	2d00      	cmp	r5, #0
 8008d64:	f000 80bd 	beq.w	8008ee2 <_dtoa_r+0x622>
 8008d68:	b12f      	cbz	r7, 8008d76 <_dtoa_r+0x4b6>
 8008d6a:	42af      	cmp	r7, r5
 8008d6c:	d003      	beq.n	8008d76 <_dtoa_r+0x4b6>
 8008d6e:	4639      	mov	r1, r7
 8008d70:	4648      	mov	r0, r9
 8008d72:	f000 fcb5 	bl	80096e0 <_Bfree>
 8008d76:	4629      	mov	r1, r5
 8008d78:	4648      	mov	r0, r9
 8008d7a:	f000 fcb1 	bl	80096e0 <_Bfree>
 8008d7e:	e0b0      	b.n	8008ee2 <_dtoa_r+0x622>
 8008d80:	07e2      	lsls	r2, r4, #31
 8008d82:	d505      	bpl.n	8008d90 <_dtoa_r+0x4d0>
 8008d84:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008d88:	f7f7 fc3e 	bl	8000608 <__aeabi_dmul>
 8008d8c:	3601      	adds	r6, #1
 8008d8e:	2301      	movs	r3, #1
 8008d90:	1064      	asrs	r4, r4, #1
 8008d92:	3508      	adds	r5, #8
 8008d94:	e762      	b.n	8008c5c <_dtoa_r+0x39c>
 8008d96:	2602      	movs	r6, #2
 8008d98:	e765      	b.n	8008c66 <_dtoa_r+0x3a6>
 8008d9a:	9c03      	ldr	r4, [sp, #12]
 8008d9c:	46b8      	mov	r8, r7
 8008d9e:	e784      	b.n	8008caa <_dtoa_r+0x3ea>
 8008da0:	4b27      	ldr	r3, [pc, #156]	@ (8008e40 <_dtoa_r+0x580>)
 8008da2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008da4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008da8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008dac:	4454      	add	r4, sl
 8008dae:	2900      	cmp	r1, #0
 8008db0:	d054      	beq.n	8008e5c <_dtoa_r+0x59c>
 8008db2:	4929      	ldr	r1, [pc, #164]	@ (8008e58 <_dtoa_r+0x598>)
 8008db4:	2000      	movs	r0, #0
 8008db6:	f7f7 fd51 	bl	800085c <__aeabi_ddiv>
 8008dba:	4633      	mov	r3, r6
 8008dbc:	462a      	mov	r2, r5
 8008dbe:	f7f7 fa6b 	bl	8000298 <__aeabi_dsub>
 8008dc2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008dc6:	4656      	mov	r6, sl
 8008dc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008dcc:	f7f7 fecc 	bl	8000b68 <__aeabi_d2iz>
 8008dd0:	4605      	mov	r5, r0
 8008dd2:	f7f7 fbaf 	bl	8000534 <__aeabi_i2d>
 8008dd6:	4602      	mov	r2, r0
 8008dd8:	460b      	mov	r3, r1
 8008dda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008dde:	f7f7 fa5b 	bl	8000298 <__aeabi_dsub>
 8008de2:	3530      	adds	r5, #48	@ 0x30
 8008de4:	4602      	mov	r2, r0
 8008de6:	460b      	mov	r3, r1
 8008de8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008dec:	f806 5b01 	strb.w	r5, [r6], #1
 8008df0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008df4:	f7f7 fe7a 	bl	8000aec <__aeabi_dcmplt>
 8008df8:	2800      	cmp	r0, #0
 8008dfa:	d172      	bne.n	8008ee2 <_dtoa_r+0x622>
 8008dfc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e00:	4911      	ldr	r1, [pc, #68]	@ (8008e48 <_dtoa_r+0x588>)
 8008e02:	2000      	movs	r0, #0
 8008e04:	f7f7 fa48 	bl	8000298 <__aeabi_dsub>
 8008e08:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008e0c:	f7f7 fe6e 	bl	8000aec <__aeabi_dcmplt>
 8008e10:	2800      	cmp	r0, #0
 8008e12:	f040 80b4 	bne.w	8008f7e <_dtoa_r+0x6be>
 8008e16:	42a6      	cmp	r6, r4
 8008e18:	f43f af70 	beq.w	8008cfc <_dtoa_r+0x43c>
 8008e1c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008e20:	4b0a      	ldr	r3, [pc, #40]	@ (8008e4c <_dtoa_r+0x58c>)
 8008e22:	2200      	movs	r2, #0
 8008e24:	f7f7 fbf0 	bl	8000608 <__aeabi_dmul>
 8008e28:	4b08      	ldr	r3, [pc, #32]	@ (8008e4c <_dtoa_r+0x58c>)
 8008e2a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008e2e:	2200      	movs	r2, #0
 8008e30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e34:	f7f7 fbe8 	bl	8000608 <__aeabi_dmul>
 8008e38:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008e3c:	e7c4      	b.n	8008dc8 <_dtoa_r+0x508>
 8008e3e:	bf00      	nop
 8008e40:	0800b070 	.word	0x0800b070
 8008e44:	0800b048 	.word	0x0800b048
 8008e48:	3ff00000 	.word	0x3ff00000
 8008e4c:	40240000 	.word	0x40240000
 8008e50:	401c0000 	.word	0x401c0000
 8008e54:	40140000 	.word	0x40140000
 8008e58:	3fe00000 	.word	0x3fe00000
 8008e5c:	4631      	mov	r1, r6
 8008e5e:	4628      	mov	r0, r5
 8008e60:	f7f7 fbd2 	bl	8000608 <__aeabi_dmul>
 8008e64:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008e68:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008e6a:	4656      	mov	r6, sl
 8008e6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e70:	f7f7 fe7a 	bl	8000b68 <__aeabi_d2iz>
 8008e74:	4605      	mov	r5, r0
 8008e76:	f7f7 fb5d 	bl	8000534 <__aeabi_i2d>
 8008e7a:	4602      	mov	r2, r0
 8008e7c:	460b      	mov	r3, r1
 8008e7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e82:	f7f7 fa09 	bl	8000298 <__aeabi_dsub>
 8008e86:	3530      	adds	r5, #48	@ 0x30
 8008e88:	f806 5b01 	strb.w	r5, [r6], #1
 8008e8c:	4602      	mov	r2, r0
 8008e8e:	460b      	mov	r3, r1
 8008e90:	42a6      	cmp	r6, r4
 8008e92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008e96:	f04f 0200 	mov.w	r2, #0
 8008e9a:	d124      	bne.n	8008ee6 <_dtoa_r+0x626>
 8008e9c:	4baf      	ldr	r3, [pc, #700]	@ (800915c <_dtoa_r+0x89c>)
 8008e9e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008ea2:	f7f7 f9fb 	bl	800029c <__adddf3>
 8008ea6:	4602      	mov	r2, r0
 8008ea8:	460b      	mov	r3, r1
 8008eaa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008eae:	f7f7 fe3b 	bl	8000b28 <__aeabi_dcmpgt>
 8008eb2:	2800      	cmp	r0, #0
 8008eb4:	d163      	bne.n	8008f7e <_dtoa_r+0x6be>
 8008eb6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008eba:	49a8      	ldr	r1, [pc, #672]	@ (800915c <_dtoa_r+0x89c>)
 8008ebc:	2000      	movs	r0, #0
 8008ebe:	f7f7 f9eb 	bl	8000298 <__aeabi_dsub>
 8008ec2:	4602      	mov	r2, r0
 8008ec4:	460b      	mov	r3, r1
 8008ec6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008eca:	f7f7 fe0f 	bl	8000aec <__aeabi_dcmplt>
 8008ece:	2800      	cmp	r0, #0
 8008ed0:	f43f af14 	beq.w	8008cfc <_dtoa_r+0x43c>
 8008ed4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008ed6:	1e73      	subs	r3, r6, #1
 8008ed8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008eda:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008ede:	2b30      	cmp	r3, #48	@ 0x30
 8008ee0:	d0f8      	beq.n	8008ed4 <_dtoa_r+0x614>
 8008ee2:	4647      	mov	r7, r8
 8008ee4:	e03b      	b.n	8008f5e <_dtoa_r+0x69e>
 8008ee6:	4b9e      	ldr	r3, [pc, #632]	@ (8009160 <_dtoa_r+0x8a0>)
 8008ee8:	f7f7 fb8e 	bl	8000608 <__aeabi_dmul>
 8008eec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008ef0:	e7bc      	b.n	8008e6c <_dtoa_r+0x5ac>
 8008ef2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008ef6:	4656      	mov	r6, sl
 8008ef8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008efc:	4620      	mov	r0, r4
 8008efe:	4629      	mov	r1, r5
 8008f00:	f7f7 fcac 	bl	800085c <__aeabi_ddiv>
 8008f04:	f7f7 fe30 	bl	8000b68 <__aeabi_d2iz>
 8008f08:	4680      	mov	r8, r0
 8008f0a:	f7f7 fb13 	bl	8000534 <__aeabi_i2d>
 8008f0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f12:	f7f7 fb79 	bl	8000608 <__aeabi_dmul>
 8008f16:	4602      	mov	r2, r0
 8008f18:	460b      	mov	r3, r1
 8008f1a:	4620      	mov	r0, r4
 8008f1c:	4629      	mov	r1, r5
 8008f1e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008f22:	f7f7 f9b9 	bl	8000298 <__aeabi_dsub>
 8008f26:	f806 4b01 	strb.w	r4, [r6], #1
 8008f2a:	9d03      	ldr	r5, [sp, #12]
 8008f2c:	eba6 040a 	sub.w	r4, r6, sl
 8008f30:	42a5      	cmp	r5, r4
 8008f32:	4602      	mov	r2, r0
 8008f34:	460b      	mov	r3, r1
 8008f36:	d133      	bne.n	8008fa0 <_dtoa_r+0x6e0>
 8008f38:	f7f7 f9b0 	bl	800029c <__adddf3>
 8008f3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f40:	4604      	mov	r4, r0
 8008f42:	460d      	mov	r5, r1
 8008f44:	f7f7 fdf0 	bl	8000b28 <__aeabi_dcmpgt>
 8008f48:	b9c0      	cbnz	r0, 8008f7c <_dtoa_r+0x6bc>
 8008f4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f4e:	4620      	mov	r0, r4
 8008f50:	4629      	mov	r1, r5
 8008f52:	f7f7 fdc1 	bl	8000ad8 <__aeabi_dcmpeq>
 8008f56:	b110      	cbz	r0, 8008f5e <_dtoa_r+0x69e>
 8008f58:	f018 0f01 	tst.w	r8, #1
 8008f5c:	d10e      	bne.n	8008f7c <_dtoa_r+0x6bc>
 8008f5e:	9902      	ldr	r1, [sp, #8]
 8008f60:	4648      	mov	r0, r9
 8008f62:	f000 fbbd 	bl	80096e0 <_Bfree>
 8008f66:	2300      	movs	r3, #0
 8008f68:	7033      	strb	r3, [r6, #0]
 8008f6a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008f6c:	3701      	adds	r7, #1
 8008f6e:	601f      	str	r7, [r3, #0]
 8008f70:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	f000 824b 	beq.w	800940e <_dtoa_r+0xb4e>
 8008f78:	601e      	str	r6, [r3, #0]
 8008f7a:	e248      	b.n	800940e <_dtoa_r+0xb4e>
 8008f7c:	46b8      	mov	r8, r7
 8008f7e:	4633      	mov	r3, r6
 8008f80:	461e      	mov	r6, r3
 8008f82:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f86:	2a39      	cmp	r2, #57	@ 0x39
 8008f88:	d106      	bne.n	8008f98 <_dtoa_r+0x6d8>
 8008f8a:	459a      	cmp	sl, r3
 8008f8c:	d1f8      	bne.n	8008f80 <_dtoa_r+0x6c0>
 8008f8e:	2230      	movs	r2, #48	@ 0x30
 8008f90:	f108 0801 	add.w	r8, r8, #1
 8008f94:	f88a 2000 	strb.w	r2, [sl]
 8008f98:	781a      	ldrb	r2, [r3, #0]
 8008f9a:	3201      	adds	r2, #1
 8008f9c:	701a      	strb	r2, [r3, #0]
 8008f9e:	e7a0      	b.n	8008ee2 <_dtoa_r+0x622>
 8008fa0:	4b6f      	ldr	r3, [pc, #444]	@ (8009160 <_dtoa_r+0x8a0>)
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	f7f7 fb30 	bl	8000608 <__aeabi_dmul>
 8008fa8:	2200      	movs	r2, #0
 8008faa:	2300      	movs	r3, #0
 8008fac:	4604      	mov	r4, r0
 8008fae:	460d      	mov	r5, r1
 8008fb0:	f7f7 fd92 	bl	8000ad8 <__aeabi_dcmpeq>
 8008fb4:	2800      	cmp	r0, #0
 8008fb6:	d09f      	beq.n	8008ef8 <_dtoa_r+0x638>
 8008fb8:	e7d1      	b.n	8008f5e <_dtoa_r+0x69e>
 8008fba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008fbc:	2a00      	cmp	r2, #0
 8008fbe:	f000 80ea 	beq.w	8009196 <_dtoa_r+0x8d6>
 8008fc2:	9a07      	ldr	r2, [sp, #28]
 8008fc4:	2a01      	cmp	r2, #1
 8008fc6:	f300 80cd 	bgt.w	8009164 <_dtoa_r+0x8a4>
 8008fca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008fcc:	2a00      	cmp	r2, #0
 8008fce:	f000 80c1 	beq.w	8009154 <_dtoa_r+0x894>
 8008fd2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008fd6:	9c08      	ldr	r4, [sp, #32]
 8008fd8:	9e00      	ldr	r6, [sp, #0]
 8008fda:	9a00      	ldr	r2, [sp, #0]
 8008fdc:	441a      	add	r2, r3
 8008fde:	9200      	str	r2, [sp, #0]
 8008fe0:	9a06      	ldr	r2, [sp, #24]
 8008fe2:	2101      	movs	r1, #1
 8008fe4:	441a      	add	r2, r3
 8008fe6:	4648      	mov	r0, r9
 8008fe8:	9206      	str	r2, [sp, #24]
 8008fea:	f000 fc2d 	bl	8009848 <__i2b>
 8008fee:	4605      	mov	r5, r0
 8008ff0:	b166      	cbz	r6, 800900c <_dtoa_r+0x74c>
 8008ff2:	9b06      	ldr	r3, [sp, #24]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	dd09      	ble.n	800900c <_dtoa_r+0x74c>
 8008ff8:	42b3      	cmp	r3, r6
 8008ffa:	9a00      	ldr	r2, [sp, #0]
 8008ffc:	bfa8      	it	ge
 8008ffe:	4633      	movge	r3, r6
 8009000:	1ad2      	subs	r2, r2, r3
 8009002:	9200      	str	r2, [sp, #0]
 8009004:	9a06      	ldr	r2, [sp, #24]
 8009006:	1af6      	subs	r6, r6, r3
 8009008:	1ad3      	subs	r3, r2, r3
 800900a:	9306      	str	r3, [sp, #24]
 800900c:	9b08      	ldr	r3, [sp, #32]
 800900e:	b30b      	cbz	r3, 8009054 <_dtoa_r+0x794>
 8009010:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009012:	2b00      	cmp	r3, #0
 8009014:	f000 80c6 	beq.w	80091a4 <_dtoa_r+0x8e4>
 8009018:	2c00      	cmp	r4, #0
 800901a:	f000 80c0 	beq.w	800919e <_dtoa_r+0x8de>
 800901e:	4629      	mov	r1, r5
 8009020:	4622      	mov	r2, r4
 8009022:	4648      	mov	r0, r9
 8009024:	f000 fcc8 	bl	80099b8 <__pow5mult>
 8009028:	9a02      	ldr	r2, [sp, #8]
 800902a:	4601      	mov	r1, r0
 800902c:	4605      	mov	r5, r0
 800902e:	4648      	mov	r0, r9
 8009030:	f000 fc20 	bl	8009874 <__multiply>
 8009034:	9902      	ldr	r1, [sp, #8]
 8009036:	4680      	mov	r8, r0
 8009038:	4648      	mov	r0, r9
 800903a:	f000 fb51 	bl	80096e0 <_Bfree>
 800903e:	9b08      	ldr	r3, [sp, #32]
 8009040:	1b1b      	subs	r3, r3, r4
 8009042:	9308      	str	r3, [sp, #32]
 8009044:	f000 80b1 	beq.w	80091aa <_dtoa_r+0x8ea>
 8009048:	9a08      	ldr	r2, [sp, #32]
 800904a:	4641      	mov	r1, r8
 800904c:	4648      	mov	r0, r9
 800904e:	f000 fcb3 	bl	80099b8 <__pow5mult>
 8009052:	9002      	str	r0, [sp, #8]
 8009054:	2101      	movs	r1, #1
 8009056:	4648      	mov	r0, r9
 8009058:	f000 fbf6 	bl	8009848 <__i2b>
 800905c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800905e:	4604      	mov	r4, r0
 8009060:	2b00      	cmp	r3, #0
 8009062:	f000 81d8 	beq.w	8009416 <_dtoa_r+0xb56>
 8009066:	461a      	mov	r2, r3
 8009068:	4601      	mov	r1, r0
 800906a:	4648      	mov	r0, r9
 800906c:	f000 fca4 	bl	80099b8 <__pow5mult>
 8009070:	9b07      	ldr	r3, [sp, #28]
 8009072:	2b01      	cmp	r3, #1
 8009074:	4604      	mov	r4, r0
 8009076:	f300 809f 	bgt.w	80091b8 <_dtoa_r+0x8f8>
 800907a:	9b04      	ldr	r3, [sp, #16]
 800907c:	2b00      	cmp	r3, #0
 800907e:	f040 8097 	bne.w	80091b0 <_dtoa_r+0x8f0>
 8009082:	9b05      	ldr	r3, [sp, #20]
 8009084:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009088:	2b00      	cmp	r3, #0
 800908a:	f040 8093 	bne.w	80091b4 <_dtoa_r+0x8f4>
 800908e:	9b05      	ldr	r3, [sp, #20]
 8009090:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009094:	0d1b      	lsrs	r3, r3, #20
 8009096:	051b      	lsls	r3, r3, #20
 8009098:	b133      	cbz	r3, 80090a8 <_dtoa_r+0x7e8>
 800909a:	9b00      	ldr	r3, [sp, #0]
 800909c:	3301      	adds	r3, #1
 800909e:	9300      	str	r3, [sp, #0]
 80090a0:	9b06      	ldr	r3, [sp, #24]
 80090a2:	3301      	adds	r3, #1
 80090a4:	9306      	str	r3, [sp, #24]
 80090a6:	2301      	movs	r3, #1
 80090a8:	9308      	str	r3, [sp, #32]
 80090aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	f000 81b8 	beq.w	8009422 <_dtoa_r+0xb62>
 80090b2:	6923      	ldr	r3, [r4, #16]
 80090b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80090b8:	6918      	ldr	r0, [r3, #16]
 80090ba:	f000 fb79 	bl	80097b0 <__hi0bits>
 80090be:	f1c0 0020 	rsb	r0, r0, #32
 80090c2:	9b06      	ldr	r3, [sp, #24]
 80090c4:	4418      	add	r0, r3
 80090c6:	f010 001f 	ands.w	r0, r0, #31
 80090ca:	f000 8082 	beq.w	80091d2 <_dtoa_r+0x912>
 80090ce:	f1c0 0320 	rsb	r3, r0, #32
 80090d2:	2b04      	cmp	r3, #4
 80090d4:	dd73      	ble.n	80091be <_dtoa_r+0x8fe>
 80090d6:	9b00      	ldr	r3, [sp, #0]
 80090d8:	f1c0 001c 	rsb	r0, r0, #28
 80090dc:	4403      	add	r3, r0
 80090de:	9300      	str	r3, [sp, #0]
 80090e0:	9b06      	ldr	r3, [sp, #24]
 80090e2:	4403      	add	r3, r0
 80090e4:	4406      	add	r6, r0
 80090e6:	9306      	str	r3, [sp, #24]
 80090e8:	9b00      	ldr	r3, [sp, #0]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	dd05      	ble.n	80090fa <_dtoa_r+0x83a>
 80090ee:	9902      	ldr	r1, [sp, #8]
 80090f0:	461a      	mov	r2, r3
 80090f2:	4648      	mov	r0, r9
 80090f4:	f000 fcba 	bl	8009a6c <__lshift>
 80090f8:	9002      	str	r0, [sp, #8]
 80090fa:	9b06      	ldr	r3, [sp, #24]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	dd05      	ble.n	800910c <_dtoa_r+0x84c>
 8009100:	4621      	mov	r1, r4
 8009102:	461a      	mov	r2, r3
 8009104:	4648      	mov	r0, r9
 8009106:	f000 fcb1 	bl	8009a6c <__lshift>
 800910a:	4604      	mov	r4, r0
 800910c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800910e:	2b00      	cmp	r3, #0
 8009110:	d061      	beq.n	80091d6 <_dtoa_r+0x916>
 8009112:	9802      	ldr	r0, [sp, #8]
 8009114:	4621      	mov	r1, r4
 8009116:	f000 fd15 	bl	8009b44 <__mcmp>
 800911a:	2800      	cmp	r0, #0
 800911c:	da5b      	bge.n	80091d6 <_dtoa_r+0x916>
 800911e:	2300      	movs	r3, #0
 8009120:	9902      	ldr	r1, [sp, #8]
 8009122:	220a      	movs	r2, #10
 8009124:	4648      	mov	r0, r9
 8009126:	f000 fafd 	bl	8009724 <__multadd>
 800912a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800912c:	9002      	str	r0, [sp, #8]
 800912e:	f107 38ff 	add.w	r8, r7, #4294967295
 8009132:	2b00      	cmp	r3, #0
 8009134:	f000 8177 	beq.w	8009426 <_dtoa_r+0xb66>
 8009138:	4629      	mov	r1, r5
 800913a:	2300      	movs	r3, #0
 800913c:	220a      	movs	r2, #10
 800913e:	4648      	mov	r0, r9
 8009140:	f000 faf0 	bl	8009724 <__multadd>
 8009144:	f1bb 0f00 	cmp.w	fp, #0
 8009148:	4605      	mov	r5, r0
 800914a:	dc6f      	bgt.n	800922c <_dtoa_r+0x96c>
 800914c:	9b07      	ldr	r3, [sp, #28]
 800914e:	2b02      	cmp	r3, #2
 8009150:	dc49      	bgt.n	80091e6 <_dtoa_r+0x926>
 8009152:	e06b      	b.n	800922c <_dtoa_r+0x96c>
 8009154:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009156:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800915a:	e73c      	b.n	8008fd6 <_dtoa_r+0x716>
 800915c:	3fe00000 	.word	0x3fe00000
 8009160:	40240000 	.word	0x40240000
 8009164:	9b03      	ldr	r3, [sp, #12]
 8009166:	1e5c      	subs	r4, r3, #1
 8009168:	9b08      	ldr	r3, [sp, #32]
 800916a:	42a3      	cmp	r3, r4
 800916c:	db09      	blt.n	8009182 <_dtoa_r+0x8c2>
 800916e:	1b1c      	subs	r4, r3, r4
 8009170:	9b03      	ldr	r3, [sp, #12]
 8009172:	2b00      	cmp	r3, #0
 8009174:	f6bf af30 	bge.w	8008fd8 <_dtoa_r+0x718>
 8009178:	9b00      	ldr	r3, [sp, #0]
 800917a:	9a03      	ldr	r2, [sp, #12]
 800917c:	1a9e      	subs	r6, r3, r2
 800917e:	2300      	movs	r3, #0
 8009180:	e72b      	b.n	8008fda <_dtoa_r+0x71a>
 8009182:	9b08      	ldr	r3, [sp, #32]
 8009184:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009186:	9408      	str	r4, [sp, #32]
 8009188:	1ae3      	subs	r3, r4, r3
 800918a:	441a      	add	r2, r3
 800918c:	9e00      	ldr	r6, [sp, #0]
 800918e:	9b03      	ldr	r3, [sp, #12]
 8009190:	920d      	str	r2, [sp, #52]	@ 0x34
 8009192:	2400      	movs	r4, #0
 8009194:	e721      	b.n	8008fda <_dtoa_r+0x71a>
 8009196:	9c08      	ldr	r4, [sp, #32]
 8009198:	9e00      	ldr	r6, [sp, #0]
 800919a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800919c:	e728      	b.n	8008ff0 <_dtoa_r+0x730>
 800919e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80091a2:	e751      	b.n	8009048 <_dtoa_r+0x788>
 80091a4:	9a08      	ldr	r2, [sp, #32]
 80091a6:	9902      	ldr	r1, [sp, #8]
 80091a8:	e750      	b.n	800904c <_dtoa_r+0x78c>
 80091aa:	f8cd 8008 	str.w	r8, [sp, #8]
 80091ae:	e751      	b.n	8009054 <_dtoa_r+0x794>
 80091b0:	2300      	movs	r3, #0
 80091b2:	e779      	b.n	80090a8 <_dtoa_r+0x7e8>
 80091b4:	9b04      	ldr	r3, [sp, #16]
 80091b6:	e777      	b.n	80090a8 <_dtoa_r+0x7e8>
 80091b8:	2300      	movs	r3, #0
 80091ba:	9308      	str	r3, [sp, #32]
 80091bc:	e779      	b.n	80090b2 <_dtoa_r+0x7f2>
 80091be:	d093      	beq.n	80090e8 <_dtoa_r+0x828>
 80091c0:	9a00      	ldr	r2, [sp, #0]
 80091c2:	331c      	adds	r3, #28
 80091c4:	441a      	add	r2, r3
 80091c6:	9200      	str	r2, [sp, #0]
 80091c8:	9a06      	ldr	r2, [sp, #24]
 80091ca:	441a      	add	r2, r3
 80091cc:	441e      	add	r6, r3
 80091ce:	9206      	str	r2, [sp, #24]
 80091d0:	e78a      	b.n	80090e8 <_dtoa_r+0x828>
 80091d2:	4603      	mov	r3, r0
 80091d4:	e7f4      	b.n	80091c0 <_dtoa_r+0x900>
 80091d6:	9b03      	ldr	r3, [sp, #12]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	46b8      	mov	r8, r7
 80091dc:	dc20      	bgt.n	8009220 <_dtoa_r+0x960>
 80091de:	469b      	mov	fp, r3
 80091e0:	9b07      	ldr	r3, [sp, #28]
 80091e2:	2b02      	cmp	r3, #2
 80091e4:	dd1e      	ble.n	8009224 <_dtoa_r+0x964>
 80091e6:	f1bb 0f00 	cmp.w	fp, #0
 80091ea:	f47f adb1 	bne.w	8008d50 <_dtoa_r+0x490>
 80091ee:	4621      	mov	r1, r4
 80091f0:	465b      	mov	r3, fp
 80091f2:	2205      	movs	r2, #5
 80091f4:	4648      	mov	r0, r9
 80091f6:	f000 fa95 	bl	8009724 <__multadd>
 80091fa:	4601      	mov	r1, r0
 80091fc:	4604      	mov	r4, r0
 80091fe:	9802      	ldr	r0, [sp, #8]
 8009200:	f000 fca0 	bl	8009b44 <__mcmp>
 8009204:	2800      	cmp	r0, #0
 8009206:	f77f ada3 	ble.w	8008d50 <_dtoa_r+0x490>
 800920a:	4656      	mov	r6, sl
 800920c:	2331      	movs	r3, #49	@ 0x31
 800920e:	f806 3b01 	strb.w	r3, [r6], #1
 8009212:	f108 0801 	add.w	r8, r8, #1
 8009216:	e59f      	b.n	8008d58 <_dtoa_r+0x498>
 8009218:	9c03      	ldr	r4, [sp, #12]
 800921a:	46b8      	mov	r8, r7
 800921c:	4625      	mov	r5, r4
 800921e:	e7f4      	b.n	800920a <_dtoa_r+0x94a>
 8009220:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009224:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009226:	2b00      	cmp	r3, #0
 8009228:	f000 8101 	beq.w	800942e <_dtoa_r+0xb6e>
 800922c:	2e00      	cmp	r6, #0
 800922e:	dd05      	ble.n	800923c <_dtoa_r+0x97c>
 8009230:	4629      	mov	r1, r5
 8009232:	4632      	mov	r2, r6
 8009234:	4648      	mov	r0, r9
 8009236:	f000 fc19 	bl	8009a6c <__lshift>
 800923a:	4605      	mov	r5, r0
 800923c:	9b08      	ldr	r3, [sp, #32]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d05c      	beq.n	80092fc <_dtoa_r+0xa3c>
 8009242:	6869      	ldr	r1, [r5, #4]
 8009244:	4648      	mov	r0, r9
 8009246:	f000 fa0b 	bl	8009660 <_Balloc>
 800924a:	4606      	mov	r6, r0
 800924c:	b928      	cbnz	r0, 800925a <_dtoa_r+0x99a>
 800924e:	4b82      	ldr	r3, [pc, #520]	@ (8009458 <_dtoa_r+0xb98>)
 8009250:	4602      	mov	r2, r0
 8009252:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009256:	f7ff bb4a 	b.w	80088ee <_dtoa_r+0x2e>
 800925a:	692a      	ldr	r2, [r5, #16]
 800925c:	3202      	adds	r2, #2
 800925e:	0092      	lsls	r2, r2, #2
 8009260:	f105 010c 	add.w	r1, r5, #12
 8009264:	300c      	adds	r0, #12
 8009266:	f7ff fa92 	bl	800878e <memcpy>
 800926a:	2201      	movs	r2, #1
 800926c:	4631      	mov	r1, r6
 800926e:	4648      	mov	r0, r9
 8009270:	f000 fbfc 	bl	8009a6c <__lshift>
 8009274:	f10a 0301 	add.w	r3, sl, #1
 8009278:	9300      	str	r3, [sp, #0]
 800927a:	eb0a 030b 	add.w	r3, sl, fp
 800927e:	9308      	str	r3, [sp, #32]
 8009280:	9b04      	ldr	r3, [sp, #16]
 8009282:	f003 0301 	and.w	r3, r3, #1
 8009286:	462f      	mov	r7, r5
 8009288:	9306      	str	r3, [sp, #24]
 800928a:	4605      	mov	r5, r0
 800928c:	9b00      	ldr	r3, [sp, #0]
 800928e:	9802      	ldr	r0, [sp, #8]
 8009290:	4621      	mov	r1, r4
 8009292:	f103 3bff 	add.w	fp, r3, #4294967295
 8009296:	f7ff fa88 	bl	80087aa <quorem>
 800929a:	4603      	mov	r3, r0
 800929c:	3330      	adds	r3, #48	@ 0x30
 800929e:	9003      	str	r0, [sp, #12]
 80092a0:	4639      	mov	r1, r7
 80092a2:	9802      	ldr	r0, [sp, #8]
 80092a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80092a6:	f000 fc4d 	bl	8009b44 <__mcmp>
 80092aa:	462a      	mov	r2, r5
 80092ac:	9004      	str	r0, [sp, #16]
 80092ae:	4621      	mov	r1, r4
 80092b0:	4648      	mov	r0, r9
 80092b2:	f000 fc63 	bl	8009b7c <__mdiff>
 80092b6:	68c2      	ldr	r2, [r0, #12]
 80092b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092ba:	4606      	mov	r6, r0
 80092bc:	bb02      	cbnz	r2, 8009300 <_dtoa_r+0xa40>
 80092be:	4601      	mov	r1, r0
 80092c0:	9802      	ldr	r0, [sp, #8]
 80092c2:	f000 fc3f 	bl	8009b44 <__mcmp>
 80092c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092c8:	4602      	mov	r2, r0
 80092ca:	4631      	mov	r1, r6
 80092cc:	4648      	mov	r0, r9
 80092ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80092d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80092d2:	f000 fa05 	bl	80096e0 <_Bfree>
 80092d6:	9b07      	ldr	r3, [sp, #28]
 80092d8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80092da:	9e00      	ldr	r6, [sp, #0]
 80092dc:	ea42 0103 	orr.w	r1, r2, r3
 80092e0:	9b06      	ldr	r3, [sp, #24]
 80092e2:	4319      	orrs	r1, r3
 80092e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092e6:	d10d      	bne.n	8009304 <_dtoa_r+0xa44>
 80092e8:	2b39      	cmp	r3, #57	@ 0x39
 80092ea:	d027      	beq.n	800933c <_dtoa_r+0xa7c>
 80092ec:	9a04      	ldr	r2, [sp, #16]
 80092ee:	2a00      	cmp	r2, #0
 80092f0:	dd01      	ble.n	80092f6 <_dtoa_r+0xa36>
 80092f2:	9b03      	ldr	r3, [sp, #12]
 80092f4:	3331      	adds	r3, #49	@ 0x31
 80092f6:	f88b 3000 	strb.w	r3, [fp]
 80092fa:	e52e      	b.n	8008d5a <_dtoa_r+0x49a>
 80092fc:	4628      	mov	r0, r5
 80092fe:	e7b9      	b.n	8009274 <_dtoa_r+0x9b4>
 8009300:	2201      	movs	r2, #1
 8009302:	e7e2      	b.n	80092ca <_dtoa_r+0xa0a>
 8009304:	9904      	ldr	r1, [sp, #16]
 8009306:	2900      	cmp	r1, #0
 8009308:	db04      	blt.n	8009314 <_dtoa_r+0xa54>
 800930a:	9807      	ldr	r0, [sp, #28]
 800930c:	4301      	orrs	r1, r0
 800930e:	9806      	ldr	r0, [sp, #24]
 8009310:	4301      	orrs	r1, r0
 8009312:	d120      	bne.n	8009356 <_dtoa_r+0xa96>
 8009314:	2a00      	cmp	r2, #0
 8009316:	ddee      	ble.n	80092f6 <_dtoa_r+0xa36>
 8009318:	9902      	ldr	r1, [sp, #8]
 800931a:	9300      	str	r3, [sp, #0]
 800931c:	2201      	movs	r2, #1
 800931e:	4648      	mov	r0, r9
 8009320:	f000 fba4 	bl	8009a6c <__lshift>
 8009324:	4621      	mov	r1, r4
 8009326:	9002      	str	r0, [sp, #8]
 8009328:	f000 fc0c 	bl	8009b44 <__mcmp>
 800932c:	2800      	cmp	r0, #0
 800932e:	9b00      	ldr	r3, [sp, #0]
 8009330:	dc02      	bgt.n	8009338 <_dtoa_r+0xa78>
 8009332:	d1e0      	bne.n	80092f6 <_dtoa_r+0xa36>
 8009334:	07da      	lsls	r2, r3, #31
 8009336:	d5de      	bpl.n	80092f6 <_dtoa_r+0xa36>
 8009338:	2b39      	cmp	r3, #57	@ 0x39
 800933a:	d1da      	bne.n	80092f2 <_dtoa_r+0xa32>
 800933c:	2339      	movs	r3, #57	@ 0x39
 800933e:	f88b 3000 	strb.w	r3, [fp]
 8009342:	4633      	mov	r3, r6
 8009344:	461e      	mov	r6, r3
 8009346:	3b01      	subs	r3, #1
 8009348:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800934c:	2a39      	cmp	r2, #57	@ 0x39
 800934e:	d04e      	beq.n	80093ee <_dtoa_r+0xb2e>
 8009350:	3201      	adds	r2, #1
 8009352:	701a      	strb	r2, [r3, #0]
 8009354:	e501      	b.n	8008d5a <_dtoa_r+0x49a>
 8009356:	2a00      	cmp	r2, #0
 8009358:	dd03      	ble.n	8009362 <_dtoa_r+0xaa2>
 800935a:	2b39      	cmp	r3, #57	@ 0x39
 800935c:	d0ee      	beq.n	800933c <_dtoa_r+0xa7c>
 800935e:	3301      	adds	r3, #1
 8009360:	e7c9      	b.n	80092f6 <_dtoa_r+0xa36>
 8009362:	9a00      	ldr	r2, [sp, #0]
 8009364:	9908      	ldr	r1, [sp, #32]
 8009366:	f802 3c01 	strb.w	r3, [r2, #-1]
 800936a:	428a      	cmp	r2, r1
 800936c:	d028      	beq.n	80093c0 <_dtoa_r+0xb00>
 800936e:	9902      	ldr	r1, [sp, #8]
 8009370:	2300      	movs	r3, #0
 8009372:	220a      	movs	r2, #10
 8009374:	4648      	mov	r0, r9
 8009376:	f000 f9d5 	bl	8009724 <__multadd>
 800937a:	42af      	cmp	r7, r5
 800937c:	9002      	str	r0, [sp, #8]
 800937e:	f04f 0300 	mov.w	r3, #0
 8009382:	f04f 020a 	mov.w	r2, #10
 8009386:	4639      	mov	r1, r7
 8009388:	4648      	mov	r0, r9
 800938a:	d107      	bne.n	800939c <_dtoa_r+0xadc>
 800938c:	f000 f9ca 	bl	8009724 <__multadd>
 8009390:	4607      	mov	r7, r0
 8009392:	4605      	mov	r5, r0
 8009394:	9b00      	ldr	r3, [sp, #0]
 8009396:	3301      	adds	r3, #1
 8009398:	9300      	str	r3, [sp, #0]
 800939a:	e777      	b.n	800928c <_dtoa_r+0x9cc>
 800939c:	f000 f9c2 	bl	8009724 <__multadd>
 80093a0:	4629      	mov	r1, r5
 80093a2:	4607      	mov	r7, r0
 80093a4:	2300      	movs	r3, #0
 80093a6:	220a      	movs	r2, #10
 80093a8:	4648      	mov	r0, r9
 80093aa:	f000 f9bb 	bl	8009724 <__multadd>
 80093ae:	4605      	mov	r5, r0
 80093b0:	e7f0      	b.n	8009394 <_dtoa_r+0xad4>
 80093b2:	f1bb 0f00 	cmp.w	fp, #0
 80093b6:	bfcc      	ite	gt
 80093b8:	465e      	movgt	r6, fp
 80093ba:	2601      	movle	r6, #1
 80093bc:	4456      	add	r6, sl
 80093be:	2700      	movs	r7, #0
 80093c0:	9902      	ldr	r1, [sp, #8]
 80093c2:	9300      	str	r3, [sp, #0]
 80093c4:	2201      	movs	r2, #1
 80093c6:	4648      	mov	r0, r9
 80093c8:	f000 fb50 	bl	8009a6c <__lshift>
 80093cc:	4621      	mov	r1, r4
 80093ce:	9002      	str	r0, [sp, #8]
 80093d0:	f000 fbb8 	bl	8009b44 <__mcmp>
 80093d4:	2800      	cmp	r0, #0
 80093d6:	dcb4      	bgt.n	8009342 <_dtoa_r+0xa82>
 80093d8:	d102      	bne.n	80093e0 <_dtoa_r+0xb20>
 80093da:	9b00      	ldr	r3, [sp, #0]
 80093dc:	07db      	lsls	r3, r3, #31
 80093de:	d4b0      	bmi.n	8009342 <_dtoa_r+0xa82>
 80093e0:	4633      	mov	r3, r6
 80093e2:	461e      	mov	r6, r3
 80093e4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80093e8:	2a30      	cmp	r2, #48	@ 0x30
 80093ea:	d0fa      	beq.n	80093e2 <_dtoa_r+0xb22>
 80093ec:	e4b5      	b.n	8008d5a <_dtoa_r+0x49a>
 80093ee:	459a      	cmp	sl, r3
 80093f0:	d1a8      	bne.n	8009344 <_dtoa_r+0xa84>
 80093f2:	2331      	movs	r3, #49	@ 0x31
 80093f4:	f108 0801 	add.w	r8, r8, #1
 80093f8:	f88a 3000 	strb.w	r3, [sl]
 80093fc:	e4ad      	b.n	8008d5a <_dtoa_r+0x49a>
 80093fe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009400:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800945c <_dtoa_r+0xb9c>
 8009404:	b11b      	cbz	r3, 800940e <_dtoa_r+0xb4e>
 8009406:	f10a 0308 	add.w	r3, sl, #8
 800940a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800940c:	6013      	str	r3, [r2, #0]
 800940e:	4650      	mov	r0, sl
 8009410:	b017      	add	sp, #92	@ 0x5c
 8009412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009416:	9b07      	ldr	r3, [sp, #28]
 8009418:	2b01      	cmp	r3, #1
 800941a:	f77f ae2e 	ble.w	800907a <_dtoa_r+0x7ba>
 800941e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009420:	9308      	str	r3, [sp, #32]
 8009422:	2001      	movs	r0, #1
 8009424:	e64d      	b.n	80090c2 <_dtoa_r+0x802>
 8009426:	f1bb 0f00 	cmp.w	fp, #0
 800942a:	f77f aed9 	ble.w	80091e0 <_dtoa_r+0x920>
 800942e:	4656      	mov	r6, sl
 8009430:	9802      	ldr	r0, [sp, #8]
 8009432:	4621      	mov	r1, r4
 8009434:	f7ff f9b9 	bl	80087aa <quorem>
 8009438:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800943c:	f806 3b01 	strb.w	r3, [r6], #1
 8009440:	eba6 020a 	sub.w	r2, r6, sl
 8009444:	4593      	cmp	fp, r2
 8009446:	ddb4      	ble.n	80093b2 <_dtoa_r+0xaf2>
 8009448:	9902      	ldr	r1, [sp, #8]
 800944a:	2300      	movs	r3, #0
 800944c:	220a      	movs	r2, #10
 800944e:	4648      	mov	r0, r9
 8009450:	f000 f968 	bl	8009724 <__multadd>
 8009454:	9002      	str	r0, [sp, #8]
 8009456:	e7eb      	b.n	8009430 <_dtoa_r+0xb70>
 8009458:	0800af74 	.word	0x0800af74
 800945c:	0800aef8 	.word	0x0800aef8

08009460 <_free_r>:
 8009460:	b538      	push	{r3, r4, r5, lr}
 8009462:	4605      	mov	r5, r0
 8009464:	2900      	cmp	r1, #0
 8009466:	d041      	beq.n	80094ec <_free_r+0x8c>
 8009468:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800946c:	1f0c      	subs	r4, r1, #4
 800946e:	2b00      	cmp	r3, #0
 8009470:	bfb8      	it	lt
 8009472:	18e4      	addlt	r4, r4, r3
 8009474:	f000 f8e8 	bl	8009648 <__malloc_lock>
 8009478:	4a1d      	ldr	r2, [pc, #116]	@ (80094f0 <_free_r+0x90>)
 800947a:	6813      	ldr	r3, [r2, #0]
 800947c:	b933      	cbnz	r3, 800948c <_free_r+0x2c>
 800947e:	6063      	str	r3, [r4, #4]
 8009480:	6014      	str	r4, [r2, #0]
 8009482:	4628      	mov	r0, r5
 8009484:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009488:	f000 b8e4 	b.w	8009654 <__malloc_unlock>
 800948c:	42a3      	cmp	r3, r4
 800948e:	d908      	bls.n	80094a2 <_free_r+0x42>
 8009490:	6820      	ldr	r0, [r4, #0]
 8009492:	1821      	adds	r1, r4, r0
 8009494:	428b      	cmp	r3, r1
 8009496:	bf01      	itttt	eq
 8009498:	6819      	ldreq	r1, [r3, #0]
 800949a:	685b      	ldreq	r3, [r3, #4]
 800949c:	1809      	addeq	r1, r1, r0
 800949e:	6021      	streq	r1, [r4, #0]
 80094a0:	e7ed      	b.n	800947e <_free_r+0x1e>
 80094a2:	461a      	mov	r2, r3
 80094a4:	685b      	ldr	r3, [r3, #4]
 80094a6:	b10b      	cbz	r3, 80094ac <_free_r+0x4c>
 80094a8:	42a3      	cmp	r3, r4
 80094aa:	d9fa      	bls.n	80094a2 <_free_r+0x42>
 80094ac:	6811      	ldr	r1, [r2, #0]
 80094ae:	1850      	adds	r0, r2, r1
 80094b0:	42a0      	cmp	r0, r4
 80094b2:	d10b      	bne.n	80094cc <_free_r+0x6c>
 80094b4:	6820      	ldr	r0, [r4, #0]
 80094b6:	4401      	add	r1, r0
 80094b8:	1850      	adds	r0, r2, r1
 80094ba:	4283      	cmp	r3, r0
 80094bc:	6011      	str	r1, [r2, #0]
 80094be:	d1e0      	bne.n	8009482 <_free_r+0x22>
 80094c0:	6818      	ldr	r0, [r3, #0]
 80094c2:	685b      	ldr	r3, [r3, #4]
 80094c4:	6053      	str	r3, [r2, #4]
 80094c6:	4408      	add	r0, r1
 80094c8:	6010      	str	r0, [r2, #0]
 80094ca:	e7da      	b.n	8009482 <_free_r+0x22>
 80094cc:	d902      	bls.n	80094d4 <_free_r+0x74>
 80094ce:	230c      	movs	r3, #12
 80094d0:	602b      	str	r3, [r5, #0]
 80094d2:	e7d6      	b.n	8009482 <_free_r+0x22>
 80094d4:	6820      	ldr	r0, [r4, #0]
 80094d6:	1821      	adds	r1, r4, r0
 80094d8:	428b      	cmp	r3, r1
 80094da:	bf04      	itt	eq
 80094dc:	6819      	ldreq	r1, [r3, #0]
 80094de:	685b      	ldreq	r3, [r3, #4]
 80094e0:	6063      	str	r3, [r4, #4]
 80094e2:	bf04      	itt	eq
 80094e4:	1809      	addeq	r1, r1, r0
 80094e6:	6021      	streq	r1, [r4, #0]
 80094e8:	6054      	str	r4, [r2, #4]
 80094ea:	e7ca      	b.n	8009482 <_free_r+0x22>
 80094ec:	bd38      	pop	{r3, r4, r5, pc}
 80094ee:	bf00      	nop
 80094f0:	20002dd0 	.word	0x20002dd0

080094f4 <malloc>:
 80094f4:	4b02      	ldr	r3, [pc, #8]	@ (8009500 <malloc+0xc>)
 80094f6:	4601      	mov	r1, r0
 80094f8:	6818      	ldr	r0, [r3, #0]
 80094fa:	f000 b825 	b.w	8009548 <_malloc_r>
 80094fe:	bf00      	nop
 8009500:	20000080 	.word	0x20000080

08009504 <sbrk_aligned>:
 8009504:	b570      	push	{r4, r5, r6, lr}
 8009506:	4e0f      	ldr	r6, [pc, #60]	@ (8009544 <sbrk_aligned+0x40>)
 8009508:	460c      	mov	r4, r1
 800950a:	6831      	ldr	r1, [r6, #0]
 800950c:	4605      	mov	r5, r0
 800950e:	b911      	cbnz	r1, 8009516 <sbrk_aligned+0x12>
 8009510:	f001 f814 	bl	800a53c <_sbrk_r>
 8009514:	6030      	str	r0, [r6, #0]
 8009516:	4621      	mov	r1, r4
 8009518:	4628      	mov	r0, r5
 800951a:	f001 f80f 	bl	800a53c <_sbrk_r>
 800951e:	1c43      	adds	r3, r0, #1
 8009520:	d103      	bne.n	800952a <sbrk_aligned+0x26>
 8009522:	f04f 34ff 	mov.w	r4, #4294967295
 8009526:	4620      	mov	r0, r4
 8009528:	bd70      	pop	{r4, r5, r6, pc}
 800952a:	1cc4      	adds	r4, r0, #3
 800952c:	f024 0403 	bic.w	r4, r4, #3
 8009530:	42a0      	cmp	r0, r4
 8009532:	d0f8      	beq.n	8009526 <sbrk_aligned+0x22>
 8009534:	1a21      	subs	r1, r4, r0
 8009536:	4628      	mov	r0, r5
 8009538:	f001 f800 	bl	800a53c <_sbrk_r>
 800953c:	3001      	adds	r0, #1
 800953e:	d1f2      	bne.n	8009526 <sbrk_aligned+0x22>
 8009540:	e7ef      	b.n	8009522 <sbrk_aligned+0x1e>
 8009542:	bf00      	nop
 8009544:	20002dcc 	.word	0x20002dcc

08009548 <_malloc_r>:
 8009548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800954c:	1ccd      	adds	r5, r1, #3
 800954e:	f025 0503 	bic.w	r5, r5, #3
 8009552:	3508      	adds	r5, #8
 8009554:	2d0c      	cmp	r5, #12
 8009556:	bf38      	it	cc
 8009558:	250c      	movcc	r5, #12
 800955a:	2d00      	cmp	r5, #0
 800955c:	4606      	mov	r6, r0
 800955e:	db01      	blt.n	8009564 <_malloc_r+0x1c>
 8009560:	42a9      	cmp	r1, r5
 8009562:	d904      	bls.n	800956e <_malloc_r+0x26>
 8009564:	230c      	movs	r3, #12
 8009566:	6033      	str	r3, [r6, #0]
 8009568:	2000      	movs	r0, #0
 800956a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800956e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009644 <_malloc_r+0xfc>
 8009572:	f000 f869 	bl	8009648 <__malloc_lock>
 8009576:	f8d8 3000 	ldr.w	r3, [r8]
 800957a:	461c      	mov	r4, r3
 800957c:	bb44      	cbnz	r4, 80095d0 <_malloc_r+0x88>
 800957e:	4629      	mov	r1, r5
 8009580:	4630      	mov	r0, r6
 8009582:	f7ff ffbf 	bl	8009504 <sbrk_aligned>
 8009586:	1c43      	adds	r3, r0, #1
 8009588:	4604      	mov	r4, r0
 800958a:	d158      	bne.n	800963e <_malloc_r+0xf6>
 800958c:	f8d8 4000 	ldr.w	r4, [r8]
 8009590:	4627      	mov	r7, r4
 8009592:	2f00      	cmp	r7, #0
 8009594:	d143      	bne.n	800961e <_malloc_r+0xd6>
 8009596:	2c00      	cmp	r4, #0
 8009598:	d04b      	beq.n	8009632 <_malloc_r+0xea>
 800959a:	6823      	ldr	r3, [r4, #0]
 800959c:	4639      	mov	r1, r7
 800959e:	4630      	mov	r0, r6
 80095a0:	eb04 0903 	add.w	r9, r4, r3
 80095a4:	f000 ffca 	bl	800a53c <_sbrk_r>
 80095a8:	4581      	cmp	r9, r0
 80095aa:	d142      	bne.n	8009632 <_malloc_r+0xea>
 80095ac:	6821      	ldr	r1, [r4, #0]
 80095ae:	1a6d      	subs	r5, r5, r1
 80095b0:	4629      	mov	r1, r5
 80095b2:	4630      	mov	r0, r6
 80095b4:	f7ff ffa6 	bl	8009504 <sbrk_aligned>
 80095b8:	3001      	adds	r0, #1
 80095ba:	d03a      	beq.n	8009632 <_malloc_r+0xea>
 80095bc:	6823      	ldr	r3, [r4, #0]
 80095be:	442b      	add	r3, r5
 80095c0:	6023      	str	r3, [r4, #0]
 80095c2:	f8d8 3000 	ldr.w	r3, [r8]
 80095c6:	685a      	ldr	r2, [r3, #4]
 80095c8:	bb62      	cbnz	r2, 8009624 <_malloc_r+0xdc>
 80095ca:	f8c8 7000 	str.w	r7, [r8]
 80095ce:	e00f      	b.n	80095f0 <_malloc_r+0xa8>
 80095d0:	6822      	ldr	r2, [r4, #0]
 80095d2:	1b52      	subs	r2, r2, r5
 80095d4:	d420      	bmi.n	8009618 <_malloc_r+0xd0>
 80095d6:	2a0b      	cmp	r2, #11
 80095d8:	d917      	bls.n	800960a <_malloc_r+0xc2>
 80095da:	1961      	adds	r1, r4, r5
 80095dc:	42a3      	cmp	r3, r4
 80095de:	6025      	str	r5, [r4, #0]
 80095e0:	bf18      	it	ne
 80095e2:	6059      	strne	r1, [r3, #4]
 80095e4:	6863      	ldr	r3, [r4, #4]
 80095e6:	bf08      	it	eq
 80095e8:	f8c8 1000 	streq.w	r1, [r8]
 80095ec:	5162      	str	r2, [r4, r5]
 80095ee:	604b      	str	r3, [r1, #4]
 80095f0:	4630      	mov	r0, r6
 80095f2:	f000 f82f 	bl	8009654 <__malloc_unlock>
 80095f6:	f104 000b 	add.w	r0, r4, #11
 80095fa:	1d23      	adds	r3, r4, #4
 80095fc:	f020 0007 	bic.w	r0, r0, #7
 8009600:	1ac2      	subs	r2, r0, r3
 8009602:	bf1c      	itt	ne
 8009604:	1a1b      	subne	r3, r3, r0
 8009606:	50a3      	strne	r3, [r4, r2]
 8009608:	e7af      	b.n	800956a <_malloc_r+0x22>
 800960a:	6862      	ldr	r2, [r4, #4]
 800960c:	42a3      	cmp	r3, r4
 800960e:	bf0c      	ite	eq
 8009610:	f8c8 2000 	streq.w	r2, [r8]
 8009614:	605a      	strne	r2, [r3, #4]
 8009616:	e7eb      	b.n	80095f0 <_malloc_r+0xa8>
 8009618:	4623      	mov	r3, r4
 800961a:	6864      	ldr	r4, [r4, #4]
 800961c:	e7ae      	b.n	800957c <_malloc_r+0x34>
 800961e:	463c      	mov	r4, r7
 8009620:	687f      	ldr	r7, [r7, #4]
 8009622:	e7b6      	b.n	8009592 <_malloc_r+0x4a>
 8009624:	461a      	mov	r2, r3
 8009626:	685b      	ldr	r3, [r3, #4]
 8009628:	42a3      	cmp	r3, r4
 800962a:	d1fb      	bne.n	8009624 <_malloc_r+0xdc>
 800962c:	2300      	movs	r3, #0
 800962e:	6053      	str	r3, [r2, #4]
 8009630:	e7de      	b.n	80095f0 <_malloc_r+0xa8>
 8009632:	230c      	movs	r3, #12
 8009634:	6033      	str	r3, [r6, #0]
 8009636:	4630      	mov	r0, r6
 8009638:	f000 f80c 	bl	8009654 <__malloc_unlock>
 800963c:	e794      	b.n	8009568 <_malloc_r+0x20>
 800963e:	6005      	str	r5, [r0, #0]
 8009640:	e7d6      	b.n	80095f0 <_malloc_r+0xa8>
 8009642:	bf00      	nop
 8009644:	20002dd0 	.word	0x20002dd0

08009648 <__malloc_lock>:
 8009648:	4801      	ldr	r0, [pc, #4]	@ (8009650 <__malloc_lock+0x8>)
 800964a:	f7ff b89e 	b.w	800878a <__retarget_lock_acquire_recursive>
 800964e:	bf00      	nop
 8009650:	20002dc8 	.word	0x20002dc8

08009654 <__malloc_unlock>:
 8009654:	4801      	ldr	r0, [pc, #4]	@ (800965c <__malloc_unlock+0x8>)
 8009656:	f7ff b899 	b.w	800878c <__retarget_lock_release_recursive>
 800965a:	bf00      	nop
 800965c:	20002dc8 	.word	0x20002dc8

08009660 <_Balloc>:
 8009660:	b570      	push	{r4, r5, r6, lr}
 8009662:	69c6      	ldr	r6, [r0, #28]
 8009664:	4604      	mov	r4, r0
 8009666:	460d      	mov	r5, r1
 8009668:	b976      	cbnz	r6, 8009688 <_Balloc+0x28>
 800966a:	2010      	movs	r0, #16
 800966c:	f7ff ff42 	bl	80094f4 <malloc>
 8009670:	4602      	mov	r2, r0
 8009672:	61e0      	str	r0, [r4, #28]
 8009674:	b920      	cbnz	r0, 8009680 <_Balloc+0x20>
 8009676:	4b18      	ldr	r3, [pc, #96]	@ (80096d8 <_Balloc+0x78>)
 8009678:	4818      	ldr	r0, [pc, #96]	@ (80096dc <_Balloc+0x7c>)
 800967a:	216b      	movs	r1, #107	@ 0x6b
 800967c:	f000 ff6e 	bl	800a55c <__assert_func>
 8009680:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009684:	6006      	str	r6, [r0, #0]
 8009686:	60c6      	str	r6, [r0, #12]
 8009688:	69e6      	ldr	r6, [r4, #28]
 800968a:	68f3      	ldr	r3, [r6, #12]
 800968c:	b183      	cbz	r3, 80096b0 <_Balloc+0x50>
 800968e:	69e3      	ldr	r3, [r4, #28]
 8009690:	68db      	ldr	r3, [r3, #12]
 8009692:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009696:	b9b8      	cbnz	r0, 80096c8 <_Balloc+0x68>
 8009698:	2101      	movs	r1, #1
 800969a:	fa01 f605 	lsl.w	r6, r1, r5
 800969e:	1d72      	adds	r2, r6, #5
 80096a0:	0092      	lsls	r2, r2, #2
 80096a2:	4620      	mov	r0, r4
 80096a4:	f000 ff78 	bl	800a598 <_calloc_r>
 80096a8:	b160      	cbz	r0, 80096c4 <_Balloc+0x64>
 80096aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80096ae:	e00e      	b.n	80096ce <_Balloc+0x6e>
 80096b0:	2221      	movs	r2, #33	@ 0x21
 80096b2:	2104      	movs	r1, #4
 80096b4:	4620      	mov	r0, r4
 80096b6:	f000 ff6f 	bl	800a598 <_calloc_r>
 80096ba:	69e3      	ldr	r3, [r4, #28]
 80096bc:	60f0      	str	r0, [r6, #12]
 80096be:	68db      	ldr	r3, [r3, #12]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d1e4      	bne.n	800968e <_Balloc+0x2e>
 80096c4:	2000      	movs	r0, #0
 80096c6:	bd70      	pop	{r4, r5, r6, pc}
 80096c8:	6802      	ldr	r2, [r0, #0]
 80096ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80096ce:	2300      	movs	r3, #0
 80096d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80096d4:	e7f7      	b.n	80096c6 <_Balloc+0x66>
 80096d6:	bf00      	nop
 80096d8:	0800af05 	.word	0x0800af05
 80096dc:	0800af85 	.word	0x0800af85

080096e0 <_Bfree>:
 80096e0:	b570      	push	{r4, r5, r6, lr}
 80096e2:	69c6      	ldr	r6, [r0, #28]
 80096e4:	4605      	mov	r5, r0
 80096e6:	460c      	mov	r4, r1
 80096e8:	b976      	cbnz	r6, 8009708 <_Bfree+0x28>
 80096ea:	2010      	movs	r0, #16
 80096ec:	f7ff ff02 	bl	80094f4 <malloc>
 80096f0:	4602      	mov	r2, r0
 80096f2:	61e8      	str	r0, [r5, #28]
 80096f4:	b920      	cbnz	r0, 8009700 <_Bfree+0x20>
 80096f6:	4b09      	ldr	r3, [pc, #36]	@ (800971c <_Bfree+0x3c>)
 80096f8:	4809      	ldr	r0, [pc, #36]	@ (8009720 <_Bfree+0x40>)
 80096fa:	218f      	movs	r1, #143	@ 0x8f
 80096fc:	f000 ff2e 	bl	800a55c <__assert_func>
 8009700:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009704:	6006      	str	r6, [r0, #0]
 8009706:	60c6      	str	r6, [r0, #12]
 8009708:	b13c      	cbz	r4, 800971a <_Bfree+0x3a>
 800970a:	69eb      	ldr	r3, [r5, #28]
 800970c:	6862      	ldr	r2, [r4, #4]
 800970e:	68db      	ldr	r3, [r3, #12]
 8009710:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009714:	6021      	str	r1, [r4, #0]
 8009716:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800971a:	bd70      	pop	{r4, r5, r6, pc}
 800971c:	0800af05 	.word	0x0800af05
 8009720:	0800af85 	.word	0x0800af85

08009724 <__multadd>:
 8009724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009728:	690d      	ldr	r5, [r1, #16]
 800972a:	4607      	mov	r7, r0
 800972c:	460c      	mov	r4, r1
 800972e:	461e      	mov	r6, r3
 8009730:	f101 0c14 	add.w	ip, r1, #20
 8009734:	2000      	movs	r0, #0
 8009736:	f8dc 3000 	ldr.w	r3, [ip]
 800973a:	b299      	uxth	r1, r3
 800973c:	fb02 6101 	mla	r1, r2, r1, r6
 8009740:	0c1e      	lsrs	r6, r3, #16
 8009742:	0c0b      	lsrs	r3, r1, #16
 8009744:	fb02 3306 	mla	r3, r2, r6, r3
 8009748:	b289      	uxth	r1, r1
 800974a:	3001      	adds	r0, #1
 800974c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009750:	4285      	cmp	r5, r0
 8009752:	f84c 1b04 	str.w	r1, [ip], #4
 8009756:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800975a:	dcec      	bgt.n	8009736 <__multadd+0x12>
 800975c:	b30e      	cbz	r6, 80097a2 <__multadd+0x7e>
 800975e:	68a3      	ldr	r3, [r4, #8]
 8009760:	42ab      	cmp	r3, r5
 8009762:	dc19      	bgt.n	8009798 <__multadd+0x74>
 8009764:	6861      	ldr	r1, [r4, #4]
 8009766:	4638      	mov	r0, r7
 8009768:	3101      	adds	r1, #1
 800976a:	f7ff ff79 	bl	8009660 <_Balloc>
 800976e:	4680      	mov	r8, r0
 8009770:	b928      	cbnz	r0, 800977e <__multadd+0x5a>
 8009772:	4602      	mov	r2, r0
 8009774:	4b0c      	ldr	r3, [pc, #48]	@ (80097a8 <__multadd+0x84>)
 8009776:	480d      	ldr	r0, [pc, #52]	@ (80097ac <__multadd+0x88>)
 8009778:	21ba      	movs	r1, #186	@ 0xba
 800977a:	f000 feef 	bl	800a55c <__assert_func>
 800977e:	6922      	ldr	r2, [r4, #16]
 8009780:	3202      	adds	r2, #2
 8009782:	f104 010c 	add.w	r1, r4, #12
 8009786:	0092      	lsls	r2, r2, #2
 8009788:	300c      	adds	r0, #12
 800978a:	f7ff f800 	bl	800878e <memcpy>
 800978e:	4621      	mov	r1, r4
 8009790:	4638      	mov	r0, r7
 8009792:	f7ff ffa5 	bl	80096e0 <_Bfree>
 8009796:	4644      	mov	r4, r8
 8009798:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800979c:	3501      	adds	r5, #1
 800979e:	615e      	str	r6, [r3, #20]
 80097a0:	6125      	str	r5, [r4, #16]
 80097a2:	4620      	mov	r0, r4
 80097a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097a8:	0800af74 	.word	0x0800af74
 80097ac:	0800af85 	.word	0x0800af85

080097b0 <__hi0bits>:
 80097b0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80097b4:	4603      	mov	r3, r0
 80097b6:	bf36      	itet	cc
 80097b8:	0403      	lslcc	r3, r0, #16
 80097ba:	2000      	movcs	r0, #0
 80097bc:	2010      	movcc	r0, #16
 80097be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80097c2:	bf3c      	itt	cc
 80097c4:	021b      	lslcc	r3, r3, #8
 80097c6:	3008      	addcc	r0, #8
 80097c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80097cc:	bf3c      	itt	cc
 80097ce:	011b      	lslcc	r3, r3, #4
 80097d0:	3004      	addcc	r0, #4
 80097d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80097d6:	bf3c      	itt	cc
 80097d8:	009b      	lslcc	r3, r3, #2
 80097da:	3002      	addcc	r0, #2
 80097dc:	2b00      	cmp	r3, #0
 80097de:	db05      	blt.n	80097ec <__hi0bits+0x3c>
 80097e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80097e4:	f100 0001 	add.w	r0, r0, #1
 80097e8:	bf08      	it	eq
 80097ea:	2020      	moveq	r0, #32
 80097ec:	4770      	bx	lr

080097ee <__lo0bits>:
 80097ee:	6803      	ldr	r3, [r0, #0]
 80097f0:	4602      	mov	r2, r0
 80097f2:	f013 0007 	ands.w	r0, r3, #7
 80097f6:	d00b      	beq.n	8009810 <__lo0bits+0x22>
 80097f8:	07d9      	lsls	r1, r3, #31
 80097fa:	d421      	bmi.n	8009840 <__lo0bits+0x52>
 80097fc:	0798      	lsls	r0, r3, #30
 80097fe:	bf49      	itett	mi
 8009800:	085b      	lsrmi	r3, r3, #1
 8009802:	089b      	lsrpl	r3, r3, #2
 8009804:	2001      	movmi	r0, #1
 8009806:	6013      	strmi	r3, [r2, #0]
 8009808:	bf5c      	itt	pl
 800980a:	6013      	strpl	r3, [r2, #0]
 800980c:	2002      	movpl	r0, #2
 800980e:	4770      	bx	lr
 8009810:	b299      	uxth	r1, r3
 8009812:	b909      	cbnz	r1, 8009818 <__lo0bits+0x2a>
 8009814:	0c1b      	lsrs	r3, r3, #16
 8009816:	2010      	movs	r0, #16
 8009818:	b2d9      	uxtb	r1, r3
 800981a:	b909      	cbnz	r1, 8009820 <__lo0bits+0x32>
 800981c:	3008      	adds	r0, #8
 800981e:	0a1b      	lsrs	r3, r3, #8
 8009820:	0719      	lsls	r1, r3, #28
 8009822:	bf04      	itt	eq
 8009824:	091b      	lsreq	r3, r3, #4
 8009826:	3004      	addeq	r0, #4
 8009828:	0799      	lsls	r1, r3, #30
 800982a:	bf04      	itt	eq
 800982c:	089b      	lsreq	r3, r3, #2
 800982e:	3002      	addeq	r0, #2
 8009830:	07d9      	lsls	r1, r3, #31
 8009832:	d403      	bmi.n	800983c <__lo0bits+0x4e>
 8009834:	085b      	lsrs	r3, r3, #1
 8009836:	f100 0001 	add.w	r0, r0, #1
 800983a:	d003      	beq.n	8009844 <__lo0bits+0x56>
 800983c:	6013      	str	r3, [r2, #0]
 800983e:	4770      	bx	lr
 8009840:	2000      	movs	r0, #0
 8009842:	4770      	bx	lr
 8009844:	2020      	movs	r0, #32
 8009846:	4770      	bx	lr

08009848 <__i2b>:
 8009848:	b510      	push	{r4, lr}
 800984a:	460c      	mov	r4, r1
 800984c:	2101      	movs	r1, #1
 800984e:	f7ff ff07 	bl	8009660 <_Balloc>
 8009852:	4602      	mov	r2, r0
 8009854:	b928      	cbnz	r0, 8009862 <__i2b+0x1a>
 8009856:	4b05      	ldr	r3, [pc, #20]	@ (800986c <__i2b+0x24>)
 8009858:	4805      	ldr	r0, [pc, #20]	@ (8009870 <__i2b+0x28>)
 800985a:	f240 1145 	movw	r1, #325	@ 0x145
 800985e:	f000 fe7d 	bl	800a55c <__assert_func>
 8009862:	2301      	movs	r3, #1
 8009864:	6144      	str	r4, [r0, #20]
 8009866:	6103      	str	r3, [r0, #16]
 8009868:	bd10      	pop	{r4, pc}
 800986a:	bf00      	nop
 800986c:	0800af74 	.word	0x0800af74
 8009870:	0800af85 	.word	0x0800af85

08009874 <__multiply>:
 8009874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009878:	4617      	mov	r7, r2
 800987a:	690a      	ldr	r2, [r1, #16]
 800987c:	693b      	ldr	r3, [r7, #16]
 800987e:	429a      	cmp	r2, r3
 8009880:	bfa8      	it	ge
 8009882:	463b      	movge	r3, r7
 8009884:	4689      	mov	r9, r1
 8009886:	bfa4      	itt	ge
 8009888:	460f      	movge	r7, r1
 800988a:	4699      	movge	r9, r3
 800988c:	693d      	ldr	r5, [r7, #16]
 800988e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009892:	68bb      	ldr	r3, [r7, #8]
 8009894:	6879      	ldr	r1, [r7, #4]
 8009896:	eb05 060a 	add.w	r6, r5, sl
 800989a:	42b3      	cmp	r3, r6
 800989c:	b085      	sub	sp, #20
 800989e:	bfb8      	it	lt
 80098a0:	3101      	addlt	r1, #1
 80098a2:	f7ff fedd 	bl	8009660 <_Balloc>
 80098a6:	b930      	cbnz	r0, 80098b6 <__multiply+0x42>
 80098a8:	4602      	mov	r2, r0
 80098aa:	4b41      	ldr	r3, [pc, #260]	@ (80099b0 <__multiply+0x13c>)
 80098ac:	4841      	ldr	r0, [pc, #260]	@ (80099b4 <__multiply+0x140>)
 80098ae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80098b2:	f000 fe53 	bl	800a55c <__assert_func>
 80098b6:	f100 0414 	add.w	r4, r0, #20
 80098ba:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80098be:	4623      	mov	r3, r4
 80098c0:	2200      	movs	r2, #0
 80098c2:	4573      	cmp	r3, lr
 80098c4:	d320      	bcc.n	8009908 <__multiply+0x94>
 80098c6:	f107 0814 	add.w	r8, r7, #20
 80098ca:	f109 0114 	add.w	r1, r9, #20
 80098ce:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80098d2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80098d6:	9302      	str	r3, [sp, #8]
 80098d8:	1beb      	subs	r3, r5, r7
 80098da:	3b15      	subs	r3, #21
 80098dc:	f023 0303 	bic.w	r3, r3, #3
 80098e0:	3304      	adds	r3, #4
 80098e2:	3715      	adds	r7, #21
 80098e4:	42bd      	cmp	r5, r7
 80098e6:	bf38      	it	cc
 80098e8:	2304      	movcc	r3, #4
 80098ea:	9301      	str	r3, [sp, #4]
 80098ec:	9b02      	ldr	r3, [sp, #8]
 80098ee:	9103      	str	r1, [sp, #12]
 80098f0:	428b      	cmp	r3, r1
 80098f2:	d80c      	bhi.n	800990e <__multiply+0x9a>
 80098f4:	2e00      	cmp	r6, #0
 80098f6:	dd03      	ble.n	8009900 <__multiply+0x8c>
 80098f8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d055      	beq.n	80099ac <__multiply+0x138>
 8009900:	6106      	str	r6, [r0, #16]
 8009902:	b005      	add	sp, #20
 8009904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009908:	f843 2b04 	str.w	r2, [r3], #4
 800990c:	e7d9      	b.n	80098c2 <__multiply+0x4e>
 800990e:	f8b1 a000 	ldrh.w	sl, [r1]
 8009912:	f1ba 0f00 	cmp.w	sl, #0
 8009916:	d01f      	beq.n	8009958 <__multiply+0xe4>
 8009918:	46c4      	mov	ip, r8
 800991a:	46a1      	mov	r9, r4
 800991c:	2700      	movs	r7, #0
 800991e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009922:	f8d9 3000 	ldr.w	r3, [r9]
 8009926:	fa1f fb82 	uxth.w	fp, r2
 800992a:	b29b      	uxth	r3, r3
 800992c:	fb0a 330b 	mla	r3, sl, fp, r3
 8009930:	443b      	add	r3, r7
 8009932:	f8d9 7000 	ldr.w	r7, [r9]
 8009936:	0c12      	lsrs	r2, r2, #16
 8009938:	0c3f      	lsrs	r7, r7, #16
 800993a:	fb0a 7202 	mla	r2, sl, r2, r7
 800993e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009942:	b29b      	uxth	r3, r3
 8009944:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009948:	4565      	cmp	r5, ip
 800994a:	f849 3b04 	str.w	r3, [r9], #4
 800994e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009952:	d8e4      	bhi.n	800991e <__multiply+0xaa>
 8009954:	9b01      	ldr	r3, [sp, #4]
 8009956:	50e7      	str	r7, [r4, r3]
 8009958:	9b03      	ldr	r3, [sp, #12]
 800995a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800995e:	3104      	adds	r1, #4
 8009960:	f1b9 0f00 	cmp.w	r9, #0
 8009964:	d020      	beq.n	80099a8 <__multiply+0x134>
 8009966:	6823      	ldr	r3, [r4, #0]
 8009968:	4647      	mov	r7, r8
 800996a:	46a4      	mov	ip, r4
 800996c:	f04f 0a00 	mov.w	sl, #0
 8009970:	f8b7 b000 	ldrh.w	fp, [r7]
 8009974:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009978:	fb09 220b 	mla	r2, r9, fp, r2
 800997c:	4452      	add	r2, sl
 800997e:	b29b      	uxth	r3, r3
 8009980:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009984:	f84c 3b04 	str.w	r3, [ip], #4
 8009988:	f857 3b04 	ldr.w	r3, [r7], #4
 800998c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009990:	f8bc 3000 	ldrh.w	r3, [ip]
 8009994:	fb09 330a 	mla	r3, r9, sl, r3
 8009998:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800999c:	42bd      	cmp	r5, r7
 800999e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80099a2:	d8e5      	bhi.n	8009970 <__multiply+0xfc>
 80099a4:	9a01      	ldr	r2, [sp, #4]
 80099a6:	50a3      	str	r3, [r4, r2]
 80099a8:	3404      	adds	r4, #4
 80099aa:	e79f      	b.n	80098ec <__multiply+0x78>
 80099ac:	3e01      	subs	r6, #1
 80099ae:	e7a1      	b.n	80098f4 <__multiply+0x80>
 80099b0:	0800af74 	.word	0x0800af74
 80099b4:	0800af85 	.word	0x0800af85

080099b8 <__pow5mult>:
 80099b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099bc:	4615      	mov	r5, r2
 80099be:	f012 0203 	ands.w	r2, r2, #3
 80099c2:	4607      	mov	r7, r0
 80099c4:	460e      	mov	r6, r1
 80099c6:	d007      	beq.n	80099d8 <__pow5mult+0x20>
 80099c8:	4c25      	ldr	r4, [pc, #148]	@ (8009a60 <__pow5mult+0xa8>)
 80099ca:	3a01      	subs	r2, #1
 80099cc:	2300      	movs	r3, #0
 80099ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80099d2:	f7ff fea7 	bl	8009724 <__multadd>
 80099d6:	4606      	mov	r6, r0
 80099d8:	10ad      	asrs	r5, r5, #2
 80099da:	d03d      	beq.n	8009a58 <__pow5mult+0xa0>
 80099dc:	69fc      	ldr	r4, [r7, #28]
 80099de:	b97c      	cbnz	r4, 8009a00 <__pow5mult+0x48>
 80099e0:	2010      	movs	r0, #16
 80099e2:	f7ff fd87 	bl	80094f4 <malloc>
 80099e6:	4602      	mov	r2, r0
 80099e8:	61f8      	str	r0, [r7, #28]
 80099ea:	b928      	cbnz	r0, 80099f8 <__pow5mult+0x40>
 80099ec:	4b1d      	ldr	r3, [pc, #116]	@ (8009a64 <__pow5mult+0xac>)
 80099ee:	481e      	ldr	r0, [pc, #120]	@ (8009a68 <__pow5mult+0xb0>)
 80099f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80099f4:	f000 fdb2 	bl	800a55c <__assert_func>
 80099f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80099fc:	6004      	str	r4, [r0, #0]
 80099fe:	60c4      	str	r4, [r0, #12]
 8009a00:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009a04:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009a08:	b94c      	cbnz	r4, 8009a1e <__pow5mult+0x66>
 8009a0a:	f240 2171 	movw	r1, #625	@ 0x271
 8009a0e:	4638      	mov	r0, r7
 8009a10:	f7ff ff1a 	bl	8009848 <__i2b>
 8009a14:	2300      	movs	r3, #0
 8009a16:	f8c8 0008 	str.w	r0, [r8, #8]
 8009a1a:	4604      	mov	r4, r0
 8009a1c:	6003      	str	r3, [r0, #0]
 8009a1e:	f04f 0900 	mov.w	r9, #0
 8009a22:	07eb      	lsls	r3, r5, #31
 8009a24:	d50a      	bpl.n	8009a3c <__pow5mult+0x84>
 8009a26:	4631      	mov	r1, r6
 8009a28:	4622      	mov	r2, r4
 8009a2a:	4638      	mov	r0, r7
 8009a2c:	f7ff ff22 	bl	8009874 <__multiply>
 8009a30:	4631      	mov	r1, r6
 8009a32:	4680      	mov	r8, r0
 8009a34:	4638      	mov	r0, r7
 8009a36:	f7ff fe53 	bl	80096e0 <_Bfree>
 8009a3a:	4646      	mov	r6, r8
 8009a3c:	106d      	asrs	r5, r5, #1
 8009a3e:	d00b      	beq.n	8009a58 <__pow5mult+0xa0>
 8009a40:	6820      	ldr	r0, [r4, #0]
 8009a42:	b938      	cbnz	r0, 8009a54 <__pow5mult+0x9c>
 8009a44:	4622      	mov	r2, r4
 8009a46:	4621      	mov	r1, r4
 8009a48:	4638      	mov	r0, r7
 8009a4a:	f7ff ff13 	bl	8009874 <__multiply>
 8009a4e:	6020      	str	r0, [r4, #0]
 8009a50:	f8c0 9000 	str.w	r9, [r0]
 8009a54:	4604      	mov	r4, r0
 8009a56:	e7e4      	b.n	8009a22 <__pow5mult+0x6a>
 8009a58:	4630      	mov	r0, r6
 8009a5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a5e:	bf00      	nop
 8009a60:	0800b038 	.word	0x0800b038
 8009a64:	0800af05 	.word	0x0800af05
 8009a68:	0800af85 	.word	0x0800af85

08009a6c <__lshift>:
 8009a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a70:	460c      	mov	r4, r1
 8009a72:	6849      	ldr	r1, [r1, #4]
 8009a74:	6923      	ldr	r3, [r4, #16]
 8009a76:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009a7a:	68a3      	ldr	r3, [r4, #8]
 8009a7c:	4607      	mov	r7, r0
 8009a7e:	4691      	mov	r9, r2
 8009a80:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009a84:	f108 0601 	add.w	r6, r8, #1
 8009a88:	42b3      	cmp	r3, r6
 8009a8a:	db0b      	blt.n	8009aa4 <__lshift+0x38>
 8009a8c:	4638      	mov	r0, r7
 8009a8e:	f7ff fde7 	bl	8009660 <_Balloc>
 8009a92:	4605      	mov	r5, r0
 8009a94:	b948      	cbnz	r0, 8009aaa <__lshift+0x3e>
 8009a96:	4602      	mov	r2, r0
 8009a98:	4b28      	ldr	r3, [pc, #160]	@ (8009b3c <__lshift+0xd0>)
 8009a9a:	4829      	ldr	r0, [pc, #164]	@ (8009b40 <__lshift+0xd4>)
 8009a9c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009aa0:	f000 fd5c 	bl	800a55c <__assert_func>
 8009aa4:	3101      	adds	r1, #1
 8009aa6:	005b      	lsls	r3, r3, #1
 8009aa8:	e7ee      	b.n	8009a88 <__lshift+0x1c>
 8009aaa:	2300      	movs	r3, #0
 8009aac:	f100 0114 	add.w	r1, r0, #20
 8009ab0:	f100 0210 	add.w	r2, r0, #16
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	4553      	cmp	r3, sl
 8009ab8:	db33      	blt.n	8009b22 <__lshift+0xb6>
 8009aba:	6920      	ldr	r0, [r4, #16]
 8009abc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009ac0:	f104 0314 	add.w	r3, r4, #20
 8009ac4:	f019 091f 	ands.w	r9, r9, #31
 8009ac8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009acc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009ad0:	d02b      	beq.n	8009b2a <__lshift+0xbe>
 8009ad2:	f1c9 0e20 	rsb	lr, r9, #32
 8009ad6:	468a      	mov	sl, r1
 8009ad8:	2200      	movs	r2, #0
 8009ada:	6818      	ldr	r0, [r3, #0]
 8009adc:	fa00 f009 	lsl.w	r0, r0, r9
 8009ae0:	4310      	orrs	r0, r2
 8009ae2:	f84a 0b04 	str.w	r0, [sl], #4
 8009ae6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009aea:	459c      	cmp	ip, r3
 8009aec:	fa22 f20e 	lsr.w	r2, r2, lr
 8009af0:	d8f3      	bhi.n	8009ada <__lshift+0x6e>
 8009af2:	ebac 0304 	sub.w	r3, ip, r4
 8009af6:	3b15      	subs	r3, #21
 8009af8:	f023 0303 	bic.w	r3, r3, #3
 8009afc:	3304      	adds	r3, #4
 8009afe:	f104 0015 	add.w	r0, r4, #21
 8009b02:	4560      	cmp	r0, ip
 8009b04:	bf88      	it	hi
 8009b06:	2304      	movhi	r3, #4
 8009b08:	50ca      	str	r2, [r1, r3]
 8009b0a:	b10a      	cbz	r2, 8009b10 <__lshift+0xa4>
 8009b0c:	f108 0602 	add.w	r6, r8, #2
 8009b10:	3e01      	subs	r6, #1
 8009b12:	4638      	mov	r0, r7
 8009b14:	612e      	str	r6, [r5, #16]
 8009b16:	4621      	mov	r1, r4
 8009b18:	f7ff fde2 	bl	80096e0 <_Bfree>
 8009b1c:	4628      	mov	r0, r5
 8009b1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b22:	f842 0f04 	str.w	r0, [r2, #4]!
 8009b26:	3301      	adds	r3, #1
 8009b28:	e7c5      	b.n	8009ab6 <__lshift+0x4a>
 8009b2a:	3904      	subs	r1, #4
 8009b2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b30:	f841 2f04 	str.w	r2, [r1, #4]!
 8009b34:	459c      	cmp	ip, r3
 8009b36:	d8f9      	bhi.n	8009b2c <__lshift+0xc0>
 8009b38:	e7ea      	b.n	8009b10 <__lshift+0xa4>
 8009b3a:	bf00      	nop
 8009b3c:	0800af74 	.word	0x0800af74
 8009b40:	0800af85 	.word	0x0800af85

08009b44 <__mcmp>:
 8009b44:	690a      	ldr	r2, [r1, #16]
 8009b46:	4603      	mov	r3, r0
 8009b48:	6900      	ldr	r0, [r0, #16]
 8009b4a:	1a80      	subs	r0, r0, r2
 8009b4c:	b530      	push	{r4, r5, lr}
 8009b4e:	d10e      	bne.n	8009b6e <__mcmp+0x2a>
 8009b50:	3314      	adds	r3, #20
 8009b52:	3114      	adds	r1, #20
 8009b54:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009b58:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009b5c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009b60:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009b64:	4295      	cmp	r5, r2
 8009b66:	d003      	beq.n	8009b70 <__mcmp+0x2c>
 8009b68:	d205      	bcs.n	8009b76 <__mcmp+0x32>
 8009b6a:	f04f 30ff 	mov.w	r0, #4294967295
 8009b6e:	bd30      	pop	{r4, r5, pc}
 8009b70:	42a3      	cmp	r3, r4
 8009b72:	d3f3      	bcc.n	8009b5c <__mcmp+0x18>
 8009b74:	e7fb      	b.n	8009b6e <__mcmp+0x2a>
 8009b76:	2001      	movs	r0, #1
 8009b78:	e7f9      	b.n	8009b6e <__mcmp+0x2a>
	...

08009b7c <__mdiff>:
 8009b7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b80:	4689      	mov	r9, r1
 8009b82:	4606      	mov	r6, r0
 8009b84:	4611      	mov	r1, r2
 8009b86:	4648      	mov	r0, r9
 8009b88:	4614      	mov	r4, r2
 8009b8a:	f7ff ffdb 	bl	8009b44 <__mcmp>
 8009b8e:	1e05      	subs	r5, r0, #0
 8009b90:	d112      	bne.n	8009bb8 <__mdiff+0x3c>
 8009b92:	4629      	mov	r1, r5
 8009b94:	4630      	mov	r0, r6
 8009b96:	f7ff fd63 	bl	8009660 <_Balloc>
 8009b9a:	4602      	mov	r2, r0
 8009b9c:	b928      	cbnz	r0, 8009baa <__mdiff+0x2e>
 8009b9e:	4b3f      	ldr	r3, [pc, #252]	@ (8009c9c <__mdiff+0x120>)
 8009ba0:	f240 2137 	movw	r1, #567	@ 0x237
 8009ba4:	483e      	ldr	r0, [pc, #248]	@ (8009ca0 <__mdiff+0x124>)
 8009ba6:	f000 fcd9 	bl	800a55c <__assert_func>
 8009baa:	2301      	movs	r3, #1
 8009bac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009bb0:	4610      	mov	r0, r2
 8009bb2:	b003      	add	sp, #12
 8009bb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bb8:	bfbc      	itt	lt
 8009bba:	464b      	movlt	r3, r9
 8009bbc:	46a1      	movlt	r9, r4
 8009bbe:	4630      	mov	r0, r6
 8009bc0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009bc4:	bfba      	itte	lt
 8009bc6:	461c      	movlt	r4, r3
 8009bc8:	2501      	movlt	r5, #1
 8009bca:	2500      	movge	r5, #0
 8009bcc:	f7ff fd48 	bl	8009660 <_Balloc>
 8009bd0:	4602      	mov	r2, r0
 8009bd2:	b918      	cbnz	r0, 8009bdc <__mdiff+0x60>
 8009bd4:	4b31      	ldr	r3, [pc, #196]	@ (8009c9c <__mdiff+0x120>)
 8009bd6:	f240 2145 	movw	r1, #581	@ 0x245
 8009bda:	e7e3      	b.n	8009ba4 <__mdiff+0x28>
 8009bdc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009be0:	6926      	ldr	r6, [r4, #16]
 8009be2:	60c5      	str	r5, [r0, #12]
 8009be4:	f109 0310 	add.w	r3, r9, #16
 8009be8:	f109 0514 	add.w	r5, r9, #20
 8009bec:	f104 0e14 	add.w	lr, r4, #20
 8009bf0:	f100 0b14 	add.w	fp, r0, #20
 8009bf4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009bf8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009bfc:	9301      	str	r3, [sp, #4]
 8009bfe:	46d9      	mov	r9, fp
 8009c00:	f04f 0c00 	mov.w	ip, #0
 8009c04:	9b01      	ldr	r3, [sp, #4]
 8009c06:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009c0a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009c0e:	9301      	str	r3, [sp, #4]
 8009c10:	fa1f f38a 	uxth.w	r3, sl
 8009c14:	4619      	mov	r1, r3
 8009c16:	b283      	uxth	r3, r0
 8009c18:	1acb      	subs	r3, r1, r3
 8009c1a:	0c00      	lsrs	r0, r0, #16
 8009c1c:	4463      	add	r3, ip
 8009c1e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009c22:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009c26:	b29b      	uxth	r3, r3
 8009c28:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009c2c:	4576      	cmp	r6, lr
 8009c2e:	f849 3b04 	str.w	r3, [r9], #4
 8009c32:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009c36:	d8e5      	bhi.n	8009c04 <__mdiff+0x88>
 8009c38:	1b33      	subs	r3, r6, r4
 8009c3a:	3b15      	subs	r3, #21
 8009c3c:	f023 0303 	bic.w	r3, r3, #3
 8009c40:	3415      	adds	r4, #21
 8009c42:	3304      	adds	r3, #4
 8009c44:	42a6      	cmp	r6, r4
 8009c46:	bf38      	it	cc
 8009c48:	2304      	movcc	r3, #4
 8009c4a:	441d      	add	r5, r3
 8009c4c:	445b      	add	r3, fp
 8009c4e:	461e      	mov	r6, r3
 8009c50:	462c      	mov	r4, r5
 8009c52:	4544      	cmp	r4, r8
 8009c54:	d30e      	bcc.n	8009c74 <__mdiff+0xf8>
 8009c56:	f108 0103 	add.w	r1, r8, #3
 8009c5a:	1b49      	subs	r1, r1, r5
 8009c5c:	f021 0103 	bic.w	r1, r1, #3
 8009c60:	3d03      	subs	r5, #3
 8009c62:	45a8      	cmp	r8, r5
 8009c64:	bf38      	it	cc
 8009c66:	2100      	movcc	r1, #0
 8009c68:	440b      	add	r3, r1
 8009c6a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009c6e:	b191      	cbz	r1, 8009c96 <__mdiff+0x11a>
 8009c70:	6117      	str	r7, [r2, #16]
 8009c72:	e79d      	b.n	8009bb0 <__mdiff+0x34>
 8009c74:	f854 1b04 	ldr.w	r1, [r4], #4
 8009c78:	46e6      	mov	lr, ip
 8009c7a:	0c08      	lsrs	r0, r1, #16
 8009c7c:	fa1c fc81 	uxtah	ip, ip, r1
 8009c80:	4471      	add	r1, lr
 8009c82:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009c86:	b289      	uxth	r1, r1
 8009c88:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009c8c:	f846 1b04 	str.w	r1, [r6], #4
 8009c90:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009c94:	e7dd      	b.n	8009c52 <__mdiff+0xd6>
 8009c96:	3f01      	subs	r7, #1
 8009c98:	e7e7      	b.n	8009c6a <__mdiff+0xee>
 8009c9a:	bf00      	nop
 8009c9c:	0800af74 	.word	0x0800af74
 8009ca0:	0800af85 	.word	0x0800af85

08009ca4 <__d2b>:
 8009ca4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009ca8:	460f      	mov	r7, r1
 8009caa:	2101      	movs	r1, #1
 8009cac:	ec59 8b10 	vmov	r8, r9, d0
 8009cb0:	4616      	mov	r6, r2
 8009cb2:	f7ff fcd5 	bl	8009660 <_Balloc>
 8009cb6:	4604      	mov	r4, r0
 8009cb8:	b930      	cbnz	r0, 8009cc8 <__d2b+0x24>
 8009cba:	4602      	mov	r2, r0
 8009cbc:	4b23      	ldr	r3, [pc, #140]	@ (8009d4c <__d2b+0xa8>)
 8009cbe:	4824      	ldr	r0, [pc, #144]	@ (8009d50 <__d2b+0xac>)
 8009cc0:	f240 310f 	movw	r1, #783	@ 0x30f
 8009cc4:	f000 fc4a 	bl	800a55c <__assert_func>
 8009cc8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009ccc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009cd0:	b10d      	cbz	r5, 8009cd6 <__d2b+0x32>
 8009cd2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009cd6:	9301      	str	r3, [sp, #4]
 8009cd8:	f1b8 0300 	subs.w	r3, r8, #0
 8009cdc:	d023      	beq.n	8009d26 <__d2b+0x82>
 8009cde:	4668      	mov	r0, sp
 8009ce0:	9300      	str	r3, [sp, #0]
 8009ce2:	f7ff fd84 	bl	80097ee <__lo0bits>
 8009ce6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009cea:	b1d0      	cbz	r0, 8009d22 <__d2b+0x7e>
 8009cec:	f1c0 0320 	rsb	r3, r0, #32
 8009cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8009cf4:	430b      	orrs	r3, r1
 8009cf6:	40c2      	lsrs	r2, r0
 8009cf8:	6163      	str	r3, [r4, #20]
 8009cfa:	9201      	str	r2, [sp, #4]
 8009cfc:	9b01      	ldr	r3, [sp, #4]
 8009cfe:	61a3      	str	r3, [r4, #24]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	bf0c      	ite	eq
 8009d04:	2201      	moveq	r2, #1
 8009d06:	2202      	movne	r2, #2
 8009d08:	6122      	str	r2, [r4, #16]
 8009d0a:	b1a5      	cbz	r5, 8009d36 <__d2b+0x92>
 8009d0c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009d10:	4405      	add	r5, r0
 8009d12:	603d      	str	r5, [r7, #0]
 8009d14:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009d18:	6030      	str	r0, [r6, #0]
 8009d1a:	4620      	mov	r0, r4
 8009d1c:	b003      	add	sp, #12
 8009d1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d22:	6161      	str	r1, [r4, #20]
 8009d24:	e7ea      	b.n	8009cfc <__d2b+0x58>
 8009d26:	a801      	add	r0, sp, #4
 8009d28:	f7ff fd61 	bl	80097ee <__lo0bits>
 8009d2c:	9b01      	ldr	r3, [sp, #4]
 8009d2e:	6163      	str	r3, [r4, #20]
 8009d30:	3020      	adds	r0, #32
 8009d32:	2201      	movs	r2, #1
 8009d34:	e7e8      	b.n	8009d08 <__d2b+0x64>
 8009d36:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009d3a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009d3e:	6038      	str	r0, [r7, #0]
 8009d40:	6918      	ldr	r0, [r3, #16]
 8009d42:	f7ff fd35 	bl	80097b0 <__hi0bits>
 8009d46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009d4a:	e7e5      	b.n	8009d18 <__d2b+0x74>
 8009d4c:	0800af74 	.word	0x0800af74
 8009d50:	0800af85 	.word	0x0800af85

08009d54 <__ssputs_r>:
 8009d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d58:	688e      	ldr	r6, [r1, #8]
 8009d5a:	461f      	mov	r7, r3
 8009d5c:	42be      	cmp	r6, r7
 8009d5e:	680b      	ldr	r3, [r1, #0]
 8009d60:	4682      	mov	sl, r0
 8009d62:	460c      	mov	r4, r1
 8009d64:	4690      	mov	r8, r2
 8009d66:	d82d      	bhi.n	8009dc4 <__ssputs_r+0x70>
 8009d68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009d6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009d70:	d026      	beq.n	8009dc0 <__ssputs_r+0x6c>
 8009d72:	6965      	ldr	r5, [r4, #20]
 8009d74:	6909      	ldr	r1, [r1, #16]
 8009d76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009d7a:	eba3 0901 	sub.w	r9, r3, r1
 8009d7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009d82:	1c7b      	adds	r3, r7, #1
 8009d84:	444b      	add	r3, r9
 8009d86:	106d      	asrs	r5, r5, #1
 8009d88:	429d      	cmp	r5, r3
 8009d8a:	bf38      	it	cc
 8009d8c:	461d      	movcc	r5, r3
 8009d8e:	0553      	lsls	r3, r2, #21
 8009d90:	d527      	bpl.n	8009de2 <__ssputs_r+0x8e>
 8009d92:	4629      	mov	r1, r5
 8009d94:	f7ff fbd8 	bl	8009548 <_malloc_r>
 8009d98:	4606      	mov	r6, r0
 8009d9a:	b360      	cbz	r0, 8009df6 <__ssputs_r+0xa2>
 8009d9c:	6921      	ldr	r1, [r4, #16]
 8009d9e:	464a      	mov	r2, r9
 8009da0:	f7fe fcf5 	bl	800878e <memcpy>
 8009da4:	89a3      	ldrh	r3, [r4, #12]
 8009da6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009daa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009dae:	81a3      	strh	r3, [r4, #12]
 8009db0:	6126      	str	r6, [r4, #16]
 8009db2:	6165      	str	r5, [r4, #20]
 8009db4:	444e      	add	r6, r9
 8009db6:	eba5 0509 	sub.w	r5, r5, r9
 8009dba:	6026      	str	r6, [r4, #0]
 8009dbc:	60a5      	str	r5, [r4, #8]
 8009dbe:	463e      	mov	r6, r7
 8009dc0:	42be      	cmp	r6, r7
 8009dc2:	d900      	bls.n	8009dc6 <__ssputs_r+0x72>
 8009dc4:	463e      	mov	r6, r7
 8009dc6:	6820      	ldr	r0, [r4, #0]
 8009dc8:	4632      	mov	r2, r6
 8009dca:	4641      	mov	r1, r8
 8009dcc:	f000 fb9c 	bl	800a508 <memmove>
 8009dd0:	68a3      	ldr	r3, [r4, #8]
 8009dd2:	1b9b      	subs	r3, r3, r6
 8009dd4:	60a3      	str	r3, [r4, #8]
 8009dd6:	6823      	ldr	r3, [r4, #0]
 8009dd8:	4433      	add	r3, r6
 8009dda:	6023      	str	r3, [r4, #0]
 8009ddc:	2000      	movs	r0, #0
 8009dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009de2:	462a      	mov	r2, r5
 8009de4:	f000 fbfe 	bl	800a5e4 <_realloc_r>
 8009de8:	4606      	mov	r6, r0
 8009dea:	2800      	cmp	r0, #0
 8009dec:	d1e0      	bne.n	8009db0 <__ssputs_r+0x5c>
 8009dee:	6921      	ldr	r1, [r4, #16]
 8009df0:	4650      	mov	r0, sl
 8009df2:	f7ff fb35 	bl	8009460 <_free_r>
 8009df6:	230c      	movs	r3, #12
 8009df8:	f8ca 3000 	str.w	r3, [sl]
 8009dfc:	89a3      	ldrh	r3, [r4, #12]
 8009dfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e02:	81a3      	strh	r3, [r4, #12]
 8009e04:	f04f 30ff 	mov.w	r0, #4294967295
 8009e08:	e7e9      	b.n	8009dde <__ssputs_r+0x8a>
	...

08009e0c <_svfiprintf_r>:
 8009e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e10:	4698      	mov	r8, r3
 8009e12:	898b      	ldrh	r3, [r1, #12]
 8009e14:	061b      	lsls	r3, r3, #24
 8009e16:	b09d      	sub	sp, #116	@ 0x74
 8009e18:	4607      	mov	r7, r0
 8009e1a:	460d      	mov	r5, r1
 8009e1c:	4614      	mov	r4, r2
 8009e1e:	d510      	bpl.n	8009e42 <_svfiprintf_r+0x36>
 8009e20:	690b      	ldr	r3, [r1, #16]
 8009e22:	b973      	cbnz	r3, 8009e42 <_svfiprintf_r+0x36>
 8009e24:	2140      	movs	r1, #64	@ 0x40
 8009e26:	f7ff fb8f 	bl	8009548 <_malloc_r>
 8009e2a:	6028      	str	r0, [r5, #0]
 8009e2c:	6128      	str	r0, [r5, #16]
 8009e2e:	b930      	cbnz	r0, 8009e3e <_svfiprintf_r+0x32>
 8009e30:	230c      	movs	r3, #12
 8009e32:	603b      	str	r3, [r7, #0]
 8009e34:	f04f 30ff 	mov.w	r0, #4294967295
 8009e38:	b01d      	add	sp, #116	@ 0x74
 8009e3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e3e:	2340      	movs	r3, #64	@ 0x40
 8009e40:	616b      	str	r3, [r5, #20]
 8009e42:	2300      	movs	r3, #0
 8009e44:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e46:	2320      	movs	r3, #32
 8009e48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009e4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e50:	2330      	movs	r3, #48	@ 0x30
 8009e52:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009ff0 <_svfiprintf_r+0x1e4>
 8009e56:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009e5a:	f04f 0901 	mov.w	r9, #1
 8009e5e:	4623      	mov	r3, r4
 8009e60:	469a      	mov	sl, r3
 8009e62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e66:	b10a      	cbz	r2, 8009e6c <_svfiprintf_r+0x60>
 8009e68:	2a25      	cmp	r2, #37	@ 0x25
 8009e6a:	d1f9      	bne.n	8009e60 <_svfiprintf_r+0x54>
 8009e6c:	ebba 0b04 	subs.w	fp, sl, r4
 8009e70:	d00b      	beq.n	8009e8a <_svfiprintf_r+0x7e>
 8009e72:	465b      	mov	r3, fp
 8009e74:	4622      	mov	r2, r4
 8009e76:	4629      	mov	r1, r5
 8009e78:	4638      	mov	r0, r7
 8009e7a:	f7ff ff6b 	bl	8009d54 <__ssputs_r>
 8009e7e:	3001      	adds	r0, #1
 8009e80:	f000 80a7 	beq.w	8009fd2 <_svfiprintf_r+0x1c6>
 8009e84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e86:	445a      	add	r2, fp
 8009e88:	9209      	str	r2, [sp, #36]	@ 0x24
 8009e8a:	f89a 3000 	ldrb.w	r3, [sl]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	f000 809f 	beq.w	8009fd2 <_svfiprintf_r+0x1c6>
 8009e94:	2300      	movs	r3, #0
 8009e96:	f04f 32ff 	mov.w	r2, #4294967295
 8009e9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e9e:	f10a 0a01 	add.w	sl, sl, #1
 8009ea2:	9304      	str	r3, [sp, #16]
 8009ea4:	9307      	str	r3, [sp, #28]
 8009ea6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009eaa:	931a      	str	r3, [sp, #104]	@ 0x68
 8009eac:	4654      	mov	r4, sl
 8009eae:	2205      	movs	r2, #5
 8009eb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009eb4:	484e      	ldr	r0, [pc, #312]	@ (8009ff0 <_svfiprintf_r+0x1e4>)
 8009eb6:	f7f6 f993 	bl	80001e0 <memchr>
 8009eba:	9a04      	ldr	r2, [sp, #16]
 8009ebc:	b9d8      	cbnz	r0, 8009ef6 <_svfiprintf_r+0xea>
 8009ebe:	06d0      	lsls	r0, r2, #27
 8009ec0:	bf44      	itt	mi
 8009ec2:	2320      	movmi	r3, #32
 8009ec4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ec8:	0711      	lsls	r1, r2, #28
 8009eca:	bf44      	itt	mi
 8009ecc:	232b      	movmi	r3, #43	@ 0x2b
 8009ece:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ed2:	f89a 3000 	ldrb.w	r3, [sl]
 8009ed6:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ed8:	d015      	beq.n	8009f06 <_svfiprintf_r+0xfa>
 8009eda:	9a07      	ldr	r2, [sp, #28]
 8009edc:	4654      	mov	r4, sl
 8009ede:	2000      	movs	r0, #0
 8009ee0:	f04f 0c0a 	mov.w	ip, #10
 8009ee4:	4621      	mov	r1, r4
 8009ee6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009eea:	3b30      	subs	r3, #48	@ 0x30
 8009eec:	2b09      	cmp	r3, #9
 8009eee:	d94b      	bls.n	8009f88 <_svfiprintf_r+0x17c>
 8009ef0:	b1b0      	cbz	r0, 8009f20 <_svfiprintf_r+0x114>
 8009ef2:	9207      	str	r2, [sp, #28]
 8009ef4:	e014      	b.n	8009f20 <_svfiprintf_r+0x114>
 8009ef6:	eba0 0308 	sub.w	r3, r0, r8
 8009efa:	fa09 f303 	lsl.w	r3, r9, r3
 8009efe:	4313      	orrs	r3, r2
 8009f00:	9304      	str	r3, [sp, #16]
 8009f02:	46a2      	mov	sl, r4
 8009f04:	e7d2      	b.n	8009eac <_svfiprintf_r+0xa0>
 8009f06:	9b03      	ldr	r3, [sp, #12]
 8009f08:	1d19      	adds	r1, r3, #4
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	9103      	str	r1, [sp, #12]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	bfbb      	ittet	lt
 8009f12:	425b      	neglt	r3, r3
 8009f14:	f042 0202 	orrlt.w	r2, r2, #2
 8009f18:	9307      	strge	r3, [sp, #28]
 8009f1a:	9307      	strlt	r3, [sp, #28]
 8009f1c:	bfb8      	it	lt
 8009f1e:	9204      	strlt	r2, [sp, #16]
 8009f20:	7823      	ldrb	r3, [r4, #0]
 8009f22:	2b2e      	cmp	r3, #46	@ 0x2e
 8009f24:	d10a      	bne.n	8009f3c <_svfiprintf_r+0x130>
 8009f26:	7863      	ldrb	r3, [r4, #1]
 8009f28:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f2a:	d132      	bne.n	8009f92 <_svfiprintf_r+0x186>
 8009f2c:	9b03      	ldr	r3, [sp, #12]
 8009f2e:	1d1a      	adds	r2, r3, #4
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	9203      	str	r2, [sp, #12]
 8009f34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009f38:	3402      	adds	r4, #2
 8009f3a:	9305      	str	r3, [sp, #20]
 8009f3c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a000 <_svfiprintf_r+0x1f4>
 8009f40:	7821      	ldrb	r1, [r4, #0]
 8009f42:	2203      	movs	r2, #3
 8009f44:	4650      	mov	r0, sl
 8009f46:	f7f6 f94b 	bl	80001e0 <memchr>
 8009f4a:	b138      	cbz	r0, 8009f5c <_svfiprintf_r+0x150>
 8009f4c:	9b04      	ldr	r3, [sp, #16]
 8009f4e:	eba0 000a 	sub.w	r0, r0, sl
 8009f52:	2240      	movs	r2, #64	@ 0x40
 8009f54:	4082      	lsls	r2, r0
 8009f56:	4313      	orrs	r3, r2
 8009f58:	3401      	adds	r4, #1
 8009f5a:	9304      	str	r3, [sp, #16]
 8009f5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f60:	4824      	ldr	r0, [pc, #144]	@ (8009ff4 <_svfiprintf_r+0x1e8>)
 8009f62:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009f66:	2206      	movs	r2, #6
 8009f68:	f7f6 f93a 	bl	80001e0 <memchr>
 8009f6c:	2800      	cmp	r0, #0
 8009f6e:	d036      	beq.n	8009fde <_svfiprintf_r+0x1d2>
 8009f70:	4b21      	ldr	r3, [pc, #132]	@ (8009ff8 <_svfiprintf_r+0x1ec>)
 8009f72:	bb1b      	cbnz	r3, 8009fbc <_svfiprintf_r+0x1b0>
 8009f74:	9b03      	ldr	r3, [sp, #12]
 8009f76:	3307      	adds	r3, #7
 8009f78:	f023 0307 	bic.w	r3, r3, #7
 8009f7c:	3308      	adds	r3, #8
 8009f7e:	9303      	str	r3, [sp, #12]
 8009f80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f82:	4433      	add	r3, r6
 8009f84:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f86:	e76a      	b.n	8009e5e <_svfiprintf_r+0x52>
 8009f88:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f8c:	460c      	mov	r4, r1
 8009f8e:	2001      	movs	r0, #1
 8009f90:	e7a8      	b.n	8009ee4 <_svfiprintf_r+0xd8>
 8009f92:	2300      	movs	r3, #0
 8009f94:	3401      	adds	r4, #1
 8009f96:	9305      	str	r3, [sp, #20]
 8009f98:	4619      	mov	r1, r3
 8009f9a:	f04f 0c0a 	mov.w	ip, #10
 8009f9e:	4620      	mov	r0, r4
 8009fa0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009fa4:	3a30      	subs	r2, #48	@ 0x30
 8009fa6:	2a09      	cmp	r2, #9
 8009fa8:	d903      	bls.n	8009fb2 <_svfiprintf_r+0x1a6>
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d0c6      	beq.n	8009f3c <_svfiprintf_r+0x130>
 8009fae:	9105      	str	r1, [sp, #20]
 8009fb0:	e7c4      	b.n	8009f3c <_svfiprintf_r+0x130>
 8009fb2:	fb0c 2101 	mla	r1, ip, r1, r2
 8009fb6:	4604      	mov	r4, r0
 8009fb8:	2301      	movs	r3, #1
 8009fba:	e7f0      	b.n	8009f9e <_svfiprintf_r+0x192>
 8009fbc:	ab03      	add	r3, sp, #12
 8009fbe:	9300      	str	r3, [sp, #0]
 8009fc0:	462a      	mov	r2, r5
 8009fc2:	4b0e      	ldr	r3, [pc, #56]	@ (8009ffc <_svfiprintf_r+0x1f0>)
 8009fc4:	a904      	add	r1, sp, #16
 8009fc6:	4638      	mov	r0, r7
 8009fc8:	f7fd fe4e 	bl	8007c68 <_printf_float>
 8009fcc:	1c42      	adds	r2, r0, #1
 8009fce:	4606      	mov	r6, r0
 8009fd0:	d1d6      	bne.n	8009f80 <_svfiprintf_r+0x174>
 8009fd2:	89ab      	ldrh	r3, [r5, #12]
 8009fd4:	065b      	lsls	r3, r3, #25
 8009fd6:	f53f af2d 	bmi.w	8009e34 <_svfiprintf_r+0x28>
 8009fda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009fdc:	e72c      	b.n	8009e38 <_svfiprintf_r+0x2c>
 8009fde:	ab03      	add	r3, sp, #12
 8009fe0:	9300      	str	r3, [sp, #0]
 8009fe2:	462a      	mov	r2, r5
 8009fe4:	4b05      	ldr	r3, [pc, #20]	@ (8009ffc <_svfiprintf_r+0x1f0>)
 8009fe6:	a904      	add	r1, sp, #16
 8009fe8:	4638      	mov	r0, r7
 8009fea:	f7fe f8d5 	bl	8008198 <_printf_i>
 8009fee:	e7ed      	b.n	8009fcc <_svfiprintf_r+0x1c0>
 8009ff0:	0800afde 	.word	0x0800afde
 8009ff4:	0800afe8 	.word	0x0800afe8
 8009ff8:	08007c69 	.word	0x08007c69
 8009ffc:	08009d55 	.word	0x08009d55
 800a000:	0800afe4 	.word	0x0800afe4

0800a004 <__sfputc_r>:
 800a004:	6893      	ldr	r3, [r2, #8]
 800a006:	3b01      	subs	r3, #1
 800a008:	2b00      	cmp	r3, #0
 800a00a:	b410      	push	{r4}
 800a00c:	6093      	str	r3, [r2, #8]
 800a00e:	da08      	bge.n	800a022 <__sfputc_r+0x1e>
 800a010:	6994      	ldr	r4, [r2, #24]
 800a012:	42a3      	cmp	r3, r4
 800a014:	db01      	blt.n	800a01a <__sfputc_r+0x16>
 800a016:	290a      	cmp	r1, #10
 800a018:	d103      	bne.n	800a022 <__sfputc_r+0x1e>
 800a01a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a01e:	f000 b9df 	b.w	800a3e0 <__swbuf_r>
 800a022:	6813      	ldr	r3, [r2, #0]
 800a024:	1c58      	adds	r0, r3, #1
 800a026:	6010      	str	r0, [r2, #0]
 800a028:	7019      	strb	r1, [r3, #0]
 800a02a:	4608      	mov	r0, r1
 800a02c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a030:	4770      	bx	lr

0800a032 <__sfputs_r>:
 800a032:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a034:	4606      	mov	r6, r0
 800a036:	460f      	mov	r7, r1
 800a038:	4614      	mov	r4, r2
 800a03a:	18d5      	adds	r5, r2, r3
 800a03c:	42ac      	cmp	r4, r5
 800a03e:	d101      	bne.n	800a044 <__sfputs_r+0x12>
 800a040:	2000      	movs	r0, #0
 800a042:	e007      	b.n	800a054 <__sfputs_r+0x22>
 800a044:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a048:	463a      	mov	r2, r7
 800a04a:	4630      	mov	r0, r6
 800a04c:	f7ff ffda 	bl	800a004 <__sfputc_r>
 800a050:	1c43      	adds	r3, r0, #1
 800a052:	d1f3      	bne.n	800a03c <__sfputs_r+0xa>
 800a054:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a058 <_vfiprintf_r>:
 800a058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a05c:	460d      	mov	r5, r1
 800a05e:	b09d      	sub	sp, #116	@ 0x74
 800a060:	4614      	mov	r4, r2
 800a062:	4698      	mov	r8, r3
 800a064:	4606      	mov	r6, r0
 800a066:	b118      	cbz	r0, 800a070 <_vfiprintf_r+0x18>
 800a068:	6a03      	ldr	r3, [r0, #32]
 800a06a:	b90b      	cbnz	r3, 800a070 <_vfiprintf_r+0x18>
 800a06c:	f7fe fa3e 	bl	80084ec <__sinit>
 800a070:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a072:	07d9      	lsls	r1, r3, #31
 800a074:	d405      	bmi.n	800a082 <_vfiprintf_r+0x2a>
 800a076:	89ab      	ldrh	r3, [r5, #12]
 800a078:	059a      	lsls	r2, r3, #22
 800a07a:	d402      	bmi.n	800a082 <_vfiprintf_r+0x2a>
 800a07c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a07e:	f7fe fb84 	bl	800878a <__retarget_lock_acquire_recursive>
 800a082:	89ab      	ldrh	r3, [r5, #12]
 800a084:	071b      	lsls	r3, r3, #28
 800a086:	d501      	bpl.n	800a08c <_vfiprintf_r+0x34>
 800a088:	692b      	ldr	r3, [r5, #16]
 800a08a:	b99b      	cbnz	r3, 800a0b4 <_vfiprintf_r+0x5c>
 800a08c:	4629      	mov	r1, r5
 800a08e:	4630      	mov	r0, r6
 800a090:	f000 f9e4 	bl	800a45c <__swsetup_r>
 800a094:	b170      	cbz	r0, 800a0b4 <_vfiprintf_r+0x5c>
 800a096:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a098:	07dc      	lsls	r4, r3, #31
 800a09a:	d504      	bpl.n	800a0a6 <_vfiprintf_r+0x4e>
 800a09c:	f04f 30ff 	mov.w	r0, #4294967295
 800a0a0:	b01d      	add	sp, #116	@ 0x74
 800a0a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0a6:	89ab      	ldrh	r3, [r5, #12]
 800a0a8:	0598      	lsls	r0, r3, #22
 800a0aa:	d4f7      	bmi.n	800a09c <_vfiprintf_r+0x44>
 800a0ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a0ae:	f7fe fb6d 	bl	800878c <__retarget_lock_release_recursive>
 800a0b2:	e7f3      	b.n	800a09c <_vfiprintf_r+0x44>
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0b8:	2320      	movs	r3, #32
 800a0ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a0be:	f8cd 800c 	str.w	r8, [sp, #12]
 800a0c2:	2330      	movs	r3, #48	@ 0x30
 800a0c4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a274 <_vfiprintf_r+0x21c>
 800a0c8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a0cc:	f04f 0901 	mov.w	r9, #1
 800a0d0:	4623      	mov	r3, r4
 800a0d2:	469a      	mov	sl, r3
 800a0d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0d8:	b10a      	cbz	r2, 800a0de <_vfiprintf_r+0x86>
 800a0da:	2a25      	cmp	r2, #37	@ 0x25
 800a0dc:	d1f9      	bne.n	800a0d2 <_vfiprintf_r+0x7a>
 800a0de:	ebba 0b04 	subs.w	fp, sl, r4
 800a0e2:	d00b      	beq.n	800a0fc <_vfiprintf_r+0xa4>
 800a0e4:	465b      	mov	r3, fp
 800a0e6:	4622      	mov	r2, r4
 800a0e8:	4629      	mov	r1, r5
 800a0ea:	4630      	mov	r0, r6
 800a0ec:	f7ff ffa1 	bl	800a032 <__sfputs_r>
 800a0f0:	3001      	adds	r0, #1
 800a0f2:	f000 80a7 	beq.w	800a244 <_vfiprintf_r+0x1ec>
 800a0f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a0f8:	445a      	add	r2, fp
 800a0fa:	9209      	str	r2, [sp, #36]	@ 0x24
 800a0fc:	f89a 3000 	ldrb.w	r3, [sl]
 800a100:	2b00      	cmp	r3, #0
 800a102:	f000 809f 	beq.w	800a244 <_vfiprintf_r+0x1ec>
 800a106:	2300      	movs	r3, #0
 800a108:	f04f 32ff 	mov.w	r2, #4294967295
 800a10c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a110:	f10a 0a01 	add.w	sl, sl, #1
 800a114:	9304      	str	r3, [sp, #16]
 800a116:	9307      	str	r3, [sp, #28]
 800a118:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a11c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a11e:	4654      	mov	r4, sl
 800a120:	2205      	movs	r2, #5
 800a122:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a126:	4853      	ldr	r0, [pc, #332]	@ (800a274 <_vfiprintf_r+0x21c>)
 800a128:	f7f6 f85a 	bl	80001e0 <memchr>
 800a12c:	9a04      	ldr	r2, [sp, #16]
 800a12e:	b9d8      	cbnz	r0, 800a168 <_vfiprintf_r+0x110>
 800a130:	06d1      	lsls	r1, r2, #27
 800a132:	bf44      	itt	mi
 800a134:	2320      	movmi	r3, #32
 800a136:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a13a:	0713      	lsls	r3, r2, #28
 800a13c:	bf44      	itt	mi
 800a13e:	232b      	movmi	r3, #43	@ 0x2b
 800a140:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a144:	f89a 3000 	ldrb.w	r3, [sl]
 800a148:	2b2a      	cmp	r3, #42	@ 0x2a
 800a14a:	d015      	beq.n	800a178 <_vfiprintf_r+0x120>
 800a14c:	9a07      	ldr	r2, [sp, #28]
 800a14e:	4654      	mov	r4, sl
 800a150:	2000      	movs	r0, #0
 800a152:	f04f 0c0a 	mov.w	ip, #10
 800a156:	4621      	mov	r1, r4
 800a158:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a15c:	3b30      	subs	r3, #48	@ 0x30
 800a15e:	2b09      	cmp	r3, #9
 800a160:	d94b      	bls.n	800a1fa <_vfiprintf_r+0x1a2>
 800a162:	b1b0      	cbz	r0, 800a192 <_vfiprintf_r+0x13a>
 800a164:	9207      	str	r2, [sp, #28]
 800a166:	e014      	b.n	800a192 <_vfiprintf_r+0x13a>
 800a168:	eba0 0308 	sub.w	r3, r0, r8
 800a16c:	fa09 f303 	lsl.w	r3, r9, r3
 800a170:	4313      	orrs	r3, r2
 800a172:	9304      	str	r3, [sp, #16]
 800a174:	46a2      	mov	sl, r4
 800a176:	e7d2      	b.n	800a11e <_vfiprintf_r+0xc6>
 800a178:	9b03      	ldr	r3, [sp, #12]
 800a17a:	1d19      	adds	r1, r3, #4
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	9103      	str	r1, [sp, #12]
 800a180:	2b00      	cmp	r3, #0
 800a182:	bfbb      	ittet	lt
 800a184:	425b      	neglt	r3, r3
 800a186:	f042 0202 	orrlt.w	r2, r2, #2
 800a18a:	9307      	strge	r3, [sp, #28]
 800a18c:	9307      	strlt	r3, [sp, #28]
 800a18e:	bfb8      	it	lt
 800a190:	9204      	strlt	r2, [sp, #16]
 800a192:	7823      	ldrb	r3, [r4, #0]
 800a194:	2b2e      	cmp	r3, #46	@ 0x2e
 800a196:	d10a      	bne.n	800a1ae <_vfiprintf_r+0x156>
 800a198:	7863      	ldrb	r3, [r4, #1]
 800a19a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a19c:	d132      	bne.n	800a204 <_vfiprintf_r+0x1ac>
 800a19e:	9b03      	ldr	r3, [sp, #12]
 800a1a0:	1d1a      	adds	r2, r3, #4
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	9203      	str	r2, [sp, #12]
 800a1a6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a1aa:	3402      	adds	r4, #2
 800a1ac:	9305      	str	r3, [sp, #20]
 800a1ae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a284 <_vfiprintf_r+0x22c>
 800a1b2:	7821      	ldrb	r1, [r4, #0]
 800a1b4:	2203      	movs	r2, #3
 800a1b6:	4650      	mov	r0, sl
 800a1b8:	f7f6 f812 	bl	80001e0 <memchr>
 800a1bc:	b138      	cbz	r0, 800a1ce <_vfiprintf_r+0x176>
 800a1be:	9b04      	ldr	r3, [sp, #16]
 800a1c0:	eba0 000a 	sub.w	r0, r0, sl
 800a1c4:	2240      	movs	r2, #64	@ 0x40
 800a1c6:	4082      	lsls	r2, r0
 800a1c8:	4313      	orrs	r3, r2
 800a1ca:	3401      	adds	r4, #1
 800a1cc:	9304      	str	r3, [sp, #16]
 800a1ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1d2:	4829      	ldr	r0, [pc, #164]	@ (800a278 <_vfiprintf_r+0x220>)
 800a1d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a1d8:	2206      	movs	r2, #6
 800a1da:	f7f6 f801 	bl	80001e0 <memchr>
 800a1de:	2800      	cmp	r0, #0
 800a1e0:	d03f      	beq.n	800a262 <_vfiprintf_r+0x20a>
 800a1e2:	4b26      	ldr	r3, [pc, #152]	@ (800a27c <_vfiprintf_r+0x224>)
 800a1e4:	bb1b      	cbnz	r3, 800a22e <_vfiprintf_r+0x1d6>
 800a1e6:	9b03      	ldr	r3, [sp, #12]
 800a1e8:	3307      	adds	r3, #7
 800a1ea:	f023 0307 	bic.w	r3, r3, #7
 800a1ee:	3308      	adds	r3, #8
 800a1f0:	9303      	str	r3, [sp, #12]
 800a1f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1f4:	443b      	add	r3, r7
 800a1f6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a1f8:	e76a      	b.n	800a0d0 <_vfiprintf_r+0x78>
 800a1fa:	fb0c 3202 	mla	r2, ip, r2, r3
 800a1fe:	460c      	mov	r4, r1
 800a200:	2001      	movs	r0, #1
 800a202:	e7a8      	b.n	800a156 <_vfiprintf_r+0xfe>
 800a204:	2300      	movs	r3, #0
 800a206:	3401      	adds	r4, #1
 800a208:	9305      	str	r3, [sp, #20]
 800a20a:	4619      	mov	r1, r3
 800a20c:	f04f 0c0a 	mov.w	ip, #10
 800a210:	4620      	mov	r0, r4
 800a212:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a216:	3a30      	subs	r2, #48	@ 0x30
 800a218:	2a09      	cmp	r2, #9
 800a21a:	d903      	bls.n	800a224 <_vfiprintf_r+0x1cc>
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d0c6      	beq.n	800a1ae <_vfiprintf_r+0x156>
 800a220:	9105      	str	r1, [sp, #20]
 800a222:	e7c4      	b.n	800a1ae <_vfiprintf_r+0x156>
 800a224:	fb0c 2101 	mla	r1, ip, r1, r2
 800a228:	4604      	mov	r4, r0
 800a22a:	2301      	movs	r3, #1
 800a22c:	e7f0      	b.n	800a210 <_vfiprintf_r+0x1b8>
 800a22e:	ab03      	add	r3, sp, #12
 800a230:	9300      	str	r3, [sp, #0]
 800a232:	462a      	mov	r2, r5
 800a234:	4b12      	ldr	r3, [pc, #72]	@ (800a280 <_vfiprintf_r+0x228>)
 800a236:	a904      	add	r1, sp, #16
 800a238:	4630      	mov	r0, r6
 800a23a:	f7fd fd15 	bl	8007c68 <_printf_float>
 800a23e:	4607      	mov	r7, r0
 800a240:	1c78      	adds	r0, r7, #1
 800a242:	d1d6      	bne.n	800a1f2 <_vfiprintf_r+0x19a>
 800a244:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a246:	07d9      	lsls	r1, r3, #31
 800a248:	d405      	bmi.n	800a256 <_vfiprintf_r+0x1fe>
 800a24a:	89ab      	ldrh	r3, [r5, #12]
 800a24c:	059a      	lsls	r2, r3, #22
 800a24e:	d402      	bmi.n	800a256 <_vfiprintf_r+0x1fe>
 800a250:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a252:	f7fe fa9b 	bl	800878c <__retarget_lock_release_recursive>
 800a256:	89ab      	ldrh	r3, [r5, #12]
 800a258:	065b      	lsls	r3, r3, #25
 800a25a:	f53f af1f 	bmi.w	800a09c <_vfiprintf_r+0x44>
 800a25e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a260:	e71e      	b.n	800a0a0 <_vfiprintf_r+0x48>
 800a262:	ab03      	add	r3, sp, #12
 800a264:	9300      	str	r3, [sp, #0]
 800a266:	462a      	mov	r2, r5
 800a268:	4b05      	ldr	r3, [pc, #20]	@ (800a280 <_vfiprintf_r+0x228>)
 800a26a:	a904      	add	r1, sp, #16
 800a26c:	4630      	mov	r0, r6
 800a26e:	f7fd ff93 	bl	8008198 <_printf_i>
 800a272:	e7e4      	b.n	800a23e <_vfiprintf_r+0x1e6>
 800a274:	0800afde 	.word	0x0800afde
 800a278:	0800afe8 	.word	0x0800afe8
 800a27c:	08007c69 	.word	0x08007c69
 800a280:	0800a033 	.word	0x0800a033
 800a284:	0800afe4 	.word	0x0800afe4

0800a288 <__sflush_r>:
 800a288:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a28c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a290:	0716      	lsls	r6, r2, #28
 800a292:	4605      	mov	r5, r0
 800a294:	460c      	mov	r4, r1
 800a296:	d454      	bmi.n	800a342 <__sflush_r+0xba>
 800a298:	684b      	ldr	r3, [r1, #4]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	dc02      	bgt.n	800a2a4 <__sflush_r+0x1c>
 800a29e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	dd48      	ble.n	800a336 <__sflush_r+0xae>
 800a2a4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a2a6:	2e00      	cmp	r6, #0
 800a2a8:	d045      	beq.n	800a336 <__sflush_r+0xae>
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a2b0:	682f      	ldr	r7, [r5, #0]
 800a2b2:	6a21      	ldr	r1, [r4, #32]
 800a2b4:	602b      	str	r3, [r5, #0]
 800a2b6:	d030      	beq.n	800a31a <__sflush_r+0x92>
 800a2b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a2ba:	89a3      	ldrh	r3, [r4, #12]
 800a2bc:	0759      	lsls	r1, r3, #29
 800a2be:	d505      	bpl.n	800a2cc <__sflush_r+0x44>
 800a2c0:	6863      	ldr	r3, [r4, #4]
 800a2c2:	1ad2      	subs	r2, r2, r3
 800a2c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a2c6:	b10b      	cbz	r3, 800a2cc <__sflush_r+0x44>
 800a2c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a2ca:	1ad2      	subs	r2, r2, r3
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a2d0:	6a21      	ldr	r1, [r4, #32]
 800a2d2:	4628      	mov	r0, r5
 800a2d4:	47b0      	blx	r6
 800a2d6:	1c43      	adds	r3, r0, #1
 800a2d8:	89a3      	ldrh	r3, [r4, #12]
 800a2da:	d106      	bne.n	800a2ea <__sflush_r+0x62>
 800a2dc:	6829      	ldr	r1, [r5, #0]
 800a2de:	291d      	cmp	r1, #29
 800a2e0:	d82b      	bhi.n	800a33a <__sflush_r+0xb2>
 800a2e2:	4a2a      	ldr	r2, [pc, #168]	@ (800a38c <__sflush_r+0x104>)
 800a2e4:	40ca      	lsrs	r2, r1
 800a2e6:	07d6      	lsls	r6, r2, #31
 800a2e8:	d527      	bpl.n	800a33a <__sflush_r+0xb2>
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	6062      	str	r2, [r4, #4]
 800a2ee:	04d9      	lsls	r1, r3, #19
 800a2f0:	6922      	ldr	r2, [r4, #16]
 800a2f2:	6022      	str	r2, [r4, #0]
 800a2f4:	d504      	bpl.n	800a300 <__sflush_r+0x78>
 800a2f6:	1c42      	adds	r2, r0, #1
 800a2f8:	d101      	bne.n	800a2fe <__sflush_r+0x76>
 800a2fa:	682b      	ldr	r3, [r5, #0]
 800a2fc:	b903      	cbnz	r3, 800a300 <__sflush_r+0x78>
 800a2fe:	6560      	str	r0, [r4, #84]	@ 0x54
 800a300:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a302:	602f      	str	r7, [r5, #0]
 800a304:	b1b9      	cbz	r1, 800a336 <__sflush_r+0xae>
 800a306:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a30a:	4299      	cmp	r1, r3
 800a30c:	d002      	beq.n	800a314 <__sflush_r+0x8c>
 800a30e:	4628      	mov	r0, r5
 800a310:	f7ff f8a6 	bl	8009460 <_free_r>
 800a314:	2300      	movs	r3, #0
 800a316:	6363      	str	r3, [r4, #52]	@ 0x34
 800a318:	e00d      	b.n	800a336 <__sflush_r+0xae>
 800a31a:	2301      	movs	r3, #1
 800a31c:	4628      	mov	r0, r5
 800a31e:	47b0      	blx	r6
 800a320:	4602      	mov	r2, r0
 800a322:	1c50      	adds	r0, r2, #1
 800a324:	d1c9      	bne.n	800a2ba <__sflush_r+0x32>
 800a326:	682b      	ldr	r3, [r5, #0]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d0c6      	beq.n	800a2ba <__sflush_r+0x32>
 800a32c:	2b1d      	cmp	r3, #29
 800a32e:	d001      	beq.n	800a334 <__sflush_r+0xac>
 800a330:	2b16      	cmp	r3, #22
 800a332:	d11e      	bne.n	800a372 <__sflush_r+0xea>
 800a334:	602f      	str	r7, [r5, #0]
 800a336:	2000      	movs	r0, #0
 800a338:	e022      	b.n	800a380 <__sflush_r+0xf8>
 800a33a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a33e:	b21b      	sxth	r3, r3
 800a340:	e01b      	b.n	800a37a <__sflush_r+0xf2>
 800a342:	690f      	ldr	r7, [r1, #16]
 800a344:	2f00      	cmp	r7, #0
 800a346:	d0f6      	beq.n	800a336 <__sflush_r+0xae>
 800a348:	0793      	lsls	r3, r2, #30
 800a34a:	680e      	ldr	r6, [r1, #0]
 800a34c:	bf08      	it	eq
 800a34e:	694b      	ldreq	r3, [r1, #20]
 800a350:	600f      	str	r7, [r1, #0]
 800a352:	bf18      	it	ne
 800a354:	2300      	movne	r3, #0
 800a356:	eba6 0807 	sub.w	r8, r6, r7
 800a35a:	608b      	str	r3, [r1, #8]
 800a35c:	f1b8 0f00 	cmp.w	r8, #0
 800a360:	dde9      	ble.n	800a336 <__sflush_r+0xae>
 800a362:	6a21      	ldr	r1, [r4, #32]
 800a364:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a366:	4643      	mov	r3, r8
 800a368:	463a      	mov	r2, r7
 800a36a:	4628      	mov	r0, r5
 800a36c:	47b0      	blx	r6
 800a36e:	2800      	cmp	r0, #0
 800a370:	dc08      	bgt.n	800a384 <__sflush_r+0xfc>
 800a372:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a376:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a37a:	81a3      	strh	r3, [r4, #12]
 800a37c:	f04f 30ff 	mov.w	r0, #4294967295
 800a380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a384:	4407      	add	r7, r0
 800a386:	eba8 0800 	sub.w	r8, r8, r0
 800a38a:	e7e7      	b.n	800a35c <__sflush_r+0xd4>
 800a38c:	20400001 	.word	0x20400001

0800a390 <_fflush_r>:
 800a390:	b538      	push	{r3, r4, r5, lr}
 800a392:	690b      	ldr	r3, [r1, #16]
 800a394:	4605      	mov	r5, r0
 800a396:	460c      	mov	r4, r1
 800a398:	b913      	cbnz	r3, 800a3a0 <_fflush_r+0x10>
 800a39a:	2500      	movs	r5, #0
 800a39c:	4628      	mov	r0, r5
 800a39e:	bd38      	pop	{r3, r4, r5, pc}
 800a3a0:	b118      	cbz	r0, 800a3aa <_fflush_r+0x1a>
 800a3a2:	6a03      	ldr	r3, [r0, #32]
 800a3a4:	b90b      	cbnz	r3, 800a3aa <_fflush_r+0x1a>
 800a3a6:	f7fe f8a1 	bl	80084ec <__sinit>
 800a3aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d0f3      	beq.n	800a39a <_fflush_r+0xa>
 800a3b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a3b4:	07d0      	lsls	r0, r2, #31
 800a3b6:	d404      	bmi.n	800a3c2 <_fflush_r+0x32>
 800a3b8:	0599      	lsls	r1, r3, #22
 800a3ba:	d402      	bmi.n	800a3c2 <_fflush_r+0x32>
 800a3bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a3be:	f7fe f9e4 	bl	800878a <__retarget_lock_acquire_recursive>
 800a3c2:	4628      	mov	r0, r5
 800a3c4:	4621      	mov	r1, r4
 800a3c6:	f7ff ff5f 	bl	800a288 <__sflush_r>
 800a3ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a3cc:	07da      	lsls	r2, r3, #31
 800a3ce:	4605      	mov	r5, r0
 800a3d0:	d4e4      	bmi.n	800a39c <_fflush_r+0xc>
 800a3d2:	89a3      	ldrh	r3, [r4, #12]
 800a3d4:	059b      	lsls	r3, r3, #22
 800a3d6:	d4e1      	bmi.n	800a39c <_fflush_r+0xc>
 800a3d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a3da:	f7fe f9d7 	bl	800878c <__retarget_lock_release_recursive>
 800a3de:	e7dd      	b.n	800a39c <_fflush_r+0xc>

0800a3e0 <__swbuf_r>:
 800a3e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3e2:	460e      	mov	r6, r1
 800a3e4:	4614      	mov	r4, r2
 800a3e6:	4605      	mov	r5, r0
 800a3e8:	b118      	cbz	r0, 800a3f2 <__swbuf_r+0x12>
 800a3ea:	6a03      	ldr	r3, [r0, #32]
 800a3ec:	b90b      	cbnz	r3, 800a3f2 <__swbuf_r+0x12>
 800a3ee:	f7fe f87d 	bl	80084ec <__sinit>
 800a3f2:	69a3      	ldr	r3, [r4, #24]
 800a3f4:	60a3      	str	r3, [r4, #8]
 800a3f6:	89a3      	ldrh	r3, [r4, #12]
 800a3f8:	071a      	lsls	r2, r3, #28
 800a3fa:	d501      	bpl.n	800a400 <__swbuf_r+0x20>
 800a3fc:	6923      	ldr	r3, [r4, #16]
 800a3fe:	b943      	cbnz	r3, 800a412 <__swbuf_r+0x32>
 800a400:	4621      	mov	r1, r4
 800a402:	4628      	mov	r0, r5
 800a404:	f000 f82a 	bl	800a45c <__swsetup_r>
 800a408:	b118      	cbz	r0, 800a412 <__swbuf_r+0x32>
 800a40a:	f04f 37ff 	mov.w	r7, #4294967295
 800a40e:	4638      	mov	r0, r7
 800a410:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a412:	6823      	ldr	r3, [r4, #0]
 800a414:	6922      	ldr	r2, [r4, #16]
 800a416:	1a98      	subs	r0, r3, r2
 800a418:	6963      	ldr	r3, [r4, #20]
 800a41a:	b2f6      	uxtb	r6, r6
 800a41c:	4283      	cmp	r3, r0
 800a41e:	4637      	mov	r7, r6
 800a420:	dc05      	bgt.n	800a42e <__swbuf_r+0x4e>
 800a422:	4621      	mov	r1, r4
 800a424:	4628      	mov	r0, r5
 800a426:	f7ff ffb3 	bl	800a390 <_fflush_r>
 800a42a:	2800      	cmp	r0, #0
 800a42c:	d1ed      	bne.n	800a40a <__swbuf_r+0x2a>
 800a42e:	68a3      	ldr	r3, [r4, #8]
 800a430:	3b01      	subs	r3, #1
 800a432:	60a3      	str	r3, [r4, #8]
 800a434:	6823      	ldr	r3, [r4, #0]
 800a436:	1c5a      	adds	r2, r3, #1
 800a438:	6022      	str	r2, [r4, #0]
 800a43a:	701e      	strb	r6, [r3, #0]
 800a43c:	6962      	ldr	r2, [r4, #20]
 800a43e:	1c43      	adds	r3, r0, #1
 800a440:	429a      	cmp	r2, r3
 800a442:	d004      	beq.n	800a44e <__swbuf_r+0x6e>
 800a444:	89a3      	ldrh	r3, [r4, #12]
 800a446:	07db      	lsls	r3, r3, #31
 800a448:	d5e1      	bpl.n	800a40e <__swbuf_r+0x2e>
 800a44a:	2e0a      	cmp	r6, #10
 800a44c:	d1df      	bne.n	800a40e <__swbuf_r+0x2e>
 800a44e:	4621      	mov	r1, r4
 800a450:	4628      	mov	r0, r5
 800a452:	f7ff ff9d 	bl	800a390 <_fflush_r>
 800a456:	2800      	cmp	r0, #0
 800a458:	d0d9      	beq.n	800a40e <__swbuf_r+0x2e>
 800a45a:	e7d6      	b.n	800a40a <__swbuf_r+0x2a>

0800a45c <__swsetup_r>:
 800a45c:	b538      	push	{r3, r4, r5, lr}
 800a45e:	4b29      	ldr	r3, [pc, #164]	@ (800a504 <__swsetup_r+0xa8>)
 800a460:	4605      	mov	r5, r0
 800a462:	6818      	ldr	r0, [r3, #0]
 800a464:	460c      	mov	r4, r1
 800a466:	b118      	cbz	r0, 800a470 <__swsetup_r+0x14>
 800a468:	6a03      	ldr	r3, [r0, #32]
 800a46a:	b90b      	cbnz	r3, 800a470 <__swsetup_r+0x14>
 800a46c:	f7fe f83e 	bl	80084ec <__sinit>
 800a470:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a474:	0719      	lsls	r1, r3, #28
 800a476:	d422      	bmi.n	800a4be <__swsetup_r+0x62>
 800a478:	06da      	lsls	r2, r3, #27
 800a47a:	d407      	bmi.n	800a48c <__swsetup_r+0x30>
 800a47c:	2209      	movs	r2, #9
 800a47e:	602a      	str	r2, [r5, #0]
 800a480:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a484:	81a3      	strh	r3, [r4, #12]
 800a486:	f04f 30ff 	mov.w	r0, #4294967295
 800a48a:	e033      	b.n	800a4f4 <__swsetup_r+0x98>
 800a48c:	0758      	lsls	r0, r3, #29
 800a48e:	d512      	bpl.n	800a4b6 <__swsetup_r+0x5a>
 800a490:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a492:	b141      	cbz	r1, 800a4a6 <__swsetup_r+0x4a>
 800a494:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a498:	4299      	cmp	r1, r3
 800a49a:	d002      	beq.n	800a4a2 <__swsetup_r+0x46>
 800a49c:	4628      	mov	r0, r5
 800a49e:	f7fe ffdf 	bl	8009460 <_free_r>
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	6363      	str	r3, [r4, #52]	@ 0x34
 800a4a6:	89a3      	ldrh	r3, [r4, #12]
 800a4a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a4ac:	81a3      	strh	r3, [r4, #12]
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	6063      	str	r3, [r4, #4]
 800a4b2:	6923      	ldr	r3, [r4, #16]
 800a4b4:	6023      	str	r3, [r4, #0]
 800a4b6:	89a3      	ldrh	r3, [r4, #12]
 800a4b8:	f043 0308 	orr.w	r3, r3, #8
 800a4bc:	81a3      	strh	r3, [r4, #12]
 800a4be:	6923      	ldr	r3, [r4, #16]
 800a4c0:	b94b      	cbnz	r3, 800a4d6 <__swsetup_r+0x7a>
 800a4c2:	89a3      	ldrh	r3, [r4, #12]
 800a4c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a4c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a4cc:	d003      	beq.n	800a4d6 <__swsetup_r+0x7a>
 800a4ce:	4621      	mov	r1, r4
 800a4d0:	4628      	mov	r0, r5
 800a4d2:	f000 f8fb 	bl	800a6cc <__smakebuf_r>
 800a4d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4da:	f013 0201 	ands.w	r2, r3, #1
 800a4de:	d00a      	beq.n	800a4f6 <__swsetup_r+0x9a>
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	60a2      	str	r2, [r4, #8]
 800a4e4:	6962      	ldr	r2, [r4, #20]
 800a4e6:	4252      	negs	r2, r2
 800a4e8:	61a2      	str	r2, [r4, #24]
 800a4ea:	6922      	ldr	r2, [r4, #16]
 800a4ec:	b942      	cbnz	r2, 800a500 <__swsetup_r+0xa4>
 800a4ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a4f2:	d1c5      	bne.n	800a480 <__swsetup_r+0x24>
 800a4f4:	bd38      	pop	{r3, r4, r5, pc}
 800a4f6:	0799      	lsls	r1, r3, #30
 800a4f8:	bf58      	it	pl
 800a4fa:	6962      	ldrpl	r2, [r4, #20]
 800a4fc:	60a2      	str	r2, [r4, #8]
 800a4fe:	e7f4      	b.n	800a4ea <__swsetup_r+0x8e>
 800a500:	2000      	movs	r0, #0
 800a502:	e7f7      	b.n	800a4f4 <__swsetup_r+0x98>
 800a504:	20000080 	.word	0x20000080

0800a508 <memmove>:
 800a508:	4288      	cmp	r0, r1
 800a50a:	b510      	push	{r4, lr}
 800a50c:	eb01 0402 	add.w	r4, r1, r2
 800a510:	d902      	bls.n	800a518 <memmove+0x10>
 800a512:	4284      	cmp	r4, r0
 800a514:	4623      	mov	r3, r4
 800a516:	d807      	bhi.n	800a528 <memmove+0x20>
 800a518:	1e43      	subs	r3, r0, #1
 800a51a:	42a1      	cmp	r1, r4
 800a51c:	d008      	beq.n	800a530 <memmove+0x28>
 800a51e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a522:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a526:	e7f8      	b.n	800a51a <memmove+0x12>
 800a528:	4402      	add	r2, r0
 800a52a:	4601      	mov	r1, r0
 800a52c:	428a      	cmp	r2, r1
 800a52e:	d100      	bne.n	800a532 <memmove+0x2a>
 800a530:	bd10      	pop	{r4, pc}
 800a532:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a536:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a53a:	e7f7      	b.n	800a52c <memmove+0x24>

0800a53c <_sbrk_r>:
 800a53c:	b538      	push	{r3, r4, r5, lr}
 800a53e:	4d06      	ldr	r5, [pc, #24]	@ (800a558 <_sbrk_r+0x1c>)
 800a540:	2300      	movs	r3, #0
 800a542:	4604      	mov	r4, r0
 800a544:	4608      	mov	r0, r1
 800a546:	602b      	str	r3, [r5, #0]
 800a548:	f7f8 fe8c 	bl	8003264 <_sbrk>
 800a54c:	1c43      	adds	r3, r0, #1
 800a54e:	d102      	bne.n	800a556 <_sbrk_r+0x1a>
 800a550:	682b      	ldr	r3, [r5, #0]
 800a552:	b103      	cbz	r3, 800a556 <_sbrk_r+0x1a>
 800a554:	6023      	str	r3, [r4, #0]
 800a556:	bd38      	pop	{r3, r4, r5, pc}
 800a558:	20002dc4 	.word	0x20002dc4

0800a55c <__assert_func>:
 800a55c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a55e:	4614      	mov	r4, r2
 800a560:	461a      	mov	r2, r3
 800a562:	4b09      	ldr	r3, [pc, #36]	@ (800a588 <__assert_func+0x2c>)
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	4605      	mov	r5, r0
 800a568:	68d8      	ldr	r0, [r3, #12]
 800a56a:	b14c      	cbz	r4, 800a580 <__assert_func+0x24>
 800a56c:	4b07      	ldr	r3, [pc, #28]	@ (800a58c <__assert_func+0x30>)
 800a56e:	9100      	str	r1, [sp, #0]
 800a570:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a574:	4906      	ldr	r1, [pc, #24]	@ (800a590 <__assert_func+0x34>)
 800a576:	462b      	mov	r3, r5
 800a578:	f000 f870 	bl	800a65c <fiprintf>
 800a57c:	f000 f904 	bl	800a788 <abort>
 800a580:	4b04      	ldr	r3, [pc, #16]	@ (800a594 <__assert_func+0x38>)
 800a582:	461c      	mov	r4, r3
 800a584:	e7f3      	b.n	800a56e <__assert_func+0x12>
 800a586:	bf00      	nop
 800a588:	20000080 	.word	0x20000080
 800a58c:	0800aff9 	.word	0x0800aff9
 800a590:	0800b006 	.word	0x0800b006
 800a594:	0800b034 	.word	0x0800b034

0800a598 <_calloc_r>:
 800a598:	b570      	push	{r4, r5, r6, lr}
 800a59a:	fba1 5402 	umull	r5, r4, r1, r2
 800a59e:	b934      	cbnz	r4, 800a5ae <_calloc_r+0x16>
 800a5a0:	4629      	mov	r1, r5
 800a5a2:	f7fe ffd1 	bl	8009548 <_malloc_r>
 800a5a6:	4606      	mov	r6, r0
 800a5a8:	b928      	cbnz	r0, 800a5b6 <_calloc_r+0x1e>
 800a5aa:	4630      	mov	r0, r6
 800a5ac:	bd70      	pop	{r4, r5, r6, pc}
 800a5ae:	220c      	movs	r2, #12
 800a5b0:	6002      	str	r2, [r0, #0]
 800a5b2:	2600      	movs	r6, #0
 800a5b4:	e7f9      	b.n	800a5aa <_calloc_r+0x12>
 800a5b6:	462a      	mov	r2, r5
 800a5b8:	4621      	mov	r1, r4
 800a5ba:	f7fe f868 	bl	800868e <memset>
 800a5be:	e7f4      	b.n	800a5aa <_calloc_r+0x12>

0800a5c0 <__ascii_mbtowc>:
 800a5c0:	b082      	sub	sp, #8
 800a5c2:	b901      	cbnz	r1, 800a5c6 <__ascii_mbtowc+0x6>
 800a5c4:	a901      	add	r1, sp, #4
 800a5c6:	b142      	cbz	r2, 800a5da <__ascii_mbtowc+0x1a>
 800a5c8:	b14b      	cbz	r3, 800a5de <__ascii_mbtowc+0x1e>
 800a5ca:	7813      	ldrb	r3, [r2, #0]
 800a5cc:	600b      	str	r3, [r1, #0]
 800a5ce:	7812      	ldrb	r2, [r2, #0]
 800a5d0:	1e10      	subs	r0, r2, #0
 800a5d2:	bf18      	it	ne
 800a5d4:	2001      	movne	r0, #1
 800a5d6:	b002      	add	sp, #8
 800a5d8:	4770      	bx	lr
 800a5da:	4610      	mov	r0, r2
 800a5dc:	e7fb      	b.n	800a5d6 <__ascii_mbtowc+0x16>
 800a5de:	f06f 0001 	mvn.w	r0, #1
 800a5e2:	e7f8      	b.n	800a5d6 <__ascii_mbtowc+0x16>

0800a5e4 <_realloc_r>:
 800a5e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5e8:	4607      	mov	r7, r0
 800a5ea:	4614      	mov	r4, r2
 800a5ec:	460d      	mov	r5, r1
 800a5ee:	b921      	cbnz	r1, 800a5fa <_realloc_r+0x16>
 800a5f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5f4:	4611      	mov	r1, r2
 800a5f6:	f7fe bfa7 	b.w	8009548 <_malloc_r>
 800a5fa:	b92a      	cbnz	r2, 800a608 <_realloc_r+0x24>
 800a5fc:	f7fe ff30 	bl	8009460 <_free_r>
 800a600:	4625      	mov	r5, r4
 800a602:	4628      	mov	r0, r5
 800a604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a608:	f000 f8c5 	bl	800a796 <_malloc_usable_size_r>
 800a60c:	4284      	cmp	r4, r0
 800a60e:	4606      	mov	r6, r0
 800a610:	d802      	bhi.n	800a618 <_realloc_r+0x34>
 800a612:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a616:	d8f4      	bhi.n	800a602 <_realloc_r+0x1e>
 800a618:	4621      	mov	r1, r4
 800a61a:	4638      	mov	r0, r7
 800a61c:	f7fe ff94 	bl	8009548 <_malloc_r>
 800a620:	4680      	mov	r8, r0
 800a622:	b908      	cbnz	r0, 800a628 <_realloc_r+0x44>
 800a624:	4645      	mov	r5, r8
 800a626:	e7ec      	b.n	800a602 <_realloc_r+0x1e>
 800a628:	42b4      	cmp	r4, r6
 800a62a:	4622      	mov	r2, r4
 800a62c:	4629      	mov	r1, r5
 800a62e:	bf28      	it	cs
 800a630:	4632      	movcs	r2, r6
 800a632:	f7fe f8ac 	bl	800878e <memcpy>
 800a636:	4629      	mov	r1, r5
 800a638:	4638      	mov	r0, r7
 800a63a:	f7fe ff11 	bl	8009460 <_free_r>
 800a63e:	e7f1      	b.n	800a624 <_realloc_r+0x40>

0800a640 <__ascii_wctomb>:
 800a640:	4603      	mov	r3, r0
 800a642:	4608      	mov	r0, r1
 800a644:	b141      	cbz	r1, 800a658 <__ascii_wctomb+0x18>
 800a646:	2aff      	cmp	r2, #255	@ 0xff
 800a648:	d904      	bls.n	800a654 <__ascii_wctomb+0x14>
 800a64a:	228a      	movs	r2, #138	@ 0x8a
 800a64c:	601a      	str	r2, [r3, #0]
 800a64e:	f04f 30ff 	mov.w	r0, #4294967295
 800a652:	4770      	bx	lr
 800a654:	700a      	strb	r2, [r1, #0]
 800a656:	2001      	movs	r0, #1
 800a658:	4770      	bx	lr
	...

0800a65c <fiprintf>:
 800a65c:	b40e      	push	{r1, r2, r3}
 800a65e:	b503      	push	{r0, r1, lr}
 800a660:	4601      	mov	r1, r0
 800a662:	ab03      	add	r3, sp, #12
 800a664:	4805      	ldr	r0, [pc, #20]	@ (800a67c <fiprintf+0x20>)
 800a666:	f853 2b04 	ldr.w	r2, [r3], #4
 800a66a:	6800      	ldr	r0, [r0, #0]
 800a66c:	9301      	str	r3, [sp, #4]
 800a66e:	f7ff fcf3 	bl	800a058 <_vfiprintf_r>
 800a672:	b002      	add	sp, #8
 800a674:	f85d eb04 	ldr.w	lr, [sp], #4
 800a678:	b003      	add	sp, #12
 800a67a:	4770      	bx	lr
 800a67c:	20000080 	.word	0x20000080

0800a680 <__swhatbuf_r>:
 800a680:	b570      	push	{r4, r5, r6, lr}
 800a682:	460c      	mov	r4, r1
 800a684:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a688:	2900      	cmp	r1, #0
 800a68a:	b096      	sub	sp, #88	@ 0x58
 800a68c:	4615      	mov	r5, r2
 800a68e:	461e      	mov	r6, r3
 800a690:	da0d      	bge.n	800a6ae <__swhatbuf_r+0x2e>
 800a692:	89a3      	ldrh	r3, [r4, #12]
 800a694:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a698:	f04f 0100 	mov.w	r1, #0
 800a69c:	bf14      	ite	ne
 800a69e:	2340      	movne	r3, #64	@ 0x40
 800a6a0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a6a4:	2000      	movs	r0, #0
 800a6a6:	6031      	str	r1, [r6, #0]
 800a6a8:	602b      	str	r3, [r5, #0]
 800a6aa:	b016      	add	sp, #88	@ 0x58
 800a6ac:	bd70      	pop	{r4, r5, r6, pc}
 800a6ae:	466a      	mov	r2, sp
 800a6b0:	f000 f848 	bl	800a744 <_fstat_r>
 800a6b4:	2800      	cmp	r0, #0
 800a6b6:	dbec      	blt.n	800a692 <__swhatbuf_r+0x12>
 800a6b8:	9901      	ldr	r1, [sp, #4]
 800a6ba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a6be:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a6c2:	4259      	negs	r1, r3
 800a6c4:	4159      	adcs	r1, r3
 800a6c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a6ca:	e7eb      	b.n	800a6a4 <__swhatbuf_r+0x24>

0800a6cc <__smakebuf_r>:
 800a6cc:	898b      	ldrh	r3, [r1, #12]
 800a6ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a6d0:	079d      	lsls	r5, r3, #30
 800a6d2:	4606      	mov	r6, r0
 800a6d4:	460c      	mov	r4, r1
 800a6d6:	d507      	bpl.n	800a6e8 <__smakebuf_r+0x1c>
 800a6d8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a6dc:	6023      	str	r3, [r4, #0]
 800a6de:	6123      	str	r3, [r4, #16]
 800a6e0:	2301      	movs	r3, #1
 800a6e2:	6163      	str	r3, [r4, #20]
 800a6e4:	b003      	add	sp, #12
 800a6e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a6e8:	ab01      	add	r3, sp, #4
 800a6ea:	466a      	mov	r2, sp
 800a6ec:	f7ff ffc8 	bl	800a680 <__swhatbuf_r>
 800a6f0:	9f00      	ldr	r7, [sp, #0]
 800a6f2:	4605      	mov	r5, r0
 800a6f4:	4639      	mov	r1, r7
 800a6f6:	4630      	mov	r0, r6
 800a6f8:	f7fe ff26 	bl	8009548 <_malloc_r>
 800a6fc:	b948      	cbnz	r0, 800a712 <__smakebuf_r+0x46>
 800a6fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a702:	059a      	lsls	r2, r3, #22
 800a704:	d4ee      	bmi.n	800a6e4 <__smakebuf_r+0x18>
 800a706:	f023 0303 	bic.w	r3, r3, #3
 800a70a:	f043 0302 	orr.w	r3, r3, #2
 800a70e:	81a3      	strh	r3, [r4, #12]
 800a710:	e7e2      	b.n	800a6d8 <__smakebuf_r+0xc>
 800a712:	89a3      	ldrh	r3, [r4, #12]
 800a714:	6020      	str	r0, [r4, #0]
 800a716:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a71a:	81a3      	strh	r3, [r4, #12]
 800a71c:	9b01      	ldr	r3, [sp, #4]
 800a71e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a722:	b15b      	cbz	r3, 800a73c <__smakebuf_r+0x70>
 800a724:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a728:	4630      	mov	r0, r6
 800a72a:	f000 f81d 	bl	800a768 <_isatty_r>
 800a72e:	b128      	cbz	r0, 800a73c <__smakebuf_r+0x70>
 800a730:	89a3      	ldrh	r3, [r4, #12]
 800a732:	f023 0303 	bic.w	r3, r3, #3
 800a736:	f043 0301 	orr.w	r3, r3, #1
 800a73a:	81a3      	strh	r3, [r4, #12]
 800a73c:	89a3      	ldrh	r3, [r4, #12]
 800a73e:	431d      	orrs	r5, r3
 800a740:	81a5      	strh	r5, [r4, #12]
 800a742:	e7cf      	b.n	800a6e4 <__smakebuf_r+0x18>

0800a744 <_fstat_r>:
 800a744:	b538      	push	{r3, r4, r5, lr}
 800a746:	4d07      	ldr	r5, [pc, #28]	@ (800a764 <_fstat_r+0x20>)
 800a748:	2300      	movs	r3, #0
 800a74a:	4604      	mov	r4, r0
 800a74c:	4608      	mov	r0, r1
 800a74e:	4611      	mov	r1, r2
 800a750:	602b      	str	r3, [r5, #0]
 800a752:	f7f8 fd5f 	bl	8003214 <_fstat>
 800a756:	1c43      	adds	r3, r0, #1
 800a758:	d102      	bne.n	800a760 <_fstat_r+0x1c>
 800a75a:	682b      	ldr	r3, [r5, #0]
 800a75c:	b103      	cbz	r3, 800a760 <_fstat_r+0x1c>
 800a75e:	6023      	str	r3, [r4, #0]
 800a760:	bd38      	pop	{r3, r4, r5, pc}
 800a762:	bf00      	nop
 800a764:	20002dc4 	.word	0x20002dc4

0800a768 <_isatty_r>:
 800a768:	b538      	push	{r3, r4, r5, lr}
 800a76a:	4d06      	ldr	r5, [pc, #24]	@ (800a784 <_isatty_r+0x1c>)
 800a76c:	2300      	movs	r3, #0
 800a76e:	4604      	mov	r4, r0
 800a770:	4608      	mov	r0, r1
 800a772:	602b      	str	r3, [r5, #0]
 800a774:	f7f8 fd5e 	bl	8003234 <_isatty>
 800a778:	1c43      	adds	r3, r0, #1
 800a77a:	d102      	bne.n	800a782 <_isatty_r+0x1a>
 800a77c:	682b      	ldr	r3, [r5, #0]
 800a77e:	b103      	cbz	r3, 800a782 <_isatty_r+0x1a>
 800a780:	6023      	str	r3, [r4, #0]
 800a782:	bd38      	pop	{r3, r4, r5, pc}
 800a784:	20002dc4 	.word	0x20002dc4

0800a788 <abort>:
 800a788:	b508      	push	{r3, lr}
 800a78a:	2006      	movs	r0, #6
 800a78c:	f000 f834 	bl	800a7f8 <raise>
 800a790:	2001      	movs	r0, #1
 800a792:	f7f8 fcef 	bl	8003174 <_exit>

0800a796 <_malloc_usable_size_r>:
 800a796:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a79a:	1f18      	subs	r0, r3, #4
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	bfbc      	itt	lt
 800a7a0:	580b      	ldrlt	r3, [r1, r0]
 800a7a2:	18c0      	addlt	r0, r0, r3
 800a7a4:	4770      	bx	lr

0800a7a6 <_raise_r>:
 800a7a6:	291f      	cmp	r1, #31
 800a7a8:	b538      	push	{r3, r4, r5, lr}
 800a7aa:	4605      	mov	r5, r0
 800a7ac:	460c      	mov	r4, r1
 800a7ae:	d904      	bls.n	800a7ba <_raise_r+0x14>
 800a7b0:	2316      	movs	r3, #22
 800a7b2:	6003      	str	r3, [r0, #0]
 800a7b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a7b8:	bd38      	pop	{r3, r4, r5, pc}
 800a7ba:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a7bc:	b112      	cbz	r2, 800a7c4 <_raise_r+0x1e>
 800a7be:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a7c2:	b94b      	cbnz	r3, 800a7d8 <_raise_r+0x32>
 800a7c4:	4628      	mov	r0, r5
 800a7c6:	f000 f831 	bl	800a82c <_getpid_r>
 800a7ca:	4622      	mov	r2, r4
 800a7cc:	4601      	mov	r1, r0
 800a7ce:	4628      	mov	r0, r5
 800a7d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a7d4:	f000 b818 	b.w	800a808 <_kill_r>
 800a7d8:	2b01      	cmp	r3, #1
 800a7da:	d00a      	beq.n	800a7f2 <_raise_r+0x4c>
 800a7dc:	1c59      	adds	r1, r3, #1
 800a7de:	d103      	bne.n	800a7e8 <_raise_r+0x42>
 800a7e0:	2316      	movs	r3, #22
 800a7e2:	6003      	str	r3, [r0, #0]
 800a7e4:	2001      	movs	r0, #1
 800a7e6:	e7e7      	b.n	800a7b8 <_raise_r+0x12>
 800a7e8:	2100      	movs	r1, #0
 800a7ea:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a7ee:	4620      	mov	r0, r4
 800a7f0:	4798      	blx	r3
 800a7f2:	2000      	movs	r0, #0
 800a7f4:	e7e0      	b.n	800a7b8 <_raise_r+0x12>
	...

0800a7f8 <raise>:
 800a7f8:	4b02      	ldr	r3, [pc, #8]	@ (800a804 <raise+0xc>)
 800a7fa:	4601      	mov	r1, r0
 800a7fc:	6818      	ldr	r0, [r3, #0]
 800a7fe:	f7ff bfd2 	b.w	800a7a6 <_raise_r>
 800a802:	bf00      	nop
 800a804:	20000080 	.word	0x20000080

0800a808 <_kill_r>:
 800a808:	b538      	push	{r3, r4, r5, lr}
 800a80a:	4d07      	ldr	r5, [pc, #28]	@ (800a828 <_kill_r+0x20>)
 800a80c:	2300      	movs	r3, #0
 800a80e:	4604      	mov	r4, r0
 800a810:	4608      	mov	r0, r1
 800a812:	4611      	mov	r1, r2
 800a814:	602b      	str	r3, [r5, #0]
 800a816:	f7f8 fc9d 	bl	8003154 <_kill>
 800a81a:	1c43      	adds	r3, r0, #1
 800a81c:	d102      	bne.n	800a824 <_kill_r+0x1c>
 800a81e:	682b      	ldr	r3, [r5, #0]
 800a820:	b103      	cbz	r3, 800a824 <_kill_r+0x1c>
 800a822:	6023      	str	r3, [r4, #0]
 800a824:	bd38      	pop	{r3, r4, r5, pc}
 800a826:	bf00      	nop
 800a828:	20002dc4 	.word	0x20002dc4

0800a82c <_getpid_r>:
 800a82c:	f7f8 bc8a 	b.w	8003144 <_getpid>

0800a830 <_init>:
 800a830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a832:	bf00      	nop
 800a834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a836:	bc08      	pop	{r3}
 800a838:	469e      	mov	lr, r3
 800a83a:	4770      	bx	lr

0800a83c <_fini>:
 800a83c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a83e:	bf00      	nop
 800a840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a842:	bc08      	pop	{r3}
 800a844:	469e      	mov	lr, r3
 800a846:	4770      	bx	lr
