#######################################################################
##	File: mor1k_mpsoc.MPSOC
##    
##	Copyright (C) 2014-2022  Alireza Monemi
##    
##	This file is part of ProNoC 2.2.0 
##
## 	WARNING: THIS IS AN AUTO-GENERATED FILE. CHANGES TO IT 
##	MAY CAUSE UNEXPECTED BEHAVIOR.
################################################################################

$mpsoc = bless( {
                  'MEM2' => {
                              'width' => '14',
                              'percent' => '75'
                            },
                  'fpga_param' => {},
                  'compile_pin_pos' => {
                                         'TOP_clk' => [
                                                        4,
                                                        0
                                                      ],
                                         'processors_en' => [
                                                              6,
                                                              0
                                                            ],
                                         'TOP_reset' => [
                                                          0,
                                                          0
                                                        ],
                                         'jtag_debug_reset_in' => [
                                                                    0,
                                                                    0
                                                                  ]
                                       },
                  'MEM0' => {
                              'percent' => '70',
                              'width' => '13'
                            },
                  'RAM1' => {
                              'end' => 65536,
                              'start' => 49152
                            },
                  'get_config_adj' => {
                                        'va' => '0',
                                        'ha' => '0'
                                      },
                  'JTAG' => {
                              'M_CHAIN' => 4
                            },
                  'RAM0' => {
                              'end' => 32768,
                              'start' => 22937
                            },
                  'MEM1' => {
                              'percent' => '75',
                              'width' => '14'
                            },
                  'current_tile_param' => undef,
                  'compile_assign_type' => {
                                             'processors_en' => 'Direct',
                                             'TOP_reset' => 'Direct',
                                             'TOP_clk' => 'Direct',
                                             'jtag_debug_reset_in' => 'Direct'
                                           },
                  'gen_tiles_adj' => {
                                       'va' => '0',
                                       'ha' => '0'
                                     },
                  'SOURCE_SET_CONNECT' => {
                                            'T0_cs_reset_in' => 'reset',
                                            'T2_cs_reset_in' => 'reset',
                                            'T1_ss_reset_in' => 'reset0',
                                            'T3_cs_clk_in' => 'clk',
                                            'T2_cs_clk_in' => 'clk',
                                            'T0_cs_clk_in' => 'clk',
                                            'NoC_reset' => 'reset',
                                            'T3_cs_reset_in' => 'reset',
                                            'T1_ss_clk_in' => 'clk0',
                                            'T1_cs_reset_in' => 'reset',
                                            'T3_ss_clk_in' => 'clk0',
                                            'T0_ss_reset_in' => 'reset0',
                                            'T2_ss_reset_in' => 'reset0',
                                            'NoC_clk' => 'clk',
                                            'T3_ss_reset_in' => 'reset0',
                                            'T1_cs_clk_in' => 'clk',
                                            'T2_ss_clk_in' => 'clk0',
                                            'T0_ss_clk_in' => 'clk0'
                                          },
                  'RAM2' => {
                              'end' => 65536,
                              'start' => 49152
                            },
                  'noc_type' => {
                                  'ROUTER_TYPE' => '"VC_BASED"'
                                },
                  'parameters_order' => {
                                          'noc_param' => [
                                                           'TOPOLOGY',
                                                           'T1',
                                                           'T2',
                                                           'T3',
                                                           'V',
                                                           'B',
                                                           'Fpay',
                                                           'ROUTE_NAME',
                                                           'MIN_PCK_SIZE',
                                                           'BYTE_EN',
                                                           'SSA_EN',
                                                           'CONGESTION_INDEX',
                                                           'ESCAP_VC_MASK',
                                                           'VC_REALLOCATION_TYPE',
                                                           'COMBINATION_TYPE',
                                                           'MUX_TYPE',
                                                           'C',
                                                           'DEBUG_EN',
                                                           'ADD_PIPREG_AFTER_CROSSBAR',
                                                           'FIRST_ARBITER_EXT_P_EN',
                                                           'SWA_ARBITER_TYPE',
                                                           'WEIGHTw',
                                                           'AVC_ATOMIC_EN',
                                                           'LB',
                                                           'PCK_TYPE',
                                                           'CAST_TYPE',
                                                           'SMART_MAX',
                                                           'SELF_LOOP_EN',
                                                           'MCAST_ENDP_LIST'
                                                         ],
                                          'noc_type' => [
                                                          'ROUTER_TYPE'
                                                        ],
                                          'SOURCE_SET_CONNECT' => [
                                                                    'NoC_clk',
                                                                    'T0_ss_clk_in',
                                                                    'T1_ss_clk_in',
                                                                    'T2_ss_clk_in',
                                                                    'T3_ss_clk_in',
                                                                    'NoC_reset',
                                                                    'T0_ss_reset_in',
                                                                    'T1_ss_reset_in',
                                                                    'T2_ss_reset_in',
                                                                    'T3_ss_reset_in',
                                                                    'T0_cs_clk_in',
                                                                    'T1_cs_clk_in',
                                                                    'T2_cs_clk_in',
                                                                    'T3_cs_clk_in',
                                                                    'T0_cs_reset_in',
                                                                    'T1_cs_reset_in',
                                                                    'T2_cs_reset_in',
                                                                    'T3_cs_reset_in'
                                                                  ],
                                          'SOURCE_SET' => [
                                                            'clk_number',
                                                            'clk_0_name',
                                                            'reset_number',
                                                            'reset_0_name'
                                                          ],
                                          'compile' => [
                                                         'cpu_num'
                                                       ]
                                        },
                  'gui_status' => {
                                    'status' => 'ideal',
                                    'timeout' => 0
                                  },
                  'mpsoc_name' => 'mor1k_mpsoc',
                  'setting' => {
                                 'soc_path' => 'lib/soc',
                                 'show_noc_setting' => 1,
                                 'show_adv_setting' => 0,
                                 'show_tile_setting' => 1
                               },
                  'ROM3' => {
                              'end' => 49152,
                              'start' => 0
                            },
                  'top_ip' => bless( {
                                       'instance_ids' => {
                                                           'T1' => {
                                                                     'ports' => {
                                                                                  'T1_uart_wb_to_jtag' => {
                                                                                                            'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                                                            'intfc_port' => 'jwb_o',
                                                                                                            'range' => 'T1_uart_WB2Jw-1  : 0',
                                                                                                            'type' => 'output'
                                                                                                          },
                                                                                  'T1_ram_jtag_to_wb' => {
                                                                                                           'range' => 'T1_ram_J2WBw-1 : 0',
                                                                                                           'intfc_port' => 'jwb_i',
                                                                                                           'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                                                           'type' => 'input'
                                                                                                         },
                                                                                  'T1_ram_wb_to_jtag' => {
                                                                                                           'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                                                           'range' => 'T1_ram_WB2Jw-1 : 0',
                                                                                                           'intfc_port' => 'jwb_o',
                                                                                                           'type' => 'output'
                                                                                                         },
                                                                                  'T1_uart_jtag_to_wb' => {
                                                                                                            'type' => 'input',
                                                                                                            'intfc_port' => 'jwb_i',
                                                                                                            'range' => 'T1_uart_J2WBw-1 : 0',
                                                                                                            'intfc_name' => 'socket:jtag_to_wb[0]'
                                                                                                          }
                                                                                }
                                                                   },
                                                           'IO' => {
                                                                     'ports' => {
                                                                                  'processors_en' => {
                                                                                                       'intfc_name' => 'plug:enable[0]',
                                                                                                       'intfc_port' => 'enable_i',
                                                                                                       'range' => '',
                                                                                                       'type' => 'input'
                                                                                                     },
                                                                                  'reset' => {
                                                                                               'intfc_name' => 'plug:reset[0]',
                                                                                               'intfc_port' => 'reset_i',
                                                                                               'range' => '',
                                                                                               'type' => 'input'
                                                                                             },
                                                                                  'clk' => {
                                                                                             'range' => '',
                                                                                             'intfc_port' => 'clk_i',
                                                                                             'intfc_name' => 'plug:clk[0]',
                                                                                             'type' => 'input'
                                                                                           }
                                                                                }
                                                                   },
                                                           'T0' => {
                                                                     'ports' => {
                                                                                  'T0_uart_wb_to_jtag' => {
                                                                                                            'type' => 'output',
                                                                                                            'range' => 'T0_uart_WB2Jw-1  : 0',
                                                                                                            'intfc_port' => 'jwb_o',
                                                                                                            'intfc_name' => 'socket:jtag_to_wb[0]'
                                                                                                          },
                                                                                  'T0_ram_jtag_to_wb' => {
                                                                                                           'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                                                           'intfc_port' => 'jwb_i',
                                                                                                           'range' => 'T0_ram_J2WBw-1 : 0',
                                                                                                           'type' => 'input'
                                                                                                         },
                                                                                  'T0_ram_wb_to_jtag' => {
                                                                                                           'range' => 'T0_ram_WB2Jw-1 : 0',
                                                                                                           'intfc_port' => 'jwb_o',
                                                                                                           'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                                                           'type' => 'output'
                                                                                                         },
                                                                                  'T0_uart_jtag_to_wb' => {
                                                                                                            'type' => 'input',
                                                                                                            'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                                                            'intfc_port' => 'jwb_i',
                                                                                                            'range' => 'T0_uart_J2WBw-1 : 0'
                                                                                                          }
                                                                                }
                                                                   },
                                                           'T2' => {
                                                                     'ports' => {
                                                                                  'T2_uart_jtag_to_wb' => {
                                                                                                            'type' => 'input',
                                                                                                            'intfc_port' => 'jwb_i',
                                                                                                            'range' => 'T2_uart_J2WBw-1 : 0',
                                                                                                            'intfc_name' => 'socket:jtag_to_wb[0]'
                                                                                                          },
                                                                                  'T2_ram_wb_to_jtag' => {
                                                                                                           'type' => 'output',
                                                                                                           'range' => 'T2_ram_WB2Jw-1 : 0',
                                                                                                           'intfc_port' => 'jwb_o',
                                                                                                           'intfc_name' => 'socket:jtag_to_wb[0]'
                                                                                                         },
                                                                                  'T2_uart_wb_to_jtag' => {
                                                                                                            'intfc_port' => 'jwb_o',
                                                                                                            'range' => 'T2_uart_WB2Jw-1  : 0',
                                                                                                            'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                                                            'type' => 'output'
                                                                                                          },
                                                                                  'T2_ram_jtag_to_wb' => {
                                                                                                           'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                                                           'range' => 'T2_ram_J2WBw-1 : 0',
                                                                                                           'intfc_port' => 'jwb_i',
                                                                                                           'type' => 'input'
                                                                                                         }
                                                                                }
                                                                   },
                                                           'T3' => {
                                                                     'ports' => {
                                                                                  'T3_ram_wb_to_jtag' => {
                                                                                                           'type' => 'output',
                                                                                                           'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                                                           'range' => 'T3_ram_WB2Jw-1 : 0',
                                                                                                           'intfc_port' => 'jwb_o'
                                                                                                         },
                                                                                  'T3_uart_wb_to_jtag' => {
                                                                                                            'type' => 'output',
                                                                                                            'range' => 'T3_uart_WB2Jw-1  : 0',
                                                                                                            'intfc_port' => 'jwb_o',
                                                                                                            'intfc_name' => 'socket:jtag_to_wb[0]'
                                                                                                          },
                                                                                  'T3_ram_jtag_to_wb' => {
                                                                                                           'range' => 'T3_ram_J2WBw-1 : 0',
                                                                                                           'intfc_port' => 'jwb_i',
                                                                                                           'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                                                           'type' => 'input'
                                                                                                         },
                                                                                  'T3_uart_jtag_to_wb' => {
                                                                                                            'type' => 'input',
                                                                                                            'intfc_port' => 'jwb_i',
                                                                                                            'range' => 'T3_uart_J2WBw-1 : 0',
                                                                                                            'intfc_name' => 'socket:jtag_to_wb[0]'
                                                                                                          }
                                                                                }
                                                                   }
                                                         },
                                       'interface' => {
                                                        'plug:reset[0]' => {
                                                                             'ports' => {
                                                                                          'reset' => {
                                                                                                       'range' => '',
                                                                                                       'intfc_port' => 'reset_i',
                                                                                                       'instance_name' => 'IO',
                                                                                                       'type' => 'input'
                                                                                                     }
                                                                                        }
                                                                           },
                                                        'plug:enable[0]' => {
                                                                              'ports' => {
                                                                                           'processors_en' => {
                                                                                                                'intfc_port' => 'enable_i',
                                                                                                                'range' => '',
                                                                                                                'instance_name' => 'IO',
                                                                                                                'type' => 'input'
                                                                                                              }
                                                                                         }
                                                                            },
                                                        'plug:clk[0]' => {
                                                                           'ports' => {
                                                                                        'clk' => {
                                                                                                   'instance_name' => 'IO',
                                                                                                   'range' => '',
                                                                                                   'intfc_port' => 'clk_i',
                                                                                                   'type' => 'input'
                                                                                                 }
                                                                                      }
                                                                         },
                                                        'socket:jtag_to_wb[0]' => {
                                                                                    'ports' => {
                                                                                                 'T1_ram_wb_to_jtag' => {
                                                                                                                          'type' => 'output',
                                                                                                                          'range' => 'T1_ram_WB2Jw-1 : 0',
                                                                                                                          'intfc_port' => 'jwb_o',
                                                                                                                          'instance_name' => 'T1'
                                                                                                                        },
                                                                                                 'T2_uart_wb_to_jtag' => {
                                                                                                                           'instance_name' => 'T2',
                                                                                                                           'range' => 'T2_uart_WB2Jw-1  : 0',
                                                                                                                           'intfc_port' => 'jwb_o',
                                                                                                                           'type' => 'output'
                                                                                                                         },
                                                                                                 'T1_uart_jtag_to_wb' => {
                                                                                                                           'type' => 'input',
                                                                                                                           'instance_name' => 'T1',
                                                                                                                           'intfc_port' => 'jwb_i',
                                                                                                                           'range' => 'T1_uart_J2WBw-1 : 0'
                                                                                                                         },
                                                                                                 'T2_ram_jtag_to_wb' => {
                                                                                                                          'type' => 'input',
                                                                                                                          'instance_name' => 'T2',
                                                                                                                          'intfc_port' => 'jwb_i',
                                                                                                                          'range' => 'T2_ram_J2WBw-1 : 0'
                                                                                                                        },
                                                                                                 'T0_uart_wb_to_jtag' => {
                                                                                                                           'type' => 'output',
                                                                                                                           'range' => 'T0_uart_WB2Jw-1  : 0',
                                                                                                                           'intfc_port' => 'jwb_o',
                                                                                                                           'instance_name' => 'T0'
                                                                                                                         },
                                                                                                 'T0_ram_jtag_to_wb' => {
                                                                                                                          'type' => 'input',
                                                                                                                          'intfc_port' => 'jwb_i',
                                                                                                                          'range' => 'T0_ram_J2WBw-1 : 0',
                                                                                                                          'instance_name' => 'T0'
                                                                                                                        },
                                                                                                 'T3_uart_wb_to_jtag' => {
                                                                                                                           'instance_name' => 'T3',
                                                                                                                           'intfc_port' => 'jwb_o',
                                                                                                                           'range' => 'T3_uart_WB2Jw-1  : 0',
                                                                                                                           'type' => 'output'
                                                                                                                         },
                                                                                                 'T3_ram_jtag_to_wb' => {
                                                                                                                          'instance_name' => 'T3',
                                                                                                                          'intfc_port' => 'jwb_i',
                                                                                                                          'range' => 'T3_ram_J2WBw-1 : 0',
                                                                                                                          'type' => 'input'
                                                                                                                        },
                                                                                                 'T0_uart_jtag_to_wb' => {
                                                                                                                           'type' => 'input',
                                                                                                                           'intfc_port' => 'jwb_i',
                                                                                                                           'range' => 'T0_uart_J2WBw-1 : 0',
                                                                                                                           'instance_name' => 'T0'
                                                                                                                         },
                                                                                                 'T2_uart_jtag_to_wb' => {
                                                                                                                           'instance_name' => 'T2',
                                                                                                                           'intfc_port' => 'jwb_i',
                                                                                                                           'range' => 'T2_uart_J2WBw-1 : 0',
                                                                                                                           'type' => 'input'
                                                                                                                         },
                                                                                                 'T1_uart_wb_to_jtag' => {
                                                                                                                           'range' => 'T1_uart_WB2Jw-1  : 0',
                                                                                                                           'intfc_port' => 'jwb_o',
                                                                                                                           'instance_name' => 'T1',
                                                                                                                           'type' => 'output'
                                                                                                                         },
                                                                                                 'T1_ram_jtag_to_wb' => {
                                                                                                                          'type' => 'input',
                                                                                                                          'range' => 'T1_ram_J2WBw-1 : 0',
                                                                                                                          'intfc_port' => 'jwb_i',
                                                                                                                          'instance_name' => 'T1'
                                                                                                                        },
                                                                                                 'T2_ram_wb_to_jtag' => {
                                                                                                                          'type' => 'output',
                                                                                                                          'intfc_port' => 'jwb_o',
                                                                                                                          'range' => 'T2_ram_WB2Jw-1 : 0',
                                                                                                                          'instance_name' => 'T2'
                                                                                                                        },
                                                                                                 'T0_ram_wb_to_jtag' => {
                                                                                                                          'intfc_port' => 'jwb_o',
                                                                                                                          'range' => 'T0_ram_WB2Jw-1 : 0',
                                                                                                                          'instance_name' => 'T0',
                                                                                                                          'type' => 'output'
                                                                                                                        },
                                                                                                 'T3_ram_wb_to_jtag' => {
                                                                                                                          'intfc_port' => 'jwb_o',
                                                                                                                          'range' => 'T3_ram_WB2Jw-1 : 0',
                                                                                                                          'instance_name' => 'T3',
                                                                                                                          'type' => 'output'
                                                                                                                        },
                                                                                                 'T3_uart_jtag_to_wb' => {
                                                                                                                           'instance_name' => 'T3',
                                                                                                                           'range' => 'T3_uart_J2WBw-1 : 0',
                                                                                                                           'intfc_port' => 'jwb_i',
                                                                                                                           'type' => 'input'
                                                                                                                         }
                                                                                               }
                                                                                  }
                                                      },
                                       'ports' => {
                                                    'T2_uart_wb_to_jtag' => {
                                                                              'type' => 'output',
                                                                              'range' => 'T2_uart_WB2Jw-1  : 0',
                                                                              'intfc_port' => 'jwb_o',
                                                                              'instance_name' => 'T2',
                                                                              'intfc_name' => 'socket:jtag_to_wb[0]'
                                                                            },
                                                    'T2_ram_jtag_to_wb' => {
                                                                             'type' => 'input',
                                                                             'instance_name' => 'T2',
                                                                             'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                             'range' => 'T2_ram_J2WBw-1 : 0',
                                                                             'intfc_port' => 'jwb_i'
                                                                           },
                                                    'T1_uart_jtag_to_wb' => {
                                                                              'instance_name' => 'T1',
                                                                              'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                              'range' => 'T1_uart_J2WBw-1 : 0',
                                                                              'intfc_port' => 'jwb_i',
                                                                              'type' => 'input'
                                                                            },
                                                    'T0_ram_jtag_to_wb' => {
                                                                             'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                             'instance_name' => 'T0',
                                                                             'intfc_port' => 'jwb_i',
                                                                             'range' => 'T0_ram_J2WBw-1 : 0',
                                                                             'type' => 'input'
                                                                           },
                                                    'T0_uart_wb_to_jtag' => {
                                                                              'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                              'instance_name' => 'T0',
                                                                              'intfc_port' => 'jwb_o',
                                                                              'range' => 'T0_uart_WB2Jw-1  : 0',
                                                                              'type' => 'output'
                                                                            },
                                                    'T1_ram_wb_to_jtag' => {
                                                                             'type' => 'output',
                                                                             'instance_name' => 'T1',
                                                                             'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                             'range' => 'T1_ram_WB2Jw-1 : 0',
                                                                             'intfc_port' => 'jwb_o'
                                                                           },
                                                    'T3_uart_wb_to_jtag' => {
                                                                              'type' => 'output',
                                                                              'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                              'instance_name' => 'T3',
                                                                              'intfc_port' => 'jwb_o',
                                                                              'range' => 'T3_uart_WB2Jw-1  : 0'
                                                                            },
                                                    'T3_ram_jtag_to_wb' => {
                                                                             'type' => 'input',
                                                                             'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                             'instance_name' => 'T3',
                                                                             'intfc_port' => 'jwb_i',
                                                                             'range' => 'T3_ram_J2WBw-1 : 0'
                                                                           },
                                                    'reset' => {
                                                                 'range' => '',
                                                                 'intfc_port' => 'reset_i',
                                                                 'instance_name' => 'IO',
                                                                 'intfc_name' => 'plug:reset[0]',
                                                                 'type' => 'input'
                                                               },
                                                    'T2_ram_wb_to_jtag' => {
                                                                             'intfc_port' => 'jwb_o',
                                                                             'range' => 'T2_ram_WB2Jw-1 : 0',
                                                                             'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                             'instance_name' => 'T2',
                                                                             'type' => 'output'
                                                                           },
                                                    'T0_ram_wb_to_jtag' => {
                                                                             'range' => 'T0_ram_WB2Jw-1 : 0',
                                                                             'intfc_port' => 'jwb_o',
                                                                             'instance_name' => 'T0',
                                                                             'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                             'type' => 'output'
                                                                           },
                                                    'T0_uart_jtag_to_wb' => {
                                                                              'type' => 'input',
                                                                              'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                              'instance_name' => 'T0',
                                                                              'intfc_port' => 'jwb_i',
                                                                              'range' => 'T0_uart_J2WBw-1 : 0'
                                                                            },
                                                    'T2_uart_jtag_to_wb' => {
                                                                              'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                              'instance_name' => 'T2',
                                                                              'intfc_port' => 'jwb_i',
                                                                              'range' => 'T2_uart_J2WBw-1 : 0',
                                                                              'type' => 'input'
                                                                            },
                                                    'T1_ram_jtag_to_wb' => {
                                                                             'type' => 'input',
                                                                             'instance_name' => 'T1',
                                                                             'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                             'range' => 'T1_ram_J2WBw-1 : 0',
                                                                             'intfc_port' => 'jwb_i'
                                                                           },
                                                    'T1_uart_wb_to_jtag' => {
                                                                              'intfc_port' => 'jwb_o',
                                                                              'range' => 'T1_uart_WB2Jw-1  : 0',
                                                                              'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                              'instance_name' => 'T1',
                                                                              'type' => 'output'
                                                                            },
                                                    'T3_uart_jtag_to_wb' => {
                                                                              'intfc_port' => 'jwb_i',
                                                                              'range' => 'T3_uart_J2WBw-1 : 0',
                                                                              'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                              'instance_name' => 'T3',
                                                                              'type' => 'input'
                                                                            },
                                                    'T3_ram_wb_to_jtag' => {
                                                                             'type' => 'output',
                                                                             'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                             'instance_name' => 'T3',
                                                                             'intfc_port' => 'jwb_o',
                                                                             'range' => 'T3_ram_WB2Jw-1 : 0'
                                                                           },
                                                    'processors_en' => {
                                                                         'instance_name' => 'IO',
                                                                         'intfc_name' => 'plug:enable[0]',
                                                                         'range' => '',
                                                                         'intfc_port' => 'enable_i',
                                                                         'type' => 'input'
                                                                       },
                                                    'clk' => {
                                                               'intfc_port' => 'clk_i',
                                                               'range' => '',
                                                               'intfc_name' => 'plug:clk[0]',
                                                               'instance_name' => 'IO',
                                                               'type' => 'input'
                                                             }
                                                  }
                                     }, 'ip_gen' ),
                  'MEM3' => {
                              'percent' => '75',
                              'width' => '14'
                            },
                  'noc_param' => {
                                   'SMART_MAX' => '0',
                                   'C' => 0,
                                   'LB' => '4',
                                   'MUX_TYPE' => '"BINARY"',
                                   'SWA_ARBITER_TYPE' => '"RRA"',
                                   'SELF_LOOP_EN' => '0',
                                   'CONGESTION_INDEX' => 3,
                                   'DEBUG_EN' => '0',
                                   'BYTE_EN' => '1',
                                   'CAST_TYPE' => '"UNICAST"',
                                   'PCK_TYPE' => '"MULTI_FLIT"',
                                   'FIRST_ARBITER_EXT_P_EN' => 1,
                                   'T3' => '1',
                                   'TOPOLOGY' => '"MESH"',
                                   'ROUTE_NAME' => '"XY"',
                                   'VC_REALLOCATION_TYPE' => '"NONATOMIC"',
                                   'V' => '2',
                                   'COMBINATION_TYPE' => '"COMB_NONSPEC"',
                                   'T1' => '2',
                                   'ESCAP_VC_MASK' => '2\'b01',
                                   'WEIGHTw' => '4',
                                   'AVC_ATOMIC_EN' => 0,
                                   'B' => '4',
                                   'SSA_EN' => '"NO"',
                                   'ADD_PIPREG_AFTER_CROSSBAR' => '1\'b0',
                                   'MCAST_ENDP_LIST' => '\'hf',
                                   'T2' => '2',
                                   'Fpay' => '32',
                                   'MIN_PCK_SIZE' => '2'
                                 },
                  'compile_pin_range_hsb' => {},
                  'tile' => {
                              '1' => {},
                              '0' => {},
                              '2' => {},
                              '3' => {}
                            },
                  'soc_param' => {
                                   'default' => {
                                                  'ram_JSTATUSw' => '8',
                                                  'uart_JSTATUSw' => '8',
                                                  'ram_JTAG_CHAIN' => '4',
                                                  'uart_J2WBw' => '(uart_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+1+uart_JDw+uart_JAw : 1',
                                                  'ram_JDw' => 'ram_Dw',
                                                  'uart_JDw' => '32',
                                                  'ram_Aw' => '14',
                                                  'uart_JTAG_INDEX' => '126-CORE_ID',
                                                  'ram_JAw' => '32',
                                                  'ram_WB2Jw' => '(ram_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+ram_JSTATUSw+ram_JINDEXw+1+ram_JDw  : 1',
                                                  'ram_J2WBw' => '(ram_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+1+ram_JDw+ram_JAw : 1',
                                                  'uart_WB2Jw' => '(uart_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+uart_JSTATUSw+uart_JINDEXw+1+uart_JDw  : 1',
                                                  'uart_JTAG_CHAIN' => '3',
                                                  'ram_JTAG_CONNECT' => '"XILINX_JTAG_WB"',
                                                  'ram_JTAG_INDEX' => 'CORE_ID',
                                                  'ram_Dw' => '32',
                                                  'uart_JTAG_CONNECT' => '"XILINX_JTAG_WB"',
                                                  'uart_JAw' => '32',
                                                  'uart_JINDEXw' => '8',
                                                  'ram_JINDEXw' => '8'
                                                }
                                 },
                  'verilator' => {
                                   'libs' => {
                                               'Vtile0' => '--top-module tile_0',
                                               'Vtile3' => '--top-module tile_3',
                                               'Vtile2' => '--top-module tile_2',
                                               'Vtile1' => '--top-module tile_1',
                                               'Vrouter1' => '--top-module  router_top_v  -GP=5  '
                                             }
                                 },
                  'compile_pin' => {
                                     'jtag_debug_reset_in' => '*GND',
                                     'TOP_reset' => '*GND',
                                     'processors_en' => 'KEY',
                                     'TOP_clk' => 'FPGA_CLK1_50'
                                   },
                  'file_name' => undef,
                  'SOURCE_SET' => {
                                    'REDEFINE_TOP' => 0,
                                    'SOC' => bless( {
                                                      'device_win_adj' => {
                                                                            'va' => '0',
                                                                            'ha' => '0'
                                                                          },
                                                      'modules' => {},
                                                      'instances' => {
                                                                       'TOP' => {
                                                                                  'plugs' => {
                                                                                               'reset' => {
                                                                                                            'value' => 1,
                                                                                                            'nums' => {
                                                                                                                        '0' => {
                                                                                                                                 'connect_socket' => undef,
                                                                                                                                 'connect_socket_num' => undef,
                                                                                                                                 'connect_id' => 'IO',
                                                                                                                                 'name' => 'reset'
                                                                                                                               }
                                                                                                                      },
                                                                                                            'connection_num' => undef,
                                                                                                            'type' => 'num'
                                                                                                          },
                                                                                               'clk' => {
                                                                                                          'type' => 'num',
                                                                                                          'connection_num' => undef,
                                                                                                          'nums' => {
                                                                                                                      '0' => {
                                                                                                                               'name' => 'clk',
                                                                                                                               'connect_id' => 'IO',
                                                                                                                               'connect_socket_num' => undef,
                                                                                                                               'connect_socket' => undef
                                                                                                                             }
                                                                                                                    },
                                                                                                          'value' => 1
                                                                                                        }
                                                                                             },
                                                                                  'instance_name' => 'TOP',
                                                                                  'module_name' => 'TOP',
                                                                                  'category' => 'TOP',
                                                                                  'description_pdf' => undef,
                                                                                  'parameters_order' => [],
                                                                                  'sockets' => {},
                                                                                  'module' => 'TOP'
                                                                                }
                                                                     },
                                                      'gui_status' => {
                                                                        'timeout' => 0,
                                                                        'status' => 'ideal'
                                                                      },
                                                      'hdl_files' => undef,
                                                      'instance_order' => [
                                                                            'TOP'
                                                                          ],
                                                      'TOP' => {
                                                                 'version' => 0
                                                               },
                                                      'soc_name' => {
                                                                      'TOP' => undef
                                                                    },
                                                      'SOURCE_SET' => {
                                                                        'IP' => bless( {
                                                                                         'hdl_files_ticked' => [],
                                                                                         'module_name' => 'TOP',
                                                                                         'ports' => {
                                                                                                      'clk' => {
                                                                                                                 'intfc_name' => 'plug:clk[0]',
                                                                                                                 'range' => undef,
                                                                                                                 'intfc_port' => 'clk_i',
                                                                                                                 'type' => 'input'
                                                                                                               },
                                                                                                      'reset' => {
                                                                                                                   'type' => 'input',
                                                                                                                   'intfc_port' => 'reset_i',
                                                                                                                   'range' => undef,
                                                                                                                   'intfc_name' => 'plug:reset[0]'
                                                                                                                 }
                                                                                                    },
                                                                                         'parameters_order' => [],
                                                                                         'GUI_REMOVE_SET' => 'DISABLE',
                                                                                         'category' => 'TOP',
                                                                                         'ip_name' => 'TOP',
                                                                                         'plugs' => {
                                                                                                      'clk' => {
                                                                                                                 'type' => 'num',
                                                                                                                 '1' => {},
                                                                                                                 'value' => 1,
                                                                                                                 '0' => {
                                                                                                                          'name' => 'clk'
                                                                                                                        }
                                                                                                               },
                                                                                                      'reset' => {
                                                                                                                   '1' => {},
                                                                                                                   'type' => 'num',
                                                                                                                   'value' => 1,
                                                                                                                   '0' => {
                                                                                                                            'name' => 'reset'
                                                                                                                          }
                                                                                                                 }
                                                                                                    },
                                                                                         'file_name' => undef,
                                                                                         'ports_order' => [],
                                                                                         'hdl_files' => []
                                                                                       }, 'ip_gen' )
                                                                      }
                                                    }, 'soc' ),
                                    'clk_number' => 1,
                                    'reset_number' => 1,
                                    'clk_0_name' => 'clk',
                                    'reset_0_name' => 'reset'
                                  },
                  'RAM3' => {
                              'end' => 65536,
                              'start' => 49152
                            },
                  'liststore' => {
                                   'va' => '0',
                                   'ha' => '0'
                                 },
                  'ROM1' => {
                              'end' => 49152,
                              'start' => 0
                            },
                  'socs' => {
                              'mor1k_tile' => {
                                                'top' => bless( {
                                                                  'ports' => {
                                                                               'source_reset_in' => {
                                                                                                      'type' => 'input',
                                                                                                      'range' => '',
                                                                                                      'intfc_port' => 'reset_i',
                                                                                                      'instance_name' => 'clk_source0',
                                                                                                      'intfc_name' => 'plug:reset[0]'
                                                                                                    },
                                                                               'ni_chan_in' => {
                                                                                                 'type' => 'input',
                                                                                                 'instance_name' => 'ni_master0',
                                                                                                 'intfc_name' => 'socket:ni[0]',
                                                                                                 'range' => 'smartflit_chanel_t',
                                                                                                 'intfc_port' => 'chan_in'
                                                                                               },
                                                                               'ni_current_e_addr' => {
                                                                                                        'instance_name' => 'ni_master0',
                                                                                                        'intfc_name' => 'socket:ni[0]',
                                                                                                        'range' => 'ni_EAw-1   :   0',
                                                                                                        'intfc_port' => 'current_e_addr',
                                                                                                        'type' => 'input'
                                                                                                      },
                                                                               'uart_jtag_to_wb' => {
                                                                                                      'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                                                      'instance_name' => 'ProNoC_jtag_uart0',
                                                                                                      'intfc_port' => 'jwb_i',
                                                                                                      'range' => 'uart_J2WBw-1 : 0',
                                                                                                      'type' => 'input'
                                                                                                    },
                                                                               'ni_current_r_addr' => {
                                                                                                        'range' => 'ni_RAw-1   :   0',
                                                                                                        'intfc_port' => 'current_r_addr',
                                                                                                        'instance_name' => 'ni_master0',
                                                                                                        'intfc_name' => 'socket:ni[0]',
                                                                                                        'type' => 'input'
                                                                                                      },
                                                                               'uart_RxD_din_sim' => {
                                                                                                       'type' => 'input',
                                                                                                       'intfc_name' => 'socket:RxD_sim[0]',
                                                                                                       'instance_name' => 'ProNoC_jtag_uart0',
                                                                                                       'intfc_port' => 'RxD_din_sim',
                                                                                                       'range' => '7:0 '
                                                                                                     },
                                                                               'uart_wb_to_jtag' => {
                                                                                                      'type' => 'output',
                                                                                                      'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                                                      'instance_name' => 'ProNoC_jtag_uart0',
                                                                                                      'intfc_port' => 'jwb_o',
                                                                                                      'range' => 'uart_WB2Jw-1  : 0'
                                                                                                    },
                                                                               'ram_wb_to_jtag' => {
                                                                                                     'instance_name' => 'single_port_ram0',
                                                                                                     'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                                                     'range' => 'ram_WB2Jw-1 : 0',
                                                                                                     'intfc_port' => 'jwb_o',
                                                                                                     'type' => 'output'
                                                                                                   },
                                                                               'cpu_cpu_en' => {
                                                                                                 'type' => 'input',
                                                                                                 'range' => '',
                                                                                                 'intfc_port' => 'enable_i',
                                                                                                 'instance_name' => 'mor1kx0',
                                                                                                 'intfc_name' => 'plug:enable[0]'
                                                                                               },
                                                                               'uart_RxD_ready_sim' => {
                                                                                                         'intfc_port' => 'RxD_ready_sim',
                                                                                                         'range' => '',
                                                                                                         'intfc_name' => 'socket:RxD_sim[0]',
                                                                                                         'instance_name' => 'ProNoC_jtag_uart0',
                                                                                                         'type' => 'output'
                                                                                                       },
                                                                               'ram_jtag_to_wb' => {
                                                                                                     'type' => 'input',
                                                                                                     'intfc_port' => 'jwb_i',
                                                                                                     'range' => 'ram_J2WBw-1 : 0',
                                                                                                     'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                                                     'instance_name' => 'single_port_ram0'
                                                                                                   },
                                                                               'source_clk_in' => {
                                                                                                    'intfc_port' => 'clk_i',
                                                                                                    'range' => '',
                                                                                                    'intfc_name' => 'plug:clk[0]',
                                                                                                    'instance_name' => 'clk_source0',
                                                                                                    'type' => 'input'
                                                                                                  },
                                                                               'uart_RxD_wr_sim' => {
                                                                                                      'type' => 'input',
                                                                                                      'intfc_name' => 'socket:RxD_sim[0]',
                                                                                                      'instance_name' => 'ProNoC_jtag_uart0',
                                                                                                      'intfc_port' => 'RxD_wr_sim',
                                                                                                      'range' => ''
                                                                                                    },
                                                                               'ni_chan_out' => {
                                                                                                  'type' => 'output',
                                                                                                  'range' => 'smartflit_chanel_t',
                                                                                                  'intfc_port' => 'chan_out',
                                                                                                  'instance_name' => 'ni_master0',
                                                                                                  'intfc_name' => 'socket:ni[0]'
                                                                                                }
                                                                             },
                                                                  'instance_ids' => {
                                                                                      'ProNoC_jtag_uart0' => {
                                                                                                               'module' => 'ProNoC_jtag_uart',
                                                                                                               'ports' => {
                                                                                                                            'uart_RxD_ready_sim' => {
                                                                                                                                                      'intfc_name' => 'socket:RxD_sim[0]',
                                                                                                                                                      'intfc_port' => 'RxD_ready_sim',
                                                                                                                                                      'range' => '',
                                                                                                                                                      'type' => 'output'
                                                                                                                                                    },
                                                                                                                            'uart_RxD_din_sim' => {
                                                                                                                                                    'intfc_port' => 'RxD_din_sim',
                                                                                                                                                    'range' => '7:0 ',
                                                                                                                                                    'intfc_name' => 'socket:RxD_sim[0]',
                                                                                                                                                    'type' => 'input'
                                                                                                                                                  },
                                                                                                                            'uart_RxD_wr_sim' => {
                                                                                                                                                   'range' => '',
                                                                                                                                                   'intfc_port' => 'RxD_wr_sim',
                                                                                                                                                   'intfc_name' => 'socket:RxD_sim[0]',
                                                                                                                                                   'type' => 'input'
                                                                                                                                                 },
                                                                                                                            'uart_jtag_to_wb' => {
                                                                                                                                                   'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                                                                                                   'range' => 'uart_J2WBw-1 : 0',
                                                                                                                                                   'intfc_port' => 'jwb_i',
                                                                                                                                                   'type' => 'input'
                                                                                                                                                 },
                                                                                                                            'uart_wb_to_jtag' => {
                                                                                                                                                   'type' => 'output',
                                                                                                                                                   'intfc_port' => 'jwb_o',
                                                                                                                                                   'range' => 'uart_WB2Jw-1  : 0',
                                                                                                                                                   'intfc_name' => 'socket:jtag_to_wb[0]'
                                                                                                                                                 }
                                                                                                                          },
                                                                                                               'localparam' => {
                                                                                                                                 'uart_BUFF_Aw' => {
                                                                                                                                                     'info' => 'UART internal fifo buffer address width shared equally for send and recive FIFOs. Each of send and recive fifo buffers have 2^(BUFF_Aw-1) entry.',
                                                                                                                                                     'global_param' => 'Localparam',
                                                                                                                                                     'content' => '2,16,1',
                                                                                                                                                     'default' => '4',
                                                                                                                                                     'redefine_param' => 1,
                                                                                                                                                     'type' => 'Spin-button'
                                                                                                                                                   },
                                                                                                                                 'uart_Aw' => {
                                                                                                                                                'type' => 'Fixed',
                                                                                                                                                'redefine_param' => 1,
                                                                                                                                                'default' => '1',
                                                                                                                                                'info' => 'Parameter',
                                                                                                                                                'global_param' => 'Localparam',
                                                                                                                                                'content' => ''
                                                                                                                                              },
                                                                                                                                 'uart_TAGw' => {
                                                                                                                                                  'info' => 'Parameter',
                                                                                                                                                  'content' => '',
                                                                                                                                                  'global_param' => 'Localparam',
                                                                                                                                                  'default' => '3',
                                                                                                                                                  'redefine_param' => 1,
                                                                                                                                                  'type' => 'Fixed'
                                                                                                                                                },
                                                                                                                                 'uart_SELw' => {
                                                                                                                                                  'default' => '4',
                                                                                                                                                  'type' => 'Fixed',
                                                                                                                                                  'redefine_param' => 1,
                                                                                                                                                  'content' => '',
                                                                                                                                                  'global_param' => 'Localparam',
                                                                                                                                                  'info' => 'Parameter'
                                                                                                                                                },
                                                                                                                                 'uart_Dw' => {
                                                                                                                                                'default' => '32',
                                                                                                                                                'content' => '',
                                                                                                                                                'global_param' => 'Localparam',
                                                                                                                                                'info' => 'Parameter',
                                                                                                                                                'type' => 'Fixed',
                                                                                                                                                'redefine_param' => 1
                                                                                                                                              }
                                                                                                                               },
                                                                                                               'module_name' => 'pronoc_jtag_uart',
                                                                                                               'category' => 'Communication',
                                                                                                               'parameters' => {
                                                                                                                                 'uart_JDw' => {
                                                                                                                                                 'redefine_param' => 1,
                                                                                                                                                 'type' => 'Fixed',
                                                                                                                                                 'global_param' => 'Parameter',
                                                                                                                                                 'content' => '',
                                                                                                                                                 'info' => 'Parameter',
                                                                                                                                                 'default' => '32'
                                                                                                                                               },
                                                                                                                                 'uart_J2WBw' => {
                                                                                                                                                   'content' => '',
                                                                                                                                                   'global_param' => 'Parameter',
                                                                                                                                                   'info' => undef,
                                                                                                                                                   'default' => '(uart_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+1+uart_JDw+uart_JAw : 1',
                                                                                                                                                   'redefine_param' => 1,
                                                                                                                                                   'type' => 'Fixed'
                                                                                                                                                 },
                                                                                                                                 'uart_WB2Jw' => {
                                                                                                                                                   'content' => '',
                                                                                                                                                   'global_param' => 'Parameter',
                                                                                                                                                   'info' => '',
                                                                                                                                                   'default' => '(uart_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+uart_JSTATUSw+uart_JINDEXw+1+uart_JDw  : 1',
                                                                                                                                                   'redefine_param' => 1,
                                                                                                                                                   'type' => 'Fixed'
                                                                                                                                                 },
                                                                                                                                 'uart_JSTATUSw' => {
                                                                                                                                                      'info' => 'Parameter',
                                                                                                                                                      'content' => '',
                                                                                                                                                      'global_param' => 'Parameter',
                                                                                                                                                      'redefine_param' => 1,
                                                                                                                                                      'default' => '8',
                                                                                                                                                      'type' => 'Fixed'
                                                                                                                                                    },
                                                                                                                                 'uart_JTAG_CHAIN' => {
                                                                                                                                                        'redefine_param' => 0,
                                                                                                                                                        'type' => 'Combo-box',
                                                                                                                                                        'global_param' => 'Parameter',
                                                                                                                                                        'content' => '1,2,3,4',
                                                                                                                                                        'info' => 'Only used for Virtex 4/5 devices. May be 1, 2, 3, or 4. It is the  BSCANE2 JTAG tap number. The default Jtag tap numbers are:
    4: JTAG runtime memory programmers. 
    3: UART
    1,2: reserved',
                                                                                                                                                        'default' => '3'
                                                                                                                                                      },
                                                                                                                                 'uart_JINDEXw' => {
                                                                                                                                                     'content' => '',
                                                                                                                                                     'global_param' => 'Parameter',
                                                                                                                                                     'info' => 'Parameter',
                                                                                                                                                     'default' => '8',
                                                                                                                                                     'redefine_param' => 1,
                                                                                                                                                     'type' => 'Fixed'
                                                                                                                                                   },
                                                                                                                                 'uart_JTAG_INDEX' => {
                                                                                                                                                        'content' => '',
                                                                                                                                                        'redefine_param' => 1,
                                                                                                                                                        'global_param' => 'Parameter',
                                                                                                                                                        'info' => 'The index number id used for communicating with this IP. all modules connected to the same jtag tab should have a unique JTAG index number. The default value is 126-CORE_ID. The core ID is the tile number in MPSoC. So if each tile has a UART, then each UART index would be different.',
                                                                                                                                                        'default' => '126-CORE_ID',
                                                                                                                                                        'type' => 'Entry'
                                                                                                                                                      },
                                                                                                                                 'uart_JAw' => {
                                                                                                                                                 'redefine_param' => 1,
                                                                                                                                                 'content' => '',
                                                                                                                                                 'global_param' => 'Parameter',
                                                                                                                                                 'info' => 'Parameter',
                                                                                                                                                 'type' => 'Fixed',
                                                                                                                                                 'default' => '32'
                                                                                                                                               },
                                                                                                                                 'uart_JTAG_CONNECT' => {
                                                                                                                                                          'default' => '"ALTERA_JTAG_WB"',
                                                                                                                                                          'type' => 'Combo-box',
                                                                                                                                                          'info' => 'For Altera FPGAs define it as "ALTERA_JTAG_WB". In this case, the UART uses Virtual JTAG tap IP core from Altera lib to communicate with the Host PC.

For XILINX FPGAs define it as "XILINX_JTAG_WB". In this case, the UART uses BSCANE2 JTAG tap IP core from XILINX lib to communicate with the Host PC.',
                                                                                                                                                          'content' => '"XILINX_JTAG_WB","ALTERA_JTAG_WB"',
                                                                                                                                                          'global_param' => 'Parameter',
                                                                                                                                                          'redefine_param' => 1
                                                                                                                                                        }
                                                                                                                               },
                                                                                                               'instance' => 'uart'
                                                                                                             },
                                                                                      'ni_master0' => {
                                                                                                        'module' => 'ni_master',
                                                                                                        'ports' => {
                                                                                                                     'ni_current_r_addr' => {
                                                                                                                                              'intfc_name' => 'socket:ni[0]',
                                                                                                                                              'range' => 'ni_RAw-1   :   0',
                                                                                                                                              'intfc_port' => 'current_r_addr',
                                                                                                                                              'type' => 'input'
                                                                                                                                            },
                                                                                                                     'ni_chan_out' => {
                                                                                                                                        'range' => 'smartflit_chanel_t',
                                                                                                                                        'intfc_port' => 'chan_out',
                                                                                                                                        'intfc_name' => 'socket:ni[0]',
                                                                                                                                        'type' => 'output'
                                                                                                                                      },
                                                                                                                     'ni_current_e_addr' => {
                                                                                                                                              'type' => 'input',
                                                                                                                                              'intfc_name' => 'socket:ni[0]',
                                                                                                                                              'intfc_port' => 'current_e_addr',
                                                                                                                                              'range' => 'ni_EAw-1   :   0'
                                                                                                                                            },
                                                                                                                     'ni_chan_in' => {
                                                                                                                                       'type' => 'input',
                                                                                                                                       'range' => 'smartflit_chanel_t',
                                                                                                                                       'intfc_port' => 'chan_in',
                                                                                                                                       'intfc_name' => 'socket:ni[0]'
                                                                                                                                     }
                                                                                                                   },
                                                                                                        'localparam' => {
                                                                                                                          'ni_TAGw' => {
                                                                                                                                         'redefine_param' => 1,
                                                                                                                                         'type' => 'Fixed',
                                                                                                                                         'info' => 'Parameter',
                                                                                                                                         'global_param' => 'Localparam',
                                                                                                                                         'content' => '',
                                                                                                                                         'default' => '3'
                                                                                                                                       },
                                                                                                                          'ni_MAX_BURST_SIZE' => {
                                                                                                                                                   'redefine_param' => 1,
                                                                                                                                                   'type' => 'Combo-box',
                                                                                                                                                   'global_param' => 'Localparam',
                                                                                                                                                   'content' => '2,4,8,16,32,64,128,256,512,1024,2048',
                                                                                                                                                   'info' => 'Maximum burst size in words. 
The NI releases the wishbone bus  each time one burst is completed or when the VC\'s internal FIFO becomes full.  The bus will be released for one clock cycle. Then in case, there are other active VCs, another active VC will get access to the bus using round robin arbiter.  This process will be continued until all of the desired data is transferred. ',
                                                                                                                                                   'default' => '16'
                                                                                                                                                 },
                                                                                                                          'ni_CRC_EN' => {
                                                                                                                                           'default' => '"NO"',
                                                                                                                                           'content' => '"YES","NO"',
                                                                                                                                           'global_param' => 'Localparam',
                                                                                                                                           'info' => 'The parameter can be selected as "YES" or "NO". 
If CRC is enabled, then two CRC32 generator modules will be added to the NI. One CRC generator for calculating CRC of sending packets and another for receiving packets.   The CRC32 value of each packet is send via tail flit and at destination NI, is will be compared with received packet generated CRC32. The matching results can be used for error-detection and can be read via NI slave interface. ',
                                                                                                                                           'type' => 'Combo-box',
                                                                                                                                           'redefine_param' => 1
                                                                                                                                         },
                                                                                                                          'ni_MAX_TRANSACTION_WIDTH' => {
                                                                                                                                                          'type' => 'Spin-button',
                                                                                                                                                          'redefine_param' => 1,
                                                                                                                                                          'default' => '13',
                                                                                                                                                          'global_param' => 'Localparam',
                                                                                                                                                          'content' => '4,32,1',
                                                                                                                                                          'info' => 'maximum packet size width  in words.
The maximum data that can be sent via one packet will be 2 power of MAX_DMA_TRANSACTION_WIDTH in words.'
                                                                                                                                                        },
                                                                                                                          'ni_HDATA_PRECAPw' => {
                                                                                                                                                  'default' => '0',
                                                                                                                                                  'type' => 'Spin-button',
                                                                                                                                                  'info' => ' The headr Data pre capture width. It Will be enabled when it is larger than zero. The header data can optionally carry a short width Data. This data can be pre-captured (completely/partially) by the NI before saving the packet in a memory buffer. This can give some hints to the software regarding the incoming packet such as its type, or source port so the software can store the packet in its appropriate buffer.',
                                                                                                                                                  'content' => '0,8,1',
                                                                                                                                                  'global_param' => 'Localparam',
                                                                                                                                                  'redefine_param' => 1
                                                                                                                                                },
                                                                                                                          'ni_Dw' => {
                                                                                                                                       'default' => '32',
                                                                                                                                       'content' => '32,256,8',
                                                                                                                                       'global_param' => 'Localparam',
                                                                                                                                       'info' => 'wishbone_bus data width in bits.',
                                                                                                                                       'type' => 'Spin-button',
                                                                                                                                       'redefine_param' => 1
                                                                                                                                     },
                                                                                                                          'ni_SELw' => {
                                                                                                                                         'redefine_param' => 1,
                                                                                                                                         'type' => 'Fixed',
                                                                                                                                         'info' => 'Parameter',
                                                                                                                                         'content' => '',
                                                                                                                                         'global_param' => 'Localparam',
                                                                                                                                         'default' => '4'
                                                                                                                                       },
                                                                                                                          'ni_M_Aw' => {
                                                                                                                                         'default' => '32',
                                                                                                                                         'content' => 'Dw',
                                                                                                                                         'global_param' => 'Localparam',
                                                                                                                                         'info' => 'Parameter',
                                                                                                                                         'type' => 'Fixed',
                                                                                                                                         'redefine_param' => 1
                                                                                                                                       },
                                                                                                                          'ni_S_Aw' => {
                                                                                                                                         'redefine_param' => 1,
                                                                                                                                         'type' => 'Fixed',
                                                                                                                                         'content' => '',
                                                                                                                                         'global_param' => 'Localparam',
                                                                                                                                         'info' => 'Parameter',
                                                                                                                                         'default' => '8'
                                                                                                                                       }
                                                                                                                        },
                                                                                                        'module_name' => 'ni_master',
                                                                                                        'category' => 'NoC',
                                                                                                        'parameters' => {
                                                                                                                          'ni_RAw' => {
                                                                                                                                        'global_param' => 'Parameter',
                                                                                                                                        'content' => '',
                                                                                                                                        'redefine_param' => 0,
                                                                                                                                        'info' => undef,
                                                                                                                                        'type' => 'Fixed',
                                                                                                                                        'default' => '16'
                                                                                                                                      },
                                                                                                                          'ni_EAw' => {
                                                                                                                                        'redefine_param' => 0,
                                                                                                                                        'type' => 'Fixed',
                                                                                                                                        'info' => undef,
                                                                                                                                        'global_param' => 'Parameter',
                                                                                                                                        'content' => '',
                                                                                                                                        'default' => '16'
                                                                                                                                      }
                                                                                                                        },
                                                                                                        'instance' => 'ni'
                                                                                                      },
                                                                                      'single_port_ram0' => {
                                                                                                              'parameters' => {
                                                                                                                                'ram_JTAG_CHAIN' => {
                                                                                                                                                      'info' => 'Only used for Virtex 4/5 devices. May be 1, 2, 3, or 4. It is the  BSCANE2 JTAG tap number. The default Jtag tap numbers are:
    4: JTAG runtime memory programmers. 
    3: UART
    1,2: reserved',
                                                                                                                                                      'global_param' => 'Parameter',
                                                                                                                                                      'content' => '1,2,3,4',
                                                                                                                                                      'redefine_param' => 0,
                                                                                                                                                      'type' => 'Combo-box',
                                                                                                                                                      'default' => '4'
                                                                                                                                                    },
                                                                                                                                'ram_JSTATUSw' => {
                                                                                                                                                    'default' => '8',
                                                                                                                                                    'content' => '',
                                                                                                                                                    'global_param' => 'Parameter',
                                                                                                                                                    'info' => 'Parameter',
                                                                                                                                                    'type' => 'Fixed',
                                                                                                                                                    'redefine_param' => 1
                                                                                                                                                  },
                                                                                                                                'ram_Dw' => {
                                                                                                                                              'default' => '32',
                                                                                                                                              'type' => 'Spin-button',
                                                                                                                                              'redefine_param' => 1,
                                                                                                                                              'content' => '8,1024,1',
                                                                                                                                              'global_param' => 'Parameter',
                                                                                                                                              'info' => 'Memory data width in Bits.'
                                                                                                                                            },
                                                                                                                                'ram_JTAG_INDEX' => {
                                                                                                                                                      'info' => '   A unique index number which will be used for accessing to the memory content using JTAG cable.The default value is the processing tile id (CORE_ID) . You can also inter a unique number for each individula memory.

   In case you have \'n\' memory in each processing core you can define their index as "n*CORE_ID+1 , n*CORE_ID+2 ...n*CORE_ID+n-1). 

   You also can disabled JTAG access here and connect one jtag to wb interface (jtag_wb) to the wishbone bus. Using single jtag index number, a jtag_wb module can read/wr any IP that is connected to wishbone bus slave port (including all memory units).

',
                                                                                                                                                      'content' => '',
                                                                                                                                                      'global_param' => 'Parameter',
                                                                                                                                                      'redefine_param' => 1,
                                                                                                                                                      'default' => 'CORE_ID',
                                                                                                                                                      'type' => 'Entry'
                                                                                                                                                    },
                                                                                                                                'ram_JTAG_CONNECT' => {
                                                                                                                                                        'type' => 'Combo-box',
                                                                                                                                                        'default' => '"ALTERA_JTAG_WB"',
                                                                                                                                                        'content' => '"DISABLED", "ALTERA_JTAG_WB" , "ALTERA_IMCE","XILINX_JTAG_WB"',
                                                                                                                                                        'redefine_param' => 1,
                                                                                                                                                        'global_param' => 'Parameter',
                                                                                                                                                        'info' => 'JTAG_CONNECT:
if it is not disabled then the actual memory is implemented as a dual port RAM with the second port is connected either to In-System Memory Content Editor or Jtag_to_wb. This allows that the memory content can be read/written using JTAG.   '
                                                                                                                                                      },
                                                                                                                                'ram_JDw' => {
                                                                                                                                               'content' => '',
                                                                                                                                               'global_param' => 'Parameter',
                                                                                                                                               'info' => 'Parameter',
                                                                                                                                               'default' => 'ram_Dw',
                                                                                                                                               'redefine_param' => 1,
                                                                                                                                               'type' => 'Fixed'
                                                                                                                                             },
                                                                                                                                'ram_JAw' => {
                                                                                                                                               'default' => '32',
                                                                                                                                               'info' => 'Parameter',
                                                                                                                                               'global_param' => 'Parameter',
                                                                                                                                               'content' => '',
                                                                                                                                               'type' => 'Fixed',
                                                                                                                                               'redefine_param' => 1
                                                                                                                                             },
                                                                                                                                'ram_JINDEXw' => {
                                                                                                                                                   'content' => '',
                                                                                                                                                   'global_param' => 'Parameter',
                                                                                                                                                   'info' => 'Parameter',
                                                                                                                                                   'default' => '8',
                                                                                                                                                   'redefine_param' => 1,
                                                                                                                                                   'type' => 'Fixed'
                                                                                                                                                 },
                                                                                                                                'ram_J2WBw' => {
                                                                                                                                                 'redefine_param' => 1,
                                                                                                                                                 'type' => 'Fixed',
                                                                                                                                                 'info' => undef,
                                                                                                                                                 'global_param' => 'Parameter',
                                                                                                                                                 'content' => '',
                                                                                                                                                 'default' => '(ram_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+1+ram_JDw+ram_JAw : 1'
                                                                                                                                               },
                                                                                                                                'ram_WB2Jw' => {
                                                                                                                                                 'info' => undef,
                                                                                                                                                 'global_param' => 'Parameter',
                                                                                                                                                 'content' => '',
                                                                                                                                                 'redefine_param' => 1,
                                                                                                                                                 'default' => '(ram_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+ram_JSTATUSw+ram_JINDEXw+1+ram_JDw  : 1',
                                                                                                                                                 'type' => 'Fixed'
                                                                                                                                               }
                                                                                                                              },
                                                                                                              'instance' => 'ram',
                                                                                                              'module_name' => 'wb_single_port_ram',
                                                                                                              'localparam' => {
                                                                                                                                'ram_BTEw' => {
                                                                                                                                                'default' => '2',
                                                                                                                                                'content' => '',
                                                                                                                                                'global_param' => 'Localparam',
                                                                                                                                                'info' => 'Parameter',
                                                                                                                                                'type' => 'Fixed',
                                                                                                                                                'redefine_param' => 1
                                                                                                                                              },
                                                                                                                                'ram_FPGA_VENDOR' => {
                                                                                                                                                       'type' => 'Combo-box',
                                                                                                                                                       'default' => '"ALTERA"',
                                                                                                                                                       'content' => '"ALTERA","XILINX","GENERIC"',
                                                                                                                                                       'global_param' => 'Localparam',
                                                                                                                                                       'redefine_param' => 1,
                                                                                                                                                       'info' => ''
                                                                                                                                                     },
                                                                                                                                'ram_Aw' => {
                                                                                                                                              'default' => '14',
                                                                                                                                              'type' => 'Spin-button',
                                                                                                                                              'content' => '4,31,1',
                                                                                                                                              'global_param' => 'Localparam',
                                                                                                                                              'redefine_param' => 1,
                                                                                                                                              'info' => 'Memory address width'
                                                                                                                                            },
                                                                                                                                'ram_BYTE_WR_EN' => {
                                                                                                                                                      'info' => 'Byte enable',
                                                                                                                                                      'redefine_param' => 1,
                                                                                                                                                      'content' => '"YES","NO"',
                                                                                                                                                      'global_param' => 'Localparam',
                                                                                                                                                      'default' => '"YES"',
                                                                                                                                                      'type' => 'Combo-box'
                                                                                                                                                    },
                                                                                                                                'ram_SELw' => {
                                                                                                                                                'redefine_param' => 1,
                                                                                                                                                'type' => 'Fixed',
                                                                                                                                                'global_param' => 'Localparam',
                                                                                                                                                'content' => '',
                                                                                                                                                'info' => 'Parameter',
                                                                                                                                                'default' => 'ram_Dw/8'
                                                                                                                                              },
                                                                                                                                'ram_MEM_CONTENT_FILE_NAME' => {
                                                                                                                                                                 'type' => 'Entry',
                                                                                                                                                                 'default' => '"ram0"',
                                                                                                                                                                 'global_param' => 'Localparam',
                                                                                                                                                                 'content' => '',
                                                                                                                                                                 'redefine_param' => 1,
                                                                                                                                                                 'info' => 'MEM_FILE_NAME:
The memory file name (without file type extension ) that is used for writting the memory content either at run time or at initialization time. 

File Path: 
For bus-based SoC the file path is {ProNoC_work}/SOC/{soc_name}/sw/RAM/{file_type}/{MEM_FILE_NAME}.
For NoC-based MPSoC the file path is {ProNoC_work}/MPSOC/{mpsoc_name}/sw/tile{tile_num}/RAM/{file_type}/{MEM_FILE_NAME} 

file_type: 
bin: raw binary format . It will be used by ALTERA_JTAG_WB to change the memory content at runtime.
memh: hexadecimal-string format . It will be used for initialing the Generic RAM using $readmemh command.
mif: memory initialization file format. This file can be used to initialize Altera FPGA memory. Also if the JTAG_CONECT is selected as ALTERA_IEMC it can be used for changing memory content at run time . '
                                                                                                                                                               },
                                                                                                                                'ram_INITIAL_EN' => {
                                                                                                                                                      'global_param' => 'Localparam',
                                                                                                                                                      'content' => '"YES","NO"',
                                                                                                                                                      'redefine_param' => 1,
                                                                                                                                                      'info' => 'If selected as "ENABLED", the memory content will be initialized at compilation time using MEM_CONTENT_FILE_NAME.',
                                                                                                                                                      'default' => '"YES"',
                                                                                                                                                      'type' => 'Combo-box'
                                                                                                                                                    },
                                                                                                                                'ram_TAGw' => {
                                                                                                                                                'redefine_param' => 1,
                                                                                                                                                'content' => '',
                                                                                                                                                'global_param' => 'Localparam',
                                                                                                                                                'info' => 'Parameter',
                                                                                                                                                'default' => '3',
                                                                                                                                                'type' => 'Fixed'
                                                                                                                                              },
                                                                                                                                'ram_INIT_FILE_PATH' => {
                                                                                                                                                          'type' => 'Fixed',
                                                                                                                                                          'redefine_param' => 1,
                                                                                                                                                          'default' => 'SW_LOC',
                                                                                                                                                          'content' => '',
                                                                                                                                                          'global_param' => 'Localparam',
                                                                                                                                                          'info' => undef
                                                                                                                                                        },
                                                                                                                                'ram_CTIw' => {
                                                                                                                                                'default' => '3',
                                                                                                                                                'type' => 'Fixed',
                                                                                                                                                'info' => 'Parameter',
                                                                                                                                                'global_param' => 'Localparam',
                                                                                                                                                'content' => '',
                                                                                                                                                'redefine_param' => 1
                                                                                                                                              },
                                                                                                                                'ram_CORE_NUM' => {
                                                                                                                                                    'default' => 'CORE_ID',
                                                                                                                                                    'info' => 'Parameter',
                                                                                                                                                    'content' => '',
                                                                                                                                                    'global_param' => 'Localparam',
                                                                                                                                                    'type' => 'Fixed',
                                                                                                                                                    'redefine_param' => 1
                                                                                                                                                  },
                                                                                                                                'ram_WB_Aw' => {
                                                                                                                                                 'info' => 'Wishbon bus reserved address with range. The reserved address will be 2 pow(WB_Aw) in words. This value should be larger or eqal than memory address width (Aw). ',
                                                                                                                                                 'global_param' => 'Localparam',
                                                                                                                                                 'content' => '4,31,1',
                                                                                                                                                 'default' => '20',
                                                                                                                                                 'redefine_param' => 1,
                                                                                                                                                 'type' => 'Spin-button'
                                                                                                                                               },
                                                                                                                                'ram_BURST_MODE' => {
                                                                                                                                                      'default' => '"ENABLED"',
                                                                                                                                                      'info' => 'Enable the Wishbone bus Incrementing burst mode data transfer. Support Linear burst and 4,8,16-beat wrap burst types. ',
                                                                                                                                                      'global_param' => 'Localparam',
                                                                                                                                                      'content' => '"DISABLED","ENABLED"',
                                                                                                                                                      'type' => 'Combo-box',
                                                                                                                                                      'redefine_param' => 1
                                                                                                                                                    }
                                                                                                                              },
                                                                                                              'ports' => {
                                                                                                                           'ram_wb_to_jtag' => {
                                                                                                                                                 'type' => 'output',
                                                                                                                                                 'intfc_name' => 'socket:jtag_to_wb[0]',
                                                                                                                                                 'range' => 'ram_WB2Jw-1 : 0',
                                                                                                                                                 'intfc_port' => 'jwb_o'
                                                                                                                                               },
                                                                                                                           'ram_jtag_to_wb' => {
                                                                                                                                                 'type' => 'input',
                                                                                                                                                 'intfc_port' => 'jwb_i',
                                                                                                                                                 'range' => 'ram_J2WBw-1 : 0',
                                                                                                                                                 'intfc_name' => 'socket:jtag_to_wb[0]'
                                                                                                                                               }
                                                                                                                         },
                                                                                                              'category' => 'RAM',
                                                                                                              'module' => 'single_port_ram'
                                                                                                            },
                                                                                      'mor1kx0' => {
                                                                                                     'instance' => 'cpu',
                                                                                                     'category' => 'Processor',
                                                                                                     'ports' => {
                                                                                                                  'cpu_cpu_en' => {
                                                                                                                                    'type' => 'input',
                                                                                                                                    'intfc_name' => 'plug:enable[0]',
                                                                                                                                    'intfc_port' => 'enable_i',
                                                                                                                                    'range' => ''
                                                                                                                                  }
                                                                                                                },
                                                                                                     'module_name' => 'mor1k',
                                                                                                     'localparam' => {
                                                                                                                       'cpu_IRQ_NUM' => {
                                                                                                                                          'info' => undef,
                                                                                                                                          'global_param' => 'Localparam',
                                                                                                                                          'content' => '',
                                                                                                                                          'default' => '32',
                                                                                                                                          'redefine_param' => 1,
                                                                                                                                          'type' => 'Fixed'
                                                                                                                                        },
                                                                                                                       'cpu_OPTION_OPERAND_WIDTH' => {
                                                                                                                                                       'info' => 'Parameter',
                                                                                                                                                       'global_param' => 'Localparam',
                                                                                                                                                       'content' => '',
                                                                                                                                                       'default' => '32',
                                                                                                                                                       'redefine_param' => 1,
                                                                                                                                                       'type' => 'Fixed'
                                                                                                                                                     },
                                                                                                                       'cpu_FEATURE_DIVIDER' => {
                                                                                                                                                  'info' => 'Specify the divider implementation',
                                                                                                                                                  'global_param' => 'Localparam',
                                                                                                                                                  'content' => '"SERIAL","NONE"',
                                                                                                                                                  'redefine_param' => 1,
                                                                                                                                                  'default' => '"SERIAL"',
                                                                                                                                                  'type' => 'Combo-box'
                                                                                                                                                },
                                                                                                                       'cpu_FEATURE_IMMU' => {
                                                                                                                                               'type' => 'Combo-box',
                                                                                                                                               'default' => '"ENABLED"',
                                                                                                                                               'info' => '',
                                                                                                                                               'redefine_param' => 1,
                                                                                                                                               'content' => '"NONE","ENABLED"',
                                                                                                                                               'global_param' => 'Localparam'
                                                                                                                                             },
                                                                                                                       'cpu_FEATURE_DATACACHE' => {
                                                                                                                                                    'type' => 'Combo-box',
                                                                                                                                                    'redefine_param' => 1,
                                                                                                                                                    'default' => '"ENABLED"',
                                                                                                                                                    'info' => '',
                                                                                                                                                    'content' => '"NONE","ENABLED"',
                                                                                                                                                    'global_param' => 'Localparam'
                                                                                                                                                  },
                                                                                                                       'cpu_OPTION_DCACHE_SNOOP' => {
                                                                                                                                                      'redefine_param' => 1,
                                                                                                                                                      'type' => 'Combo-box',
                                                                                                                                                      'info' => '',
                                                                                                                                                      'global_param' => 'Localparam',
                                                                                                                                                      'content' => '"NONE","ENABLED"',
                                                                                                                                                      'default' => '"ENABLED"'
                                                                                                                                                    },
                                                                                                                       'cpu_OPTION_SHIFTER' => {
                                                                                                                                                 'redefine_param' => 1,
                                                                                                                                                 'type' => 'Combo-box',
                                                                                                                                                 'info' => 'Specify the shifter implementation',
                                                                                                                                                 'global_param' => 'Localparam',
                                                                                                                                                 'content' => '"BARREL","SERIAL"',
                                                                                                                                                 'default' => '"BARREL"'
                                                                                                                                               },
                                                                                                                       'cpu_FEATURE_DMMU' => {
                                                                                                                                               'info' => '',
                                                                                                                                               'redefine_param' => 1,
                                                                                                                                               'content' => '"NONE","ENABLED"',
                                                                                                                                               'global_param' => 'Localparam',
                                                                                                                                               'default' => '"ENABLED"',
                                                                                                                                               'type' => 'Combo-box'
                                                                                                                                             },
                                                                                                                       'cpu_FEATURE_MULTIPLIER' => {
                                                                                                                                                     'info' => 'Specify the multiplier implementation',
                                                                                                                                                     'global_param' => 'Localparam',
                                                                                                                                                     'content' => '"THREESTAGE","PIPELINED","SERIAL","NONE"',
                                                                                                                                                     'default' => '"THREESTAGE"',
                                                                                                                                                     'redefine_param' => 1,
                                                                                                                                                     'type' => 'Combo-box'
                                                                                                                                                   },
                                                                                                                       'cpu_FEATURE_INSTRUCTIONCACHE' => {
                                                                                                                                                           'info' => '',
                                                                                                                                                           'global_param' => 'Localparam',
                                                                                                                                                           'content' => '"NONE","ENABLED"',
                                                                                                                                                           'redefine_param' => 1,
                                                                                                                                                           'type' => 'Combo-box',
                                                                                                                                                           'default' => '"ENABLED"'
                                                                                                                                                         }
                                                                                                                     },
                                                                                                     'module' => 'mor1kx'
                                                                                                   },
                                                                                      'wishbone_bus0' => {
                                                                                                           'instance' => 'bus',
                                                                                                           'category' => 'Bus',
                                                                                                           'module' => 'wishbone_bus',
                                                                                                           'localparam' => {
                                                                                                                             'bus_TAGw' => {
                                                                                                                                             'info' => undef,
                                                                                                                                             'global_param' => 'Localparam',
                                                                                                                                             'content' => '',
                                                                                                                                             'default' => '3',
                                                                                                                                             'redefine_param' => 1,
                                                                                                                                             'type' => 'Fixed'
                                                                                                                                           },
                                                                                                                             'bus_CTIw' => {
                                                                                                                                             'type' => 'Fixed',
                                                                                                                                             'redefine_param' => 1,
                                                                                                                                             'default' => '3',
                                                                                                                                             'info' => undef,
                                                                                                                                             'global_param' => 'Localparam',
                                                                                                                                             'content' => ''
                                                                                                                                           },
                                                                                                                             'bus_SELw' => {
                                                                                                                                             'redefine_param' => 1,
                                                                                                                                             'content' => '',
                                                                                                                                             'global_param' => 'Localparam',
                                                                                                                                             'info' => undef,
                                                                                                                                             'type' => 'Fixed',
                                                                                                                                             'default' => 'bus_Dw/8'
                                                                                                                                           },
                                                                                                                             'bus_S' => {
                                                                                                                                          'type' => 'Spin-button',
                                                                                                                                          'redefine_param' => 1,
                                                                                                                                          'default' => '4',
                                                                                                                                          'content' => '1,256,1',
                                                                                                                                          'global_param' => 'Localparam',
                                                                                                                                          'info' => 'Number of wishbone slave interface'
                                                                                                                                        },
                                                                                                                             'bus_Dw' => {
                                                                                                                                           'type' => 'Spin-button',
                                                                                                                                           'redefine_param' => 1,
                                                                                                                                           'default' => '32',
                                                                                                                                           'info' => 'The wishbone Bus data width in bits.',
                                                                                                                                           'content' => '8,512,8',
                                                                                                                                           'global_param' => 'Localparam'
                                                                                                                                         },
                                                                                                                             'bus_Aw' => {
                                                                                                                                           'default' => '32',
                                                                                                                                           'type' => 'Spin-button',
                                                                                                                                           'info' => 'The wishbone Bus address width',
                                                                                                                                           'content' => '4,128,1',
                                                                                                                                           'global_param' => 'Localparam',
                                                                                                                                           'redefine_param' => 1
                                                                                                                                         },
                                                                                                                             'bus_M' => {
                                                                                                                                          'info' => 'Number of wishbone master interface',
                                                                                                                                          'content' => '1,256,1',
                                                                                                                                          'global_param' => 'Localparam',
                                                                                                                                          'redefine_param' => 1,
                                                                                                                                          'default' => ' 4',
                                                                                                                                          'type' => 'Spin-button'
                                                                                                                                        },
                                                                                                                             'bus_BTEw' => {
                                                                                                                                             'content' => '',
                                                                                                                                             'redefine_param' => 1,
                                                                                                                                             'global_param' => 'Localparam',
                                                                                                                                             'info' => undef,
                                                                                                                                             'default' => '2 ',
                                                                                                                                             'type' => 'Fixed'
                                                                                                                                           }
                                                                                                                           },
                                                                                                           'module_name' => 'wishbone_bus'
                                                                                                         },
                                                                                      'timer0' => {
                                                                                                    'instance' => 'timer',
                                                                                                    'module' => 'timer',
                                                                                                    'module_name' => 'timer',
                                                                                                    'localparam' => {
                                                                                                                      'timer_PRESCALER_WIDTH' => {
                                                                                                                                                   'type' => 'Spin-button',
                                                                                                                                                   'default' => '8',
                                                                                                                                                   'info' => ' The prescaler  timer width. The prescaler takes the basic timer clock frequency and divides it by some value before feeding it to the timer, according to how the prescaler register(s) are configured. 


',
                                                                                                                                                   'redefine_param' => 1,
                                                                                                                                                   'content' => '1,32,1',
                                                                                                                                                   'global_param' => 'Localparam'
                                                                                                                                                 },
                                                                                                                      'timer_Dw' => {
                                                                                                                                      'type' => 'Fixed',
                                                                                                                                      'redefine_param' => 1,
                                                                                                                                      'default' => '32',
                                                                                                                                      'info' => undef,
                                                                                                                                      'global_param' => 'Localparam',
                                                                                                                                      'content' => ''
                                                                                                                                    },
                                                                                                                      'timer_TAGw' => {
                                                                                                                                        'content' => '',
                                                                                                                                        'global_param' => 'Localparam',
                                                                                                                                        'info' => undef,
                                                                                                                                        'default' => '3',
                                                                                                                                        'redefine_param' => 1,
                                                                                                                                        'type' => 'Fixed'
                                                                                                                                      },
                                                                                                                      'timer_Aw' => {
                                                                                                                                      'info' => undef,
                                                                                                                                      'content' => '',
                                                                                                                                      'global_param' => 'Localparam',
                                                                                                                                      'redefine_param' => 1,
                                                                                                                                      'type' => 'Fixed',
                                                                                                                                      'default' => '3'
                                                                                                                                    },
                                                                                                                      'timer_SELw' => {
                                                                                                                                        'type' => 'Fixed',
                                                                                                                                        'redefine_param' => 1,
                                                                                                                                        'default' => '4',
                                                                                                                                        'global_param' => 'Localparam',
                                                                                                                                        'content' => '',
                                                                                                                                        'info' => undef
                                                                                                                                      },
                                                                                                                      'timer_CNTw' => {
                                                                                                                                        'redefine_param' => 1,
                                                                                                                                        'type' => 'Fixed',
                                                                                                                                        'info' => undef,
                                                                                                                                        'global_param' => 'Localparam',
                                                                                                                                        'content' => '',
                                                                                                                                        'default' => '32     '
                                                                                                                                      }
                                                                                                                    },
                                                                                                    'category' => 'Timer'
                                                                                                  },
                                                                                      'clk_source0' => {
                                                                                                         'localparam' => {
                                                                                                                           'source_FPGA_VENDOR' => {
                                                                                                                                                     'type' => 'Combo-box',
                                                                                                                                                     'default' => '"ALTERA"',
                                                                                                                                                     'info' => '',
                                                                                                                                                     'global_param' => 'Localparam',
                                                                                                                                                     'content' => '"ALTERA","XILINX"',
                                                                                                                                                     'redefine_param' => 1
                                                                                                                                                   }
                                                                                                                         },
                                                                                                         'module_name' => 'clk_source',
                                                                                                         'ports' => {
                                                                                                                      'source_clk_in' => {
                                                                                                                                           'intfc_name' => 'plug:clk[0]',
                                                                                                                                           'range' => '',
                                                                                                                                           'intfc_port' => 'clk_i',
                                                                                                                                           'type' => 'input'
                                                                                                                                         },
                                                                                                                      'source_reset_in' => {
                                                                                                                                             'type' => 'input',
                                                                                                                                             'intfc_name' => 'plug:reset[0]',
                                                                                                                                             'intfc_port' => 'reset_i',
                                                                                                                                             'range' => ''
                                                                                                                                           }
                                                                                                                    },
                                                                                                         'category' => 'Source',
                                                                                                         'instance' => 'source',
                                                                                                         'module' => 'clk_source'
                                                                                                       }
                                                                                    },
                                                                  'interface' => {
                                                                                   'plug:reset[0]' => {
                                                                                                        'ports' => {
                                                                                                                     'source_reset_in' => {
                                                                                                                                            'instance_name' => 'clk_source0',
                                                                                                                                            'intfc_port' => 'reset_i',
                                                                                                                                            'range' => '',
                                                                                                                                            'type' => 'input'
                                                                                                                                          }
                                                                                                                   }
                                                                                                      },
                                                                                   'socket:RxD_sim[0]' => {
                                                                                                            'ports' => {
                                                                                                                         'uart_RxD_ready_sim' => {
                                                                                                                                                   'intfc_port' => 'RxD_ready_sim',
                                                                                                                                                   'range' => '',
                                                                                                                                                   'instance_name' => 'ProNoC_jtag_uart0',
                                                                                                                                                   'type' => 'output'
                                                                                                                                                 },
                                                                                                                         'uart_RxD_din_sim' => {
                                                                                                                                                 'instance_name' => 'ProNoC_jtag_uart0',
                                                                                                                                                 'intfc_port' => 'RxD_din_sim',
                                                                                                                                                 'range' => '7:0 ',
                                                                                                                                                 'type' => 'input'
                                                                                                                                               },
                                                                                                                         'uart_RxD_wr_sim' => {
                                                                                                                                                'instance_name' => 'ProNoC_jtag_uart0',
                                                                                                                                                'intfc_port' => 'RxD_wr_sim',
                                                                                                                                                'range' => '',
                                                                                                                                                'type' => 'input'
                                                                                                                                              }
                                                                                                                       }
                                                                                                          },
                                                                                   'plug:enable[0]' => {
                                                                                                         'ports' => {
                                                                                                                      'cpu_cpu_en' => {
                                                                                                                                        'type' => 'input',
                                                                                                                                        'instance_name' => 'mor1kx0',
                                                                                                                                        'intfc_port' => 'enable_i',
                                                                                                                                        'range' => ''
                                                                                                                                      }
                                                                                                                    }
                                                                                                       },
                                                                                   'socket:ni[0]' => {
                                                                                                       'ports' => {
                                                                                                                    'ni_chan_in' => {
                                                                                                                                      'intfc_port' => 'chan_in',
                                                                                                                                      'range' => 'smartflit_chanel_t',
                                                                                                                                      'instance_name' => 'ni_master0',
                                                                                                                                      'type' => 'input'
                                                                                                                                    },
                                                                                                                    'ni_current_e_addr' => {
                                                                                                                                             'type' => 'input',
                                                                                                                                             'instance_name' => 'ni_master0',
                                                                                                                                             'intfc_port' => 'current_e_addr',
                                                                                                                                             'range' => 'ni_EAw-1   :   0'
                                                                                                                                           },
                                                                                                                    'ni_chan_out' => {
                                                                                                                                       'type' => 'output',
                                                                                                                                       'instance_name' => 'ni_master0',
                                                                                                                                       'range' => 'smartflit_chanel_t',
                                                                                                                                       'intfc_port' => 'chan_out'
                                                                                                                                     },
                                                                                                                    'ni_current_r_addr' => {
                                                                                                                                             'type' => 'input',
                                                                                                                                             'instance_name' => 'ni_master0',
                                                                                                                                             'intfc_port' => 'current_r_addr',
                                                                                                                                             'range' => 'ni_RAw-1   :   0'
                                                                                                                                           }
                                                                                                                  }
                                                                                                     },
                                                                                   'socket:jtag_to_wb[0]' => {
                                                                                                               'ports' => {
                                                                                                                            'uart_jtag_to_wb' => {
                                                                                                                                                   'instance_name' => 'ProNoC_jtag_uart0',
                                                                                                                                                   'range' => 'uart_J2WBw-1 : 0',
                                                                                                                                                   'intfc_port' => 'jwb_i',
                                                                                                                                                   'type' => 'input'
                                                                                                                                                 },
                                                                                                                            'ram_jtag_to_wb' => {
                                                                                                                                                  'type' => 'input',
                                                                                                                                                  'intfc_port' => 'jwb_i',
                                                                                                                                                  'range' => 'ram_J2WBw-1 : 0',
                                                                                                                                                  'instance_name' => 'single_port_ram0'
                                                                                                                                                },
                                                                                                                            'uart_wb_to_jtag' => {
                                                                                                                                                   'instance_name' => 'ProNoC_jtag_uart0',
                                                                                                                                                   'intfc_port' => 'jwb_o',
                                                                                                                                                   'range' => 'uart_WB2Jw-1  : 0',
                                                                                                                                                   'type' => 'output'
                                                                                                                                                 },
                                                                                                                            'ram_wb_to_jtag' => {
                                                                                                                                                  'instance_name' => 'single_port_ram0',
                                                                                                                                                  'range' => 'ram_WB2Jw-1 : 0',
                                                                                                                                                  'intfc_port' => 'jwb_o',
                                                                                                                                                  'type' => 'output'
                                                                                                                                                }
                                                                                                                          }
                                                                                                             },
                                                                                   'plug:clk[0]' => {
                                                                                                      'ports' => {
                                                                                                                   'source_clk_in' => {
                                                                                                                                        'intfc_port' => 'clk_i',
                                                                                                                                        'range' => '',
                                                                                                                                        'instance_name' => 'clk_source0',
                                                                                                                                        'type' => 'input'
                                                                                                                                      }
                                                                                                                 }
                                                                                                    }
                                                                                 },
                                                                  'parameters' => {
                                                                                    'ram_JTAG_CONNECT' => '"ALTERA_JTAG_WB"',
                                                                                    'ram_JTAG_INDEX' => 'CORE_ID',
                                                                                    'ram_Dw' => '32',
                                                                                    'uart_WB2Jw' => '(uart_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+uart_JSTATUSw+uart_JINDEXw+1+uart_JDw  : 1',
                                                                                    'uart_JTAG_CHAIN' => '3',
                                                                                    'uart_JINDEXw' => '8',
                                                                                    'ram_JINDEXw' => '8',
                                                                                    'uart_JTAG_CONNECT' => '"ALTERA_JTAG_WB"',
                                                                                    'uart_JAw' => '32',
                                                                                    'ram_JDw' => 'ram_Dw',
                                                                                    'uart_JDw' => '32',
                                                                                    'ram_JSTATUSw' => '8',
                                                                                    'uart_JSTATUSw' => '8',
                                                                                    'ram_JTAG_CHAIN' => '4',
                                                                                    'uart_J2WBw' => '(uart_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+1+uart_JDw+uart_JAw : 1',
                                                                                    'ram_WB2Jw' => '(ram_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+ram_JSTATUSw+ram_JINDEXw+1+ram_JDw  : 1',
                                                                                    'ram_J2WBw' => '(ram_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+1+ram_JDw+ram_JAw : 1',
                                                                                    'uart_JTAG_INDEX' => '126-CORE_ID',
                                                                                    'ram_JAw' => '32'
                                                                                  },
                                                                  'tiles' => {
                                                                               '3' => {
                                                                                        'parameters' => {
                                                                                                          'uart_JTAG_CONNECT' => '"XILINX_JTAG_WB"',
                                                                                                          'uart_JAw' => '32',
                                                                                                          'uart_JINDEXw' => '8',
                                                                                                          'ram_JINDEXw' => '8',
                                                                                                          'uart_JTAG_CHAIN' => '3',
                                                                                                          'uart_WB2Jw' => '(uart_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+uart_JSTATUSw+uart_JINDEXw+1+uart_JDw  : 1',
                                                                                                          'ram_JTAG_CONNECT' => '"XILINX_JTAG_WB"',
                                                                                                          'ram_JTAG_INDEX' => 'CORE_ID',
                                                                                                          'ram_Dw' => '32',
                                                                                                          'uart_JTAG_INDEX' => '126-CORE_ID',
                                                                                                          'ram_JAw' => '32',
                                                                                                          'ram_WB2Jw' => '(ram_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+ram_JSTATUSw+ram_JINDEXw+1+ram_JDw  : 1',
                                                                                                          'ram_J2WBw' => '(ram_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+1+ram_JDw+ram_JAw : 1',
                                                                                                          'ram_JSTATUSw' => '8',
                                                                                                          'uart_JSTATUSw' => '8',
                                                                                                          'ram_JTAG_CHAIN' => '4',
                                                                                                          'uart_J2WBw' => '(uart_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+1+uart_JDw+uart_JAw : 1',
                                                                                                          'ram_JDw' => 'ram_Dw',
                                                                                                          'uart_JDw' => '32',
                                                                                                          'ram_Aw' => '14'
                                                                                                        }
                                                                                      },
                                                                               '1' => {
                                                                                        'parameters' => {
                                                                                                          'ram_JINDEXw' => '8',
                                                                                                          'uart_JINDEXw' => '8',
                                                                                                          'uart_JAw' => '32',
                                                                                                          'uart_JTAG_CONNECT' => '"XILINX_JTAG_WB"',
                                                                                                          'ram_Dw' => '32',
                                                                                                          'ram_JTAG_INDEX' => 'CORE_ID',
                                                                                                          'ram_JTAG_CONNECT' => '"XILINX_JTAG_WB"',
                                                                                                          'uart_WB2Jw' => '(uart_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+uart_JSTATUSw+uart_JINDEXw+1+uart_JDw  : 1',
                                                                                                          'uart_JTAG_CHAIN' => '3',
                                                                                                          'ram_J2WBw' => '(ram_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+1+ram_JDw+ram_JAw : 1',
                                                                                                          'ram_WB2Jw' => '(ram_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+ram_JSTATUSw+ram_JINDEXw+1+ram_JDw  : 1',
                                                                                                          'ram_JAw' => '32',
                                                                                                          'uart_JTAG_INDEX' => '126-CORE_ID',
                                                                                                          'ram_Aw' => '14',
                                                                                                          'uart_JDw' => '32',
                                                                                                          'ram_JDw' => 'ram_Dw',
                                                                                                          'uart_J2WBw' => '(uart_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+1+uart_JDw+uart_JAw : 1',
                                                                                                          'ram_JTAG_CHAIN' => '4',
                                                                                                          'uart_JSTATUSw' => '8',
                                                                                                          'ram_JSTATUSw' => '8'
                                                                                                        }
                                                                                      },
                                                                               '0' => {
                                                                                        'parameters' => {
                                                                                                          'ram_JAw' => '32',
                                                                                                          'uart_JTAG_INDEX' => '126-CORE_ID',
                                                                                                          'ram_WB2Jw' => '(ram_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+ram_JSTATUSw+ram_JINDEXw+1+ram_JDw  : 1',
                                                                                                          'ram_J2WBw' => '(ram_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+1+ram_JDw+ram_JAw : 1',
                                                                                                          'uart_JSTATUSw' => '8',
                                                                                                          'ram_JSTATUSw' => '8',
                                                                                                          'uart_J2WBw' => '(uart_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+1+uart_JDw+uart_JAw : 1',
                                                                                                          'ram_JTAG_CHAIN' => '4',
                                                                                                          'ram_JDw' => 'ram_Dw',
                                                                                                          'ram_Aw' => '14',
                                                                                                          'uart_JDw' => '32',
                                                                                                          'uart_JTAG_CONNECT' => '"XILINX_JTAG_WB"',
                                                                                                          'uart_JAw' => '32',
                                                                                                          'ram_JINDEXw' => '8',
                                                                                                          'uart_JINDEXw' => '8',
                                                                                                          'uart_JTAG_CHAIN' => '3',
                                                                                                          'uart_WB2Jw' => '(uart_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+uart_JSTATUSw+uart_JINDEXw+1+uart_JDw  : 1',
                                                                                                          'ram_JTAG_CONNECT' => '"XILINX_JTAG_WB"',
                                                                                                          'ram_Dw' => '32',
                                                                                                          'ram_JTAG_INDEX' => 'CORE_ID'
                                                                                                        }
                                                                                      },
                                                                               '2' => {
                                                                                        'parameters' => {
                                                                                                          'ram_JAw' => '32',
                                                                                                          'uart_JTAG_INDEX' => '126-CORE_ID',
                                                                                                          'ram_J2WBw' => '(ram_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+1+ram_JDw+ram_JAw : 1',
                                                                                                          'ram_WB2Jw' => '(ram_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+ram_JSTATUSw+ram_JINDEXw+1+ram_JDw  : 1',
                                                                                                          'uart_J2WBw' => '(uart_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+1+uart_JDw+uart_JAw : 1',
                                                                                                          'ram_JTAG_CHAIN' => '4',
                                                                                                          'uart_JSTATUSw' => '8',
                                                                                                          'ram_JSTATUSw' => '8',
                                                                                                          'ram_Aw' => '14',
                                                                                                          'uart_JDw' => '32',
                                                                                                          'ram_JDw' => 'ram_Dw',
                                                                                                          'uart_JAw' => '32',
                                                                                                          'uart_JTAG_CONNECT' => '"XILINX_JTAG_WB"',
                                                                                                          'ram_JINDEXw' => '8',
                                                                                                          'uart_JINDEXw' => '8',
                                                                                                          'uart_WB2Jw' => '(uart_JTAG_CONNECT== "XILINX_JTAG_WB") ? 1+uart_JSTATUSw+uart_JINDEXw+1+uart_JDw  : 1',
                                                                                                          'uart_JTAG_CHAIN' => '3',
                                                                                                          'ram_Dw' => '32',
                                                                                                          'ram_JTAG_INDEX' => 'CORE_ID',
                                                                                                          'ram_JTAG_CONNECT' => '"XILINX_JTAG_WB"'
                                                                                                        }
                                                                                      }
                                                                             }
                                                                }, 'ip_gen' ),
                                                'tile_nums' => [
                                                                 0,
                                                                 1,
                                                                 2,
                                                                 3
                                                               ]
                                              }
                            },
                  'noc_indept_param' => {},
                  'ROM0' => {
                              'end' => 22937,
                              'start' => 0
                            },
                  'ROM2' => {
                              'start' => 0,
                              'end' => 49152
                            },
                  'compile' => {
                                 'modelsim_bin' => 'export LM_LICENSE_FILE=1717@epi03.bsc.es; /home/alireza/intelFPGA_lite/questa/questasim/bin',
                                 'cpu_num' => '4',
                                 'quartus bin' => '/home/alireza/intelFPGA_lite/18.1/quartus/bin',
                                 'type' => 'Modelsim',
                                 'compilers' => 'QuartusII,Vivado,Verilator,Modelsim',
                                 'board' => 'DE10_Nano_VB2'
                               },
                  'compile_pin_range_lsb' => {
                                               'processors_en' => 0
                                             }
                }, 'mpsoc' );
