;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, 106
	ADD #12, @200
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	DJN -1, @-20
	ADD #12, @200
	DJN -1, @-20
	SUB @121, 103
	JMP <127, 106
	SPL @129, 2
	SUB 12, @12
	SUB 12, @12
	JMP @72, #200
	SUB -207, <-120
	SUB @13, 0
	JMZ 130, 9
	SUB @127, 106
	SUB #12, @200
	SUB @127, 106
	MOV -7, <-20
	MOV -7, <-20
	SUB <8, @220
	SUB @127, 6
	SUB -1, <-20
	SUB 12, @12
	SUB @127, 6
	SUB <8, @220
	SUB 12, @12
	MOV -7, <-20
	MOV -7, <-20
	DJN 130, 9
	MOV 7, <-20
	SUB 12, @12
	ADD 3, @21
	SPL 0, <-2
	SPL -510, #-9
	SLT 130, 9
	CMP -207, <-120
	MOV -1, <-20
	DJN -1, @-20
	MOV -7, <-20
	CMP -207, <-120
	MOV -1, <-20
	ADD #12, @200
	SUB @18, 30
