{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668127257138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668127257138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 10 21:40:57 2022 " "Processing started: Thu Nov 10 21:40:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668127257138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668127257138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traba_2_vlsi -c traba_2_vlsi_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off traba_2_vlsi -c traba_2_vlsi_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668127257138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668127257345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668127257345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traba_2_vlsi_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traba_2_vlsi_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traba_2_vlsi_top-traba_2_vlsi_top " "Found design unit 1: traba_2_vlsi_top-traba_2_vlsi_top" {  } { { "traba_2_vlsi_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2_vlsi/traba_2_vlsi_top.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668127265514 ""} { "Info" "ISGN_ENTITY_NAME" "1 traba_2_vlsi_top " "Found entity 1: traba_2_vlsi_top" {  } { { "traba_2_vlsi_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2_vlsi/traba_2_vlsi_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668127265514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668127265514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traba_2_vlsi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traba_2_vlsi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traba_2_vlsi-traba_2_vlsi " "Found design unit 1: traba_2_vlsi-traba_2_vlsi" {  } { { "traba_2_vlsi.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2_vlsi/traba_2_vlsi.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668127265515 ""} { "Info" "ISGN_ENTITY_NAME" "1 traba_2_vlsi " "Found entity 1: traba_2_vlsi" {  } { { "traba_2_vlsi.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2_vlsi/traba_2_vlsi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668127265515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668127265515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synchro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchro-synchro " "Found design unit 1: synchro-synchro" {  } { { "synchro.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2_vlsi/synchro.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668127265516 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchro " "Found entity 1: synchro" {  } { { "synchro.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2_vlsi/synchro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668127265516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668127265516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-rlt " "Found design unit 1: ir-rlt" {  } { { "ir.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2_vlsi/ir.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668127265517 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2_vlsi/ir.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668127265517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668127265517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buzzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzer-buzzer " "Found design unit 1: buzzer-buzzer" {  } { { "buzzer.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2_vlsi/buzzer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668127265517 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2_vlsi/buzzer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668127265517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668127265517 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traba_2_vlsi_top " "Elaborating entity \"traba_2_vlsi_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668127265536 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buzzer_o traba_2_vlsi_top.vhd(35) " "Verilog HDL or VHDL warning at traba_2_vlsi_top.vhd(35): object \"buzzer_o\" assigned a value but never read" {  } { { "traba_2_vlsi_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2_vlsi/traba_2_vlsi_top.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668127265537 "|traba_2_vlsi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cnt traba_2_vlsi_top.vhd(38) " "VHDL Signal Declaration warning at traba_2_vlsi_top.vhd(38): used implicit default value for signal \"cnt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "traba_2_vlsi_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2_vlsi/traba_2_vlsi_top.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668127265537 "|traba_2_vlsi_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dig traba_2_vlsi_top.vhd(77) " "VHDL Process Statement warning at traba_2_vlsi_top.vhd(77): signal \"dig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traba_2_vlsi_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2_vlsi/traba_2_vlsi_top.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668127265538 "|traba_2_vlsi_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acionou traba_2_vlsi_top.vhd(97) " "VHDL Process Statement warning at traba_2_vlsi_top.vhd(97): signal \"acionou\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traba_2_vlsi_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2_vlsi/traba_2_vlsi_top.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668127265538 "|traba_2_vlsi_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dig traba_2_vlsi_top.vhd(103) " "VHDL Process Statement warning at traba_2_vlsi_top.vhd(103): signal \"dig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traba_2_vlsi_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2_vlsi/traba_2_vlsi_top.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668127265538 "|traba_2_vlsi_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dig traba_2_vlsi_top.vhd(105) " "VHDL Process Statement warning at traba_2_vlsi_top.vhd(105): signal \"dig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traba_2_vlsi_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2_vlsi/traba_2_vlsi_top.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668127265539 "|traba_2_vlsi_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "buzzer_en traba_2_vlsi_top.vhd(59) " "VHDL Process Statement warning at traba_2_vlsi_top.vhd(59): inferring latch(es) for signal or variable \"buzzer_en\", which holds its previous value in one or more paths through the process" {  } { { "traba_2_vlsi_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2_vlsi/traba_2_vlsi_top.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1668127265539 "|traba_2_vlsi_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "acionou traba_2_vlsi_top.vhd(59) " "VHDL Process Statement warning at traba_2_vlsi_top.vhd(59): inferring latch(es) for signal or variable \"acionou\", which holds its previous value in one or more paths through the process" {  } { { "traba_2_vlsi_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2_vlsi/traba_2_vlsi_top.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1668127265539 "|traba_2_vlsi_top"}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "traba_2_vlsi_top.vhd(112) " "VHDL Case Statement error at traba_2_vlsi_top.vhd(112): Case Statement choices must cover all possible values of expression" {  } { { "traba_2_vlsi_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2_vlsi/traba_2_vlsi_top.vhd" 112 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "Analysis & Synthesis" 0 -1 1668127265540 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668127265540 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668127265615 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 10 21:41:05 2022 " "Processing ended: Thu Nov 10 21:41:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668127265615 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668127265615 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668127265615 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668127265615 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668127266212 ""}
