#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Oct 19 20:34:27 2019
# Process ID: 1872
# Current directory: /home/ebrahim/vivado/Lab1
# Command line: vivado
# Log file: /home/ebrahim/vivado/Lab1/vivado.log
# Journal file: /home/ebrahim/vivado/Lab1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ebrahim/vivado/Lab1/comparator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ebrahim/vivado/Lab1/VGA_DRIVER'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 6127.879 ; gain = 167.668 ; free physical = 1918 ; free virtual = 29853
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ebrahim/vivado/Lab1/.Xil/Vivado-1872-ebrahim93/dcp1/Lab1_sf_wrapper_board.xdc]
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/.Xil/Vivado-1872-ebrahim93/dcp1/Lab1_sf_wrapper_board.xdc]
Parsing XDC File [/home/ebrahim/vivado/Lab1/.Xil/Vivado-1872-ebrahim93/dcp1/Lab1_sf_wrapper_early.xdc]
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/.Xil/Vivado-1872-ebrahim93/dcp1/Lab1_sf_wrapper_early.xdc]
Parsing XDC File [/home/ebrahim/vivado/Lab1/.Xil/Vivado-1872-ebrahim93/dcp1/Lab1_sf_wrapper.xdc]
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/.Xil/Vivado-1872-ebrahim93/dcp1/Lab1_sf_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.20 . Memory (MB): peak = 6344.617 ; gain = 0.000 ; free physical = 1704 ; free virtual = 29643
Restored from archive | CPU: 0.230000 secs | Memory: 1.700699 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.21 . Memory (MB): peak = 6344.617 ; gain = 0.000 ; free physical = 1704 ; free virtual = 29643
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 6494.000 ; gain = 331.695 ; free physical = 1596 ; free virtual = 29531
save_project_as mixed_approach /home/ebrahim/vivado/Lab1/mixed_approach -force
open_bd_design {/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/Lab1_sf.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - buttons
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - leds
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - RGB
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - readCol
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - readRow
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- user.org:user:VGA_SYNC:1.0 - VGA_SYNC_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - SliceCol
Adding cell -- xilinx.com:ip:xlslice:1.0 - SliceRow
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <Lab1_sf> from BD file </home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/Lab1_sf.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:tmr_comparator:1.0 tmr_comparator_0
endgroup
delete_bd_objs [get_bd_cells tmr_comparator_0]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv user.org:user:screen_object:1.0 screen_object_0
endgroup
set_property location {4 1410 349} [get_bd_cells screen_object_0]
delete_bd_objs [get_bd_nets RGB_gpio_io_o]
connect_bd_net [get_bd_pins VGA_SYNC_0/color_in] [get_bd_pins screen_object_0/pixel_color]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {3 1192 460} [get_bd_cells xlconstant_0]
set_property name COMPARATOR [get_bd_cells screen_object_0]
set_property name ROW_POSITION [get_bd_cells xlconstant_0]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {4} CONFIG.CONST_VAL {7}] [get_bd_cells ROW_POSITION]
endgroup
connect_bd_net [get_bd_pins COMPARATOR/cy] [get_bd_pins ROW_POSITION/dout]
delete_bd_objs [get_bd_nets VGA_SYNC_0_pixel_column]
connect_bd_net [get_bd_pins VGA_SYNC_0/pixel_column] [get_bd_pins COMPARATOR/pixel_column]
delete_bd_objs [get_bd_nets VGA_SYNC_0_pixel_row]
connect_bd_net [get_bd_pins VGA_SYNC_0/pixel_row] [get_bd_pins COMPARATOR/pixel_row]
delete_bd_objs [get_bd_nets SliceCol_Dout] [get_bd_cells SliceCol]
delete_bd_objs [get_bd_nets SliceRow_Dout] [get_bd_cells SliceRow]
copy_bd_objs /  [get_bd_cells {readRow}]
set_property location {2 1053 378} [get_bd_cells readRow1]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells readRow1]
endgroup
connect_bd_net [get_bd_pins COMPARATOR/cx] [get_bd_pins readRow1/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /readRow1/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
set_property name xpos [get_bd_cells readRow1]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_cells readRow]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_cells readCol]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells RGB]
set_property location {1 660 136} [get_bd_cells processing_system7_0]
set_property location {3 1373 26} [get_bd_cells leds]
set_property location {1 627 -117} [get_bd_cells rst_ps7_0_50M]
set_property location {3 1516 -104} [get_bd_cells buttons]
set_property location {2 1058 108} [get_bd_cells ps7_0_axi_periph]
set_property location {2 1066 6} [get_bd_cells ps7_0_axi_periph]
set_property location {1 594 -296} [get_bd_cells rst_ps7_0_50M]
set_property location {1 622 178} [get_bd_cells processing_system7_0]
set_property location {2225 98} [get_bd_intf_ports leds_4bits]
set_property location {2057 42} [get_bd_intf_ports leds_4bits]
set_property location {2057 30} [get_bd_intf_ports leds_4bits]
set_property location {2048 204} [get_bd_intf_ports FIXED_IO]
set_property location {1 527 278} [get_bd_cells processing_system7_0]
set_property location {2063 236} [get_bd_intf_ports FIXED_IO]
set_property location {2072 270} [get_bd_intf_ports FIXED_IO]
set_property location {2065 251} [get_bd_intf_ports FIXED_IO]
set_property location {2059 274} [get_bd_intf_ports DDR]
set_property location {2059 230} [get_bd_intf_ports DDR]
set_property location {2068 -100} [get_bd_intf_ports btns_4bits]
set_property location {1 492 -81} [get_bd_cells rst_ps7_0_50M]
set_property location {1 563 -113} [get_bd_cells rst_ps7_0_50M]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins xpos/S_AXI]
</xpos/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41220000 [ 64K ]>
save_bd_design
Wrote  : </home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/Lab1_sf.bd> 
Wrote  : </home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ui/bd_fdf6ec6e.ui> 
make_wrapper -files [get_files /home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/Lab1_sf.bd] -top
Wrote  : </home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/Lab1_sf.bd> 
VHDL Output written to : /home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/hdl/Lab1_sf.vhd
VHDL Output written to : /home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/hdl/Lab1_sf_wrapper.vhd
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'Lab1_sf.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/hdl/Lab1_sf.vhd
VHDL Output written to : /home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/hdl/Lab1_sf_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buttons .
INFO: [BD 41-1029] Generation completed for the IP Integrator block leds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA_SYNC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block COMPARATOR .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ROW_POSITION .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xpos .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_auto_pc_0/Lab1_sf_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/hw_handoff/Lab1_sf.hwh
Generated Block Design Tcl file /home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/hw_handoff/Lab1_sf_bd.tcl
Generated Hardware Definition File /home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/hdl/Lab1_sf.hwdef
[Sat Oct 19 20:52:57 2019] Launched Lab1_sf_xbar_0_synth_1, Lab1_sf_auto_pc_0_synth_1, Lab1_sf_screen_object_0_0_synth_1, Lab1_sf_xlconstant_0_0_synth_1, Lab1_sf_readRow_0_synth_1...
Run output will be captured here:
Lab1_sf_xbar_0_synth_1: /home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.runs/Lab1_sf_xbar_0_synth_1/runme.log
Lab1_sf_auto_pc_0_synth_1: /home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.runs/Lab1_sf_auto_pc_0_synth_1/runme.log
Lab1_sf_screen_object_0_0_synth_1: /home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.runs/Lab1_sf_screen_object_0_0_synth_1/runme.log
Lab1_sf_xlconstant_0_0_synth_1: /home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.runs/Lab1_sf_xlconstant_0_0_synth_1/runme.log
Lab1_sf_readRow_0_synth_1: /home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.runs/Lab1_sf_readRow_0_synth_1/runme.log
[Sat Oct 19 20:52:57 2019] Launched synth_1...
Run output will be captured here: /home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Oct 19 20:55:45 2019] Launched impl_1...
Run output will be captured here: /home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 19 20:56:50 2019] Launched impl_1...
Run output will be captured here: /home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_screen_object_0_0/Lab1_sf_screen_object_0_0.dcp' for cell 'Lab1_sf_i/COMPARATOR'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_xlconstant_0_0/Lab1_sf_xlconstant_0_0.dcp' for cell 'Lab1_sf_i/ROW_POSITION'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_VGA_SYNC_0_0/Lab1_sf_VGA_SYNC_0_0.dcp' for cell 'Lab1_sf_i/VGA_SYNC_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_0/Lab1_sf_axi_gpio_0_0.dcp' for cell 'Lab1_sf_i/buttons'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_1/Lab1_sf_axi_gpio_0_1.dcp' for cell 'Lab1_sf_i/leds'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_processing_system7_0_2/Lab1_sf_processing_system7_0_2.dcp' for cell 'Lab1_sf_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_rst_ps7_0_50M_0/Lab1_sf_rst_ps7_0_50M_0.dcp' for cell 'Lab1_sf_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_readRow_0/Lab1_sf_readRow_0.dcp' for cell 'Lab1_sf_i/xpos'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_xbar_0/Lab1_sf_xbar_0.dcp' for cell 'Lab1_sf_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_auto_pc_0/Lab1_sf_auto_pc_0.dcp' for cell 'Lab1_sf_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_processing_system7_0_2/Lab1_sf_processing_system7_0_2.xdc] for cell 'Lab1_sf_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_processing_system7_0_2/Lab1_sf_processing_system7_0_2.xdc] for cell 'Lab1_sf_i/processing_system7_0/inst'
Parsing XDC File [/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_0/Lab1_sf_axi_gpio_0_0_board.xdc] for cell 'Lab1_sf_i/buttons/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_0/Lab1_sf_axi_gpio_0_0_board.xdc] for cell 'Lab1_sf_i/buttons/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_0/Lab1_sf_axi_gpio_0_0.xdc] for cell 'Lab1_sf_i/buttons/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_0/Lab1_sf_axi_gpio_0_0.xdc] for cell 'Lab1_sf_i/buttons/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_1/Lab1_sf_axi_gpio_0_1_board.xdc] for cell 'Lab1_sf_i/leds/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_1/Lab1_sf_axi_gpio_0_1_board.xdc] for cell 'Lab1_sf_i/leds/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_1/Lab1_sf_axi_gpio_0_1.xdc] for cell 'Lab1_sf_i/leds/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_1/Lab1_sf_axi_gpio_0_1.xdc] for cell 'Lab1_sf_i/leds/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_rst_ps7_0_50M_0/Lab1_sf_rst_ps7_0_50M_0_board.xdc] for cell 'Lab1_sf_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_rst_ps7_0_50M_0/Lab1_sf_rst_ps7_0_50M_0_board.xdc] for cell 'Lab1_sf_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_rst_ps7_0_50M_0/Lab1_sf_rst_ps7_0_50M_0.xdc] for cell 'Lab1_sf_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_rst_ps7_0_50M_0/Lab1_sf_rst_ps7_0_50M_0.xdc] for cell 'Lab1_sf_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_readRow_0/Lab1_sf_readRow_0_board.xdc] for cell 'Lab1_sf_i/xpos/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_readRow_0/Lab1_sf_readRow_0_board.xdc] for cell 'Lab1_sf_i/xpos/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_readRow_0/Lab1_sf_readRow_0.xdc] for cell 'Lab1_sf_i/xpos/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_readRow_0/Lab1_sf_readRow_0.xdc] for cell 'Lab1_sf_i/xpos/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/zyboVGA.xdc]
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/zyboVGA.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_hwdef -force  -file /home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.sdk/Lab1_sf_wrapper.hdf
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 19 21:05:21 2019...
