<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: uart.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_4f3393c793fa0c7bbb111015866fc9aa.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">utils/cmsis/same70/include/component/uart.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2015-2018 Microchip Technology Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="utils_2cmsis_2same70_2include_2component_2uart_8h__dep__incl.gif" border="0" usemap="#auart_8hdep" alt=""/></div>
</div>
</div>
<p><a href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html">Uart</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_uart.html" title="Uart hardware registers.">Uart</a> hardware registers.  <a href="struct_uart.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ac9dea7b4cd4fbe4efc6c09f21aff1b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ac9dea7b4cd4fbe4efc6c09f21aff1b9d">UART_BRGR_CD</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a73b3dd57455736468a4feb1ac356ccf5">UART_BRGR_CD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#abe3a466943beb76f450710c221602c20">UART_BRGR_CD_Pos</a>)))</td></tr>
<tr class="separator:ac9dea7b4cd4fbe4efc6c09f21aff1b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b3dd57455736468a4feb1ac356ccf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a73b3dd57455736468a4feb1ac356ccf5">UART_BRGR_CD_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#abe3a466943beb76f450710c221602c20">UART_BRGR_CD_Pos</a>)</td></tr>
<tr class="memdesc:a73b3dd57455736468a4feb1ac356ccf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_BRGR) Clock Divisor  <br /></td></tr>
<tr class="separator:a73b3dd57455736468a4feb1ac356ccf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3a466943beb76f450710c221602c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#abe3a466943beb76f450710c221602c20">UART_BRGR_CD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abe3a466943beb76f450710c221602c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfa8a3d1af798747e81691a0d09ccd6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#acfa8a3d1af798747e81691a0d09ccd6e">UART_CMPR_CMPMODE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:acfa8a3d1af798747e81691a0d09ccd6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CMPR) Comparison Mode  <br /></td></tr>
<tr class="separator:acfa8a3d1af798747e81691a0d09ccd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b80a108593c4965e009a22c467b98b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a3b80a108593c4965e009a22c467b98b9">UART_CMPR_CMPMODE_FLAG_ONLY</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a3b80a108593c4965e009a22c467b98b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CMPR) Any character is received and comparison function drives CMP flag.  <br /></td></tr>
<tr class="separator:a3b80a108593c4965e009a22c467b98b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a150f46983b40fcaa87d327062197971b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a150f46983b40fcaa87d327062197971b">UART_CMPR_CMPMODE_START_CONDITION</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a150f46983b40fcaa87d327062197971b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CMPR) Comparison condition must be met to start reception.  <br /></td></tr>
<tr class="separator:a150f46983b40fcaa87d327062197971b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50794fcacde1aa94e918b04a8d9cf908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a50794fcacde1aa94e918b04a8d9cf908">UART_CMPR_CMPPAR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a50794fcacde1aa94e918b04a8d9cf908"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CMPR) Compare Parity  <br /></td></tr>
<tr class="separator:a50794fcacde1aa94e918b04a8d9cf908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67aecc6cc421d4ec4e12eff53d634b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a67aecc6cc421d4ec4e12eff53d634b1c">UART_CMPR_VAL1</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a0e053dfa63c58565b9fb601ce05c428e">UART_CMPR_VAL1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a2059ccc27426201efaaf6a053939bdab">UART_CMPR_VAL1_Pos</a>)))</td></tr>
<tr class="separator:a67aecc6cc421d4ec4e12eff53d634b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e053dfa63c58565b9fb601ce05c428e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a0e053dfa63c58565b9fb601ce05c428e">UART_CMPR_VAL1_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a2059ccc27426201efaaf6a053939bdab">UART_CMPR_VAL1_Pos</a>)</td></tr>
<tr class="memdesc:a0e053dfa63c58565b9fb601ce05c428e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CMPR) First Comparison Value for Received Character  <br /></td></tr>
<tr class="separator:a0e053dfa63c58565b9fb601ce05c428e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2059ccc27426201efaaf6a053939bdab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a2059ccc27426201efaaf6a053939bdab">UART_CMPR_VAL1_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a2059ccc27426201efaaf6a053939bdab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18039981fbf277f8316cd92256980dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a18039981fbf277f8316cd92256980dfd">UART_CMPR_VAL2</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ae17736fd7c755e474908a189301ef43e">UART_CMPR_VAL2_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a4568462f5495dc5df8e7d02898ae36c5">UART_CMPR_VAL2_Pos</a>)))</td></tr>
<tr class="separator:a18039981fbf277f8316cd92256980dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae17736fd7c755e474908a189301ef43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ae17736fd7c755e474908a189301ef43e">UART_CMPR_VAL2_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a4568462f5495dc5df8e7d02898ae36c5">UART_CMPR_VAL2_Pos</a>)</td></tr>
<tr class="memdesc:ae17736fd7c755e474908a189301ef43e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CMPR) Second Comparison Value for Received Character  <br /></td></tr>
<tr class="separator:ae17736fd7c755e474908a189301ef43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4568462f5495dc5df8e7d02898ae36c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a4568462f5495dc5df8e7d02898ae36c5">UART_CMPR_VAL2_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a4568462f5495dc5df8e7d02898ae36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2da28606d84ffa8b604ae7683ab7dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#aa2da28606d84ffa8b604ae7683ab7dcc">UART_CR_DBGE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:aa2da28606d84ffa8b604ae7683ab7dcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Debug Enable  <br /></td></tr>
<tr class="separator:aa2da28606d84ffa8b604ae7683ab7dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed6a9339fd23c51f4a9c5106433db94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#abed6a9339fd23c51f4a9c5106433db94">UART_CR_REQCLR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:abed6a9339fd23c51f4a9c5106433db94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Request Clear  <br /></td></tr>
<tr class="separator:abed6a9339fd23c51f4a9c5106433db94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2193c2bb327b5df1c99da7956a07031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ab2193c2bb327b5df1c99da7956a07031">UART_CR_RSTRX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ab2193c2bb327b5df1c99da7956a07031"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Reset Receiver  <br /></td></tr>
<tr class="separator:ab2193c2bb327b5df1c99da7956a07031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3208ecbd03dcec5be5637b0b4e117ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ac3208ecbd03dcec5be5637b0b4e117ab">UART_CR_RSTSTA</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ac3208ecbd03dcec5be5637b0b4e117ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Reset Status  <br /></td></tr>
<tr class="separator:ac3208ecbd03dcec5be5637b0b4e117ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb048d2ffec0172e0845678f564a1b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#adb048d2ffec0172e0845678f564a1b4a">UART_CR_RSTTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:adb048d2ffec0172e0845678f564a1b4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Reset Transmitter  <br /></td></tr>
<tr class="separator:adb048d2ffec0172e0845678f564a1b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fc6e9b08440c7c0c79312f16b66b5a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a8fc6e9b08440c7c0c79312f16b66b5a8">UART_CR_RXDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a8fc6e9b08440c7c0c79312f16b66b5a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Receiver Disable  <br /></td></tr>
<tr class="separator:a8fc6e9b08440c7c0c79312f16b66b5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c00b17618413c54bda1d45350afb693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a5c00b17618413c54bda1d45350afb693">UART_CR_RXEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a5c00b17618413c54bda1d45350afb693"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Receiver Enable  <br /></td></tr>
<tr class="separator:a5c00b17618413c54bda1d45350afb693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab822b68f656ad659006963366cd63ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ab822b68f656ad659006963366cd63ce1">UART_CR_TXDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ab822b68f656ad659006963366cd63ce1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Transmitter Disable  <br /></td></tr>
<tr class="separator:ab822b68f656ad659006963366cd63ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a305762b980c740221e6ead8d8aee87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a8a305762b980c740221e6ead8d8aee87">UART_CR_TXEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a8a305762b980c740221e6ead8d8aee87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Transmitter Enable  <br /></td></tr>
<tr class="separator:a8a305762b980c740221e6ead8d8aee87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d461178d6ac6d5627643bbfc6c66c06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a1d461178d6ac6d5627643bbfc6c66c06">UART_IDR_CMP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:a1d461178d6ac6d5627643bbfc6c66c06"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable Comparison Interrupt  <br /></td></tr>
<tr class="separator:a1d461178d6ac6d5627643bbfc6c66c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad215eb6408b38155430ac6698bfb52ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ad215eb6408b38155430ac6698bfb52ff">UART_IDR_FRAME</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ad215eb6408b38155430ac6698bfb52ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable Framing Error Interrupt  <br /></td></tr>
<tr class="separator:ad215eb6408b38155430ac6698bfb52ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2a8e703f4c639df2f6f9dce347f75d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a7a2a8e703f4c639df2f6f9dce347f75d">UART_IDR_OVRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a7a2a8e703f4c639df2f6f9dce347f75d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable Overrun Error Interrupt  <br /></td></tr>
<tr class="separator:a7a2a8e703f4c639df2f6f9dce347f75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ea9f957abb40e20caf13095c4b76fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a57ea9f957abb40e20caf13095c4b76fe">UART_IDR_PARE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a57ea9f957abb40e20caf13095c4b76fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable Parity Error Interrupt  <br /></td></tr>
<tr class="separator:a57ea9f957abb40e20caf13095c4b76fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a444de2ead3afe527844d4f09a5f261d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a444de2ead3afe527844d4f09a5f261d7">UART_IDR_RXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a444de2ead3afe527844d4f09a5f261d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable RXRDY Interrupt  <br /></td></tr>
<tr class="separator:a444de2ead3afe527844d4f09a5f261d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94ed1f29d4531264d6986ed673b09445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a94ed1f29d4531264d6986ed673b09445">UART_IDR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a94ed1f29d4531264d6986ed673b09445"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable TXEMPTY Interrupt  <br /></td></tr>
<tr class="separator:a94ed1f29d4531264d6986ed673b09445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d2b444a3c078333a81dc83eb3858fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ab9d2b444a3c078333a81dc83eb3858fa">UART_IDR_TXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ab9d2b444a3c078333a81dc83eb3858fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable TXRDY Interrupt  <br /></td></tr>
<tr class="separator:ab9d2b444a3c078333a81dc83eb3858fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2004f929d93784f4d125359d25bfd6c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a2004f929d93784f4d125359d25bfd6c6">UART_IER_CMP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:a2004f929d93784f4d125359d25bfd6c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable Comparison Interrupt  <br /></td></tr>
<tr class="separator:a2004f929d93784f4d125359d25bfd6c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b48d18e45d9044a4b3f05a4cafa2f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a7b48d18e45d9044a4b3f05a4cafa2f47">UART_IER_FRAME</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a7b48d18e45d9044a4b3f05a4cafa2f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable Framing Error Interrupt  <br /></td></tr>
<tr class="separator:a7b48d18e45d9044a4b3f05a4cafa2f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a173a502ba67a72b18825ac86c9d4ab2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a173a502ba67a72b18825ac86c9d4ab2d">UART_IER_OVRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a173a502ba67a72b18825ac86c9d4ab2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable Overrun Error Interrupt  <br /></td></tr>
<tr class="separator:a173a502ba67a72b18825ac86c9d4ab2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9ba611c50f7b0bfe1cc1ce07abdbc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#acc9ba611c50f7b0bfe1cc1ce07abdbc7">UART_IER_PARE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:acc9ba611c50f7b0bfe1cc1ce07abdbc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable Parity Error Interrupt  <br /></td></tr>
<tr class="separator:acc9ba611c50f7b0bfe1cc1ce07abdbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae91205d0a3bd44a7b29497c1035725f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ae91205d0a3bd44a7b29497c1035725f5">UART_IER_RXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ae91205d0a3bd44a7b29497c1035725f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable RXRDY Interrupt  <br /></td></tr>
<tr class="separator:ae91205d0a3bd44a7b29497c1035725f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb01f4aeae498bfbf583c41acfbd778a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#afb01f4aeae498bfbf583c41acfbd778a">UART_IER_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:afb01f4aeae498bfbf583c41acfbd778a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable TXEMPTY Interrupt  <br /></td></tr>
<tr class="separator:afb01f4aeae498bfbf583c41acfbd778a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7442c681ca6f58db5bfa79fa74942bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a7442c681ca6f58db5bfa79fa74942bc1">UART_IER_TXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a7442c681ca6f58db5bfa79fa74942bc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable TXRDY Interrupt  <br /></td></tr>
<tr class="separator:a7442c681ca6f58db5bfa79fa74942bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8b708746bd5e88fd3d92edcb689d282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ad8b708746bd5e88fd3d92edcb689d282">UART_IMR_CMP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:ad8b708746bd5e88fd3d92edcb689d282"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask Comparison Interrupt  <br /></td></tr>
<tr class="separator:ad8b708746bd5e88fd3d92edcb689d282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e344ba0f5ba7b6260231fd76e930139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a8e344ba0f5ba7b6260231fd76e930139">UART_IMR_FRAME</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a8e344ba0f5ba7b6260231fd76e930139"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask Framing Error Interrupt  <br /></td></tr>
<tr class="separator:a8e344ba0f5ba7b6260231fd76e930139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82ecc6b26ab61b19a3429c3c6e5db9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#aa82ecc6b26ab61b19a3429c3c6e5db9d">UART_IMR_OVRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:aa82ecc6b26ab61b19a3429c3c6e5db9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask Overrun Error Interrupt  <br /></td></tr>
<tr class="separator:aa82ecc6b26ab61b19a3429c3c6e5db9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e99651b173e6d5068be7926e28f446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#aa0e99651b173e6d5068be7926e28f446">UART_IMR_PARE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:aa0e99651b173e6d5068be7926e28f446"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask Parity Error Interrupt  <br /></td></tr>
<tr class="separator:aa0e99651b173e6d5068be7926e28f446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add034049fe946b9f5c0621371cb3d679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#add034049fe946b9f5c0621371cb3d679">UART_IMR_RXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:add034049fe946b9f5c0621371cb3d679"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask RXRDY Interrupt  <br /></td></tr>
<tr class="separator:add034049fe946b9f5c0621371cb3d679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab691d22dc36d8eb128e61dd8fbc10bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ab691d22dc36d8eb128e61dd8fbc10bd4">UART_IMR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ab691d22dc36d8eb128e61dd8fbc10bd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask TXEMPTY Interrupt  <br /></td></tr>
<tr class="separator:ab691d22dc36d8eb128e61dd8fbc10bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2e5fea302bac49877aec951e51e9b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#aa2e5fea302bac49877aec951e51e9b0c">UART_IMR_TXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:aa2e5fea302bac49877aec951e51e9b0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Disable TXRDY Interrupt  <br /></td></tr>
<tr class="separator:aa2e5fea302bac49877aec951e51e9b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade244123e6a00af0a11e85f17bef8fe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ade244123e6a00af0a11e85f17bef8fe5">UART_MR_BRSRCCK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ade244123e6a00af0a11e85f17bef8fe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Baud Rate Source Clock  <br /></td></tr>
<tr class="separator:ade244123e6a00af0a11e85f17bef8fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0025905c99e51c449ce67a4c670e9aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a0025905c99e51c449ce67a4c670e9aad">UART_MR_BRSRCCK_PERIPH_CLK</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a0025905c99e51c449ce67a4c670e9aad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) The baud rate is driven by the peripheral clock  <br /></td></tr>
<tr class="separator:a0025905c99e51c449ce67a4c670e9aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb650203506640645a5b957f3bc92316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#acb650203506640645a5b957f3bc92316">UART_MR_BRSRCCK_PMC_PCK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:acb650203506640645a5b957f3bc92316"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) The baud rate is driven by a PMC programmable clock PCK (see section Power Management Controller (PMC)).  <br /></td></tr>
<tr class="separator:acb650203506640645a5b957f3bc92316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5b8bfa6c86afa2918bdc585823ae86f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ab5b8bfa6c86afa2918bdc585823ae86f">UART_MR_CHMODE</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#aae4c24ca9b88ad0fcc45c6525705d23c">UART_MR_CHMODE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#adbe17e107662fa9f0d34d964911eb4bb">UART_MR_CHMODE_Pos</a>)))</td></tr>
<tr class="separator:ab5b8bfa6c86afa2918bdc585823ae86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e7e86c1dbd250fe7a0edd0a0bf712d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a3e7e86c1dbd250fe7a0edd0a0bf712d1">UART_MR_CHMODE_AUTOMATIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a3e7e86c1dbd250fe7a0edd0a0bf712d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Automatic echo  <br /></td></tr>
<tr class="separator:a3e7e86c1dbd250fe7a0edd0a0bf712d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accdee7be5b1c4193e9b5db7a4470af3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#accdee7be5b1c4193e9b5db7a4470af3d">UART_MR_CHMODE_LOCAL_LOOPBACK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 14)</td></tr>
<tr class="memdesc:accdee7be5b1c4193e9b5db7a4470af3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Local loopback  <br /></td></tr>
<tr class="separator:accdee7be5b1c4193e9b5db7a4470af3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4c24ca9b88ad0fcc45c6525705d23c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#aae4c24ca9b88ad0fcc45c6525705d23c">UART_MR_CHMODE_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#adbe17e107662fa9f0d34d964911eb4bb">UART_MR_CHMODE_Pos</a>)</td></tr>
<tr class="memdesc:aae4c24ca9b88ad0fcc45c6525705d23c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Channel Mode  <br /></td></tr>
<tr class="separator:aae4c24ca9b88ad0fcc45c6525705d23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2761793c6a7ac89444965deb9147b9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a2761793c6a7ac89444965deb9147b9c7">UART_MR_CHMODE_NORMAL</a>&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a2761793c6a7ac89444965deb9147b9c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Normal mode  <br /></td></tr>
<tr class="separator:a2761793c6a7ac89444965deb9147b9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe17e107662fa9f0d34d964911eb4bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#adbe17e107662fa9f0d34d964911eb4bb">UART_MR_CHMODE_Pos</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:adbe17e107662fa9f0d34d964911eb4bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8418adfee235ea37e74a0d9222724c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a8418adfee235ea37e74a0d9222724c13">UART_MR_CHMODE_REMOTE_LOOPBACK</a>&#160;&#160;&#160;(0x3u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a8418adfee235ea37e74a0d9222724c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Remote loopback  <br /></td></tr>
<tr class="separator:a8418adfee235ea37e74a0d9222724c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcaf0ef4bfb31afe00020c8b7f15fe05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#afcaf0ef4bfb31afe00020c8b7f15fe05">UART_MR_FILTER</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:afcaf0ef4bfb31afe00020c8b7f15fe05"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Receiver Digital Filter  <br /></td></tr>
<tr class="separator:afcaf0ef4bfb31afe00020c8b7f15fe05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73ed685e24a4d3c9641bcf964575f60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a73ed685e24a4d3c9641bcf964575f60c">UART_MR_FILTER_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a73ed685e24a4d3c9641bcf964575f60c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) UART does not filter the receive line.  <br /></td></tr>
<tr class="separator:a73ed685e24a4d3c9641bcf964575f60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae224f029ef7eab0ebdb17c65c591fa4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ae224f029ef7eab0ebdb17c65c591fa4d">UART_MR_FILTER_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ae224f029ef7eab0ebdb17c65c591fa4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) UART filters the receive line using a three-sample filter (16x-bit clock) (2 over 3 majority).  <br /></td></tr>
<tr class="separator:ae224f029ef7eab0ebdb17c65c591fa4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6b36977c6d3692f16707a86f540cdeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#aa6b36977c6d3692f16707a86f540cdeb">UART_MR_PAR</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a6472604aeb31778a318a83233c4d8608">UART_MR_PAR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#adb97930851d207741b391ee435edf0de">UART_MR_PAR_Pos</a>)))</td></tr>
<tr class="separator:aa6b36977c6d3692f16707a86f540cdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e1dbcc23c373c5f04c6ab379358667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a58e1dbcc23c373c5f04c6ab379358667">UART_MR_PAR_EVEN</a>&#160;&#160;&#160;(0x0u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a58e1dbcc23c373c5f04c6ab379358667"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Even Parity  <br /></td></tr>
<tr class="separator:a58e1dbcc23c373c5f04c6ab379358667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad544c514b6bd05c616ea9d470b96a72f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ad544c514b6bd05c616ea9d470b96a72f">UART_MR_PAR_MARK</a>&#160;&#160;&#160;(0x3u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ad544c514b6bd05c616ea9d470b96a72f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Mark: parity forced to 1  <br /></td></tr>
<tr class="separator:ad544c514b6bd05c616ea9d470b96a72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6472604aeb31778a318a83233c4d8608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a6472604aeb31778a318a83233c4d8608">UART_MR_PAR_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#adb97930851d207741b391ee435edf0de">UART_MR_PAR_Pos</a>)</td></tr>
<tr class="memdesc:a6472604aeb31778a318a83233c4d8608"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Parity Type  <br /></td></tr>
<tr class="separator:a6472604aeb31778a318a83233c4d8608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af355d1f016ec0085bc24f4ad2b31bd30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#af355d1f016ec0085bc24f4ad2b31bd30">UART_MR_PAR_NO</a>&#160;&#160;&#160;(0x4u &lt;&lt; 9)</td></tr>
<tr class="memdesc:af355d1f016ec0085bc24f4ad2b31bd30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) No parity  <br /></td></tr>
<tr class="separator:af355d1f016ec0085bc24f4ad2b31bd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c07ddf3d0b3b5ff6a5da3deb16305c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a8c07ddf3d0b3b5ff6a5da3deb16305c1">UART_MR_PAR_ODD</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a8c07ddf3d0b3b5ff6a5da3deb16305c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Odd Parity  <br /></td></tr>
<tr class="separator:a8c07ddf3d0b3b5ff6a5da3deb16305c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb97930851d207741b391ee435edf0de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#adb97930851d207741b391ee435edf0de">UART_MR_PAR_Pos</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:adb97930851d207741b391ee435edf0de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a317b78316846e62f55091f9efd658ba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a317b78316846e62f55091f9efd658ba7">UART_MR_PAR_SPACE</a>&#160;&#160;&#160;(0x2u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a317b78316846e62f55091f9efd658ba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Space: parity forced to 0  <br /></td></tr>
<tr class="separator:a317b78316846e62f55091f9efd658ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba17d1d8d32862be836e832b08b8a269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#aba17d1d8d32862be836e832b08b8a269">UART_RHR_RXCHR_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a28f6c82f55b0652c7200494c2ab2b271">UART_RHR_RXCHR_Pos</a>)</td></tr>
<tr class="memdesc:aba17d1d8d32862be836e832b08b8a269"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_RHR) Received Character  <br /></td></tr>
<tr class="separator:aba17d1d8d32862be836e832b08b8a269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f6c82f55b0652c7200494c2ab2b271"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a28f6c82f55b0652c7200494c2ab2b271">UART_RHR_RXCHR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a28f6c82f55b0652c7200494c2ab2b271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc051f5ab53227034d4664ed96288bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#abc051f5ab53227034d4664ed96288bb2">UART_SR_CLKREQ</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:abc051f5ab53227034d4664ed96288bb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Clock Request  <br /></td></tr>
<tr class="separator:abc051f5ab53227034d4664ed96288bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60bfce92b111f1320c0543fc83cbb48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ae60bfce92b111f1320c0543fc83cbb48">UART_SR_CMP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:ae60bfce92b111f1320c0543fc83cbb48"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Comparison Match  <br /></td></tr>
<tr class="separator:ae60bfce92b111f1320c0543fc83cbb48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad41ad9c2fa5c5be16c53b845917b48e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ad41ad9c2fa5c5be16c53b845917b48e0">UART_SR_FRAME</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ad41ad9c2fa5c5be16c53b845917b48e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Framing Error  <br /></td></tr>
<tr class="separator:ad41ad9c2fa5c5be16c53b845917b48e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dea3a99cae075ae43e33867451246f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a0dea3a99cae075ae43e33867451246f3">UART_SR_OVRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a0dea3a99cae075ae43e33867451246f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Overrun Error  <br /></td></tr>
<tr class="separator:a0dea3a99cae075ae43e33867451246f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a937c55851deda799bb2f2ee96e6fd81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a937c55851deda799bb2f2ee96e6fd81b">UART_SR_PARE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a937c55851deda799bb2f2ee96e6fd81b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Parity Error  <br /></td></tr>
<tr class="separator:a937c55851deda799bb2f2ee96e6fd81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a144517d950871c354322cafadf8a656e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a144517d950871c354322cafadf8a656e">UART_SR_RXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a144517d950871c354322cafadf8a656e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Receiver Ready  <br /></td></tr>
<tr class="separator:a144517d950871c354322cafadf8a656e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b0a1d17d4c4bad1bed6a49621d710c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ad9b0a1d17d4c4bad1bed6a49621d710c">UART_SR_SWES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ad9b0a1d17d4c4bad1bed6a49621d710c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) SleepWalking Enable Status  <br /></td></tr>
<tr class="separator:ad9b0a1d17d4c4bad1bed6a49621d710c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c2d147ce2624a3f11c45d2051828af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ab3c2d147ce2624a3f11c45d2051828af">UART_SR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ab3c2d147ce2624a3f11c45d2051828af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Transmitter Empty  <br /></td></tr>
<tr class="separator:ab3c2d147ce2624a3f11c45d2051828af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce32ca7b40e0f97c1c9893069aeba09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a3ce32ca7b40e0f97c1c9893069aeba09">UART_SR_TXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a3ce32ca7b40e0f97c1c9893069aeba09"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Transmitter Ready  <br /></td></tr>
<tr class="separator:a3ce32ca7b40e0f97c1c9893069aeba09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d93f008800cb84ddd3bdaebd2006b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a96d93f008800cb84ddd3bdaebd2006b8">UART_SR_WKUPREQ</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a96d93f008800cb84ddd3bdaebd2006b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Wake-Up Request  <br /></td></tr>
<tr class="separator:a96d93f008800cb84ddd3bdaebd2006b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2234b30af6b81e5870b59df7c2de935d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a2234b30af6b81e5870b59df7c2de935d">UART_THR_TXCHR</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a81879da01aac4e5cf429e9707ab48983">UART_THR_TXCHR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a576a896cd32287d9b6c3b8d19a70b6f1">UART_THR_TXCHR_Pos</a>)))</td></tr>
<tr class="separator:a2234b30af6b81e5870b59df7c2de935d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81879da01aac4e5cf429e9707ab48983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a81879da01aac4e5cf429e9707ab48983">UART_THR_TXCHR_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a576a896cd32287d9b6c3b8d19a70b6f1">UART_THR_TXCHR_Pos</a>)</td></tr>
<tr class="memdesc:a81879da01aac4e5cf429e9707ab48983"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_THR) Character to be Transmitted  <br /></td></tr>
<tr class="separator:a81879da01aac4e5cf429e9707ab48983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a576a896cd32287d9b6c3b8d19a70b6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a576a896cd32287d9b6c3b8d19a70b6f1">UART_THR_TXCHR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a576a896cd32287d9b6c3b8d19a70b6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac27a7c2ef8f5d304d3c93b4a16bbfdd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ac27a7c2ef8f5d304d3c93b4a16bbfdd3">UART_VERSION_MFN_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a36f50d1b6269717ef2d19ace3c8510fc">UART_VERSION_MFN_Pos</a>)</td></tr>
<tr class="memdesc:ac27a7c2ef8f5d304d3c93b4a16bbfdd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_VERSION) Metal Fix Number  <br /></td></tr>
<tr class="separator:ac27a7c2ef8f5d304d3c93b4a16bbfdd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36f50d1b6269717ef2d19ace3c8510fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a36f50d1b6269717ef2d19ace3c8510fc">UART_VERSION_MFN_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a36f50d1b6269717ef2d19ace3c8510fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70d91d13fc3ef836995b65bd52e38e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a70d91d13fc3ef836995b65bd52e38e26">UART_VERSION_VERSION_Msk</a>&#160;&#160;&#160;(0xfffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#acf928e3d48185db92ca4dd980b4cb1a8">UART_VERSION_VERSION_Pos</a>)</td></tr>
<tr class="memdesc:a70d91d13fc3ef836995b65bd52e38e26"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_VERSION) Hardware Module Version  <br /></td></tr>
<tr class="separator:a70d91d13fc3ef836995b65bd52e38e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf928e3d48185db92ca4dd980b4cb1a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#acf928e3d48185db92ca4dd980b4cb1a8">UART_VERSION_VERSION_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:acf928e3d48185db92ca4dd980b4cb1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab930e465c6acf9e610bd01ebb4bf6668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ab930e465c6acf9e610bd01ebb4bf6668">UART_WPMR_WPEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ab930e465c6acf9e610bd01ebb4bf6668"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_WPMR) Write Protection Enable  <br /></td></tr>
<tr class="separator:ab930e465c6acf9e610bd01ebb4bf6668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ce861fd8b265686f0bca931168fa1de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a4ce861fd8b265686f0bca931168fa1de">UART_WPMR_WPKEY</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a4b752d7c7446393d83f3a3377ec85d5c">UART_WPMR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a1cbbb3d466864d74e7e13d946b832700">UART_WPMR_WPKEY_Pos</a>)))</td></tr>
<tr class="separator:a4ce861fd8b265686f0bca931168fa1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b752d7c7446393d83f3a3377ec85d5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a4b752d7c7446393d83f3a3377ec85d5c">UART_WPMR_WPKEY_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a1cbbb3d466864d74e7e13d946b832700">UART_WPMR_WPKEY_Pos</a>)</td></tr>
<tr class="memdesc:a4b752d7c7446393d83f3a3377ec85d5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_WPMR) Write Protection Key  <br /></td></tr>
<tr class="separator:a4b752d7c7446393d83f3a3377ec85d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f359612234f83812e577e2dfcf2b5ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a9f359612234f83812e577e2dfcf2b5ec">UART_WPMR_WPKEY_PASSWD</a>&#160;&#160;&#160;(0x554152u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a9f359612234f83812e577e2dfcf2b5ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_WPMR) Writing any other value in this field aborts the write operation.Always reads as 0.  <br /></td></tr>
<tr class="separator:a9f359612234f83812e577e2dfcf2b5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cbbb3d466864d74e7e13d946b832700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a1cbbb3d466864d74e7e13d946b832700">UART_WPMR_WPKEY_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a1cbbb3d466864d74e7e13d946b832700"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2015-2018 Microchip Technology Inc. </p>
<p>and its subsidiaries. </p>

<p class="definition">Definition in file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ac9dea7b4cd4fbe4efc6c09f21aff1b9d" name="ac9dea7b4cd4fbe4efc6c09f21aff1b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9dea7b4cd4fbe4efc6c09f21aff1b9d">&#9670;&#160;</a></span>UART_BRGR_CD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BRGR_CD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a73b3dd57455736468a4feb1ac356ccf5">UART_BRGR_CD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#abe3a466943beb76f450710c221602c20">UART_BRGR_CD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00140">140</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a73b3dd57455736468a4feb1ac356ccf5" name="a73b3dd57455736468a4feb1ac356ccf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73b3dd57455736468a4feb1ac356ccf5">&#9670;&#160;</a></span>UART_BRGR_CD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BRGR_CD_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#abe3a466943beb76f450710c221602c20">UART_BRGR_CD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_BRGR) Clock Divisor </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00139">139</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="abe3a466943beb76f450710c221602c20" name="abe3a466943beb76f450710c221602c20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe3a466943beb76f450710c221602c20">&#9670;&#160;</a></span>UART_BRGR_CD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BRGR_CD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00138">138</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="acfa8a3d1af798747e81691a0d09ccd6e" name="acfa8a3d1af798747e81691a0d09ccd6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfa8a3d1af798747e81691a0d09ccd6e">&#9670;&#160;</a></span>UART_CMPR_CMPMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMPR_CMPMODE&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CMPR) Comparison Mode </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00145">145</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a3b80a108593c4965e009a22c467b98b9" name="a3b80a108593c4965e009a22c467b98b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b80a108593c4965e009a22c467b98b9">&#9670;&#160;</a></span>UART_CMPR_CMPMODE_FLAG_ONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMPR_CMPMODE_FLAG_ONLY&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CMPR) Any character is received and comparison function drives CMP flag. </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00146">146</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a150f46983b40fcaa87d327062197971b" name="a150f46983b40fcaa87d327062197971b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a150f46983b40fcaa87d327062197971b">&#9670;&#160;</a></span>UART_CMPR_CMPMODE_START_CONDITION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMPR_CMPMODE_START_CONDITION&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CMPR) Comparison condition must be met to start reception. </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00147">147</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a50794fcacde1aa94e918b04a8d9cf908" name="a50794fcacde1aa94e918b04a8d9cf908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50794fcacde1aa94e918b04a8d9cf908">&#9670;&#160;</a></span>UART_CMPR_CMPPAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMPR_CMPPAR&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CMPR) Compare Parity </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00148">148</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a67aecc6cc421d4ec4e12eff53d634b1c" name="a67aecc6cc421d4ec4e12eff53d634b1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67aecc6cc421d4ec4e12eff53d634b1c">&#9670;&#160;</a></span>UART_CMPR_VAL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMPR_VAL1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a0e053dfa63c58565b9fb601ce05c428e">UART_CMPR_VAL1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a2059ccc27426201efaaf6a053939bdab">UART_CMPR_VAL1_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00144">144</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a0e053dfa63c58565b9fb601ce05c428e" name="a0e053dfa63c58565b9fb601ce05c428e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e053dfa63c58565b9fb601ce05c428e">&#9670;&#160;</a></span>UART_CMPR_VAL1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMPR_VAL1_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a2059ccc27426201efaaf6a053939bdab">UART_CMPR_VAL1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CMPR) First Comparison Value for Received Character </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00143">143</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a2059ccc27426201efaaf6a053939bdab" name="a2059ccc27426201efaaf6a053939bdab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2059ccc27426201efaaf6a053939bdab">&#9670;&#160;</a></span>UART_CMPR_VAL1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMPR_VAL1_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00142">142</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a18039981fbf277f8316cd92256980dfd" name="a18039981fbf277f8316cd92256980dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18039981fbf277f8316cd92256980dfd">&#9670;&#160;</a></span>UART_CMPR_VAL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMPR_VAL2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#ae17736fd7c755e474908a189301ef43e">UART_CMPR_VAL2_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a4568462f5495dc5df8e7d02898ae36c5">UART_CMPR_VAL2_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00151">151</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="ae17736fd7c755e474908a189301ef43e" name="ae17736fd7c755e474908a189301ef43e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae17736fd7c755e474908a189301ef43e">&#9670;&#160;</a></span>UART_CMPR_VAL2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMPR_VAL2_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a4568462f5495dc5df8e7d02898ae36c5">UART_CMPR_VAL2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CMPR) Second Comparison Value for Received Character </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00150">150</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a4568462f5495dc5df8e7d02898ae36c5" name="a4568462f5495dc5df8e7d02898ae36c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4568462f5495dc5df8e7d02898ae36c5">&#9670;&#160;</a></span>UART_CMPR_VAL2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMPR_VAL2_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00149">149</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="aa2da28606d84ffa8b604ae7683ab7dcc" name="aa2da28606d84ffa8b604ae7683ab7dcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2da28606d84ffa8b604ae7683ab7dcc">&#9670;&#160;</a></span>UART_CR_DBGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_DBGE&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Debug Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00072">72</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="abed6a9339fd23c51f4a9c5106433db94" name="abed6a9339fd23c51f4a9c5106433db94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abed6a9339fd23c51f4a9c5106433db94">&#9670;&#160;</a></span>UART_CR_REQCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_REQCLR&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Request Clear </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00071">71</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="ab2193c2bb327b5df1c99da7956a07031" name="ab2193c2bb327b5df1c99da7956a07031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2193c2bb327b5df1c99da7956a07031">&#9670;&#160;</a></span>UART_CR_RSTRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_RSTRX&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Reset Receiver </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00064">64</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="ac3208ecbd03dcec5be5637b0b4e117ab" name="ac3208ecbd03dcec5be5637b0b4e117ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3208ecbd03dcec5be5637b0b4e117ab">&#9670;&#160;</a></span>UART_CR_RSTSTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_RSTSTA&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Reset Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00070">70</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="adb048d2ffec0172e0845678f564a1b4a" name="adb048d2ffec0172e0845678f564a1b4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb048d2ffec0172e0845678f564a1b4a">&#9670;&#160;</a></span>UART_CR_RSTTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_RSTTX&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Reset Transmitter </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00065">65</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a8fc6e9b08440c7c0c79312f16b66b5a8" name="a8fc6e9b08440c7c0c79312f16b66b5a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fc6e9b08440c7c0c79312f16b66b5a8">&#9670;&#160;</a></span>UART_CR_RXDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_RXDIS&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Receiver Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00067">67</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a5c00b17618413c54bda1d45350afb693" name="a5c00b17618413c54bda1d45350afb693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c00b17618413c54bda1d45350afb693">&#9670;&#160;</a></span>UART_CR_RXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_RXEN&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Receiver Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00066">66</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="ab822b68f656ad659006963366cd63ce1" name="ab822b68f656ad659006963366cd63ce1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab822b68f656ad659006963366cd63ce1">&#9670;&#160;</a></span>UART_CR_TXDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_TXDIS&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Transmitter Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00069">69</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a8a305762b980c740221e6ead8d8aee87" name="a8a305762b980c740221e6ead8d8aee87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a305762b980c740221e6ead8d8aee87">&#9670;&#160;</a></span>UART_CR_TXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_TXEN&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Transmitter Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00068">68</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a1d461178d6ac6d5627643bbfc6c66c06" name="a1d461178d6ac6d5627643bbfc6c66c06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d461178d6ac6d5627643bbfc6c66c06">&#9670;&#160;</a></span>UART_IDR_CMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_CMP&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable Comparison Interrupt </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00110">110</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="ad215eb6408b38155430ac6698bfb52ff" name="ad215eb6408b38155430ac6698bfb52ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad215eb6408b38155430ac6698bfb52ff">&#9670;&#160;</a></span>UART_IDR_FRAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_FRAME&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable Framing Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00107">107</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a7a2a8e703f4c639df2f6f9dce347f75d" name="a7a2a8e703f4c639df2f6f9dce347f75d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a2a8e703f4c639df2f6f9dce347f75d">&#9670;&#160;</a></span>UART_IDR_OVRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_OVRE&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable Overrun Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00106">106</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a57ea9f957abb40e20caf13095c4b76fe" name="a57ea9f957abb40e20caf13095c4b76fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57ea9f957abb40e20caf13095c4b76fe">&#9670;&#160;</a></span>UART_IDR_PARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_PARE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable Parity Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00108">108</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a444de2ead3afe527844d4f09a5f261d7" name="a444de2ead3afe527844d4f09a5f261d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a444de2ead3afe527844d4f09a5f261d7">&#9670;&#160;</a></span>UART_IDR_RXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_RXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable RXRDY Interrupt </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00104">104</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a94ed1f29d4531264d6986ed673b09445" name="a94ed1f29d4531264d6986ed673b09445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94ed1f29d4531264d6986ed673b09445">&#9670;&#160;</a></span>UART_IDR_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable TXEMPTY Interrupt </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00109">109</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="ab9d2b444a3c078333a81dc83eb3858fa" name="ab9d2b444a3c078333a81dc83eb3858fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9d2b444a3c078333a81dc83eb3858fa">&#9670;&#160;</a></span>UART_IDR_TXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_TXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable TXRDY Interrupt </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00105">105</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a2004f929d93784f4d125359d25bfd6c6" name="a2004f929d93784f4d125359d25bfd6c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2004f929d93784f4d125359d25bfd6c6">&#9670;&#160;</a></span>UART_IER_CMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_CMP&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable Comparison Interrupt </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00102">102</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a7b48d18e45d9044a4b3f05a4cafa2f47" name="a7b48d18e45d9044a4b3f05a4cafa2f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b48d18e45d9044a4b3f05a4cafa2f47">&#9670;&#160;</a></span>UART_IER_FRAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_FRAME&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable Framing Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00099">99</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a173a502ba67a72b18825ac86c9d4ab2d" name="a173a502ba67a72b18825ac86c9d4ab2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a173a502ba67a72b18825ac86c9d4ab2d">&#9670;&#160;</a></span>UART_IER_OVRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_OVRE&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable Overrun Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00098">98</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="acc9ba611c50f7b0bfe1cc1ce07abdbc7" name="acc9ba611c50f7b0bfe1cc1ce07abdbc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc9ba611c50f7b0bfe1cc1ce07abdbc7">&#9670;&#160;</a></span>UART_IER_PARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_PARE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable Parity Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00100">100</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="ae91205d0a3bd44a7b29497c1035725f5" name="ae91205d0a3bd44a7b29497c1035725f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae91205d0a3bd44a7b29497c1035725f5">&#9670;&#160;</a></span>UART_IER_RXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_RXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable RXRDY Interrupt </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00096">96</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="afb01f4aeae498bfbf583c41acfbd778a" name="afb01f4aeae498bfbf583c41acfbd778a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb01f4aeae498bfbf583c41acfbd778a">&#9670;&#160;</a></span>UART_IER_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable TXEMPTY Interrupt </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00101">101</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a7442c681ca6f58db5bfa79fa74942bc1" name="a7442c681ca6f58db5bfa79fa74942bc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7442c681ca6f58db5bfa79fa74942bc1">&#9670;&#160;</a></span>UART_IER_TXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_TXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable TXRDY Interrupt </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00097">97</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="ad8b708746bd5e88fd3d92edcb689d282" name="ad8b708746bd5e88fd3d92edcb689d282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8b708746bd5e88fd3d92edcb689d282">&#9670;&#160;</a></span>UART_IMR_CMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_CMP&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask Comparison Interrupt </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00118">118</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a8e344ba0f5ba7b6260231fd76e930139" name="a8e344ba0f5ba7b6260231fd76e930139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e344ba0f5ba7b6260231fd76e930139">&#9670;&#160;</a></span>UART_IMR_FRAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_FRAME&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask Framing Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00115">115</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="aa82ecc6b26ab61b19a3429c3c6e5db9d" name="aa82ecc6b26ab61b19a3429c3c6e5db9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa82ecc6b26ab61b19a3429c3c6e5db9d">&#9670;&#160;</a></span>UART_IMR_OVRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_OVRE&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask Overrun Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00114">114</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="aa0e99651b173e6d5068be7926e28f446" name="aa0e99651b173e6d5068be7926e28f446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0e99651b173e6d5068be7926e28f446">&#9670;&#160;</a></span>UART_IMR_PARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_PARE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask Parity Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00116">116</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="add034049fe946b9f5c0621371cb3d679" name="add034049fe946b9f5c0621371cb3d679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add034049fe946b9f5c0621371cb3d679">&#9670;&#160;</a></span>UART_IMR_RXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_RXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask RXRDY Interrupt </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00112">112</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="ab691d22dc36d8eb128e61dd8fbc10bd4" name="ab691d22dc36d8eb128e61dd8fbc10bd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab691d22dc36d8eb128e61dd8fbc10bd4">&#9670;&#160;</a></span>UART_IMR_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask TXEMPTY Interrupt </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00117">117</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="aa2e5fea302bac49877aec951e51e9b0c" name="aa2e5fea302bac49877aec951e51e9b0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2e5fea302bac49877aec951e51e9b0c">&#9670;&#160;</a></span>UART_IMR_TXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_TXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Disable TXRDY Interrupt </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00113">113</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="ade244123e6a00af0a11e85f17bef8fe5" name="ade244123e6a00af0a11e85f17bef8fe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade244123e6a00af0a11e85f17bef8fe5">&#9670;&#160;</a></span>UART_MR_BRSRCCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_BRSRCCK&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Baud Rate Source Clock </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00085">85</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a0025905c99e51c449ce67a4c670e9aad" name="a0025905c99e51c449ce67a4c670e9aad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0025905c99e51c449ce67a4c670e9aad">&#9670;&#160;</a></span>UART_MR_BRSRCCK_PERIPH_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_BRSRCCK_PERIPH_CLK&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) The baud rate is driven by the peripheral clock </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00086">86</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="acb650203506640645a5b957f3bc92316" name="acb650203506640645a5b957f3bc92316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb650203506640645a5b957f3bc92316">&#9670;&#160;</a></span>UART_MR_BRSRCCK_PMC_PCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_BRSRCCK_PMC_PCK&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) The baud rate is driven by a PMC programmable clock PCK (see section Power Management Controller (PMC)). </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00087">87</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="ab5b8bfa6c86afa2918bdc585823ae86f" name="ab5b8bfa6c86afa2918bdc585823ae86f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5b8bfa6c86afa2918bdc585823ae86f">&#9670;&#160;</a></span>UART_MR_CHMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_CHMODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#aae4c24ca9b88ad0fcc45c6525705d23c">UART_MR_CHMODE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#adbe17e107662fa9f0d34d964911eb4bb">UART_MR_CHMODE_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00090">90</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a3e7e86c1dbd250fe7a0edd0a0bf712d1" name="a3e7e86c1dbd250fe7a0edd0a0bf712d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e7e86c1dbd250fe7a0edd0a0bf712d1">&#9670;&#160;</a></span>UART_MR_CHMODE_AUTOMATIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_CHMODE_AUTOMATIC&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Automatic echo </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00092">92</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="accdee7be5b1c4193e9b5db7a4470af3d" name="accdee7be5b1c4193e9b5db7a4470af3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accdee7be5b1c4193e9b5db7a4470af3d">&#9670;&#160;</a></span>UART_MR_CHMODE_LOCAL_LOOPBACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_CHMODE_LOCAL_LOOPBACK&#160;&#160;&#160;(0x2u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Local loopback </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00093">93</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="aae4c24ca9b88ad0fcc45c6525705d23c" name="aae4c24ca9b88ad0fcc45c6525705d23c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae4c24ca9b88ad0fcc45c6525705d23c">&#9670;&#160;</a></span>UART_MR_CHMODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_CHMODE_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#adbe17e107662fa9f0d34d964911eb4bb">UART_MR_CHMODE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Channel Mode </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00089">89</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a2761793c6a7ac89444965deb9147b9c7" name="a2761793c6a7ac89444965deb9147b9c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2761793c6a7ac89444965deb9147b9c7">&#9670;&#160;</a></span>UART_MR_CHMODE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_CHMODE_NORMAL&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Normal mode </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00091">91</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="adbe17e107662fa9f0d34d964911eb4bb" name="adbe17e107662fa9f0d34d964911eb4bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbe17e107662fa9f0d34d964911eb4bb">&#9670;&#160;</a></span>UART_MR_CHMODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_CHMODE_Pos&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00088">88</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a8418adfee235ea37e74a0d9222724c13" name="a8418adfee235ea37e74a0d9222724c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8418adfee235ea37e74a0d9222724c13">&#9670;&#160;</a></span>UART_MR_CHMODE_REMOTE_LOOPBACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_CHMODE_REMOTE_LOOPBACK&#160;&#160;&#160;(0x3u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Remote loopback </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00094">94</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="afcaf0ef4bfb31afe00020c8b7f15fe05" name="afcaf0ef4bfb31afe00020c8b7f15fe05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcaf0ef4bfb31afe00020c8b7f15fe05">&#9670;&#160;</a></span>UART_MR_FILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_FILTER&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Receiver Digital Filter </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00074">74</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a73ed685e24a4d3c9641bcf964575f60c" name="a73ed685e24a4d3c9641bcf964575f60c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73ed685e24a4d3c9641bcf964575f60c">&#9670;&#160;</a></span>UART_MR_FILTER_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_FILTER_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) UART does not filter the receive line. </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00075">75</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="ae224f029ef7eab0ebdb17c65c591fa4d" name="ae224f029ef7eab0ebdb17c65c591fa4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae224f029ef7eab0ebdb17c65c591fa4d">&#9670;&#160;</a></span>UART_MR_FILTER_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_FILTER_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) UART filters the receive line using a three-sample filter (16x-bit clock) (2 over 3 majority). </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00076">76</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="aa6b36977c6d3692f16707a86f540cdeb" name="aa6b36977c6d3692f16707a86f540cdeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6b36977c6d3692f16707a86f540cdeb">&#9670;&#160;</a></span>UART_MR_PAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a6472604aeb31778a318a83233c4d8608">UART_MR_PAR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#adb97930851d207741b391ee435edf0de">UART_MR_PAR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00079">79</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a58e1dbcc23c373c5f04c6ab379358667" name="a58e1dbcc23c373c5f04c6ab379358667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58e1dbcc23c373c5f04c6ab379358667">&#9670;&#160;</a></span>UART_MR_PAR_EVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR_EVEN&#160;&#160;&#160;(0x0u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Even Parity </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00080">80</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="ad544c514b6bd05c616ea9d470b96a72f" name="ad544c514b6bd05c616ea9d470b96a72f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad544c514b6bd05c616ea9d470b96a72f">&#9670;&#160;</a></span>UART_MR_PAR_MARK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR_MARK&#160;&#160;&#160;(0x3u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Mark: parity forced to 1 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00083">83</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a6472604aeb31778a318a83233c4d8608" name="a6472604aeb31778a318a83233c4d8608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6472604aeb31778a318a83233c4d8608">&#9670;&#160;</a></span>UART_MR_PAR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#adb97930851d207741b391ee435edf0de">UART_MR_PAR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Parity Type </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00078">78</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="af355d1f016ec0085bc24f4ad2b31bd30" name="af355d1f016ec0085bc24f4ad2b31bd30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af355d1f016ec0085bc24f4ad2b31bd30">&#9670;&#160;</a></span>UART_MR_PAR_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR_NO&#160;&#160;&#160;(0x4u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) No parity </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00084">84</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a8c07ddf3d0b3b5ff6a5da3deb16305c1" name="a8c07ddf3d0b3b5ff6a5da3deb16305c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c07ddf3d0b3b5ff6a5da3deb16305c1">&#9670;&#160;</a></span>UART_MR_PAR_ODD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR_ODD&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Odd Parity </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00081">81</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="adb97930851d207741b391ee435edf0de" name="adb97930851d207741b391ee435edf0de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb97930851d207741b391ee435edf0de">&#9670;&#160;</a></span>UART_MR_PAR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR_Pos&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00077">77</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a317b78316846e62f55091f9efd658ba7" name="a317b78316846e62f55091f9efd658ba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a317b78316846e62f55091f9efd658ba7">&#9670;&#160;</a></span>UART_MR_PAR_SPACE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR_SPACE&#160;&#160;&#160;(0x2u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Space: parity forced to 0 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00082">82</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="aba17d1d8d32862be836e832b08b8a269" name="aba17d1d8d32862be836e832b08b8a269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba17d1d8d32862be836e832b08b8a269">&#9670;&#160;</a></span>UART_RHR_RXCHR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RHR_RXCHR_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a28f6c82f55b0652c7200494c2ab2b271">UART_RHR_RXCHR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_RHR) Received Character </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00132">132</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a28f6c82f55b0652c7200494c2ab2b271" name="a28f6c82f55b0652c7200494c2ab2b271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28f6c82f55b0652c7200494c2ab2b271">&#9670;&#160;</a></span>UART_RHR_RXCHR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RHR_RXCHR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00131">131</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="abc051f5ab53227034d4664ed96288bb2" name="abc051f5ab53227034d4664ed96288bb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc051f5ab53227034d4664ed96288bb2">&#9670;&#160;</a></span>UART_SR_CLKREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_CLKREQ&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Clock Request </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00128">128</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="ae60bfce92b111f1320c0543fc83cbb48" name="ae60bfce92b111f1320c0543fc83cbb48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae60bfce92b111f1320c0543fc83cbb48">&#9670;&#160;</a></span>UART_SR_CMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_CMP&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Comparison Match </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00126">126</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="ad41ad9c2fa5c5be16c53b845917b48e0" name="ad41ad9c2fa5c5be16c53b845917b48e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad41ad9c2fa5c5be16c53b845917b48e0">&#9670;&#160;</a></span>UART_SR_FRAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_FRAME&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Framing Error </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00123">123</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a0dea3a99cae075ae43e33867451246f3" name="a0dea3a99cae075ae43e33867451246f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dea3a99cae075ae43e33867451246f3">&#9670;&#160;</a></span>UART_SR_OVRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_OVRE&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Overrun Error </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00122">122</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a937c55851deda799bb2f2ee96e6fd81b" name="a937c55851deda799bb2f2ee96e6fd81b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a937c55851deda799bb2f2ee96e6fd81b">&#9670;&#160;</a></span>UART_SR_PARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_PARE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Parity Error </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00124">124</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a144517d950871c354322cafadf8a656e" name="a144517d950871c354322cafadf8a656e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a144517d950871c354322cafadf8a656e">&#9670;&#160;</a></span>UART_SR_RXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_RXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Receiver Ready </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00120">120</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="ad9b0a1d17d4c4bad1bed6a49621d710c" name="ad9b0a1d17d4c4bad1bed6a49621d710c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9b0a1d17d4c4bad1bed6a49621d710c">&#9670;&#160;</a></span>UART_SR_SWES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_SWES&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) SleepWalking Enable Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00127">127</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="ab3c2d147ce2624a3f11c45d2051828af" name="ab3c2d147ce2624a3f11c45d2051828af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c2d147ce2624a3f11c45d2051828af">&#9670;&#160;</a></span>UART_SR_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Transmitter Empty </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00125">125</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a3ce32ca7b40e0f97c1c9893069aeba09" name="a3ce32ca7b40e0f97c1c9893069aeba09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce32ca7b40e0f97c1c9893069aeba09">&#9670;&#160;</a></span>UART_SR_TXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_TXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Transmitter Ready </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00121">121</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a96d93f008800cb84ddd3bdaebd2006b8" name="a96d93f008800cb84ddd3bdaebd2006b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96d93f008800cb84ddd3bdaebd2006b8">&#9670;&#160;</a></span>UART_SR_WKUPREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_WKUPREQ&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Wake-Up Request </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00129">129</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a2234b30af6b81e5870b59df7c2de935d" name="a2234b30af6b81e5870b59df7c2de935d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2234b30af6b81e5870b59df7c2de935d">&#9670;&#160;</a></span>UART_THR_TXCHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_THR_TXCHR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a81879da01aac4e5cf429e9707ab48983">UART_THR_TXCHR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a576a896cd32287d9b6c3b8d19a70b6f1">UART_THR_TXCHR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00136">136</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a81879da01aac4e5cf429e9707ab48983" name="a81879da01aac4e5cf429e9707ab48983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81879da01aac4e5cf429e9707ab48983">&#9670;&#160;</a></span>UART_THR_TXCHR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_THR_TXCHR_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a576a896cd32287d9b6c3b8d19a70b6f1">UART_THR_TXCHR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_THR) Character to be Transmitted </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00135">135</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a576a896cd32287d9b6c3b8d19a70b6f1" name="a576a896cd32287d9b6c3b8d19a70b6f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a576a896cd32287d9b6c3b8d19a70b6f1">&#9670;&#160;</a></span>UART_THR_TXCHR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_THR_TXCHR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00134">134</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="ac27a7c2ef8f5d304d3c93b4a16bbfdd3" name="ac27a7c2ef8f5d304d3c93b4a16bbfdd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac27a7c2ef8f5d304d3c93b4a16bbfdd3">&#9670;&#160;</a></span>UART_VERSION_MFN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_VERSION_MFN_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a36f50d1b6269717ef2d19ace3c8510fc">UART_VERSION_MFN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_VERSION) Metal Fix Number </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00162">162</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a36f50d1b6269717ef2d19ace3c8510fc" name="a36f50d1b6269717ef2d19ace3c8510fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36f50d1b6269717ef2d19ace3c8510fc">&#9670;&#160;</a></span>UART_VERSION_MFN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_VERSION_MFN_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00161">161</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a70d91d13fc3ef836995b65bd52e38e26" name="a70d91d13fc3ef836995b65bd52e38e26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70d91d13fc3ef836995b65bd52e38e26">&#9670;&#160;</a></span>UART_VERSION_VERSION_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_VERSION_VERSION_Msk&#160;&#160;&#160;(0xfffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#acf928e3d48185db92ca4dd980b4cb1a8">UART_VERSION_VERSION_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_VERSION) Hardware Module Version </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00160">160</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="acf928e3d48185db92ca4dd980b4cb1a8" name="acf928e3d48185db92ca4dd980b4cb1a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf928e3d48185db92ca4dd980b4cb1a8">&#9670;&#160;</a></span>UART_VERSION_VERSION_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_VERSION_VERSION_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00159">159</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="ab930e465c6acf9e610bd01ebb4bf6668" name="ab930e465c6acf9e610bd01ebb4bf6668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab930e465c6acf9e610bd01ebb4bf6668">&#9670;&#160;</a></span>UART_WPMR_WPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WPMR_WPEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_WPMR) Write Protection Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00153">153</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a4ce861fd8b265686f0bca931168fa1de" name="a4ce861fd8b265686f0bca931168fa1de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ce861fd8b265686f0bca931168fa1de">&#9670;&#160;</a></span>UART_WPMR_WPKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WPMR_WPKEY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a4b752d7c7446393d83f3a3377ec85d5c">UART_WPMR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a1cbbb3d466864d74e7e13d946b832700">UART_WPMR_WPKEY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00156">156</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a4b752d7c7446393d83f3a3377ec85d5c" name="a4b752d7c7446393d83f3a3377ec85d5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b752d7c7446393d83f3a3377ec85d5c">&#9670;&#160;</a></span>UART_WPMR_WPKEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WPMR_WPKEY_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h.html#a1cbbb3d466864d74e7e13d946b832700">UART_WPMR_WPKEY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_WPMR) Write Protection Key </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00155">155</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a9f359612234f83812e577e2dfcf2b5ec" name="a9f359612234f83812e577e2dfcf2b5ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f359612234f83812e577e2dfcf2b5ec">&#9670;&#160;</a></span>UART_WPMR_WPKEY_PASSWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WPMR_WPKEY_PASSWD&#160;&#160;&#160;(0x554152u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_WPMR) Writing any other value in this field aborts the write operation.Always reads as 0. </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00157">157</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
<a id="a1cbbb3d466864d74e7e13d946b832700" name="a1cbbb3d466864d74e7e13d946b832700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cbbb3d466864d74e7e13d946b832700">&#9670;&#160;</a></span>UART_WPMR_WPKEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WPMR_WPKEY_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html#l00154">154</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2uart_8h_source.html">utils/cmsis/same70/include/component/uart.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
