
stm32h747-gameboy_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000988c  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00009d68  08009b24  08009b24  00019b24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801388c  0801388c  00031070  2**0
                  CONTENTS
  4 .ARM          00000000  0801388c  0801388c  00031070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0801388c  0801388c  00031070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801388c  0801388c  0002388c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013890  08013890  00023890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001070  24000000  08013894  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001056c  24001070  08014904  00031070  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  240115dc  08014904  000315dc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00031070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000622da  00000000  00000000  0003109e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000070cf  00000000  00000000  00093378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0001a804  00000000  00000000  0009a447  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002560  00000000  00000000  000b4c50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00004680  00000000  00000000  000b71b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00048681  00000000  00000000  000bb830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00030f51  00000000  00000000  00103eb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001c8721  00000000  00000000  00134e02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  002fd523  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006db0  00000000  00000000  002fd578  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24001070 	.word	0x24001070
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08009b0c 	.word	0x08009b0c

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24001074 	.word	0x24001074
 80002d4:	08009b0c 	.word	0x08009b0c

080002d8 <SystemInit>:
  */
void SystemInit (void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002d8:	4b2d      	ldr	r3, [pc, #180]	; (8000390 <SystemInit+0xb8>)
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002da:	492e      	ldr	r1, [pc, #184]	; (8000394 <SystemInit+0xbc>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80002e0:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
{
 80002e4:	b430      	push	{r4, r5}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002ea:	691a      	ldr	r2, [r3, #16]
 80002ec:	f042 0210 	orr.w	r2, r2, #16
 80002f0:	611a      	str	r2, [r3, #16]
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002f2:	680b      	ldr	r3, [r1, #0]
 80002f4:	f003 030f 	and.w	r3, r3, #15
 80002f8:	2b06      	cmp	r3, #6
 80002fa:	d805      	bhi.n	8000308 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80002fc:	680b      	ldr	r3, [r1, #0]
 80002fe:	f023 030f 	bic.w	r3, r3, #15
 8000302:	f043 0307 	orr.w	r3, r3, #7
 8000306:	600b      	str	r3, [r1, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000308:	4b23      	ldr	r3, [pc, #140]	; (8000398 <SystemInit+0xc0>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800030a:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800030c:	4a23      	ldr	r2, [pc, #140]	; (800039c <SystemInit+0xc4>)
  RCC->CR |= RCC_CR_HSION;
 800030e:	6819      	ldr	r1, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000310:	4820      	ldr	r0, [pc, #128]	; (8000394 <SystemInit+0xbc>)
  RCC->CR |= RCC_CR_HSION;
 8000312:	f041 0101 	orr.w	r1, r1, #1
 8000316:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8000318:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 800031a:	6819      	ldr	r1, [r3, #0]
 800031c:	400a      	ands	r2, r1
 800031e:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000320:	6803      	ldr	r3, [r0, #0]
 8000322:	071b      	lsls	r3, r3, #28
 8000324:	d505      	bpl.n	8000332 <SystemInit+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000326:	6803      	ldr	r3, [r0, #0]
 8000328:	f023 030f 	bic.w	r3, r3, #15
 800032c:	f043 0307 	orr.w	r3, r3, #7
 8000330:	6003      	str	r3, [r0, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000332:	4b19      	ldr	r3, [pc, #100]	; (8000398 <SystemInit+0xc0>)
 8000334:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000336:	491a      	ldr	r1, [pc, #104]	; (80003a0 <SystemInit+0xc8>)
  RCC->PLLCKSELR = 0x02020200;
 8000338:	4c1a      	ldr	r4, [pc, #104]	; (80003a4 <SystemInit+0xcc>)
  RCC->PLLCFGR = 0x01FF0000;
 800033a:	481b      	ldr	r0, [pc, #108]	; (80003a8 <SystemInit+0xd0>)
  RCC->D1CFGR = 0x00000000;
 800033c:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 800033e:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8000340:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8000342:	629c      	str	r4, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x01FF0000;
 8000344:	62d8      	str	r0, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x01010280;
 8000346:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000348:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800034a:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800034c:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800034e:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000350:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000352:	6818      	ldr	r0, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000354:	4c15      	ldr	r4, [pc, #84]	; (80003ac <SystemInit+0xd4>)
  RCC->CR &= 0xFFFBFFFFU;
 8000356:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800035a:	4d15      	ldr	r5, [pc, #84]	; (80003b0 <SystemInit+0xd8>)
 800035c:	4915      	ldr	r1, [pc, #84]	; (80003b4 <SystemInit+0xdc>)
  RCC->CR &= 0xFFFBFFFFU;
 800035e:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 8000360:	661a      	str	r2, [r3, #96]	; 0x60
  EXTI_D2->EMR3 |= 0x4000UL;
 8000362:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000364:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000368:	6263      	str	r3, [r4, #36]	; 0x24
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800036a:	682b      	ldr	r3, [r5, #0]
 800036c:	4019      	ands	r1, r3
 800036e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8000372:	d202      	bcs.n	800037a <SystemInit+0xa2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000374:	4b10      	ldr	r3, [pc, #64]	; (80003b8 <SystemInit+0xe0>)
 8000376:	2201      	movs	r2, #1
 8000378:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800037a:	4910      	ldr	r1, [pc, #64]	; (80003bc <SystemInit+0xe4>)
 800037c:	f243 00d2 	movw	r0, #12498	; 0x30d2

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8000380:	4b03      	ldr	r3, [pc, #12]	; (8000390 <SystemInit+0xb8>)
 8000382:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000386:	6008      	str	r0, [r1, #0]
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8000388:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 800038a:	bc30      	pop	{r4, r5}
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop
 8000390:	e000ed00 	.word	0xe000ed00
 8000394:	52002000 	.word	0x52002000
 8000398:	58024400 	.word	0x58024400
 800039c:	eaf6ed7f 	.word	0xeaf6ed7f
 80003a0:	01010280 	.word	0x01010280
 80003a4:	02020200 	.word	0x02020200
 80003a8:	01ff0000 	.word	0x01ff0000
 80003ac:	580000c0 	.word	0x580000c0
 80003b0:	5c001000 	.word	0x5c001000
 80003b4:	ffff0000 	.word	0xffff0000
 80003b8:	51008108 	.word	0x51008108
 80003bc:	52004000 	.word	0x52004000

080003c0 <vNOP>:
};

/* Implementation*/

/*********************0x0X*/
void vNOP(){          }
 80003c0:	4770      	bx	lr
 80003c2:	bf00      	nop

080003c4 <vINCs_BC>:
void vLDs_BC_d16(){   reg.BC = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
void vLD_BC_A(){      vGBMemoryWrite(reg.BC, reg.A);}
void vINCs_BC(){      reg.BC++;}
 80003c4:	4a02      	ldr	r2, [pc, #8]	; (80003d0 <vINCs_BC+0xc>)
 80003c6:	8853      	ldrh	r3, [r2, #2]
 80003c8:	3301      	adds	r3, #1
 80003ca:	8053      	strh	r3, [r2, #2]
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop
 80003d0:	24001254 	.word	0x24001254

080003d4 <vDECs_BC>:
void vLD_B_d8(){      reg.B = ucGBMemoryRead(reg.PC - 1);}
void vRLCA(){         vGBFunctionRLCA(&reg.A, &reg.F);}
void vLDs_a16_SP(){   vGBMemoryWrite(concat_16bit_bigEndian(ucGBMemoryRead(reg.PC -2), ucGBMemoryRead(reg.PC - 1)), reg.SP);}
void vADDs_HL_BC(){   vGBFunction16bitADD(&reg.HL, reg.BC, &reg.F);}
void vLD_A_BC(){      reg.A = ucGBMemoryRead(reg.BC);}
void vDECs_BC(){      reg.BC--;}
 80003d4:	4a02      	ldr	r2, [pc, #8]	; (80003e0 <vDECs_BC+0xc>)
 80003d6:	8853      	ldrh	r3, [r2, #2]
 80003d8:	3b01      	subs	r3, #1
 80003da:	8053      	strh	r3, [r2, #2]
 80003dc:	4770      	bx	lr
 80003de:	bf00      	nop
 80003e0:	24001254 	.word	0x24001254

080003e4 <vSTOP>:
void vDEC_C(){        v8bitRegisterDEC(&reg.C, &reg.F);}
void vLD_C_d8(){      reg.C = ucGBMemoryRead(reg.PC - 1);}
void vRRCA(){         vGBFunctionRRCA(&reg.A, &reg.F);}

/*********************0x1X*/
void vSTOP(){         ucSTOPPED = 1;}                                    // MORE NEEDED TO IMPLEMENT LATER
 80003e4:	4b01      	ldr	r3, [pc, #4]	; (80003ec <vSTOP+0x8>)
 80003e6:	2201      	movs	r2, #1
 80003e8:	701a      	strb	r2, [r3, #0]
 80003ea:	4770      	bx	lr
 80003ec:	24001099 	.word	0x24001099

080003f0 <vINCs_DE>:
void vLDs_DE_d16(){   reg.DE = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
void vLD_DE_A(){      vGBMemoryWrite(reg.DE, reg.A);}
void vINCs_DE(){      reg.DE++;}
 80003f0:	4a02      	ldr	r2, [pc, #8]	; (80003fc <vINCs_DE+0xc>)
 80003f2:	8893      	ldrh	r3, [r2, #4]
 80003f4:	3301      	adds	r3, #1
 80003f6:	8093      	strh	r3, [r2, #4]
 80003f8:	4770      	bx	lr
 80003fa:	bf00      	nop
 80003fc:	24001254 	.word	0x24001254

08000400 <vDECs_DE>:
void vLD_D_d8(){      reg.D = ucGBMemoryRead(reg.PC - 1);}
void vRLA(){          vGBFunctionRLA(&reg.A, &reg.F);}
void vJR_r8(){        reg.PC += (int8_t) ucGBMemoryRead(reg.PC - 1);}
void vADDs_HL_DE(){   vGBFunction16bitADD(&reg.HL, reg.DE, &reg.F);}
void vLD_A_DE(){      reg.A = ucGBMemoryRead(reg.DE);}
void vDECs_DE(){      reg.DE--;}
 8000400:	4a02      	ldr	r2, [pc, #8]	; (800040c <vDECs_DE+0xc>)
 8000402:	8893      	ldrh	r3, [r2, #4]
 8000404:	3b01      	subs	r3, #1
 8000406:	8093      	strh	r3, [r2, #4]
 8000408:	4770      	bx	lr
 800040a:	bf00      	nop
 800040c:	24001254 	.word	0x24001254

08000410 <vINCs_HL>:

/*********************0x2X*/
void vJR_NZ_r8(){     customDuration = vGBFunctionJR_NZ(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
void vLDs_HL_d16(){   reg.HL = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
void vLD_HLI_A(){     vGBMemoryWrite(reg.HL, reg.A); reg.HL++;}
void vINCs_HL(){      reg.HL++;}
 8000410:	4a02      	ldr	r2, [pc, #8]	; (800041c <vINCs_HL+0xc>)
 8000412:	88d3      	ldrh	r3, [r2, #6]
 8000414:	3301      	adds	r3, #1
 8000416:	80d3      	strh	r3, [r2, #6]
 8000418:	4770      	bx	lr
 800041a:	bf00      	nop
 800041c:	24001254 	.word	0x24001254

08000420 <vDECs_HL>:
void vLD_H_d8(){      reg.H = ucGBMemoryRead(reg.PC - 1);}
void vDAA(){          vGBFunctionDAA(&reg.A, &reg.F);}
void vJR_Z_r8(){      customDuration = vGBFunctionJR_Z(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
void vADDs_HL_HL(){   vGBFunction16bitADD(&reg.HL, reg.HL, &reg.F);}
void vLD_A_HLI(){     reg.A = ucGBMemoryRead(reg.HL); reg.HL++;}
void vDECs_HL(){      reg.HL--;}
 8000420:	4a02      	ldr	r2, [pc, #8]	; (800042c <vDECs_HL+0xc>)
 8000422:	88d3      	ldrh	r3, [r2, #6]
 8000424:	3b01      	subs	r3, #1
 8000426:	80d3      	strh	r3, [r2, #6]
 8000428:	4770      	bx	lr
 800042a:	bf00      	nop
 800042c:	24001254 	.word	0x24001254

08000430 <vINCs_SP>:

/*********************0x3X*/
void vJR_NC_r8(){     customDuration = vGBFunctionJR_NC(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
void vLDs_SP_d16(){   reg.SP = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
void vLD_HLD_A(){     vGBMemoryWrite(reg.HL, reg.A); reg.HL--;}
void vINCs_SP(){      reg.SP++;}
 8000430:	4a02      	ldr	r2, [pc, #8]	; (800043c <vINCs_SP+0xc>)
 8000432:	8913      	ldrh	r3, [r2, #8]
 8000434:	3301      	adds	r3, #1
 8000436:	8113      	strh	r3, [r2, #8]
 8000438:	4770      	bx	lr
 800043a:	bf00      	nop
 800043c:	24001254 	.word	0x24001254

08000440 <vDECs_SP>:
void vLD_HL_d8(){     vGBMemoryWrite(reg.HL, ucGBMemoryRead(reg.PC - 1));}
void vSCF(){          resetbit(&reg.F, N_FLAG); resetbit(&reg.F, H_FLAG); setbit(&reg.F, C_FLAG);}
void vJR_C_r8(){      customDuration = vGBFunctionJR_C(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
void vADDs_HL_SP(){   vGBFunction16bitADD(&reg.HL, reg.SP, &reg.F);}
void vLD_A_HLD(){     reg.A = ucGBMemoryRead(reg.HL); reg.HL--;}
void vDECs_SP(){      reg.SP--;}
 8000440:	4a02      	ldr	r2, [pc, #8]	; (800044c <vDECs_SP+0xc>)
 8000442:	8913      	ldrh	r3, [r2, #8]
 8000444:	3b01      	subs	r3, #1
 8000446:	8113      	strh	r3, [r2, #8]
 8000448:	4770      	bx	lr
 800044a:	bf00      	nop
 800044c:	24001254 	.word	0x24001254

08000450 <vLD_B_C>:
void vLD_A_d8(){      reg.A = ucGBMemoryRead(reg.PC - 1);}
void vCCF(){          resetbit(&reg.F, N_FLAG); resetbit(&reg.F, H_FLAG); (checkbit(reg.F, C_FLAG)) ? resetbit(&reg.F, C_FLAG) : setbit(&reg.F, C_FLAG);}

/*********************0x4X*/
void vLD_B_B(){       reg.B = reg.B;}
void vLD_B_C(){       reg.B = reg.C;}
 8000450:	4b01      	ldr	r3, [pc, #4]	; (8000458 <vLD_B_C+0x8>)
 8000452:	789a      	ldrb	r2, [r3, #2]
 8000454:	70da      	strb	r2, [r3, #3]
 8000456:	4770      	bx	lr
 8000458:	24001254 	.word	0x24001254

0800045c <vLD_B_D>:
void vLD_B_D(){       reg.B = reg.D;}
 800045c:	4b01      	ldr	r3, [pc, #4]	; (8000464 <vLD_B_D+0x8>)
 800045e:	795a      	ldrb	r2, [r3, #5]
 8000460:	70da      	strb	r2, [r3, #3]
 8000462:	4770      	bx	lr
 8000464:	24001254 	.word	0x24001254

08000468 <vLD_B_E>:
void vLD_B_E(){       reg.B = reg.E;}
 8000468:	4b01      	ldr	r3, [pc, #4]	; (8000470 <vLD_B_E+0x8>)
 800046a:	791a      	ldrb	r2, [r3, #4]
 800046c:	70da      	strb	r2, [r3, #3]
 800046e:	4770      	bx	lr
 8000470:	24001254 	.word	0x24001254

08000474 <vLD_B_H>:
void vLD_B_H(){       reg.B = reg.H;}
 8000474:	4b01      	ldr	r3, [pc, #4]	; (800047c <vLD_B_H+0x8>)
 8000476:	79da      	ldrb	r2, [r3, #7]
 8000478:	70da      	strb	r2, [r3, #3]
 800047a:	4770      	bx	lr
 800047c:	24001254 	.word	0x24001254

08000480 <vLD_B_L>:
void vLD_B_L(){       reg.B = reg.L;}
 8000480:	4b01      	ldr	r3, [pc, #4]	; (8000488 <vLD_B_L+0x8>)
 8000482:	799a      	ldrb	r2, [r3, #6]
 8000484:	70da      	strb	r2, [r3, #3]
 8000486:	4770      	bx	lr
 8000488:	24001254 	.word	0x24001254

0800048c <vLD_B_A>:
void vLD_B_HL(){      reg.B = ucGBMemoryRead(reg.HL);}
void vLD_B_A(){       reg.B = reg.A;}
 800048c:	4b01      	ldr	r3, [pc, #4]	; (8000494 <vLD_B_A+0x8>)
 800048e:	785a      	ldrb	r2, [r3, #1]
 8000490:	70da      	strb	r2, [r3, #3]
 8000492:	4770      	bx	lr
 8000494:	24001254 	.word	0x24001254

08000498 <vLD_C_B>:
void vLD_C_B(){       reg.C = reg.B;}
 8000498:	4b01      	ldr	r3, [pc, #4]	; (80004a0 <vLD_C_B+0x8>)
 800049a:	78da      	ldrb	r2, [r3, #3]
 800049c:	709a      	strb	r2, [r3, #2]
 800049e:	4770      	bx	lr
 80004a0:	24001254 	.word	0x24001254

080004a4 <vLD_C_D>:
void vLD_C_C(){       reg.C = reg.C;}
void vLD_C_D(){       reg.C = reg.D;}
 80004a4:	4b01      	ldr	r3, [pc, #4]	; (80004ac <vLD_C_D+0x8>)
 80004a6:	795a      	ldrb	r2, [r3, #5]
 80004a8:	709a      	strb	r2, [r3, #2]
 80004aa:	4770      	bx	lr
 80004ac:	24001254 	.word	0x24001254

080004b0 <vLD_C_E>:
void vLD_C_E(){       reg.C = reg.E;}
 80004b0:	4b01      	ldr	r3, [pc, #4]	; (80004b8 <vLD_C_E+0x8>)
 80004b2:	791a      	ldrb	r2, [r3, #4]
 80004b4:	709a      	strb	r2, [r3, #2]
 80004b6:	4770      	bx	lr
 80004b8:	24001254 	.word	0x24001254

080004bc <vLD_C_H>:
void vLD_C_H(){       reg.C = reg.H;}
 80004bc:	4b01      	ldr	r3, [pc, #4]	; (80004c4 <vLD_C_H+0x8>)
 80004be:	79da      	ldrb	r2, [r3, #7]
 80004c0:	709a      	strb	r2, [r3, #2]
 80004c2:	4770      	bx	lr
 80004c4:	24001254 	.word	0x24001254

080004c8 <vLD_C_L>:
void vLD_C_L(){       reg.C = reg.L;}
 80004c8:	4b01      	ldr	r3, [pc, #4]	; (80004d0 <vLD_C_L+0x8>)
 80004ca:	799a      	ldrb	r2, [r3, #6]
 80004cc:	709a      	strb	r2, [r3, #2]
 80004ce:	4770      	bx	lr
 80004d0:	24001254 	.word	0x24001254

080004d4 <vLD_C_A>:
void vLD_C_HL(){      reg.C = ucGBMemoryRead(reg.HL);}
void vLD_C_A(){       reg.C = reg.A;}
 80004d4:	4b01      	ldr	r3, [pc, #4]	; (80004dc <vLD_C_A+0x8>)
 80004d6:	785a      	ldrb	r2, [r3, #1]
 80004d8:	709a      	strb	r2, [r3, #2]
 80004da:	4770      	bx	lr
 80004dc:	24001254 	.word	0x24001254

080004e0 <vLD_D_B>:

/*********************0x5X*/
void vLD_D_B(){       reg.D = reg.B;}
 80004e0:	4b01      	ldr	r3, [pc, #4]	; (80004e8 <vLD_D_B+0x8>)
 80004e2:	78da      	ldrb	r2, [r3, #3]
 80004e4:	715a      	strb	r2, [r3, #5]
 80004e6:	4770      	bx	lr
 80004e8:	24001254 	.word	0x24001254

080004ec <vLD_D_C>:
void vLD_D_C(){       reg.D = reg.C;}
 80004ec:	4b01      	ldr	r3, [pc, #4]	; (80004f4 <vLD_D_C+0x8>)
 80004ee:	789a      	ldrb	r2, [r3, #2]
 80004f0:	715a      	strb	r2, [r3, #5]
 80004f2:	4770      	bx	lr
 80004f4:	24001254 	.word	0x24001254

080004f8 <vLD_D_E>:
void vLD_D_D(){       reg.D = reg.D;}
void vLD_D_E(){       reg.D = reg.E;}
 80004f8:	4b01      	ldr	r3, [pc, #4]	; (8000500 <vLD_D_E+0x8>)
 80004fa:	791a      	ldrb	r2, [r3, #4]
 80004fc:	715a      	strb	r2, [r3, #5]
 80004fe:	4770      	bx	lr
 8000500:	24001254 	.word	0x24001254

08000504 <vLD_D_H>:
void vLD_D_H(){       reg.D = reg.H;}
 8000504:	4b01      	ldr	r3, [pc, #4]	; (800050c <vLD_D_H+0x8>)
 8000506:	79da      	ldrb	r2, [r3, #7]
 8000508:	715a      	strb	r2, [r3, #5]
 800050a:	4770      	bx	lr
 800050c:	24001254 	.word	0x24001254

08000510 <vLD_D_L>:
void vLD_D_L(){       reg.D = reg.L;}
 8000510:	4b01      	ldr	r3, [pc, #4]	; (8000518 <vLD_D_L+0x8>)
 8000512:	799a      	ldrb	r2, [r3, #6]
 8000514:	715a      	strb	r2, [r3, #5]
 8000516:	4770      	bx	lr
 8000518:	24001254 	.word	0x24001254

0800051c <vLD_D_A>:
void vLD_D_HL(){      reg.D = ucGBMemoryRead(reg.HL);}
void vLD_D_A(){       reg.D = reg.A;}
 800051c:	4b01      	ldr	r3, [pc, #4]	; (8000524 <vLD_D_A+0x8>)
 800051e:	785a      	ldrb	r2, [r3, #1]
 8000520:	715a      	strb	r2, [r3, #5]
 8000522:	4770      	bx	lr
 8000524:	24001254 	.word	0x24001254

08000528 <vLD_E_B>:
void vLD_E_B(){       reg.E = reg.B;}
 8000528:	4b01      	ldr	r3, [pc, #4]	; (8000530 <vLD_E_B+0x8>)
 800052a:	78da      	ldrb	r2, [r3, #3]
 800052c:	711a      	strb	r2, [r3, #4]
 800052e:	4770      	bx	lr
 8000530:	24001254 	.word	0x24001254

08000534 <vLD_E_C>:
void vLD_E_C(){       reg.E = reg.C;}
 8000534:	4b01      	ldr	r3, [pc, #4]	; (800053c <vLD_E_C+0x8>)
 8000536:	789a      	ldrb	r2, [r3, #2]
 8000538:	711a      	strb	r2, [r3, #4]
 800053a:	4770      	bx	lr
 800053c:	24001254 	.word	0x24001254

08000540 <vLD_E_D>:
void vLD_E_D(){       reg.E = reg.D;}
 8000540:	4b01      	ldr	r3, [pc, #4]	; (8000548 <vLD_E_D+0x8>)
 8000542:	795a      	ldrb	r2, [r3, #5]
 8000544:	711a      	strb	r2, [r3, #4]
 8000546:	4770      	bx	lr
 8000548:	24001254 	.word	0x24001254

0800054c <vLD_E_H>:
void vLD_E_E(){       reg.E = reg.E;}
void vLD_E_H(){       reg.E = reg.H;}
 800054c:	4b01      	ldr	r3, [pc, #4]	; (8000554 <vLD_E_H+0x8>)
 800054e:	79da      	ldrb	r2, [r3, #7]
 8000550:	711a      	strb	r2, [r3, #4]
 8000552:	4770      	bx	lr
 8000554:	24001254 	.word	0x24001254

08000558 <vLD_E_L>:
void vLD_E_L(){       reg.E = reg.L;}
 8000558:	4b01      	ldr	r3, [pc, #4]	; (8000560 <vLD_E_L+0x8>)
 800055a:	799a      	ldrb	r2, [r3, #6]
 800055c:	711a      	strb	r2, [r3, #4]
 800055e:	4770      	bx	lr
 8000560:	24001254 	.word	0x24001254

08000564 <vLD_E_A>:
void vLD_E_HL(){      reg.E = ucGBMemoryRead(reg.HL);}
void vLD_E_A(){       reg.E = reg.A;}
 8000564:	4b01      	ldr	r3, [pc, #4]	; (800056c <vLD_E_A+0x8>)
 8000566:	785a      	ldrb	r2, [r3, #1]
 8000568:	711a      	strb	r2, [r3, #4]
 800056a:	4770      	bx	lr
 800056c:	24001254 	.word	0x24001254

08000570 <vLD_H_B>:

/*********************0x6X*/
void vLD_H_B(){       reg.H = reg.B;}
 8000570:	4b01      	ldr	r3, [pc, #4]	; (8000578 <vLD_H_B+0x8>)
 8000572:	78da      	ldrb	r2, [r3, #3]
 8000574:	71da      	strb	r2, [r3, #7]
 8000576:	4770      	bx	lr
 8000578:	24001254 	.word	0x24001254

0800057c <vLD_H_C>:
void vLD_H_C(){       reg.H = reg.C;}
 800057c:	4b01      	ldr	r3, [pc, #4]	; (8000584 <vLD_H_C+0x8>)
 800057e:	789a      	ldrb	r2, [r3, #2]
 8000580:	71da      	strb	r2, [r3, #7]
 8000582:	4770      	bx	lr
 8000584:	24001254 	.word	0x24001254

08000588 <vLD_H_D>:
void vLD_H_D(){       reg.H = reg.D;}
 8000588:	4b01      	ldr	r3, [pc, #4]	; (8000590 <vLD_H_D+0x8>)
 800058a:	795a      	ldrb	r2, [r3, #5]
 800058c:	71da      	strb	r2, [r3, #7]
 800058e:	4770      	bx	lr
 8000590:	24001254 	.word	0x24001254

08000594 <vLD_H_E>:
void vLD_H_E(){       reg.H = reg.E;}
 8000594:	4b01      	ldr	r3, [pc, #4]	; (800059c <vLD_H_E+0x8>)
 8000596:	791a      	ldrb	r2, [r3, #4]
 8000598:	71da      	strb	r2, [r3, #7]
 800059a:	4770      	bx	lr
 800059c:	24001254 	.word	0x24001254

080005a0 <vLD_H_L>:
void vLD_H_H(){       reg.H = reg.H;}
void vLD_H_L(){       reg.H = reg.L;}
 80005a0:	4b01      	ldr	r3, [pc, #4]	; (80005a8 <vLD_H_L+0x8>)
 80005a2:	799a      	ldrb	r2, [r3, #6]
 80005a4:	71da      	strb	r2, [r3, #7]
 80005a6:	4770      	bx	lr
 80005a8:	24001254 	.word	0x24001254

080005ac <vLD_H_A>:
void vLD_H_HL(){      reg.H = ucGBMemoryRead(reg.HL);}
void vLD_H_A(){       reg.H = reg.A;}
 80005ac:	4b01      	ldr	r3, [pc, #4]	; (80005b4 <vLD_H_A+0x8>)
 80005ae:	785a      	ldrb	r2, [r3, #1]
 80005b0:	71da      	strb	r2, [r3, #7]
 80005b2:	4770      	bx	lr
 80005b4:	24001254 	.word	0x24001254

080005b8 <vLD_L_B>:
void vLD_L_B(){       reg.L = reg.B;}
 80005b8:	4b01      	ldr	r3, [pc, #4]	; (80005c0 <vLD_L_B+0x8>)
 80005ba:	78da      	ldrb	r2, [r3, #3]
 80005bc:	719a      	strb	r2, [r3, #6]
 80005be:	4770      	bx	lr
 80005c0:	24001254 	.word	0x24001254

080005c4 <vLD_L_C>:
void vLD_L_C(){       reg.L = reg.C;}
 80005c4:	4b01      	ldr	r3, [pc, #4]	; (80005cc <vLD_L_C+0x8>)
 80005c6:	789a      	ldrb	r2, [r3, #2]
 80005c8:	719a      	strb	r2, [r3, #6]
 80005ca:	4770      	bx	lr
 80005cc:	24001254 	.word	0x24001254

080005d0 <vLD_L_D>:
void vLD_L_D(){       reg.L = reg.D;}
 80005d0:	4b01      	ldr	r3, [pc, #4]	; (80005d8 <vLD_L_D+0x8>)
 80005d2:	795a      	ldrb	r2, [r3, #5]
 80005d4:	719a      	strb	r2, [r3, #6]
 80005d6:	4770      	bx	lr
 80005d8:	24001254 	.word	0x24001254

080005dc <vLD_L_E>:
void vLD_L_E(){       reg.L = reg.E;}
 80005dc:	4b01      	ldr	r3, [pc, #4]	; (80005e4 <vLD_L_E+0x8>)
 80005de:	791a      	ldrb	r2, [r3, #4]
 80005e0:	719a      	strb	r2, [r3, #6]
 80005e2:	4770      	bx	lr
 80005e4:	24001254 	.word	0x24001254

080005e8 <vLD_L_H>:
void vLD_L_H(){       reg.L = reg.H;}
 80005e8:	4b01      	ldr	r3, [pc, #4]	; (80005f0 <vLD_L_H+0x8>)
 80005ea:	79da      	ldrb	r2, [r3, #7]
 80005ec:	719a      	strb	r2, [r3, #6]
 80005ee:	4770      	bx	lr
 80005f0:	24001254 	.word	0x24001254

080005f4 <vLD_L_A>:
void vLD_L_L(){       reg.L = reg.L;}
void vLD_L_HL(){      reg.L = ucGBMemoryRead(reg.HL);}
void vLD_L_A(){       reg.L = reg.A;}
 80005f4:	4b01      	ldr	r3, [pc, #4]	; (80005fc <vLD_L_A+0x8>)
 80005f6:	785a      	ldrb	r2, [r3, #1]
 80005f8:	719a      	strb	r2, [r3, #6]
 80005fa:	4770      	bx	lr
 80005fc:	24001254 	.word	0x24001254

08000600 <vHALT>:
void vLD_HL_C(){      vGBMemoryWrite(reg.HL, reg.C);}
void vLD_HL_D(){      vGBMemoryWrite(reg.HL, reg.D);}
void vLD_HL_E(){      vGBMemoryWrite(reg.HL, reg.E);}
void vLD_HL_H(){      vGBMemoryWrite(reg.HL, reg.H);}
void vLD_HL_L(){      vGBMemoryWrite(reg.HL, reg.L);}
void vHALT(){         ucHALTED = 1;}
 8000600:	4b01      	ldr	r3, [pc, #4]	; (8000608 <vHALT+0x8>)
 8000602:	2201      	movs	r2, #1
 8000604:	701a      	strb	r2, [r3, #0]
 8000606:	4770      	bx	lr
 8000608:	24001096 	.word	0x24001096

0800060c <vLD_A_B>:
void vLD_HL_A(){      vGBMemoryWrite(reg.HL, reg.A);}
void vLD_A_B(){       reg.A = reg.B;}
 800060c:	4b01      	ldr	r3, [pc, #4]	; (8000614 <vLD_A_B+0x8>)
 800060e:	78da      	ldrb	r2, [r3, #3]
 8000610:	705a      	strb	r2, [r3, #1]
 8000612:	4770      	bx	lr
 8000614:	24001254 	.word	0x24001254

08000618 <vLD_A_C>:
void vLD_A_C(){       reg.A = reg.C;}
 8000618:	4b01      	ldr	r3, [pc, #4]	; (8000620 <vLD_A_C+0x8>)
 800061a:	789a      	ldrb	r2, [r3, #2]
 800061c:	705a      	strb	r2, [r3, #1]
 800061e:	4770      	bx	lr
 8000620:	24001254 	.word	0x24001254

08000624 <vLD_A_D>:
void vLD_A_D(){       reg.A = reg.D;}
 8000624:	4b01      	ldr	r3, [pc, #4]	; (800062c <vLD_A_D+0x8>)
 8000626:	795a      	ldrb	r2, [r3, #5]
 8000628:	705a      	strb	r2, [r3, #1]
 800062a:	4770      	bx	lr
 800062c:	24001254 	.word	0x24001254

08000630 <vLD_A_E>:
void vLD_A_E(){       reg.A = reg.E;}
 8000630:	4b01      	ldr	r3, [pc, #4]	; (8000638 <vLD_A_E+0x8>)
 8000632:	791a      	ldrb	r2, [r3, #4]
 8000634:	705a      	strb	r2, [r3, #1]
 8000636:	4770      	bx	lr
 8000638:	24001254 	.word	0x24001254

0800063c <vLD_A_H>:
void vLD_A_H(){       reg.A = reg.H;}
 800063c:	4b01      	ldr	r3, [pc, #4]	; (8000644 <vLD_A_H+0x8>)
 800063e:	79da      	ldrb	r2, [r3, #7]
 8000640:	705a      	strb	r2, [r3, #1]
 8000642:	4770      	bx	lr
 8000644:	24001254 	.word	0x24001254

08000648 <vLD_A_L>:
void vLD_A_L(){       reg.A = reg.L;}
 8000648:	4b01      	ldr	r3, [pc, #4]	; (8000650 <vLD_A_L+0x8>)
 800064a:	799a      	ldrb	r2, [r3, #6]
 800064c:	705a      	strb	r2, [r3, #1]
 800064e:	4770      	bx	lr
 8000650:	24001254 	.word	0x24001254

08000654 <vAND_B>:
void vSBC_A_L(){      vGBFunctionSBC(&reg.A, &reg.F, reg.L);}
void vSBC_A_HL(){     vGBFunctionSBC(&reg.A, &reg.F, ucGBMemoryRead(reg.HL));}
void vSBC_A_A(){      vGBFunctionSBC(&reg.A, &reg.F, reg.A);}

/*********************0xAX*/
void vAND_B(){        reg.A &= reg.B; reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 8000654:	4b05      	ldr	r3, [pc, #20]	; (800066c <vAND_B+0x18>)
 8000656:	785a      	ldrb	r2, [r3, #1]
 8000658:	78d9      	ldrb	r1, [r3, #3]
 800065a:	400a      	ands	r2, r1
 800065c:	2a00      	cmp	r2, #0
 800065e:	705a      	strb	r2, [r3, #1]
 8000660:	bf0c      	ite	eq
 8000662:	22a0      	moveq	r2, #160	; 0xa0
 8000664:	2220      	movne	r2, #32
 8000666:	701a      	strb	r2, [r3, #0]
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop
 800066c:	24001254 	.word	0x24001254

08000670 <vAND_C>:
void vAND_C(){        reg.A &= reg.C; reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 8000670:	4b05      	ldr	r3, [pc, #20]	; (8000688 <vAND_C+0x18>)
 8000672:	785a      	ldrb	r2, [r3, #1]
 8000674:	7899      	ldrb	r1, [r3, #2]
 8000676:	400a      	ands	r2, r1
 8000678:	2a00      	cmp	r2, #0
 800067a:	705a      	strb	r2, [r3, #1]
 800067c:	bf0c      	ite	eq
 800067e:	22a0      	moveq	r2, #160	; 0xa0
 8000680:	2220      	movne	r2, #32
 8000682:	701a      	strb	r2, [r3, #0]
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop
 8000688:	24001254 	.word	0x24001254

0800068c <vAND_D>:
void vAND_D(){        reg.A &= reg.D; reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 800068c:	4b05      	ldr	r3, [pc, #20]	; (80006a4 <vAND_D+0x18>)
 800068e:	785a      	ldrb	r2, [r3, #1]
 8000690:	7959      	ldrb	r1, [r3, #5]
 8000692:	400a      	ands	r2, r1
 8000694:	2a00      	cmp	r2, #0
 8000696:	705a      	strb	r2, [r3, #1]
 8000698:	bf0c      	ite	eq
 800069a:	22a0      	moveq	r2, #160	; 0xa0
 800069c:	2220      	movne	r2, #32
 800069e:	701a      	strb	r2, [r3, #0]
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	24001254 	.word	0x24001254

080006a8 <vAND_E>:
void vAND_E(){        reg.A &= reg.E; reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 80006a8:	4b05      	ldr	r3, [pc, #20]	; (80006c0 <vAND_E+0x18>)
 80006aa:	785a      	ldrb	r2, [r3, #1]
 80006ac:	7919      	ldrb	r1, [r3, #4]
 80006ae:	400a      	ands	r2, r1
 80006b0:	2a00      	cmp	r2, #0
 80006b2:	705a      	strb	r2, [r3, #1]
 80006b4:	bf0c      	ite	eq
 80006b6:	22a0      	moveq	r2, #160	; 0xa0
 80006b8:	2220      	movne	r2, #32
 80006ba:	701a      	strb	r2, [r3, #0]
 80006bc:	4770      	bx	lr
 80006be:	bf00      	nop
 80006c0:	24001254 	.word	0x24001254

080006c4 <vAND_H>:
void vAND_H(){        reg.A &= reg.H; reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 80006c4:	4b05      	ldr	r3, [pc, #20]	; (80006dc <vAND_H+0x18>)
 80006c6:	785a      	ldrb	r2, [r3, #1]
 80006c8:	79d9      	ldrb	r1, [r3, #7]
 80006ca:	400a      	ands	r2, r1
 80006cc:	2a00      	cmp	r2, #0
 80006ce:	705a      	strb	r2, [r3, #1]
 80006d0:	bf0c      	ite	eq
 80006d2:	22a0      	moveq	r2, #160	; 0xa0
 80006d4:	2220      	movne	r2, #32
 80006d6:	701a      	strb	r2, [r3, #0]
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	24001254 	.word	0x24001254

080006e0 <vAND_L>:
void vAND_L(){        reg.A &= reg.L; reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 80006e0:	4b05      	ldr	r3, [pc, #20]	; (80006f8 <vAND_L+0x18>)
 80006e2:	785a      	ldrb	r2, [r3, #1]
 80006e4:	7999      	ldrb	r1, [r3, #6]
 80006e6:	400a      	ands	r2, r1
 80006e8:	2a00      	cmp	r2, #0
 80006ea:	705a      	strb	r2, [r3, #1]
 80006ec:	bf0c      	ite	eq
 80006ee:	22a0      	moveq	r2, #160	; 0xa0
 80006f0:	2220      	movne	r2, #32
 80006f2:	701a      	strb	r2, [r3, #0]
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	24001254 	.word	0x24001254

080006fc <vAND_A>:
void vAND_HL(){       reg.A &= ucGBMemoryRead(reg.HL); reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
void vAND_A(){        reg.A &= reg.A; reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 80006fc:	4b03      	ldr	r3, [pc, #12]	; (800070c <vAND_A+0x10>)
 80006fe:	785a      	ldrb	r2, [r3, #1]
 8000700:	2a00      	cmp	r2, #0
 8000702:	bf0c      	ite	eq
 8000704:	22a0      	moveq	r2, #160	; 0xa0
 8000706:	2220      	movne	r2, #32
 8000708:	701a      	strb	r2, [r3, #0]
 800070a:	4770      	bx	lr
 800070c:	24001254 	.word	0x24001254

08000710 <vXOR_B>:
void vXOR_B(){        reg.A ^= reg.B; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000710:	4b05      	ldr	r3, [pc, #20]	; (8000728 <vXOR_B+0x18>)
 8000712:	785a      	ldrb	r2, [r3, #1]
 8000714:	78d9      	ldrb	r1, [r3, #3]
 8000716:	ea82 0001 	eor.w	r0, r2, r1
 800071a:	428a      	cmp	r2, r1
 800071c:	bf0c      	ite	eq
 800071e:	2280      	moveq	r2, #128	; 0x80
 8000720:	2200      	movne	r2, #0
 8000722:	7058      	strb	r0, [r3, #1]
 8000724:	701a      	strb	r2, [r3, #0]
 8000726:	4770      	bx	lr
 8000728:	24001254 	.word	0x24001254

0800072c <vXOR_C>:
void vXOR_C(){        reg.A ^= reg.C; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 800072c:	4b05      	ldr	r3, [pc, #20]	; (8000744 <vXOR_C+0x18>)
 800072e:	785a      	ldrb	r2, [r3, #1]
 8000730:	7899      	ldrb	r1, [r3, #2]
 8000732:	ea82 0001 	eor.w	r0, r2, r1
 8000736:	428a      	cmp	r2, r1
 8000738:	bf0c      	ite	eq
 800073a:	2280      	moveq	r2, #128	; 0x80
 800073c:	2200      	movne	r2, #0
 800073e:	7058      	strb	r0, [r3, #1]
 8000740:	701a      	strb	r2, [r3, #0]
 8000742:	4770      	bx	lr
 8000744:	24001254 	.word	0x24001254

08000748 <vXOR_D>:
void vXOR_D(){        reg.A ^= reg.D; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000748:	4b05      	ldr	r3, [pc, #20]	; (8000760 <vXOR_D+0x18>)
 800074a:	785a      	ldrb	r2, [r3, #1]
 800074c:	7959      	ldrb	r1, [r3, #5]
 800074e:	ea82 0001 	eor.w	r0, r2, r1
 8000752:	428a      	cmp	r2, r1
 8000754:	bf0c      	ite	eq
 8000756:	2280      	moveq	r2, #128	; 0x80
 8000758:	2200      	movne	r2, #0
 800075a:	7058      	strb	r0, [r3, #1]
 800075c:	701a      	strb	r2, [r3, #0]
 800075e:	4770      	bx	lr
 8000760:	24001254 	.word	0x24001254

08000764 <vXOR_E>:
void vXOR_E(){        reg.A ^= reg.E; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000764:	4b05      	ldr	r3, [pc, #20]	; (800077c <vXOR_E+0x18>)
 8000766:	785a      	ldrb	r2, [r3, #1]
 8000768:	7919      	ldrb	r1, [r3, #4]
 800076a:	ea82 0001 	eor.w	r0, r2, r1
 800076e:	428a      	cmp	r2, r1
 8000770:	bf0c      	ite	eq
 8000772:	2280      	moveq	r2, #128	; 0x80
 8000774:	2200      	movne	r2, #0
 8000776:	7058      	strb	r0, [r3, #1]
 8000778:	701a      	strb	r2, [r3, #0]
 800077a:	4770      	bx	lr
 800077c:	24001254 	.word	0x24001254

08000780 <vXOR_H>:
void vXOR_H(){        reg.A ^= reg.H; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000780:	4b05      	ldr	r3, [pc, #20]	; (8000798 <vXOR_H+0x18>)
 8000782:	785a      	ldrb	r2, [r3, #1]
 8000784:	79d9      	ldrb	r1, [r3, #7]
 8000786:	ea82 0001 	eor.w	r0, r2, r1
 800078a:	428a      	cmp	r2, r1
 800078c:	bf0c      	ite	eq
 800078e:	2280      	moveq	r2, #128	; 0x80
 8000790:	2200      	movne	r2, #0
 8000792:	7058      	strb	r0, [r3, #1]
 8000794:	701a      	strb	r2, [r3, #0]
 8000796:	4770      	bx	lr
 8000798:	24001254 	.word	0x24001254

0800079c <vXOR_L>:
void vXOR_L(){        reg.A ^= reg.L; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 800079c:	4b05      	ldr	r3, [pc, #20]	; (80007b4 <vXOR_L+0x18>)
 800079e:	785a      	ldrb	r2, [r3, #1]
 80007a0:	7999      	ldrb	r1, [r3, #6]
 80007a2:	ea82 0001 	eor.w	r0, r2, r1
 80007a6:	428a      	cmp	r2, r1
 80007a8:	bf0c      	ite	eq
 80007aa:	2280      	moveq	r2, #128	; 0x80
 80007ac:	2200      	movne	r2, #0
 80007ae:	7058      	strb	r0, [r3, #1]
 80007b0:	701a      	strb	r2, [r3, #0]
 80007b2:	4770      	bx	lr
 80007b4:	24001254 	.word	0x24001254

080007b8 <vXOR_A>:
void vXOR_HL(){       reg.A ^= ucGBMemoryRead(reg.HL); reg.F = (reg.A == 0) ? 0x80 : 0x00;}
void vXOR_A(){        reg.A ^= reg.A; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 80007b8:	4b01      	ldr	r3, [pc, #4]	; (80007c0 <vXOR_A+0x8>)
 80007ba:	2280      	movs	r2, #128	; 0x80
 80007bc:	801a      	strh	r2, [r3, #0]
 80007be:	4770      	bx	lr
 80007c0:	24001254 	.word	0x24001254

080007c4 <vOR_B>:

/*********************0xBX*/
void vOR_B(){         reg.A |= reg.B; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 80007c4:	4b05      	ldr	r3, [pc, #20]	; (80007dc <vOR_B+0x18>)
 80007c6:	785a      	ldrb	r2, [r3, #1]
 80007c8:	78d9      	ldrb	r1, [r3, #3]
 80007ca:	430a      	orrs	r2, r1
 80007cc:	2a00      	cmp	r2, #0
 80007ce:	705a      	strb	r2, [r3, #1]
 80007d0:	bf0c      	ite	eq
 80007d2:	2280      	moveq	r2, #128	; 0x80
 80007d4:	2200      	movne	r2, #0
 80007d6:	701a      	strb	r2, [r3, #0]
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	24001254 	.word	0x24001254

080007e0 <vOR_C>:
void vOR_C(){         reg.A |= reg.C; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 80007e0:	4b05      	ldr	r3, [pc, #20]	; (80007f8 <vOR_C+0x18>)
 80007e2:	785a      	ldrb	r2, [r3, #1]
 80007e4:	7899      	ldrb	r1, [r3, #2]
 80007e6:	430a      	orrs	r2, r1
 80007e8:	2a00      	cmp	r2, #0
 80007ea:	705a      	strb	r2, [r3, #1]
 80007ec:	bf0c      	ite	eq
 80007ee:	2280      	moveq	r2, #128	; 0x80
 80007f0:	2200      	movne	r2, #0
 80007f2:	701a      	strb	r2, [r3, #0]
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	24001254 	.word	0x24001254

080007fc <vOR_D>:
void vOR_D(){         reg.A |= reg.D; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 80007fc:	4b05      	ldr	r3, [pc, #20]	; (8000814 <vOR_D+0x18>)
 80007fe:	785a      	ldrb	r2, [r3, #1]
 8000800:	7959      	ldrb	r1, [r3, #5]
 8000802:	430a      	orrs	r2, r1
 8000804:	2a00      	cmp	r2, #0
 8000806:	705a      	strb	r2, [r3, #1]
 8000808:	bf0c      	ite	eq
 800080a:	2280      	moveq	r2, #128	; 0x80
 800080c:	2200      	movne	r2, #0
 800080e:	701a      	strb	r2, [r3, #0]
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	24001254 	.word	0x24001254

08000818 <vOR_E>:
void vOR_E(){         reg.A |= reg.E; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000818:	4b05      	ldr	r3, [pc, #20]	; (8000830 <vOR_E+0x18>)
 800081a:	785a      	ldrb	r2, [r3, #1]
 800081c:	7919      	ldrb	r1, [r3, #4]
 800081e:	430a      	orrs	r2, r1
 8000820:	2a00      	cmp	r2, #0
 8000822:	705a      	strb	r2, [r3, #1]
 8000824:	bf0c      	ite	eq
 8000826:	2280      	moveq	r2, #128	; 0x80
 8000828:	2200      	movne	r2, #0
 800082a:	701a      	strb	r2, [r3, #0]
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	24001254 	.word	0x24001254

08000834 <vOR_H>:
void vOR_H(){         reg.A |= reg.H; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000834:	4b05      	ldr	r3, [pc, #20]	; (800084c <vOR_H+0x18>)
 8000836:	785a      	ldrb	r2, [r3, #1]
 8000838:	79d9      	ldrb	r1, [r3, #7]
 800083a:	430a      	orrs	r2, r1
 800083c:	2a00      	cmp	r2, #0
 800083e:	705a      	strb	r2, [r3, #1]
 8000840:	bf0c      	ite	eq
 8000842:	2280      	moveq	r2, #128	; 0x80
 8000844:	2200      	movne	r2, #0
 8000846:	701a      	strb	r2, [r3, #0]
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	24001254 	.word	0x24001254

08000850 <vOR_L>:
void vOR_L(){         reg.A |= reg.L; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000850:	4b05      	ldr	r3, [pc, #20]	; (8000868 <vOR_L+0x18>)
 8000852:	785a      	ldrb	r2, [r3, #1]
 8000854:	7999      	ldrb	r1, [r3, #6]
 8000856:	430a      	orrs	r2, r1
 8000858:	2a00      	cmp	r2, #0
 800085a:	705a      	strb	r2, [r3, #1]
 800085c:	bf0c      	ite	eq
 800085e:	2280      	moveq	r2, #128	; 0x80
 8000860:	2200      	movne	r2, #0
 8000862:	701a      	strb	r2, [r3, #0]
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	24001254 	.word	0x24001254

0800086c <vOR_A>:
void vOR_HL(){        reg.A |= ucGBMemoryRead(reg.HL); reg.F = (reg.A == 0) ? 0x80 : 0x00;}
void vOR_A(){         reg.A |= reg.A; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 800086c:	4b03      	ldr	r3, [pc, #12]	; (800087c <vOR_A+0x10>)
 800086e:	785a      	ldrb	r2, [r3, #1]
 8000870:	2a00      	cmp	r2, #0
 8000872:	bf0c      	ite	eq
 8000874:	2280      	moveq	r2, #128	; 0x80
 8000876:	2200      	movne	r2, #0
 8000878:	701a      	strb	r2, [r3, #0]
 800087a:	4770      	bx	lr
 800087c:	24001254 	.word	0x24001254

08000880 <vJP_HL>:
// -----------
void vPUSH_HL(){      vGBFunctionPUSH(&reg.SP, &reg.HL);}
void vAND_d8(){       reg.A &= ucGBMemoryRead(reg.PC - 1); reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
void vRST20H(){       vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0020;}
void vADDs_SP_r8(){   vGBFunctionADD_SP_r8(&reg.SP, &reg.F, ucGBMemoryRead(reg.PC - 1));}
void vJP_HL(){        reg.PC = reg.HL;}
 8000880:	4b01      	ldr	r3, [pc, #4]	; (8000888 <vJP_HL+0x8>)
 8000882:	88da      	ldrh	r2, [r3, #6]
 8000884:	815a      	strh	r2, [r3, #10]
 8000886:	4770      	bx	lr
 8000888:	24001254 	.word	0x24001254

0800088c <vDI>:

/*********************0xFX*/
void vLDH_A_a8(){     reg.A = ucGBMemoryRead(0xFF00 + ucGBMemoryRead(reg.PC - 1));}
void vPOP_AF(){       vGBFunctionPOP(&reg.SP, &reg.AF); reg.AF &= 0xFFF0;}
void vLD_A_fC(){      reg.A = ucGBMemoryRead(0xFF00 + reg.C);}
void vDI(){           ucInterruptMasterEnable = 0;}
 800088c:	4b01      	ldr	r3, [pc, #4]	; (8000894 <vDI+0x8>)
 800088e:	2200      	movs	r2, #0
 8000890:	701a      	strb	r2, [r3, #0]
 8000892:	4770      	bx	lr
 8000894:	24001097 	.word	0x24001097

08000898 <vLDs_SP_HL>:
// -----------
void vPUSH_AF(){      vGBFunctionPUSH(&reg.SP, &reg.AF);}
void vOR_d8(){        reg.A |= ucGBMemoryRead(reg.PC - 1); reg.F = (reg.A == 0) ? 0x80 : 0x00;}
void vRST_30H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0030;}
void vLDs_HL_SP_r8(){ vGBFunctionLD_HL_SP_r8(&reg.HL, &reg.SP, &reg.F, ucGBMemoryRead(reg.PC - 1));}
void vLDs_SP_HL(){    reg.SP = reg.HL;}
 8000898:	4b01      	ldr	r3, [pc, #4]	; (80008a0 <vLDs_SP_HL+0x8>)
 800089a:	88da      	ldrh	r2, [r3, #6]
 800089c:	811a      	strh	r2, [r3, #8]
 800089e:	4770      	bx	lr
 80008a0:	24001254 	.word	0x24001254

080008a4 <vEI>:
void vLD_A_a16(){     reg.A = ucGBMemoryRead(concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1)));}
void vEI(){           ucInterruptMasterEnable = 1;}
 80008a4:	4b01      	ldr	r3, [pc, #4]	; (80008ac <vEI+0x8>)
 80008a6:	2201      	movs	r2, #1
 80008a8:	701a      	strb	r2, [r3, #0]
 80008aa:	4770      	bx	lr
 80008ac:	24001097 	.word	0x24001097

080008b0 <vLD_B_d8>:
void vLD_B_d8(){      reg.B = ucGBMemoryRead(reg.PC - 1);}
 80008b0:	b510      	push	{r4, lr}
 80008b2:	4c04      	ldr	r4, [pc, #16]	; (80008c4 <vLD_B_d8+0x14>)
 80008b4:	8960      	ldrh	r0, [r4, #10]
 80008b6:	3801      	subs	r0, #1
 80008b8:	b280      	uxth	r0, r0
 80008ba:	f002 fe2f 	bl	800351c <ucGBMemoryRead>
 80008be:	70e0      	strb	r0, [r4, #3]
 80008c0:	bd10      	pop	{r4, pc}
 80008c2:	bf00      	nop
 80008c4:	24001254 	.word	0x24001254

080008c8 <vLD_A_BC>:
void vLD_A_BC(){      reg.A = ucGBMemoryRead(reg.BC);}
 80008c8:	b510      	push	{r4, lr}
 80008ca:	4c03      	ldr	r4, [pc, #12]	; (80008d8 <vLD_A_BC+0x10>)
 80008cc:	8860      	ldrh	r0, [r4, #2]
 80008ce:	f002 fe25 	bl	800351c <ucGBMemoryRead>
 80008d2:	7060      	strb	r0, [r4, #1]
 80008d4:	bd10      	pop	{r4, pc}
 80008d6:	bf00      	nop
 80008d8:	24001254 	.word	0x24001254

080008dc <vLD_C_d8>:
void vLD_C_d8(){      reg.C = ucGBMemoryRead(reg.PC - 1);}
 80008dc:	b510      	push	{r4, lr}
 80008de:	4c04      	ldr	r4, [pc, #16]	; (80008f0 <vLD_C_d8+0x14>)
 80008e0:	8960      	ldrh	r0, [r4, #10]
 80008e2:	3801      	subs	r0, #1
 80008e4:	b280      	uxth	r0, r0
 80008e6:	f002 fe19 	bl	800351c <ucGBMemoryRead>
 80008ea:	70a0      	strb	r0, [r4, #2]
 80008ec:	bd10      	pop	{r4, pc}
 80008ee:	bf00      	nop
 80008f0:	24001254 	.word	0x24001254

080008f4 <vLD_D_d8>:
void vLD_D_d8(){      reg.D = ucGBMemoryRead(reg.PC - 1);}
 80008f4:	b510      	push	{r4, lr}
 80008f6:	4c04      	ldr	r4, [pc, #16]	; (8000908 <vLD_D_d8+0x14>)
 80008f8:	8960      	ldrh	r0, [r4, #10]
 80008fa:	3801      	subs	r0, #1
 80008fc:	b280      	uxth	r0, r0
 80008fe:	f002 fe0d 	bl	800351c <ucGBMemoryRead>
 8000902:	7160      	strb	r0, [r4, #5]
 8000904:	bd10      	pop	{r4, pc}
 8000906:	bf00      	nop
 8000908:	24001254 	.word	0x24001254

0800090c <vJR_r8>:
void vJR_r8(){        reg.PC += (int8_t) ucGBMemoryRead(reg.PC - 1);}
 800090c:	b510      	push	{r4, lr}
 800090e:	4c05      	ldr	r4, [pc, #20]	; (8000924 <vJR_r8+0x18>)
 8000910:	8960      	ldrh	r0, [r4, #10]
 8000912:	3801      	subs	r0, #1
 8000914:	b280      	uxth	r0, r0
 8000916:	f002 fe01 	bl	800351c <ucGBMemoryRead>
 800091a:	8963      	ldrh	r3, [r4, #10]
 800091c:	fa43 f080 	sxtab	r0, r3, r0
 8000920:	8160      	strh	r0, [r4, #10]
 8000922:	bd10      	pop	{r4, pc}
 8000924:	24001254 	.word	0x24001254

08000928 <vLD_A_DE>:
void vLD_A_DE(){      reg.A = ucGBMemoryRead(reg.DE);}
 8000928:	b510      	push	{r4, lr}
 800092a:	4c03      	ldr	r4, [pc, #12]	; (8000938 <vLD_A_DE+0x10>)
 800092c:	88a0      	ldrh	r0, [r4, #4]
 800092e:	f002 fdf5 	bl	800351c <ucGBMemoryRead>
 8000932:	7060      	strb	r0, [r4, #1]
 8000934:	bd10      	pop	{r4, pc}
 8000936:	bf00      	nop
 8000938:	24001254 	.word	0x24001254

0800093c <vLD_E_d8>:
void vLD_E_d8(){      reg.E = ucGBMemoryRead(reg.PC - 1);}
 800093c:	b510      	push	{r4, lr}
 800093e:	4c04      	ldr	r4, [pc, #16]	; (8000950 <vLD_E_d8+0x14>)
 8000940:	8960      	ldrh	r0, [r4, #10]
 8000942:	3801      	subs	r0, #1
 8000944:	b280      	uxth	r0, r0
 8000946:	f002 fde9 	bl	800351c <ucGBMemoryRead>
 800094a:	7120      	strb	r0, [r4, #4]
 800094c:	bd10      	pop	{r4, pc}
 800094e:	bf00      	nop
 8000950:	24001254 	.word	0x24001254

08000954 <vLD_H_d8>:
void vLD_H_d8(){      reg.H = ucGBMemoryRead(reg.PC - 1);}
 8000954:	b510      	push	{r4, lr}
 8000956:	4c04      	ldr	r4, [pc, #16]	; (8000968 <vLD_H_d8+0x14>)
 8000958:	8960      	ldrh	r0, [r4, #10]
 800095a:	3801      	subs	r0, #1
 800095c:	b280      	uxth	r0, r0
 800095e:	f002 fddd 	bl	800351c <ucGBMemoryRead>
 8000962:	71e0      	strb	r0, [r4, #7]
 8000964:	bd10      	pop	{r4, pc}
 8000966:	bf00      	nop
 8000968:	24001254 	.word	0x24001254

0800096c <vLD_A_HLI>:
void vLD_A_HLI(){     reg.A = ucGBMemoryRead(reg.HL); reg.HL++;}
 800096c:	b510      	push	{r4, lr}
 800096e:	4c04      	ldr	r4, [pc, #16]	; (8000980 <vLD_A_HLI+0x14>)
 8000970:	88e0      	ldrh	r0, [r4, #6]
 8000972:	f002 fdd3 	bl	800351c <ucGBMemoryRead>
 8000976:	88e3      	ldrh	r3, [r4, #6]
 8000978:	7060      	strb	r0, [r4, #1]
 800097a:	3301      	adds	r3, #1
 800097c:	80e3      	strh	r3, [r4, #6]
 800097e:	bd10      	pop	{r4, pc}
 8000980:	24001254 	.word	0x24001254

08000984 <vLD_L_d8>:
void vLD_L_d8(){      reg.L = ucGBMemoryRead(reg.PC - 1);}
 8000984:	b510      	push	{r4, lr}
 8000986:	4c04      	ldr	r4, [pc, #16]	; (8000998 <vLD_L_d8+0x14>)
 8000988:	8960      	ldrh	r0, [r4, #10]
 800098a:	3801      	subs	r0, #1
 800098c:	b280      	uxth	r0, r0
 800098e:	f002 fdc5 	bl	800351c <ucGBMemoryRead>
 8000992:	71a0      	strb	r0, [r4, #6]
 8000994:	bd10      	pop	{r4, pc}
 8000996:	bf00      	nop
 8000998:	24001254 	.word	0x24001254

0800099c <vLD_A_HLD>:
void vLD_A_HLD(){     reg.A = ucGBMemoryRead(reg.HL); reg.HL--;}
 800099c:	b510      	push	{r4, lr}
 800099e:	4c04      	ldr	r4, [pc, #16]	; (80009b0 <vLD_A_HLD+0x14>)
 80009a0:	88e0      	ldrh	r0, [r4, #6]
 80009a2:	f002 fdbb 	bl	800351c <ucGBMemoryRead>
 80009a6:	88e3      	ldrh	r3, [r4, #6]
 80009a8:	7060      	strb	r0, [r4, #1]
 80009aa:	3b01      	subs	r3, #1
 80009ac:	80e3      	strh	r3, [r4, #6]
 80009ae:	bd10      	pop	{r4, pc}
 80009b0:	24001254 	.word	0x24001254

080009b4 <vLD_A_d8>:
void vLD_A_d8(){      reg.A = ucGBMemoryRead(reg.PC - 1);}
 80009b4:	b510      	push	{r4, lr}
 80009b6:	4c04      	ldr	r4, [pc, #16]	; (80009c8 <vLD_A_d8+0x14>)
 80009b8:	8960      	ldrh	r0, [r4, #10]
 80009ba:	3801      	subs	r0, #1
 80009bc:	b280      	uxth	r0, r0
 80009be:	f002 fdad 	bl	800351c <ucGBMemoryRead>
 80009c2:	7060      	strb	r0, [r4, #1]
 80009c4:	bd10      	pop	{r4, pc}
 80009c6:	bf00      	nop
 80009c8:	24001254 	.word	0x24001254

080009cc <vLD_B_HL>:
void vLD_B_HL(){      reg.B = ucGBMemoryRead(reg.HL);}
 80009cc:	b510      	push	{r4, lr}
 80009ce:	4c03      	ldr	r4, [pc, #12]	; (80009dc <vLD_B_HL+0x10>)
 80009d0:	88e0      	ldrh	r0, [r4, #6]
 80009d2:	f002 fda3 	bl	800351c <ucGBMemoryRead>
 80009d6:	70e0      	strb	r0, [r4, #3]
 80009d8:	bd10      	pop	{r4, pc}
 80009da:	bf00      	nop
 80009dc:	24001254 	.word	0x24001254

080009e0 <vLD_C_HL>:
void vLD_C_HL(){      reg.C = ucGBMemoryRead(reg.HL);}
 80009e0:	b510      	push	{r4, lr}
 80009e2:	4c03      	ldr	r4, [pc, #12]	; (80009f0 <vLD_C_HL+0x10>)
 80009e4:	88e0      	ldrh	r0, [r4, #6]
 80009e6:	f002 fd99 	bl	800351c <ucGBMemoryRead>
 80009ea:	70a0      	strb	r0, [r4, #2]
 80009ec:	bd10      	pop	{r4, pc}
 80009ee:	bf00      	nop
 80009f0:	24001254 	.word	0x24001254

080009f4 <vLD_D_HL>:
void vLD_D_HL(){      reg.D = ucGBMemoryRead(reg.HL);}
 80009f4:	b510      	push	{r4, lr}
 80009f6:	4c03      	ldr	r4, [pc, #12]	; (8000a04 <vLD_D_HL+0x10>)
 80009f8:	88e0      	ldrh	r0, [r4, #6]
 80009fa:	f002 fd8f 	bl	800351c <ucGBMemoryRead>
 80009fe:	7160      	strb	r0, [r4, #5]
 8000a00:	bd10      	pop	{r4, pc}
 8000a02:	bf00      	nop
 8000a04:	24001254 	.word	0x24001254

08000a08 <vLD_E_HL>:
void vLD_E_HL(){      reg.E = ucGBMemoryRead(reg.HL);}
 8000a08:	b510      	push	{r4, lr}
 8000a0a:	4c03      	ldr	r4, [pc, #12]	; (8000a18 <vLD_E_HL+0x10>)
 8000a0c:	88e0      	ldrh	r0, [r4, #6]
 8000a0e:	f002 fd85 	bl	800351c <ucGBMemoryRead>
 8000a12:	7120      	strb	r0, [r4, #4]
 8000a14:	bd10      	pop	{r4, pc}
 8000a16:	bf00      	nop
 8000a18:	24001254 	.word	0x24001254

08000a1c <vLD_H_HL>:
void vLD_H_HL(){      reg.H = ucGBMemoryRead(reg.HL);}
 8000a1c:	b510      	push	{r4, lr}
 8000a1e:	4c03      	ldr	r4, [pc, #12]	; (8000a2c <vLD_H_HL+0x10>)
 8000a20:	88e0      	ldrh	r0, [r4, #6]
 8000a22:	f002 fd7b 	bl	800351c <ucGBMemoryRead>
 8000a26:	71e0      	strb	r0, [r4, #7]
 8000a28:	bd10      	pop	{r4, pc}
 8000a2a:	bf00      	nop
 8000a2c:	24001254 	.word	0x24001254

08000a30 <vLD_L_HL>:
void vLD_L_HL(){      reg.L = ucGBMemoryRead(reg.HL);}
 8000a30:	b510      	push	{r4, lr}
 8000a32:	4c03      	ldr	r4, [pc, #12]	; (8000a40 <vLD_L_HL+0x10>)
 8000a34:	88e0      	ldrh	r0, [r4, #6]
 8000a36:	f002 fd71 	bl	800351c <ucGBMemoryRead>
 8000a3a:	71a0      	strb	r0, [r4, #6]
 8000a3c:	bd10      	pop	{r4, pc}
 8000a3e:	bf00      	nop
 8000a40:	24001254 	.word	0x24001254

08000a44 <vLD_A_HL>:
void vLD_A_HL(){      reg.A = ucGBMemoryRead(reg.HL);}
 8000a44:	b510      	push	{r4, lr}
 8000a46:	4c03      	ldr	r4, [pc, #12]	; (8000a54 <vLD_A_HL+0x10>)
 8000a48:	88e0      	ldrh	r0, [r4, #6]
 8000a4a:	f002 fd67 	bl	800351c <ucGBMemoryRead>
 8000a4e:	7060      	strb	r0, [r4, #1]
 8000a50:	bd10      	pop	{r4, pc}
 8000a52:	bf00      	nop
 8000a54:	24001254 	.word	0x24001254

08000a58 <vAND_HL>:
void vAND_HL(){       reg.A &= ucGBMemoryRead(reg.HL); reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 8000a58:	b510      	push	{r4, lr}
 8000a5a:	4c06      	ldr	r4, [pc, #24]	; (8000a74 <vAND_HL+0x1c>)
 8000a5c:	88e0      	ldrh	r0, [r4, #6]
 8000a5e:	f002 fd5d 	bl	800351c <ucGBMemoryRead>
 8000a62:	7863      	ldrb	r3, [r4, #1]
 8000a64:	4018      	ands	r0, r3
 8000a66:	2800      	cmp	r0, #0
 8000a68:	7060      	strb	r0, [r4, #1]
 8000a6a:	bf0c      	ite	eq
 8000a6c:	23a0      	moveq	r3, #160	; 0xa0
 8000a6e:	2320      	movne	r3, #32
 8000a70:	7023      	strb	r3, [r4, #0]
 8000a72:	bd10      	pop	{r4, pc}
 8000a74:	24001254 	.word	0x24001254

08000a78 <vXOR_HL>:
void vXOR_HL(){       reg.A ^= ucGBMemoryRead(reg.HL); reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000a78:	b510      	push	{r4, lr}
 8000a7a:	4c07      	ldr	r4, [pc, #28]	; (8000a98 <vXOR_HL+0x20>)
 8000a7c:	88e0      	ldrh	r0, [r4, #6]
 8000a7e:	f002 fd4d 	bl	800351c <ucGBMemoryRead>
 8000a82:	7863      	ldrb	r3, [r4, #1]
 8000a84:	ea83 0200 	eor.w	r2, r3, r0
 8000a88:	4283      	cmp	r3, r0
 8000a8a:	bf0c      	ite	eq
 8000a8c:	2080      	moveq	r0, #128	; 0x80
 8000a8e:	2000      	movne	r0, #0
 8000a90:	7062      	strb	r2, [r4, #1]
 8000a92:	7020      	strb	r0, [r4, #0]
 8000a94:	bd10      	pop	{r4, pc}
 8000a96:	bf00      	nop
 8000a98:	24001254 	.word	0x24001254

08000a9c <vOR_HL>:
void vOR_HL(){        reg.A |= ucGBMemoryRead(reg.HL); reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000a9c:	b510      	push	{r4, lr}
 8000a9e:	4c07      	ldr	r4, [pc, #28]	; (8000abc <vOR_HL+0x20>)
 8000aa0:	88e0      	ldrh	r0, [r4, #6]
 8000aa2:	f002 fd3b 	bl	800351c <ucGBMemoryRead>
 8000aa6:	7863      	ldrb	r3, [r4, #1]
 8000aa8:	4318      	orrs	r0, r3
 8000aaa:	b2c0      	uxtb	r0, r0
 8000aac:	2800      	cmp	r0, #0
 8000aae:	7060      	strb	r0, [r4, #1]
 8000ab0:	bf0c      	ite	eq
 8000ab2:	2380      	moveq	r3, #128	; 0x80
 8000ab4:	2300      	movne	r3, #0
 8000ab6:	7023      	strb	r3, [r4, #0]
 8000ab8:	bd10      	pop	{r4, pc}
 8000aba:	bf00      	nop
 8000abc:	24001254 	.word	0x24001254

08000ac0 <vPREFIX>:
void vPREFIX(){       ((void (*)(void))prefix_instructions[ucGBMemoryRead(reg.PC - 1)].instr)();}
 8000ac0:	4b06      	ldr	r3, [pc, #24]	; (8000adc <vPREFIX+0x1c>)
 8000ac2:	8958      	ldrh	r0, [r3, #10]
 8000ac4:	3801      	subs	r0, #1
 8000ac6:	b510      	push	{r4, lr}
 8000ac8:	b280      	uxth	r0, r0
 8000aca:	f002 fd27 	bl	800351c <ucGBMemoryRead>
 8000ace:	4b04      	ldr	r3, [pc, #16]	; (8000ae0 <vPREFIX+0x20>)
 8000ad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000ad4:	f853 3030 	ldr.w	r3, [r3, r0, lsl #3]
 8000ad8:	4718      	bx	r3
 8000ada:	bf00      	nop
 8000adc:	24001254 	.word	0x24001254
 8000ae0:	24000808 	.word	0x24000808

08000ae4 <vAND_d8>:
void vAND_d8(){       reg.A &= ucGBMemoryRead(reg.PC - 1); reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 8000ae4:	b510      	push	{r4, lr}
 8000ae6:	4c07      	ldr	r4, [pc, #28]	; (8000b04 <vAND_d8+0x20>)
 8000ae8:	8960      	ldrh	r0, [r4, #10]
 8000aea:	3801      	subs	r0, #1
 8000aec:	b280      	uxth	r0, r0
 8000aee:	f002 fd15 	bl	800351c <ucGBMemoryRead>
 8000af2:	7863      	ldrb	r3, [r4, #1]
 8000af4:	4018      	ands	r0, r3
 8000af6:	2800      	cmp	r0, #0
 8000af8:	7060      	strb	r0, [r4, #1]
 8000afa:	bf0c      	ite	eq
 8000afc:	23a0      	moveq	r3, #160	; 0xa0
 8000afe:	2320      	movne	r3, #32
 8000b00:	7023      	strb	r3, [r4, #0]
 8000b02:	bd10      	pop	{r4, pc}
 8000b04:	24001254 	.word	0x24001254

08000b08 <vXOR_d8>:
void vXOR_d8(){       reg.A ^= ucGBMemoryRead(reg.PC - 1); reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000b08:	b510      	push	{r4, lr}
 8000b0a:	4c08      	ldr	r4, [pc, #32]	; (8000b2c <vXOR_d8+0x24>)
 8000b0c:	8960      	ldrh	r0, [r4, #10]
 8000b0e:	3801      	subs	r0, #1
 8000b10:	b280      	uxth	r0, r0
 8000b12:	f002 fd03 	bl	800351c <ucGBMemoryRead>
 8000b16:	7863      	ldrb	r3, [r4, #1]
 8000b18:	ea83 0200 	eor.w	r2, r3, r0
 8000b1c:	4283      	cmp	r3, r0
 8000b1e:	bf0c      	ite	eq
 8000b20:	2080      	moveq	r0, #128	; 0x80
 8000b22:	2000      	movne	r0, #0
 8000b24:	7062      	strb	r2, [r4, #1]
 8000b26:	7020      	strb	r0, [r4, #0]
 8000b28:	bd10      	pop	{r4, pc}
 8000b2a:	bf00      	nop
 8000b2c:	24001254 	.word	0x24001254

08000b30 <vLDH_A_a8>:
void vLDH_A_a8(){     reg.A = ucGBMemoryRead(0xFF00 + ucGBMemoryRead(reg.PC - 1));}
 8000b30:	b510      	push	{r4, lr}
 8000b32:	4c06      	ldr	r4, [pc, #24]	; (8000b4c <vLDH_A_a8+0x1c>)
 8000b34:	8960      	ldrh	r0, [r4, #10]
 8000b36:	3801      	subs	r0, #1
 8000b38:	b280      	uxth	r0, r0
 8000b3a:	f002 fcef 	bl	800351c <ucGBMemoryRead>
 8000b3e:	f5a0 7080 	sub.w	r0, r0, #256	; 0x100
 8000b42:	b280      	uxth	r0, r0
 8000b44:	f002 fcea 	bl	800351c <ucGBMemoryRead>
 8000b48:	7060      	strb	r0, [r4, #1]
 8000b4a:	bd10      	pop	{r4, pc}
 8000b4c:	24001254 	.word	0x24001254

08000b50 <vLD_A_fC>:
void vLD_A_fC(){      reg.A = ucGBMemoryRead(0xFF00 + reg.C);}
 8000b50:	b510      	push	{r4, lr}
 8000b52:	4c04      	ldr	r4, [pc, #16]	; (8000b64 <vLD_A_fC+0x14>)
 8000b54:	78a0      	ldrb	r0, [r4, #2]
 8000b56:	f5a0 7080 	sub.w	r0, r0, #256	; 0x100
 8000b5a:	b280      	uxth	r0, r0
 8000b5c:	f002 fcde 	bl	800351c <ucGBMemoryRead>
 8000b60:	7060      	strb	r0, [r4, #1]
 8000b62:	bd10      	pop	{r4, pc}
 8000b64:	24001254 	.word	0x24001254

08000b68 <vOR_d8>:
void vOR_d8(){        reg.A |= ucGBMemoryRead(reg.PC - 1); reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000b68:	b510      	push	{r4, lr}
 8000b6a:	4c08      	ldr	r4, [pc, #32]	; (8000b8c <vOR_d8+0x24>)
 8000b6c:	8960      	ldrh	r0, [r4, #10]
 8000b6e:	3801      	subs	r0, #1
 8000b70:	b280      	uxth	r0, r0
 8000b72:	f002 fcd3 	bl	800351c <ucGBMemoryRead>
 8000b76:	7863      	ldrb	r3, [r4, #1]
 8000b78:	4318      	orrs	r0, r3
 8000b7a:	b2c0      	uxtb	r0, r0
 8000b7c:	2800      	cmp	r0, #0
 8000b7e:	7060      	strb	r0, [r4, #1]
 8000b80:	bf0c      	ite	eq
 8000b82:	2380      	moveq	r3, #128	; 0x80
 8000b84:	2300      	movne	r3, #0
 8000b86:	7023      	strb	r3, [r4, #0]
 8000b88:	bd10      	pop	{r4, pc}
 8000b8a:	bf00      	nop
 8000b8c:	24001254 	.word	0x24001254

08000b90 <vLDs_BC_d16>:
void vLDs_BC_d16(){   reg.BC = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
 8000b90:	b538      	push	{r3, r4, r5, lr}
 8000b92:	4c09      	ldr	r4, [pc, #36]	; (8000bb8 <vLDs_BC_d16+0x28>)
 8000b94:	8960      	ldrh	r0, [r4, #10]
 8000b96:	3802      	subs	r0, #2
 8000b98:	b280      	uxth	r0, r0
 8000b9a:	f002 fcbf 	bl	800351c <ucGBMemoryRead>
 8000b9e:	8963      	ldrh	r3, [r4, #10]
 8000ba0:	4605      	mov	r5, r0
 8000ba2:	1e58      	subs	r0, r3, #1
 8000ba4:	b280      	uxth	r0, r0
 8000ba6:	f002 fcb9 	bl	800351c <ucGBMemoryRead>
 8000baa:	4601      	mov	r1, r0
 8000bac:	4628      	mov	r0, r5
 8000bae:	f001 ffc5 	bl	8002b3c <concat_16bit_bigEndian>
 8000bb2:	8060      	strh	r0, [r4, #2]
 8000bb4:	bd38      	pop	{r3, r4, r5, pc}
 8000bb6:	bf00      	nop
 8000bb8:	24001254 	.word	0x24001254

08000bbc <vLDs_DE_d16>:
void vLDs_DE_d16(){   reg.DE = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
 8000bbc:	b538      	push	{r3, r4, r5, lr}
 8000bbe:	4c09      	ldr	r4, [pc, #36]	; (8000be4 <vLDs_DE_d16+0x28>)
 8000bc0:	8960      	ldrh	r0, [r4, #10]
 8000bc2:	3802      	subs	r0, #2
 8000bc4:	b280      	uxth	r0, r0
 8000bc6:	f002 fca9 	bl	800351c <ucGBMemoryRead>
 8000bca:	8963      	ldrh	r3, [r4, #10]
 8000bcc:	4605      	mov	r5, r0
 8000bce:	1e58      	subs	r0, r3, #1
 8000bd0:	b280      	uxth	r0, r0
 8000bd2:	f002 fca3 	bl	800351c <ucGBMemoryRead>
 8000bd6:	4601      	mov	r1, r0
 8000bd8:	4628      	mov	r0, r5
 8000bda:	f001 ffaf 	bl	8002b3c <concat_16bit_bigEndian>
 8000bde:	80a0      	strh	r0, [r4, #4]
 8000be0:	bd38      	pop	{r3, r4, r5, pc}
 8000be2:	bf00      	nop
 8000be4:	24001254 	.word	0x24001254

08000be8 <vLDs_HL_d16>:
void vLDs_HL_d16(){   reg.HL = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
 8000be8:	b538      	push	{r3, r4, r5, lr}
 8000bea:	4c09      	ldr	r4, [pc, #36]	; (8000c10 <vLDs_HL_d16+0x28>)
 8000bec:	8960      	ldrh	r0, [r4, #10]
 8000bee:	3802      	subs	r0, #2
 8000bf0:	b280      	uxth	r0, r0
 8000bf2:	f002 fc93 	bl	800351c <ucGBMemoryRead>
 8000bf6:	8963      	ldrh	r3, [r4, #10]
 8000bf8:	4605      	mov	r5, r0
 8000bfa:	1e58      	subs	r0, r3, #1
 8000bfc:	b280      	uxth	r0, r0
 8000bfe:	f002 fc8d 	bl	800351c <ucGBMemoryRead>
 8000c02:	4601      	mov	r1, r0
 8000c04:	4628      	mov	r0, r5
 8000c06:	f001 ff99 	bl	8002b3c <concat_16bit_bigEndian>
 8000c0a:	80e0      	strh	r0, [r4, #6]
 8000c0c:	bd38      	pop	{r3, r4, r5, pc}
 8000c0e:	bf00      	nop
 8000c10:	24001254 	.word	0x24001254

08000c14 <vLDs_SP_d16>:
void vLDs_SP_d16(){   reg.SP = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
 8000c14:	b538      	push	{r3, r4, r5, lr}
 8000c16:	4c09      	ldr	r4, [pc, #36]	; (8000c3c <vLDs_SP_d16+0x28>)
 8000c18:	8960      	ldrh	r0, [r4, #10]
 8000c1a:	3802      	subs	r0, #2
 8000c1c:	b280      	uxth	r0, r0
 8000c1e:	f002 fc7d 	bl	800351c <ucGBMemoryRead>
 8000c22:	8963      	ldrh	r3, [r4, #10]
 8000c24:	4605      	mov	r5, r0
 8000c26:	1e58      	subs	r0, r3, #1
 8000c28:	b280      	uxth	r0, r0
 8000c2a:	f002 fc77 	bl	800351c <ucGBMemoryRead>
 8000c2e:	4601      	mov	r1, r0
 8000c30:	4628      	mov	r0, r5
 8000c32:	f001 ff83 	bl	8002b3c <concat_16bit_bigEndian>
 8000c36:	8120      	strh	r0, [r4, #8]
 8000c38:	bd38      	pop	{r3, r4, r5, pc}
 8000c3a:	bf00      	nop
 8000c3c:	24001254 	.word	0x24001254

08000c40 <vJP_a16>:
void vJP_a16(){       reg.PC = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
 8000c40:	b538      	push	{r3, r4, r5, lr}
 8000c42:	4c09      	ldr	r4, [pc, #36]	; (8000c68 <vJP_a16+0x28>)
 8000c44:	8960      	ldrh	r0, [r4, #10]
 8000c46:	3802      	subs	r0, #2
 8000c48:	b280      	uxth	r0, r0
 8000c4a:	f002 fc67 	bl	800351c <ucGBMemoryRead>
 8000c4e:	8963      	ldrh	r3, [r4, #10]
 8000c50:	4605      	mov	r5, r0
 8000c52:	1e58      	subs	r0, r3, #1
 8000c54:	b280      	uxth	r0, r0
 8000c56:	f002 fc61 	bl	800351c <ucGBMemoryRead>
 8000c5a:	4601      	mov	r1, r0
 8000c5c:	4628      	mov	r0, r5
 8000c5e:	f001 ff6d 	bl	8002b3c <concat_16bit_bigEndian>
 8000c62:	8160      	strh	r0, [r4, #10]
 8000c64:	bd38      	pop	{r3, r4, r5, pc}
 8000c66:	bf00      	nop
 8000c68:	24001254 	.word	0x24001254

08000c6c <vLD_A_a16>:
void vLD_A_a16(){     reg.A = ucGBMemoryRead(concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1)));}
 8000c6c:	b538      	push	{r3, r4, r5, lr}
 8000c6e:	4c0a      	ldr	r4, [pc, #40]	; (8000c98 <vLD_A_a16+0x2c>)
 8000c70:	8960      	ldrh	r0, [r4, #10]
 8000c72:	3802      	subs	r0, #2
 8000c74:	b280      	uxth	r0, r0
 8000c76:	f002 fc51 	bl	800351c <ucGBMemoryRead>
 8000c7a:	8963      	ldrh	r3, [r4, #10]
 8000c7c:	4605      	mov	r5, r0
 8000c7e:	1e58      	subs	r0, r3, #1
 8000c80:	b280      	uxth	r0, r0
 8000c82:	f002 fc4b 	bl	800351c <ucGBMemoryRead>
 8000c86:	4601      	mov	r1, r0
 8000c88:	4628      	mov	r0, r5
 8000c8a:	f001 ff57 	bl	8002b3c <concat_16bit_bigEndian>
 8000c8e:	f002 fc45 	bl	800351c <ucGBMemoryRead>
 8000c92:	7060      	strb	r0, [r4, #1]
 8000c94:	bd38      	pop	{r3, r4, r5, pc}
 8000c96:	bf00      	nop
 8000c98:	24001254 	.word	0x24001254

08000c9c <vLD_BC_A>:
void vLD_BC_A(){      vGBMemoryWrite(reg.BC, reg.A);}
 8000c9c:	4b02      	ldr	r3, [pc, #8]	; (8000ca8 <vLD_BC_A+0xc>)
 8000c9e:	7859      	ldrb	r1, [r3, #1]
 8000ca0:	8858      	ldrh	r0, [r3, #2]
 8000ca2:	f002 bbed 	b.w	8003480 <vGBMemoryWrite>
 8000ca6:	bf00      	nop
 8000ca8:	24001254 	.word	0x24001254

08000cac <vLDs_a16_SP>:
void vLDs_a16_SP(){   vGBMemoryWrite(concat_16bit_bigEndian(ucGBMemoryRead(reg.PC -2), ucGBMemoryRead(reg.PC - 1)), reg.SP);}
 8000cac:	b538      	push	{r3, r4, r5, lr}
 8000cae:	4c0a      	ldr	r4, [pc, #40]	; (8000cd8 <vLDs_a16_SP+0x2c>)
 8000cb0:	8960      	ldrh	r0, [r4, #10]
 8000cb2:	3802      	subs	r0, #2
 8000cb4:	b280      	uxth	r0, r0
 8000cb6:	f002 fc31 	bl	800351c <ucGBMemoryRead>
 8000cba:	8963      	ldrh	r3, [r4, #10]
 8000cbc:	4605      	mov	r5, r0
 8000cbe:	1e58      	subs	r0, r3, #1
 8000cc0:	b280      	uxth	r0, r0
 8000cc2:	f002 fc2b 	bl	800351c <ucGBMemoryRead>
 8000cc6:	4601      	mov	r1, r0
 8000cc8:	4628      	mov	r0, r5
 8000cca:	f001 ff37 	bl	8002b3c <concat_16bit_bigEndian>
 8000cce:	7a21      	ldrb	r1, [r4, #8]
 8000cd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd4:	f002 bbd4 	b.w	8003480 <vGBMemoryWrite>
 8000cd8:	24001254 	.word	0x24001254

08000cdc <vLD_DE_A>:
void vLD_DE_A(){      vGBMemoryWrite(reg.DE, reg.A);}
 8000cdc:	4b02      	ldr	r3, [pc, #8]	; (8000ce8 <vLD_DE_A+0xc>)
 8000cde:	7859      	ldrb	r1, [r3, #1]
 8000ce0:	8898      	ldrh	r0, [r3, #4]
 8000ce2:	f002 bbcd 	b.w	8003480 <vGBMemoryWrite>
 8000ce6:	bf00      	nop
 8000ce8:	24001254 	.word	0x24001254

08000cec <vLD_HLI_A>:
void vLD_HLI_A(){     vGBMemoryWrite(reg.HL, reg.A); reg.HL++;}
 8000cec:	b510      	push	{r4, lr}
 8000cee:	4c04      	ldr	r4, [pc, #16]	; (8000d00 <vLD_HLI_A+0x14>)
 8000cf0:	7861      	ldrb	r1, [r4, #1]
 8000cf2:	88e0      	ldrh	r0, [r4, #6]
 8000cf4:	f002 fbc4 	bl	8003480 <vGBMemoryWrite>
 8000cf8:	88e3      	ldrh	r3, [r4, #6]
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	80e3      	strh	r3, [r4, #6]
 8000cfe:	bd10      	pop	{r4, pc}
 8000d00:	24001254 	.word	0x24001254

08000d04 <vLD_HLD_A>:
void vLD_HLD_A(){     vGBMemoryWrite(reg.HL, reg.A); reg.HL--;}
 8000d04:	b510      	push	{r4, lr}
 8000d06:	4c04      	ldr	r4, [pc, #16]	; (8000d18 <vLD_HLD_A+0x14>)
 8000d08:	7861      	ldrb	r1, [r4, #1]
 8000d0a:	88e0      	ldrh	r0, [r4, #6]
 8000d0c:	f002 fbb8 	bl	8003480 <vGBMemoryWrite>
 8000d10:	88e3      	ldrh	r3, [r4, #6]
 8000d12:	3b01      	subs	r3, #1
 8000d14:	80e3      	strh	r3, [r4, #6]
 8000d16:	bd10      	pop	{r4, pc}
 8000d18:	24001254 	.word	0x24001254

08000d1c <vLD_HL_d8>:
void vLD_HL_d8(){     vGBMemoryWrite(reg.HL, ucGBMemoryRead(reg.PC - 1));}
 8000d1c:	4b06      	ldr	r3, [pc, #24]	; (8000d38 <vLD_HL_d8+0x1c>)
 8000d1e:	8958      	ldrh	r0, [r3, #10]
 8000d20:	3801      	subs	r0, #1
 8000d22:	b510      	push	{r4, lr}
 8000d24:	88dc      	ldrh	r4, [r3, #6]
 8000d26:	b280      	uxth	r0, r0
 8000d28:	f002 fbf8 	bl	800351c <ucGBMemoryRead>
 8000d2c:	4601      	mov	r1, r0
 8000d2e:	4620      	mov	r0, r4
 8000d30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000d34:	f002 bba4 	b.w	8003480 <vGBMemoryWrite>
 8000d38:	24001254 	.word	0x24001254

08000d3c <vLD_HL_B>:
void vLD_HL_B(){      vGBMemoryWrite(reg.HL, reg.B);}
 8000d3c:	4b02      	ldr	r3, [pc, #8]	; (8000d48 <vLD_HL_B+0xc>)
 8000d3e:	78d9      	ldrb	r1, [r3, #3]
 8000d40:	88d8      	ldrh	r0, [r3, #6]
 8000d42:	f002 bb9d 	b.w	8003480 <vGBMemoryWrite>
 8000d46:	bf00      	nop
 8000d48:	24001254 	.word	0x24001254

08000d4c <vLD_HL_C>:
void vLD_HL_C(){      vGBMemoryWrite(reg.HL, reg.C);}
 8000d4c:	4b02      	ldr	r3, [pc, #8]	; (8000d58 <vLD_HL_C+0xc>)
 8000d4e:	7899      	ldrb	r1, [r3, #2]
 8000d50:	88d8      	ldrh	r0, [r3, #6]
 8000d52:	f002 bb95 	b.w	8003480 <vGBMemoryWrite>
 8000d56:	bf00      	nop
 8000d58:	24001254 	.word	0x24001254

08000d5c <vLD_HL_D>:
void vLD_HL_D(){      vGBMemoryWrite(reg.HL, reg.D);}
 8000d5c:	4b02      	ldr	r3, [pc, #8]	; (8000d68 <vLD_HL_D+0xc>)
 8000d5e:	7959      	ldrb	r1, [r3, #5]
 8000d60:	88d8      	ldrh	r0, [r3, #6]
 8000d62:	f002 bb8d 	b.w	8003480 <vGBMemoryWrite>
 8000d66:	bf00      	nop
 8000d68:	24001254 	.word	0x24001254

08000d6c <vLD_HL_E>:
void vLD_HL_E(){      vGBMemoryWrite(reg.HL, reg.E);}
 8000d6c:	4b02      	ldr	r3, [pc, #8]	; (8000d78 <vLD_HL_E+0xc>)
 8000d6e:	7919      	ldrb	r1, [r3, #4]
 8000d70:	88d8      	ldrh	r0, [r3, #6]
 8000d72:	f002 bb85 	b.w	8003480 <vGBMemoryWrite>
 8000d76:	bf00      	nop
 8000d78:	24001254 	.word	0x24001254

08000d7c <vLD_HL_H>:
void vLD_HL_H(){      vGBMemoryWrite(reg.HL, reg.H);}
 8000d7c:	4b02      	ldr	r3, [pc, #8]	; (8000d88 <vLD_HL_H+0xc>)
 8000d7e:	79d9      	ldrb	r1, [r3, #7]
 8000d80:	88d8      	ldrh	r0, [r3, #6]
 8000d82:	f002 bb7d 	b.w	8003480 <vGBMemoryWrite>
 8000d86:	bf00      	nop
 8000d88:	24001254 	.word	0x24001254

08000d8c <vLD_HL_L>:
void vLD_HL_L(){      vGBMemoryWrite(reg.HL, reg.L);}
 8000d8c:	4b02      	ldr	r3, [pc, #8]	; (8000d98 <vLD_HL_L+0xc>)
 8000d8e:	7999      	ldrb	r1, [r3, #6]
 8000d90:	88d8      	ldrh	r0, [r3, #6]
 8000d92:	f002 bb75 	b.w	8003480 <vGBMemoryWrite>
 8000d96:	bf00      	nop
 8000d98:	24001254 	.word	0x24001254

08000d9c <vLD_HL_A>:
void vLD_HL_A(){      vGBMemoryWrite(reg.HL, reg.A);}
 8000d9c:	4b02      	ldr	r3, [pc, #8]	; (8000da8 <vLD_HL_A+0xc>)
 8000d9e:	7859      	ldrb	r1, [r3, #1]
 8000da0:	88d8      	ldrh	r0, [r3, #6]
 8000da2:	f002 bb6d 	b.w	8003480 <vGBMemoryWrite>
 8000da6:	bf00      	nop
 8000da8:	24001254 	.word	0x24001254

08000dac <vLDH_a8_A>:
void vLDH_a8_A(){     vGBMemoryWrite(0xFF00 + ucGBMemoryRead(reg.PC - 1), reg.A);}
 8000dac:	b510      	push	{r4, lr}
 8000dae:	4c07      	ldr	r4, [pc, #28]	; (8000dcc <vLDH_a8_A+0x20>)
 8000db0:	8960      	ldrh	r0, [r4, #10]
 8000db2:	3801      	subs	r0, #1
 8000db4:	b280      	uxth	r0, r0
 8000db6:	f002 fbb1 	bl	800351c <ucGBMemoryRead>
 8000dba:	f5a0 7080 	sub.w	r0, r0, #256	; 0x100
 8000dbe:	7861      	ldrb	r1, [r4, #1]
 8000dc0:	b280      	uxth	r0, r0
 8000dc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000dc6:	f002 bb5b 	b.w	8003480 <vGBMemoryWrite>
 8000dca:	bf00      	nop
 8000dcc:	24001254 	.word	0x24001254

08000dd0 <vLD_fC_A>:
void vLD_fC_A(){      vGBMemoryWrite(0xFF00 + reg.C, reg.A);}
 8000dd0:	4b03      	ldr	r3, [pc, #12]	; (8000de0 <vLD_fC_A+0x10>)
 8000dd2:	7898      	ldrb	r0, [r3, #2]
 8000dd4:	7859      	ldrb	r1, [r3, #1]
 8000dd6:	f5a0 7080 	sub.w	r0, r0, #256	; 0x100
 8000dda:	b280      	uxth	r0, r0
 8000ddc:	f002 bb50 	b.w	8003480 <vGBMemoryWrite>
 8000de0:	24001254 	.word	0x24001254

08000de4 <vLD_a16_A>:
void vLD_a16_A(){     vGBMemoryWrite(concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1)), reg.A);}
 8000de4:	b538      	push	{r3, r4, r5, lr}
 8000de6:	4c0a      	ldr	r4, [pc, #40]	; (8000e10 <vLD_a16_A+0x2c>)
 8000de8:	8960      	ldrh	r0, [r4, #10]
 8000dea:	3802      	subs	r0, #2
 8000dec:	b280      	uxth	r0, r0
 8000dee:	f002 fb95 	bl	800351c <ucGBMemoryRead>
 8000df2:	8963      	ldrh	r3, [r4, #10]
 8000df4:	4605      	mov	r5, r0
 8000df6:	1e58      	subs	r0, r3, #1
 8000df8:	b280      	uxth	r0, r0
 8000dfa:	f002 fb8f 	bl	800351c <ucGBMemoryRead>
 8000dfe:	4601      	mov	r1, r0
 8000e00:	4628      	mov	r0, r5
 8000e02:	f001 fe9b 	bl	8002b3c <concat_16bit_bigEndian>
 8000e06:	7861      	ldrb	r1, [r4, #1]
 8000e08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000e0c:	f002 bb38 	b.w	8003480 <vGBMemoryWrite>
 8000e10:	24001254 	.word	0x24001254

08000e14 <vINC_B>:
void vINC_B(){        v8bitRegisterINC(&reg.B, &reg.F);}
 8000e14:	4901      	ldr	r1, [pc, #4]	; (8000e1c <vINC_B+0x8>)
 8000e16:	1cc8      	adds	r0, r1, #3
 8000e18:	f001 bea8 	b.w	8002b6c <v8bitRegisterINC>
 8000e1c:	24001254 	.word	0x24001254

08000e20 <vINC_C>:
void vINC_C(){        v8bitRegisterINC(&reg.C, &reg.F);}
 8000e20:	4901      	ldr	r1, [pc, #4]	; (8000e28 <vINC_C+0x8>)
 8000e22:	1c88      	adds	r0, r1, #2
 8000e24:	f001 bea2 	b.w	8002b6c <v8bitRegisterINC>
 8000e28:	24001254 	.word	0x24001254

08000e2c <vINC_D>:
void vINC_D(){        v8bitRegisterINC(&reg.D, &reg.F);}
 8000e2c:	4901      	ldr	r1, [pc, #4]	; (8000e34 <vINC_D+0x8>)
 8000e2e:	1d48      	adds	r0, r1, #5
 8000e30:	f001 be9c 	b.w	8002b6c <v8bitRegisterINC>
 8000e34:	24001254 	.word	0x24001254

08000e38 <vINC_E>:
void vINC_E(){        v8bitRegisterINC(&reg.E, &reg.F);}
 8000e38:	4901      	ldr	r1, [pc, #4]	; (8000e40 <vINC_E+0x8>)
 8000e3a:	1d08      	adds	r0, r1, #4
 8000e3c:	f001 be96 	b.w	8002b6c <v8bitRegisterINC>
 8000e40:	24001254 	.word	0x24001254

08000e44 <vINC_H>:
void vINC_H(){        v8bitRegisterINC(&reg.H, &reg.F);}
 8000e44:	4901      	ldr	r1, [pc, #4]	; (8000e4c <vINC_H+0x8>)
 8000e46:	1dc8      	adds	r0, r1, #7
 8000e48:	f001 be90 	b.w	8002b6c <v8bitRegisterINC>
 8000e4c:	24001254 	.word	0x24001254

08000e50 <vINC_L>:
void vINC_L(){        v8bitRegisterINC(&reg.L, &reg.F);}
 8000e50:	4901      	ldr	r1, [pc, #4]	; (8000e58 <vINC_L+0x8>)
 8000e52:	1d88      	adds	r0, r1, #6
 8000e54:	f001 be8a 	b.w	8002b6c <v8bitRegisterINC>
 8000e58:	24001254 	.word	0x24001254

08000e5c <vINC_A>:
void vINC_A(){        v8bitRegisterINC(&reg.A, &reg.F);}
 8000e5c:	4901      	ldr	r1, [pc, #4]	; (8000e64 <vINC_A+0x8>)
 8000e5e:	1c48      	adds	r0, r1, #1
 8000e60:	f001 be84 	b.w	8002b6c <v8bitRegisterINC>
 8000e64:	24001254 	.word	0x24001254

08000e68 <vDEC_B>:
void vDEC_B(){        v8bitRegisterDEC(&reg.B, &reg.F);}
 8000e68:	4901      	ldr	r1, [pc, #4]	; (8000e70 <vDEC_B+0x8>)
 8000e6a:	1cc8      	adds	r0, r1, #3
 8000e6c:	f001 be9c 	b.w	8002ba8 <v8bitRegisterDEC>
 8000e70:	24001254 	.word	0x24001254

08000e74 <vDEC_C>:
void vDEC_C(){        v8bitRegisterDEC(&reg.C, &reg.F);}
 8000e74:	4901      	ldr	r1, [pc, #4]	; (8000e7c <vDEC_C+0x8>)
 8000e76:	1c88      	adds	r0, r1, #2
 8000e78:	f001 be96 	b.w	8002ba8 <v8bitRegisterDEC>
 8000e7c:	24001254 	.word	0x24001254

08000e80 <vDEC_D>:
void vDEC_D(){        v8bitRegisterDEC(&reg.D, &reg.F);}
 8000e80:	4901      	ldr	r1, [pc, #4]	; (8000e88 <vDEC_D+0x8>)
 8000e82:	1d48      	adds	r0, r1, #5
 8000e84:	f001 be90 	b.w	8002ba8 <v8bitRegisterDEC>
 8000e88:	24001254 	.word	0x24001254

08000e8c <vDEC_E>:
void vDEC_E(){        v8bitRegisterDEC(&reg.E, &reg.F);}
 8000e8c:	4901      	ldr	r1, [pc, #4]	; (8000e94 <vDEC_E+0x8>)
 8000e8e:	1d08      	adds	r0, r1, #4
 8000e90:	f001 be8a 	b.w	8002ba8 <v8bitRegisterDEC>
 8000e94:	24001254 	.word	0x24001254

08000e98 <vDEC_H>:
void vDEC_H(){        v8bitRegisterDEC(&reg.H, &reg.F);}
 8000e98:	4901      	ldr	r1, [pc, #4]	; (8000ea0 <vDEC_H+0x8>)
 8000e9a:	1dc8      	adds	r0, r1, #7
 8000e9c:	f001 be84 	b.w	8002ba8 <v8bitRegisterDEC>
 8000ea0:	24001254 	.word	0x24001254

08000ea4 <vDEC_L>:
void vDEC_L(){        v8bitRegisterDEC(&reg.L, &reg.F);}
 8000ea4:	4901      	ldr	r1, [pc, #4]	; (8000eac <vDEC_L+0x8>)
 8000ea6:	1d88      	adds	r0, r1, #6
 8000ea8:	f001 be7e 	b.w	8002ba8 <v8bitRegisterDEC>
 8000eac:	24001254 	.word	0x24001254

08000eb0 <vDEC_A>:
void vDEC_A(){        v8bitRegisterDEC(&reg.A, &reg.F);}
 8000eb0:	4901      	ldr	r1, [pc, #4]	; (8000eb8 <vDEC_A+0x8>)
 8000eb2:	1c48      	adds	r0, r1, #1
 8000eb4:	f001 be78 	b.w	8002ba8 <v8bitRegisterDEC>
 8000eb8:	24001254 	.word	0x24001254

08000ebc <vRLCA>:
void vRLCA(){         vGBFunctionRLCA(&reg.A, &reg.F);}
 8000ebc:	4901      	ldr	r1, [pc, #4]	; (8000ec4 <vRLCA+0x8>)
 8000ebe:	1c48      	adds	r0, r1, #1
 8000ec0:	f001 be92 	b.w	8002be8 <vGBFunctionRLCA>
 8000ec4:	24001254 	.word	0x24001254

08000ec8 <vADDs_HL_BC>:
void vADDs_HL_BC(){   vGBFunction16bitADD(&reg.HL, reg.BC, &reg.F);}
 8000ec8:	4a02      	ldr	r2, [pc, #8]	; (8000ed4 <vADDs_HL_BC+0xc>)
 8000eca:	8851      	ldrh	r1, [r2, #2]
 8000ecc:	1d90      	adds	r0, r2, #6
 8000ece:	f001 bea9 	b.w	8002c24 <vGBFunction16bitADD>
 8000ed2:	bf00      	nop
 8000ed4:	24001254 	.word	0x24001254

08000ed8 <vADDs_HL_DE>:
void vADDs_HL_DE(){   vGBFunction16bitADD(&reg.HL, reg.DE, &reg.F);}
 8000ed8:	4a02      	ldr	r2, [pc, #8]	; (8000ee4 <vADDs_HL_DE+0xc>)
 8000eda:	8891      	ldrh	r1, [r2, #4]
 8000edc:	1d90      	adds	r0, r2, #6
 8000ede:	f001 bea1 	b.w	8002c24 <vGBFunction16bitADD>
 8000ee2:	bf00      	nop
 8000ee4:	24001254 	.word	0x24001254

08000ee8 <vADDs_HL_HL>:
void vADDs_HL_HL(){   vGBFunction16bitADD(&reg.HL, reg.HL, &reg.F);}
 8000ee8:	4802      	ldr	r0, [pc, #8]	; (8000ef4 <vADDs_HL_HL+0xc>)
 8000eea:	4602      	mov	r2, r0
 8000eec:	f830 1f06 	ldrh.w	r1, [r0, #6]!
 8000ef0:	f001 be98 	b.w	8002c24 <vGBFunction16bitADD>
 8000ef4:	24001254 	.word	0x24001254

08000ef8 <vADDs_HL_SP>:
void vADDs_HL_SP(){   vGBFunction16bitADD(&reg.HL, reg.SP, &reg.F);}
 8000ef8:	4a02      	ldr	r2, [pc, #8]	; (8000f04 <vADDs_HL_SP+0xc>)
 8000efa:	8911      	ldrh	r1, [r2, #8]
 8000efc:	1d90      	adds	r0, r2, #6
 8000efe:	f001 be91 	b.w	8002c24 <vGBFunction16bitADD>
 8000f02:	bf00      	nop
 8000f04:	24001254 	.word	0x24001254

08000f08 <vRRCA>:
void vRRCA(){         vGBFunctionRRCA(&reg.A, &reg.F);}
 8000f08:	4901      	ldr	r1, [pc, #4]	; (8000f10 <vRRCA+0x8>)
 8000f0a:	1c48      	adds	r0, r1, #1
 8000f0c:	f001 be78 	b.w	8002c00 <vGBFunctionRRCA>
 8000f10:	24001254 	.word	0x24001254

08000f14 <vRLA>:
void vRLA(){          vGBFunctionRLA(&reg.A, &reg.F);}
 8000f14:	4901      	ldr	r1, [pc, #4]	; (8000f1c <vRLA+0x8>)
 8000f16:	1c48      	adds	r0, r1, #1
 8000f18:	f001 beac 	b.w	8002c74 <vGBFunctionRLA>
 8000f1c:	24001254 	.word	0x24001254

08000f20 <vRRA>:
void vRRA(){          vGBFunctionRRA(&reg.A, &reg.F);}
 8000f20:	4901      	ldr	r1, [pc, #4]	; (8000f28 <vRRA+0x8>)
 8000f22:	1c48      	adds	r0, r1, #1
 8000f24:	f001 beb4 	b.w	8002c90 <vGBFunctionRRA>
 8000f28:	24001254 	.word	0x24001254

08000f2c <vJR_NZ_r8>:
void vJR_NZ_r8(){     customDuration = vGBFunctionJR_NZ(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 8000f2c:	b538      	push	{r3, r4, r5, lr}
 8000f2e:	4d08      	ldr	r5, [pc, #32]	; (8000f50 <vJR_NZ_r8+0x24>)
 8000f30:	462c      	mov	r4, r5
 8000f32:	f834 0f0a 	ldrh.w	r0, [r4, #10]!
 8000f36:	3801      	subs	r0, #1
 8000f38:	b280      	uxth	r0, r0
 8000f3a:	f002 faef 	bl	800351c <ucGBMemoryRead>
 8000f3e:	4629      	mov	r1, r5
 8000f40:	4602      	mov	r2, r0
 8000f42:	4620      	mov	r0, r4
 8000f44:	f001 feb2 	bl	8002cac <vGBFunctionJR_NZ>
 8000f48:	4b02      	ldr	r3, [pc, #8]	; (8000f54 <vJR_NZ_r8+0x28>)
 8000f4a:	7018      	strb	r0, [r3, #0]
 8000f4c:	bd38      	pop	{r3, r4, r5, pc}
 8000f4e:	bf00      	nop
 8000f50:	24001254 	.word	0x24001254
 8000f54:	2400108c 	.word	0x2400108c

08000f58 <vDAA>:
void vDAA(){          vGBFunctionDAA(&reg.A, &reg.F);}
 8000f58:	4901      	ldr	r1, [pc, #4]	; (8000f60 <vDAA+0x8>)
 8000f5a:	1c48      	adds	r0, r1, #1
 8000f5c:	f001 beb2 	b.w	8002cc4 <vGBFunctionDAA>
 8000f60:	24001254 	.word	0x24001254

08000f64 <vJR_Z_r8>:
void vJR_Z_r8(){      customDuration = vGBFunctionJR_Z(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 8000f64:	b538      	push	{r3, r4, r5, lr}
 8000f66:	4d08      	ldr	r5, [pc, #32]	; (8000f88 <vJR_Z_r8+0x24>)
 8000f68:	462c      	mov	r4, r5
 8000f6a:	f834 0f0a 	ldrh.w	r0, [r4, #10]!
 8000f6e:	3801      	subs	r0, #1
 8000f70:	b280      	uxth	r0, r0
 8000f72:	f002 fad3 	bl	800351c <ucGBMemoryRead>
 8000f76:	4629      	mov	r1, r5
 8000f78:	4602      	mov	r2, r0
 8000f7a:	4620      	mov	r0, r4
 8000f7c:	f001 fed6 	bl	8002d2c <vGBFunctionJR_Z>
 8000f80:	4b02      	ldr	r3, [pc, #8]	; (8000f8c <vJR_Z_r8+0x28>)
 8000f82:	7018      	strb	r0, [r3, #0]
 8000f84:	bd38      	pop	{r3, r4, r5, pc}
 8000f86:	bf00      	nop
 8000f88:	24001254 	.word	0x24001254
 8000f8c:	2400108c 	.word	0x2400108c

08000f90 <vCPL>:
void vCPL(){          reg.A = ~(reg.A); setbit(&reg.F, N_FLAG); setbit(&reg.F, H_FLAG);}
 8000f90:	b510      	push	{r4, lr}
 8000f92:	4c07      	ldr	r4, [pc, #28]	; (8000fb0 <vCPL+0x20>)
 8000f94:	2106      	movs	r1, #6
 8000f96:	7863      	ldrb	r3, [r4, #1]
 8000f98:	4620      	mov	r0, r4
 8000f9a:	43db      	mvns	r3, r3
 8000f9c:	7063      	strb	r3, [r4, #1]
 8000f9e:	f001 fdd1 	bl	8002b44 <setbit>
 8000fa2:	4620      	mov	r0, r4
 8000fa4:	2105      	movs	r1, #5
 8000fa6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000faa:	f001 bdcb 	b.w	8002b44 <setbit>
 8000fae:	bf00      	nop
 8000fb0:	24001254 	.word	0x24001254

08000fb4 <vSET_0_B>:
void vRES_7_L(){      resetbit(&reg.L, 7);}
void vRES_7_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 7));}
void vRES_7_A(){      resetbit(&reg.A, 7);}

/*********************0xCX*/
void vSET_0_B(){      setbit(&reg.B, 0);}
 8000fb4:	2100      	movs	r1, #0
 8000fb6:	4801      	ldr	r0, [pc, #4]	; (8000fbc <vSET_0_B+0x8>)
 8000fb8:	f001 bdc4 	b.w	8002b44 <setbit>
 8000fbc:	24001257 	.word	0x24001257

08000fc0 <vSET_0_C>:
void vSET_0_C(){      setbit(&reg.C, 0);}
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	4801      	ldr	r0, [pc, #4]	; (8000fc8 <vSET_0_C+0x8>)
 8000fc4:	f001 bdbe 	b.w	8002b44 <setbit>
 8000fc8:	24001256 	.word	0x24001256

08000fcc <vSET_0_D>:
void vSET_0_D(){      setbit(&reg.D, 0);}
 8000fcc:	2100      	movs	r1, #0
 8000fce:	4801      	ldr	r0, [pc, #4]	; (8000fd4 <vSET_0_D+0x8>)
 8000fd0:	f001 bdb8 	b.w	8002b44 <setbit>
 8000fd4:	24001259 	.word	0x24001259

08000fd8 <vSET_0_E>:
void vSET_0_E(){      setbit(&reg.E, 0);}
 8000fd8:	2100      	movs	r1, #0
 8000fda:	4801      	ldr	r0, [pc, #4]	; (8000fe0 <vSET_0_E+0x8>)
 8000fdc:	f001 bdb2 	b.w	8002b44 <setbit>
 8000fe0:	24001258 	.word	0x24001258

08000fe4 <vSET_0_H>:
void vSET_0_H(){      setbit(&reg.H, 0);}
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	4801      	ldr	r0, [pc, #4]	; (8000fec <vSET_0_H+0x8>)
 8000fe8:	f001 bdac 	b.w	8002b44 <setbit>
 8000fec:	2400125b 	.word	0x2400125b

08000ff0 <vSET_0_L>:
void vSET_0_L(){      setbit(&reg.L, 0);}
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	4801      	ldr	r0, [pc, #4]	; (8000ff8 <vSET_0_L+0x8>)
 8000ff4:	f001 bda6 	b.w	8002b44 <setbit>
 8000ff8:	2400125a 	.word	0x2400125a

08000ffc <vSET_0_A>:
void vSET_0_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 0));}
void vSET_0_A(){      setbit(&reg.A, 0);}
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	4801      	ldr	r0, [pc, #4]	; (8001004 <vSET_0_A+0x8>)
 8001000:	f001 bda0 	b.w	8002b44 <setbit>
 8001004:	24001255 	.word	0x24001255

08001008 <vSET_1_B>:
void vSET_1_B(){      setbit(&reg.B, 1);}
 8001008:	2101      	movs	r1, #1
 800100a:	4801      	ldr	r0, [pc, #4]	; (8001010 <vSET_1_B+0x8>)
 800100c:	f001 bd9a 	b.w	8002b44 <setbit>
 8001010:	24001257 	.word	0x24001257

08001014 <vSET_1_C>:
void vSET_1_C(){      setbit(&reg.C, 1);}
 8001014:	2101      	movs	r1, #1
 8001016:	4801      	ldr	r0, [pc, #4]	; (800101c <vSET_1_C+0x8>)
 8001018:	f001 bd94 	b.w	8002b44 <setbit>
 800101c:	24001256 	.word	0x24001256

08001020 <vSET_1_D>:
void vSET_1_D(){      setbit(&reg.D, 1);}
 8001020:	2101      	movs	r1, #1
 8001022:	4801      	ldr	r0, [pc, #4]	; (8001028 <vSET_1_D+0x8>)
 8001024:	f001 bd8e 	b.w	8002b44 <setbit>
 8001028:	24001259 	.word	0x24001259

0800102c <vSET_1_E>:
void vSET_1_E(){      setbit(&reg.E, 1);}
 800102c:	2101      	movs	r1, #1
 800102e:	4801      	ldr	r0, [pc, #4]	; (8001034 <vSET_1_E+0x8>)
 8001030:	f001 bd88 	b.w	8002b44 <setbit>
 8001034:	24001258 	.word	0x24001258

08001038 <vSET_1_H>:
void vSET_1_H(){      setbit(&reg.H, 1);}
 8001038:	2101      	movs	r1, #1
 800103a:	4801      	ldr	r0, [pc, #4]	; (8001040 <vSET_1_H+0x8>)
 800103c:	f001 bd82 	b.w	8002b44 <setbit>
 8001040:	2400125b 	.word	0x2400125b

08001044 <vSET_1_L>:
void vSET_1_L(){      setbit(&reg.L, 1);}
 8001044:	2101      	movs	r1, #1
 8001046:	4801      	ldr	r0, [pc, #4]	; (800104c <vSET_1_L+0x8>)
 8001048:	f001 bd7c 	b.w	8002b44 <setbit>
 800104c:	2400125a 	.word	0x2400125a

08001050 <vSET_1_A>:
void vSET_1_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 1));}
void vSET_1_A(){      setbit(&reg.A, 1);}
 8001050:	2101      	movs	r1, #1
 8001052:	4801      	ldr	r0, [pc, #4]	; (8001058 <vSET_1_A+0x8>)
 8001054:	f001 bd76 	b.w	8002b44 <setbit>
 8001058:	24001255 	.word	0x24001255

0800105c <vSET_2_B>:

/*********************0xDX*/
void vSET_2_B(){      setbit(&reg.B, 2);}
 800105c:	2102      	movs	r1, #2
 800105e:	4801      	ldr	r0, [pc, #4]	; (8001064 <vSET_2_B+0x8>)
 8001060:	f001 bd70 	b.w	8002b44 <setbit>
 8001064:	24001257 	.word	0x24001257

08001068 <vSET_2_C>:
void vSET_2_C(){      setbit(&reg.C, 2);}
 8001068:	2102      	movs	r1, #2
 800106a:	4801      	ldr	r0, [pc, #4]	; (8001070 <vSET_2_C+0x8>)
 800106c:	f001 bd6a 	b.w	8002b44 <setbit>
 8001070:	24001256 	.word	0x24001256

08001074 <vSET_2_D>:
void vSET_2_D(){      setbit(&reg.D, 2);}
 8001074:	2102      	movs	r1, #2
 8001076:	4801      	ldr	r0, [pc, #4]	; (800107c <vSET_2_D+0x8>)
 8001078:	f001 bd64 	b.w	8002b44 <setbit>
 800107c:	24001259 	.word	0x24001259

08001080 <vSET_2_E>:
void vSET_2_E(){      setbit(&reg.E, 2);}
 8001080:	2102      	movs	r1, #2
 8001082:	4801      	ldr	r0, [pc, #4]	; (8001088 <vSET_2_E+0x8>)
 8001084:	f001 bd5e 	b.w	8002b44 <setbit>
 8001088:	24001258 	.word	0x24001258

0800108c <vSET_2_H>:
void vSET_2_H(){      setbit(&reg.H, 2);}
 800108c:	2102      	movs	r1, #2
 800108e:	4801      	ldr	r0, [pc, #4]	; (8001094 <vSET_2_H+0x8>)
 8001090:	f001 bd58 	b.w	8002b44 <setbit>
 8001094:	2400125b 	.word	0x2400125b

08001098 <vSET_2_L>:
void vSET_2_L(){      setbit(&reg.L, 2);}
 8001098:	2102      	movs	r1, #2
 800109a:	4801      	ldr	r0, [pc, #4]	; (80010a0 <vSET_2_L+0x8>)
 800109c:	f001 bd52 	b.w	8002b44 <setbit>
 80010a0:	2400125a 	.word	0x2400125a

080010a4 <vSET_2_A>:
void vSET_2_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 2));}
void vSET_2_A(){      setbit(&reg.A, 2);}
 80010a4:	2102      	movs	r1, #2
 80010a6:	4801      	ldr	r0, [pc, #4]	; (80010ac <vSET_2_A+0x8>)
 80010a8:	f001 bd4c 	b.w	8002b44 <setbit>
 80010ac:	24001255 	.word	0x24001255

080010b0 <vSET_3_B>:
void vSET_3_B(){      setbit(&reg.B, 3);}
 80010b0:	2103      	movs	r1, #3
 80010b2:	4801      	ldr	r0, [pc, #4]	; (80010b8 <vSET_3_B+0x8>)
 80010b4:	f001 bd46 	b.w	8002b44 <setbit>
 80010b8:	24001257 	.word	0x24001257

080010bc <vSET_3_C>:
void vSET_3_C(){      setbit(&reg.C, 3);}
 80010bc:	2103      	movs	r1, #3
 80010be:	4801      	ldr	r0, [pc, #4]	; (80010c4 <vSET_3_C+0x8>)
 80010c0:	f001 bd40 	b.w	8002b44 <setbit>
 80010c4:	24001256 	.word	0x24001256

080010c8 <vSET_3_D>:
void vSET_3_D(){      setbit(&reg.D, 3);}
 80010c8:	2103      	movs	r1, #3
 80010ca:	4801      	ldr	r0, [pc, #4]	; (80010d0 <vSET_3_D+0x8>)
 80010cc:	f001 bd3a 	b.w	8002b44 <setbit>
 80010d0:	24001259 	.word	0x24001259

080010d4 <vSET_3_E>:
void vSET_3_E(){      setbit(&reg.E, 3);}
 80010d4:	2103      	movs	r1, #3
 80010d6:	4801      	ldr	r0, [pc, #4]	; (80010dc <vSET_3_E+0x8>)
 80010d8:	f001 bd34 	b.w	8002b44 <setbit>
 80010dc:	24001258 	.word	0x24001258

080010e0 <vSET_3_H>:
void vSET_3_H(){      setbit(&reg.H, 3);}
 80010e0:	2103      	movs	r1, #3
 80010e2:	4801      	ldr	r0, [pc, #4]	; (80010e8 <vSET_3_H+0x8>)
 80010e4:	f001 bd2e 	b.w	8002b44 <setbit>
 80010e8:	2400125b 	.word	0x2400125b

080010ec <vSET_3_L>:
void vSET_3_L(){      setbit(&reg.L, 3);}
 80010ec:	2103      	movs	r1, #3
 80010ee:	4801      	ldr	r0, [pc, #4]	; (80010f4 <vSET_3_L+0x8>)
 80010f0:	f001 bd28 	b.w	8002b44 <setbit>
 80010f4:	2400125a 	.word	0x2400125a

080010f8 <vSET_3_A>:
void vSET_3_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 3));}
void vSET_3_A(){      setbit(&reg.A, 3);}
 80010f8:	2103      	movs	r1, #3
 80010fa:	4801      	ldr	r0, [pc, #4]	; (8001100 <vSET_3_A+0x8>)
 80010fc:	f001 bd22 	b.w	8002b44 <setbit>
 8001100:	24001255 	.word	0x24001255

08001104 <vSET_4_B>:

/*********************0xEX*/
void vSET_4_B(){      setbit(&reg.B, 4);}
 8001104:	2104      	movs	r1, #4
 8001106:	4801      	ldr	r0, [pc, #4]	; (800110c <vSET_4_B+0x8>)
 8001108:	f001 bd1c 	b.w	8002b44 <setbit>
 800110c:	24001257 	.word	0x24001257

08001110 <vSET_4_C>:
void vSET_4_C(){      setbit(&reg.C, 4);}
 8001110:	2104      	movs	r1, #4
 8001112:	4801      	ldr	r0, [pc, #4]	; (8001118 <vSET_4_C+0x8>)
 8001114:	f001 bd16 	b.w	8002b44 <setbit>
 8001118:	24001256 	.word	0x24001256

0800111c <vSET_4_D>:
void vSET_4_D(){      setbit(&reg.D, 4);}
 800111c:	2104      	movs	r1, #4
 800111e:	4801      	ldr	r0, [pc, #4]	; (8001124 <vSET_4_D+0x8>)
 8001120:	f001 bd10 	b.w	8002b44 <setbit>
 8001124:	24001259 	.word	0x24001259

08001128 <vSET_4_E>:
void vSET_4_E(){      setbit(&reg.E, 4);}
 8001128:	2104      	movs	r1, #4
 800112a:	4801      	ldr	r0, [pc, #4]	; (8001130 <vSET_4_E+0x8>)
 800112c:	f001 bd0a 	b.w	8002b44 <setbit>
 8001130:	24001258 	.word	0x24001258

08001134 <vSET_4_H>:
void vSET_4_H(){      setbit(&reg.H, 4);}
 8001134:	2104      	movs	r1, #4
 8001136:	4801      	ldr	r0, [pc, #4]	; (800113c <vSET_4_H+0x8>)
 8001138:	f001 bd04 	b.w	8002b44 <setbit>
 800113c:	2400125b 	.word	0x2400125b

08001140 <vSET_4_L>:
void vSET_4_L(){      setbit(&reg.L, 4);}
 8001140:	2104      	movs	r1, #4
 8001142:	4801      	ldr	r0, [pc, #4]	; (8001148 <vSET_4_L+0x8>)
 8001144:	f001 bcfe 	b.w	8002b44 <setbit>
 8001148:	2400125a 	.word	0x2400125a

0800114c <vSET_4_A>:
void vSET_4_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 4));}
void vSET_4_A(){      setbit(&reg.A, 4);}
 800114c:	2104      	movs	r1, #4
 800114e:	4801      	ldr	r0, [pc, #4]	; (8001154 <vSET_4_A+0x8>)
 8001150:	f001 bcf8 	b.w	8002b44 <setbit>
 8001154:	24001255 	.word	0x24001255

08001158 <vSET_5_B>:
void vSET_5_B(){      setbit(&reg.B, 5);}
 8001158:	2105      	movs	r1, #5
 800115a:	4801      	ldr	r0, [pc, #4]	; (8001160 <vSET_5_B+0x8>)
 800115c:	f001 bcf2 	b.w	8002b44 <setbit>
 8001160:	24001257 	.word	0x24001257

08001164 <vSET_5_C>:
void vSET_5_C(){      setbit(&reg.C, 5);}
 8001164:	2105      	movs	r1, #5
 8001166:	4801      	ldr	r0, [pc, #4]	; (800116c <vSET_5_C+0x8>)
 8001168:	f001 bcec 	b.w	8002b44 <setbit>
 800116c:	24001256 	.word	0x24001256

08001170 <vSET_5_D>:
void vSET_5_D(){      setbit(&reg.D, 5);}
 8001170:	2105      	movs	r1, #5
 8001172:	4801      	ldr	r0, [pc, #4]	; (8001178 <vSET_5_D+0x8>)
 8001174:	f001 bce6 	b.w	8002b44 <setbit>
 8001178:	24001259 	.word	0x24001259

0800117c <vSET_5_E>:
void vSET_5_E(){      setbit(&reg.E, 5);}
 800117c:	2105      	movs	r1, #5
 800117e:	4801      	ldr	r0, [pc, #4]	; (8001184 <vSET_5_E+0x8>)
 8001180:	f001 bce0 	b.w	8002b44 <setbit>
 8001184:	24001258 	.word	0x24001258

08001188 <vSET_5_H>:
void vSET_5_H(){      setbit(&reg.H, 5);}
 8001188:	2105      	movs	r1, #5
 800118a:	4801      	ldr	r0, [pc, #4]	; (8001190 <vSET_5_H+0x8>)
 800118c:	f001 bcda 	b.w	8002b44 <setbit>
 8001190:	2400125b 	.word	0x2400125b

08001194 <vSET_5_L>:
void vSET_5_L(){      setbit(&reg.L, 5);}
 8001194:	2105      	movs	r1, #5
 8001196:	4801      	ldr	r0, [pc, #4]	; (800119c <vSET_5_L+0x8>)
 8001198:	f001 bcd4 	b.w	8002b44 <setbit>
 800119c:	2400125a 	.word	0x2400125a

080011a0 <vSET_5_A>:
void vSET_5_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 5));}
void vSET_5_A(){      setbit(&reg.A, 5);}
 80011a0:	2105      	movs	r1, #5
 80011a2:	4801      	ldr	r0, [pc, #4]	; (80011a8 <vSET_5_A+0x8>)
 80011a4:	f001 bcce 	b.w	8002b44 <setbit>
 80011a8:	24001255 	.word	0x24001255

080011ac <vSET_6_B>:

/*********************0xFX*/
void vSET_6_B(){      setbit(&reg.B, 6);}
 80011ac:	2106      	movs	r1, #6
 80011ae:	4801      	ldr	r0, [pc, #4]	; (80011b4 <vSET_6_B+0x8>)
 80011b0:	f001 bcc8 	b.w	8002b44 <setbit>
 80011b4:	24001257 	.word	0x24001257

080011b8 <vSET_6_C>:
void vSET_6_C(){      setbit(&reg.C, 6);}
 80011b8:	2106      	movs	r1, #6
 80011ba:	4801      	ldr	r0, [pc, #4]	; (80011c0 <vSET_6_C+0x8>)
 80011bc:	f001 bcc2 	b.w	8002b44 <setbit>
 80011c0:	24001256 	.word	0x24001256

080011c4 <vSET_6_D>:
void vSET_6_D(){      setbit(&reg.D, 6);}
 80011c4:	2106      	movs	r1, #6
 80011c6:	4801      	ldr	r0, [pc, #4]	; (80011cc <vSET_6_D+0x8>)
 80011c8:	f001 bcbc 	b.w	8002b44 <setbit>
 80011cc:	24001259 	.word	0x24001259

080011d0 <vSET_6_E>:
void vSET_6_E(){      setbit(&reg.E, 6);}
 80011d0:	2106      	movs	r1, #6
 80011d2:	4801      	ldr	r0, [pc, #4]	; (80011d8 <vSET_6_E+0x8>)
 80011d4:	f001 bcb6 	b.w	8002b44 <setbit>
 80011d8:	24001258 	.word	0x24001258

080011dc <vSET_6_H>:
void vSET_6_H(){      setbit(&reg.H, 6);}
 80011dc:	2106      	movs	r1, #6
 80011de:	4801      	ldr	r0, [pc, #4]	; (80011e4 <vSET_6_H+0x8>)
 80011e0:	f001 bcb0 	b.w	8002b44 <setbit>
 80011e4:	2400125b 	.word	0x2400125b

080011e8 <vSET_6_L>:
void vSET_6_L(){      setbit(&reg.L, 6);}
 80011e8:	2106      	movs	r1, #6
 80011ea:	4801      	ldr	r0, [pc, #4]	; (80011f0 <vSET_6_L+0x8>)
 80011ec:	f001 bcaa 	b.w	8002b44 <setbit>
 80011f0:	2400125a 	.word	0x2400125a

080011f4 <vSET_6_A>:
void vSET_6_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 6));}
void vSET_6_A(){      setbit(&reg.A, 6);}
 80011f4:	2106      	movs	r1, #6
 80011f6:	4801      	ldr	r0, [pc, #4]	; (80011fc <vSET_6_A+0x8>)
 80011f8:	f001 bca4 	b.w	8002b44 <setbit>
 80011fc:	24001255 	.word	0x24001255

08001200 <vSET_7_B>:
void vSET_7_B(){      setbit(&reg.B, 7);}
 8001200:	2107      	movs	r1, #7
 8001202:	4801      	ldr	r0, [pc, #4]	; (8001208 <vSET_7_B+0x8>)
 8001204:	f001 bc9e 	b.w	8002b44 <setbit>
 8001208:	24001257 	.word	0x24001257

0800120c <vSET_7_C>:
void vSET_7_C(){      setbit(&reg.C, 7);}
 800120c:	2107      	movs	r1, #7
 800120e:	4801      	ldr	r0, [pc, #4]	; (8001214 <vSET_7_C+0x8>)
 8001210:	f001 bc98 	b.w	8002b44 <setbit>
 8001214:	24001256 	.word	0x24001256

08001218 <vSET_7_D>:
void vSET_7_D(){      setbit(&reg.D, 7);}
 8001218:	2107      	movs	r1, #7
 800121a:	4801      	ldr	r0, [pc, #4]	; (8001220 <vSET_7_D+0x8>)
 800121c:	f001 bc92 	b.w	8002b44 <setbit>
 8001220:	24001259 	.word	0x24001259

08001224 <vSET_7_E>:
void vSET_7_E(){      setbit(&reg.E, 7);}
 8001224:	2107      	movs	r1, #7
 8001226:	4801      	ldr	r0, [pc, #4]	; (800122c <vSET_7_E+0x8>)
 8001228:	f001 bc8c 	b.w	8002b44 <setbit>
 800122c:	24001258 	.word	0x24001258

08001230 <vSET_7_H>:
void vSET_7_H(){      setbit(&reg.H, 7);}
 8001230:	2107      	movs	r1, #7
 8001232:	4801      	ldr	r0, [pc, #4]	; (8001238 <vSET_7_H+0x8>)
 8001234:	f001 bc86 	b.w	8002b44 <setbit>
 8001238:	2400125b 	.word	0x2400125b

0800123c <vSET_7_L>:
void vSET_7_L(){      setbit(&reg.L, 7);}
 800123c:	2107      	movs	r1, #7
 800123e:	4801      	ldr	r0, [pc, #4]	; (8001244 <vSET_7_L+0x8>)
 8001240:	f001 bc80 	b.w	8002b44 <setbit>
 8001244:	2400125a 	.word	0x2400125a

08001248 <vSET_7_A>:
void vSET_7_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 7));}
void vSET_7_A(){      setbit(&reg.A, 7);}
 8001248:	2107      	movs	r1, #7
 800124a:	4801      	ldr	r0, [pc, #4]	; (8001250 <vSET_7_A+0x8>)
 800124c:	f001 bc7a 	b.w	8002b44 <setbit>
 8001250:	24001255 	.word	0x24001255

08001254 <vJR_NC_r8>:
void vJR_NC_r8(){     customDuration = vGBFunctionJR_NC(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 8001254:	b538      	push	{r3, r4, r5, lr}
 8001256:	4d08      	ldr	r5, [pc, #32]	; (8001278 <vJR_NC_r8+0x24>)
 8001258:	462c      	mov	r4, r5
 800125a:	f834 0f0a 	ldrh.w	r0, [r4, #10]!
 800125e:	3801      	subs	r0, #1
 8001260:	b280      	uxth	r0, r0
 8001262:	f002 f95b 	bl	800351c <ucGBMemoryRead>
 8001266:	4629      	mov	r1, r5
 8001268:	4602      	mov	r2, r0
 800126a:	4620      	mov	r0, r4
 800126c:	f001 fd6a 	bl	8002d44 <vGBFunctionJR_NC>
 8001270:	4b02      	ldr	r3, [pc, #8]	; (800127c <vJR_NC_r8+0x28>)
 8001272:	7018      	strb	r0, [r3, #0]
 8001274:	bd38      	pop	{r3, r4, r5, pc}
 8001276:	bf00      	nop
 8001278:	24001254 	.word	0x24001254
 800127c:	2400108c 	.word	0x2400108c

08001280 <vINC_HL>:
void vINC_HL(){       vMemoryLocationINC(reg.HL, &reg.F);}
 8001280:	4901      	ldr	r1, [pc, #4]	; (8001288 <vINC_HL+0x8>)
 8001282:	88c8      	ldrh	r0, [r1, #6]
 8001284:	f001 bd6a 	b.w	8002d5c <vMemoryLocationINC>
 8001288:	24001254 	.word	0x24001254

0800128c <vDEC_HL>:
void vDEC_HL(){       vMemoryLocationDEC(reg.HL, &reg.F);}
 800128c:	4901      	ldr	r1, [pc, #4]	; (8001294 <vDEC_HL+0x8>)
 800128e:	88c8      	ldrh	r0, [r1, #6]
 8001290:	f001 bd8e 	b.w	8002db0 <vMemoryLocationDEC>
 8001294:	24001254 	.word	0x24001254

08001298 <vSCF>:
void vSCF(){          resetbit(&reg.F, N_FLAG); resetbit(&reg.F, H_FLAG); setbit(&reg.F, C_FLAG);}
 8001298:	b508      	push	{r3, lr}
 800129a:	4807      	ldr	r0, [pc, #28]	; (80012b8 <vSCF+0x20>)
 800129c:	2106      	movs	r1, #6
 800129e:	f001 fc59 	bl	8002b54 <resetbit>
 80012a2:	4805      	ldr	r0, [pc, #20]	; (80012b8 <vSCF+0x20>)
 80012a4:	2105      	movs	r1, #5
 80012a6:	f001 fc55 	bl	8002b54 <resetbit>
 80012aa:	4803      	ldr	r0, [pc, #12]	; (80012b8 <vSCF+0x20>)
 80012ac:	2104      	movs	r1, #4
 80012ae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80012b2:	f001 bc47 	b.w	8002b44 <setbit>
 80012b6:	bf00      	nop
 80012b8:	24001254 	.word	0x24001254

080012bc <vRES_0_B>:
void vRES_0_B(){      resetbit(&reg.B, 0);}
 80012bc:	2100      	movs	r1, #0
 80012be:	4801      	ldr	r0, [pc, #4]	; (80012c4 <vRES_0_B+0x8>)
 80012c0:	f001 bc48 	b.w	8002b54 <resetbit>
 80012c4:	24001257 	.word	0x24001257

080012c8 <vRES_0_C>:
void vRES_0_C(){      resetbit(&reg.C, 0);}
 80012c8:	2100      	movs	r1, #0
 80012ca:	4801      	ldr	r0, [pc, #4]	; (80012d0 <vRES_0_C+0x8>)
 80012cc:	f001 bc42 	b.w	8002b54 <resetbit>
 80012d0:	24001256 	.word	0x24001256

080012d4 <vRES_0_D>:
void vRES_0_D(){      resetbit(&reg.D, 0);}
 80012d4:	2100      	movs	r1, #0
 80012d6:	4801      	ldr	r0, [pc, #4]	; (80012dc <vRES_0_D+0x8>)
 80012d8:	f001 bc3c 	b.w	8002b54 <resetbit>
 80012dc:	24001259 	.word	0x24001259

080012e0 <vRES_0_E>:
void vRES_0_E(){      resetbit(&reg.E, 0);}
 80012e0:	2100      	movs	r1, #0
 80012e2:	4801      	ldr	r0, [pc, #4]	; (80012e8 <vRES_0_E+0x8>)
 80012e4:	f001 bc36 	b.w	8002b54 <resetbit>
 80012e8:	24001258 	.word	0x24001258

080012ec <vRES_0_H>:
void vRES_0_H(){      resetbit(&reg.H, 0);}
 80012ec:	2100      	movs	r1, #0
 80012ee:	4801      	ldr	r0, [pc, #4]	; (80012f4 <vRES_0_H+0x8>)
 80012f0:	f001 bc30 	b.w	8002b54 <resetbit>
 80012f4:	2400125b 	.word	0x2400125b

080012f8 <vRES_0_L>:
void vRES_0_L(){      resetbit(&reg.L, 0);}
 80012f8:	2100      	movs	r1, #0
 80012fa:	4801      	ldr	r0, [pc, #4]	; (8001300 <vRES_0_L+0x8>)
 80012fc:	f001 bc2a 	b.w	8002b54 <resetbit>
 8001300:	2400125a 	.word	0x2400125a

08001304 <vRES_0_A>:
void vRES_0_A(){      resetbit(&reg.A, 0);}
 8001304:	2100      	movs	r1, #0
 8001306:	4801      	ldr	r0, [pc, #4]	; (800130c <vRES_0_A+0x8>)
 8001308:	f001 bc24 	b.w	8002b54 <resetbit>
 800130c:	24001255 	.word	0x24001255

08001310 <vRES_1_B>:
void vRES_1_B(){      resetbit(&reg.B, 1);}
 8001310:	2101      	movs	r1, #1
 8001312:	4801      	ldr	r0, [pc, #4]	; (8001318 <vRES_1_B+0x8>)
 8001314:	f001 bc1e 	b.w	8002b54 <resetbit>
 8001318:	24001257 	.word	0x24001257

0800131c <vRES_1_C>:
void vRES_1_C(){      resetbit(&reg.C, 1);}
 800131c:	2101      	movs	r1, #1
 800131e:	4801      	ldr	r0, [pc, #4]	; (8001324 <vRES_1_C+0x8>)
 8001320:	f001 bc18 	b.w	8002b54 <resetbit>
 8001324:	24001256 	.word	0x24001256

08001328 <vRES_1_D>:
void vRES_1_D(){      resetbit(&reg.D, 1);}
 8001328:	2101      	movs	r1, #1
 800132a:	4801      	ldr	r0, [pc, #4]	; (8001330 <vRES_1_D+0x8>)
 800132c:	f001 bc12 	b.w	8002b54 <resetbit>
 8001330:	24001259 	.word	0x24001259

08001334 <vRES_1_E>:
void vRES_1_E(){      resetbit(&reg.E, 1);}
 8001334:	2101      	movs	r1, #1
 8001336:	4801      	ldr	r0, [pc, #4]	; (800133c <vRES_1_E+0x8>)
 8001338:	f001 bc0c 	b.w	8002b54 <resetbit>
 800133c:	24001258 	.word	0x24001258

08001340 <vRES_1_H>:
void vRES_1_H(){      resetbit(&reg.H, 1);}
 8001340:	2101      	movs	r1, #1
 8001342:	4801      	ldr	r0, [pc, #4]	; (8001348 <vRES_1_H+0x8>)
 8001344:	f001 bc06 	b.w	8002b54 <resetbit>
 8001348:	2400125b 	.word	0x2400125b

0800134c <vRES_1_L>:
void vRES_1_L(){      resetbit(&reg.L, 1);}
 800134c:	2101      	movs	r1, #1
 800134e:	4801      	ldr	r0, [pc, #4]	; (8001354 <vRES_1_L+0x8>)
 8001350:	f001 bc00 	b.w	8002b54 <resetbit>
 8001354:	2400125a 	.word	0x2400125a

08001358 <vRES_1_A>:
void vRES_1_A(){      resetbit(&reg.A, 1);}
 8001358:	2101      	movs	r1, #1
 800135a:	4801      	ldr	r0, [pc, #4]	; (8001360 <vRES_1_A+0x8>)
 800135c:	f001 bbfa 	b.w	8002b54 <resetbit>
 8001360:	24001255 	.word	0x24001255

08001364 <vRES_2_B>:
void vRES_2_B(){      resetbit(&reg.B, 2);}
 8001364:	2102      	movs	r1, #2
 8001366:	4801      	ldr	r0, [pc, #4]	; (800136c <vRES_2_B+0x8>)
 8001368:	f001 bbf4 	b.w	8002b54 <resetbit>
 800136c:	24001257 	.word	0x24001257

08001370 <vRES_2_C>:
void vRES_2_C(){      resetbit(&reg.C, 2);}
 8001370:	2102      	movs	r1, #2
 8001372:	4801      	ldr	r0, [pc, #4]	; (8001378 <vRES_2_C+0x8>)
 8001374:	f001 bbee 	b.w	8002b54 <resetbit>
 8001378:	24001256 	.word	0x24001256

0800137c <vRES_2_D>:
void vRES_2_D(){      resetbit(&reg.D, 2);}
 800137c:	2102      	movs	r1, #2
 800137e:	4801      	ldr	r0, [pc, #4]	; (8001384 <vRES_2_D+0x8>)
 8001380:	f001 bbe8 	b.w	8002b54 <resetbit>
 8001384:	24001259 	.word	0x24001259

08001388 <vRES_2_E>:
void vRES_2_E(){      resetbit(&reg.E, 2);}
 8001388:	2102      	movs	r1, #2
 800138a:	4801      	ldr	r0, [pc, #4]	; (8001390 <vRES_2_E+0x8>)
 800138c:	f001 bbe2 	b.w	8002b54 <resetbit>
 8001390:	24001258 	.word	0x24001258

08001394 <vRES_2_H>:
void vRES_2_H(){      resetbit(&reg.H, 2);}
 8001394:	2102      	movs	r1, #2
 8001396:	4801      	ldr	r0, [pc, #4]	; (800139c <vRES_2_H+0x8>)
 8001398:	f001 bbdc 	b.w	8002b54 <resetbit>
 800139c:	2400125b 	.word	0x2400125b

080013a0 <vRES_2_L>:
void vRES_2_L(){      resetbit(&reg.L, 2);}
 80013a0:	2102      	movs	r1, #2
 80013a2:	4801      	ldr	r0, [pc, #4]	; (80013a8 <vRES_2_L+0x8>)
 80013a4:	f001 bbd6 	b.w	8002b54 <resetbit>
 80013a8:	2400125a 	.word	0x2400125a

080013ac <vRES_2_A>:
void vRES_2_A(){      resetbit(&reg.A, 2);}
 80013ac:	2102      	movs	r1, #2
 80013ae:	4801      	ldr	r0, [pc, #4]	; (80013b4 <vRES_2_A+0x8>)
 80013b0:	f001 bbd0 	b.w	8002b54 <resetbit>
 80013b4:	24001255 	.word	0x24001255

080013b8 <vRES_3_B>:
void vRES_3_B(){      resetbit(&reg.B, 3);}
 80013b8:	2103      	movs	r1, #3
 80013ba:	4801      	ldr	r0, [pc, #4]	; (80013c0 <vRES_3_B+0x8>)
 80013bc:	f001 bbca 	b.w	8002b54 <resetbit>
 80013c0:	24001257 	.word	0x24001257

080013c4 <vRES_3_C>:
void vRES_3_C(){      resetbit(&reg.C, 3);}
 80013c4:	2103      	movs	r1, #3
 80013c6:	4801      	ldr	r0, [pc, #4]	; (80013cc <vRES_3_C+0x8>)
 80013c8:	f001 bbc4 	b.w	8002b54 <resetbit>
 80013cc:	24001256 	.word	0x24001256

080013d0 <vRES_3_D>:
void vRES_3_D(){      resetbit(&reg.D, 3);}
 80013d0:	2103      	movs	r1, #3
 80013d2:	4801      	ldr	r0, [pc, #4]	; (80013d8 <vRES_3_D+0x8>)
 80013d4:	f001 bbbe 	b.w	8002b54 <resetbit>
 80013d8:	24001259 	.word	0x24001259

080013dc <vRES_3_E>:
void vRES_3_E(){      resetbit(&reg.E, 3);}
 80013dc:	2103      	movs	r1, #3
 80013de:	4801      	ldr	r0, [pc, #4]	; (80013e4 <vRES_3_E+0x8>)
 80013e0:	f001 bbb8 	b.w	8002b54 <resetbit>
 80013e4:	24001258 	.word	0x24001258

080013e8 <vRES_3_H>:
void vRES_3_H(){      resetbit(&reg.H, 3);}
 80013e8:	2103      	movs	r1, #3
 80013ea:	4801      	ldr	r0, [pc, #4]	; (80013f0 <vRES_3_H+0x8>)
 80013ec:	f001 bbb2 	b.w	8002b54 <resetbit>
 80013f0:	2400125b 	.word	0x2400125b

080013f4 <vRES_3_L>:
void vRES_3_L(){      resetbit(&reg.L, 3);}
 80013f4:	2103      	movs	r1, #3
 80013f6:	4801      	ldr	r0, [pc, #4]	; (80013fc <vRES_3_L+0x8>)
 80013f8:	f001 bbac 	b.w	8002b54 <resetbit>
 80013fc:	2400125a 	.word	0x2400125a

08001400 <vRES_3_A>:
void vRES_3_A(){      resetbit(&reg.A, 3);}
 8001400:	2103      	movs	r1, #3
 8001402:	4801      	ldr	r0, [pc, #4]	; (8001408 <vRES_3_A+0x8>)
 8001404:	f001 bba6 	b.w	8002b54 <resetbit>
 8001408:	24001255 	.word	0x24001255

0800140c <vRES_4_B>:
void vRES_4_B(){      resetbit(&reg.B, 4);}
 800140c:	2104      	movs	r1, #4
 800140e:	4801      	ldr	r0, [pc, #4]	; (8001414 <vRES_4_B+0x8>)
 8001410:	f001 bba0 	b.w	8002b54 <resetbit>
 8001414:	24001257 	.word	0x24001257

08001418 <vRES_4_C>:
void vRES_4_C(){      resetbit(&reg.C, 4);}
 8001418:	2104      	movs	r1, #4
 800141a:	4801      	ldr	r0, [pc, #4]	; (8001420 <vRES_4_C+0x8>)
 800141c:	f001 bb9a 	b.w	8002b54 <resetbit>
 8001420:	24001256 	.word	0x24001256

08001424 <vRES_4_D>:
void vRES_4_D(){      resetbit(&reg.D, 4);}
 8001424:	2104      	movs	r1, #4
 8001426:	4801      	ldr	r0, [pc, #4]	; (800142c <vRES_4_D+0x8>)
 8001428:	f001 bb94 	b.w	8002b54 <resetbit>
 800142c:	24001259 	.word	0x24001259

08001430 <vRES_4_E>:
void vRES_4_E(){      resetbit(&reg.E, 4);}
 8001430:	2104      	movs	r1, #4
 8001432:	4801      	ldr	r0, [pc, #4]	; (8001438 <vRES_4_E+0x8>)
 8001434:	f001 bb8e 	b.w	8002b54 <resetbit>
 8001438:	24001258 	.word	0x24001258

0800143c <vRES_4_H>:
void vRES_4_H(){      resetbit(&reg.H, 4);}
 800143c:	2104      	movs	r1, #4
 800143e:	4801      	ldr	r0, [pc, #4]	; (8001444 <vRES_4_H+0x8>)
 8001440:	f001 bb88 	b.w	8002b54 <resetbit>
 8001444:	2400125b 	.word	0x2400125b

08001448 <vRES_4_L>:
void vRES_4_L(){      resetbit(&reg.L, 4);}
 8001448:	2104      	movs	r1, #4
 800144a:	4801      	ldr	r0, [pc, #4]	; (8001450 <vRES_4_L+0x8>)
 800144c:	f001 bb82 	b.w	8002b54 <resetbit>
 8001450:	2400125a 	.word	0x2400125a

08001454 <vRES_4_A>:
void vRES_4_A(){      resetbit(&reg.A, 4);}
 8001454:	2104      	movs	r1, #4
 8001456:	4801      	ldr	r0, [pc, #4]	; (800145c <vRES_4_A+0x8>)
 8001458:	f001 bb7c 	b.w	8002b54 <resetbit>
 800145c:	24001255 	.word	0x24001255

08001460 <vRES_5_B>:
void vRES_5_B(){      resetbit(&reg.B, 5);}
 8001460:	2105      	movs	r1, #5
 8001462:	4801      	ldr	r0, [pc, #4]	; (8001468 <vRES_5_B+0x8>)
 8001464:	f001 bb76 	b.w	8002b54 <resetbit>
 8001468:	24001257 	.word	0x24001257

0800146c <vRES_5_C>:
void vRES_5_C(){      resetbit(&reg.C, 5);}
 800146c:	2105      	movs	r1, #5
 800146e:	4801      	ldr	r0, [pc, #4]	; (8001474 <vRES_5_C+0x8>)
 8001470:	f001 bb70 	b.w	8002b54 <resetbit>
 8001474:	24001256 	.word	0x24001256

08001478 <vRES_5_D>:
void vRES_5_D(){      resetbit(&reg.D, 5);}
 8001478:	2105      	movs	r1, #5
 800147a:	4801      	ldr	r0, [pc, #4]	; (8001480 <vRES_5_D+0x8>)
 800147c:	f001 bb6a 	b.w	8002b54 <resetbit>
 8001480:	24001259 	.word	0x24001259

08001484 <vRES_5_E>:
void vRES_5_E(){      resetbit(&reg.E, 5);}
 8001484:	2105      	movs	r1, #5
 8001486:	4801      	ldr	r0, [pc, #4]	; (800148c <vRES_5_E+0x8>)
 8001488:	f001 bb64 	b.w	8002b54 <resetbit>
 800148c:	24001258 	.word	0x24001258

08001490 <vRES_5_H>:
void vRES_5_H(){      resetbit(&reg.H, 5);}
 8001490:	2105      	movs	r1, #5
 8001492:	4801      	ldr	r0, [pc, #4]	; (8001498 <vRES_5_H+0x8>)
 8001494:	f001 bb5e 	b.w	8002b54 <resetbit>
 8001498:	2400125b 	.word	0x2400125b

0800149c <vRES_5_L>:
void vRES_5_L(){      resetbit(&reg.L, 5);}
 800149c:	2105      	movs	r1, #5
 800149e:	4801      	ldr	r0, [pc, #4]	; (80014a4 <vRES_5_L+0x8>)
 80014a0:	f001 bb58 	b.w	8002b54 <resetbit>
 80014a4:	2400125a 	.word	0x2400125a

080014a8 <vRES_5_A>:
void vRES_5_A(){      resetbit(&reg.A, 5);}
 80014a8:	2105      	movs	r1, #5
 80014aa:	4801      	ldr	r0, [pc, #4]	; (80014b0 <vRES_5_A+0x8>)
 80014ac:	f001 bb52 	b.w	8002b54 <resetbit>
 80014b0:	24001255 	.word	0x24001255

080014b4 <vRES_6_B>:
void vRES_6_B(){      resetbit(&reg.B, 6);}
 80014b4:	2106      	movs	r1, #6
 80014b6:	4801      	ldr	r0, [pc, #4]	; (80014bc <vRES_6_B+0x8>)
 80014b8:	f001 bb4c 	b.w	8002b54 <resetbit>
 80014bc:	24001257 	.word	0x24001257

080014c0 <vRES_6_C>:
void vRES_6_C(){      resetbit(&reg.C, 6);}
 80014c0:	2106      	movs	r1, #6
 80014c2:	4801      	ldr	r0, [pc, #4]	; (80014c8 <vRES_6_C+0x8>)
 80014c4:	f001 bb46 	b.w	8002b54 <resetbit>
 80014c8:	24001256 	.word	0x24001256

080014cc <vRES_6_D>:
void vRES_6_D(){      resetbit(&reg.D, 6);}
 80014cc:	2106      	movs	r1, #6
 80014ce:	4801      	ldr	r0, [pc, #4]	; (80014d4 <vRES_6_D+0x8>)
 80014d0:	f001 bb40 	b.w	8002b54 <resetbit>
 80014d4:	24001259 	.word	0x24001259

080014d8 <vRES_6_E>:
void vRES_6_E(){      resetbit(&reg.E, 6);}
 80014d8:	2106      	movs	r1, #6
 80014da:	4801      	ldr	r0, [pc, #4]	; (80014e0 <vRES_6_E+0x8>)
 80014dc:	f001 bb3a 	b.w	8002b54 <resetbit>
 80014e0:	24001258 	.word	0x24001258

080014e4 <vRES_6_H>:
void vRES_6_H(){      resetbit(&reg.H, 6);}
 80014e4:	2106      	movs	r1, #6
 80014e6:	4801      	ldr	r0, [pc, #4]	; (80014ec <vRES_6_H+0x8>)
 80014e8:	f001 bb34 	b.w	8002b54 <resetbit>
 80014ec:	2400125b 	.word	0x2400125b

080014f0 <vRES_6_L>:
void vRES_6_L(){      resetbit(&reg.L, 6);}
 80014f0:	2106      	movs	r1, #6
 80014f2:	4801      	ldr	r0, [pc, #4]	; (80014f8 <vRES_6_L+0x8>)
 80014f4:	f001 bb2e 	b.w	8002b54 <resetbit>
 80014f8:	2400125a 	.word	0x2400125a

080014fc <vRES_6_A>:
void vRES_6_A(){      resetbit(&reg.A, 6);}
 80014fc:	2106      	movs	r1, #6
 80014fe:	4801      	ldr	r0, [pc, #4]	; (8001504 <vRES_6_A+0x8>)
 8001500:	f001 bb28 	b.w	8002b54 <resetbit>
 8001504:	24001255 	.word	0x24001255

08001508 <vRES_7_B>:
void vRES_7_B(){      resetbit(&reg.B, 7);}
 8001508:	2107      	movs	r1, #7
 800150a:	4801      	ldr	r0, [pc, #4]	; (8001510 <vRES_7_B+0x8>)
 800150c:	f001 bb22 	b.w	8002b54 <resetbit>
 8001510:	24001257 	.word	0x24001257

08001514 <vRES_7_C>:
void vRES_7_C(){      resetbit(&reg.C, 7);}
 8001514:	2107      	movs	r1, #7
 8001516:	4801      	ldr	r0, [pc, #4]	; (800151c <vRES_7_C+0x8>)
 8001518:	f001 bb1c 	b.w	8002b54 <resetbit>
 800151c:	24001256 	.word	0x24001256

08001520 <vRES_7_D>:
void vRES_7_D(){      resetbit(&reg.D, 7);}
 8001520:	2107      	movs	r1, #7
 8001522:	4801      	ldr	r0, [pc, #4]	; (8001528 <vRES_7_D+0x8>)
 8001524:	f001 bb16 	b.w	8002b54 <resetbit>
 8001528:	24001259 	.word	0x24001259

0800152c <vRES_7_E>:
void vRES_7_E(){      resetbit(&reg.E, 7);}
 800152c:	2107      	movs	r1, #7
 800152e:	4801      	ldr	r0, [pc, #4]	; (8001534 <vRES_7_E+0x8>)
 8001530:	f001 bb10 	b.w	8002b54 <resetbit>
 8001534:	24001258 	.word	0x24001258

08001538 <vRES_7_H>:
void vRES_7_H(){      resetbit(&reg.H, 7);}
 8001538:	2107      	movs	r1, #7
 800153a:	4801      	ldr	r0, [pc, #4]	; (8001540 <vRES_7_H+0x8>)
 800153c:	f001 bb0a 	b.w	8002b54 <resetbit>
 8001540:	2400125b 	.word	0x2400125b

08001544 <vRES_7_L>:
void vRES_7_L(){      resetbit(&reg.L, 7);}
 8001544:	2107      	movs	r1, #7
 8001546:	4801      	ldr	r0, [pc, #4]	; (800154c <vRES_7_L+0x8>)
 8001548:	f001 bb04 	b.w	8002b54 <resetbit>
 800154c:	2400125a 	.word	0x2400125a

08001550 <vRES_7_A>:
void vRES_7_A(){      resetbit(&reg.A, 7);}
 8001550:	2107      	movs	r1, #7
 8001552:	4801      	ldr	r0, [pc, #4]	; (8001558 <vRES_7_A+0x8>)
 8001554:	f001 bafe 	b.w	8002b54 <resetbit>
 8001558:	24001255 	.word	0x24001255

0800155c <vJR_C_r8>:
void vJR_C_r8(){      customDuration = vGBFunctionJR_C(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 800155c:	b538      	push	{r3, r4, r5, lr}
 800155e:	4d08      	ldr	r5, [pc, #32]	; (8001580 <vJR_C_r8+0x24>)
 8001560:	462c      	mov	r4, r5
 8001562:	f834 0f0a 	ldrh.w	r0, [r4, #10]!
 8001566:	3801      	subs	r0, #1
 8001568:	b280      	uxth	r0, r0
 800156a:	f001 ffd7 	bl	800351c <ucGBMemoryRead>
 800156e:	4629      	mov	r1, r5
 8001570:	4602      	mov	r2, r0
 8001572:	4620      	mov	r0, r4
 8001574:	f001 fc44 	bl	8002e00 <vGBFunctionJR_C>
 8001578:	4b02      	ldr	r3, [pc, #8]	; (8001584 <vJR_C_r8+0x28>)
 800157a:	7018      	strb	r0, [r3, #0]
 800157c:	bd38      	pop	{r3, r4, r5, pc}
 800157e:	bf00      	nop
 8001580:	24001254 	.word	0x24001254
 8001584:	2400108c 	.word	0x2400108c

08001588 <vADD_A_B>:
void vADD_A_B(){      vGBFunctionADD(&reg.A, &reg.F, reg.B);}
 8001588:	4902      	ldr	r1, [pc, #8]	; (8001594 <vADD_A_B+0xc>)
 800158a:	78ca      	ldrb	r2, [r1, #3]
 800158c:	1c48      	adds	r0, r1, #1
 800158e:	f001 bc43 	b.w	8002e18 <vGBFunctionADD>
 8001592:	bf00      	nop
 8001594:	24001254 	.word	0x24001254

08001598 <vADD_A_C>:
void vADD_A_C(){      vGBFunctionADD(&reg.A, &reg.F, reg.C);}
 8001598:	4902      	ldr	r1, [pc, #8]	; (80015a4 <vADD_A_C+0xc>)
 800159a:	788a      	ldrb	r2, [r1, #2]
 800159c:	1c48      	adds	r0, r1, #1
 800159e:	f001 bc3b 	b.w	8002e18 <vGBFunctionADD>
 80015a2:	bf00      	nop
 80015a4:	24001254 	.word	0x24001254

080015a8 <vADD_A_D>:
void vADD_A_D(){      vGBFunctionADD(&reg.A, &reg.F, reg.D);}
 80015a8:	4902      	ldr	r1, [pc, #8]	; (80015b4 <vADD_A_D+0xc>)
 80015aa:	794a      	ldrb	r2, [r1, #5]
 80015ac:	1c48      	adds	r0, r1, #1
 80015ae:	f001 bc33 	b.w	8002e18 <vGBFunctionADD>
 80015b2:	bf00      	nop
 80015b4:	24001254 	.word	0x24001254

080015b8 <vADD_A_E>:
void vADD_A_E(){      vGBFunctionADD(&reg.A, &reg.F, reg.E);}
 80015b8:	4902      	ldr	r1, [pc, #8]	; (80015c4 <vADD_A_E+0xc>)
 80015ba:	790a      	ldrb	r2, [r1, #4]
 80015bc:	1c48      	adds	r0, r1, #1
 80015be:	f001 bc2b 	b.w	8002e18 <vGBFunctionADD>
 80015c2:	bf00      	nop
 80015c4:	24001254 	.word	0x24001254

080015c8 <vADD_A_H>:
void vADD_A_H(){      vGBFunctionADD(&reg.A, &reg.F, reg.H);}
 80015c8:	4902      	ldr	r1, [pc, #8]	; (80015d4 <vADD_A_H+0xc>)
 80015ca:	79ca      	ldrb	r2, [r1, #7]
 80015cc:	1c48      	adds	r0, r1, #1
 80015ce:	f001 bc23 	b.w	8002e18 <vGBFunctionADD>
 80015d2:	bf00      	nop
 80015d4:	24001254 	.word	0x24001254

080015d8 <vADD_A_L>:
void vADD_A_L(){      vGBFunctionADD(&reg.A, &reg.F, reg.L);}
 80015d8:	4902      	ldr	r1, [pc, #8]	; (80015e4 <vADD_A_L+0xc>)
 80015da:	798a      	ldrb	r2, [r1, #6]
 80015dc:	1c48      	adds	r0, r1, #1
 80015de:	f001 bc1b 	b.w	8002e18 <vGBFunctionADD>
 80015e2:	bf00      	nop
 80015e4:	24001254 	.word	0x24001254

080015e8 <vADD_A_HL>:
void vADD_A_HL(){     vGBFunctionADD(&reg.A, &reg.F, ucGBMemoryRead(reg.HL));}
 80015e8:	b510      	push	{r4, lr}
 80015ea:	4c05      	ldr	r4, [pc, #20]	; (8001600 <vADD_A_HL+0x18>)
 80015ec:	88e0      	ldrh	r0, [r4, #6]
 80015ee:	f001 ff95 	bl	800351c <ucGBMemoryRead>
 80015f2:	4621      	mov	r1, r4
 80015f4:	4602      	mov	r2, r0
 80015f6:	1c60      	adds	r0, r4, #1
 80015f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80015fc:	f001 bc0c 	b.w	8002e18 <vGBFunctionADD>
 8001600:	24001254 	.word	0x24001254

08001604 <vADD_A_A>:
void vADD_A_A(){      vGBFunctionADD(&reg.A, &reg.F, reg.A);}
 8001604:	4802      	ldr	r0, [pc, #8]	; (8001610 <vADD_A_A+0xc>)
 8001606:	4601      	mov	r1, r0
 8001608:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800160c:	f001 bc04 	b.w	8002e18 <vGBFunctionADD>
 8001610:	24001254 	.word	0x24001254

08001614 <vADD_A_d8>:
void vADD_A_d8(){     vGBFunctionADD(&reg.A, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 8001614:	b510      	push	{r4, lr}
 8001616:	4c06      	ldr	r4, [pc, #24]	; (8001630 <vADD_A_d8+0x1c>)
 8001618:	8960      	ldrh	r0, [r4, #10]
 800161a:	3801      	subs	r0, #1
 800161c:	b280      	uxth	r0, r0
 800161e:	f001 ff7d 	bl	800351c <ucGBMemoryRead>
 8001622:	4621      	mov	r1, r4
 8001624:	4602      	mov	r2, r0
 8001626:	1c60      	adds	r0, r4, #1
 8001628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800162c:	f001 bbf4 	b.w	8002e18 <vGBFunctionADD>
 8001630:	24001254 	.word	0x24001254

08001634 <vADC_A_d8>:
 8001634:	f7ff bfee 	b.w	8001614 <vADD_A_d8>

08001638 <vADC_A_B>:
void vADC_A_B(){      vGBFunctionADC(&reg.A, &reg.F, reg.B);}
 8001638:	4902      	ldr	r1, [pc, #8]	; (8001644 <vADC_A_B+0xc>)
 800163a:	78ca      	ldrb	r2, [r1, #3]
 800163c:	1c48      	adds	r0, r1, #1
 800163e:	f001 bc0f 	b.w	8002e60 <vGBFunctionADC>
 8001642:	bf00      	nop
 8001644:	24001254 	.word	0x24001254

08001648 <vADC_A_C>:
void vADC_A_C(){      vGBFunctionADC(&reg.A, &reg.F, reg.C);}
 8001648:	4902      	ldr	r1, [pc, #8]	; (8001654 <vADC_A_C+0xc>)
 800164a:	788a      	ldrb	r2, [r1, #2]
 800164c:	1c48      	adds	r0, r1, #1
 800164e:	f001 bc07 	b.w	8002e60 <vGBFunctionADC>
 8001652:	bf00      	nop
 8001654:	24001254 	.word	0x24001254

08001658 <vADC_A_D>:
void vADC_A_D(){      vGBFunctionADC(&reg.A, &reg.F, reg.D);}
 8001658:	4902      	ldr	r1, [pc, #8]	; (8001664 <vADC_A_D+0xc>)
 800165a:	794a      	ldrb	r2, [r1, #5]
 800165c:	1c48      	adds	r0, r1, #1
 800165e:	f001 bbff 	b.w	8002e60 <vGBFunctionADC>
 8001662:	bf00      	nop
 8001664:	24001254 	.word	0x24001254

08001668 <vADC_A_E>:
void vADC_A_E(){      vGBFunctionADC(&reg.A, &reg.F, reg.E);}
 8001668:	4902      	ldr	r1, [pc, #8]	; (8001674 <vADC_A_E+0xc>)
 800166a:	790a      	ldrb	r2, [r1, #4]
 800166c:	1c48      	adds	r0, r1, #1
 800166e:	f001 bbf7 	b.w	8002e60 <vGBFunctionADC>
 8001672:	bf00      	nop
 8001674:	24001254 	.word	0x24001254

08001678 <vADC_A_H>:
void vADC_A_H(){      vGBFunctionADC(&reg.A, &reg.F, reg.H);}
 8001678:	4902      	ldr	r1, [pc, #8]	; (8001684 <vADC_A_H+0xc>)
 800167a:	79ca      	ldrb	r2, [r1, #7]
 800167c:	1c48      	adds	r0, r1, #1
 800167e:	f001 bbef 	b.w	8002e60 <vGBFunctionADC>
 8001682:	bf00      	nop
 8001684:	24001254 	.word	0x24001254

08001688 <vADC_A_L>:
void vADC_A_L(){      vGBFunctionADC(&reg.A, &reg.F, reg.L);}
 8001688:	4902      	ldr	r1, [pc, #8]	; (8001694 <vADC_A_L+0xc>)
 800168a:	798a      	ldrb	r2, [r1, #6]
 800168c:	1c48      	adds	r0, r1, #1
 800168e:	f001 bbe7 	b.w	8002e60 <vGBFunctionADC>
 8001692:	bf00      	nop
 8001694:	24001254 	.word	0x24001254

08001698 <vADC_A_HL>:
void vADC_A_HL(){     vGBFunctionADC(&reg.A, &reg.F, ucGBMemoryRead(reg.HL));}
 8001698:	b510      	push	{r4, lr}
 800169a:	4c05      	ldr	r4, [pc, #20]	; (80016b0 <vADC_A_HL+0x18>)
 800169c:	88e0      	ldrh	r0, [r4, #6]
 800169e:	f001 ff3d 	bl	800351c <ucGBMemoryRead>
 80016a2:	4621      	mov	r1, r4
 80016a4:	4602      	mov	r2, r0
 80016a6:	1c60      	adds	r0, r4, #1
 80016a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80016ac:	f001 bbd8 	b.w	8002e60 <vGBFunctionADC>
 80016b0:	24001254 	.word	0x24001254

080016b4 <vADC_A_A>:
void vADC_A_A(){      vGBFunctionADC(&reg.A, &reg.F, reg.A);}
 80016b4:	4802      	ldr	r0, [pc, #8]	; (80016c0 <vADC_A_A+0xc>)
 80016b6:	4601      	mov	r1, r0
 80016b8:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 80016bc:	f001 bbd0 	b.w	8002e60 <vGBFunctionADC>
 80016c0:	24001254 	.word	0x24001254

080016c4 <vSUB_B>:
void vSUB_B(){        vGBFunctionSUB(&reg.A, &reg.F, reg.B);}
 80016c4:	4902      	ldr	r1, [pc, #8]	; (80016d0 <vSUB_B+0xc>)
 80016c6:	78ca      	ldrb	r2, [r1, #3]
 80016c8:	1c48      	adds	r0, r1, #1
 80016ca:	f001 bbef 	b.w	8002eac <vGBFunctionSUB>
 80016ce:	bf00      	nop
 80016d0:	24001254 	.word	0x24001254

080016d4 <vSUB_C>:
void vSUB_C(){        vGBFunctionSUB(&reg.A, &reg.F, reg.C);}
 80016d4:	4902      	ldr	r1, [pc, #8]	; (80016e0 <vSUB_C+0xc>)
 80016d6:	788a      	ldrb	r2, [r1, #2]
 80016d8:	1c48      	adds	r0, r1, #1
 80016da:	f001 bbe7 	b.w	8002eac <vGBFunctionSUB>
 80016de:	bf00      	nop
 80016e0:	24001254 	.word	0x24001254

080016e4 <vSUB_D>:
void vSUB_D(){        vGBFunctionSUB(&reg.A, &reg.F, reg.D);}
 80016e4:	4902      	ldr	r1, [pc, #8]	; (80016f0 <vSUB_D+0xc>)
 80016e6:	794a      	ldrb	r2, [r1, #5]
 80016e8:	1c48      	adds	r0, r1, #1
 80016ea:	f001 bbdf 	b.w	8002eac <vGBFunctionSUB>
 80016ee:	bf00      	nop
 80016f0:	24001254 	.word	0x24001254

080016f4 <vSUB_E>:
void vSUB_E(){        vGBFunctionSUB(&reg.A, &reg.F, reg.E);}
 80016f4:	4902      	ldr	r1, [pc, #8]	; (8001700 <vSUB_E+0xc>)
 80016f6:	790a      	ldrb	r2, [r1, #4]
 80016f8:	1c48      	adds	r0, r1, #1
 80016fa:	f001 bbd7 	b.w	8002eac <vGBFunctionSUB>
 80016fe:	bf00      	nop
 8001700:	24001254 	.word	0x24001254

08001704 <vSUB_H>:
void vSUB_H(){        vGBFunctionSUB(&reg.A, &reg.F, reg.H);}
 8001704:	4902      	ldr	r1, [pc, #8]	; (8001710 <vSUB_H+0xc>)
 8001706:	79ca      	ldrb	r2, [r1, #7]
 8001708:	1c48      	adds	r0, r1, #1
 800170a:	f001 bbcf 	b.w	8002eac <vGBFunctionSUB>
 800170e:	bf00      	nop
 8001710:	24001254 	.word	0x24001254

08001714 <vSUB_L>:
void vSUB_L(){        vGBFunctionSUB(&reg.A, &reg.F, reg.L);}
 8001714:	4902      	ldr	r1, [pc, #8]	; (8001720 <vSUB_L+0xc>)
 8001716:	798a      	ldrb	r2, [r1, #6]
 8001718:	1c48      	adds	r0, r1, #1
 800171a:	f001 bbc7 	b.w	8002eac <vGBFunctionSUB>
 800171e:	bf00      	nop
 8001720:	24001254 	.word	0x24001254

08001724 <vSUB_HL>:
void vSUB_HL(){       vGBFunctionSUB(&reg.A, &reg.F, ucGBMemoryRead(reg.HL));}
 8001724:	b510      	push	{r4, lr}
 8001726:	4c05      	ldr	r4, [pc, #20]	; (800173c <vSUB_HL+0x18>)
 8001728:	88e0      	ldrh	r0, [r4, #6]
 800172a:	f001 fef7 	bl	800351c <ucGBMemoryRead>
 800172e:	4621      	mov	r1, r4
 8001730:	4602      	mov	r2, r0
 8001732:	1c60      	adds	r0, r4, #1
 8001734:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001738:	f001 bbb8 	b.w	8002eac <vGBFunctionSUB>
 800173c:	24001254 	.word	0x24001254

08001740 <vSUB_A>:
void vSUB_A(){        vGBFunctionSUB(&reg.A, &reg.F, reg.A);}
 8001740:	4802      	ldr	r0, [pc, #8]	; (800174c <vSUB_A+0xc>)
 8001742:	4601      	mov	r1, r0
 8001744:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8001748:	f001 bbb0 	b.w	8002eac <vGBFunctionSUB>
 800174c:	24001254 	.word	0x24001254

08001750 <vSUB_d8>:
void vSUB_d8(){       vGBFunctionSUB(&reg.A, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 8001750:	b510      	push	{r4, lr}
 8001752:	4c06      	ldr	r4, [pc, #24]	; (800176c <vSUB_d8+0x1c>)
 8001754:	8960      	ldrh	r0, [r4, #10]
 8001756:	3801      	subs	r0, #1
 8001758:	b280      	uxth	r0, r0
 800175a:	f001 fedf 	bl	800351c <ucGBMemoryRead>
 800175e:	4621      	mov	r1, r4
 8001760:	4602      	mov	r2, r0
 8001762:	1c60      	adds	r0, r4, #1
 8001764:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001768:	f001 bba0 	b.w	8002eac <vGBFunctionSUB>
 800176c:	24001254 	.word	0x24001254

08001770 <vSBC_A_B>:
void vSBC_A_B(){      vGBFunctionSBC(&reg.A, &reg.F, reg.B);}
 8001770:	4902      	ldr	r1, [pc, #8]	; (800177c <vSBC_A_B+0xc>)
 8001772:	78ca      	ldrb	r2, [r1, #3]
 8001774:	1c48      	adds	r0, r1, #1
 8001776:	f001 bbcf 	b.w	8002f18 <vGBFunctionSBC>
 800177a:	bf00      	nop
 800177c:	24001254 	.word	0x24001254

08001780 <vSBC_A_C>:
void vSBC_A_C(){      vGBFunctionSBC(&reg.A, &reg.F, reg.C);}
 8001780:	4902      	ldr	r1, [pc, #8]	; (800178c <vSBC_A_C+0xc>)
 8001782:	788a      	ldrb	r2, [r1, #2]
 8001784:	1c48      	adds	r0, r1, #1
 8001786:	f001 bbc7 	b.w	8002f18 <vGBFunctionSBC>
 800178a:	bf00      	nop
 800178c:	24001254 	.word	0x24001254

08001790 <vSBC_A_D>:
void vSBC_A_D(){      vGBFunctionSBC(&reg.A, &reg.F, reg.D);}
 8001790:	4902      	ldr	r1, [pc, #8]	; (800179c <vSBC_A_D+0xc>)
 8001792:	794a      	ldrb	r2, [r1, #5]
 8001794:	1c48      	adds	r0, r1, #1
 8001796:	f001 bbbf 	b.w	8002f18 <vGBFunctionSBC>
 800179a:	bf00      	nop
 800179c:	24001254 	.word	0x24001254

080017a0 <vSBC_A_E>:
void vSBC_A_E(){      vGBFunctionSBC(&reg.A, &reg.F, reg.E);}
 80017a0:	4902      	ldr	r1, [pc, #8]	; (80017ac <vSBC_A_E+0xc>)
 80017a2:	790a      	ldrb	r2, [r1, #4]
 80017a4:	1c48      	adds	r0, r1, #1
 80017a6:	f001 bbb7 	b.w	8002f18 <vGBFunctionSBC>
 80017aa:	bf00      	nop
 80017ac:	24001254 	.word	0x24001254

080017b0 <vSBC_A_H>:
void vSBC_A_H(){      vGBFunctionSBC(&reg.A, &reg.F, reg.H);}
 80017b0:	4902      	ldr	r1, [pc, #8]	; (80017bc <vSBC_A_H+0xc>)
 80017b2:	79ca      	ldrb	r2, [r1, #7]
 80017b4:	1c48      	adds	r0, r1, #1
 80017b6:	f001 bbaf 	b.w	8002f18 <vGBFunctionSBC>
 80017ba:	bf00      	nop
 80017bc:	24001254 	.word	0x24001254

080017c0 <vSBC_A_L>:
void vSBC_A_L(){      vGBFunctionSBC(&reg.A, &reg.F, reg.L);}
 80017c0:	4902      	ldr	r1, [pc, #8]	; (80017cc <vSBC_A_L+0xc>)
 80017c2:	798a      	ldrb	r2, [r1, #6]
 80017c4:	1c48      	adds	r0, r1, #1
 80017c6:	f001 bba7 	b.w	8002f18 <vGBFunctionSBC>
 80017ca:	bf00      	nop
 80017cc:	24001254 	.word	0x24001254

080017d0 <vSBC_A_HL>:
void vSBC_A_HL(){     vGBFunctionSBC(&reg.A, &reg.F, ucGBMemoryRead(reg.HL));}
 80017d0:	b510      	push	{r4, lr}
 80017d2:	4c05      	ldr	r4, [pc, #20]	; (80017e8 <vSBC_A_HL+0x18>)
 80017d4:	88e0      	ldrh	r0, [r4, #6]
 80017d6:	f001 fea1 	bl	800351c <ucGBMemoryRead>
 80017da:	4621      	mov	r1, r4
 80017dc:	4602      	mov	r2, r0
 80017de:	1c60      	adds	r0, r4, #1
 80017e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80017e4:	f001 bb98 	b.w	8002f18 <vGBFunctionSBC>
 80017e8:	24001254 	.word	0x24001254

080017ec <vSBC_A_A>:
void vSBC_A_A(){      vGBFunctionSBC(&reg.A, &reg.F, reg.A);}
 80017ec:	4802      	ldr	r0, [pc, #8]	; (80017f8 <vSBC_A_A+0xc>)
 80017ee:	4601      	mov	r1, r0
 80017f0:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 80017f4:	f001 bb90 	b.w	8002f18 <vGBFunctionSBC>
 80017f8:	24001254 	.word	0x24001254

080017fc <vSBC_A_d8>:
void vSBC_A_d8(){     vGBFunctionSBC(&reg.A, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 80017fc:	b510      	push	{r4, lr}
 80017fe:	4c06      	ldr	r4, [pc, #24]	; (8001818 <vSBC_A_d8+0x1c>)
 8001800:	8960      	ldrh	r0, [r4, #10]
 8001802:	3801      	subs	r0, #1
 8001804:	b280      	uxth	r0, r0
 8001806:	f001 fe89 	bl	800351c <ucGBMemoryRead>
 800180a:	4621      	mov	r1, r4
 800180c:	4602      	mov	r2, r0
 800180e:	1c60      	adds	r0, r4, #1
 8001810:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001814:	f001 bb80 	b.w	8002f18 <vGBFunctionSBC>
 8001818:	24001254 	.word	0x24001254

0800181c <vCP_B>:
void vCP_B(){         vGBFunctionCP(reg.A, &reg.F, reg.B);}
 800181c:	4902      	ldr	r1, [pc, #8]	; (8001828 <vCP_B+0xc>)
 800181e:	78ca      	ldrb	r2, [r1, #3]
 8001820:	7848      	ldrb	r0, [r1, #1]
 8001822:	f001 bbad 	b.w	8002f80 <vGBFunctionCP>
 8001826:	bf00      	nop
 8001828:	24001254 	.word	0x24001254

0800182c <vCP_C>:
void vCP_C(){         vGBFunctionCP(reg.A, &reg.F, reg.C);}
 800182c:	4902      	ldr	r1, [pc, #8]	; (8001838 <vCP_C+0xc>)
 800182e:	788a      	ldrb	r2, [r1, #2]
 8001830:	7848      	ldrb	r0, [r1, #1]
 8001832:	f001 bba5 	b.w	8002f80 <vGBFunctionCP>
 8001836:	bf00      	nop
 8001838:	24001254 	.word	0x24001254

0800183c <vCP_D>:
void vCP_D(){         vGBFunctionCP(reg.A, &reg.F, reg.D);}
 800183c:	4902      	ldr	r1, [pc, #8]	; (8001848 <vCP_D+0xc>)
 800183e:	794a      	ldrb	r2, [r1, #5]
 8001840:	7848      	ldrb	r0, [r1, #1]
 8001842:	f001 bb9d 	b.w	8002f80 <vGBFunctionCP>
 8001846:	bf00      	nop
 8001848:	24001254 	.word	0x24001254

0800184c <vCP_E>:
void vCP_E(){         vGBFunctionCP(reg.A, &reg.F, reg.E);}
 800184c:	4902      	ldr	r1, [pc, #8]	; (8001858 <vCP_E+0xc>)
 800184e:	790a      	ldrb	r2, [r1, #4]
 8001850:	7848      	ldrb	r0, [r1, #1]
 8001852:	f001 bb95 	b.w	8002f80 <vGBFunctionCP>
 8001856:	bf00      	nop
 8001858:	24001254 	.word	0x24001254

0800185c <vCP_H>:
void vCP_H(){         vGBFunctionCP(reg.A, &reg.F, reg.H);}
 800185c:	4902      	ldr	r1, [pc, #8]	; (8001868 <vCP_H+0xc>)
 800185e:	79ca      	ldrb	r2, [r1, #7]
 8001860:	7848      	ldrb	r0, [r1, #1]
 8001862:	f001 bb8d 	b.w	8002f80 <vGBFunctionCP>
 8001866:	bf00      	nop
 8001868:	24001254 	.word	0x24001254

0800186c <vCP_L>:
void vCP_L(){         vGBFunctionCP(reg.A, &reg.F, reg.L);}
 800186c:	4902      	ldr	r1, [pc, #8]	; (8001878 <vCP_L+0xc>)
 800186e:	798a      	ldrb	r2, [r1, #6]
 8001870:	7848      	ldrb	r0, [r1, #1]
 8001872:	f001 bb85 	b.w	8002f80 <vGBFunctionCP>
 8001876:	bf00      	nop
 8001878:	24001254 	.word	0x24001254

0800187c <vCP_HL>:
void vCP_HL(){        vGBFunctionCP(reg.A, &reg.F, ucGBMemoryRead(reg.HL));}
 800187c:	b538      	push	{r3, r4, r5, lr}
 800187e:	4c06      	ldr	r4, [pc, #24]	; (8001898 <vCP_HL+0x1c>)
 8001880:	7865      	ldrb	r5, [r4, #1]
 8001882:	88e0      	ldrh	r0, [r4, #6]
 8001884:	f001 fe4a 	bl	800351c <ucGBMemoryRead>
 8001888:	4621      	mov	r1, r4
 800188a:	4602      	mov	r2, r0
 800188c:	4628      	mov	r0, r5
 800188e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001892:	f001 bb75 	b.w	8002f80 <vGBFunctionCP>
 8001896:	bf00      	nop
 8001898:	24001254 	.word	0x24001254

0800189c <vCP_A>:
void vCP_A(){         vGBFunctionCP(reg.A, &reg.F, reg.A);}
 800189c:	4902      	ldr	r1, [pc, #8]	; (80018a8 <vCP_A+0xc>)
 800189e:	784a      	ldrb	r2, [r1, #1]
 80018a0:	4610      	mov	r0, r2
 80018a2:	f001 bb6d 	b.w	8002f80 <vGBFunctionCP>
 80018a6:	bf00      	nop
 80018a8:	24001254 	.word	0x24001254

080018ac <vCP_d8>:
void vCP_d8(){        vGBFunctionCP(reg.A, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 80018ac:	b538      	push	{r3, r4, r5, lr}
 80018ae:	4c07      	ldr	r4, [pc, #28]	; (80018cc <vCP_d8+0x20>)
 80018b0:	8960      	ldrh	r0, [r4, #10]
 80018b2:	7865      	ldrb	r5, [r4, #1]
 80018b4:	3801      	subs	r0, #1
 80018b6:	b280      	uxth	r0, r0
 80018b8:	f001 fe30 	bl	800351c <ucGBMemoryRead>
 80018bc:	4621      	mov	r1, r4
 80018be:	4602      	mov	r2, r0
 80018c0:	4628      	mov	r0, r5
 80018c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80018c6:	f001 bb5b 	b.w	8002f80 <vGBFunctionCP>
 80018ca:	bf00      	nop
 80018cc:	24001254 	.word	0x24001254

080018d0 <vRET>:
void vRET(){          vGBFunctionRET(&reg.SP, &reg.PC);}
 80018d0:	4901      	ldr	r1, [pc, #4]	; (80018d8 <vRET+0x8>)
 80018d2:	1e88      	subs	r0, r1, #2
 80018d4:	f001 bb72 	b.w	8002fbc <vGBFunctionRET>
 80018d8:	2400125e 	.word	0x2400125e

080018dc <vRETI>:
void vRETI(){         ucInterruptMasterEnable = 1; vGBFunctionRET(&reg.SP, &reg.PC);}
 80018dc:	4903      	ldr	r1, [pc, #12]	; (80018ec <vRETI+0x10>)
 80018de:	2201      	movs	r2, #1
 80018e0:	4b03      	ldr	r3, [pc, #12]	; (80018f0 <vRETI+0x14>)
 80018e2:	1e88      	subs	r0, r1, #2
 80018e4:	701a      	strb	r2, [r3, #0]
 80018e6:	f001 bb69 	b.w	8002fbc <vGBFunctionRET>
 80018ea:	bf00      	nop
 80018ec:	2400125e 	.word	0x2400125e
 80018f0:	24001097 	.word	0x24001097

080018f4 <vPOP_BC>:
void vPOP_BC(){       vGBFunctionPOP(&reg.SP, &reg.BC);}
 80018f4:	4901      	ldr	r1, [pc, #4]	; (80018fc <vPOP_BC+0x8>)
 80018f6:	1d88      	adds	r0, r1, #6
 80018f8:	f001 bb74 	b.w	8002fe4 <vGBFunctionPOP>
 80018fc:	24001256 	.word	0x24001256

08001900 <vPOP_DE>:
void vPOP_DE(){       vGBFunctionPOP(&reg.SP, &reg.DE);}
 8001900:	4901      	ldr	r1, [pc, #4]	; (8001908 <vPOP_DE+0x8>)
 8001902:	1d08      	adds	r0, r1, #4
 8001904:	f001 bb6e 	b.w	8002fe4 <vGBFunctionPOP>
 8001908:	24001258 	.word	0x24001258

0800190c <vPOP_HL>:
void vPOP_HL(){       vGBFunctionPOP(&reg.SP, &reg.HL);}
 800190c:	4901      	ldr	r1, [pc, #4]	; (8001914 <vPOP_HL+0x8>)
 800190e:	1c88      	adds	r0, r1, #2
 8001910:	f001 bb68 	b.w	8002fe4 <vGBFunctionPOP>
 8001914:	2400125a 	.word	0x2400125a

08001918 <vPOP_AF>:
void vPOP_AF(){       vGBFunctionPOP(&reg.SP, &reg.AF); reg.AF &= 0xFFF0;}
 8001918:	b510      	push	{r4, lr}
 800191a:	4c05      	ldr	r4, [pc, #20]	; (8001930 <vPOP_AF+0x18>)
 800191c:	4621      	mov	r1, r4
 800191e:	f104 0008 	add.w	r0, r4, #8
 8001922:	f001 fb5f 	bl	8002fe4 <vGBFunctionPOP>
 8001926:	8823      	ldrh	r3, [r4, #0]
 8001928:	f023 030f 	bic.w	r3, r3, #15
 800192c:	8023      	strh	r3, [r4, #0]
 800192e:	bd10      	pop	{r4, pc}
 8001930:	24001254 	.word	0x24001254

08001934 <vJP_NZ_a16>:
void vJP_NZ_a16(){    customDuration = vGBFunctionJP_NZ_a16(&reg.PC, &reg.F, concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1)));}
 8001934:	b570      	push	{r4, r5, r6, lr}
 8001936:	4d0d      	ldr	r5, [pc, #52]	; (800196c <vJP_NZ_a16+0x38>)
 8001938:	8968      	ldrh	r0, [r5, #10]
 800193a:	462c      	mov	r4, r5
 800193c:	3802      	subs	r0, #2
 800193e:	b280      	uxth	r0, r0
 8001940:	f001 fdec 	bl	800351c <ucGBMemoryRead>
 8001944:	f834 3f0a 	ldrh.w	r3, [r4, #10]!
 8001948:	4606      	mov	r6, r0
 800194a:	1e58      	subs	r0, r3, #1
 800194c:	b280      	uxth	r0, r0
 800194e:	f001 fde5 	bl	800351c <ucGBMemoryRead>
 8001952:	4601      	mov	r1, r0
 8001954:	4630      	mov	r0, r6
 8001956:	f001 f8f1 	bl	8002b3c <concat_16bit_bigEndian>
 800195a:	4629      	mov	r1, r5
 800195c:	4602      	mov	r2, r0
 800195e:	4620      	mov	r0, r4
 8001960:	f001 fb42 	bl	8002fe8 <vGBFunctionJP_NZ_a16>
 8001964:	4b02      	ldr	r3, [pc, #8]	; (8001970 <vJP_NZ_a16+0x3c>)
 8001966:	7018      	strb	r0, [r3, #0]
 8001968:	bd70      	pop	{r4, r5, r6, pc}
 800196a:	bf00      	nop
 800196c:	24001254 	.word	0x24001254
 8001970:	2400108c 	.word	0x2400108c

08001974 <vCALL_NZ_a16>:
void vCALL_NZ_a16(){  customDuration = vGBFunctionCALL_NZ_a16(&reg.PC, &reg.F, &reg.SP);}
 8001974:	4a04      	ldr	r2, [pc, #16]	; (8001988 <vCALL_NZ_a16+0x14>)
 8001976:	b508      	push	{r3, lr}
 8001978:	f1a2 0108 	sub.w	r1, r2, #8
 800197c:	1c90      	adds	r0, r2, #2
 800197e:	f001 fb4f 	bl	8003020 <vGBFunctionCALL_NZ_a16>
 8001982:	4b02      	ldr	r3, [pc, #8]	; (800198c <vCALL_NZ_a16+0x18>)
 8001984:	7018      	strb	r0, [r3, #0]
 8001986:	bd08      	pop	{r3, pc}
 8001988:	2400125c 	.word	0x2400125c
 800198c:	2400108c 	.word	0x2400108c

08001990 <vPUSH_BC>:
void vPUSH_BC(){      vGBFunctionPUSH(&reg.SP, &reg.BC);}
 8001990:	4901      	ldr	r1, [pc, #4]	; (8001998 <vPUSH_BC+0x8>)
 8001992:	1d88      	adds	r0, r1, #6
 8001994:	f001 bb30 	b.w	8002ff8 <vGBFunctionPUSH>
 8001998:	24001256 	.word	0x24001256

0800199c <vRST_00H>:
void vRST_00H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0000;}
 800199c:	b510      	push	{r4, lr}
 800199e:	4c04      	ldr	r4, [pc, #16]	; (80019b0 <vRST_00H+0x14>)
 80019a0:	4621      	mov	r1, r4
 80019a2:	1ea0      	subs	r0, r4, #2
 80019a4:	f001 fb28 	bl	8002ff8 <vGBFunctionPUSH>
 80019a8:	3c0a      	subs	r4, #10
 80019aa:	2300      	movs	r3, #0
 80019ac:	8163      	strh	r3, [r4, #10]
 80019ae:	bd10      	pop	{r4, pc}
 80019b0:	2400125e 	.word	0x2400125e

080019b4 <vCALL_a16>:
void vCALL_a16(){     vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
 80019b4:	490b      	ldr	r1, [pc, #44]	; (80019e4 <vCALL_a16+0x30>)
 80019b6:	b538      	push	{r3, r4, r5, lr}
 80019b8:	460c      	mov	r4, r1
 80019ba:	1e88      	subs	r0, r1, #2
 80019bc:	f001 fb1c 	bl	8002ff8 <vGBFunctionPUSH>
 80019c0:	f834 090a 	ldrh.w	r0, [r4], #-10
 80019c4:	3802      	subs	r0, #2
 80019c6:	b280      	uxth	r0, r0
 80019c8:	f001 fda8 	bl	800351c <ucGBMemoryRead>
 80019cc:	8963      	ldrh	r3, [r4, #10]
 80019ce:	4605      	mov	r5, r0
 80019d0:	1e58      	subs	r0, r3, #1
 80019d2:	b280      	uxth	r0, r0
 80019d4:	f001 fda2 	bl	800351c <ucGBMemoryRead>
 80019d8:	4601      	mov	r1, r0
 80019da:	4628      	mov	r0, r5
 80019dc:	f001 f8ae 	bl	8002b3c <concat_16bit_bigEndian>
 80019e0:	8160      	strh	r0, [r4, #10]
 80019e2:	bd38      	pop	{r3, r4, r5, pc}
 80019e4:	2400125e 	.word	0x2400125e

080019e8 <vRST_08H>:
void vRST_08H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0008;}
 80019e8:	b510      	push	{r4, lr}
 80019ea:	4c04      	ldr	r4, [pc, #16]	; (80019fc <vRST_08H+0x14>)
 80019ec:	4621      	mov	r1, r4
 80019ee:	1ea0      	subs	r0, r4, #2
 80019f0:	f001 fb02 	bl	8002ff8 <vGBFunctionPUSH>
 80019f4:	2308      	movs	r3, #8
 80019f6:	8023      	strh	r3, [r4, #0]
 80019f8:	bd10      	pop	{r4, pc}
 80019fa:	bf00      	nop
 80019fc:	2400125e 	.word	0x2400125e

08001a00 <vPUSH_DE>:
void vPUSH_DE(){      vGBFunctionPUSH(&reg.SP, &reg.DE);}
 8001a00:	4901      	ldr	r1, [pc, #4]	; (8001a08 <vPUSH_DE+0x8>)
 8001a02:	1d08      	adds	r0, r1, #4
 8001a04:	f001 baf8 	b.w	8002ff8 <vGBFunctionPUSH>
 8001a08:	24001258 	.word	0x24001258

08001a0c <vRST_10H>:
void vRST_10H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0010;}
 8001a0c:	b510      	push	{r4, lr}
 8001a0e:	4c04      	ldr	r4, [pc, #16]	; (8001a20 <vRST_10H+0x14>)
 8001a10:	4621      	mov	r1, r4
 8001a12:	1ea0      	subs	r0, r4, #2
 8001a14:	f001 faf0 	bl	8002ff8 <vGBFunctionPUSH>
 8001a18:	2310      	movs	r3, #16
 8001a1a:	8023      	strh	r3, [r4, #0]
 8001a1c:	bd10      	pop	{r4, pc}
 8001a1e:	bf00      	nop
 8001a20:	2400125e 	.word	0x2400125e

08001a24 <vRST_18H>:
void vRST_18H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0018;}
 8001a24:	b510      	push	{r4, lr}
 8001a26:	4c04      	ldr	r4, [pc, #16]	; (8001a38 <vRST_18H+0x14>)
 8001a28:	4621      	mov	r1, r4
 8001a2a:	1ea0      	subs	r0, r4, #2
 8001a2c:	f001 fae4 	bl	8002ff8 <vGBFunctionPUSH>
 8001a30:	2318      	movs	r3, #24
 8001a32:	8023      	strh	r3, [r4, #0]
 8001a34:	bd10      	pop	{r4, pc}
 8001a36:	bf00      	nop
 8001a38:	2400125e 	.word	0x2400125e

08001a3c <vPUSH_HL>:
void vPUSH_HL(){      vGBFunctionPUSH(&reg.SP, &reg.HL);}
 8001a3c:	4901      	ldr	r1, [pc, #4]	; (8001a44 <vPUSH_HL+0x8>)
 8001a3e:	1c88      	adds	r0, r1, #2
 8001a40:	f001 bada 	b.w	8002ff8 <vGBFunctionPUSH>
 8001a44:	2400125a 	.word	0x2400125a

08001a48 <vRST20H>:
void vRST20H(){       vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0020;}
 8001a48:	b510      	push	{r4, lr}
 8001a4a:	4c04      	ldr	r4, [pc, #16]	; (8001a5c <vRST20H+0x14>)
 8001a4c:	4621      	mov	r1, r4
 8001a4e:	1ea0      	subs	r0, r4, #2
 8001a50:	f001 fad2 	bl	8002ff8 <vGBFunctionPUSH>
 8001a54:	2320      	movs	r3, #32
 8001a56:	8023      	strh	r3, [r4, #0]
 8001a58:	bd10      	pop	{r4, pc}
 8001a5a:	bf00      	nop
 8001a5c:	2400125e 	.word	0x2400125e

08001a60 <vRST_28H>:
void vRST_28H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0028;}
 8001a60:	b510      	push	{r4, lr}
 8001a62:	4c04      	ldr	r4, [pc, #16]	; (8001a74 <vRST_28H+0x14>)
 8001a64:	4621      	mov	r1, r4
 8001a66:	1ea0      	subs	r0, r4, #2
 8001a68:	f001 fac6 	bl	8002ff8 <vGBFunctionPUSH>
 8001a6c:	2328      	movs	r3, #40	; 0x28
 8001a6e:	8023      	strh	r3, [r4, #0]
 8001a70:	bd10      	pop	{r4, pc}
 8001a72:	bf00      	nop
 8001a74:	2400125e 	.word	0x2400125e

08001a78 <vPUSH_AF>:
void vPUSH_AF(){      vGBFunctionPUSH(&reg.SP, &reg.AF);}
 8001a78:	4902      	ldr	r1, [pc, #8]	; (8001a84 <vPUSH_AF+0xc>)
 8001a7a:	f101 0008 	add.w	r0, r1, #8
 8001a7e:	f001 babb 	b.w	8002ff8 <vGBFunctionPUSH>
 8001a82:	bf00      	nop
 8001a84:	24001254 	.word	0x24001254

08001a88 <vRST_30H>:
void vRST_30H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0030;}
 8001a88:	b510      	push	{r4, lr}
 8001a8a:	4c04      	ldr	r4, [pc, #16]	; (8001a9c <vRST_30H+0x14>)
 8001a8c:	4621      	mov	r1, r4
 8001a8e:	1ea0      	subs	r0, r4, #2
 8001a90:	f001 fab2 	bl	8002ff8 <vGBFunctionPUSH>
 8001a94:	2330      	movs	r3, #48	; 0x30
 8001a96:	8023      	strh	r3, [r4, #0]
 8001a98:	bd10      	pop	{r4, pc}
 8001a9a:	bf00      	nop
 8001a9c:	2400125e 	.word	0x2400125e

08001aa0 <vRST_38H>:
void vRST_38H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0038;}
 8001aa0:	b510      	push	{r4, lr}
 8001aa2:	4c04      	ldr	r4, [pc, #16]	; (8001ab4 <vRST_38H+0x14>)
 8001aa4:	4621      	mov	r1, r4
 8001aa6:	1ea0      	subs	r0, r4, #2
 8001aa8:	f001 faa6 	bl	8002ff8 <vGBFunctionPUSH>
 8001aac:	2338      	movs	r3, #56	; 0x38
 8001aae:	8023      	strh	r3, [r4, #0]
 8001ab0:	bd10      	pop	{r4, pc}
 8001ab2:	bf00      	nop
 8001ab4:	2400125e 	.word	0x2400125e

08001ab8 <vJP_Z_a16>:
void vJP_Z_a16(){     customDuration = vGBFunctionJP_Z_a16(&reg.PC, &reg.F, concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1)));}
 8001ab8:	b570      	push	{r4, r5, r6, lr}
 8001aba:	4d0d      	ldr	r5, [pc, #52]	; (8001af0 <vJP_Z_a16+0x38>)
 8001abc:	8968      	ldrh	r0, [r5, #10]
 8001abe:	462c      	mov	r4, r5
 8001ac0:	3802      	subs	r0, #2
 8001ac2:	b280      	uxth	r0, r0
 8001ac4:	f001 fd2a 	bl	800351c <ucGBMemoryRead>
 8001ac8:	f834 3f0a 	ldrh.w	r3, [r4, #10]!
 8001acc:	4606      	mov	r6, r0
 8001ace:	1e58      	subs	r0, r3, #1
 8001ad0:	b280      	uxth	r0, r0
 8001ad2:	f001 fd23 	bl	800351c <ucGBMemoryRead>
 8001ad6:	4601      	mov	r1, r0
 8001ad8:	4630      	mov	r0, r6
 8001ada:	f001 f82f 	bl	8002b3c <concat_16bit_bigEndian>
 8001ade:	4629      	mov	r1, r5
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	4620      	mov	r0, r4
 8001ae4:	f001 fab8 	bl	8003058 <vGBFunctionJP_Z_a16>
 8001ae8:	4b02      	ldr	r3, [pc, #8]	; (8001af4 <vJP_Z_a16+0x3c>)
 8001aea:	7018      	strb	r0, [r3, #0]
 8001aec:	bd70      	pop	{r4, r5, r6, pc}
 8001aee:	bf00      	nop
 8001af0:	24001254 	.word	0x24001254
 8001af4:	2400108c 	.word	0x2400108c

08001af8 <vCALL_Z_a16>:
void vCALL_Z_a16(){   customDuration = vGBFunctionCALL_Z_a16(&reg.PC, &reg.F, &reg.SP);}
 8001af8:	4a04      	ldr	r2, [pc, #16]	; (8001b0c <vCALL_Z_a16+0x14>)
 8001afa:	b508      	push	{r3, lr}
 8001afc:	f1a2 0108 	sub.w	r1, r2, #8
 8001b00:	1c90      	adds	r0, r2, #2
 8001b02:	f001 fab1 	bl	8003068 <vGBFunctionCALL_Z_a16>
 8001b06:	4b02      	ldr	r3, [pc, #8]	; (8001b10 <vCALL_Z_a16+0x18>)
 8001b08:	7018      	strb	r0, [r3, #0]
 8001b0a:	bd08      	pop	{r3, pc}
 8001b0c:	2400125c 	.word	0x2400125c
 8001b10:	2400108c 	.word	0x2400108c

08001b14 <vJP_NC_a16>:
void vJP_NC_a16(){    customDuration = vGBFunctionJP_NC_a16(&reg.PC, &reg.F, concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1)));}
 8001b14:	b570      	push	{r4, r5, r6, lr}
 8001b16:	4d0d      	ldr	r5, [pc, #52]	; (8001b4c <vJP_NC_a16+0x38>)
 8001b18:	8968      	ldrh	r0, [r5, #10]
 8001b1a:	462c      	mov	r4, r5
 8001b1c:	3802      	subs	r0, #2
 8001b1e:	b280      	uxth	r0, r0
 8001b20:	f001 fcfc 	bl	800351c <ucGBMemoryRead>
 8001b24:	f834 3f0a 	ldrh.w	r3, [r4, #10]!
 8001b28:	4606      	mov	r6, r0
 8001b2a:	1e58      	subs	r0, r3, #1
 8001b2c:	b280      	uxth	r0, r0
 8001b2e:	f001 fcf5 	bl	800351c <ucGBMemoryRead>
 8001b32:	4601      	mov	r1, r0
 8001b34:	4630      	mov	r0, r6
 8001b36:	f001 f801 	bl	8002b3c <concat_16bit_bigEndian>
 8001b3a:	4629      	mov	r1, r5
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	4620      	mov	r0, r4
 8001b40:	f001 faae 	bl	80030a0 <vGBFunctionJP_NC_a16>
 8001b44:	4b02      	ldr	r3, [pc, #8]	; (8001b50 <vJP_NC_a16+0x3c>)
 8001b46:	7018      	strb	r0, [r3, #0]
 8001b48:	bd70      	pop	{r4, r5, r6, pc}
 8001b4a:	bf00      	nop
 8001b4c:	24001254 	.word	0x24001254
 8001b50:	2400108c 	.word	0x2400108c

08001b54 <vCALL_NC_a16>:
void vCALL_NC_a16(){  customDuration = vGBFunctionCALL_NC_a16(&reg.PC, &reg.F, &reg.SP);}
 8001b54:	4a04      	ldr	r2, [pc, #16]	; (8001b68 <vCALL_NC_a16+0x14>)
 8001b56:	b508      	push	{r3, lr}
 8001b58:	f1a2 0108 	sub.w	r1, r2, #8
 8001b5c:	1c90      	adds	r0, r2, #2
 8001b5e:	f001 faa7 	bl	80030b0 <vGBFunctionCALL_NC_a16>
 8001b62:	4b02      	ldr	r3, [pc, #8]	; (8001b6c <vCALL_NC_a16+0x18>)
 8001b64:	7018      	strb	r0, [r3, #0]
 8001b66:	bd08      	pop	{r3, pc}
 8001b68:	2400125c 	.word	0x2400125c
 8001b6c:	2400108c 	.word	0x2400108c

08001b70 <vJP_C_a16>:
void vJP_C_a16(){     customDuration = vGBFunctionJP_C_a16(&reg.PC, &reg.F, concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1)));}
 8001b70:	b570      	push	{r4, r5, r6, lr}
 8001b72:	4d0d      	ldr	r5, [pc, #52]	; (8001ba8 <vJP_C_a16+0x38>)
 8001b74:	8968      	ldrh	r0, [r5, #10]
 8001b76:	462c      	mov	r4, r5
 8001b78:	3802      	subs	r0, #2
 8001b7a:	b280      	uxth	r0, r0
 8001b7c:	f001 fcce 	bl	800351c <ucGBMemoryRead>
 8001b80:	f834 3f0a 	ldrh.w	r3, [r4, #10]!
 8001b84:	4606      	mov	r6, r0
 8001b86:	1e58      	subs	r0, r3, #1
 8001b88:	b280      	uxth	r0, r0
 8001b8a:	f001 fcc7 	bl	800351c <ucGBMemoryRead>
 8001b8e:	4601      	mov	r1, r0
 8001b90:	4630      	mov	r0, r6
 8001b92:	f000 ffd3 	bl	8002b3c <concat_16bit_bigEndian>
 8001b96:	4629      	mov	r1, r5
 8001b98:	4602      	mov	r2, r0
 8001b9a:	4620      	mov	r0, r4
 8001b9c:	f001 faa4 	bl	80030e8 <vGBFunctionJP_C_a16>
 8001ba0:	4b02      	ldr	r3, [pc, #8]	; (8001bac <vJP_C_a16+0x3c>)
 8001ba2:	7018      	strb	r0, [r3, #0]
 8001ba4:	bd70      	pop	{r4, r5, r6, pc}
 8001ba6:	bf00      	nop
 8001ba8:	24001254 	.word	0x24001254
 8001bac:	2400108c 	.word	0x2400108c

08001bb0 <vCALL_C_a16>:
void vCALL_C_a16(){   customDuration = vGBFunctionCALL_C_a16(&reg.PC, &reg.F, &reg.SP);}
 8001bb0:	4a04      	ldr	r2, [pc, #16]	; (8001bc4 <vCALL_C_a16+0x14>)
 8001bb2:	b508      	push	{r3, lr}
 8001bb4:	f1a2 0108 	sub.w	r1, r2, #8
 8001bb8:	1c90      	adds	r0, r2, #2
 8001bba:	f001 fa9d 	bl	80030f8 <vGBFunctionCALL_C_a16>
 8001bbe:	4b02      	ldr	r3, [pc, #8]	; (8001bc8 <vCALL_C_a16+0x18>)
 8001bc0:	7018      	strb	r0, [r3, #0]
 8001bc2:	bd08      	pop	{r3, pc}
 8001bc4:	2400125c 	.word	0x2400125c
 8001bc8:	2400108c 	.word	0x2400108c

08001bcc <vADDs_SP_r8>:
void vADDs_SP_r8(){   vGBFunctionADD_SP_r8(&reg.SP, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 8001bcc:	b510      	push	{r4, lr}
 8001bce:	4c07      	ldr	r4, [pc, #28]	; (8001bec <vADDs_SP_r8+0x20>)
 8001bd0:	8960      	ldrh	r0, [r4, #10]
 8001bd2:	3801      	subs	r0, #1
 8001bd4:	b280      	uxth	r0, r0
 8001bd6:	f001 fca1 	bl	800351c <ucGBMemoryRead>
 8001bda:	4621      	mov	r1, r4
 8001bdc:	4602      	mov	r2, r0
 8001bde:	f104 0008 	add.w	r0, r4, #8
 8001be2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001be6:	f001 baa3 	b.w	8003130 <vGBFunctionADD_SP_r8>
 8001bea:	bf00      	nop
 8001bec:	24001254 	.word	0x24001254

08001bf0 <vLDs_HL_SP_r8>:
void vLDs_HL_SP_r8(){ vGBFunctionLD_HL_SP_r8(&reg.HL, &reg.SP, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 8001bf0:	b510      	push	{r4, lr}
 8001bf2:	4c07      	ldr	r4, [pc, #28]	; (8001c10 <vLDs_HL_SP_r8+0x20>)
 8001bf4:	8960      	ldrh	r0, [r4, #10]
 8001bf6:	3801      	subs	r0, #1
 8001bf8:	b280      	uxth	r0, r0
 8001bfa:	f001 fc8f 	bl	800351c <ucGBMemoryRead>
 8001bfe:	4622      	mov	r2, r4
 8001c00:	4603      	mov	r3, r0
 8001c02:	f104 0108 	add.w	r1, r4, #8
 8001c06:	1da0      	adds	r0, r4, #6
 8001c08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001c0c:	f001 bab8 	b.w	8003180 <vGBFunctionLD_HL_SP_r8>
 8001c10:	24001254 	.word	0x24001254

08001c14 <vRLC_B>:
void vRLC_B(){        reg.B = ucGBFunctionRLC(reg.B, &reg.F);}
 8001c14:	b510      	push	{r4, lr}
 8001c16:	4c03      	ldr	r4, [pc, #12]	; (8001c24 <vRLC_B+0x10>)
 8001c18:	4621      	mov	r1, r4
 8001c1a:	78e0      	ldrb	r0, [r4, #3]
 8001c1c:	f001 fad8 	bl	80031d0 <ucGBFunctionRLC>
 8001c20:	70e0      	strb	r0, [r4, #3]
 8001c22:	bd10      	pop	{r4, pc}
 8001c24:	24001254 	.word	0x24001254

08001c28 <vRLC_C>:
void vRLC_C(){        reg.C = ucGBFunctionRLC(reg.C, &reg.F);}
 8001c28:	b510      	push	{r4, lr}
 8001c2a:	4c03      	ldr	r4, [pc, #12]	; (8001c38 <vRLC_C+0x10>)
 8001c2c:	4621      	mov	r1, r4
 8001c2e:	78a0      	ldrb	r0, [r4, #2]
 8001c30:	f001 face 	bl	80031d0 <ucGBFunctionRLC>
 8001c34:	70a0      	strb	r0, [r4, #2]
 8001c36:	bd10      	pop	{r4, pc}
 8001c38:	24001254 	.word	0x24001254

08001c3c <vRLC_D>:
void vRLC_D(){        reg.D = ucGBFunctionRLC(reg.D, &reg.F);}
 8001c3c:	b510      	push	{r4, lr}
 8001c3e:	4c03      	ldr	r4, [pc, #12]	; (8001c4c <vRLC_D+0x10>)
 8001c40:	4621      	mov	r1, r4
 8001c42:	7960      	ldrb	r0, [r4, #5]
 8001c44:	f001 fac4 	bl	80031d0 <ucGBFunctionRLC>
 8001c48:	7160      	strb	r0, [r4, #5]
 8001c4a:	bd10      	pop	{r4, pc}
 8001c4c:	24001254 	.word	0x24001254

08001c50 <vRLC_E>:
void vRLC_E(){        reg.E = ucGBFunctionRLC(reg.E, &reg.F);}
 8001c50:	b510      	push	{r4, lr}
 8001c52:	4c03      	ldr	r4, [pc, #12]	; (8001c60 <vRLC_E+0x10>)
 8001c54:	4621      	mov	r1, r4
 8001c56:	7920      	ldrb	r0, [r4, #4]
 8001c58:	f001 faba 	bl	80031d0 <ucGBFunctionRLC>
 8001c5c:	7120      	strb	r0, [r4, #4]
 8001c5e:	bd10      	pop	{r4, pc}
 8001c60:	24001254 	.word	0x24001254

08001c64 <vRLC_H>:
void vRLC_H(){        reg.H = ucGBFunctionRLC(reg.H, &reg.F);}
 8001c64:	b510      	push	{r4, lr}
 8001c66:	4c03      	ldr	r4, [pc, #12]	; (8001c74 <vRLC_H+0x10>)
 8001c68:	4621      	mov	r1, r4
 8001c6a:	79e0      	ldrb	r0, [r4, #7]
 8001c6c:	f001 fab0 	bl	80031d0 <ucGBFunctionRLC>
 8001c70:	71e0      	strb	r0, [r4, #7]
 8001c72:	bd10      	pop	{r4, pc}
 8001c74:	24001254 	.word	0x24001254

08001c78 <vRLC_L>:
void vRLC_L(){        reg.L = ucGBFunctionRLC(reg.L, &reg.F);}
 8001c78:	b510      	push	{r4, lr}
 8001c7a:	4c03      	ldr	r4, [pc, #12]	; (8001c88 <vRLC_L+0x10>)
 8001c7c:	4621      	mov	r1, r4
 8001c7e:	79a0      	ldrb	r0, [r4, #6]
 8001c80:	f001 faa6 	bl	80031d0 <ucGBFunctionRLC>
 8001c84:	71a0      	strb	r0, [r4, #6]
 8001c86:	bd10      	pop	{r4, pc}
 8001c88:	24001254 	.word	0x24001254

08001c8c <vRLC_HL>:
void vRLC_HL(){       vGBMemoryWrite(reg.HL, ucGBFunctionRLC(ucGBMemoryRead(reg.HL), &reg.F));}
 8001c8c:	b538      	push	{r3, r4, r5, lr}
 8001c8e:	4d07      	ldr	r5, [pc, #28]	; (8001cac <vRLC_HL+0x20>)
 8001c90:	88ec      	ldrh	r4, [r5, #6]
 8001c92:	4620      	mov	r0, r4
 8001c94:	f001 fc42 	bl	800351c <ucGBMemoryRead>
 8001c98:	4629      	mov	r1, r5
 8001c9a:	f001 fa99 	bl	80031d0 <ucGBFunctionRLC>
 8001c9e:	4601      	mov	r1, r0
 8001ca0:	4620      	mov	r0, r4
 8001ca2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001ca6:	f001 bbeb 	b.w	8003480 <vGBMemoryWrite>
 8001caa:	bf00      	nop
 8001cac:	24001254 	.word	0x24001254

08001cb0 <vRLC_A>:
void vRLC_A(){        reg.A = ucGBFunctionRLC(reg.A, &reg.F);}
 8001cb0:	b510      	push	{r4, lr}
 8001cb2:	4c03      	ldr	r4, [pc, #12]	; (8001cc0 <vRLC_A+0x10>)
 8001cb4:	4621      	mov	r1, r4
 8001cb6:	7860      	ldrb	r0, [r4, #1]
 8001cb8:	f001 fa8a 	bl	80031d0 <ucGBFunctionRLC>
 8001cbc:	7060      	strb	r0, [r4, #1]
 8001cbe:	bd10      	pop	{r4, pc}
 8001cc0:	24001254 	.word	0x24001254

08001cc4 <vRRC_B>:
void vRRC_B(){        reg.B = ucGBFunctionRRC(reg.B, &reg.F);}
 8001cc4:	b510      	push	{r4, lr}
 8001cc6:	4c03      	ldr	r4, [pc, #12]	; (8001cd4 <vRRC_B+0x10>)
 8001cc8:	4621      	mov	r1, r4
 8001cca:	78e0      	ldrb	r0, [r4, #3]
 8001ccc:	f001 fa9c 	bl	8003208 <ucGBFunctionRRC>
 8001cd0:	70e0      	strb	r0, [r4, #3]
 8001cd2:	bd10      	pop	{r4, pc}
 8001cd4:	24001254 	.word	0x24001254

08001cd8 <vRRC_C>:
void vRRC_C(){        reg.C = ucGBFunctionRRC(reg.C, &reg.F);}
 8001cd8:	b510      	push	{r4, lr}
 8001cda:	4c03      	ldr	r4, [pc, #12]	; (8001ce8 <vRRC_C+0x10>)
 8001cdc:	4621      	mov	r1, r4
 8001cde:	78a0      	ldrb	r0, [r4, #2]
 8001ce0:	f001 fa92 	bl	8003208 <ucGBFunctionRRC>
 8001ce4:	70a0      	strb	r0, [r4, #2]
 8001ce6:	bd10      	pop	{r4, pc}
 8001ce8:	24001254 	.word	0x24001254

08001cec <vRRC_D>:
void vRRC_D(){        reg.D = ucGBFunctionRRC(reg.D, &reg.F);}
 8001cec:	b510      	push	{r4, lr}
 8001cee:	4c03      	ldr	r4, [pc, #12]	; (8001cfc <vRRC_D+0x10>)
 8001cf0:	4621      	mov	r1, r4
 8001cf2:	7960      	ldrb	r0, [r4, #5]
 8001cf4:	f001 fa88 	bl	8003208 <ucGBFunctionRRC>
 8001cf8:	7160      	strb	r0, [r4, #5]
 8001cfa:	bd10      	pop	{r4, pc}
 8001cfc:	24001254 	.word	0x24001254

08001d00 <vRRC_E>:
void vRRC_E(){        reg.E = ucGBFunctionRRC(reg.E, &reg.F);}
 8001d00:	b510      	push	{r4, lr}
 8001d02:	4c03      	ldr	r4, [pc, #12]	; (8001d10 <vRRC_E+0x10>)
 8001d04:	4621      	mov	r1, r4
 8001d06:	7920      	ldrb	r0, [r4, #4]
 8001d08:	f001 fa7e 	bl	8003208 <ucGBFunctionRRC>
 8001d0c:	7120      	strb	r0, [r4, #4]
 8001d0e:	bd10      	pop	{r4, pc}
 8001d10:	24001254 	.word	0x24001254

08001d14 <vRRC_H>:
void vRRC_H(){        reg.H = ucGBFunctionRRC(reg.H, &reg.F);}
 8001d14:	b510      	push	{r4, lr}
 8001d16:	4c03      	ldr	r4, [pc, #12]	; (8001d24 <vRRC_H+0x10>)
 8001d18:	4621      	mov	r1, r4
 8001d1a:	79e0      	ldrb	r0, [r4, #7]
 8001d1c:	f001 fa74 	bl	8003208 <ucGBFunctionRRC>
 8001d20:	71e0      	strb	r0, [r4, #7]
 8001d22:	bd10      	pop	{r4, pc}
 8001d24:	24001254 	.word	0x24001254

08001d28 <vRRC_L>:
void vRRC_L(){        reg.L = ucGBFunctionRRC(reg.L, &reg.F);}
 8001d28:	b510      	push	{r4, lr}
 8001d2a:	4c03      	ldr	r4, [pc, #12]	; (8001d38 <vRRC_L+0x10>)
 8001d2c:	4621      	mov	r1, r4
 8001d2e:	79a0      	ldrb	r0, [r4, #6]
 8001d30:	f001 fa6a 	bl	8003208 <ucGBFunctionRRC>
 8001d34:	71a0      	strb	r0, [r4, #6]
 8001d36:	bd10      	pop	{r4, pc}
 8001d38:	24001254 	.word	0x24001254

08001d3c <vRRC_HL>:
void vRRC_HL(){       vGBMemoryWrite(reg.HL, ucGBFunctionRRC(ucGBMemoryRead(reg.HL), &reg.F));}
 8001d3c:	b538      	push	{r3, r4, r5, lr}
 8001d3e:	4d07      	ldr	r5, [pc, #28]	; (8001d5c <vRRC_HL+0x20>)
 8001d40:	88ec      	ldrh	r4, [r5, #6]
 8001d42:	4620      	mov	r0, r4
 8001d44:	f001 fbea 	bl	800351c <ucGBMemoryRead>
 8001d48:	4629      	mov	r1, r5
 8001d4a:	f001 fa5d 	bl	8003208 <ucGBFunctionRRC>
 8001d4e:	4601      	mov	r1, r0
 8001d50:	4620      	mov	r0, r4
 8001d52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001d56:	f001 bb93 	b.w	8003480 <vGBMemoryWrite>
 8001d5a:	bf00      	nop
 8001d5c:	24001254 	.word	0x24001254

08001d60 <vRRC_A>:
void vRRC_A(){        reg.A = ucGBFunctionRRC(reg.A, &reg.F);}
 8001d60:	b510      	push	{r4, lr}
 8001d62:	4c03      	ldr	r4, [pc, #12]	; (8001d70 <vRRC_A+0x10>)
 8001d64:	4621      	mov	r1, r4
 8001d66:	7860      	ldrb	r0, [r4, #1]
 8001d68:	f001 fa4e 	bl	8003208 <ucGBFunctionRRC>
 8001d6c:	7060      	strb	r0, [r4, #1]
 8001d6e:	bd10      	pop	{r4, pc}
 8001d70:	24001254 	.word	0x24001254

08001d74 <vRL_B>:
void vRL_B(){         reg.B = ucGBFunctionRL(reg.B, &reg.F);}
 8001d74:	b510      	push	{r4, lr}
 8001d76:	4c03      	ldr	r4, [pc, #12]	; (8001d84 <vRL_B+0x10>)
 8001d78:	4621      	mov	r1, r4
 8001d7a:	78e0      	ldrb	r0, [r4, #3]
 8001d7c:	f001 fa60 	bl	8003240 <ucGBFunctionRL>
 8001d80:	70e0      	strb	r0, [r4, #3]
 8001d82:	bd10      	pop	{r4, pc}
 8001d84:	24001254 	.word	0x24001254

08001d88 <vRL_C>:
void vRL_C(){         reg.C = ucGBFunctionRL(reg.C, &reg.F);}
 8001d88:	b510      	push	{r4, lr}
 8001d8a:	4c03      	ldr	r4, [pc, #12]	; (8001d98 <vRL_C+0x10>)
 8001d8c:	4621      	mov	r1, r4
 8001d8e:	78a0      	ldrb	r0, [r4, #2]
 8001d90:	f001 fa56 	bl	8003240 <ucGBFunctionRL>
 8001d94:	70a0      	strb	r0, [r4, #2]
 8001d96:	bd10      	pop	{r4, pc}
 8001d98:	24001254 	.word	0x24001254

08001d9c <vRL_D>:
void vRL_D(){         reg.D = ucGBFunctionRL(reg.D, &reg.F);}
 8001d9c:	b510      	push	{r4, lr}
 8001d9e:	4c03      	ldr	r4, [pc, #12]	; (8001dac <vRL_D+0x10>)
 8001da0:	4621      	mov	r1, r4
 8001da2:	7960      	ldrb	r0, [r4, #5]
 8001da4:	f001 fa4c 	bl	8003240 <ucGBFunctionRL>
 8001da8:	7160      	strb	r0, [r4, #5]
 8001daa:	bd10      	pop	{r4, pc}
 8001dac:	24001254 	.word	0x24001254

08001db0 <vRL_E>:
void vRL_E(){         reg.E = ucGBFunctionRL(reg.E, &reg.F);}
 8001db0:	b510      	push	{r4, lr}
 8001db2:	4c03      	ldr	r4, [pc, #12]	; (8001dc0 <vRL_E+0x10>)
 8001db4:	4621      	mov	r1, r4
 8001db6:	7920      	ldrb	r0, [r4, #4]
 8001db8:	f001 fa42 	bl	8003240 <ucGBFunctionRL>
 8001dbc:	7120      	strb	r0, [r4, #4]
 8001dbe:	bd10      	pop	{r4, pc}
 8001dc0:	24001254 	.word	0x24001254

08001dc4 <vRL_H>:
void vRL_H(){         reg.H = ucGBFunctionRL(reg.H, &reg.F);}
 8001dc4:	b510      	push	{r4, lr}
 8001dc6:	4c03      	ldr	r4, [pc, #12]	; (8001dd4 <vRL_H+0x10>)
 8001dc8:	4621      	mov	r1, r4
 8001dca:	79e0      	ldrb	r0, [r4, #7]
 8001dcc:	f001 fa38 	bl	8003240 <ucGBFunctionRL>
 8001dd0:	71e0      	strb	r0, [r4, #7]
 8001dd2:	bd10      	pop	{r4, pc}
 8001dd4:	24001254 	.word	0x24001254

08001dd8 <vRL_L>:
void vRL_L(){         reg.L = ucGBFunctionRL(reg.L, &reg.F);}
 8001dd8:	b510      	push	{r4, lr}
 8001dda:	4c03      	ldr	r4, [pc, #12]	; (8001de8 <vRL_L+0x10>)
 8001ddc:	4621      	mov	r1, r4
 8001dde:	79a0      	ldrb	r0, [r4, #6]
 8001de0:	f001 fa2e 	bl	8003240 <ucGBFunctionRL>
 8001de4:	71a0      	strb	r0, [r4, #6]
 8001de6:	bd10      	pop	{r4, pc}
 8001de8:	24001254 	.word	0x24001254

08001dec <vRL_HL>:
void vRL_HL(){        vGBMemoryWrite(reg.HL, ucGBFunctionRL(ucGBMemoryRead(reg.HL), &reg.F));}
 8001dec:	b538      	push	{r3, r4, r5, lr}
 8001dee:	4d07      	ldr	r5, [pc, #28]	; (8001e0c <vRL_HL+0x20>)
 8001df0:	88ec      	ldrh	r4, [r5, #6]
 8001df2:	4620      	mov	r0, r4
 8001df4:	f001 fb92 	bl	800351c <ucGBMemoryRead>
 8001df8:	4629      	mov	r1, r5
 8001dfa:	f001 fa21 	bl	8003240 <ucGBFunctionRL>
 8001dfe:	4601      	mov	r1, r0
 8001e00:	4620      	mov	r0, r4
 8001e02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001e06:	f001 bb3b 	b.w	8003480 <vGBMemoryWrite>
 8001e0a:	bf00      	nop
 8001e0c:	24001254 	.word	0x24001254

08001e10 <vRL_A>:
void vRL_A(){         reg.A = ucGBFunctionRL(reg.A, &reg.F);}
 8001e10:	b510      	push	{r4, lr}
 8001e12:	4c03      	ldr	r4, [pc, #12]	; (8001e20 <vRL_A+0x10>)
 8001e14:	4621      	mov	r1, r4
 8001e16:	7860      	ldrb	r0, [r4, #1]
 8001e18:	f001 fa12 	bl	8003240 <ucGBFunctionRL>
 8001e1c:	7060      	strb	r0, [r4, #1]
 8001e1e:	bd10      	pop	{r4, pc}
 8001e20:	24001254 	.word	0x24001254

08001e24 <vRR_B>:
void vRR_B(){         reg.B = ucGBFunctionRR(reg.B, &reg.F);}
 8001e24:	b510      	push	{r4, lr}
 8001e26:	4c03      	ldr	r4, [pc, #12]	; (8001e34 <vRR_B+0x10>)
 8001e28:	4621      	mov	r1, r4
 8001e2a:	78e0      	ldrb	r0, [r4, #3]
 8001e2c:	f001 fa22 	bl	8003274 <ucGBFunctionRR>
 8001e30:	70e0      	strb	r0, [r4, #3]
 8001e32:	bd10      	pop	{r4, pc}
 8001e34:	24001254 	.word	0x24001254

08001e38 <vRR_C>:
void vRR_C(){         reg.C = ucGBFunctionRR(reg.C, &reg.F);}
 8001e38:	b510      	push	{r4, lr}
 8001e3a:	4c03      	ldr	r4, [pc, #12]	; (8001e48 <vRR_C+0x10>)
 8001e3c:	4621      	mov	r1, r4
 8001e3e:	78a0      	ldrb	r0, [r4, #2]
 8001e40:	f001 fa18 	bl	8003274 <ucGBFunctionRR>
 8001e44:	70a0      	strb	r0, [r4, #2]
 8001e46:	bd10      	pop	{r4, pc}
 8001e48:	24001254 	.word	0x24001254

08001e4c <vRR_D>:
void vRR_D(){         reg.D = ucGBFunctionRR(reg.D, &reg.F);}
 8001e4c:	b510      	push	{r4, lr}
 8001e4e:	4c03      	ldr	r4, [pc, #12]	; (8001e5c <vRR_D+0x10>)
 8001e50:	4621      	mov	r1, r4
 8001e52:	7960      	ldrb	r0, [r4, #5]
 8001e54:	f001 fa0e 	bl	8003274 <ucGBFunctionRR>
 8001e58:	7160      	strb	r0, [r4, #5]
 8001e5a:	bd10      	pop	{r4, pc}
 8001e5c:	24001254 	.word	0x24001254

08001e60 <vRR_E>:
void vRR_E(){         reg.E = ucGBFunctionRR(reg.E, &reg.F);}
 8001e60:	b510      	push	{r4, lr}
 8001e62:	4c03      	ldr	r4, [pc, #12]	; (8001e70 <vRR_E+0x10>)
 8001e64:	4621      	mov	r1, r4
 8001e66:	7920      	ldrb	r0, [r4, #4]
 8001e68:	f001 fa04 	bl	8003274 <ucGBFunctionRR>
 8001e6c:	7120      	strb	r0, [r4, #4]
 8001e6e:	bd10      	pop	{r4, pc}
 8001e70:	24001254 	.word	0x24001254

08001e74 <vRR_H>:
void vRR_H(){         reg.H = ucGBFunctionRR(reg.H, &reg.F);}
 8001e74:	b510      	push	{r4, lr}
 8001e76:	4c03      	ldr	r4, [pc, #12]	; (8001e84 <vRR_H+0x10>)
 8001e78:	4621      	mov	r1, r4
 8001e7a:	79e0      	ldrb	r0, [r4, #7]
 8001e7c:	f001 f9fa 	bl	8003274 <ucGBFunctionRR>
 8001e80:	71e0      	strb	r0, [r4, #7]
 8001e82:	bd10      	pop	{r4, pc}
 8001e84:	24001254 	.word	0x24001254

08001e88 <vRR_L>:
void vRR_L(){         reg.L = ucGBFunctionRR(reg.L, &reg.F);}
 8001e88:	b510      	push	{r4, lr}
 8001e8a:	4c03      	ldr	r4, [pc, #12]	; (8001e98 <vRR_L+0x10>)
 8001e8c:	4621      	mov	r1, r4
 8001e8e:	79a0      	ldrb	r0, [r4, #6]
 8001e90:	f001 f9f0 	bl	8003274 <ucGBFunctionRR>
 8001e94:	71a0      	strb	r0, [r4, #6]
 8001e96:	bd10      	pop	{r4, pc}
 8001e98:	24001254 	.word	0x24001254

08001e9c <vRR_HL>:
void vRR_HL(){        vGBMemoryWrite(reg.HL, ucGBFunctionRR(ucGBMemoryRead(reg.HL), &reg.F));}
 8001e9c:	b538      	push	{r3, r4, r5, lr}
 8001e9e:	4d07      	ldr	r5, [pc, #28]	; (8001ebc <vRR_HL+0x20>)
 8001ea0:	88ec      	ldrh	r4, [r5, #6]
 8001ea2:	4620      	mov	r0, r4
 8001ea4:	f001 fb3a 	bl	800351c <ucGBMemoryRead>
 8001ea8:	4629      	mov	r1, r5
 8001eaa:	f001 f9e3 	bl	8003274 <ucGBFunctionRR>
 8001eae:	4601      	mov	r1, r0
 8001eb0:	4620      	mov	r0, r4
 8001eb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001eb6:	f001 bae3 	b.w	8003480 <vGBMemoryWrite>
 8001eba:	bf00      	nop
 8001ebc:	24001254 	.word	0x24001254

08001ec0 <vRR_A>:
void vRR_A(){         reg.A = ucGBFunctionRR(reg.A, &reg.F);}
 8001ec0:	b510      	push	{r4, lr}
 8001ec2:	4c03      	ldr	r4, [pc, #12]	; (8001ed0 <vRR_A+0x10>)
 8001ec4:	4621      	mov	r1, r4
 8001ec6:	7860      	ldrb	r0, [r4, #1]
 8001ec8:	f001 f9d4 	bl	8003274 <ucGBFunctionRR>
 8001ecc:	7060      	strb	r0, [r4, #1]
 8001ece:	bd10      	pop	{r4, pc}
 8001ed0:	24001254 	.word	0x24001254

08001ed4 <vSLA_B>:
void vSLA_B(){        reg.B = ucGBFunctionSLA(reg.B, &reg.F);}
 8001ed4:	b510      	push	{r4, lr}
 8001ed6:	4c03      	ldr	r4, [pc, #12]	; (8001ee4 <vSLA_B+0x10>)
 8001ed8:	4621      	mov	r1, r4
 8001eda:	78e0      	ldrb	r0, [r4, #3]
 8001edc:	f001 f9e6 	bl	80032ac <ucGBFunctionSLA>
 8001ee0:	70e0      	strb	r0, [r4, #3]
 8001ee2:	bd10      	pop	{r4, pc}
 8001ee4:	24001254 	.word	0x24001254

08001ee8 <vSLA_C>:
void vSLA_C(){        reg.C = ucGBFunctionSLA(reg.C, &reg.F);}
 8001ee8:	b510      	push	{r4, lr}
 8001eea:	4c03      	ldr	r4, [pc, #12]	; (8001ef8 <vSLA_C+0x10>)
 8001eec:	4621      	mov	r1, r4
 8001eee:	78a0      	ldrb	r0, [r4, #2]
 8001ef0:	f001 f9dc 	bl	80032ac <ucGBFunctionSLA>
 8001ef4:	70a0      	strb	r0, [r4, #2]
 8001ef6:	bd10      	pop	{r4, pc}
 8001ef8:	24001254 	.word	0x24001254

08001efc <vSLA_D>:
void vSLA_D(){        reg.D = ucGBFunctionSLA(reg.D, &reg.F);}
 8001efc:	b510      	push	{r4, lr}
 8001efe:	4c03      	ldr	r4, [pc, #12]	; (8001f0c <vSLA_D+0x10>)
 8001f00:	4621      	mov	r1, r4
 8001f02:	7960      	ldrb	r0, [r4, #5]
 8001f04:	f001 f9d2 	bl	80032ac <ucGBFunctionSLA>
 8001f08:	7160      	strb	r0, [r4, #5]
 8001f0a:	bd10      	pop	{r4, pc}
 8001f0c:	24001254 	.word	0x24001254

08001f10 <vSLA_E>:
void vSLA_E(){        reg.E = ucGBFunctionSLA(reg.E, &reg.F);}
 8001f10:	b510      	push	{r4, lr}
 8001f12:	4c03      	ldr	r4, [pc, #12]	; (8001f20 <vSLA_E+0x10>)
 8001f14:	4621      	mov	r1, r4
 8001f16:	7920      	ldrb	r0, [r4, #4]
 8001f18:	f001 f9c8 	bl	80032ac <ucGBFunctionSLA>
 8001f1c:	7120      	strb	r0, [r4, #4]
 8001f1e:	bd10      	pop	{r4, pc}
 8001f20:	24001254 	.word	0x24001254

08001f24 <vSLA_H>:
void vSLA_H(){        reg.H = ucGBFunctionSLA(reg.H, &reg.F);}
 8001f24:	b510      	push	{r4, lr}
 8001f26:	4c03      	ldr	r4, [pc, #12]	; (8001f34 <vSLA_H+0x10>)
 8001f28:	4621      	mov	r1, r4
 8001f2a:	79e0      	ldrb	r0, [r4, #7]
 8001f2c:	f001 f9be 	bl	80032ac <ucGBFunctionSLA>
 8001f30:	71e0      	strb	r0, [r4, #7]
 8001f32:	bd10      	pop	{r4, pc}
 8001f34:	24001254 	.word	0x24001254

08001f38 <vSLA_L>:
void vSLA_L(){        reg.L = ucGBFunctionSLA(reg.L, &reg.F);}
 8001f38:	b510      	push	{r4, lr}
 8001f3a:	4c03      	ldr	r4, [pc, #12]	; (8001f48 <vSLA_L+0x10>)
 8001f3c:	4621      	mov	r1, r4
 8001f3e:	79a0      	ldrb	r0, [r4, #6]
 8001f40:	f001 f9b4 	bl	80032ac <ucGBFunctionSLA>
 8001f44:	71a0      	strb	r0, [r4, #6]
 8001f46:	bd10      	pop	{r4, pc}
 8001f48:	24001254 	.word	0x24001254

08001f4c <vSLA_HL>:
void vSLA_HL(){       vGBMemoryWrite(reg.HL, ucGBFunctionSLA(ucGBMemoryRead(reg.HL), &reg.F));}
 8001f4c:	b538      	push	{r3, r4, r5, lr}
 8001f4e:	4d07      	ldr	r5, [pc, #28]	; (8001f6c <vSLA_HL+0x20>)
 8001f50:	88ec      	ldrh	r4, [r5, #6]
 8001f52:	4620      	mov	r0, r4
 8001f54:	f001 fae2 	bl	800351c <ucGBMemoryRead>
 8001f58:	4629      	mov	r1, r5
 8001f5a:	f001 f9a7 	bl	80032ac <ucGBFunctionSLA>
 8001f5e:	4601      	mov	r1, r0
 8001f60:	4620      	mov	r0, r4
 8001f62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001f66:	f001 ba8b 	b.w	8003480 <vGBMemoryWrite>
 8001f6a:	bf00      	nop
 8001f6c:	24001254 	.word	0x24001254

08001f70 <vSLA_A>:
void vSLA_A(){        reg.A = ucGBFunctionSLA(reg.A, &reg.F);}
 8001f70:	b510      	push	{r4, lr}
 8001f72:	4c03      	ldr	r4, [pc, #12]	; (8001f80 <vSLA_A+0x10>)
 8001f74:	4621      	mov	r1, r4
 8001f76:	7860      	ldrb	r0, [r4, #1]
 8001f78:	f001 f998 	bl	80032ac <ucGBFunctionSLA>
 8001f7c:	7060      	strb	r0, [r4, #1]
 8001f7e:	bd10      	pop	{r4, pc}
 8001f80:	24001254 	.word	0x24001254

08001f84 <vSRA_B>:
void vSRA_B(){        reg.B = ucGBFunctionSRA(reg.B, &reg.F);}
 8001f84:	b510      	push	{r4, lr}
 8001f86:	4c03      	ldr	r4, [pc, #12]	; (8001f94 <vSRA_B+0x10>)
 8001f88:	4621      	mov	r1, r4
 8001f8a:	78e0      	ldrb	r0, [r4, #3]
 8001f8c:	f001 f9a6 	bl	80032dc <ucGBFunctionSRA>
 8001f90:	70e0      	strb	r0, [r4, #3]
 8001f92:	bd10      	pop	{r4, pc}
 8001f94:	24001254 	.word	0x24001254

08001f98 <vSRA_C>:
void vSRA_C(){        reg.C = ucGBFunctionSRA(reg.C, &reg.F);}
 8001f98:	b510      	push	{r4, lr}
 8001f9a:	4c03      	ldr	r4, [pc, #12]	; (8001fa8 <vSRA_C+0x10>)
 8001f9c:	4621      	mov	r1, r4
 8001f9e:	78a0      	ldrb	r0, [r4, #2]
 8001fa0:	f001 f99c 	bl	80032dc <ucGBFunctionSRA>
 8001fa4:	70a0      	strb	r0, [r4, #2]
 8001fa6:	bd10      	pop	{r4, pc}
 8001fa8:	24001254 	.word	0x24001254

08001fac <vSRA_D>:
void vSRA_D(){        reg.D = ucGBFunctionSRA(reg.D, &reg.F);}
 8001fac:	b510      	push	{r4, lr}
 8001fae:	4c03      	ldr	r4, [pc, #12]	; (8001fbc <vSRA_D+0x10>)
 8001fb0:	4621      	mov	r1, r4
 8001fb2:	7960      	ldrb	r0, [r4, #5]
 8001fb4:	f001 f992 	bl	80032dc <ucGBFunctionSRA>
 8001fb8:	7160      	strb	r0, [r4, #5]
 8001fba:	bd10      	pop	{r4, pc}
 8001fbc:	24001254 	.word	0x24001254

08001fc0 <vSRA_E>:
void vSRA_E(){        reg.E = ucGBFunctionSRA(reg.E, &reg.F);}
 8001fc0:	b510      	push	{r4, lr}
 8001fc2:	4c03      	ldr	r4, [pc, #12]	; (8001fd0 <vSRA_E+0x10>)
 8001fc4:	4621      	mov	r1, r4
 8001fc6:	7920      	ldrb	r0, [r4, #4]
 8001fc8:	f001 f988 	bl	80032dc <ucGBFunctionSRA>
 8001fcc:	7120      	strb	r0, [r4, #4]
 8001fce:	bd10      	pop	{r4, pc}
 8001fd0:	24001254 	.word	0x24001254

08001fd4 <vSRA_H>:
void vSRA_H(){        reg.H = ucGBFunctionSRA(reg.H, &reg.F);}
 8001fd4:	b510      	push	{r4, lr}
 8001fd6:	4c03      	ldr	r4, [pc, #12]	; (8001fe4 <vSRA_H+0x10>)
 8001fd8:	4621      	mov	r1, r4
 8001fda:	79e0      	ldrb	r0, [r4, #7]
 8001fdc:	f001 f97e 	bl	80032dc <ucGBFunctionSRA>
 8001fe0:	71e0      	strb	r0, [r4, #7]
 8001fe2:	bd10      	pop	{r4, pc}
 8001fe4:	24001254 	.word	0x24001254

08001fe8 <vSRA_L>:
void vSRA_L(){        reg.L = ucGBFunctionSRA(reg.L, &reg.F);}
 8001fe8:	b510      	push	{r4, lr}
 8001fea:	4c03      	ldr	r4, [pc, #12]	; (8001ff8 <vSRA_L+0x10>)
 8001fec:	4621      	mov	r1, r4
 8001fee:	79a0      	ldrb	r0, [r4, #6]
 8001ff0:	f001 f974 	bl	80032dc <ucGBFunctionSRA>
 8001ff4:	71a0      	strb	r0, [r4, #6]
 8001ff6:	bd10      	pop	{r4, pc}
 8001ff8:	24001254 	.word	0x24001254

08001ffc <vSRA_HL>:
void vSRA_HL(){       vGBMemoryWrite(reg.HL, ucGBFunctionSRA(ucGBMemoryRead(reg.HL), &reg.F));}
 8001ffc:	b538      	push	{r3, r4, r5, lr}
 8001ffe:	4d07      	ldr	r5, [pc, #28]	; (800201c <vSRA_HL+0x20>)
 8002000:	88ec      	ldrh	r4, [r5, #6]
 8002002:	4620      	mov	r0, r4
 8002004:	f001 fa8a 	bl	800351c <ucGBMemoryRead>
 8002008:	4629      	mov	r1, r5
 800200a:	f001 f967 	bl	80032dc <ucGBFunctionSRA>
 800200e:	4601      	mov	r1, r0
 8002010:	4620      	mov	r0, r4
 8002012:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002016:	f001 ba33 	b.w	8003480 <vGBMemoryWrite>
 800201a:	bf00      	nop
 800201c:	24001254 	.word	0x24001254

08002020 <vSRA_A>:
void vSRA_A(){        reg.A = ucGBFunctionSRA(reg.A, &reg.F);}
 8002020:	b510      	push	{r4, lr}
 8002022:	4c03      	ldr	r4, [pc, #12]	; (8002030 <vSRA_A+0x10>)
 8002024:	4621      	mov	r1, r4
 8002026:	7860      	ldrb	r0, [r4, #1]
 8002028:	f001 f958 	bl	80032dc <ucGBFunctionSRA>
 800202c:	7060      	strb	r0, [r4, #1]
 800202e:	bd10      	pop	{r4, pc}
 8002030:	24001254 	.word	0x24001254

08002034 <vSWAP_B>:
void vSWAP_B(){       reg.B = ucGBFunctionSWAP(reg.B, &reg.F);}
 8002034:	b510      	push	{r4, lr}
 8002036:	4c03      	ldr	r4, [pc, #12]	; (8002044 <vSWAP_B+0x10>)
 8002038:	4621      	mov	r1, r4
 800203a:	78e0      	ldrb	r0, [r4, #3]
 800203c:	f001 f968 	bl	8003310 <ucGBFunctionSWAP>
 8002040:	70e0      	strb	r0, [r4, #3]
 8002042:	bd10      	pop	{r4, pc}
 8002044:	24001254 	.word	0x24001254

08002048 <vSWAP_C>:
void vSWAP_C(){       reg.C = ucGBFunctionSWAP(reg.C, &reg.F);}
 8002048:	b510      	push	{r4, lr}
 800204a:	4c03      	ldr	r4, [pc, #12]	; (8002058 <vSWAP_C+0x10>)
 800204c:	4621      	mov	r1, r4
 800204e:	78a0      	ldrb	r0, [r4, #2]
 8002050:	f001 f95e 	bl	8003310 <ucGBFunctionSWAP>
 8002054:	70a0      	strb	r0, [r4, #2]
 8002056:	bd10      	pop	{r4, pc}
 8002058:	24001254 	.word	0x24001254

0800205c <vSWAP_D>:
void vSWAP_D(){       reg.D = ucGBFunctionSWAP(reg.D, &reg.F);}
 800205c:	b510      	push	{r4, lr}
 800205e:	4c03      	ldr	r4, [pc, #12]	; (800206c <vSWAP_D+0x10>)
 8002060:	4621      	mov	r1, r4
 8002062:	7960      	ldrb	r0, [r4, #5]
 8002064:	f001 f954 	bl	8003310 <ucGBFunctionSWAP>
 8002068:	7160      	strb	r0, [r4, #5]
 800206a:	bd10      	pop	{r4, pc}
 800206c:	24001254 	.word	0x24001254

08002070 <vSWAP_E>:
void vSWAP_E(){       reg.E = ucGBFunctionSWAP(reg.E, &reg.F);}
 8002070:	b510      	push	{r4, lr}
 8002072:	4c03      	ldr	r4, [pc, #12]	; (8002080 <vSWAP_E+0x10>)
 8002074:	4621      	mov	r1, r4
 8002076:	7920      	ldrb	r0, [r4, #4]
 8002078:	f001 f94a 	bl	8003310 <ucGBFunctionSWAP>
 800207c:	7120      	strb	r0, [r4, #4]
 800207e:	bd10      	pop	{r4, pc}
 8002080:	24001254 	.word	0x24001254

08002084 <vSWAP_H>:
void vSWAP_H(){       reg.H = ucGBFunctionSWAP(reg.H, &reg.F);}
 8002084:	b510      	push	{r4, lr}
 8002086:	4c03      	ldr	r4, [pc, #12]	; (8002094 <vSWAP_H+0x10>)
 8002088:	4621      	mov	r1, r4
 800208a:	79e0      	ldrb	r0, [r4, #7]
 800208c:	f001 f940 	bl	8003310 <ucGBFunctionSWAP>
 8002090:	71e0      	strb	r0, [r4, #7]
 8002092:	bd10      	pop	{r4, pc}
 8002094:	24001254 	.word	0x24001254

08002098 <vSWAP_L>:
void vSWAP_L(){       reg.L = ucGBFunctionSWAP(reg.L, &reg.F);}
 8002098:	b510      	push	{r4, lr}
 800209a:	4c03      	ldr	r4, [pc, #12]	; (80020a8 <vSWAP_L+0x10>)
 800209c:	4621      	mov	r1, r4
 800209e:	79a0      	ldrb	r0, [r4, #6]
 80020a0:	f001 f936 	bl	8003310 <ucGBFunctionSWAP>
 80020a4:	71a0      	strb	r0, [r4, #6]
 80020a6:	bd10      	pop	{r4, pc}
 80020a8:	24001254 	.word	0x24001254

080020ac <vSWAP_HL>:
void vSWAP_HL(){      vGBMemoryWrite(reg.HL, ucGBFunctionSWAP(ucGBMemoryRead(reg.HL), &reg.F));}
 80020ac:	b538      	push	{r3, r4, r5, lr}
 80020ae:	4d07      	ldr	r5, [pc, #28]	; (80020cc <vSWAP_HL+0x20>)
 80020b0:	88ec      	ldrh	r4, [r5, #6]
 80020b2:	4620      	mov	r0, r4
 80020b4:	f001 fa32 	bl	800351c <ucGBMemoryRead>
 80020b8:	4629      	mov	r1, r5
 80020ba:	f001 f929 	bl	8003310 <ucGBFunctionSWAP>
 80020be:	4601      	mov	r1, r0
 80020c0:	4620      	mov	r0, r4
 80020c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80020c6:	f001 b9db 	b.w	8003480 <vGBMemoryWrite>
 80020ca:	bf00      	nop
 80020cc:	24001254 	.word	0x24001254

080020d0 <vSWAP_A>:
void vSWAP_A(){       reg.A = ucGBFunctionSWAP(reg.A, &reg.F);}
 80020d0:	b510      	push	{r4, lr}
 80020d2:	4c03      	ldr	r4, [pc, #12]	; (80020e0 <vSWAP_A+0x10>)
 80020d4:	4621      	mov	r1, r4
 80020d6:	7860      	ldrb	r0, [r4, #1]
 80020d8:	f001 f91a 	bl	8003310 <ucGBFunctionSWAP>
 80020dc:	7060      	strb	r0, [r4, #1]
 80020de:	bd10      	pop	{r4, pc}
 80020e0:	24001254 	.word	0x24001254

080020e4 <vSRL_B>:
void vSRL_B(){        reg.B = ucGBFunctionSRL(reg.B, &reg.F);}
 80020e4:	b510      	push	{r4, lr}
 80020e6:	4c03      	ldr	r4, [pc, #12]	; (80020f4 <vSRL_B+0x10>)
 80020e8:	4621      	mov	r1, r4
 80020ea:	78e0      	ldrb	r0, [r4, #3]
 80020ec:	f001 f926 	bl	800333c <ucGBFunctionSRL>
 80020f0:	70e0      	strb	r0, [r4, #3]
 80020f2:	bd10      	pop	{r4, pc}
 80020f4:	24001254 	.word	0x24001254

080020f8 <vSRL_C>:
void vSRL_C(){        reg.C = ucGBFunctionSRL(reg.C, &reg.F);}
 80020f8:	b510      	push	{r4, lr}
 80020fa:	4c03      	ldr	r4, [pc, #12]	; (8002108 <vSRL_C+0x10>)
 80020fc:	4621      	mov	r1, r4
 80020fe:	78a0      	ldrb	r0, [r4, #2]
 8002100:	f001 f91c 	bl	800333c <ucGBFunctionSRL>
 8002104:	70a0      	strb	r0, [r4, #2]
 8002106:	bd10      	pop	{r4, pc}
 8002108:	24001254 	.word	0x24001254

0800210c <vSRL_D>:
void vSRL_D(){        reg.D = ucGBFunctionSRL(reg.D, &reg.F);}
 800210c:	b510      	push	{r4, lr}
 800210e:	4c03      	ldr	r4, [pc, #12]	; (800211c <vSRL_D+0x10>)
 8002110:	4621      	mov	r1, r4
 8002112:	7960      	ldrb	r0, [r4, #5]
 8002114:	f001 f912 	bl	800333c <ucGBFunctionSRL>
 8002118:	7160      	strb	r0, [r4, #5]
 800211a:	bd10      	pop	{r4, pc}
 800211c:	24001254 	.word	0x24001254

08002120 <vSRL_E>:
void vSRL_E(){        reg.E = ucGBFunctionSRL(reg.E, &reg.F);}
 8002120:	b510      	push	{r4, lr}
 8002122:	4c03      	ldr	r4, [pc, #12]	; (8002130 <vSRL_E+0x10>)
 8002124:	4621      	mov	r1, r4
 8002126:	7920      	ldrb	r0, [r4, #4]
 8002128:	f001 f908 	bl	800333c <ucGBFunctionSRL>
 800212c:	7120      	strb	r0, [r4, #4]
 800212e:	bd10      	pop	{r4, pc}
 8002130:	24001254 	.word	0x24001254

08002134 <vSRL_H>:
void vSRL_H(){        reg.H = ucGBFunctionSRL(reg.H, &reg.F);}
 8002134:	b510      	push	{r4, lr}
 8002136:	4c03      	ldr	r4, [pc, #12]	; (8002144 <vSRL_H+0x10>)
 8002138:	4621      	mov	r1, r4
 800213a:	79e0      	ldrb	r0, [r4, #7]
 800213c:	f001 f8fe 	bl	800333c <ucGBFunctionSRL>
 8002140:	71e0      	strb	r0, [r4, #7]
 8002142:	bd10      	pop	{r4, pc}
 8002144:	24001254 	.word	0x24001254

08002148 <vSRL_L>:
void vSRL_L(){        reg.L = ucGBFunctionSRL(reg.L, &reg.F);}
 8002148:	b510      	push	{r4, lr}
 800214a:	4c03      	ldr	r4, [pc, #12]	; (8002158 <vSRL_L+0x10>)
 800214c:	4621      	mov	r1, r4
 800214e:	79a0      	ldrb	r0, [r4, #6]
 8002150:	f001 f8f4 	bl	800333c <ucGBFunctionSRL>
 8002154:	71a0      	strb	r0, [r4, #6]
 8002156:	bd10      	pop	{r4, pc}
 8002158:	24001254 	.word	0x24001254

0800215c <vSRL_HL>:
void vSRL_HL(){       vGBMemoryWrite(reg.HL, ucGBFunctionSRL(ucGBMemoryRead(reg.HL), &reg.F));}
 800215c:	b538      	push	{r3, r4, r5, lr}
 800215e:	4d07      	ldr	r5, [pc, #28]	; (800217c <vSRL_HL+0x20>)
 8002160:	88ec      	ldrh	r4, [r5, #6]
 8002162:	4620      	mov	r0, r4
 8002164:	f001 f9da 	bl	800351c <ucGBMemoryRead>
 8002168:	4629      	mov	r1, r5
 800216a:	f001 f8e7 	bl	800333c <ucGBFunctionSRL>
 800216e:	4601      	mov	r1, r0
 8002170:	4620      	mov	r0, r4
 8002172:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002176:	f001 b983 	b.w	8003480 <vGBMemoryWrite>
 800217a:	bf00      	nop
 800217c:	24001254 	.word	0x24001254

08002180 <vSRL_A>:
void vSRL_A(){        reg.A = ucGBFunctionSRL(reg.A, &reg.F);}
 8002180:	b510      	push	{r4, lr}
 8002182:	4c03      	ldr	r4, [pc, #12]	; (8002190 <vSRL_A+0x10>)
 8002184:	4621      	mov	r1, r4
 8002186:	7860      	ldrb	r0, [r4, #1]
 8002188:	f001 f8d8 	bl	800333c <ucGBFunctionSRL>
 800218c:	7060      	strb	r0, [r4, #1]
 800218e:	bd10      	pop	{r4, pc}
 8002190:	24001254 	.word	0x24001254

08002194 <vBIT_0_B>:
void vBIT_0_B(){      vGBFunctionBIT(reg.B, 0, &reg.F);}
 8002194:	4a02      	ldr	r2, [pc, #8]	; (80021a0 <vBIT_0_B+0xc>)
 8002196:	2100      	movs	r1, #0
 8002198:	78d0      	ldrb	r0, [r2, #3]
 800219a:	f001 b8e3 	b.w	8003364 <vGBFunctionBIT>
 800219e:	bf00      	nop
 80021a0:	24001254 	.word	0x24001254

080021a4 <vBIT_0_C>:
void vBIT_0_C(){      vGBFunctionBIT(reg.C, 0, &reg.F);}
 80021a4:	4a02      	ldr	r2, [pc, #8]	; (80021b0 <vBIT_0_C+0xc>)
 80021a6:	2100      	movs	r1, #0
 80021a8:	7890      	ldrb	r0, [r2, #2]
 80021aa:	f001 b8db 	b.w	8003364 <vGBFunctionBIT>
 80021ae:	bf00      	nop
 80021b0:	24001254 	.word	0x24001254

080021b4 <vBIT_0_D>:
void vBIT_0_D(){      vGBFunctionBIT(reg.D, 0, &reg.F);}
 80021b4:	4a02      	ldr	r2, [pc, #8]	; (80021c0 <vBIT_0_D+0xc>)
 80021b6:	2100      	movs	r1, #0
 80021b8:	7950      	ldrb	r0, [r2, #5]
 80021ba:	f001 b8d3 	b.w	8003364 <vGBFunctionBIT>
 80021be:	bf00      	nop
 80021c0:	24001254 	.word	0x24001254

080021c4 <vBIT_0_E>:
void vBIT_0_E(){      vGBFunctionBIT(reg.E, 0, &reg.F);}
 80021c4:	4a02      	ldr	r2, [pc, #8]	; (80021d0 <vBIT_0_E+0xc>)
 80021c6:	2100      	movs	r1, #0
 80021c8:	7910      	ldrb	r0, [r2, #4]
 80021ca:	f001 b8cb 	b.w	8003364 <vGBFunctionBIT>
 80021ce:	bf00      	nop
 80021d0:	24001254 	.word	0x24001254

080021d4 <vBIT_0_H>:
void vBIT_0_H(){      vGBFunctionBIT(reg.H, 0, &reg.F);}
 80021d4:	4a02      	ldr	r2, [pc, #8]	; (80021e0 <vBIT_0_H+0xc>)
 80021d6:	2100      	movs	r1, #0
 80021d8:	79d0      	ldrb	r0, [r2, #7]
 80021da:	f001 b8c3 	b.w	8003364 <vGBFunctionBIT>
 80021de:	bf00      	nop
 80021e0:	24001254 	.word	0x24001254

080021e4 <vBIT_0_L>:
void vBIT_0_L(){      vGBFunctionBIT(reg.L, 0, &reg.F);}
 80021e4:	4a02      	ldr	r2, [pc, #8]	; (80021f0 <vBIT_0_L+0xc>)
 80021e6:	2100      	movs	r1, #0
 80021e8:	7990      	ldrb	r0, [r2, #6]
 80021ea:	f001 b8bb 	b.w	8003364 <vGBFunctionBIT>
 80021ee:	bf00      	nop
 80021f0:	24001254 	.word	0x24001254

080021f4 <vBIT_0_HL>:
void vBIT_0_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 0, &reg.F);}
 80021f4:	b510      	push	{r4, lr}
 80021f6:	4c05      	ldr	r4, [pc, #20]	; (800220c <vBIT_0_HL+0x18>)
 80021f8:	88e0      	ldrh	r0, [r4, #6]
 80021fa:	f001 f98f 	bl	800351c <ucGBMemoryRead>
 80021fe:	4622      	mov	r2, r4
 8002200:	2100      	movs	r1, #0
 8002202:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002206:	f001 b8ad 	b.w	8003364 <vGBFunctionBIT>
 800220a:	bf00      	nop
 800220c:	24001254 	.word	0x24001254

08002210 <vBIT_0_A>:
void vBIT_0_A(){      vGBFunctionBIT(reg.A, 1, &reg.F);}
 8002210:	4a02      	ldr	r2, [pc, #8]	; (800221c <vBIT_0_A+0xc>)
 8002212:	2101      	movs	r1, #1
 8002214:	7850      	ldrb	r0, [r2, #1]
 8002216:	f001 b8a5 	b.w	8003364 <vGBFunctionBIT>
 800221a:	bf00      	nop
 800221c:	24001254 	.word	0x24001254

08002220 <vBIT_1_A>:
 8002220:	f7ff bff6 	b.w	8002210 <vBIT_0_A>

08002224 <vBIT_1_B>:
void vBIT_1_B(){      vGBFunctionBIT(reg.B, 1, &reg.F);}
 8002224:	4a02      	ldr	r2, [pc, #8]	; (8002230 <vBIT_1_B+0xc>)
 8002226:	2101      	movs	r1, #1
 8002228:	78d0      	ldrb	r0, [r2, #3]
 800222a:	f001 b89b 	b.w	8003364 <vGBFunctionBIT>
 800222e:	bf00      	nop
 8002230:	24001254 	.word	0x24001254

08002234 <vBIT_1_C>:
void vBIT_1_C(){      vGBFunctionBIT(reg.C, 1, &reg.F);}
 8002234:	4a02      	ldr	r2, [pc, #8]	; (8002240 <vBIT_1_C+0xc>)
 8002236:	2101      	movs	r1, #1
 8002238:	7890      	ldrb	r0, [r2, #2]
 800223a:	f001 b893 	b.w	8003364 <vGBFunctionBIT>
 800223e:	bf00      	nop
 8002240:	24001254 	.word	0x24001254

08002244 <vBIT_1_D>:
void vBIT_1_D(){      vGBFunctionBIT(reg.D, 1, &reg.F);}
 8002244:	4a02      	ldr	r2, [pc, #8]	; (8002250 <vBIT_1_D+0xc>)
 8002246:	2101      	movs	r1, #1
 8002248:	7950      	ldrb	r0, [r2, #5]
 800224a:	f001 b88b 	b.w	8003364 <vGBFunctionBIT>
 800224e:	bf00      	nop
 8002250:	24001254 	.word	0x24001254

08002254 <vBIT_1_E>:
void vBIT_1_E(){      vGBFunctionBIT(reg.E, 1, &reg.F);}
 8002254:	4a02      	ldr	r2, [pc, #8]	; (8002260 <vBIT_1_E+0xc>)
 8002256:	2101      	movs	r1, #1
 8002258:	7910      	ldrb	r0, [r2, #4]
 800225a:	f001 b883 	b.w	8003364 <vGBFunctionBIT>
 800225e:	bf00      	nop
 8002260:	24001254 	.word	0x24001254

08002264 <vBIT_1_H>:
void vBIT_1_H(){      vGBFunctionBIT(reg.H, 1, &reg.F);}
 8002264:	4a02      	ldr	r2, [pc, #8]	; (8002270 <vBIT_1_H+0xc>)
 8002266:	2101      	movs	r1, #1
 8002268:	79d0      	ldrb	r0, [r2, #7]
 800226a:	f001 b87b 	b.w	8003364 <vGBFunctionBIT>
 800226e:	bf00      	nop
 8002270:	24001254 	.word	0x24001254

08002274 <vBIT_1_L>:
void vBIT_1_L(){      vGBFunctionBIT(reg.L, 1, &reg.F);}
 8002274:	4a02      	ldr	r2, [pc, #8]	; (8002280 <vBIT_1_L+0xc>)
 8002276:	2101      	movs	r1, #1
 8002278:	7990      	ldrb	r0, [r2, #6]
 800227a:	f001 b873 	b.w	8003364 <vGBFunctionBIT>
 800227e:	bf00      	nop
 8002280:	24001254 	.word	0x24001254

08002284 <vBIT_1_HL>:
void vBIT_1_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 1, &reg.F);}
 8002284:	b510      	push	{r4, lr}
 8002286:	4c05      	ldr	r4, [pc, #20]	; (800229c <vBIT_1_HL+0x18>)
 8002288:	88e0      	ldrh	r0, [r4, #6]
 800228a:	f001 f947 	bl	800351c <ucGBMemoryRead>
 800228e:	4622      	mov	r2, r4
 8002290:	2101      	movs	r1, #1
 8002292:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002296:	f001 b865 	b.w	8003364 <vGBFunctionBIT>
 800229a:	bf00      	nop
 800229c:	24001254 	.word	0x24001254

080022a0 <vBIT_2_B>:
void vBIT_2_B(){      vGBFunctionBIT(reg.B, 2, &reg.F);}
 80022a0:	4a02      	ldr	r2, [pc, #8]	; (80022ac <vBIT_2_B+0xc>)
 80022a2:	2102      	movs	r1, #2
 80022a4:	78d0      	ldrb	r0, [r2, #3]
 80022a6:	f001 b85d 	b.w	8003364 <vGBFunctionBIT>
 80022aa:	bf00      	nop
 80022ac:	24001254 	.word	0x24001254

080022b0 <vBIT_2_C>:
void vBIT_2_C(){      vGBFunctionBIT(reg.C, 2, &reg.F);}
 80022b0:	4a02      	ldr	r2, [pc, #8]	; (80022bc <vBIT_2_C+0xc>)
 80022b2:	2102      	movs	r1, #2
 80022b4:	7890      	ldrb	r0, [r2, #2]
 80022b6:	f001 b855 	b.w	8003364 <vGBFunctionBIT>
 80022ba:	bf00      	nop
 80022bc:	24001254 	.word	0x24001254

080022c0 <vBIT_2_D>:
void vBIT_2_D(){      vGBFunctionBIT(reg.D, 2, &reg.F);}
 80022c0:	4a02      	ldr	r2, [pc, #8]	; (80022cc <vBIT_2_D+0xc>)
 80022c2:	2102      	movs	r1, #2
 80022c4:	7950      	ldrb	r0, [r2, #5]
 80022c6:	f001 b84d 	b.w	8003364 <vGBFunctionBIT>
 80022ca:	bf00      	nop
 80022cc:	24001254 	.word	0x24001254

080022d0 <vBIT_2_E>:
void vBIT_2_E(){      vGBFunctionBIT(reg.E, 2, &reg.F);}
 80022d0:	4a02      	ldr	r2, [pc, #8]	; (80022dc <vBIT_2_E+0xc>)
 80022d2:	2102      	movs	r1, #2
 80022d4:	7910      	ldrb	r0, [r2, #4]
 80022d6:	f001 b845 	b.w	8003364 <vGBFunctionBIT>
 80022da:	bf00      	nop
 80022dc:	24001254 	.word	0x24001254

080022e0 <vBIT_2_H>:
void vBIT_2_H(){      vGBFunctionBIT(reg.H, 2, &reg.F);}
 80022e0:	4a02      	ldr	r2, [pc, #8]	; (80022ec <vBIT_2_H+0xc>)
 80022e2:	2102      	movs	r1, #2
 80022e4:	79d0      	ldrb	r0, [r2, #7]
 80022e6:	f001 b83d 	b.w	8003364 <vGBFunctionBIT>
 80022ea:	bf00      	nop
 80022ec:	24001254 	.word	0x24001254

080022f0 <vBIT_2_L>:
void vBIT_2_L(){      vGBFunctionBIT(reg.L, 2, &reg.F);}
 80022f0:	4a02      	ldr	r2, [pc, #8]	; (80022fc <vBIT_2_L+0xc>)
 80022f2:	2102      	movs	r1, #2
 80022f4:	7990      	ldrb	r0, [r2, #6]
 80022f6:	f001 b835 	b.w	8003364 <vGBFunctionBIT>
 80022fa:	bf00      	nop
 80022fc:	24001254 	.word	0x24001254

08002300 <vBIT_2_HL>:
void vBIT_2_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 2, &reg.F);}
 8002300:	b510      	push	{r4, lr}
 8002302:	4c05      	ldr	r4, [pc, #20]	; (8002318 <vBIT_2_HL+0x18>)
 8002304:	88e0      	ldrh	r0, [r4, #6]
 8002306:	f001 f909 	bl	800351c <ucGBMemoryRead>
 800230a:	4622      	mov	r2, r4
 800230c:	2102      	movs	r1, #2
 800230e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002312:	f001 b827 	b.w	8003364 <vGBFunctionBIT>
 8002316:	bf00      	nop
 8002318:	24001254 	.word	0x24001254

0800231c <vBIT_2_A>:
void vBIT_2_A(){      vGBFunctionBIT(reg.A, 2, &reg.F);}
 800231c:	4a02      	ldr	r2, [pc, #8]	; (8002328 <vBIT_2_A+0xc>)
 800231e:	2102      	movs	r1, #2
 8002320:	7850      	ldrb	r0, [r2, #1]
 8002322:	f001 b81f 	b.w	8003364 <vGBFunctionBIT>
 8002326:	bf00      	nop
 8002328:	24001254 	.word	0x24001254

0800232c <vBIT_3_B>:
void vBIT_3_B(){      vGBFunctionBIT(reg.B, 3, &reg.F);}
 800232c:	4a02      	ldr	r2, [pc, #8]	; (8002338 <vBIT_3_B+0xc>)
 800232e:	2103      	movs	r1, #3
 8002330:	78d0      	ldrb	r0, [r2, #3]
 8002332:	f001 b817 	b.w	8003364 <vGBFunctionBIT>
 8002336:	bf00      	nop
 8002338:	24001254 	.word	0x24001254

0800233c <vBIT_3_C>:
void vBIT_3_C(){      vGBFunctionBIT(reg.C, 3, &reg.F);}
 800233c:	4a02      	ldr	r2, [pc, #8]	; (8002348 <vBIT_3_C+0xc>)
 800233e:	2103      	movs	r1, #3
 8002340:	7890      	ldrb	r0, [r2, #2]
 8002342:	f001 b80f 	b.w	8003364 <vGBFunctionBIT>
 8002346:	bf00      	nop
 8002348:	24001254 	.word	0x24001254

0800234c <vBIT_3_D>:
void vBIT_3_D(){      vGBFunctionBIT(reg.D, 3, &reg.F);}
 800234c:	4a02      	ldr	r2, [pc, #8]	; (8002358 <vBIT_3_D+0xc>)
 800234e:	2103      	movs	r1, #3
 8002350:	7950      	ldrb	r0, [r2, #5]
 8002352:	f001 b807 	b.w	8003364 <vGBFunctionBIT>
 8002356:	bf00      	nop
 8002358:	24001254 	.word	0x24001254

0800235c <vBIT_3_E>:
void vBIT_3_E(){      vGBFunctionBIT(reg.E, 3, &reg.F);}
 800235c:	4a02      	ldr	r2, [pc, #8]	; (8002368 <vBIT_3_E+0xc>)
 800235e:	2103      	movs	r1, #3
 8002360:	7910      	ldrb	r0, [r2, #4]
 8002362:	f000 bfff 	b.w	8003364 <vGBFunctionBIT>
 8002366:	bf00      	nop
 8002368:	24001254 	.word	0x24001254

0800236c <vBIT_3_H>:
void vBIT_3_H(){      vGBFunctionBIT(reg.H, 3, &reg.F);}
 800236c:	4a02      	ldr	r2, [pc, #8]	; (8002378 <vBIT_3_H+0xc>)
 800236e:	2103      	movs	r1, #3
 8002370:	79d0      	ldrb	r0, [r2, #7]
 8002372:	f000 bff7 	b.w	8003364 <vGBFunctionBIT>
 8002376:	bf00      	nop
 8002378:	24001254 	.word	0x24001254

0800237c <vBIT_3_L>:
void vBIT_3_L(){      vGBFunctionBIT(reg.L, 3, &reg.F);}
 800237c:	4a02      	ldr	r2, [pc, #8]	; (8002388 <vBIT_3_L+0xc>)
 800237e:	2103      	movs	r1, #3
 8002380:	7990      	ldrb	r0, [r2, #6]
 8002382:	f000 bfef 	b.w	8003364 <vGBFunctionBIT>
 8002386:	bf00      	nop
 8002388:	24001254 	.word	0x24001254

0800238c <vBIT_3_HL>:
void vBIT_3_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 3, &reg.F);}
 800238c:	b510      	push	{r4, lr}
 800238e:	4c05      	ldr	r4, [pc, #20]	; (80023a4 <vBIT_3_HL+0x18>)
 8002390:	88e0      	ldrh	r0, [r4, #6]
 8002392:	f001 f8c3 	bl	800351c <ucGBMemoryRead>
 8002396:	4622      	mov	r2, r4
 8002398:	2103      	movs	r1, #3
 800239a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800239e:	f000 bfe1 	b.w	8003364 <vGBFunctionBIT>
 80023a2:	bf00      	nop
 80023a4:	24001254 	.word	0x24001254

080023a8 <vBIT_3_A>:
void vBIT_3_A(){      vGBFunctionBIT(reg.A, 3, &reg.F);}
 80023a8:	4a02      	ldr	r2, [pc, #8]	; (80023b4 <vBIT_3_A+0xc>)
 80023aa:	2103      	movs	r1, #3
 80023ac:	7850      	ldrb	r0, [r2, #1]
 80023ae:	f000 bfd9 	b.w	8003364 <vGBFunctionBIT>
 80023b2:	bf00      	nop
 80023b4:	24001254 	.word	0x24001254

080023b8 <vBIT_4_B>:
void vBIT_4_B(){      vGBFunctionBIT(reg.B, 4, &reg.F);}
 80023b8:	4a02      	ldr	r2, [pc, #8]	; (80023c4 <vBIT_4_B+0xc>)
 80023ba:	2104      	movs	r1, #4
 80023bc:	78d0      	ldrb	r0, [r2, #3]
 80023be:	f000 bfd1 	b.w	8003364 <vGBFunctionBIT>
 80023c2:	bf00      	nop
 80023c4:	24001254 	.word	0x24001254

080023c8 <vBIT_4_C>:
void vBIT_4_C(){      vGBFunctionBIT(reg.C, 4, &reg.F);}
 80023c8:	4a02      	ldr	r2, [pc, #8]	; (80023d4 <vBIT_4_C+0xc>)
 80023ca:	2104      	movs	r1, #4
 80023cc:	7890      	ldrb	r0, [r2, #2]
 80023ce:	f000 bfc9 	b.w	8003364 <vGBFunctionBIT>
 80023d2:	bf00      	nop
 80023d4:	24001254 	.word	0x24001254

080023d8 <vBIT_4_D>:
void vBIT_4_D(){      vGBFunctionBIT(reg.D, 4, &reg.F);}
 80023d8:	4a02      	ldr	r2, [pc, #8]	; (80023e4 <vBIT_4_D+0xc>)
 80023da:	2104      	movs	r1, #4
 80023dc:	7950      	ldrb	r0, [r2, #5]
 80023de:	f000 bfc1 	b.w	8003364 <vGBFunctionBIT>
 80023e2:	bf00      	nop
 80023e4:	24001254 	.word	0x24001254

080023e8 <vBIT_4_E>:
void vBIT_4_E(){      vGBFunctionBIT(reg.E, 4, &reg.F);}
 80023e8:	4a02      	ldr	r2, [pc, #8]	; (80023f4 <vBIT_4_E+0xc>)
 80023ea:	2104      	movs	r1, #4
 80023ec:	7910      	ldrb	r0, [r2, #4]
 80023ee:	f000 bfb9 	b.w	8003364 <vGBFunctionBIT>
 80023f2:	bf00      	nop
 80023f4:	24001254 	.word	0x24001254

080023f8 <vBIT_4_H>:
void vBIT_4_H(){      vGBFunctionBIT(reg.H, 4, &reg.F);}
 80023f8:	4a02      	ldr	r2, [pc, #8]	; (8002404 <vBIT_4_H+0xc>)
 80023fa:	2104      	movs	r1, #4
 80023fc:	79d0      	ldrb	r0, [r2, #7]
 80023fe:	f000 bfb1 	b.w	8003364 <vGBFunctionBIT>
 8002402:	bf00      	nop
 8002404:	24001254 	.word	0x24001254

08002408 <vBIT_4_L>:
void vBIT_4_L(){      vGBFunctionBIT(reg.L, 4, &reg.F);}
 8002408:	4a02      	ldr	r2, [pc, #8]	; (8002414 <vBIT_4_L+0xc>)
 800240a:	2104      	movs	r1, #4
 800240c:	7990      	ldrb	r0, [r2, #6]
 800240e:	f000 bfa9 	b.w	8003364 <vGBFunctionBIT>
 8002412:	bf00      	nop
 8002414:	24001254 	.word	0x24001254

08002418 <vBIT_4_HL>:
void vBIT_4_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 4, &reg.F);}
 8002418:	b510      	push	{r4, lr}
 800241a:	4c05      	ldr	r4, [pc, #20]	; (8002430 <vBIT_4_HL+0x18>)
 800241c:	88e0      	ldrh	r0, [r4, #6]
 800241e:	f001 f87d 	bl	800351c <ucGBMemoryRead>
 8002422:	4622      	mov	r2, r4
 8002424:	2104      	movs	r1, #4
 8002426:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800242a:	f000 bf9b 	b.w	8003364 <vGBFunctionBIT>
 800242e:	bf00      	nop
 8002430:	24001254 	.word	0x24001254

08002434 <vBIT_4_A>:
void vBIT_4_A(){      vGBFunctionBIT(reg.A, 4, &reg.F);}
 8002434:	4a02      	ldr	r2, [pc, #8]	; (8002440 <vBIT_4_A+0xc>)
 8002436:	2104      	movs	r1, #4
 8002438:	7850      	ldrb	r0, [r2, #1]
 800243a:	f000 bf93 	b.w	8003364 <vGBFunctionBIT>
 800243e:	bf00      	nop
 8002440:	24001254 	.word	0x24001254

08002444 <vBIT_5_B>:
void vBIT_5_B(){      vGBFunctionBIT(reg.B, 5, &reg.F);}
 8002444:	4a02      	ldr	r2, [pc, #8]	; (8002450 <vBIT_5_B+0xc>)
 8002446:	2105      	movs	r1, #5
 8002448:	78d0      	ldrb	r0, [r2, #3]
 800244a:	f000 bf8b 	b.w	8003364 <vGBFunctionBIT>
 800244e:	bf00      	nop
 8002450:	24001254 	.word	0x24001254

08002454 <vBIT_5_C>:
void vBIT_5_C(){      vGBFunctionBIT(reg.C, 5, &reg.F);}
 8002454:	4a02      	ldr	r2, [pc, #8]	; (8002460 <vBIT_5_C+0xc>)
 8002456:	2105      	movs	r1, #5
 8002458:	7890      	ldrb	r0, [r2, #2]
 800245a:	f000 bf83 	b.w	8003364 <vGBFunctionBIT>
 800245e:	bf00      	nop
 8002460:	24001254 	.word	0x24001254

08002464 <vBIT_5_D>:
void vBIT_5_D(){      vGBFunctionBIT(reg.D, 5, &reg.F);}
 8002464:	4a02      	ldr	r2, [pc, #8]	; (8002470 <vBIT_5_D+0xc>)
 8002466:	2105      	movs	r1, #5
 8002468:	7950      	ldrb	r0, [r2, #5]
 800246a:	f000 bf7b 	b.w	8003364 <vGBFunctionBIT>
 800246e:	bf00      	nop
 8002470:	24001254 	.word	0x24001254

08002474 <vBIT_5_E>:
void vBIT_5_E(){      vGBFunctionBIT(reg.E, 5, &reg.F);}
 8002474:	4a02      	ldr	r2, [pc, #8]	; (8002480 <vBIT_5_E+0xc>)
 8002476:	2105      	movs	r1, #5
 8002478:	7910      	ldrb	r0, [r2, #4]
 800247a:	f000 bf73 	b.w	8003364 <vGBFunctionBIT>
 800247e:	bf00      	nop
 8002480:	24001254 	.word	0x24001254

08002484 <vBIT_5_H>:
void vBIT_5_H(){      vGBFunctionBIT(reg.H, 5, &reg.F);}
 8002484:	4a02      	ldr	r2, [pc, #8]	; (8002490 <vBIT_5_H+0xc>)
 8002486:	2105      	movs	r1, #5
 8002488:	79d0      	ldrb	r0, [r2, #7]
 800248a:	f000 bf6b 	b.w	8003364 <vGBFunctionBIT>
 800248e:	bf00      	nop
 8002490:	24001254 	.word	0x24001254

08002494 <vBIT_5_L>:
void vBIT_5_L(){      vGBFunctionBIT(reg.L, 5, &reg.F);}
 8002494:	4a02      	ldr	r2, [pc, #8]	; (80024a0 <vBIT_5_L+0xc>)
 8002496:	2105      	movs	r1, #5
 8002498:	7990      	ldrb	r0, [r2, #6]
 800249a:	f000 bf63 	b.w	8003364 <vGBFunctionBIT>
 800249e:	bf00      	nop
 80024a0:	24001254 	.word	0x24001254

080024a4 <vBIT_5_HL>:
void vBIT_5_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 5, &reg.F);}
 80024a4:	b510      	push	{r4, lr}
 80024a6:	4c05      	ldr	r4, [pc, #20]	; (80024bc <vBIT_5_HL+0x18>)
 80024a8:	88e0      	ldrh	r0, [r4, #6]
 80024aa:	f001 f837 	bl	800351c <ucGBMemoryRead>
 80024ae:	4622      	mov	r2, r4
 80024b0:	2105      	movs	r1, #5
 80024b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80024b6:	f000 bf55 	b.w	8003364 <vGBFunctionBIT>
 80024ba:	bf00      	nop
 80024bc:	24001254 	.word	0x24001254

080024c0 <vBIT_5_A>:
void vBIT_5_A(){      vGBFunctionBIT(reg.A, 5, &reg.F);}
 80024c0:	4a02      	ldr	r2, [pc, #8]	; (80024cc <vBIT_5_A+0xc>)
 80024c2:	2105      	movs	r1, #5
 80024c4:	7850      	ldrb	r0, [r2, #1]
 80024c6:	f000 bf4d 	b.w	8003364 <vGBFunctionBIT>
 80024ca:	bf00      	nop
 80024cc:	24001254 	.word	0x24001254

080024d0 <vBIT_6_B>:
void vBIT_6_B(){      vGBFunctionBIT(reg.B, 6, &reg.F);}
 80024d0:	4a02      	ldr	r2, [pc, #8]	; (80024dc <vBIT_6_B+0xc>)
 80024d2:	2106      	movs	r1, #6
 80024d4:	78d0      	ldrb	r0, [r2, #3]
 80024d6:	f000 bf45 	b.w	8003364 <vGBFunctionBIT>
 80024da:	bf00      	nop
 80024dc:	24001254 	.word	0x24001254

080024e0 <vBIT_6_C>:
void vBIT_6_C(){      vGBFunctionBIT(reg.C, 6, &reg.F);}
 80024e0:	4a02      	ldr	r2, [pc, #8]	; (80024ec <vBIT_6_C+0xc>)
 80024e2:	2106      	movs	r1, #6
 80024e4:	7890      	ldrb	r0, [r2, #2]
 80024e6:	f000 bf3d 	b.w	8003364 <vGBFunctionBIT>
 80024ea:	bf00      	nop
 80024ec:	24001254 	.word	0x24001254

080024f0 <vBIT_6_D>:
void vBIT_6_D(){      vGBFunctionBIT(reg.D, 6, &reg.F);}
 80024f0:	4a02      	ldr	r2, [pc, #8]	; (80024fc <vBIT_6_D+0xc>)
 80024f2:	2106      	movs	r1, #6
 80024f4:	7950      	ldrb	r0, [r2, #5]
 80024f6:	f000 bf35 	b.w	8003364 <vGBFunctionBIT>
 80024fa:	bf00      	nop
 80024fc:	24001254 	.word	0x24001254

08002500 <vBIT_6_E>:
void vBIT_6_E(){      vGBFunctionBIT(reg.E, 6, &reg.F);}
 8002500:	4a02      	ldr	r2, [pc, #8]	; (800250c <vBIT_6_E+0xc>)
 8002502:	2106      	movs	r1, #6
 8002504:	7910      	ldrb	r0, [r2, #4]
 8002506:	f000 bf2d 	b.w	8003364 <vGBFunctionBIT>
 800250a:	bf00      	nop
 800250c:	24001254 	.word	0x24001254

08002510 <vBIT_6_H>:
void vBIT_6_H(){      vGBFunctionBIT(reg.H, 6, &reg.F);}
 8002510:	4a02      	ldr	r2, [pc, #8]	; (800251c <vBIT_6_H+0xc>)
 8002512:	2106      	movs	r1, #6
 8002514:	79d0      	ldrb	r0, [r2, #7]
 8002516:	f000 bf25 	b.w	8003364 <vGBFunctionBIT>
 800251a:	bf00      	nop
 800251c:	24001254 	.word	0x24001254

08002520 <vBIT_6_L>:
void vBIT_6_L(){      vGBFunctionBIT(reg.L, 6, &reg.F);}
 8002520:	4a02      	ldr	r2, [pc, #8]	; (800252c <vBIT_6_L+0xc>)
 8002522:	2106      	movs	r1, #6
 8002524:	7990      	ldrb	r0, [r2, #6]
 8002526:	f000 bf1d 	b.w	8003364 <vGBFunctionBIT>
 800252a:	bf00      	nop
 800252c:	24001254 	.word	0x24001254

08002530 <vBIT_6_HL>:
void vBIT_6_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 6, &reg.F);}
 8002530:	b510      	push	{r4, lr}
 8002532:	4c05      	ldr	r4, [pc, #20]	; (8002548 <vBIT_6_HL+0x18>)
 8002534:	88e0      	ldrh	r0, [r4, #6]
 8002536:	f000 fff1 	bl	800351c <ucGBMemoryRead>
 800253a:	4622      	mov	r2, r4
 800253c:	2106      	movs	r1, #6
 800253e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002542:	f000 bf0f 	b.w	8003364 <vGBFunctionBIT>
 8002546:	bf00      	nop
 8002548:	24001254 	.word	0x24001254

0800254c <vBIT_6_A>:
void vBIT_6_A(){      vGBFunctionBIT(reg.A, 6, &reg.F);}
 800254c:	4a02      	ldr	r2, [pc, #8]	; (8002558 <vBIT_6_A+0xc>)
 800254e:	2106      	movs	r1, #6
 8002550:	7850      	ldrb	r0, [r2, #1]
 8002552:	f000 bf07 	b.w	8003364 <vGBFunctionBIT>
 8002556:	bf00      	nop
 8002558:	24001254 	.word	0x24001254

0800255c <vBIT_7_B>:
void vBIT_7_B(){      vGBFunctionBIT(reg.B, 7, &reg.F);}
 800255c:	4a02      	ldr	r2, [pc, #8]	; (8002568 <vBIT_7_B+0xc>)
 800255e:	2107      	movs	r1, #7
 8002560:	78d0      	ldrb	r0, [r2, #3]
 8002562:	f000 beff 	b.w	8003364 <vGBFunctionBIT>
 8002566:	bf00      	nop
 8002568:	24001254 	.word	0x24001254

0800256c <vBIT_7_C>:
void vBIT_7_C(){      vGBFunctionBIT(reg.C, 7, &reg.F);}
 800256c:	4a02      	ldr	r2, [pc, #8]	; (8002578 <vBIT_7_C+0xc>)
 800256e:	2107      	movs	r1, #7
 8002570:	7890      	ldrb	r0, [r2, #2]
 8002572:	f000 bef7 	b.w	8003364 <vGBFunctionBIT>
 8002576:	bf00      	nop
 8002578:	24001254 	.word	0x24001254

0800257c <vBIT_7_D>:
void vBIT_7_D(){      vGBFunctionBIT(reg.D, 7, &reg.F);}
 800257c:	4a02      	ldr	r2, [pc, #8]	; (8002588 <vBIT_7_D+0xc>)
 800257e:	2107      	movs	r1, #7
 8002580:	7950      	ldrb	r0, [r2, #5]
 8002582:	f000 beef 	b.w	8003364 <vGBFunctionBIT>
 8002586:	bf00      	nop
 8002588:	24001254 	.word	0x24001254

0800258c <vBIT_7_E>:
void vBIT_7_E(){      vGBFunctionBIT(reg.E, 7, &reg.F);}
 800258c:	4a02      	ldr	r2, [pc, #8]	; (8002598 <vBIT_7_E+0xc>)
 800258e:	2107      	movs	r1, #7
 8002590:	7910      	ldrb	r0, [r2, #4]
 8002592:	f000 bee7 	b.w	8003364 <vGBFunctionBIT>
 8002596:	bf00      	nop
 8002598:	24001254 	.word	0x24001254

0800259c <vBIT_7_H>:
void vBIT_7_H(){      vGBFunctionBIT(reg.H, 7, &reg.F);}
 800259c:	4a02      	ldr	r2, [pc, #8]	; (80025a8 <vBIT_7_H+0xc>)
 800259e:	2107      	movs	r1, #7
 80025a0:	79d0      	ldrb	r0, [r2, #7]
 80025a2:	f000 bedf 	b.w	8003364 <vGBFunctionBIT>
 80025a6:	bf00      	nop
 80025a8:	24001254 	.word	0x24001254

080025ac <vBIT_7_L>:
void vBIT_7_L(){      vGBFunctionBIT(reg.L, 7, &reg.F);}
 80025ac:	4a02      	ldr	r2, [pc, #8]	; (80025b8 <vBIT_7_L+0xc>)
 80025ae:	2107      	movs	r1, #7
 80025b0:	7990      	ldrb	r0, [r2, #6]
 80025b2:	f000 bed7 	b.w	8003364 <vGBFunctionBIT>
 80025b6:	bf00      	nop
 80025b8:	24001254 	.word	0x24001254

080025bc <vBIT_7_HL>:
void vBIT_7_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 7, &reg.F);}
 80025bc:	b510      	push	{r4, lr}
 80025be:	4c05      	ldr	r4, [pc, #20]	; (80025d4 <vBIT_7_HL+0x18>)
 80025c0:	88e0      	ldrh	r0, [r4, #6]
 80025c2:	f000 ffab 	bl	800351c <ucGBMemoryRead>
 80025c6:	4622      	mov	r2, r4
 80025c8:	2107      	movs	r1, #7
 80025ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80025ce:	f000 bec9 	b.w	8003364 <vGBFunctionBIT>
 80025d2:	bf00      	nop
 80025d4:	24001254 	.word	0x24001254

080025d8 <vBIT_7_A>:
void vBIT_7_A(){      vGBFunctionBIT(reg.A, 7, &reg.F);}
 80025d8:	4a02      	ldr	r2, [pc, #8]	; (80025e4 <vBIT_7_A+0xc>)
 80025da:	2107      	movs	r1, #7
 80025dc:	7850      	ldrb	r0, [r2, #1]
 80025de:	f000 bec1 	b.w	8003364 <vGBFunctionBIT>
 80025e2:	bf00      	nop
 80025e4:	24001254 	.word	0x24001254

080025e8 <vRES_0_HL>:
void vRES_0_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 0));}
 80025e8:	4b06      	ldr	r3, [pc, #24]	; (8002604 <vRES_0_HL+0x1c>)
 80025ea:	2100      	movs	r1, #0
 80025ec:	b510      	push	{r4, lr}
 80025ee:	88dc      	ldrh	r4, [r3, #6]
 80025f0:	4620      	mov	r0, r4
 80025f2:	f000 fecf 	bl	8003394 <ucGBFunctionRESHL>
 80025f6:	4601      	mov	r1, r0
 80025f8:	4620      	mov	r0, r4
 80025fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80025fe:	f000 bf3f 	b.w	8003480 <vGBMemoryWrite>
 8002602:	bf00      	nop
 8002604:	24001254 	.word	0x24001254

08002608 <vRES_1_HL>:
void vRES_1_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 1));}
 8002608:	4b06      	ldr	r3, [pc, #24]	; (8002624 <vRES_1_HL+0x1c>)
 800260a:	2101      	movs	r1, #1
 800260c:	b510      	push	{r4, lr}
 800260e:	88dc      	ldrh	r4, [r3, #6]
 8002610:	4620      	mov	r0, r4
 8002612:	f000 febf 	bl	8003394 <ucGBFunctionRESHL>
 8002616:	4601      	mov	r1, r0
 8002618:	4620      	mov	r0, r4
 800261a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800261e:	f000 bf2f 	b.w	8003480 <vGBMemoryWrite>
 8002622:	bf00      	nop
 8002624:	24001254 	.word	0x24001254

08002628 <vRES_2_HL>:
void vRES_2_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 2));}
 8002628:	4b06      	ldr	r3, [pc, #24]	; (8002644 <vRES_2_HL+0x1c>)
 800262a:	2102      	movs	r1, #2
 800262c:	b510      	push	{r4, lr}
 800262e:	88dc      	ldrh	r4, [r3, #6]
 8002630:	4620      	mov	r0, r4
 8002632:	f000 feaf 	bl	8003394 <ucGBFunctionRESHL>
 8002636:	4601      	mov	r1, r0
 8002638:	4620      	mov	r0, r4
 800263a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800263e:	f000 bf1f 	b.w	8003480 <vGBMemoryWrite>
 8002642:	bf00      	nop
 8002644:	24001254 	.word	0x24001254

08002648 <vRES_3_HL>:
void vRES_3_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 3));}
 8002648:	4b06      	ldr	r3, [pc, #24]	; (8002664 <vRES_3_HL+0x1c>)
 800264a:	2103      	movs	r1, #3
 800264c:	b510      	push	{r4, lr}
 800264e:	88dc      	ldrh	r4, [r3, #6]
 8002650:	4620      	mov	r0, r4
 8002652:	f000 fe9f 	bl	8003394 <ucGBFunctionRESHL>
 8002656:	4601      	mov	r1, r0
 8002658:	4620      	mov	r0, r4
 800265a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800265e:	f000 bf0f 	b.w	8003480 <vGBMemoryWrite>
 8002662:	bf00      	nop
 8002664:	24001254 	.word	0x24001254

08002668 <vRES_4_HL>:
void vRES_4_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 4));}
 8002668:	4b06      	ldr	r3, [pc, #24]	; (8002684 <vRES_4_HL+0x1c>)
 800266a:	2104      	movs	r1, #4
 800266c:	b510      	push	{r4, lr}
 800266e:	88dc      	ldrh	r4, [r3, #6]
 8002670:	4620      	mov	r0, r4
 8002672:	f000 fe8f 	bl	8003394 <ucGBFunctionRESHL>
 8002676:	4601      	mov	r1, r0
 8002678:	4620      	mov	r0, r4
 800267a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800267e:	f000 beff 	b.w	8003480 <vGBMemoryWrite>
 8002682:	bf00      	nop
 8002684:	24001254 	.word	0x24001254

08002688 <vRES_5_HL>:
void vRES_5_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 5));}
 8002688:	4b06      	ldr	r3, [pc, #24]	; (80026a4 <vRES_5_HL+0x1c>)
 800268a:	2105      	movs	r1, #5
 800268c:	b510      	push	{r4, lr}
 800268e:	88dc      	ldrh	r4, [r3, #6]
 8002690:	4620      	mov	r0, r4
 8002692:	f000 fe7f 	bl	8003394 <ucGBFunctionRESHL>
 8002696:	4601      	mov	r1, r0
 8002698:	4620      	mov	r0, r4
 800269a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800269e:	f000 beef 	b.w	8003480 <vGBMemoryWrite>
 80026a2:	bf00      	nop
 80026a4:	24001254 	.word	0x24001254

080026a8 <vRES_6_HL>:
void vRES_6_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 6));}
 80026a8:	4b06      	ldr	r3, [pc, #24]	; (80026c4 <vRES_6_HL+0x1c>)
 80026aa:	2106      	movs	r1, #6
 80026ac:	b510      	push	{r4, lr}
 80026ae:	88dc      	ldrh	r4, [r3, #6]
 80026b0:	4620      	mov	r0, r4
 80026b2:	f000 fe6f 	bl	8003394 <ucGBFunctionRESHL>
 80026b6:	4601      	mov	r1, r0
 80026b8:	4620      	mov	r0, r4
 80026ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026be:	f000 bedf 	b.w	8003480 <vGBMemoryWrite>
 80026c2:	bf00      	nop
 80026c4:	24001254 	.word	0x24001254

080026c8 <vRES_7_HL>:
void vRES_7_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 7));}
 80026c8:	4b06      	ldr	r3, [pc, #24]	; (80026e4 <vRES_7_HL+0x1c>)
 80026ca:	2107      	movs	r1, #7
 80026cc:	b510      	push	{r4, lr}
 80026ce:	88dc      	ldrh	r4, [r3, #6]
 80026d0:	4620      	mov	r0, r4
 80026d2:	f000 fe5f 	bl	8003394 <ucGBFunctionRESHL>
 80026d6:	4601      	mov	r1, r0
 80026d8:	4620      	mov	r0, r4
 80026da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026de:	f000 becf 	b.w	8003480 <vGBMemoryWrite>
 80026e2:	bf00      	nop
 80026e4:	24001254 	.word	0x24001254

080026e8 <vSET_0_HL>:
void vSET_0_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 0));}
 80026e8:	4b06      	ldr	r3, [pc, #24]	; (8002704 <vSET_0_HL+0x1c>)
 80026ea:	2100      	movs	r1, #0
 80026ec:	b510      	push	{r4, lr}
 80026ee:	88dc      	ldrh	r4, [r3, #6]
 80026f0:	4620      	mov	r0, r4
 80026f2:	f000 fe5b 	bl	80033ac <ucGBFunctionSETHL>
 80026f6:	4601      	mov	r1, r0
 80026f8:	4620      	mov	r0, r4
 80026fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026fe:	f000 bebf 	b.w	8003480 <vGBMemoryWrite>
 8002702:	bf00      	nop
 8002704:	24001254 	.word	0x24001254

08002708 <vSET_1_HL>:
void vSET_1_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 1));}
 8002708:	4b06      	ldr	r3, [pc, #24]	; (8002724 <vSET_1_HL+0x1c>)
 800270a:	2101      	movs	r1, #1
 800270c:	b510      	push	{r4, lr}
 800270e:	88dc      	ldrh	r4, [r3, #6]
 8002710:	4620      	mov	r0, r4
 8002712:	f000 fe4b 	bl	80033ac <ucGBFunctionSETHL>
 8002716:	4601      	mov	r1, r0
 8002718:	4620      	mov	r0, r4
 800271a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800271e:	f000 beaf 	b.w	8003480 <vGBMemoryWrite>
 8002722:	bf00      	nop
 8002724:	24001254 	.word	0x24001254

08002728 <vSET_2_HL>:
void vSET_2_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 2));}
 8002728:	4b06      	ldr	r3, [pc, #24]	; (8002744 <vSET_2_HL+0x1c>)
 800272a:	2102      	movs	r1, #2
 800272c:	b510      	push	{r4, lr}
 800272e:	88dc      	ldrh	r4, [r3, #6]
 8002730:	4620      	mov	r0, r4
 8002732:	f000 fe3b 	bl	80033ac <ucGBFunctionSETHL>
 8002736:	4601      	mov	r1, r0
 8002738:	4620      	mov	r0, r4
 800273a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800273e:	f000 be9f 	b.w	8003480 <vGBMemoryWrite>
 8002742:	bf00      	nop
 8002744:	24001254 	.word	0x24001254

08002748 <vSET_3_HL>:
void vSET_3_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 3));}
 8002748:	4b06      	ldr	r3, [pc, #24]	; (8002764 <vSET_3_HL+0x1c>)
 800274a:	2103      	movs	r1, #3
 800274c:	b510      	push	{r4, lr}
 800274e:	88dc      	ldrh	r4, [r3, #6]
 8002750:	4620      	mov	r0, r4
 8002752:	f000 fe2b 	bl	80033ac <ucGBFunctionSETHL>
 8002756:	4601      	mov	r1, r0
 8002758:	4620      	mov	r0, r4
 800275a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800275e:	f000 be8f 	b.w	8003480 <vGBMemoryWrite>
 8002762:	bf00      	nop
 8002764:	24001254 	.word	0x24001254

08002768 <vSET_4_HL>:
void vSET_4_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 4));}
 8002768:	4b06      	ldr	r3, [pc, #24]	; (8002784 <vSET_4_HL+0x1c>)
 800276a:	2104      	movs	r1, #4
 800276c:	b510      	push	{r4, lr}
 800276e:	88dc      	ldrh	r4, [r3, #6]
 8002770:	4620      	mov	r0, r4
 8002772:	f000 fe1b 	bl	80033ac <ucGBFunctionSETHL>
 8002776:	4601      	mov	r1, r0
 8002778:	4620      	mov	r0, r4
 800277a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800277e:	f000 be7f 	b.w	8003480 <vGBMemoryWrite>
 8002782:	bf00      	nop
 8002784:	24001254 	.word	0x24001254

08002788 <vSET_5_HL>:
void vSET_5_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 5));}
 8002788:	4b06      	ldr	r3, [pc, #24]	; (80027a4 <vSET_5_HL+0x1c>)
 800278a:	2105      	movs	r1, #5
 800278c:	b510      	push	{r4, lr}
 800278e:	88dc      	ldrh	r4, [r3, #6]
 8002790:	4620      	mov	r0, r4
 8002792:	f000 fe0b 	bl	80033ac <ucGBFunctionSETHL>
 8002796:	4601      	mov	r1, r0
 8002798:	4620      	mov	r0, r4
 800279a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800279e:	f000 be6f 	b.w	8003480 <vGBMemoryWrite>
 80027a2:	bf00      	nop
 80027a4:	24001254 	.word	0x24001254

080027a8 <vSET_6_HL>:
void vSET_6_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 6));}
 80027a8:	4b06      	ldr	r3, [pc, #24]	; (80027c4 <vSET_6_HL+0x1c>)
 80027aa:	2106      	movs	r1, #6
 80027ac:	b510      	push	{r4, lr}
 80027ae:	88dc      	ldrh	r4, [r3, #6]
 80027b0:	4620      	mov	r0, r4
 80027b2:	f000 fdfb 	bl	80033ac <ucGBFunctionSETHL>
 80027b6:	4601      	mov	r1, r0
 80027b8:	4620      	mov	r0, r4
 80027ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80027be:	f000 be5f 	b.w	8003480 <vGBMemoryWrite>
 80027c2:	bf00      	nop
 80027c4:	24001254 	.word	0x24001254

080027c8 <vSET_7_HL>:
void vSET_7_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 7));}
 80027c8:	4b06      	ldr	r3, [pc, #24]	; (80027e4 <vSET_7_HL+0x1c>)
 80027ca:	2107      	movs	r1, #7
 80027cc:	b510      	push	{r4, lr}
 80027ce:	88dc      	ldrh	r4, [r3, #6]
 80027d0:	4620      	mov	r0, r4
 80027d2:	f000 fdeb 	bl	80033ac <ucGBFunctionSETHL>
 80027d6:	4601      	mov	r1, r0
 80027d8:	4620      	mov	r0, r4
 80027da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80027de:	f000 be4f 	b.w	8003480 <vGBMemoryWrite>
 80027e2:	bf00      	nop
 80027e4:	24001254 	.word	0x24001254

080027e8 <vCCF>:
void vCCF(){          resetbit(&reg.F, N_FLAG); resetbit(&reg.F, H_FLAG); (checkbit(reg.F, C_FLAG)) ? resetbit(&reg.F, C_FLAG) : setbit(&reg.F, C_FLAG);}
 80027e8:	b510      	push	{r4, lr}
 80027ea:	4c0d      	ldr	r4, [pc, #52]	; (8002820 <vCCF+0x38>)
 80027ec:	2106      	movs	r1, #6
 80027ee:	4620      	mov	r0, r4
 80027f0:	f000 f9b0 	bl	8002b54 <resetbit>
 80027f4:	4620      	mov	r0, r4
 80027f6:	2105      	movs	r1, #5
 80027f8:	f000 f9ac 	bl	8002b54 <resetbit>
 80027fc:	7820      	ldrb	r0, [r4, #0]
 80027fe:	2104      	movs	r1, #4
 8002800:	f000 f9b0 	bl	8002b64 <checkbit>
 8002804:	b128      	cbz	r0, 8002812 <vCCF+0x2a>
 8002806:	4620      	mov	r0, r4
 8002808:	2104      	movs	r1, #4
 800280a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800280e:	f000 b9a1 	b.w	8002b54 <resetbit>
 8002812:	4620      	mov	r0, r4
 8002814:	2104      	movs	r1, #4
 8002816:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800281a:	f000 b993 	b.w	8002b44 <setbit>
 800281e:	bf00      	nop
 8002820:	24001254 	.word	0x24001254

08002824 <vRET_C.part.0>:
void vRET_NZ(){       customDuration = (checkbit(reg.F, Z_FLAG)) ?  8 : 20; if(checkbit(reg.F, Z_FLAG) == 0) vGBFunctionRET(&reg.SP, &reg.PC);}
 8002824:	4901      	ldr	r1, [pc, #4]	; (800282c <vRET_C.part.0+0x8>)
 8002826:	1e88      	subs	r0, r1, #2
 8002828:	f000 bbc8 	b.w	8002fbc <vGBFunctionRET>
 800282c:	2400125e 	.word	0x2400125e

08002830 <vRET_NZ>:
 8002830:	b510      	push	{r4, lr}
 8002832:	4c0b      	ldr	r4, [pc, #44]	; (8002860 <vRET_NZ+0x30>)
 8002834:	2107      	movs	r1, #7
 8002836:	7820      	ldrb	r0, [r4, #0]
 8002838:	f000 f994 	bl	8002b64 <checkbit>
 800283c:	2800      	cmp	r0, #0
 800283e:	4b09      	ldr	r3, [pc, #36]	; (8002864 <vRET_NZ+0x34>)
 8002840:	f04f 0107 	mov.w	r1, #7
 8002844:	bf14      	ite	ne
 8002846:	2208      	movne	r2, #8
 8002848:	2214      	moveq	r2, #20
 800284a:	7820      	ldrb	r0, [r4, #0]
 800284c:	701a      	strb	r2, [r3, #0]
 800284e:	f000 f989 	bl	8002b64 <checkbit>
 8002852:	b100      	cbz	r0, 8002856 <vRET_NZ+0x26>
 8002854:	bd10      	pop	{r4, pc}
 8002856:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800285a:	f7ff bfe3 	b.w	8002824 <vRET_C.part.0>
 800285e:	bf00      	nop
 8002860:	24001254 	.word	0x24001254
 8002864:	2400108c 	.word	0x2400108c

08002868 <vRET_Z>:
void vRET_Z(){        customDuration = (checkbit(reg.F, Z_FLAG)) ?  20 : 8; if(checkbit(reg.F, Z_FLAG)) vGBFunctionRET(&reg.SP, &reg.PC);}
 8002868:	b510      	push	{r4, lr}
 800286a:	4c0b      	ldr	r4, [pc, #44]	; (8002898 <vRET_Z+0x30>)
 800286c:	2107      	movs	r1, #7
 800286e:	7820      	ldrb	r0, [r4, #0]
 8002870:	f000 f978 	bl	8002b64 <checkbit>
 8002874:	2800      	cmp	r0, #0
 8002876:	4b09      	ldr	r3, [pc, #36]	; (800289c <vRET_Z+0x34>)
 8002878:	f04f 0107 	mov.w	r1, #7
 800287c:	bf14      	ite	ne
 800287e:	2214      	movne	r2, #20
 8002880:	2208      	moveq	r2, #8
 8002882:	7820      	ldrb	r0, [r4, #0]
 8002884:	701a      	strb	r2, [r3, #0]
 8002886:	f000 f96d 	bl	8002b64 <checkbit>
 800288a:	b900      	cbnz	r0, 800288e <vRET_Z+0x26>
 800288c:	bd10      	pop	{r4, pc}
 800288e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002892:	f7ff bfc7 	b.w	8002824 <vRET_C.part.0>
 8002896:	bf00      	nop
 8002898:	24001254 	.word	0x24001254
 800289c:	2400108c 	.word	0x2400108c

080028a0 <vRET_NC>:
void vRET_NC(){       customDuration =(checkbit(reg.F, C_FLAG)) ?  8 : 20; if(checkbit(reg.F, C_FLAG) == 0) vGBFunctionRET(&reg.SP, &reg.PC);}
 80028a0:	b510      	push	{r4, lr}
 80028a2:	4c0b      	ldr	r4, [pc, #44]	; (80028d0 <vRET_NC+0x30>)
 80028a4:	2104      	movs	r1, #4
 80028a6:	7820      	ldrb	r0, [r4, #0]
 80028a8:	f000 f95c 	bl	8002b64 <checkbit>
 80028ac:	2800      	cmp	r0, #0
 80028ae:	4b09      	ldr	r3, [pc, #36]	; (80028d4 <vRET_NC+0x34>)
 80028b0:	f04f 0104 	mov.w	r1, #4
 80028b4:	bf14      	ite	ne
 80028b6:	2208      	movne	r2, #8
 80028b8:	2214      	moveq	r2, #20
 80028ba:	7820      	ldrb	r0, [r4, #0]
 80028bc:	701a      	strb	r2, [r3, #0]
 80028be:	f000 f951 	bl	8002b64 <checkbit>
 80028c2:	b100      	cbz	r0, 80028c6 <vRET_NC+0x26>
 80028c4:	bd10      	pop	{r4, pc}
 80028c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028ca:	f7ff bfab 	b.w	8002824 <vRET_C.part.0>
 80028ce:	bf00      	nop
 80028d0:	24001254 	.word	0x24001254
 80028d4:	2400108c 	.word	0x2400108c

080028d8 <vRET_C>:
void vRET_C(){        customDuration =(checkbit(reg.F, C_FLAG)) ?  20 : 8; if(checkbit(reg.F, C_FLAG)) vGBFunctionRET(&reg.SP, &reg.PC);}
 80028d8:	b510      	push	{r4, lr}
 80028da:	4c0b      	ldr	r4, [pc, #44]	; (8002908 <vRET_C+0x30>)
 80028dc:	2104      	movs	r1, #4
 80028de:	7820      	ldrb	r0, [r4, #0]
 80028e0:	f000 f940 	bl	8002b64 <checkbit>
 80028e4:	2800      	cmp	r0, #0
 80028e6:	4b09      	ldr	r3, [pc, #36]	; (800290c <vRET_C+0x34>)
 80028e8:	f04f 0104 	mov.w	r1, #4
 80028ec:	bf14      	ite	ne
 80028ee:	2214      	movne	r2, #20
 80028f0:	2208      	moveq	r2, #8
 80028f2:	7820      	ldrb	r0, [r4, #0]
 80028f4:	701a      	strb	r2, [r3, #0]
 80028f6:	f000 f935 	bl	8002b64 <checkbit>
 80028fa:	b900      	cbnz	r0, 80028fe <vRET_C+0x26>
 80028fc:	bd10      	pop	{r4, pc}
 80028fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002902:	f7ff bf8f 	b.w	8002824 <vRET_C.part.0>
 8002906:	bf00      	nop
 8002908:	24001254 	.word	0x24001254
 800290c:	2400108c 	.word	0x2400108c

08002910 <vLD_A_A>:
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop

08002914 <vLD_B_B>:
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop

08002918 <vLD_C_C>:
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop

0800291c <vLD_D_D>:
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop

08002920 <vLD_E_E>:
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop

08002924 <vLD_H_H>:
 8002924:	4770      	bx	lr
 8002926:	bf00      	nop

08002928 <vLD_L_L>:
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop

0800292c <ucGetTstate>:

uint8_t ucGetTstate(){
	return tStates;
 800292c:	4b01      	ldr	r3, [pc, #4]	; (8002934 <ucGetTstate+0x8>)
}
 800292e:	7818      	ldrb	r0, [r3, #0]
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	24001095 	.word	0x24001095

08002938 <vGBCPUInterruptHandler>:
		vGBCPUinstr(ucGBMemoryRead(reg.PC));
		//vGBMemoryPrint();
	}
}

void vGBCPUInterruptHandler(){
 8002938:	b570      	push	{r4, r5, r6, lr}
	if(ucOneCycleInterruptDelay == 1){
 800293a:	4d39      	ldr	r5, [pc, #228]	; (8002a20 <vGBCPUInterruptHandler+0xe8>)
 800293c:	782c      	ldrb	r4, [r5, #0]
 800293e:	2c01      	cmp	r4, #1
 8002940:	d002      	beq.n	8002948 <vGBCPUInterruptHandler+0x10>

			tStates += 5*4;
		}

	}else{
		ucOneCycleInterruptDelay++;
 8002942:	3401      	adds	r4, #1
 8002944:	702c      	strb	r4, [r5, #0]
	}
}
 8002946:	bd70      	pop	{r4, r5, r6, pc}
		if(ucGBMemoryRead(IE_ADDR) & ucGBMemoryRead(IF_ADDR) & 0x1F){
 8002948:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800294c:	f000 fde6 	bl	800351c <ucGBMemoryRead>
 8002950:	4606      	mov	r6, r0
 8002952:	f64f 700f 	movw	r0, #65295	; 0xff0f
 8002956:	f000 fde1 	bl	800351c <ucGBMemoryRead>
 800295a:	4030      	ands	r0, r6
 800295c:	06c6      	lsls	r6, r0, #27
 800295e:	d0f2      	beq.n	8002946 <vGBCPUInterruptHandler+0xe>
			ucInterruptMasterEnable = 0;
 8002960:	4b30      	ldr	r3, [pc, #192]	; (8002a24 <vGBCPUInterruptHandler+0xec>)
 8002962:	2600      	movs	r6, #0
			uint8_t InterruptSetandEn = ucGBMemoryRead(IE_ADDR) & ucGBMemoryRead(IF_ADDR);
 8002964:	f64f 70ff 	movw	r0, #65535	; 0xffff
			ucInterruptMasterEnable = 0;
 8002968:	701e      	strb	r6, [r3, #0]
			ucOneCycleInterruptDelay = 0;
 800296a:	702e      	strb	r6, [r5, #0]
			uint8_t InterruptSetandEn = ucGBMemoryRead(IE_ADDR) & ucGBMemoryRead(IF_ADDR);
 800296c:	f000 fdd6 	bl	800351c <ucGBMemoryRead>
 8002970:	4605      	mov	r5, r0
 8002972:	f64f 700f 	movw	r0, #65295	; 0xff0f
 8002976:	f000 fdd1 	bl	800351c <ucGBMemoryRead>
 800297a:	4028      	ands	r0, r5
			if      (InterruptSetandEn &  VBLANK_INTERRUPT){ vGBMemoryResetBit(IF_ADDR, 0); vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = VBLANK_VECTOR;
 800297c:	07c5      	lsls	r5, r0, #31
			uint8_t InterruptSetandEn = ucGBMemoryRead(IE_ADDR) & ucGBMemoryRead(IF_ADDR);
 800297e:	b2c3      	uxtb	r3, r0
			if      (InterruptSetandEn &  VBLANK_INTERRUPT){ vGBMemoryResetBit(IF_ADDR, 0); vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = VBLANK_VECTOR;
 8002980:	d40c      	bmi.n	800299c <vGBCPUInterruptHandler+0x64>
			}else if(InterruptSetandEn & LCDSTAT_INTERRUPT){ vGBMemoryResetBit(IF_ADDR, 1); vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = LCDSTAT_VECTOR;
 8002982:	0798      	lsls	r0, r3, #30
 8002984:	d417      	bmi.n	80029b6 <vGBCPUInterruptHandler+0x7e>
			}else if(InterruptSetandEn &   TIMER_INTERRUPT){ vGBMemoryResetBit(IF_ADDR, 2); vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = TIMER_VECTOR;
 8002986:	0759      	lsls	r1, r3, #29
 8002988:	d422      	bmi.n	80029d0 <vGBCPUInterruptHandler+0x98>
			}else if(InterruptSetandEn &  SERIAL_INTERRUPT){ vGBMemoryResetBit(IF_ADDR, 3); vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = SERIAL_VECTOR;
 800298a:	071a      	lsls	r2, r3, #28
 800298c:	d42d      	bmi.n	80029ea <vGBCPUInterruptHandler+0xb2>
			}else if(InterruptSetandEn &  JOYPAD_INTERRUPT){ vGBMemoryResetBit(IF_ADDR, 4); vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = JOYPAD_VECTOR;
 800298e:	06db      	lsls	r3, r3, #27
 8002990:	d438      	bmi.n	8002a04 <vGBCPUInterruptHandler+0xcc>
			tStates += 5*4;
 8002992:	4a25      	ldr	r2, [pc, #148]	; (8002a28 <vGBCPUInterruptHandler+0xf0>)
 8002994:	7813      	ldrb	r3, [r2, #0]
 8002996:	3314      	adds	r3, #20
 8002998:	7013      	strb	r3, [r2, #0]
}
 800299a:	bd70      	pop	{r4, r5, r6, pc}
			if      (InterruptSetandEn &  VBLANK_INTERRUPT){ vGBMemoryResetBit(IF_ADDR, 0); vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = VBLANK_VECTOR;
 800299c:	4631      	mov	r1, r6
 800299e:	f64f 700f 	movw	r0, #65295	; 0xff0f
 80029a2:	f000 fd9f 	bl	80034e4 <vGBMemoryResetBit>
 80029a6:	4921      	ldr	r1, [pc, #132]	; (8002a2c <vGBCPUInterruptHandler+0xf4>)
 80029a8:	1e88      	subs	r0, r1, #2
 80029aa:	f000 fb25 	bl	8002ff8 <vGBFunctionPUSH>
 80029ae:	4b20      	ldr	r3, [pc, #128]	; (8002a30 <vGBCPUInterruptHandler+0xf8>)
 80029b0:	2240      	movs	r2, #64	; 0x40
 80029b2:	815a      	strh	r2, [r3, #10]
 80029b4:	e7ed      	b.n	8002992 <vGBCPUInterruptHandler+0x5a>
			}else if(InterruptSetandEn & LCDSTAT_INTERRUPT){ vGBMemoryResetBit(IF_ADDR, 1); vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = LCDSTAT_VECTOR;
 80029b6:	4621      	mov	r1, r4
 80029b8:	f64f 700f 	movw	r0, #65295	; 0xff0f
 80029bc:	f000 fd92 	bl	80034e4 <vGBMemoryResetBit>
 80029c0:	491a      	ldr	r1, [pc, #104]	; (8002a2c <vGBCPUInterruptHandler+0xf4>)
 80029c2:	1e88      	subs	r0, r1, #2
 80029c4:	f000 fb18 	bl	8002ff8 <vGBFunctionPUSH>
 80029c8:	4b19      	ldr	r3, [pc, #100]	; (8002a30 <vGBCPUInterruptHandler+0xf8>)
 80029ca:	2248      	movs	r2, #72	; 0x48
 80029cc:	815a      	strh	r2, [r3, #10]
 80029ce:	e7e0      	b.n	8002992 <vGBCPUInterruptHandler+0x5a>
			}else if(InterruptSetandEn &   TIMER_INTERRUPT){ vGBMemoryResetBit(IF_ADDR, 2); vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = TIMER_VECTOR;
 80029d0:	2102      	movs	r1, #2
 80029d2:	f64f 700f 	movw	r0, #65295	; 0xff0f
 80029d6:	f000 fd85 	bl	80034e4 <vGBMemoryResetBit>
 80029da:	4914      	ldr	r1, [pc, #80]	; (8002a2c <vGBCPUInterruptHandler+0xf4>)
 80029dc:	1e88      	subs	r0, r1, #2
 80029de:	f000 fb0b 	bl	8002ff8 <vGBFunctionPUSH>
 80029e2:	4b13      	ldr	r3, [pc, #76]	; (8002a30 <vGBCPUInterruptHandler+0xf8>)
 80029e4:	2250      	movs	r2, #80	; 0x50
 80029e6:	815a      	strh	r2, [r3, #10]
 80029e8:	e7d3      	b.n	8002992 <vGBCPUInterruptHandler+0x5a>
			}else if(InterruptSetandEn &  SERIAL_INTERRUPT){ vGBMemoryResetBit(IF_ADDR, 3); vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = SERIAL_VECTOR;
 80029ea:	2103      	movs	r1, #3
 80029ec:	f64f 700f 	movw	r0, #65295	; 0xff0f
 80029f0:	f000 fd78 	bl	80034e4 <vGBMemoryResetBit>
 80029f4:	490d      	ldr	r1, [pc, #52]	; (8002a2c <vGBCPUInterruptHandler+0xf4>)
 80029f6:	1e88      	subs	r0, r1, #2
 80029f8:	f000 fafe 	bl	8002ff8 <vGBFunctionPUSH>
 80029fc:	4b0c      	ldr	r3, [pc, #48]	; (8002a30 <vGBCPUInterruptHandler+0xf8>)
 80029fe:	2258      	movs	r2, #88	; 0x58
 8002a00:	815a      	strh	r2, [r3, #10]
 8002a02:	e7c6      	b.n	8002992 <vGBCPUInterruptHandler+0x5a>
			}else if(InterruptSetandEn &  JOYPAD_INTERRUPT){ vGBMemoryResetBit(IF_ADDR, 4); vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = JOYPAD_VECTOR;
 8002a04:	2104      	movs	r1, #4
 8002a06:	f64f 700f 	movw	r0, #65295	; 0xff0f
 8002a0a:	f000 fd6b 	bl	80034e4 <vGBMemoryResetBit>
 8002a0e:	4907      	ldr	r1, [pc, #28]	; (8002a2c <vGBCPUInterruptHandler+0xf4>)
 8002a10:	1e88      	subs	r0, r1, #2
 8002a12:	f000 faf1 	bl	8002ff8 <vGBFunctionPUSH>
 8002a16:	4b06      	ldr	r3, [pc, #24]	; (8002a30 <vGBCPUInterruptHandler+0xf8>)
 8002a18:	2260      	movs	r2, #96	; 0x60
 8002a1a:	815a      	strh	r2, [r3, #10]
 8002a1c:	e7b9      	b.n	8002992 <vGBCPUInterruptHandler+0x5a>
 8002a1e:	bf00      	nop
 8002a20:	24001098 	.word	0x24001098
 8002a24:	24001097 	.word	0x24001097
 8002a28:	24001095 	.word	0x24001095
 8002a2c:	2400125e 	.word	0x2400125e
 8002a30:	24001254 	.word	0x24001254

08002a34 <vGBCPUinstr>:

void vGBCPUinstr(uint8_t opcode){
 8002a34:	b570      	push	{r4, r5, r6, lr}

	if(reg.PC == 0x40){
 8002a36:	4d24      	ldr	r5, [pc, #144]	; (8002ac8 <vGBCPUinstr+0x94>)
void vGBCPUinstr(uint8_t opcode){
 8002a38:	4604      	mov	r4, r0
	if(reg.PC == 0x40){
 8002a3a:	896b      	ldrh	r3, [r5, #10]
 8002a3c:	2b40      	cmp	r3, #64	; 0x40
 8002a3e:	d102      	bne.n	8002a46 <vGBCPUinstr+0x12>
		num = 5;
 8002a40:	4b22      	ldr	r3, [pc, #136]	; (8002acc <vGBCPUinstr+0x98>)
 8002a42:	2205      	movs	r2, #5
 8002a44:	701a      	strb	r2, [r3, #0]
	}
	vGBMemorySetOP(opcode);
 8002a46:	4620      	mov	r0, r4
 8002a48:	f000 fcba 	bl	80033c0 <vGBMemorySetOP>

	reg.PC += (opcode != 0xCB) ? instructions[opcode].bytes : prefix_instructions[ucGBMemoryRead(reg.PC + 1)].bytes;
 8002a4c:	2ccb      	cmp	r4, #203	; 0xcb
 8002a4e:	d01f      	beq.n	8002a90 <vGBCPUinstr+0x5c>
 8002a50:	4a1f      	ldr	r2, [pc, #124]	; (8002ad0 <vGBCPUinstr+0x9c>)
 8002a52:	8969      	ldrh	r1, [r5, #10]
 8002a54:	eb02 06c4 	add.w	r6, r2, r4, lsl #3
	((void (*)(void))instructions[opcode].instr)();
 8002a58:	f852 2034 	ldr.w	r2, [r2, r4, lsl #3]
	reg.PC += (opcode != 0xCB) ? instructions[opcode].bytes : prefix_instructions[ucGBMemoryRead(reg.PC + 1)].bytes;
 8002a5c:	7933      	ldrb	r3, [r6, #4]
 8002a5e:	440b      	add	r3, r1
 8002a60:	816b      	strh	r3, [r5, #10]
	((void (*)(void))instructions[opcode].instr)();
 8002a62:	4790      	blx	r2

	if (opcode == 0xCB){
		tStates = prefix_instructions[ucGBMemoryRead(reg.PC - 1)].Tstate;
	}else if(instructions[opcode].Tstate == 255){
 8002a64:	7973      	ldrb	r3, [r6, #5]
 8002a66:	2bff      	cmp	r3, #255	; 0xff
 8002a68:	d006      	beq.n	8002a78 <vGBCPUinstr+0x44>
		tStates = customDuration;
	}else{
		tStates = instructions[opcode].Tstate;
 8002a6a:	4a1a      	ldr	r2, [pc, #104]	; (8002ad4 <vGBCPUinstr+0xa0>)
 8002a6c:	7013      	strb	r3, [r2, #0]
	}

	if(ucInterruptMasterEnable == 1)
 8002a6e:	4b1a      	ldr	r3, [pc, #104]	; (8002ad8 <vGBCPUinstr+0xa4>)
 8002a70:	781b      	ldrb	r3, [r3, #0]
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d008      	beq.n	8002a88 <vGBCPUinstr+0x54>
			vGBCPUInterruptHandler();

	//if( print == 1)
	//	vGBMemoryPrint();
}
 8002a76:	bd70      	pop	{r4, r5, r6, pc}
		tStates = customDuration;
 8002a78:	4a18      	ldr	r2, [pc, #96]	; (8002adc <vGBCPUinstr+0xa8>)
 8002a7a:	4b16      	ldr	r3, [pc, #88]	; (8002ad4 <vGBCPUinstr+0xa0>)
 8002a7c:	7812      	ldrb	r2, [r2, #0]
 8002a7e:	701a      	strb	r2, [r3, #0]
	if(ucInterruptMasterEnable == 1)
 8002a80:	4b15      	ldr	r3, [pc, #84]	; (8002ad8 <vGBCPUinstr+0xa4>)
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d1f6      	bne.n	8002a76 <vGBCPUinstr+0x42>
}
 8002a88:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			vGBCPUInterruptHandler();
 8002a8c:	f7ff bf54 	b.w	8002938 <vGBCPUInterruptHandler>
	reg.PC += (opcode != 0xCB) ? instructions[opcode].bytes : prefix_instructions[ucGBMemoryRead(reg.PC + 1)].bytes;
 8002a90:	8968      	ldrh	r0, [r5, #10]
 8002a92:	4c13      	ldr	r4, [pc, #76]	; (8002ae0 <vGBCPUinstr+0xac>)
 8002a94:	3001      	adds	r0, #1
 8002a96:	b280      	uxth	r0, r0
 8002a98:	f000 fd40 	bl	800351c <ucGBMemoryRead>
 8002a9c:	8969      	ldrh	r1, [r5, #10]
 8002a9e:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
	((void (*)(void))instructions[opcode].instr)();
 8002aa2:	4a0b      	ldr	r2, [pc, #44]	; (8002ad0 <vGBCPUinstr+0x9c>)
	reg.PC += (opcode != 0xCB) ? instructions[opcode].bytes : prefix_instructions[ucGBMemoryRead(reg.PC + 1)].bytes;
 8002aa4:	7903      	ldrb	r3, [r0, #4]
	((void (*)(void))instructions[opcode].instr)();
 8002aa6:	f8d2 2658 	ldr.w	r2, [r2, #1624]	; 0x658
	reg.PC += (opcode != 0xCB) ? instructions[opcode].bytes : prefix_instructions[ucGBMemoryRead(reg.PC + 1)].bytes;
 8002aaa:	440b      	add	r3, r1
 8002aac:	816b      	strh	r3, [r5, #10]
	((void (*)(void))instructions[opcode].instr)();
 8002aae:	4790      	blx	r2
		tStates = prefix_instructions[ucGBMemoryRead(reg.PC - 1)].Tstate;
 8002ab0:	8968      	ldrh	r0, [r5, #10]
 8002ab2:	3801      	subs	r0, #1
 8002ab4:	b280      	uxth	r0, r0
 8002ab6:	f000 fd31 	bl	800351c <ucGBMemoryRead>
 8002aba:	4b06      	ldr	r3, [pc, #24]	; (8002ad4 <vGBCPUinstr+0xa0>)
 8002abc:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8002ac0:	7942      	ldrb	r2, [r0, #5]
 8002ac2:	701a      	strb	r2, [r3, #0]
 8002ac4:	e7d3      	b.n	8002a6e <vGBCPUinstr+0x3a>
 8002ac6:	bf00      	nop
 8002ac8:	24001254 	.word	0x24001254
 8002acc:	24001094 	.word	0x24001094
 8002ad0:	24000008 	.word	0x24000008
 8002ad4:	24001095 	.word	0x24001095
 8002ad8:	24001097 	.word	0x24001097
 8002adc:	2400108c 	.word	0x2400108c
 8002ae0:	24000808 	.word	0x24000808

08002ae4 <vGBCPUboot>:
void vGBCPUboot(){
 8002ae4:	b570      	push	{r4, r5, r6, lr}
	if(reg.PC <= 0xFF){
 8002ae6:	4c12      	ldr	r4, [pc, #72]	; (8002b30 <vGBCPUboot+0x4c>)
 8002ae8:	8960      	ldrh	r0, [r4, #10]
 8002aea:	28ff      	cmp	r0, #255	; 0xff
 8002aec:	d90a      	bls.n	8002b04 <vGBCPUboot+0x20>
		numcount++;
 8002aee:	4a11      	ldr	r2, [pc, #68]	; (8002b34 <vGBCPUboot+0x50>)
		if(n == 0){
 8002af0:	4d11      	ldr	r5, [pc, #68]	; (8002b38 <vGBCPUboot+0x54>)
		numcount++;
 8002af2:	e9d2 3100 	ldrd	r3, r1, [r2]
		if(n == 0){
 8002af6:	682e      	ldr	r6, [r5, #0]
		numcount++;
 8002af8:	3301      	adds	r3, #1
 8002afa:	f141 0100 	adc.w	r1, r1, #0
 8002afe:	e9c2 3100 	strd	r3, r1, [r2]
		if(n == 0){
 8002b02:	b12e      	cbz	r6, 8002b10 <vGBCPUboot+0x2c>
		vGBCPUinstr(ucGBMemoryRead(reg.PC));
 8002b04:	f000 fd0a 	bl	800351c <ucGBMemoryRead>
}
 8002b08:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		vGBCPUinstr(ucGBMemoryRead(reg.PC));
 8002b0c:	f7ff bf92 	b.w	8002a34 <vGBCPUinstr>
			vGBMemoryLoad(getRomPointer(), 256);
 8002b10:	f000 ff32 	bl	8003978 <getRomPointer>
 8002b14:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b18:	f000 fc68 	bl	80033ec <vGBMemoryLoad>
			n = 1;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	8960      	ldrh	r0, [r4, #10]
 8002b20:	602b      	str	r3, [r5, #0]
		vGBCPUinstr(ucGBMemoryRead(reg.PC));
 8002b22:	f000 fcfb 	bl	800351c <ucGBMemoryRead>
}
 8002b26:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		vGBCPUinstr(ucGBMemoryRead(reg.PC));
 8002b2a:	f7ff bf83 	b.w	8002a34 <vGBCPUinstr>
 8002b2e:	bf00      	nop
 8002b30:	24001254 	.word	0x24001254
 8002b34:	24001248 	.word	0x24001248
 8002b38:	24001090 	.word	0x24001090

08002b3c <concat_16bit_bigEndian>:
#include <stdio.h>
#include "gbfunctions.h"
#include "gbmemory.h"

uint16_t concat_16bit_bigEndian(uint8_t x, uint8_t y) {
	return (uint16_t) (y << 8) + x;
 8002b3c:	eb00 2001 	add.w	r0, r0, r1, lsl #8
}
 8002b40:	b280      	uxth	r0, r0
 8002b42:	4770      	bx	lr

08002b44 <setbit>:

void setbit(uint8_t *n, uint8_t bit){
	(*n) |= (0x1 << bit);
 8002b44:	2301      	movs	r3, #1
 8002b46:	fa03 f101 	lsl.w	r1, r3, r1
 8002b4a:	7803      	ldrb	r3, [r0, #0]
 8002b4c:	4319      	orrs	r1, r3
 8002b4e:	7001      	strb	r1, [r0, #0]
}
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop

08002b54 <resetbit>:

void resetbit(uint8_t *n, uint8_t bit){
	(*n) &= ~(0x1 << bit);
 8002b54:	2301      	movs	r3, #1
 8002b56:	fa03 f101 	lsl.w	r1, r3, r1
 8002b5a:	7803      	ldrb	r3, [r0, #0]
 8002b5c:	ea23 0101 	bic.w	r1, r3, r1
 8002b60:	7001      	strb	r1, [r0, #0]
}
 8002b62:	4770      	bx	lr

08002b64 <checkbit>:

uint8_t checkbit(uint8_t n, uint8_t bit){
	return ((n >> bit) & 0x1);
 8002b64:	4108      	asrs	r0, r1
}
 8002b66:	f000 0001 	and.w	r0, r0, #1
 8002b6a:	4770      	bx	lr

08002b6c <v8bitRegisterINC>:

void v8bitRegisterINC(uint8_t *reg, uint8_t *flagReg){
	((*reg & 0x0F) == 0x0F) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002b6c:	7803      	ldrb	r3, [r0, #0]
 8002b6e:	f003 030f 	and.w	r3, r3, #15
 8002b72:	2b0f      	cmp	r3, #15
	(*n) |= (0x1 << bit);
 8002b74:	780b      	ldrb	r3, [r1, #0]
 8002b76:	bf0c      	ite	eq
 8002b78:	f043 0320 	orreq.w	r3, r3, #32
	(*n) &= ~(0x1 << bit);
 8002b7c:	f003 03df 	andne.w	r3, r3, #223	; 0xdf
 8002b80:	700b      	strb	r3, [r1, #0]
	*reg = *reg + 1;
 8002b82:	7803      	ldrb	r3, [r0, #0]
 8002b84:	3301      	adds	r3, #1
 8002b86:	7003      	strb	r3, [r0, #0]
	(*n) &= ~(0x1 << bit);
 8002b88:	f991 2000 	ldrsb.w	r2, [r1]
 8002b8c:	f022 0340 	bic.w	r3, r2, #64	; 0x40
 8002b90:	700b      	strb	r3, [r1, #0]
	resetbit(flagReg, N_FLAG);
	(*reg != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002b92:	7800      	ldrb	r0, [r0, #0]
 8002b94:	b118      	cbz	r0, 8002b9e <v8bitRegisterINC+0x32>
	(*n) &= ~(0x1 << bit);
 8002b96:	f002 033f 	and.w	r3, r2, #63	; 0x3f
 8002b9a:	700b      	strb	r3, [r1, #0]
}
 8002b9c:	4770      	bx	lr
	(*n) |= (0x1 << bit);
 8002b9e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	700b      	strb	r3, [r1, #0]
}
 8002ba6:	4770      	bx	lr

08002ba8 <v8bitRegisterDEC>:

void v8bitRegisterDEC(uint8_t *reg, uint8_t *flagReg){
	((*reg & 0x0F) != 0) ? resetbit(flagReg, H_FLAG) : setbit(flagReg, H_FLAG);
 8002ba8:	7803      	ldrb	r3, [r0, #0]
 8002baa:	f013 0f0f 	tst.w	r3, #15
	(*n) &= ~(0x1 << bit);
 8002bae:	780b      	ldrb	r3, [r1, #0]
 8002bb0:	bf14      	ite	ne
 8002bb2:	f003 03df 	andne.w	r3, r3, #223	; 0xdf
	(*n) |= (0x1 << bit);
 8002bb6:	f043 0320 	orreq.w	r3, r3, #32
 8002bba:	700b      	strb	r3, [r1, #0]
	*reg = *reg - 1;
 8002bbc:	7803      	ldrb	r3, [r0, #0]
 8002bbe:	3b01      	subs	r3, #1
 8002bc0:	7003      	strb	r3, [r0, #0]
	(*n) |= (0x1 << bit);
 8002bc2:	f991 3000 	ldrsb.w	r3, [r1]
 8002bc6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002bca:	700a      	strb	r2, [r1, #0]
	setbit(flagReg, N_FLAG);
	(*reg != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002bcc:	7802      	ldrb	r2, [r0, #0]
 8002bce:	b12a      	cbz	r2, 8002bdc <v8bitRegisterDEC+0x34>
	(*n) &= ~(0x1 << bit);
 8002bd0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002bd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002bd8:	700b      	strb	r3, [r1, #0]
}
 8002bda:	4770      	bx	lr
	(*n) |= (0x1 << bit);
 8002bdc:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	700b      	strb	r3, [r1, #0]
}
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop

08002be8 <vGBFunctionRLCA>:
	return ((n >> bit) & 0x1);
 8002be8:	7802      	ldrb	r2, [r0, #0]

void vGBFunctionRLCA(uint8_t *reg, uint8_t *flagReg){
	uint8_t tempCarry = checkbit(*reg, 7);
	*flagReg = (tempCarry != 0) ? 0x10 : 0x00;
 8002bea:	09d3      	lsrs	r3, r2, #7
 8002bec:	bf0c      	ite	eq
 8002bee:	2300      	moveq	r3, #0
 8002bf0:	2310      	movne	r3, #16
 8002bf2:	700b      	strb	r3, [r1, #0]
	*reg <<= 1;
 8002bf4:	7803      	ldrb	r3, [r0, #0]
 8002bf6:	005b      	lsls	r3, r3, #1
	*reg += tempCarry;
 8002bf8:	eb03 13d2 	add.w	r3, r3, r2, lsr #7
 8002bfc:	7003      	strb	r3, [r0, #0]
}
 8002bfe:	4770      	bx	lr

08002c00 <vGBFunctionRRCA>:
	return ((n >> bit) & 0x1);
 8002c00:	7803      	ldrb	r3, [r0, #0]

void vGBFunctionRRCA(uint8_t *reg, uint8_t *flagReg){
	uint8_t tempCarry = checkbit(*reg, 0);
	*flagReg = (tempCarry != 0) ? 0x10 : 0x00;
 8002c02:	f013 0301 	ands.w	r3, r3, #1
 8002c06:	d007      	beq.n	8002c18 <vGBFunctionRRCA+0x18>
 8002c08:	2310      	movs	r3, #16
 8002c0a:	700b      	strb	r3, [r1, #0]
	*reg >>= 1;
 8002c0c:	7803      	ldrb	r3, [r0, #0]
 8002c0e:	085b      	lsrs	r3, r3, #1
	(*n) |= (0x1 << bit);
 8002c10:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002c14:	7003      	strb	r3, [r0, #0]
}
 8002c16:	4770      	bx	lr
	*flagReg = (tempCarry != 0) ? 0x10 : 0x00;
 8002c18:	700b      	strb	r3, [r1, #0]
	*reg >>= 1;
 8002c1a:	7803      	ldrb	r3, [r0, #0]
 8002c1c:	085b      	lsrs	r3, r3, #1
 8002c1e:	7003      	strb	r3, [r0, #0]
	if (tempCarry != 0) setbit(reg, 7);
}
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop

08002c24 <vGBFunction16bitADD>:

void vGBFunction16bitADD(uint16_t *regHL, uint16_t reg16, uint8_t *flagReg){
	uint32_t tempRes = *regHL + reg16;
 8002c24:	8803      	ldrh	r3, [r0, #0]
 8002c26:	4419      	add	r1, r3
	(tempRes & 0xFFFF0000) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8002c28:	03cb      	lsls	r3, r1, #15
void vGBFunction16bitADD(uint16_t *regHL, uint16_t reg16, uint8_t *flagReg){
 8002c2a:	b430      	push	{r4, r5}
	(tempRes & 0xFFFF0000) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8002c2c:	d517      	bpl.n	8002c5e <vGBFunction16bitADD+0x3a>
	(*n) |= (0x1 << bit);
 8002c2e:	f992 3000 	ldrsb.w	r3, [r2]
 8002c32:	f043 0310 	orr.w	r3, r3, #16
 8002c36:	b2dc      	uxtb	r4, r3
 8002c38:	7014      	strb	r4, [r2, #0]
	(((tempRes & 0x0FFF) < (*regHL & 0x0FFF))) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002c3a:	f3c1 050b 	ubfx	r5, r1, #0, #12
 8002c3e:	8804      	ldrh	r4, [r0, #0]
 8002c40:	f3c4 040b 	ubfx	r4, r4, #0, #12
 8002c44:	42a5      	cmp	r5, r4
 8002c46:	d211      	bcs.n	8002c6c <vGBFunction16bitADD+0x48>
	(*n) |= (0x1 << bit);
 8002c48:	f043 0320 	orr.w	r3, r3, #32
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	7013      	strb	r3, [r2, #0]
	*regHL = (uint16_t)(tempRes & 0xffff);
 8002c50:	8001      	strh	r1, [r0, #0]
	(*n) &= ~(0x1 << bit);
 8002c52:	7813      	ldrb	r3, [r2, #0]
 8002c54:	f023 0340 	bic.w	r3, r3, #64	; 0x40
	resetbit(flagReg, N_FLAG);
}
 8002c58:	bc30      	pop	{r4, r5}
	(*n) &= ~(0x1 << bit);
 8002c5a:	7013      	strb	r3, [r2, #0]
}
 8002c5c:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8002c5e:	f992 4000 	ldrsb.w	r4, [r2]
 8002c62:	f024 0310 	bic.w	r3, r4, #16
 8002c66:	f004 04ef 	and.w	r4, r4, #239	; 0xef
}
 8002c6a:	e7e5      	b.n	8002c38 <vGBFunction16bitADD+0x14>
	(*n) &= ~(0x1 << bit);
 8002c6c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
}
 8002c70:	e7ed      	b.n	8002c4e <vGBFunction16bitADD+0x2a>
 8002c72:	bf00      	nop

08002c74 <vGBFunctionRLA>:

void vGBFunctionRLA(uint8_t *regA, uint8_t *flagReg){
	uint8_t prevCarry =  checkbit(*flagReg, C_FLAG);
	*flagReg = ((*regA & 0x80) != 0) ? 0x10 : 0x00;
 8002c74:	f990 2000 	ldrsb.w	r2, [r0]
	return ((n >> bit) & 0x1);
 8002c78:	780b      	ldrb	r3, [r1, #0]
	*flagReg = ((*regA & 0x80) != 0) ? 0x10 : 0x00;
 8002c7a:	10d2      	asrs	r2, r2, #3
	return ((n >> bit) & 0x1);
 8002c7c:	f3c3 1300 	ubfx	r3, r3, #4, #1
	*flagReg = ((*regA & 0x80) != 0) ? 0x10 : 0x00;
 8002c80:	f002 0210 	and.w	r2, r2, #16
 8002c84:	700a      	strb	r2, [r1, #0]
	*regA <<= 1;
 8002c86:	7802      	ldrb	r2, [r0, #0]
	*regA += prevCarry;
 8002c88:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8002c8c:	7003      	strb	r3, [r0, #0]
}
 8002c8e:	4770      	bx	lr

08002c90 <vGBFunctionRRA>:

void vGBFunctionRRA(uint8_t *regA, uint8_t *flagReg){
	uint8_t prevCarry =  checkbit(*flagReg, C_FLAG);
	*flagReg = ((*regA & 0x01) != 0) ? 0x10 : 0x00;
 8002c90:	7802      	ldrb	r2, [r0, #0]
	return ((n >> bit) & 0x1);
 8002c92:	780b      	ldrb	r3, [r1, #0]
	*flagReg = ((*regA & 0x01) != 0) ? 0x10 : 0x00;
 8002c94:	0112      	lsls	r2, r2, #4
	return ((n >> bit) & 0x1);
 8002c96:	091b      	lsrs	r3, r3, #4
	*flagReg = ((*regA & 0x01) != 0) ? 0x10 : 0x00;
 8002c98:	f002 0210 	and.w	r2, r2, #16
	*regA >>= 1;
	*regA += (prevCarry << 7);
 8002c9c:	01db      	lsls	r3, r3, #7
	*flagReg = ((*regA & 0x01) != 0) ? 0x10 : 0x00;
 8002c9e:	700a      	strb	r2, [r1, #0]
	*regA >>= 1;
 8002ca0:	7802      	ldrb	r2, [r0, #0]
	*regA += (prevCarry << 7);
 8002ca2:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8002ca6:	7003      	strb	r3, [r0, #0]
}
 8002ca8:	4770      	bx	lr
 8002caa:	bf00      	nop

08002cac <vGBFunctionJR_NZ>:
	return ((n >> bit) & 0x1);
 8002cac:	7809      	ldrb	r1, [r1, #0]

uint8_t vGBFunctionJR_NZ(uint16_t *regPC, uint8_t *flagReg, uint8_t r8value){
 8002cae:	4603      	mov	r3, r0
	if(checkbit(*flagReg, Z_FLAG) != 0){
 8002cb0:	09c9      	lsrs	r1, r1, #7
 8002cb2:	d105      	bne.n	8002cc0 <vGBFunctionJR_NZ+0x14>
		return 8;
	}else{
		*regPC += (int8_t) r8value;
 8002cb4:	8801      	ldrh	r1, [r0, #0]
		return 12;
 8002cb6:	200c      	movs	r0, #12
		*regPC += (int8_t) r8value;
 8002cb8:	fa41 f282 	sxtab	r2, r1, r2
 8002cbc:	801a      	strh	r2, [r3, #0]
		return 12;
 8002cbe:	4770      	bx	lr
		return 8;
 8002cc0:	2008      	movs	r0, #8
	}
}
 8002cc2:	4770      	bx	lr

08002cc4 <vGBFunctionDAA>:
	return ((n >> bit) & 0x1);
 8002cc4:	780a      	ldrb	r2, [r1, #0]

void vGBFunctionDAA(uint8_t *regA, uint8_t *flagReg){
 8002cc6:	b410      	push	{r4}
	uint16_t tempShort = *regA;
	if(checkbit(*flagReg, N_FLAG) != 0){
 8002cc8:	f012 0f40 	tst.w	r2, #64	; 0x40
	uint16_t tempShort = *regA;
 8002ccc:	7804      	ldrb	r4, [r0, #0]
 8002cce:	b2a3      	uxth	r3, r4
	if(checkbit(*flagReg, N_FLAG) != 0){
 8002cd0:	d019      	beq.n	8002d06 <vGBFunctionDAA+0x42>
		if(checkbit(*flagReg, H_FLAG) != 0) tempShort = ( tempShort - 0x06) & 0xFF;
 8002cd2:	0694      	lsls	r4, r2, #26
 8002cd4:	d501      	bpl.n	8002cda <vGBFunctionDAA+0x16>
 8002cd6:	3b06      	subs	r3, #6
 8002cd8:	b2db      	uxtb	r3, r3
		if(checkbit(*flagReg, C_FLAG) != 0) tempShort -= -0x60;
	}else{
		if(checkbit(*flagReg, H_FLAG) || (tempShort & 0xF) > 9) tempShort += 0x06;
		if(checkbit(*flagReg, C_FLAG) || (tempShort > 0x9F)) tempShort += 0x60;
 8002cda:	06d2      	lsls	r2, r2, #27
 8002cdc:	d501      	bpl.n	8002ce2 <vGBFunctionDAA+0x1e>
 8002cde:	3360      	adds	r3, #96	; 0x60
 8002ce0:	b29b      	uxth	r3, r3
	}
	*regA = tempShort;
 8002ce2:	7003      	strb	r3, [r0, #0]
	(*n) &= ~(0x1 << bit);
 8002ce4:	f991 4000 	ldrsb.w	r4, [r1]
 8002ce8:	f024 0220 	bic.w	r2, r4, #32
 8002cec:	700a      	strb	r2, [r1, #0]
	resetbit(flagReg, H_FLAG);
	(*regA != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002cee:	7800      	ldrb	r0, [r0, #0]
 8002cf0:	b198      	cbz	r0, 8002d1a <vGBFunctionDAA+0x56>
	(*n) &= ~(0x1 << bit);
 8002cf2:	f004 025f 	and.w	r2, r4, #95	; 0x5f
	if(tempShort >= 0x100) setbit(flagReg, C_FLAG);
 8002cf6:	2bff      	cmp	r3, #255	; 0xff
}
 8002cf8:	f85d 4b04 	ldr.w	r4, [sp], #4
	(*n) |= (0x1 << bit);
 8002cfc:	bf88      	it	hi
 8002cfe:	f042 0210 	orrhi.w	r2, r2, #16
 8002d02:	700a      	strb	r2, [r1, #0]
}
 8002d04:	4770      	bx	lr
		if(checkbit(*flagReg, H_FLAG) || (tempShort & 0xF) > 9) tempShort += 0x06;
 8002d06:	f012 0f20 	tst.w	r2, #32
 8002d0a:	d00a      	beq.n	8002d22 <vGBFunctionDAA+0x5e>
 8002d0c:	3306      	adds	r3, #6
 8002d0e:	b29b      	uxth	r3, r3
		if(checkbit(*flagReg, C_FLAG) || (tempShort > 0x9F)) tempShort += 0x60;
 8002d10:	2b9f      	cmp	r3, #159	; 0x9f
 8002d12:	d8e4      	bhi.n	8002cde <vGBFunctionDAA+0x1a>
 8002d14:	06d2      	lsls	r2, r2, #27
 8002d16:	d5e4      	bpl.n	8002ce2 <vGBFunctionDAA+0x1e>
 8002d18:	e7e1      	b.n	8002cde <vGBFunctionDAA+0x1a>
	(*n) |= (0x1 << bit);
 8002d1a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002d1e:	b2d2      	uxtb	r2, r2
}
 8002d20:	e7e9      	b.n	8002cf6 <vGBFunctionDAA+0x32>
		if(checkbit(*flagReg, H_FLAG) || (tempShort & 0xF) > 9) tempShort += 0x06;
 8002d22:	f004 040f 	and.w	r4, r4, #15
 8002d26:	2c09      	cmp	r4, #9
 8002d28:	d9f2      	bls.n	8002d10 <vGBFunctionDAA+0x4c>
 8002d2a:	e7ef      	b.n	8002d0c <vGBFunctionDAA+0x48>

08002d2c <vGBFunctionJR_Z>:
	return ((n >> bit) & 0x1);
 8002d2c:	7809      	ldrb	r1, [r1, #0]

uint8_t vGBFunctionJR_Z(uint16_t *regPC, uint8_t *flagReg, uint8_t r8value){
 8002d2e:	4603      	mov	r3, r0
	if(checkbit(*flagReg, Z_FLAG) != 0){
 8002d30:	09c9      	lsrs	r1, r1, #7
 8002d32:	d005      	beq.n	8002d40 <vGBFunctionJR_Z+0x14>
		*regPC += (int8_t) r8value;
 8002d34:	8801      	ldrh	r1, [r0, #0]
		return 12;
 8002d36:	200c      	movs	r0, #12
		*regPC += (int8_t) r8value;
 8002d38:	fa41 f282 	sxtab	r2, r1, r2
 8002d3c:	801a      	strh	r2, [r3, #0]
		return 12;
 8002d3e:	4770      	bx	lr
	}else{
		return 8;
 8002d40:	2008      	movs	r0, #8
	}
}
 8002d42:	4770      	bx	lr

08002d44 <vGBFunctionJR_NC>:
	return ((n >> bit) & 0x1);
 8002d44:	7809      	ldrb	r1, [r1, #0]

uint8_t vGBFunctionJR_NC(uint16_t *regPC, uint8_t *flagReg, uint8_t r8value){
 8002d46:	4603      	mov	r3, r0
	if(checkbit(*flagReg, C_FLAG) != 0){
 8002d48:	06c9      	lsls	r1, r1, #27
 8002d4a:	d405      	bmi.n	8002d58 <vGBFunctionJR_NC+0x14>
		return 8;
	}else{
		*regPC += (int8_t) r8value;
 8002d4c:	8801      	ldrh	r1, [r0, #0]
		return 12;
 8002d4e:	200c      	movs	r0, #12
		*regPC += (int8_t) r8value;
 8002d50:	fa41 f282 	sxtab	r2, r1, r2
 8002d54:	801a      	strh	r2, [r3, #0]
		return 12;
 8002d56:	4770      	bx	lr
		return 8;
 8002d58:	2008      	movs	r0, #8
	}
}
 8002d5a:	4770      	bx	lr

08002d5c <vMemoryLocationINC>:

void vMemoryLocationINC(uint16_t loc, uint8_t *flagReg){
 8002d5c:	b538      	push	{r3, r4, r5, lr}
 8002d5e:	460c      	mov	r4, r1
 8002d60:	4605      	mov	r5, r0
	((ucGBMemoryRead(loc) & 0x0F) == 0x0F) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002d62:	f000 fbdb 	bl	800351c <ucGBMemoryRead>
 8002d66:	f000 000f 	and.w	r0, r0, #15
	(*n) |= (0x1 << bit);
 8002d6a:	7823      	ldrb	r3, [r4, #0]
	((ucGBMemoryRead(loc) & 0x0F) == 0x0F) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002d6c:	280f      	cmp	r0, #15
	vGBMemoryWrite(loc, ucGBMemoryRead(loc) + 1);
 8002d6e:	4628      	mov	r0, r5
	(*n) |= (0x1 << bit);
 8002d70:	bf0c      	ite	eq
 8002d72:	f043 0320 	orreq.w	r3, r3, #32
	(*n) &= ~(0x1 << bit);
 8002d76:	f003 03df 	andne.w	r3, r3, #223	; 0xdf
 8002d7a:	7023      	strb	r3, [r4, #0]
	vGBMemoryWrite(loc, ucGBMemoryRead(loc) + 1);
 8002d7c:	f000 fbce 	bl	800351c <ucGBMemoryRead>
 8002d80:	4601      	mov	r1, r0
 8002d82:	4628      	mov	r0, r5
 8002d84:	3101      	adds	r1, #1
 8002d86:	b2c9      	uxtb	r1, r1
 8002d88:	f000 fb7a 	bl	8003480 <vGBMemoryWrite>
	(*n) &= ~(0x1 << bit);
 8002d8c:	7823      	ldrb	r3, [r4, #0]
	resetbit(flagReg, N_FLAG);
	(ucGBMemoryRead(loc) != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002d8e:	4628      	mov	r0, r5
	(*n) &= ~(0x1 << bit);
 8002d90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d94:	7023      	strb	r3, [r4, #0]
	(ucGBMemoryRead(loc) != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002d96:	f000 fbc1 	bl	800351c <ucGBMemoryRead>
	(*n) &= ~(0x1 << bit);
 8002d9a:	7823      	ldrb	r3, [r4, #0]
	(ucGBMemoryRead(loc) != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002d9c:	b118      	cbz	r0, 8002da6 <vMemoryLocationINC+0x4a>
	(*n) &= ~(0x1 << bit);
 8002d9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002da2:	7023      	strb	r3, [r4, #0]
}
 8002da4:	bd38      	pop	{r3, r4, r5, pc}
	(*n) |= (0x1 << bit);
 8002da6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002daa:	7023      	strb	r3, [r4, #0]
}
 8002dac:	bd38      	pop	{r3, r4, r5, pc}
 8002dae:	bf00      	nop

08002db0 <vMemoryLocationDEC>:

void vMemoryLocationDEC(uint16_t loc, uint8_t *flagReg){
 8002db0:	b538      	push	{r3, r4, r5, lr}
 8002db2:	460c      	mov	r4, r1
 8002db4:	4605      	mov	r5, r0
	((ucGBMemoryRead(loc) & 0x0F) != 0) ? resetbit(flagReg, H_FLAG) : setbit(flagReg, H_FLAG);
 8002db6:	f000 fbb1 	bl	800351c <ucGBMemoryRead>
 8002dba:	0702      	lsls	r2, r0, #28
	(*n) &= ~(0x1 << bit);
 8002dbc:	7823      	ldrb	r3, [r4, #0]
	vGBMemoryWrite(loc, ucGBMemoryRead(loc) - 1);
 8002dbe:	4628      	mov	r0, r5
	(*n) &= ~(0x1 << bit);
 8002dc0:	bf14      	ite	ne
 8002dc2:	f003 03df 	andne.w	r3, r3, #223	; 0xdf
	(*n) |= (0x1 << bit);
 8002dc6:	f043 0320 	orreq.w	r3, r3, #32
 8002dca:	7023      	strb	r3, [r4, #0]
	vGBMemoryWrite(loc, ucGBMemoryRead(loc) - 1);
 8002dcc:	f000 fba6 	bl	800351c <ucGBMemoryRead>
 8002dd0:	4601      	mov	r1, r0
 8002dd2:	4628      	mov	r0, r5
 8002dd4:	3901      	subs	r1, #1
 8002dd6:	b2c9      	uxtb	r1, r1
 8002dd8:	f000 fb52 	bl	8003480 <vGBMemoryWrite>
	(*n) |= (0x1 << bit);
 8002ddc:	7823      	ldrb	r3, [r4, #0]
	setbit(flagReg, N_FLAG);
	(ucGBMemoryRead(loc) != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002dde:	4628      	mov	r0, r5
	(*n) |= (0x1 << bit);
 8002de0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002de4:	7023      	strb	r3, [r4, #0]
	(ucGBMemoryRead(loc) != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002de6:	f000 fb99 	bl	800351c <ucGBMemoryRead>
	(*n) &= ~(0x1 << bit);
 8002dea:	7823      	ldrb	r3, [r4, #0]
	(ucGBMemoryRead(loc) != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002dec:	b118      	cbz	r0, 8002df6 <vMemoryLocationDEC+0x46>
	(*n) &= ~(0x1 << bit);
 8002dee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002df2:	7023      	strb	r3, [r4, #0]
}
 8002df4:	bd38      	pop	{r3, r4, r5, pc}
	(*n) |= (0x1 << bit);
 8002df6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002dfa:	7023      	strb	r3, [r4, #0]
}
 8002dfc:	bd38      	pop	{r3, r4, r5, pc}
 8002dfe:	bf00      	nop

08002e00 <vGBFunctionJR_C>:
	return ((n >> bit) & 0x1);
 8002e00:	7809      	ldrb	r1, [r1, #0]

uint8_t vGBFunctionJR_C(uint16_t *regPC, uint8_t *flagReg, uint8_t r8value){
 8002e02:	4603      	mov	r3, r0
	if(checkbit(*flagReg, C_FLAG) != 0){
 8002e04:	06c9      	lsls	r1, r1, #27
 8002e06:	d505      	bpl.n	8002e14 <vGBFunctionJR_C+0x14>
		*regPC += (int8_t) r8value;
 8002e08:	8801      	ldrh	r1, [r0, #0]
		return 12;
 8002e0a:	200c      	movs	r0, #12
		*regPC += (int8_t) r8value;
 8002e0c:	fa41 f282 	sxtab	r2, r1, r2
 8002e10:	801a      	strh	r2, [r3, #0]
		return 12;
 8002e12:	4770      	bx	lr
	}else{
		return 8;
 8002e14:	2008      	movs	r0, #8
	}
}
 8002e16:	4770      	bx	lr

08002e18 <vGBFunctionADD>:

void vGBFunctionADD(uint8_t *regA, uint8_t *flagReg, uint8_t regValue){
	uint32_t tempRes = *regA + regValue;
 8002e18:	7803      	ldrb	r3, [r0, #0]
void vGBFunctionADD(uint8_t *regA, uint8_t *flagReg, uint8_t regValue){
 8002e1a:	b430      	push	{r4, r5}
	if((*regA & 0xF) + (regValue & 0xF) > 0xF)	setbit(flagReg, H_FLAG);
 8002e1c:	f002 050f 	and.w	r5, r2, #15
 8002e20:	f003 040f 	and.w	r4, r3, #15
	uint32_t tempRes = *regA + regValue;
 8002e24:	441a      	add	r2, r3
	if((*regA & 0xF) + (regValue & 0xF) > 0xF)	setbit(flagReg, H_FLAG);
 8002e26:	1963      	adds	r3, r4, r5
 8002e28:	2b0f      	cmp	r3, #15
	(*n) |= (0x1 << bit);
 8002e2a:	f991 3000 	ldrsb.w	r3, [r1]
 8002e2e:	bfc8      	it	gt
 8002e30:	f043 0320 	orrgt.w	r3, r3, #32
	resetbit(flagReg, N_FLAG);
	if(tempRes > 0xFF)	setbit(flagReg, C_FLAG);
 8002e34:	2aff      	cmp	r2, #255	; 0xff
	*regA = tempRes;
 8002e36:	b2d2      	uxtb	r2, r2
	(*n) &= ~(0x1 << bit);
 8002e38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
	(*n) |= (0x1 << bit);
 8002e3c:	bfc8      	it	gt
 8002e3e:	f043 0310 	orrgt.w	r3, r3, #16
 8002e42:	700b      	strb	r3, [r1, #0]
	*regA = tempRes;
 8002e44:	7002      	strb	r2, [r0, #0]
	(*n) &= ~(0x1 << bit);
 8002e46:	780b      	ldrb	r3, [r1, #0]
	(*regA != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002e48:	b122      	cbz	r2, 8002e54 <vGBFunctionADD+0x3c>
	(*n) &= ~(0x1 << bit);
 8002e4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8002e4e:	bc30      	pop	{r4, r5}
 8002e50:	700b      	strb	r3, [r1, #0]
 8002e52:	4770      	bx	lr
	(*n) |= (0x1 << bit);
 8002e54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
}
 8002e58:	bc30      	pop	{r4, r5}
 8002e5a:	700b      	strb	r3, [r1, #0]
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop

08002e60 <vGBFunctionADC>:

void vGBFunctionADC(uint8_t *regA, uint8_t *flagReg, uint8_t regValue){
 8002e60:	b470      	push	{r4, r5, r6}
	uint32_t tempRes = *regA + regValue + checkbit(*flagReg, C_FLAG);
 8002e62:	7804      	ldrb	r4, [r0, #0]
	if((*regA & 0xF) + (regValue & 0xF) > 0xF)	setbit(flagReg, H_FLAG);
 8002e64:	f002 060f 	and.w	r6, r2, #15
	uint32_t tempRes = *regA + regValue + checkbit(*flagReg, C_FLAG);
 8002e68:	780b      	ldrb	r3, [r1, #0]
	if((*regA & 0xF) + (regValue & 0xF) > 0xF)	setbit(flagReg, H_FLAG);
 8002e6a:	f004 050f 	and.w	r5, r4, #15
	uint32_t tempRes = *regA + regValue + checkbit(*flagReg, C_FLAG);
 8002e6e:	4422      	add	r2, r4
 8002e70:	f3c3 1400 	ubfx	r4, r3, #4, #1
	if((*regA & 0xF) + (regValue & 0xF) > 0xF)	setbit(flagReg, H_FLAG);
 8002e74:	4435      	add	r5, r6
	uint32_t tempRes = *regA + regValue + checkbit(*flagReg, C_FLAG);
 8002e76:	4422      	add	r2, r4
	if((*regA & 0xF) + (regValue & 0xF) > 0xF)	setbit(flagReg, H_FLAG);
 8002e78:	2d0f      	cmp	r5, #15
	(*n) |= (0x1 << bit);
 8002e7a:	bfc8      	it	gt
 8002e7c:	f043 0320 	orrgt.w	r3, r3, #32
	resetbit(flagReg, N_FLAG);
	if(tempRes > 0xFF)	setbit(flagReg, C_FLAG);
 8002e80:	2aff      	cmp	r2, #255	; 0xff
	*regA = tempRes;
 8002e82:	b2d2      	uxtb	r2, r2
	(*n) |= (0x1 << bit);
 8002e84:	b25b      	sxtb	r3, r3
	(*n) &= ~(0x1 << bit);
 8002e86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
	(*n) |= (0x1 << bit);
 8002e8a:	bfc8      	it	gt
 8002e8c:	f043 0310 	orrgt.w	r3, r3, #16
 8002e90:	700b      	strb	r3, [r1, #0]
	*regA = tempRes;
 8002e92:	7002      	strb	r2, [r0, #0]
	(*n) &= ~(0x1 << bit);
 8002e94:	780b      	ldrb	r3, [r1, #0]
	(*regA != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002e96:	b122      	cbz	r2, 8002ea2 <vGBFunctionADC+0x42>
	(*n) &= ~(0x1 << bit);
 8002e98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8002e9c:	bc70      	pop	{r4, r5, r6}
 8002e9e:	700b      	strb	r3, [r1, #0]
 8002ea0:	4770      	bx	lr
	(*n) |= (0x1 << bit);
 8002ea2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
}
 8002ea6:	bc70      	pop	{r4, r5, r6}
 8002ea8:	700b      	strb	r3, [r1, #0]
 8002eaa:	4770      	bx	lr

08002eac <vGBFunctionSUB>:

void vGBFunctionSUB(uint8_t *regA, uint8_t *flagReg, uint8_t regValue){
	(regValue > *regA) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8002eac:	7803      	ldrb	r3, [r0, #0]
 8002eae:	4293      	cmp	r3, r2
void vGBFunctionSUB(uint8_t *regA, uint8_t *flagReg, uint8_t regValue){
 8002eb0:	b430      	push	{r4, r5}
	(regValue > *regA) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8002eb2:	d21d      	bcs.n	8002ef0 <vGBFunctionSUB+0x44>
	(*n) |= (0x1 << bit);
 8002eb4:	f991 3000 	ldrsb.w	r3, [r1]
 8002eb8:	f043 0310 	orr.w	r3, r3, #16
 8002ebc:	b2dc      	uxtb	r4, r3
 8002ebe:	700c      	strb	r4, [r1, #0]
	((regValue & 0x0F) > (*regA & 0x0F)) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002ec0:	f002 050f 	and.w	r5, r2, #15
 8002ec4:	7804      	ldrb	r4, [r0, #0]
 8002ec6:	f004 040f 	and.w	r4, r4, #15
 8002eca:	42a5      	cmp	r5, r4
 8002ecc:	d920      	bls.n	8002f10 <vGBFunctionSUB+0x64>
	(*n) |= (0x1 << bit);
 8002ece:	f043 0320 	orr.w	r3, r3, #32
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	700b      	strb	r3, [r1, #0]
	*regA -= regValue;
 8002ed6:	7803      	ldrb	r3, [r0, #0]
 8002ed8:	1a9a      	subs	r2, r3, r2
 8002eda:	b2d2      	uxtb	r2, r2
 8002edc:	7002      	strb	r2, [r0, #0]
	(*regA != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002ede:	b172      	cbz	r2, 8002efe <vGBFunctionSUB+0x52>
	(*n) &= ~(0x1 << bit);
 8002ee0:	780b      	ldrb	r3, [r1, #0]
 8002ee2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	(*n) |= (0x1 << bit);
 8002ee6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
	setbit(flagReg, N_FLAG);
}
 8002eea:	bc30      	pop	{r4, r5}
	(*n) |= (0x1 << bit);
 8002eec:	700b      	strb	r3, [r1, #0]
}
 8002eee:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8002ef0:	f991 4000 	ldrsb.w	r4, [r1]
 8002ef4:	f024 0310 	bic.w	r3, r4, #16
 8002ef8:	f004 04ef 	and.w	r4, r4, #239	; 0xef
}
 8002efc:	e7df      	b.n	8002ebe <vGBFunctionSUB+0x12>
	(*n) |= (0x1 << bit);
 8002efe:	f991 3000 	ldrsb.w	r3, [r1]
 8002f02:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002f06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
}
 8002f0a:	bc30      	pop	{r4, r5}
	(*n) |= (0x1 << bit);
 8002f0c:	700b      	strb	r3, [r1, #0]
}
 8002f0e:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8002f10:	f003 03df 	and.w	r3, r3, #223	; 0xdf
}
 8002f14:	e7de      	b.n	8002ed4 <vGBFunctionSUB+0x28>
 8002f16:	bf00      	nop

08002f18 <vGBFunctionSBC>:

void vGBFunctionSBC(uint8_t *regA, uint8_t *flagReg, uint8_t regValue){
	regValue +=  checkbit(*flagReg, C_FLAG);
 8002f18:	780b      	ldrb	r3, [r1, #0]
void vGBFunctionSBC(uint8_t *regA, uint8_t *flagReg, uint8_t regValue){
 8002f1a:	b430      	push	{r4, r5}
	return ((n >> bit) & 0x1);
 8002f1c:	f3c3 1500 	ubfx	r5, r3, #4, #1
	(regValue > *regA) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8002f20:	7804      	ldrb	r4, [r0, #0]
	regValue +=  checkbit(*flagReg, C_FLAG);
 8002f22:	442a      	add	r2, r5
 8002f24:	b2d2      	uxtb	r2, r2
	(regValue > *regA) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8002f26:	4294      	cmp	r4, r2
	((regValue & 0x0F) > (*regA & 0x0F)) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002f28:	f002 050f 	and.w	r5, r2, #15
	(*n) |= (0x1 << bit);
 8002f2c:	bf34      	ite	cc
 8002f2e:	f043 0310 	orrcc.w	r3, r3, #16
	(*n) &= ~(0x1 << bit);
 8002f32:	f023 0310 	biccs.w	r3, r3, #16
 8002f36:	b25c      	sxtb	r4, r3
 8002f38:	700b      	strb	r3, [r1, #0]
	((regValue & 0x0F) > (*regA & 0x0F)) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002f3a:	7803      	ldrb	r3, [r0, #0]
 8002f3c:	f003 030f 	and.w	r3, r3, #15
 8002f40:	429d      	cmp	r5, r3
 8002f42:	d910      	bls.n	8002f66 <vGBFunctionSBC+0x4e>
	(*n) |= (0x1 << bit);
 8002f44:	f044 0320 	orr.w	r3, r4, #32
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	700b      	strb	r3, [r1, #0]
	*regA -= regValue;
 8002f4c:	7803      	ldrb	r3, [r0, #0]
 8002f4e:	1a9a      	subs	r2, r3, r2
 8002f50:	b2d2      	uxtb	r2, r2
 8002f52:	7002      	strb	r2, [r0, #0]
	(*regA != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002f54:	b152      	cbz	r2, 8002f6c <vGBFunctionSBC+0x54>
	(*n) &= ~(0x1 << bit);
 8002f56:	780b      	ldrb	r3, [r1, #0]
 8002f58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	(*n) |= (0x1 << bit);
 8002f5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
	setbit(flagReg, N_FLAG);
}
 8002f60:	bc30      	pop	{r4, r5}
	(*n) |= (0x1 << bit);
 8002f62:	700b      	strb	r3, [r1, #0]
}
 8002f64:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8002f66:	f004 03df 	and.w	r3, r4, #223	; 0xdf
}
 8002f6a:	e7ee      	b.n	8002f4a <vGBFunctionSBC+0x32>
	(*n) |= (0x1 << bit);
 8002f6c:	f991 3000 	ldrsb.w	r3, [r1]
 8002f70:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002f74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
}
 8002f78:	bc30      	pop	{r4, r5}
	(*n) |= (0x1 << bit);
 8002f7a:	700b      	strb	r3, [r1, #0]
}
 8002f7c:	4770      	bx	lr
 8002f7e:	bf00      	nop

08002f80 <vGBFunctionCP>:
	(*n) |= (0x1 << bit);
 8002f80:	f991 3000 	ldrsb.w	r3, [r1]

void vGBFunctionCP(uint8_t regA, uint8_t *flagReg, uint8_t regValue){
	(regValue > regA) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8002f84:	4282      	cmp	r2, r0
void vGBFunctionCP(uint8_t regA, uint8_t *flagReg, uint8_t regValue){
 8002f86:	b430      	push	{r4, r5}
	((regValue & 0x0F) > (regA & 0x0F)) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002f88:	f002 040f 	and.w	r4, r2, #15
 8002f8c:	f000 050f 	and.w	r5, r0, #15
	(*n) |= (0x1 << bit);
 8002f90:	bf8c      	ite	hi
 8002f92:	f043 0310 	orrhi.w	r3, r3, #16
	(*n) &= ~(0x1 << bit);
 8002f96:	f023 0310 	bicls.w	r3, r3, #16
	((regValue & 0x0F) > (regA & 0x0F)) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002f9a:	42ac      	cmp	r4, r5
	(*n) |= (0x1 << bit);
 8002f9c:	bf8c      	ite	hi
 8002f9e:	f043 0320 	orrhi.w	r3, r3, #32
	(*n) &= ~(0x1 << bit);
 8002fa2:	f023 0320 	bicls.w	r3, r3, #32
	(regA == regValue) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 8002fa6:	4282      	cmp	r2, r0
	(*n) |= (0x1 << bit);
 8002fa8:	bf0c      	ite	eq
 8002faa:	f063 037f 	orneq	r3, r3, #127	; 0x7f
	(*n) &= ~(0x1 << bit);
 8002fae:	f003 037f 	andne.w	r3, r3, #127	; 0x7f
	(*n) |= (0x1 << bit);
 8002fb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
	setbit(flagReg, N_FLAG);
}
 8002fb6:	bc30      	pop	{r4, r5}
	(*n) |= (0x1 << bit);
 8002fb8:	700b      	strb	r3, [r1, #0]
}
 8002fba:	4770      	bx	lr

08002fbc <vGBFunctionRET>:

void vGBFunctionRET(uint16_t *regSP, uint16_t *regPC){
 8002fbc:	b570      	push	{r4, r5, r6, lr}
 8002fbe:	4604      	mov	r4, r0
	*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regSP), ucGBMemoryRead(*regSP + 1));
 8002fc0:	8800      	ldrh	r0, [r0, #0]
void vGBFunctionRET(uint16_t *regSP, uint16_t *regPC){
 8002fc2:	460e      	mov	r6, r1
	*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regSP), ucGBMemoryRead(*regSP + 1));
 8002fc4:	f000 faaa 	bl	800351c <ucGBMemoryRead>
 8002fc8:	8823      	ldrh	r3, [r4, #0]
 8002fca:	4605      	mov	r5, r0
 8002fcc:	1c58      	adds	r0, r3, #1
 8002fce:	b280      	uxth	r0, r0
 8002fd0:	f000 faa4 	bl	800351c <ucGBMemoryRead>
	return (uint16_t) (y << 8) + x;
 8002fd4:	eb05 2000 	add.w	r0, r5, r0, lsl #8
	*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regSP), ucGBMemoryRead(*regSP + 1));
 8002fd8:	8030      	strh	r0, [r6, #0]
	*regSP += 2;
 8002fda:	8823      	ldrh	r3, [r4, #0]
 8002fdc:	3302      	adds	r3, #2
 8002fde:	8023      	strh	r3, [r4, #0]
}
 8002fe0:	bd70      	pop	{r4, r5, r6, pc}
 8002fe2:	bf00      	nop

08002fe4 <vGBFunctionPOP>:
 8002fe4:	f7ff bfea 	b.w	8002fbc <vGBFunctionRET>

08002fe8 <vGBFunctionJP_NZ_a16>:
	return ((n >> bit) & 0x1);
 8002fe8:	780b      	ldrb	r3, [r1, #0]
	*reg16 = concat_16bit_bigEndian(ucGBMemoryRead(*regSP), ucGBMemoryRead(*regSP + 1));
	*regSP += 2;
}

uint8_t vGBFunctionJP_NZ_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t addr){
	if(checkbit(*flagReg, Z_FLAG) != 0){
 8002fea:	09db      	lsrs	r3, r3, #7
 8002fec:	d102      	bne.n	8002ff4 <vGBFunctionJP_NZ_a16+0xc>
		return 12;
	}else{
		*regPC = addr;
 8002fee:	8002      	strh	r2, [r0, #0]
		return 16;
 8002ff0:	2010      	movs	r0, #16
 8002ff2:	4770      	bx	lr
		return 12;
 8002ff4:	200c      	movs	r0, #12
	}
}
 8002ff6:	4770      	bx	lr

08002ff8 <vGBFunctionPUSH>:
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
		return 24;
	}
}

void vGBFunctionPUSH(uint16_t *regSP, uint16_t *reg16){
 8002ff8:	b538      	push	{r3, r4, r5, lr}
 8002ffa:	4604      	mov	r4, r0
	vGBMemoryWrite(*regSP - 1, (uint8_t) ((*reg16 & 0xFF00) >> 8));
 8002ffc:	8800      	ldrh	r0, [r0, #0]
void vGBFunctionPUSH(uint16_t *regSP, uint16_t *reg16){
 8002ffe:	460d      	mov	r5, r1
	vGBMemoryWrite(*regSP - 1, (uint8_t) ((*reg16 & 0xFF00) >> 8));
 8003000:	8809      	ldrh	r1, [r1, #0]
 8003002:	3801      	subs	r0, #1
 8003004:	0a09      	lsrs	r1, r1, #8
 8003006:	b280      	uxth	r0, r0
 8003008:	f000 fa3a 	bl	8003480 <vGBMemoryWrite>
	vGBMemoryWrite(*regSP - 2, (uint8_t) (*reg16 & 0x00FF));
 800300c:	8820      	ldrh	r0, [r4, #0]
 800300e:	7829      	ldrb	r1, [r5, #0]
 8003010:	3802      	subs	r0, #2
 8003012:	b280      	uxth	r0, r0
 8003014:	f000 fa34 	bl	8003480 <vGBMemoryWrite>
	*regSP -= 2;
 8003018:	8823      	ldrh	r3, [r4, #0]
 800301a:	3b02      	subs	r3, #2
 800301c:	8023      	strh	r3, [r4, #0]
}
 800301e:	bd38      	pop	{r3, r4, r5, pc}

08003020 <vGBFunctionCALL_NZ_a16>:
uint8_t vGBFunctionCALL_NZ_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t *regSP){
 8003020:	b538      	push	{r3, r4, r5, lr}
	return ((n >> bit) & 0x1);
 8003022:	780b      	ldrb	r3, [r1, #0]
	if(checkbit(*flagReg, Z_FLAG) != 0){
 8003024:	09db      	lsrs	r3, r3, #7
 8003026:	d001      	beq.n	800302c <vGBFunctionCALL_NZ_a16+0xc>
		return 12;
 8003028:	200c      	movs	r0, #12
}
 800302a:	bd38      	pop	{r3, r4, r5, pc}
		vGBFunctionPUSH(regSP, regPC);
 800302c:	4604      	mov	r4, r0
 800302e:	4610      	mov	r0, r2
 8003030:	4621      	mov	r1, r4
 8003032:	f7ff ffe1 	bl	8002ff8 <vGBFunctionPUSH>
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 8003036:	8820      	ldrh	r0, [r4, #0]
 8003038:	3802      	subs	r0, #2
 800303a:	b280      	uxth	r0, r0
 800303c:	f000 fa6e 	bl	800351c <ucGBMemoryRead>
 8003040:	8823      	ldrh	r3, [r4, #0]
 8003042:	4605      	mov	r5, r0
 8003044:	1e58      	subs	r0, r3, #1
 8003046:	b280      	uxth	r0, r0
 8003048:	f000 fa68 	bl	800351c <ucGBMemoryRead>
 800304c:	4603      	mov	r3, r0
		return 24;
 800304e:	2018      	movs	r0, #24
	return (uint16_t) (y << 8) + x;
 8003050:	eb05 2503 	add.w	r5, r5, r3, lsl #8
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 8003054:	8025      	strh	r5, [r4, #0]
}
 8003056:	bd38      	pop	{r3, r4, r5, pc}

08003058 <vGBFunctionJP_Z_a16>:
	return ((n >> bit) & 0x1);
 8003058:	780b      	ldrb	r3, [r1, #0]

uint8_t vGBFunctionJP_Z_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t addr){
	if(checkbit(*flagReg, Z_FLAG) != 0){
 800305a:	09db      	lsrs	r3, r3, #7
 800305c:	d002      	beq.n	8003064 <vGBFunctionJP_Z_a16+0xc>
		*regPC = addr;
 800305e:	8002      	strh	r2, [r0, #0]
		return 16;
 8003060:	2010      	movs	r0, #16
 8003062:	4770      	bx	lr
	}else{
		return 12;
 8003064:	200c      	movs	r0, #12
	}
}
 8003066:	4770      	bx	lr

08003068 <vGBFunctionCALL_Z_a16>:

uint8_t vGBFunctionCALL_Z_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t *regSP){
 8003068:	b538      	push	{r3, r4, r5, lr}
	return ((n >> bit) & 0x1);
 800306a:	780b      	ldrb	r3, [r1, #0]
	if(checkbit(*flagReg, Z_FLAG) != 0){
 800306c:	09db      	lsrs	r3, r3, #7
 800306e:	d101      	bne.n	8003074 <vGBFunctionCALL_Z_a16+0xc>
		vGBFunctionPUSH(regSP, regPC);
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
		return 24;
	}else{
		return 12;
 8003070:	200c      	movs	r0, #12
	}
}
 8003072:	bd38      	pop	{r3, r4, r5, pc}
		vGBFunctionPUSH(regSP, regPC);
 8003074:	4604      	mov	r4, r0
 8003076:	4610      	mov	r0, r2
 8003078:	4621      	mov	r1, r4
 800307a:	f7ff ffbd 	bl	8002ff8 <vGBFunctionPUSH>
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 800307e:	8820      	ldrh	r0, [r4, #0]
 8003080:	3802      	subs	r0, #2
 8003082:	b280      	uxth	r0, r0
 8003084:	f000 fa4a 	bl	800351c <ucGBMemoryRead>
 8003088:	8823      	ldrh	r3, [r4, #0]
 800308a:	4605      	mov	r5, r0
 800308c:	1e58      	subs	r0, r3, #1
 800308e:	b280      	uxth	r0, r0
 8003090:	f000 fa44 	bl	800351c <ucGBMemoryRead>
 8003094:	4603      	mov	r3, r0
		return 24;
 8003096:	2018      	movs	r0, #24
	return (uint16_t) (y << 8) + x;
 8003098:	eb05 2503 	add.w	r5, r5, r3, lsl #8
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 800309c:	8025      	strh	r5, [r4, #0]
}
 800309e:	bd38      	pop	{r3, r4, r5, pc}

080030a0 <vGBFunctionJP_NC_a16>:
	return ((n >> bit) & 0x1);
 80030a0:	780b      	ldrb	r3, [r1, #0]

uint8_t vGBFunctionJP_NC_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t addr){
	if(checkbit(*flagReg, C_FLAG) != 0){
 80030a2:	06db      	lsls	r3, r3, #27
 80030a4:	d402      	bmi.n	80030ac <vGBFunctionJP_NC_a16+0xc>
		return 12;
	}else{
		*regPC = addr;
 80030a6:	8002      	strh	r2, [r0, #0]
		return 16;
 80030a8:	2010      	movs	r0, #16
 80030aa:	4770      	bx	lr
		return 12;
 80030ac:	200c      	movs	r0, #12
	}
}
 80030ae:	4770      	bx	lr

080030b0 <vGBFunctionCALL_NC_a16>:

uint8_t vGBFunctionCALL_NC_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t *regSP){
 80030b0:	b538      	push	{r3, r4, r5, lr}
	return ((n >> bit) & 0x1);
 80030b2:	780b      	ldrb	r3, [r1, #0]
	if(checkbit(*flagReg, C_FLAG) != 0){
 80030b4:	06db      	lsls	r3, r3, #27
 80030b6:	d501      	bpl.n	80030bc <vGBFunctionCALL_NC_a16+0xc>
		return 12;
 80030b8:	200c      	movs	r0, #12
	}else{
		vGBFunctionPUSH(regSP, regPC);
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
		return 24;
	}
}
 80030ba:	bd38      	pop	{r3, r4, r5, pc}
		vGBFunctionPUSH(regSP, regPC);
 80030bc:	4604      	mov	r4, r0
 80030be:	4610      	mov	r0, r2
 80030c0:	4621      	mov	r1, r4
 80030c2:	f7ff ff99 	bl	8002ff8 <vGBFunctionPUSH>
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 80030c6:	8820      	ldrh	r0, [r4, #0]
 80030c8:	3802      	subs	r0, #2
 80030ca:	b280      	uxth	r0, r0
 80030cc:	f000 fa26 	bl	800351c <ucGBMemoryRead>
 80030d0:	8823      	ldrh	r3, [r4, #0]
 80030d2:	4605      	mov	r5, r0
 80030d4:	1e58      	subs	r0, r3, #1
 80030d6:	b280      	uxth	r0, r0
 80030d8:	f000 fa20 	bl	800351c <ucGBMemoryRead>
 80030dc:	4603      	mov	r3, r0
		return 24;
 80030de:	2018      	movs	r0, #24
	return (uint16_t) (y << 8) + x;
 80030e0:	eb05 2503 	add.w	r5, r5, r3, lsl #8
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 80030e4:	8025      	strh	r5, [r4, #0]
}
 80030e6:	bd38      	pop	{r3, r4, r5, pc}

080030e8 <vGBFunctionJP_C_a16>:
	return ((n >> bit) & 0x1);
 80030e8:	780b      	ldrb	r3, [r1, #0]

uint8_t vGBFunctionJP_C_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t addr){
	if(checkbit(*flagReg, C_FLAG) != 0){
 80030ea:	06db      	lsls	r3, r3, #27
 80030ec:	d502      	bpl.n	80030f4 <vGBFunctionJP_C_a16+0xc>
		*regPC = addr;
 80030ee:	8002      	strh	r2, [r0, #0]
		return 16;
 80030f0:	2010      	movs	r0, #16
 80030f2:	4770      	bx	lr
	}else{
		return 12;
 80030f4:	200c      	movs	r0, #12
	}
}
 80030f6:	4770      	bx	lr

080030f8 <vGBFunctionCALL_C_a16>:

uint8_t vGBFunctionCALL_C_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t *regSP){
 80030f8:	b538      	push	{r3, r4, r5, lr}
	return ((n >> bit) & 0x1);
 80030fa:	780b      	ldrb	r3, [r1, #0]
	if(checkbit(*flagReg, C_FLAG) != 0){
 80030fc:	06db      	lsls	r3, r3, #27
 80030fe:	d401      	bmi.n	8003104 <vGBFunctionCALL_C_a16+0xc>
		vGBFunctionPUSH(regSP, regPC);
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
		return 24;
	}else{
		return 12;
 8003100:	200c      	movs	r0, #12
	}
}
 8003102:	bd38      	pop	{r3, r4, r5, pc}
		vGBFunctionPUSH(regSP, regPC);
 8003104:	4604      	mov	r4, r0
 8003106:	4610      	mov	r0, r2
 8003108:	4621      	mov	r1, r4
 800310a:	f7ff ff75 	bl	8002ff8 <vGBFunctionPUSH>
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 800310e:	8820      	ldrh	r0, [r4, #0]
 8003110:	3802      	subs	r0, #2
 8003112:	b280      	uxth	r0, r0
 8003114:	f000 fa02 	bl	800351c <ucGBMemoryRead>
 8003118:	8823      	ldrh	r3, [r4, #0]
 800311a:	4605      	mov	r5, r0
 800311c:	1e58      	subs	r0, r3, #1
 800311e:	b280      	uxth	r0, r0
 8003120:	f000 f9fc 	bl	800351c <ucGBMemoryRead>
 8003124:	4603      	mov	r3, r0
		return 24;
 8003126:	2018      	movs	r0, #24
	return (uint16_t) (y << 8) + x;
 8003128:	eb05 2503 	add.w	r5, r5, r3, lsl #8
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 800312c:	8025      	strh	r5, [r4, #0]
}
 800312e:	bd38      	pop	{r3, r4, r5, pc}

08003130 <vGBFunctionADD_SP_r8>:

void vGBFunctionADD_SP_r8(uint16_t *regSP, uint8_t *flagReg, uint8_t r8value){
 8003130:	b430      	push	{r4, r5}
	uint32_t tempRes = *regSP + (int8_t) r8value;
 8003132:	8805      	ldrh	r5, [r0, #0]
	(tempRes & 0xffff0000) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8003134:	4b11      	ldr	r3, [pc, #68]	; (800317c <vGBFunctionADD_SP_r8+0x4c>)
	uint32_t tempRes = *regSP + (int8_t) r8value;
 8003136:	fa45 f582 	sxtab	r5, r5, r2
	(tempRes & 0xffff0000) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 800313a:	402b      	ands	r3, r5
 800313c:	b1bb      	cbz	r3, 800316e <vGBFunctionADD_SP_r8+0x3e>
	(*n) |= (0x1 << bit);
 800313e:	f991 3000 	ldrsb.w	r3, [r1]
 8003142:	f043 0310 	orr.w	r3, r3, #16
 8003146:	b2dc      	uxtb	r4, r3
 8003148:	700c      	strb	r4, [r1, #0]
	(((*regSP & 0x0F) + ((int8_t)r8value & 0x0F)) > 0x0F) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 800314a:	f002 020f 	and.w	r2, r2, #15
 800314e:	8804      	ldrh	r4, [r0, #0]
 8003150:	f004 040f 	and.w	r4, r4, #15
 8003154:	4422      	add	r2, r4
 8003156:	2a0f      	cmp	r2, #15
	(*n) |= (0x1 << bit);
 8003158:	bfcc      	ite	gt
 800315a:	f043 0320 	orrgt.w	r3, r3, #32
	(*n) &= ~(0x1 << bit);
 800315e:	f023 0320 	bicle.w	r3, r3, #32
 8003162:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003166:	700b      	strb	r3, [r1, #0]
	resetbit(flagReg, Z_FLAG);
	resetbit(flagReg, N_FLAG);
	*regSP = tempRes & 0xFFFF;
 8003168:	8005      	strh	r5, [r0, #0]
}
 800316a:	bc30      	pop	{r4, r5}
 800316c:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 800316e:	f991 4000 	ldrsb.w	r4, [r1]
 8003172:	f024 0310 	bic.w	r3, r4, #16
 8003176:	f004 04ef 	and.w	r4, r4, #239	; 0xef
}
 800317a:	e7e5      	b.n	8003148 <vGBFunctionADD_SP_r8+0x18>
 800317c:	ffff0000 	.word	0xffff0000

08003180 <vGBFunctionLD_HL_SP_r8>:

void vGBFunctionLD_HL_SP_r8(uint16_t *regHL, uint16_t *regSP, uint8_t *flagReg, uint8_t r8value){
 8003180:	b470      	push	{r4, r5, r6}
	uint32_t tempRes = *regSP + (int8_t) r8value;
 8003182:	880d      	ldrh	r5, [r1, #0]
	(tempRes & 0xffff0000) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8003184:	4c11      	ldr	r4, [pc, #68]	; (80031cc <vGBFunctionLD_HL_SP_r8+0x4c>)
	uint32_t tempRes = *regSP + (int8_t) r8value;
 8003186:	fa45 f583 	sxtab	r5, r5, r3
	(tempRes & 0xffff0000) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 800318a:	402c      	ands	r4, r5
 800318c:	b1bc      	cbz	r4, 80031be <vGBFunctionLD_HL_SP_r8+0x3e>
	(*n) |= (0x1 << bit);
 800318e:	f992 4000 	ldrsb.w	r4, [r2]
 8003192:	f044 0410 	orr.w	r4, r4, #16
 8003196:	b2e6      	uxtb	r6, r4
 8003198:	7016      	strb	r6, [r2, #0]
	(((*regSP & 0x0F) + ((int8_t)r8value & 0x0F)) > 0x0F) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 800319a:	f003 030f 	and.w	r3, r3, #15
 800319e:	8809      	ldrh	r1, [r1, #0]
 80031a0:	f001 010f 	and.w	r1, r1, #15
 80031a4:	440b      	add	r3, r1
 80031a6:	2b0f      	cmp	r3, #15
	(*n) |= (0x1 << bit);
 80031a8:	bfcc      	ite	gt
 80031aa:	f044 0420 	orrgt.w	r4, r4, #32
	(*n) &= ~(0x1 << bit);
 80031ae:	f024 0420 	bicle.w	r4, r4, #32
 80031b2:	f004 043f 	and.w	r4, r4, #63	; 0x3f
 80031b6:	7014      	strb	r4, [r2, #0]
	resetbit(flagReg, Z_FLAG);
	resetbit(flagReg, N_FLAG);
	*regHL = tempRes & 0xFFFF;
 80031b8:	8005      	strh	r5, [r0, #0]
}
 80031ba:	bc70      	pop	{r4, r5, r6}
 80031bc:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 80031be:	f992 6000 	ldrsb.w	r6, [r2]
 80031c2:	f026 0410 	bic.w	r4, r6, #16
 80031c6:	f006 06ef 	and.w	r6, r6, #239	; 0xef
}
 80031ca:	e7e5      	b.n	8003198 <vGBFunctionLD_HL_SP_r8+0x18>
 80031cc:	ffff0000 	.word	0xffff0000

080031d0 <ucGBFunctionRLC>:

/*prefix functions*/

uint8_t ucGBFunctionRLC(uint8_t regValue, uint8_t *flagReg){
	uint8_t tempCarry = checkbit(regValue, 7);
	regValue <<= 1;
 80031d0:	0043      	lsls	r3, r0, #1
	return ((n >> bit) & 0x1);
 80031d2:	11c2      	asrs	r2, r0, #7
	regValue += tempCarry;
 80031d4:	eb03 10d0 	add.w	r0, r3, r0, lsr #7
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 80031d8:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 80031dc:	d10a      	bne.n	80031f4 <ucGBFunctionRLC+0x24>
	(*n) |= (0x1 << bit);
 80031de:	f991 3000 	ldrsb.w	r3, [r1]
 80031e2:	f063 037f 	orn	r3, r3, #127	; 0x7f
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	(tempCarry != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 80031e6:	b152      	cbz	r2, 80031fe <ucGBFunctionRLC+0x2e>
	(*n) |= (0x1 << bit);
 80031e8:	f003 039f 	and.w	r3, r3, #159	; 0x9f
 80031ec:	f043 0310 	orr.w	r3, r3, #16
 80031f0:	700b      	strb	r3, [r1, #0]
	return regValue;
}
 80031f2:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 80031f4:	780b      	ldrb	r3, [r1, #0]
 80031f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	(tempCarry != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 80031fa:	2a00      	cmp	r2, #0
 80031fc:	d1f4      	bne.n	80031e8 <ucGBFunctionRLC+0x18>
	(*n) &= ~(0x1 << bit);
 80031fe:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 8003202:	700b      	strb	r3, [r1, #0]
}
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop

08003208 <ucGBFunctionRRC>:

uint8_t ucGBFunctionRRC(uint8_t regValue, uint8_t *flagReg){
	uint8_t tempCarry = checkbit(regValue, 0);
	regValue >>= 1;
	if(tempCarry) setbit(&regValue, 7);
 8003208:	07c3      	lsls	r3, r0, #31
	regValue >>= 1;
 800320a:	ea4f 0250 	mov.w	r2, r0, lsr #1
	if(tempCarry) setbit(&regValue, 7);
 800320e:	d509      	bpl.n	8003224 <ucGBFunctionRRC+0x1c>
	(*n) &= ~(0x1 << bit);
 8003210:	780b      	ldrb	r3, [r1, #0]
	(*n) |= (0x1 << bit);
 8003212:	f042 0280 	orr.w	r2, r2, #128	; 0x80
	(*n) &= ~(0x1 << bit);
 8003216:	f003 031f 	and.w	r3, r3, #31
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	(tempCarry != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
	return regValue;
}
 800321a:	4610      	mov	r0, r2
	(*n) |= (0x1 << bit);
 800321c:	f043 0310 	orr.w	r3, r3, #16
 8003220:	700b      	strb	r3, [r1, #0]
}
 8003222:	4770      	bx	lr
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 8003224:	b942      	cbnz	r2, 8003238 <ucGBFunctionRRC+0x30>
	(*n) |= (0x1 << bit);
 8003226:	f991 3000 	ldrsb.w	r3, [r1]
 800322a:	f063 037f 	orn	r3, r3, #127	; 0x7f
	(*n) &= ~(0x1 << bit);
 800322e:	f003 038f 	and.w	r3, r3, #143	; 0x8f
}
 8003232:	4610      	mov	r0, r2
 8003234:	700b      	strb	r3, [r1, #0]
 8003236:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8003238:	780b      	ldrb	r3, [r1, #0]
 800323a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	(tempCarry != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 800323e:	e7f6      	b.n	800322e <ucGBFunctionRRC+0x26>

08003240 <ucGBFunctionRL>:

uint8_t ucGBFunctionRL(uint8_t regValue, uint8_t *flagReg){
	uint8_t prevCarry =  checkbit(*flagReg, C_FLAG);
 8003240:	780b      	ldrb	r3, [r1, #0]
	((regValue & 0x80) != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8003242:	f010 0f80 	tst.w	r0, #128	; 0x80
	return ((n >> bit) & 0x1);
 8003246:	f3c3 1200 	ubfx	r2, r3, #4, #1
	(*n) |= (0x1 << bit);
 800324a:	bf14      	ite	ne
 800324c:	f043 0310 	orrne.w	r3, r3, #16
	(*n) &= ~(0x1 << bit);
 8003250:	f023 0310 	biceq.w	r3, r3, #16
	regValue <<= 1;
	regValue += prevCarry;
 8003254:	eb02 0040 	add.w	r0, r2, r0, lsl #1
	(*n) &= ~(0x1 << bit);
 8003258:	b25b      	sxtb	r3, r3
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 800325a:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 800325e:	d105      	bne.n	800326c <ucGBFunctionRL+0x2c>
	(*n) |= (0x1 << bit);
 8003260:	f003 039f 	and.w	r3, r3, #159	; 0x9f
 8003264:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003268:	700b      	strb	r3, [r1, #0]
	return regValue;
}
 800326a:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 800326c:	f003 031f 	and.w	r3, r3, #31
 8003270:	700b      	strb	r3, [r1, #0]
}
 8003272:	4770      	bx	lr

08003274 <ucGBFunctionRR>:

uint8_t ucGBFunctionRR(uint8_t regValue, uint8_t *flagReg){
	uint8_t prevCarry =  checkbit(*flagReg, C_FLAG);
 8003274:	780b      	ldrb	r3, [r1, #0]
	((regValue & 0x01) != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8003276:	f010 0f01 	tst.w	r0, #1
	return ((n >> bit) & 0x1);
 800327a:	ea4f 1213 	mov.w	r2, r3, lsr #4
	(*n) |= (0x1 << bit);
 800327e:	bf14      	ite	ne
 8003280:	f043 0310 	orrne.w	r3, r3, #16
	(*n) &= ~(0x1 << bit);
 8003284:	f023 0310 	biceq.w	r3, r3, #16
	regValue >>= 1;
	regValue += (prevCarry << 7);
 8003288:	01d2      	lsls	r2, r2, #7
	(*n) &= ~(0x1 << bit);
 800328a:	b25b      	sxtb	r3, r3
	regValue += (prevCarry << 7);
 800328c:	eb02 0050 	add.w	r0, r2, r0, lsr #1
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 8003290:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 8003294:	d105      	bne.n	80032a2 <ucGBFunctionRR+0x2e>
	(*n) |= (0x1 << bit);
 8003296:	f003 039f 	and.w	r3, r3, #159	; 0x9f
 800329a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800329e:	700b      	strb	r3, [r1, #0]
	return regValue;
}
 80032a0:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 80032a2:	f003 031f 	and.w	r3, r3, #31
 80032a6:	700b      	strb	r3, [r1, #0]
}
 80032a8:	4770      	bx	lr
 80032aa:	bf00      	nop

080032ac <ucGBFunctionSLA>:

uint8_t ucGBFunctionSLA(uint8_t regValue, uint8_t *flagReg){
	((regValue & 0x80) != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 80032ac:	0602      	lsls	r2, r0, #24
	(*n) |= (0x1 << bit);
 80032ae:	f991 3000 	ldrsb.w	r3, [r1]
	regValue <<= 1;
 80032b2:	ea4f 0040 	mov.w	r0, r0, lsl #1
	(*n) |= (0x1 << bit);
 80032b6:	bf4c      	ite	mi
 80032b8:	f043 0310 	orrmi.w	r3, r3, #16
	(*n) &= ~(0x1 << bit);
 80032bc:	f023 0310 	bicpl.w	r3, r3, #16
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 80032c0:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 80032c4:	d105      	bne.n	80032d2 <ucGBFunctionSLA+0x26>
	(*n) |= (0x1 << bit);
 80032c6:	f003 039f 	and.w	r3, r3, #159	; 0x9f
 80032ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032ce:	700b      	strb	r3, [r1, #0]
	return regValue;
}
 80032d0:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 80032d2:	f003 031f 	and.w	r3, r3, #31
 80032d6:	700b      	strb	r3, [r1, #0]
}
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop

080032dc <ucGBFunctionSRA>:

uint8_t ucGBFunctionSRA(uint8_t regValue, uint8_t *flagReg){
	uint8_t tempMSB = regValue & 0x80;
 80032dc:	f000 0380 	and.w	r3, r0, #128	; 0x80
	((regValue & 0x01) != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 80032e0:	f010 0f01 	tst.w	r0, #1
	(*n) |= (0x1 << bit);
 80032e4:	f991 2000 	ldrsb.w	r2, [r1]
	regValue >>= 1;
	regValue += tempMSB;
 80032e8:	eb03 0050 	add.w	r0, r3, r0, lsr #1
	(*n) |= (0x1 << bit);
 80032ec:	bf14      	ite	ne
 80032ee:	f042 0210 	orrne.w	r2, r2, #16
	(*n) &= ~(0x1 << bit);
 80032f2:	f022 0210 	biceq.w	r2, r2, #16
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 80032f6:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 80032fa:	d105      	bne.n	8003308 <ucGBFunctionSRA+0x2c>
	(*n) |= (0x1 << bit);
 80032fc:	f002 039f 	and.w	r3, r2, #159	; 0x9f
 8003300:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003304:	700b      	strb	r3, [r1, #0]
	return regValue;
}
 8003306:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8003308:	f002 031f 	and.w	r3, r2, #31
 800330c:	700b      	strb	r3, [r1, #0]
}
 800330e:	4770      	bx	lr

08003310 <ucGBFunctionSWAP>:

uint8_t ucGBFunctionSWAP(uint8_t regValue, uint8_t *flagReg){
	regValue = ((regValue & 0x0F) << 4) | ((regValue & 0xF0) >> 4);
 8003310:	0903      	lsrs	r3, r0, #4
 8003312:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 8003316:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 800331a:	d107      	bne.n	800332c <ucGBFunctionSWAP+0x1c>
	(*n) |= (0x1 << bit);
 800331c:	f991 3000 	ldrsb.w	r3, [r1]
 8003320:	f063 037f 	orn	r3, r3, #127	; 0x7f
	(*n) &= ~(0x1 << bit);
 8003324:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003328:	700b      	strb	r3, [r1, #0]
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	resetbit(flagReg, C_FLAG);
	return regValue;
}
 800332a:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 800332c:	780b      	ldrb	r3, [r1, #0]
 800332e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003332:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003336:	700b      	strb	r3, [r1, #0]
}
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop

0800333c <ucGBFunctionSRL>:

uint8_t ucGBFunctionSRL(uint8_t regValue, uint8_t *flagReg){
	((regValue & 0x01) != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 800333c:	07c2      	lsls	r2, r0, #31
	(*n) |= (0x1 << bit);
 800333e:	f991 3000 	ldrsb.w	r3, [r1]
 8003342:	bf4c      	ite	mi
 8003344:	f043 0310 	orrmi.w	r3, r3, #16
	(*n) &= ~(0x1 << bit);
 8003348:	f023 0310 	bicpl.w	r3, r3, #16
	regValue >>= 1;
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 800334c:	0840      	lsrs	r0, r0, #1
 800334e:	d105      	bne.n	800335c <ucGBFunctionSRL+0x20>
	(*n) |= (0x1 << bit);
 8003350:	f003 039f 	and.w	r3, r3, #159	; 0x9f
 8003354:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003358:	700b      	strb	r3, [r1, #0]
	return regValue;
}
 800335a:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 800335c:	f003 031f 	and.w	r3, r3, #31
 8003360:	700b      	strb	r3, [r1, #0]
}
 8003362:	4770      	bx	lr

08003364 <vGBFunctionBIT>:
	return ((n >> bit) & 0x1);
 8003364:	fa40 f101 	asr.w	r1, r0, r1

void vGBFunctionBIT(uint8_t regValue, uint8_t bit, uint8_t *flagReg){
	(checkbit(regValue, bit) != 0) ?  resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8003368:	07cb      	lsls	r3, r1, #31
 800336a:	d508      	bpl.n	800337e <vGBFunctionBIT+0x1a>
	(*n) &= ~(0x1 << bit);
 800336c:	7813      	ldrb	r3, [r2, #0]
 800336e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003372:	f023 0340 	bic.w	r3, r3, #64	; 0x40
	(*n) |= (0x1 << bit);
 8003376:	f043 0320 	orr.w	r3, r3, #32
 800337a:	7013      	strb	r3, [r2, #0]
	resetbit(flagReg, N_FLAG);
	setbit(flagReg, H_FLAG);
}
 800337c:	4770      	bx	lr
	(*n) |= (0x1 << bit);
 800337e:	f992 3000 	ldrsb.w	r3, [r2]
 8003382:	f063 037f 	orn	r3, r3, #127	; 0x7f
	(*n) &= ~(0x1 << bit);
 8003386:	f023 0340 	bic.w	r3, r3, #64	; 0x40
	(*n) |= (0x1 << bit);
 800338a:	f043 0320 	orr.w	r3, r3, #32
 800338e:	7013      	strb	r3, [r2, #0]
}
 8003390:	4770      	bx	lr
 8003392:	bf00      	nop

08003394 <ucGBFunctionRESHL>:

uint8_t ucGBFunctionRESHL(uint16_t regHLaddr, uint8_t bit){
 8003394:	b510      	push	{r4, lr}
 8003396:	460c      	mov	r4, r1
	uint8_t tempRes = ucGBMemoryRead(regHLaddr);
 8003398:	f000 f8c0 	bl	800351c <ucGBMemoryRead>
	(*n) &= ~(0x1 << bit);
 800339c:	2301      	movs	r3, #1
 800339e:	fa03 f104 	lsl.w	r1, r3, r4
 80033a2:	ea20 0001 	bic.w	r0, r0, r1
	resetbit(&tempRes, bit);
	return tempRes;
}
 80033a6:	b2c0      	uxtb	r0, r0
 80033a8:	bd10      	pop	{r4, pc}
 80033aa:	bf00      	nop

080033ac <ucGBFunctionSETHL>:

uint8_t ucGBFunctionSETHL(uint16_t regHLaddr, uint8_t bit){
 80033ac:	b510      	push	{r4, lr}
 80033ae:	460c      	mov	r4, r1
	uint8_t tempRes = ucGBMemoryRead(regHLaddr);
 80033b0:	f000 f8b4 	bl	800351c <ucGBMemoryRead>
	(*n) |= (0x1 << bit);
 80033b4:	2301      	movs	r3, #1
 80033b6:	fa03 f104 	lsl.w	r1, r3, r4
 80033ba:	4308      	orrs	r0, r1
	setbit(&tempRes, bit);
	return tempRes;
}
 80033bc:	b2c0      	uxtb	r0, r0
 80033be:	bd10      	pop	{r4, pc}

080033c0 <vGBMemorySetOP>:
 * @brief Set the current opcode for Debug Printing to LCD screen. See vGBMemoryPrint();
 * @param op current opcode.
 * @return Nothing
 */
void vGBMemorySetOP(uint8_t op){
	current_op = op;
 80033c0:	4b01      	ldr	r3, [pc, #4]	; (80033c8 <vGBMemorySetOP+0x8>)
 80033c2:	7018      	strb	r0, [r3, #0]
}
 80033c4:	4770      	bx	lr
 80033c6:	bf00      	nop
 80033c8:	24001250 	.word	0x24001250

080033cc <vGBMemoryInit>:
 * @details At start up the Joypad Register should read 0xCF to denote that no Joypad buttons are being pressed. The IF register should read
 * 			0xE1 to set the appropriate flags.
 * @return Nothing
 */
void vGBMemoryInit(){
	mem.ram[0xFF00] = 0xCF;
 80033cc:	4b06      	ldr	r3, [pc, #24]	; (80033e8 <vGBMemoryInit+0x1c>)
	mem.ram[0xFF0F] = 0xE1;
 80033ce:	f64f 700f 	movw	r0, #65295	; 0xff0f
	mem.ram[0xFF00] = 0xCF;
 80033d2:	21cf      	movs	r1, #207	; 0xcf
 80033d4:	f503 427f 	add.w	r2, r3, #65280	; 0xff00
void vGBMemoryInit(){
 80033d8:	b410      	push	{r4}
	mem.ram[0xFF0F] = 0xE1;
 80033da:	24e1      	movs	r4, #225	; 0xe1
	mem.ram[0xFF00] = 0xCF;
 80033dc:	7011      	strb	r1, [r2, #0]
	mem.ram[0xFF0F] = 0xE1;
 80033de:	541c      	strb	r4, [r3, r0]
}
 80033e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	24001260 	.word	0x24001260

080033ec <vGBMemoryLoad>:
 * @brief Loads data of amount bytes into Memory maps from mem.ram[0] to mem.ram[bytes - 1].
 * @param data data to be loaded into memory map.
 * @param size amount of bytes.
 * @return Nothing
 */
void vGBMemoryLoad(const void* data, uint32_t bytes){
 80033ec:	4603      	mov	r3, r0
 80033ee:	460a      	mov	r2, r1
	memcpy(mem.ram , data, bytes);
 80033f0:	4801      	ldr	r0, [pc, #4]	; (80033f8 <vGBMemoryLoad+0xc>)
 80033f2:	4619      	mov	r1, r3
 80033f4:	f006 bb74 	b.w	8009ae0 <memcpy>
 80033f8:	24001260 	.word	0x24001260

080033fc <vGBMemoryJoypad>:
 * @return Nothing
 */
void vGBMemoryJoypad(uint8_t data){
	uint32_t value;

	if((data >> 4) & 0x1){
 80033fc:	06c1      	lsls	r1, r0, #27
void vGBMemoryJoypad(uint8_t data){
 80033fe:	b508      	push	{r3, lr}
	if((data >> 4) & 0x1){
 8003400:	d419      	bmi.n	8003436 <vGBMemoryJoypad+0x3a>
		HAL_ADC_Start(&hadc1);
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
	    value = HAL_ADC_GetValue(&hadc1) >> 12;
	}else if((data >> 4) & 0x2){
 8003402:	0903      	lsrs	r3, r0, #4
 8003404:	079a      	lsls	r2, r3, #30
 8003406:	d400      	bmi.n	800340a <vGBMemoryJoypad+0xe>
	}else if(value > 0x2){
	    mem.ram[JOY_ADDR] &= ~(0x2);
	}else{
		mem.ram[JOY_ADDR] &= ~(0x1);
	}
}
 8003408:	bd08      	pop	{r3, pc}
		HAL_ADC_Start(&hadc3);
 800340a:	481a      	ldr	r0, [pc, #104]	; (8003474 <vGBMemoryJoypad+0x78>)
 800340c:	f002 fdda 	bl	8005fc4 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc3, HAL_MAX_DELAY);
 8003410:	f04f 31ff 	mov.w	r1, #4294967295
 8003414:	4817      	ldr	r0, [pc, #92]	; (8003474 <vGBMemoryJoypad+0x78>)
 8003416:	f002 fac3 	bl	80059a0 <HAL_ADC_PollForConversion>
		value = HAL_ADC_GetValue(&hadc3) >> 12;
 800341a:	4816      	ldr	r0, [pc, #88]	; (8003474 <vGBMemoryJoypad+0x78>)
 800341c:	f002 fb4a 	bl	8005ab4 <HAL_ADC_GetValue>
 8003420:	0b00      	lsrs	r0, r0, #12
	if(value == 0xf){
 8003422:	280f      	cmp	r0, #15
 8003424:	d0f0      	beq.n	8003408 <vGBMemoryJoypad+0xc>
	if((value >> 3) & 0x1){
 8003426:	0703      	lsls	r3, r0, #28
 8003428:	d512      	bpl.n	8003450 <vGBMemoryJoypad+0x54>
		mem.ram[JOY_ADDR] &= ~(0x4);
 800342a:	4a13      	ldr	r2, [pc, #76]	; (8003478 <vGBMemoryJoypad+0x7c>)
 800342c:	7813      	ldrb	r3, [r2, #0]
 800342e:	f023 0304 	bic.w	r3, r3, #4
 8003432:	7013      	strb	r3, [r2, #0]
}
 8003434:	bd08      	pop	{r3, pc}
		HAL_ADC_Start(&hadc1);
 8003436:	4811      	ldr	r0, [pc, #68]	; (800347c <vGBMemoryJoypad+0x80>)
 8003438:	f002 fdc4 	bl	8005fc4 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800343c:	f04f 31ff 	mov.w	r1, #4294967295
 8003440:	480e      	ldr	r0, [pc, #56]	; (800347c <vGBMemoryJoypad+0x80>)
 8003442:	f002 faad 	bl	80059a0 <HAL_ADC_PollForConversion>
	    value = HAL_ADC_GetValue(&hadc1) >> 12;
 8003446:	480d      	ldr	r0, [pc, #52]	; (800347c <vGBMemoryJoypad+0x80>)
 8003448:	f002 fb34 	bl	8005ab4 <HAL_ADC_GetValue>
 800344c:	0b00      	lsrs	r0, r0, #12
 800344e:	e7e8      	b.n	8003422 <vGBMemoryJoypad+0x26>
	}else if((value & 0x6) == 0x6){
 8003450:	f000 0306 	and.w	r3, r0, #6
		mem.ram[JOY_ADDR] &= ~(0x8);
 8003454:	4a08      	ldr	r2, [pc, #32]	; (8003478 <vGBMemoryJoypad+0x7c>)
	}else if((value & 0x6) == 0x6){
 8003456:	2b06      	cmp	r3, #6
		mem.ram[JOY_ADDR] &= ~(0x8);
 8003458:	7813      	ldrb	r3, [r2, #0]
	}else if((value & 0x6) == 0x6){
 800345a:	d007      	beq.n	800346c <vGBMemoryJoypad+0x70>
	}else if(value > 0x2){
 800345c:	2802      	cmp	r0, #2
	    mem.ram[JOY_ADDR] &= ~(0x2);
 800345e:	bf8c      	ite	hi
 8003460:	f023 0302 	bichi.w	r3, r3, #2
		mem.ram[JOY_ADDR] &= ~(0x1);
 8003464:	f023 0301 	bicls.w	r3, r3, #1
 8003468:	7013      	strb	r3, [r2, #0]
}
 800346a:	bd08      	pop	{r3, pc}
		mem.ram[JOY_ADDR] &= ~(0x8);
 800346c:	f023 0308 	bic.w	r3, r3, #8
 8003470:	7013      	strb	r3, [r2, #0]
}
 8003472:	bd08      	pop	{r3, pc}
 8003474:	240113a4 	.word	0x240113a4
 8003478:	24011160 	.word	0x24011160
 800347c:	24011340 	.word	0x24011340

08003480 <vGBMemoryWrite>:
 * @details
 * @param address
 * @param data
 */
void vGBMemoryWrite(uint16_t address, uint8_t data){
	if(address == JOY_ADDR){
 8003480:	f5b0 4f7f 	cmp.w	r0, #65280	; 0xff00
 8003484:	d00f      	beq.n	80034a6 <vGBMemoryWrite+0x26>
 *
 * @param address
 * @return
 */
uint8_t ucGBMemoryRead(uint16_t address){
	return mem.ram[address];
 8003486:	4a09      	ldr	r2, [pc, #36]	; (80034ac <vGBMemoryWrite+0x2c>)
 8003488:	f64f 7341 	movw	r3, #65345	; 0xff41
	if(((ucGBMemoryRead(STAT_ADDR) & MODE_3)  == MODE_3) && (address >= VRAM_BASE && address < CARTRAM_BASE))
 800348c:	5cd3      	ldrb	r3, [r2, r3]
 800348e:	f003 0303 	and.w	r3, r3, #3
 8003492:	2b03      	cmp	r3, #3
 8003494:	d001      	beq.n	800349a <vGBMemoryWrite+0x1a>
	mem.ram[address] = data;
 8003496:	5411      	strb	r1, [r2, r0]
}
 8003498:	4770      	bx	lr
	if(((ucGBMemoryRead(STAT_ADDR) & MODE_3)  == MODE_3) && (address >= VRAM_BASE && address < CARTRAM_BASE))
 800349a:	f480 4300 	eor.w	r3, r0, #32768	; 0x8000
 800349e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034a2:	d2f8      	bcs.n	8003496 <vGBMemoryWrite+0x16>
}
 80034a4:	4770      	bx	lr
		vGBMemoryJoypad(data);
 80034a6:	4608      	mov	r0, r1
 80034a8:	f7ff bfa8 	b.w	80033fc <vGBMemoryJoypad>
 80034ac:	24001260 	.word	0x24001260

080034b0 <vGBMemorySetBit>:
	return mem.ram[address];
 80034b0:	4a0b      	ldr	r2, [pc, #44]	; (80034e0 <vGBMemorySetBit+0x30>)
 80034b2:	f64f 7341 	movw	r3, #65345	; 0xff41
	if(((ucGBMemoryRead(STAT_ADDR) & MODE_3)  == MODE_3) && (address >= VRAM_BASE && address < CARTRAM_BASE))
 80034b6:	5cd3      	ldrb	r3, [r2, r3]
 80034b8:	f003 0303 	and.w	r3, r3, #3
 80034bc:	2b03      	cmp	r3, #3
 80034be:	d009      	beq.n	80034d4 <vGBMemorySetBit+0x24>
void vGBMemorySetBit(uint16_t address, uint8_t bit){
 80034c0:	b410      	push	{r4}
	mem.ram[address] |= (0x1 << bit);
 80034c2:	2401      	movs	r4, #1
 80034c4:	5c13      	ldrb	r3, [r2, r0]
 80034c6:	fa04 f101 	lsl.w	r1, r4, r1
 80034ca:	4319      	orrs	r1, r3
 80034cc:	5411      	strb	r1, [r2, r0]
}
 80034ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80034d2:	4770      	bx	lr
	if(((ucGBMemoryRead(STAT_ADDR) & MODE_3)  == MODE_3) && (address >= VRAM_BASE && address < CARTRAM_BASE))
 80034d4:	f480 4300 	eor.w	r3, r0, #32768	; 0x8000
 80034d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034dc:	d2f0      	bcs.n	80034c0 <vGBMemorySetBit+0x10>
 80034de:	4770      	bx	lr
 80034e0:	24001260 	.word	0x24001260

080034e4 <vGBMemoryResetBit>:
	return mem.ram[address];
 80034e4:	4a0c      	ldr	r2, [pc, #48]	; (8003518 <vGBMemoryResetBit+0x34>)
 80034e6:	f64f 7341 	movw	r3, #65345	; 0xff41
	if(((ucGBMemoryRead(STAT_ADDR) & MODE_3)  == MODE_3) && (address >= VRAM_BASE && address < CARTRAM_BASE))
 80034ea:	5cd3      	ldrb	r3, [r2, r3]
 80034ec:	f003 0303 	and.w	r3, r3, #3
 80034f0:	2b03      	cmp	r3, #3
 80034f2:	d00a      	beq.n	800350a <vGBMemoryResetBit+0x26>
void vGBMemoryResetBit(uint16_t address, uint8_t bit){
 80034f4:	b410      	push	{r4}
	mem.ram[address] &= ~(0x1 << bit);
 80034f6:	2401      	movs	r4, #1
 80034f8:	5c13      	ldrb	r3, [r2, r0]
 80034fa:	fa04 f101 	lsl.w	r1, r4, r1
 80034fe:	ea23 0101 	bic.w	r1, r3, r1
 8003502:	5411      	strb	r1, [r2, r0]
}
 8003504:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003508:	4770      	bx	lr
	if(((ucGBMemoryRead(STAT_ADDR) & MODE_3)  == MODE_3) && (address >= VRAM_BASE && address < CARTRAM_BASE))
 800350a:	f480 4300 	eor.w	r3, r0, #32768	; 0x8000
 800350e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003512:	d2ef      	bcs.n	80034f4 <vGBMemoryResetBit+0x10>
 8003514:	4770      	bx	lr
 8003516:	bf00      	nop
 8003518:	24001260 	.word	0x24001260

0800351c <ucGBMemoryRead>:
	return mem.ram[address];
 800351c:	4b01      	ldr	r3, [pc, #4]	; (8003524 <ucGBMemoryRead+0x8>)
}
 800351e:	5c18      	ldrb	r0, [r3, r0]
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	24001260 	.word	0x24001260

08003528 <usGBMemoryReadShort>:
 *
 * @param address
 * @return
 */
uint16_t usGBMemoryReadShort(uint16_t address){
	return *((uint16_t*) &mem.ram[address]);
 8003528:	4b01      	ldr	r3, [pc, #4]	; (8003530 <usGBMemoryReadShort+0x8>)
}
 800352a:	5a18      	ldrh	r0, [r3, r0]
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	24001260 	.word	0x24001260

08003534 <setMode.part.0>:
 * @return Nothing
 */
void setMode(uint8_t mode){
	Mode = mode;
	switch (mode) {
		case MODE_0: vGBMemoryResetBit(STAT_ADDR, 1); vGBMemoryResetBit(STAT_ADDR, 0); break;		// 00
 8003534:	2101      	movs	r1, #1
 8003536:	f64f 7041 	movw	r0, #65345	; 0xff41
void setMode(uint8_t mode){
 800353a:	b508      	push	{r3, lr}
		case MODE_0: vGBMemoryResetBit(STAT_ADDR, 1); vGBMemoryResetBit(STAT_ADDR, 0); break;		// 00
 800353c:	f7ff ffd2 	bl	80034e4 <vGBMemoryResetBit>
 8003540:	2100      	movs	r1, #0
 8003542:	f64f 7041 	movw	r0, #65345	; 0xff41
		case MODE_1: vGBMemoryResetBit(STAT_ADDR, 1);   vGBMemorySetBit(STAT_ADDR, 0); break;		// 01
		case MODE_2:   vGBMemorySetBit(STAT_ADDR, 1); vGBMemoryResetBit(STAT_ADDR, 0); break;		// 10
		case MODE_3:   vGBMemorySetBit(STAT_ADDR, 1);   vGBMemorySetBit(STAT_ADDR, 0); break;		// 11
		default:                                                                       break;
	}
}
 8003546:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		case MODE_0: vGBMemoryResetBit(STAT_ADDR, 1); vGBMemoryResetBit(STAT_ADDR, 0); break;		// 00
 800354a:	f7ff bfcb 	b.w	80034e4 <vGBMemoryResetBit>
 800354e:	bf00      	nop

08003550 <vSetFrameBuffer>:
	memset(gb_frame, 0, 160*144*4);
 8003550:	4b03      	ldr	r3, [pc, #12]	; (8003560 <vSetFrameBuffer+0x10>)
 8003552:	f44f 32b4 	mov.w	r2, #92160	; 0x16800
 8003556:	2100      	movs	r1, #0
 8003558:	6818      	ldr	r0, [r3, #0]
 800355a:	f006 bacf 	b.w	8009afc <memset>
 800355e:	bf00      	nop
 8003560:	24001008 	.word	0x24001008

08003564 <vCheckBGP>:
void vCheckBGP(){
 8003564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t BGP = ucGBMemoryRead(BGP_ADDR);
 8003566:	f64f 7047 	movw	r0, #65351	; 0xff47
			case 2: color_to_pallette[i] = DARK_GREEN;     break;
 800356a:	4f0e      	ldr	r7, [pc, #56]	; (80035a4 <vCheckBGP+0x40>)
	uint8_t BGP = ucGBMemoryRead(BGP_ADDR);
 800356c:	f7ff ffd6 	bl	800351c <ucGBMemoryRead>
			case 3: color_to_pallette[i] = DARKEST_GREEN;  break;
 8003570:	4e0d      	ldr	r6, [pc, #52]	; (80035a8 <vCheckBGP+0x44>)
 8003572:	490e      	ldr	r1, [pc, #56]	; (80035ac <vCheckBGP+0x48>)
	uint8_t BGP = ucGBMemoryRead(BGP_ADDR);
 8003574:	2200      	movs	r2, #0
			case 1: color_to_pallette[i] = LIGHT_GREEN;    break;
 8003576:	4d0e      	ldr	r5, [pc, #56]	; (80035b0 <vCheckBGP+0x4c>)
			case 0: color_to_pallette[i] = LIGHTEST_GREEN; break;
 8003578:	4c0e      	ldr	r4, [pc, #56]	; (80035b4 <vCheckBGP+0x50>)
		switch ((BGP >> (i*2)) & 0x03) {
 800357a:	fa40 f302 	asr.w	r3, r0, r2
 800357e:	f003 0303 	and.w	r3, r3, #3
 8003582:	2b02      	cmp	r3, #2
 8003584:	d00c      	beq.n	80035a0 <vCheckBGP+0x3c>
 8003586:	2b03      	cmp	r3, #3
 8003588:	d008      	beq.n	800359c <vCheckBGP+0x38>
 800358a:	2b01      	cmp	r3, #1
			case 0: color_to_pallette[i] = LIGHTEST_GREEN; break;
 800358c:	bf14      	ite	ne
 800358e:	600c      	strne	r4, [r1, #0]
			case 1: color_to_pallette[i] = LIGHT_GREEN;    break;
 8003590:	600d      	streq	r5, [r1, #0]
	for(int i = 0; i < 4; i++){
 8003592:	3202      	adds	r2, #2
 8003594:	3104      	adds	r1, #4
 8003596:	2a08      	cmp	r2, #8
 8003598:	d1ef      	bne.n	800357a <vCheckBGP+0x16>
}
 800359a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			case 3: color_to_pallette[i] = DARKEST_GREEN;  break;
 800359c:	600e      	str	r6, [r1, #0]
 800359e:	e7f8      	b.n	8003592 <vCheckBGP+0x2e>
			case 2: color_to_pallette[i] = DARK_GREEN;     break;
 80035a0:	600f      	str	r7, [r1, #0]
 80035a2:	e7f6      	b.n	8003592 <vCheckBGP+0x2e>
 80035a4:	ff306230 	.word	0xff306230
 80035a8:	ff0f380f 	.word	0xff0f380f
 80035ac:	24011268 	.word	0x24011268
 80035b0:	ff8bac0f 	.word	0xff8bac0f
 80035b4:	ff9bbc0f 	.word	0xff9bbc0f

080035b8 <getTileLineData>:
uint16_t getTileLineData(uint16_t tile_offset, uint8_t line_offset){
 80035b8:	b538      	push	{r3, r4, r5, lr}
	if (BackWinTileDataAddr == 0x8000){
 80035ba:	4d11      	ldr	r5, [pc, #68]	; (8003600 <getTileLineData+0x48>)
uint16_t getTileLineData(uint16_t tile_offset, uint8_t line_offset){
 80035bc:	460c      	mov	r4, r1
	if (BackWinTileDataAddr == 0x8000){
 80035be:	882b      	ldrh	r3, [r5, #0]
 80035c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
		return usGBMemoryReadShort(BackWinTileDataAddr + (ucGBMemoryRead(BackTileDisplayAddr + tile_offset) * 0x10) + line_offset);
 80035c4:	4b0f      	ldr	r3, [pc, #60]	; (8003604 <getTileLineData+0x4c>)
 80035c6:	881b      	ldrh	r3, [r3, #0]
 80035c8:	4418      	add	r0, r3
 80035ca:	b280      	uxth	r0, r0
	if (BackWinTileDataAddr == 0x8000){
 80035cc:	d00c      	beq.n	80035e8 <getTileLineData+0x30>
		int8_t temp  = (int8_t)(ucGBMemoryRead(BackTileDisplayAddr + tile_offset));
 80035ce:	f7ff ffa5 	bl	800351c <ucGBMemoryRead>
		return usGBMemoryReadShort(BackWinTileDataAddr + temp2 + line_offset);
 80035d2:	8829      	ldrh	r1, [r5, #0]
		uint16_t temp2 =( temp + 128) * 0x10;
 80035d4:	b240      	sxtb	r0, r0
		return usGBMemoryReadShort(BackWinTileDataAddr + temp2 + line_offset);
 80035d6:	440c      	add	r4, r1
		uint16_t temp2 =( temp + 128) * 0x10;
 80035d8:	3080      	adds	r0, #128	; 0x80
		return usGBMemoryReadShort(BackWinTileDataAddr + temp2 + line_offset);
 80035da:	eb04 1000 	add.w	r0, r4, r0, lsl #4
}
 80035de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return usGBMemoryReadShort(BackWinTileDataAddr + temp2 + line_offset);
 80035e2:	b280      	uxth	r0, r0
 80035e4:	f7ff bfa0 	b.w	8003528 <usGBMemoryReadShort>
		return usGBMemoryReadShort(BackWinTileDataAddr + (ucGBMemoryRead(BackTileDisplayAddr + tile_offset) * 0x10) + line_offset);
 80035e8:	f7ff ff98 	bl	800351c <ucGBMemoryRead>
 80035ec:	8829      	ldrh	r1, [r5, #0]
 80035ee:	440c      	add	r4, r1
 80035f0:	eb04 1000 	add.w	r0, r4, r0, lsl #4
}
 80035f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return usGBMemoryReadShort(BackWinTileDataAddr + (ucGBMemoryRead(BackTileDisplayAddr + tile_offset) * 0x10) + line_offset);
 80035f8:	b280      	uxth	r0, r0
 80035fa:	f7ff bf95 	b.w	8003528 <usGBMemoryReadShort>
 80035fe:	bf00      	nop
 8003600:	24011266 	.word	0x24011266
 8003604:	24011278 	.word	0x24011278

08003608 <LYC_check>:
void LYC_check(uint8_t ly){
 8003608:	b510      	push	{r4, lr}
 800360a:	4604      	mov	r4, r0
	if(ly == ucGBMemoryRead(LYC_ADDR)){
 800360c:	f64f 7045 	movw	r0, #65349	; 0xff45
 8003610:	f7ff ff84 	bl	800351c <ucGBMemoryRead>
		vGBMemorySetBit(STAT_ADDR, 2);
 8003614:	2102      	movs	r1, #2
	if(ly == ucGBMemoryRead(LYC_ADDR)){
 8003616:	42a0      	cmp	r0, r4
		vGBMemorySetBit(STAT_ADDR, 2);
 8003618:	f64f 7041 	movw	r0, #65345	; 0xff41
	if(ly == ucGBMemoryRead(LYC_ADDR)){
 800361c:	d003      	beq.n	8003626 <LYC_check+0x1e>
}
 800361e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		vGBMemoryResetBit(STAT_ADDR, 2);
 8003622:	f7ff bf5f 	b.w	80034e4 <vGBMemoryResetBit>
		vGBMemorySetBit(STAT_ADDR, 2);
 8003626:	f7ff ff43 	bl	80034b0 <vGBMemorySetBit>
		if(checkbit(ucGBMemoryRead(STAT_ADDR), 6))
 800362a:	f64f 7041 	movw	r0, #65345	; 0xff41
 800362e:	f7ff ff75 	bl	800351c <ucGBMemoryRead>
 8003632:	2106      	movs	r1, #6
 8003634:	f7ff fa96 	bl	8002b64 <checkbit>
 8003638:	b900      	cbnz	r0, 800363c <LYC_check+0x34>
}
 800363a:	bd10      	pop	{r4, pc}
			vGBMemorySetBit(IF_ADDR, 1);
 800363c:	2101      	movs	r1, #1
 800363e:	f64f 700f 	movw	r0, #65295	; 0xff0f
}
 8003642:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			vGBMemorySetBit(IF_ADDR, 1);
 8003646:	f7ff bf33 	b.w	80034b0 <vGBMemorySetBit>
 800364a:	bf00      	nop

0800364c <setMode>:
void setMode(uint8_t mode){
 800364c:	b508      	push	{r3, lr}
	Mode = mode;
 800364e:	4b18      	ldr	r3, [pc, #96]	; (80036b0 <setMode+0x64>)
 8003650:	7018      	strb	r0, [r3, #0]
	switch (mode) {
 8003652:	2803      	cmp	r0, #3
 8003654:	d82b      	bhi.n	80036ae <setMode+0x62>
 8003656:	e8df f000 	tbb	[pc, r0]
 800365a:	1202      	.short	0x1202
 800365c:	061e      	.short	0x061e
}
 800365e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003662:	f7ff bf67 	b.w	8003534 <setMode.part.0>
		case MODE_3:   vGBMemorySetBit(STAT_ADDR, 1);   vGBMemorySetBit(STAT_ADDR, 0); break;		// 11
 8003666:	2101      	movs	r1, #1
 8003668:	f64f 7041 	movw	r0, #65345	; 0xff41
 800366c:	f7ff ff20 	bl	80034b0 <vGBMemorySetBit>
 8003670:	2100      	movs	r1, #0
 8003672:	f64f 7041 	movw	r0, #65345	; 0xff41
}
 8003676:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		case MODE_3:   vGBMemorySetBit(STAT_ADDR, 1);   vGBMemorySetBit(STAT_ADDR, 0); break;		// 11
 800367a:	f7ff bf19 	b.w	80034b0 <vGBMemorySetBit>
		case MODE_1: vGBMemoryResetBit(STAT_ADDR, 1);   vGBMemorySetBit(STAT_ADDR, 0); break;		// 01
 800367e:	2101      	movs	r1, #1
 8003680:	f64f 7041 	movw	r0, #65345	; 0xff41
 8003684:	f7ff ff2e 	bl	80034e4 <vGBMemoryResetBit>
 8003688:	2100      	movs	r1, #0
 800368a:	f64f 7041 	movw	r0, #65345	; 0xff41
}
 800368e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		case MODE_1: vGBMemoryResetBit(STAT_ADDR, 1);   vGBMemorySetBit(STAT_ADDR, 0); break;		// 01
 8003692:	f7ff bf0d 	b.w	80034b0 <vGBMemorySetBit>
		case MODE_2:   vGBMemorySetBit(STAT_ADDR, 1); vGBMemoryResetBit(STAT_ADDR, 0); break;		// 10
 8003696:	2101      	movs	r1, #1
 8003698:	f64f 7041 	movw	r0, #65345	; 0xff41
 800369c:	f7ff ff08 	bl	80034b0 <vGBMemorySetBit>
 80036a0:	2100      	movs	r1, #0
 80036a2:	f64f 7041 	movw	r0, #65345	; 0xff41
}
 80036a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		case MODE_2:   vGBMemorySetBit(STAT_ADDR, 1); vGBMemoryResetBit(STAT_ADDR, 0); break;		// 10
 80036aa:	f7ff bf1b 	b.w	80034e4 <vGBMemoryResetBit>
}
 80036ae:	bd08      	pop	{r3, pc}
 80036b0:	24011264 	.word	0x24011264

080036b4 <update_buffer>:
 * @param res
 * @param j
 * @param amt
 */
void update_buffer(uint16_t res, int pixelPos, uint16_t amt){
	pixelPos *= amt;
 80036b4:	fb01 f102 	mul.w	r1, r1, r2
	for (int n = 1; n <= amt; n++){
 80036b8:	2a00      	cmp	r2, #0
 80036ba:	d03b      	beq.n	8003734 <update_buffer+0x80>
 80036bc:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
		switch (res){
				case 0x0000: gb_frame[pixelPos + (2 * ly * amt * 160) + (amt * 160 * n)]  = gb_frame[(pixelPos+1) + (2 * ly * amt * 160)  + (amt * 160 * n)] = color_to_pallette[0]; break;
				case 0x0080: gb_frame[pixelPos + (2 * ly * amt * 160) + (amt * 160 * n)]  = gb_frame[(pixelPos+1) + (2 * ly * amt * 160)  + (amt * 160 * n)] = color_to_pallette[1]; break;
				case 0x8000: gb_frame[pixelPos + (2 * ly * amt * 160) + (amt * 160 * n)]  = gb_frame[(pixelPos+1) + (2 * ly * amt * 160)  + (amt * 160 * n)] = color_to_pallette[2]; break;
				case 0x8080: gb_frame[pixelPos + (2 * ly * amt * 160) + (amt * 160 * n)]  = gb_frame[(pixelPos+1) + (2 * ly * amt * 160)  + (amt * 160 * n)] = color_to_pallette[3]; break;
 80036c0:	4b1d      	ldr	r3, [pc, #116]	; (8003738 <update_buffer+0x84>)
void update_buffer(uint16_t res, int pixelPos, uint16_t amt){
 80036c2:	b4f0      	push	{r4, r5, r6, r7}
				case 0x8080: gb_frame[pixelPos + (2 * ly * amt * 160) + (amt * 160 * n)]  = gb_frame[(pixelPos+1) + (2 * ly * amt * 160)  + (amt * 160 * n)] = color_to_pallette[3]; break;
 80036c4:	4d1d      	ldr	r5, [pc, #116]	; (800373c <update_buffer+0x88>)
 80036c6:	1c4c      	adds	r4, r1, #1
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	1c56      	adds	r6, r2, #1
 80036cc:	7829      	ldrb	r1, [r5, #0]
 80036ce:	ea4f 15cc 	mov.w	r5, ip, lsl #7
				case 0x8000: gb_frame[pixelPos + (2 * ly * amt * 160) + (amt * 160 * n)]  = gb_frame[(pixelPos+1) + (2 * ly * amt * 160)  + (amt * 160 * n)] = color_to_pallette[2]; break;
 80036d2:	4f1b      	ldr	r7, [pc, #108]	; (8003740 <update_buffer+0x8c>)
				case 0x8080: gb_frame[pixelPos + (2 * ly * amt * 160) + (amt * 160 * n)]  = gb_frame[(pixelPos+1) + (2 * ly * amt * 160)  + (amt * 160 * n)] = color_to_pallette[3]; break;
 80036d4:	fb02 f101 	mul.w	r1, r2, r1
	for (int n = 1; n <= amt; n++){
 80036d8:	2201      	movs	r2, #1
				case 0x8080: gb_frame[pixelPos + (2 * ly * amt * 160) + (amt * 160 * n)]  = gb_frame[(pixelPos+1) + (2 * ly * amt * 160)  + (amt * 160 * n)] = color_to_pallette[3]; break;
 80036da:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80036de:	eb04 1181 	add.w	r1, r4, r1, lsl #6
		switch (res){
 80036e2:	f248 0480 	movw	r4, #32896	; 0x8080
 80036e6:	eb01 114c 	add.w	r1, r1, ip, lsl #5
 80036ea:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80036ee:	e008      	b.n	8003702 <update_buffer+0x4e>
 80036f0:	2880      	cmp	r0, #128	; 0x80
 80036f2:	d102      	bne.n	80036fa <update_buffer+0x46>
				case 0x0080: gb_frame[pixelPos + (2 * ly * amt * 160) + (amt * 160 * n)]  = gb_frame[(pixelPos+1) + (2 * ly * amt * 160)  + (amt * 160 * n)] = color_to_pallette[1]; break;
 80036f4:	6879      	ldr	r1, [r7, #4]
 80036f6:	e943 1101 	strd	r1, r1, [r3, #-4]
	for (int n = 1; n <= amt; n++){
 80036fa:	3201      	adds	r2, #1
 80036fc:	442b      	add	r3, r5
 80036fe:	4296      	cmp	r6, r2
 8003700:	d00c      	beq.n	800371c <update_buffer+0x68>
		switch (res){
 8003702:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8003706:	d011      	beq.n	800372c <update_buffer+0x78>
 8003708:	d80a      	bhi.n	8003720 <update_buffer+0x6c>
 800370a:	2800      	cmp	r0, #0
 800370c:	d1f0      	bne.n	80036f0 <update_buffer+0x3c>
	for (int n = 1; n <= amt; n++){
 800370e:	3201      	adds	r2, #1
				case 0x0000: gb_frame[pixelPos + (2 * ly * amt * 160) + (amt * 160 * n)]  = gb_frame[(pixelPos+1) + (2 * ly * amt * 160)  + (amt * 160 * n)] = color_to_pallette[0]; break;
 8003710:	6839      	ldr	r1, [r7, #0]
	for (int n = 1; n <= amt; n++){
 8003712:	4296      	cmp	r6, r2
				case 0x0000: gb_frame[pixelPos + (2 * ly * amt * 160) + (amt * 160 * n)]  = gb_frame[(pixelPos+1) + (2 * ly * amt * 160)  + (amt * 160 * n)] = color_to_pallette[0]; break;
 8003714:	e943 1101 	strd	r1, r1, [r3, #-4]
	for (int n = 1; n <= amt; n++){
 8003718:	442b      	add	r3, r5
 800371a:	d1f2      	bne.n	8003702 <update_buffer+0x4e>
				default: break;
			}
	}

}
 800371c:	bcf0      	pop	{r4, r5, r6, r7}
 800371e:	4770      	bx	lr
		switch (res){
 8003720:	42a0      	cmp	r0, r4
 8003722:	d1ea      	bne.n	80036fa <update_buffer+0x46>
				case 0x8080: gb_frame[pixelPos + (2 * ly * amt * 160) + (amt * 160 * n)]  = gb_frame[(pixelPos+1) + (2 * ly * amt * 160)  + (amt * 160 * n)] = color_to_pallette[3]; break;
 8003724:	68f9      	ldr	r1, [r7, #12]
 8003726:	e943 1101 	strd	r1, r1, [r3, #-4]
 800372a:	e7e6      	b.n	80036fa <update_buffer+0x46>
				case 0x8000: gb_frame[pixelPos + (2 * ly * amt * 160) + (amt * 160 * n)]  = gb_frame[(pixelPos+1) + (2 * ly * amt * 160)  + (amt * 160 * n)] = color_to_pallette[2]; break;
 800372c:	68b9      	ldr	r1, [r7, #8]
 800372e:	e943 1101 	strd	r1, r1, [r3, #-4]
 8003732:	e7e2      	b.n	80036fa <update_buffer+0x46>
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	24001008 	.word	0x24001008
 800373c:	2400109a 	.word	0x2400109a
 8003740:	24011268 	.word	0x24011268

08003744 <vGBPPUDrawLineBackground>:

void vGBPPUDrawLineBackground(uint8_t ly, uint8_t SCX, uint8_t SCY){
	uint16_t tile_offset = (((SCY + ly) / 8) * 32) + (SCX / 8);			                   	   // gives the address offset in the tile map
 8003744:	4402      	add	r2, r0
void vGBPPUDrawLineBackground(uint8_t ly, uint8_t SCX, uint8_t SCY){
 8003746:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t tile_offset = (((SCY + ly) / 8) * 32) + (SCX / 8);			                   	   // gives the address offset in the tile map
 800374a:	10d3      	asrs	r3, r2, #3
	uint8_t line_offset = (((SCY % 8) + ly) % 8) * 2;										   // gives the line offset in the tile
 800374c:	f002 0207 	and.w	r2, r2, #7
	uint16_t tile_offset = (((SCY + ly) / 8) * 32) + (SCX / 8);			                   	   // gives the address offset in the tile map
 8003750:	08ce      	lsrs	r6, r1, #3
	uint8_t pixl_offset = SCX % 8;											                   // gives current pixel offset
 8003752:	f001 0407 	and.w	r4, r1, #7
	uint8_t line_offset = (((SCY % 8) + ly) % 8) * 2;										   // gives the line offset in the tile
 8003756:	ea4f 0842 	mov.w	r8, r2, lsl #1

	uint16_t tile_data = getTileLineData(tile_offset, line_offset);                            // tile data holds tile line information

	for(int j = 0; j < 160; j++){
 800375a:	f04f 0900 	mov.w	r9, #0
	uint16_t tile_offset = (((SCY + ly) / 8) * 32) + (SCX / 8);			                   	   // gives the address offset in the tile map
 800375e:	eb06 1643 	add.w	r6, r6, r3, lsl #5

		update_buffer(((tile_data << pixl_offset) & 0x8080), j,  2);
 8003762:	4f12      	ldr	r7, [pc, #72]	; (80037ac <vGBPPUDrawLineBackground+0x68>)
	uint16_t tile_data = getTileLineData(tile_offset, line_offset);                            // tile data holds tile line information
 8003764:	4641      	mov	r1, r8
 8003766:	4630      	mov	r0, r6
 8003768:	f7ff ff26 	bl	80035b8 <getTileLineData>
 800376c:	4605      	mov	r5, r0
	for(int j = 0; j < 160; j++){
 800376e:	e002      	b.n	8003776 <vGBPPUDrawLineBackground+0x32>
 8003770:	f1b9 0fa0 	cmp.w	r9, #160	; 0xa0
 8003774:	d018      	beq.n	80037a8 <vGBPPUDrawLineBackground+0x64>
		update_buffer(((tile_data << pixl_offset) & 0x8080), j,  2);
 8003776:	fa05 f304 	lsl.w	r3, r5, r4
		pixl_offset++;
 800377a:	3401      	adds	r4, #1
		update_buffer(((tile_data << pixl_offset) & 0x8080), j,  2);
 800377c:	4649      	mov	r1, r9
 800377e:	2202      	movs	r2, #2
 8003780:	403b      	ands	r3, r7
		pixl_offset++;
 8003782:	b2e4      	uxtb	r4, r4
	for(int j = 0; j < 160; j++){
 8003784:	f109 0901 	add.w	r9, r9, #1
		update_buffer(((tile_data << pixl_offset) & 0x8080), j,  2);
 8003788:	b298      	uxth	r0, r3
 800378a:	f7ff ff93 	bl	80036b4 <update_buffer>

		if(pixl_offset == 8){
 800378e:	2c08      	cmp	r4, #8
 8003790:	d1ee      	bne.n	8003770 <vGBPPUDrawLineBackground+0x2c>
			tile_offset++;
 8003792:	3601      	adds	r6, #1
			pixl_offset = 0;
			tile_data = getTileLineData(tile_offset, line_offset);
 8003794:	4641      	mov	r1, r8
			pixl_offset = 0;
 8003796:	2400      	movs	r4, #0
			tile_offset++;
 8003798:	b2b6      	uxth	r6, r6
			tile_data = getTileLineData(tile_offset, line_offset);
 800379a:	4630      	mov	r0, r6
 800379c:	f7ff ff0c 	bl	80035b8 <getTileLineData>
	for(int j = 0; j < 160; j++){
 80037a0:	f1b9 0fa0 	cmp.w	r9, #160	; 0xa0
			tile_data = getTileLineData(tile_offset, line_offset);
 80037a4:	4605      	mov	r5, r0
	for(int j = 0; j < 160; j++){
 80037a6:	d1e6      	bne.n	8003776 <vGBPPUDrawLineBackground+0x32>

		}

	}
}
 80037a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80037ac:	ffff8080 	.word	0xffff8080

080037b0 <vGBPPUDrawLine>:
 * @param ly lY Register Data
 * @param SCX Scroll X Register
 * @param SCY Scroll Y Register
 * @returns Nothing
 */
void vGBPPUDrawLine(uint8_t ly, uint8_t SCX, uint8_t SCY){
 80037b0:	b570      	push	{r4, r5, r6, lr}
 80037b2:	4604      	mov	r4, r0

	if(ucGBMemoryRead(LCDC_ADDR) & 0x01){
 80037b4:	f64f 7040 	movw	r0, #65344	; 0xff40
void vGBPPUDrawLine(uint8_t ly, uint8_t SCX, uint8_t SCY){
 80037b8:	460d      	mov	r5, r1
 80037ba:	4616      	mov	r6, r2
	if(ucGBMemoryRead(LCDC_ADDR) & 0x01){
 80037bc:	f7ff feae 	bl	800351c <ucGBMemoryRead>
 80037c0:	07c3      	lsls	r3, r0, #31
 80037c2:	d405      	bmi.n	80037d0 <vGBPPUDrawLine+0x20>
		vGBPPUDrawLineBackground(ly, SCX, SCY);
		if(ucGBMemoryRead(LCDC_ADDR) & 0x20)
			vGBPPUDrawLineWindow(ly);
	}
	if(ucGBMemoryRead(LCDC_ADDR) & 0x02)
 80037c4:	f64f 7040 	movw	r0, #65344	; 0xff40
		vGBPPUDrawLineObjects();
}
 80037c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	if(ucGBMemoryRead(LCDC_ADDR) & 0x02)
 80037cc:	f7ff bea6 	b.w	800351c <ucGBMemoryRead>
		vGBPPUDrawLineBackground(ly, SCX, SCY);
 80037d0:	4632      	mov	r2, r6
 80037d2:	4629      	mov	r1, r5
 80037d4:	4620      	mov	r0, r4
 80037d6:	f7ff ffb5 	bl	8003744 <vGBPPUDrawLineBackground>
		if(ucGBMemoryRead(LCDC_ADDR) & 0x20)
 80037da:	f64f 7040 	movw	r0, #65344	; 0xff40
 80037de:	f7ff fe9d 	bl	800351c <ucGBMemoryRead>
	if(ucGBMemoryRead(LCDC_ADDR) & 0x02)
 80037e2:	f64f 7040 	movw	r0, #65344	; 0xff40
}
 80037e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	if(ucGBMemoryRead(LCDC_ADDR) & 0x02)
 80037ea:	f7ff be97 	b.w	800351c <ucGBMemoryRead>
 80037ee:	bf00      	nop

080037f0 <gbPPUStep>:
void gbPPUStep(){
 80037f0:	b530      	push	{r4, r5, lr}
	if(ucGBMemoryRead(LCDC_ADDR) & 0x80){															// check MSB of LCDC for screen en
 80037f2:	f64f 7040 	movw	r0, #65344	; 0xff40
void gbPPUStep(){
 80037f6:	b083      	sub	sp, #12
	if(ucGBMemoryRead(LCDC_ADDR) & 0x80){															// check MSB of LCDC for screen en
 80037f8:	f7ff fe90 	bl	800351c <ucGBMemoryRead>
 80037fc:	0603      	lsls	r3, r0, #24
 80037fe:	d401      	bmi.n	8003804 <gbPPUStep+0x14>
}
 8003800:	b003      	add	sp, #12
 8003802:	bd30      	pop	{r4, r5, pc}
		tStatesTotal += ucGetTstate();
 8003804:	4c56      	ldr	r4, [pc, #344]	; (8003960 <gbPPUStep+0x170>)
 8003806:	f7ff f891 	bl	800292c <ucGetTstate>
			ly++;
 800380a:	4d56      	ldr	r5, [pc, #344]	; (8003964 <gbPPUStep+0x174>)
		tStatesTotal += ucGetTstate();
 800380c:	6823      	ldr	r3, [r4, #0]
 800380e:	4418      	add	r0, r3
		if (tStatesTotal > 456){												// end of hblank or vblank
 8003810:	f5b0 7fe4 	cmp.w	r0, #456	; 0x1c8
		tStatesTotal += ucGetTstate();
 8003814:	6020      	str	r0, [r4, #0]
		if (tStatesTotal > 456){												// end of hblank or vblank
 8003816:	d90d      	bls.n	8003834 <gbPPUStep+0x44>
			ly++;
 8003818:	7829      	ldrb	r1, [r5, #0]
 800381a:	3101      	adds	r1, #1
 800381c:	b2c9      	uxtb	r1, r1
			if(ly > 153){												// end of vblank
 800381e:	2999      	cmp	r1, #153	; 0x99
			ly++;
 8003820:	7029      	strb	r1, [r5, #0]
			if(ly > 153){												// end of vblank
 8003822:	d87e      	bhi.n	8003922 <gbPPUStep+0x132>
			vGBMemoryWrite(LY_ADDR, ly);								// update LY register
 8003824:	f64f 7044 	movw	r0, #65348	; 0xff44
 8003828:	f7ff fe2a 	bl	8003480 <vGBMemoryWrite>
			tStatesTotal -= 456;
 800382c:	6823      	ldr	r3, [r4, #0]
 800382e:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8003832:	6023      	str	r3, [r4, #0]
		LYC_check(ly);
 8003834:	7828      	ldrb	r0, [r5, #0]
 8003836:	f7ff fee7 	bl	8003608 <LYC_check>
		if (ly > 143){													// vblank
 800383a:	782b      	ldrb	r3, [r5, #0]
 800383c:	2b8f      	cmp	r3, #143	; 0x8f
 800383e:	d80c      	bhi.n	800385a <gbPPUStep+0x6a>
			if (tStatesTotal <= 80 && Mode != MODE_2)											// oam
 8003840:	6823      	ldr	r3, [r4, #0]
 8003842:	2b50      	cmp	r3, #80	; 0x50
 8003844:	d81d      	bhi.n	8003882 <gbPPUStep+0x92>
 8003846:	4b48      	ldr	r3, [pc, #288]	; (8003968 <gbPPUStep+0x178>)
 8003848:	781b      	ldrb	r3, [r3, #0]
 800384a:	2b02      	cmp	r3, #2
 800384c:	d0d8      	beq.n	8003800 <gbPPUStep+0x10>
				setMode(MODE_2);
 800384e:	2002      	movs	r0, #2
}
 8003850:	b003      	add	sp, #12
 8003852:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
				setMode(MODE_3);
 8003856:	f7ff bef9 	b.w	800364c <setMode>
			setMode(MODE_1);
 800385a:	2001      	movs	r0, #1
 800385c:	f7ff fef6 	bl	800364c <setMode>
			if(checkbit(ucGBMemoryRead(STAT_ADDR), 4))
 8003860:	f64f 7041 	movw	r0, #65345	; 0xff41
 8003864:	f7ff fe5a 	bl	800351c <ucGBMemoryRead>
 8003868:	2104      	movs	r1, #4
 800386a:	f7ff f97b 	bl	8002b64 <checkbit>
 800386e:	2800      	cmp	r0, #0
 8003870:	d16a      	bne.n	8003948 <gbPPUStep+0x158>
			vGBMemorySetBit(IF_ADDR, 0);
 8003872:	2100      	movs	r1, #0
					vGBMemorySetBit(IF_ADDR, 1);
 8003874:	f64f 700f 	movw	r0, #65295	; 0xff0f
}
 8003878:	b003      	add	sp, #12
 800387a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
					vGBMemorySetBit(IF_ADDR, 1);
 800387e:	f7ff be17 	b.w	80034b0 <vGBMemorySetBit>
			else if(tStatesTotal > 80 && tStatesTotal <= 252 && Mode != MODE_3){										// vram
 8003882:	f1a3 0251 	sub.w	r2, r3, #81	; 0x51
 8003886:	2aab      	cmp	r2, #171	; 0xab
 8003888:	d833      	bhi.n	80038f2 <gbPPUStep+0x102>
 800388a:	4b37      	ldr	r3, [pc, #220]	; (8003968 <gbPPUStep+0x178>)
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	2b03      	cmp	r3, #3
 8003890:	d0b6      	beq.n	8003800 <gbPPUStep+0x10>
				vCheckBGP();
 8003892:	f7ff fe67 	bl	8003564 <vCheckBGP>
	BackWinTileDataAddr = (ucGBMemoryRead(LCDC_ADDR) & 0x10) ? TILE_DATA_UNSIGNED_ADDR : TILE_DATA_SIGNED_ADDR;
 8003896:	f64f 7040 	movw	r0, #65344	; 0xff40
 800389a:	f7ff fe3f 	bl	800351c <ucGBMemoryRead>
 800389e:	4602      	mov	r2, r0
 80038a0:	4b32      	ldr	r3, [pc, #200]	; (800396c <gbPPUStep+0x17c>)
	BackTileDisplayAddr = (ucGBMemoryRead(LCDC_ADDR) & 0x08) ? TILE_MAP_LOCATION_HIGH : TILE_MAP_LOCATION_LOW;
 80038a2:	f64f 7040 	movw	r0, #65344	; 0xff40
	BackWinTileDataAddr = (ucGBMemoryRead(LCDC_ADDR) & 0x10) ? TILE_DATA_UNSIGNED_ADDR : TILE_DATA_SIGNED_ADDR;
 80038a6:	f012 0f10 	tst.w	r2, #16
 80038aa:	bf14      	ite	ne
 80038ac:	f44f 4200 	movne.w	r2, #32768	; 0x8000
 80038b0:	f44f 4208 	moveq.w	r2, #34816	; 0x8800
 80038b4:	801a      	strh	r2, [r3, #0]
	BackTileDisplayAddr = (ucGBMemoryRead(LCDC_ADDR) & 0x08) ? TILE_MAP_LOCATION_HIGH : TILE_MAP_LOCATION_LOW;
 80038b6:	f7ff fe31 	bl	800351c <ucGBMemoryRead>
 80038ba:	4602      	mov	r2, r0
 80038bc:	4b2c      	ldr	r3, [pc, #176]	; (8003970 <gbPPUStep+0x180>)
				vGBPPUDrawLine(ly, ucGBMemoryRead(SCX_ADDR), ucGBMemoryRead(SCY_ADDR));
 80038be:	f64f 7043 	movw	r0, #65347	; 0xff43
 80038c2:	782c      	ldrb	r4, [r5, #0]
	BackTileDisplayAddr = (ucGBMemoryRead(LCDC_ADDR) & 0x08) ? TILE_MAP_LOCATION_HIGH : TILE_MAP_LOCATION_LOW;
 80038c4:	f012 0f08 	tst.w	r2, #8
 80038c8:	bf14      	ite	ne
 80038ca:	f44f 421c 	movne.w	r2, #39936	; 0x9c00
 80038ce:	f44f 4218 	moveq.w	r2, #38912	; 0x9800
 80038d2:	801a      	strh	r2, [r3, #0]
				vGBPPUDrawLine(ly, ucGBMemoryRead(SCX_ADDR), ucGBMemoryRead(SCY_ADDR));
 80038d4:	f7ff fe22 	bl	800351c <ucGBMemoryRead>
 80038d8:	4601      	mov	r1, r0
 80038da:	f64f 7042 	movw	r0, #65346	; 0xff42
 80038de:	9101      	str	r1, [sp, #4]
 80038e0:	f7ff fe1c 	bl	800351c <ucGBMemoryRead>
 80038e4:	9901      	ldr	r1, [sp, #4]
 80038e6:	4602      	mov	r2, r0
 80038e8:	4620      	mov	r0, r4
 80038ea:	f7ff ff61 	bl	80037b0 <vGBPPUDrawLine>
				setMode(MODE_3);
 80038ee:	2003      	movs	r0, #3
 80038f0:	e7ae      	b.n	8003850 <gbPPUStep+0x60>
			}else if(tStatesTotal > 252 && tStatesTotal <= 456 && Mode != MODE_0){										// hblank
 80038f2:	3bfd      	subs	r3, #253	; 0xfd
 80038f4:	2bcb      	cmp	r3, #203	; 0xcb
 80038f6:	d883      	bhi.n	8003800 <gbPPUStep+0x10>
 80038f8:	4b1b      	ldr	r3, [pc, #108]	; (8003968 <gbPPUStep+0x178>)
 80038fa:	781a      	ldrb	r2, [r3, #0]
 80038fc:	2a00      	cmp	r2, #0
 80038fe:	f43f af7f 	beq.w	8003800 <gbPPUStep+0x10>
	Mode = mode;
 8003902:	2200      	movs	r2, #0
 8003904:	701a      	strb	r2, [r3, #0]
	switch (mode) {
 8003906:	f7ff fe15 	bl	8003534 <setMode.part.0>
				if(checkbit(ucGBMemoryRead(STAT_ADDR), 3))
 800390a:	f64f 7041 	movw	r0, #65345	; 0xff41
 800390e:	f7ff fe05 	bl	800351c <ucGBMemoryRead>
 8003912:	2103      	movs	r1, #3
 8003914:	f7ff f926 	bl	8002b64 <checkbit>
 8003918:	2800      	cmp	r0, #0
 800391a:	f43f af71 	beq.w	8003800 <gbPPUStep+0x10>
					vGBMemorySetBit(IF_ADDR, 1);
 800391e:	2101      	movs	r1, #1
 8003920:	e7a8      	b.n	8003874 <gbPPUStep+0x84>
				dummy2_code(gb_frame);
 8003922:	4b14      	ldr	r3, [pc, #80]	; (8003974 <gbPPUStep+0x184>)
 8003924:	6818      	ldr	r0, [r3, #0]
 8003926:	f000 facf 	bl	8003ec8 <dummy2_code>
				setMode(MODE_2);
 800392a:	2002      	movs	r0, #2
 800392c:	f7ff fe8e 	bl	800364c <setMode>
				ly = 0;
 8003930:	2300      	movs	r3, #0
				if(checkbit(ucGBMemoryRead(STAT_ADDR), 5))
 8003932:	f64f 7041 	movw	r0, #65345	; 0xff41
				ly = 0;
 8003936:	702b      	strb	r3, [r5, #0]
				if(checkbit(ucGBMemoryRead(STAT_ADDR), 5))
 8003938:	f7ff fdf0 	bl	800351c <ucGBMemoryRead>
 800393c:	2105      	movs	r1, #5
 800393e:	f7ff f911 	bl	8002b64 <checkbit>
 8003942:	b938      	cbnz	r0, 8003954 <gbPPUStep+0x164>
 8003944:	7829      	ldrb	r1, [r5, #0]
 8003946:	e76d      	b.n	8003824 <gbPPUStep+0x34>
				vGBMemorySetBit(IF_ADDR, 1);
 8003948:	2101      	movs	r1, #1
 800394a:	f64f 700f 	movw	r0, #65295	; 0xff0f
 800394e:	f7ff fdaf 	bl	80034b0 <vGBMemorySetBit>
 8003952:	e78e      	b.n	8003872 <gbPPUStep+0x82>
					vGBMemorySetBit(IF_ADDR, 1);
 8003954:	2101      	movs	r1, #1
 8003956:	f64f 700f 	movw	r0, #65295	; 0xff0f
 800395a:	f7ff fda9 	bl	80034b0 <vGBMemorySetBit>
 800395e:	e7f1      	b.n	8003944 <gbPPUStep+0x154>
 8003960:	24011260 	.word	0x24011260
 8003964:	2400109a 	.word	0x2400109a
 8003968:	24011264 	.word	0x24011264
 800396c:	24011266 	.word	0x24011266
 8003970:	24011278 	.word	0x24011278
 8003974:	24001008 	.word	0x24001008

08003978 <getRomPointer>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
const unsigned char* getRomPointer(){
	return rom;
 8003978:	4b01      	ldr	r3, [pc, #4]	; (8003980 <getRomPointer+0x8>)
}
 800397a:	6818      	ldr	r0, [r3, #0]
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop
 8003980:	2400100c 	.word	0x2400100c

08003984 <SystemClock_Config>:
  *            Flash Latency(WS)              = 4
  * @param  None
  * @retval None
  */
void SystemClock_Config(void)
{
 8003984:	b570      	push	{r4, r5, r6, lr}
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef ret = HAL_OK;

  /*!< Supply configuration update enable */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8003986:	2004      	movs	r0, #4
{
 8003988:	b09e      	sub	sp, #120	; 0x78
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800398a:	f003 ff4d 	bl	8007828 <HAL_PWREx_ConfigSupply>

  /* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800398e:	4a2f      	ldr	r2, [pc, #188]	; (8003a4c <SystemClock_Config+0xc8>)
 8003990:	2300      	movs	r3, #0
 8003992:	9301      	str	r3, [sp, #4]
 8003994:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003996:	4b2e      	ldr	r3, [pc, #184]	; (8003a50 <SystemClock_Config+0xcc>)
 8003998:	f021 0101 	bic.w	r1, r1, #1

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800399c:	4618      	mov	r0, r3
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800399e:	62d1      	str	r1, [r2, #44]	; 0x2c
 80039a0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80039a2:	f002 0201 	and.w	r2, r2, #1
 80039a6:	9201      	str	r2, [sp, #4]
 80039a8:	699a      	ldr	r2, [r3, #24]
 80039aa:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80039ae:	619a      	str	r2, [r3, #24]
 80039b0:	699b      	ldr	r3, [r3, #24]
 80039b2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80039b6:	9301      	str	r3, [sp, #4]
 80039b8:	9b01      	ldr	r3, [sp, #4]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80039ba:	6983      	ldr	r3, [r0, #24]
 80039bc:	049b      	lsls	r3, r3, #18
 80039be:	d5fc      	bpl.n	80039ba <SystemClock_Config+0x36>

  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80039c0:	2101      	movs	r1, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80039c2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
 80039c6:	2200      	movs	r2, #0
  RCC_OscInitStruct.CSIState = RCC_CSI_OFF;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80039c8:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;

  RCC_OscInitStruct.PLL.PLLM = 5;
 80039ca:	2605      	movs	r6, #5
  RCC_OscInitStruct.PLL.PLLN = 160;
 80039cc:	25a0      	movs	r5, #160	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLQ = 16;						// changed from 4 to 16 to make i2s work

  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80039ce:	2408      	movs	r4, #8
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80039d0:	910b      	str	r1, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = 16;						// changed from 4 to 16 to make i2s work
 80039d2:	2110      	movs	r1, #16
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80039d4:	900c      	str	r0, [sp, #48]	; 0x30
  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80039d6:	a80b      	add	r0, sp, #44	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
 80039d8:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.CSIState = RCC_CSI_OFF;
 80039da:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = 2;
 80039dc:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLR = 2;
 80039de:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLQ = 16;						// changed from 4 to 16 to make i2s work
 80039e0:	9119      	str	r1, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80039e2:	941b      	str	r4, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80039e4:	e9cd 221c 	strd	r2, r2, [sp, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80039e8:	e9cd 3314 	strd	r3, r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 80039ec:	e9cd 6516 	strd	r6, r5, [sp, #88]	; 0x58
  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80039f0:	f003 ff56 	bl	80078a0 <HAL_RCC_OscConfig>
  if(ret != HAL_OK)
 80039f4:	b108      	cbz	r0, 80039fa <SystemClock_Config+0x76>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80039f6:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80039f8:	e7fe      	b.n	80039f8 <SystemClock_Config+0x74>
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80039fa:	2340      	movs	r3, #64	; 0x40
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 | \
 80039fc:	263f      	movs	r6, #63	; 0x3f
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80039fe:	2503      	movs	r5, #3
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8003a00:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8003a04:	9005      	str	r0, [sp, #20]
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 8003a06:	2104      	movs	r1, #4
 8003a08:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8003a0a:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003a0c:	e9cd 6503 	strd	r6, r5, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8003a10:	e9cd 3307 	strd	r3, r3, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8003a14:	e9cd 2309 	strd	r2, r3, [sp, #36]	; 0x24
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 8003a18:	f004 fad8 	bl	8007fcc <HAL_RCC_ClockConfig>
  if(ret != HAL_OK)
 8003a1c:	b108      	cbz	r0, 8003a22 <SystemClock_Config+0x9e>
 8003a1e:	b672      	cpsid	i
  while (1)
 8003a20:	e7fe      	b.n	8003a20 <SystemClock_Config+0x9c>
  __HAL_RCC_CSI_ENABLE() ;
 8003a22:	4b0c      	ldr	r3, [pc, #48]	; (8003a54 <SystemClock_Config+0xd0>)
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003a2a:	601a      	str	r2, [r3, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE() ;
 8003a2c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8003a30:	f042 0202 	orr.w	r2, r2, #2
 8003a34:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8003a38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003a3c:	f003 0302 	and.w	r3, r3, #2
 8003a40:	9302      	str	r3, [sp, #8]
 8003a42:	9b02      	ldr	r3, [sp, #8]
  HAL_EnableCompensationCell();
 8003a44:	f001 ffa4 	bl	8005990 <HAL_EnableCompensationCell>
}
 8003a48:	b01e      	add	sp, #120	; 0x78
 8003a4a:	bd70      	pop	{r4, r5, r6, pc}
 8003a4c:	58000400 	.word	0x58000400
 8003a50:	58024800 	.word	0x58024800
 8003a54:	58024400 	.word	0x58024400

08003a58 <PeriphCommonClock_Config>:
{
 8003a58:	b530      	push	{r4, r5, lr}
 8003a5a:	b0b1      	sub	sp, #196	; 0xc4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003a5c:	229c      	movs	r2, #156	; 0x9c
 8003a5e:	2100      	movs	r1, #0
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 8003a60:	250c      	movs	r5, #12
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003a62:	a809      	add	r0, sp, #36	; 0x24
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8003a64:	24c0      	movs	r4, #192	; 0xc0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003a66:	f006 f849 	bl	8009afc <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003a6a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8003a6e:	2302      	movs	r3, #2
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8003a70:	2120      	movs	r1, #32
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8003a72:	2200      	movs	r2, #0
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003a74:	9000      	str	r0, [sp, #0]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a76:	4668      	mov	r0, sp
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8003a78:	9301      	str	r3, [sp, #4]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8003a7a:	9305      	str	r3, [sp, #20]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 8003a7c:	9502      	str	r5, [sp, #8]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8003a7e:	9208      	str	r2, [sp, #32]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8003a80:	e9cd 3303 	strd	r3, r3, [sp, #12]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8003a84:	e9cd 4106 	strd	r4, r1, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a88:	f004 fce4 	bl	8008454 <HAL_RCCEx_PeriphCLKConfig>
 8003a8c:	b108      	cbz	r0, 8003a92 <PeriphCommonClock_Config+0x3a>
 8003a8e:	b672      	cpsid	i
  while (1)
 8003a90:	e7fe      	b.n	8003a90 <PeriphCommonClock_Config+0x38>
}
 8003a92:	b031      	add	sp, #196	; 0xc4
 8003a94:	bd30      	pop	{r4, r5, pc}
 8003a96:	bf00      	nop

08003a98 <main>:
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8003a98:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a9c:	49c6      	ldr	r1, [pc, #792]	; (8003db8 <main+0x320>)
 8003a9e:	e002      	b.n	8003aa6 <main+0xe>
 8003aa0:	3b01      	subs	r3, #1
 8003aa2:	f000 8108 	beq.w	8003cb6 <main+0x21e>
 8003aa6:	680a      	ldr	r2, [r1, #0]
 8003aa8:	0410      	lsls	r0, r2, #16
 8003aaa:	d4f9      	bmi.n	8003aa0 <main+0x8>
{
 8003aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ab0:	b092      	sub	sp, #72	; 0x48
  HAL_Init();
 8003ab2:	f001 ff09 	bl	80058c8 <HAL_Init>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8003ab6:	4ac1      	ldr	r2, [pc, #772]	; (8003dbc <main+0x324>)
 8003ab8:	6953      	ldr	r3, [r2, #20]
 8003aba:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
 8003abe:	d111      	bne.n	8003ae4 <main+0x4c>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003ac0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003ac4:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8003ac8:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8003acc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003ad0:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8003ad4:	6953      	ldr	r3, [r2, #20]
 8003ad6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ada:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8003adc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003ae0:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8003ae4:	4ab5      	ldr	r2, [pc, #724]	; (8003dbc <main+0x324>)
 8003ae6:	6953      	ldr	r3, [r2, #20]
 8003ae8:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 8003aec:	d124      	bne.n	8003b38 <main+0xa0>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8003aee:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8003af2:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8003af6:	f8d2 5080 	ldr.w	r5, [r2, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003afa:	f643 76e0 	movw	r6, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8003afe:	f3c5 304e 	ubfx	r0, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8003b02:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 8003b06:	0140      	lsls	r0, r0, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003b08:	ea00 0406 	and.w	r4, r0, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8003b0c:	462b      	mov	r3, r5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003b0e:	ea44 7183 	orr.w	r1, r4, r3, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8003b12:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003b14:	f8c2 1260 	str.w	r1, [r2, #608]	; 0x260
      } while (ways-- != 0U);
 8003b18:	1c59      	adds	r1, r3, #1
 8003b1a:	d1f8      	bne.n	8003b0e <main+0x76>
    } while(sets-- != 0U);
 8003b1c:	3820      	subs	r0, #32
 8003b1e:	f110 0f20 	cmn.w	r0, #32
 8003b22:	d1f1      	bne.n	8003b08 <main+0x70>
 8003b24:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8003b28:	6953      	ldr	r3, [r2, #20]
 8003b2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b2e:	6153      	str	r3, [r2, #20]
 8003b30:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003b34:	f3bf 8f6f 	isb	sy
__HAL_RCC_HSEM_CLK_ENABLE();
 8003b38:	4c9f      	ldr	r4, [pc, #636]	; (8003db8 <main+0x320>)
  SystemClock_Config();
 8003b3a:	f7ff ff23 	bl	8003984 <SystemClock_Config>
  PeriphCommonClock_Config();
 8003b3e:	f7ff ff8b 	bl	8003a58 <PeriphCommonClock_Config>
HAL_HSEM_FastTake(HSEM_ID_0);
 8003b42:	2000      	movs	r0, #0
__HAL_RCC_HSEM_CLK_ENABLE();
 8003b44:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8003b48:	4625      	mov	r5, r4
__HAL_RCC_HSEM_CLK_ENABLE();
 8003b4a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003b4e:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8003b52:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8003b56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b5a:	9300      	str	r3, [sp, #0]
 8003b5c:	9b00      	ldr	r3, [sp, #0]
HAL_HSEM_FastTake(HSEM_ID_0);
 8003b5e:	f003 fbed 	bl	800733c <HAL_HSEM_FastTake>
HAL_HSEM_Release(HSEM_ID_0,0);
 8003b62:	2100      	movs	r1, #0
 8003b64:	4608      	mov	r0, r1
 8003b66:	f003 fbf7 	bl	8007358 <HAL_HSEM_Release>
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8003b6a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003b6e:	e002      	b.n	8003b76 <main+0xde>
 8003b70:	3b01      	subs	r3, #1
 8003b72:	f000 80a2 	beq.w	8003cba <main+0x222>
 8003b76:	682a      	ldr	r2, [r5, #0]
 8003b78:	0412      	lsls	r2, r2, #16
 8003b7a:	d5f9      	bpl.n	8003b70 <main+0xd8>
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b7c:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b80:	2601      	movs	r6, #1
	  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b82:	2202      	movs	r2, #2
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b84:	2400      	movs	r4, #0
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b86:	f043 0301 	orr.w	r3, r3, #1
	  GPIO_InitStruct.Pin = CEC_CK_MCO1_Pin;
 8003b8a:	f44f 7780 	mov.w	r7, #256	; 0x100
	  HAL_GPIO_Init(CEC_CK_MCO1_GPIO_Port, &GPIO_InitStruct);
 8003b8e:	a90b      	add	r1, sp, #44	; 0x2c
 8003b90:	488b      	ldr	r0, [pc, #556]	; (8003dc0 <main+0x328>)
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b92:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8003b96:	f44f 2800 	mov.w	r8, #524288	; 0x80000
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b9a:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
  hadc1.Instance = ADC1;
 8003b9e:	f8df a248 	ldr.w	sl, [pc, #584]	; 8003de8 <main+0x350>
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ba2:	4033      	ands	r3, r6
 8003ba4:	9302      	str	r3, [sp, #8]
 8003ba6:	9b02      	ldr	r3, [sp, #8]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ba8:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8003bac:	4313      	orrs	r3, r2
 8003bae:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8003bb2:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	9303      	str	r3, [sp, #12]
 8003bba:	9b03      	ldr	r3, [sp, #12]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003bbc:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8003bc0:	f043 0308 	orr.w	r3, r3, #8
 8003bc4:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8003bc8:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8003bcc:	f003 0308 	and.w	r3, r3, #8
 8003bd0:	9304      	str	r3, [sp, #16]
 8003bd2:	9b04      	ldr	r3, [sp, #16]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bd4:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8003bd8:	f043 0304 	orr.w	r3, r3, #4
 8003bdc:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8003be0:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8003be4:	f003 0304 	and.w	r3, r3, #4
 8003be8:	9305      	str	r3, [sp, #20]
 8003bea:	9b05      	ldr	r3, [sp, #20]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003bec:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8003bf0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bf4:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8003bf8:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8003bfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c00:	9306      	str	r3, [sp, #24]
 8003c02:	9b06      	ldr	r3, [sp, #24]
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003c04:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8003c08:	f043 0320 	orr.w	r3, r3, #32
 8003c0c:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8003c10:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
	  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c14:	920c      	str	r2, [sp, #48]	; 0x30
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003c16:	f003 0320 	and.w	r3, r3, #32
	  GPIO_InitStruct.Pin = CEC_CK_MCO1_Pin;
 8003c1a:	970b      	str	r7, [sp, #44]	; 0x2c
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003c1c:	9307      	str	r3, [sp, #28]
 8003c1e:	9b07      	ldr	r3, [sp, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c20:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
	  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8003c24:	940f      	str	r4, [sp, #60]	; 0x3c
	  HAL_GPIO_Init(CEC_CK_MCO1_GPIO_Port, &GPIO_InitStruct);
 8003c26:	f003 fa5d 	bl	80070e4 <HAL_GPIO_Init>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c2a:	940f      	str	r4, [sp, #60]	; 0x3c
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 8003c2c:	f44f 4270 	mov.w	r2, #61440	; 0xf000
	  __HAL_RCC_GPIOI_CLK_ENABLE();
 8003c30:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
	HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003c34:	a90b      	add	r1, sp, #44	; 0x2c
 8003c36:	4863      	ldr	r0, [pc, #396]	; (8003dc4 <main+0x32c>)
	  __HAL_RCC_GPIOI_CLK_ENABLE();
 8003c38:	433b      	orrs	r3, r7
 8003c3a:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8003c3e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003c42:	2504      	movs	r5, #4
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 8003c44:	920b      	str	r2, [sp, #44]	; 0x2c
	  __HAL_RCC_GPIOI_CLK_ENABLE();
 8003c46:	403b      	ands	r3, r7
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c48:	940d      	str	r4, [sp, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c4a:	940e      	str	r4, [sp, #56]	; 0x38
	  __HAL_RCC_GPIOI_CLK_ENABLE();
 8003c4c:	9301      	str	r3, [sp, #4]
 8003c4e:	9b01      	ldr	r3, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c50:	960c      	str	r6, [sp, #48]	; 0x30
	HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003c52:	f003 fa47 	bl	80070e4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003c56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c5a:	a90b      	add	r1, sp, #44	; 0x2c
 8003c5c:	485a      	ldr	r0, [pc, #360]	; (8003dc8 <main+0x330>)
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003c5e:	930b      	str	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c60:	940e      	str	r4, [sp, #56]	; 0x38
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c62:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c66:	f003 fa3d 	bl	80070e4 <HAL_GPIO_Init>
  hadc1.Instance = ADC1;
 8003c6a:	4b58      	ldr	r3, [pc, #352]	; (8003dcc <main+0x334>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003c6c:	4650      	mov	r0, sl
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003c6e:	f8aa 4014 	strh.w	r4, [sl, #20]
  ADC_MultiModeTypeDef multimode = {0};
 8003c72:	9408      	str	r4, [sp, #32]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003c74:	9411      	str	r4, [sp, #68]	; 0x44
  hadc1.Init.NbrOfConversion = 1;
 8003c76:	f8ca 6018 	str.w	r6, [sl, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003c7a:	f88a 401c 	strb.w	r4, [sl, #28]
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8003c7e:	f8ca 4034 	str.w	r4, [sl, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8003c82:	f88a 4038 	strb.w	r4, [sl, #56]	; 0x38
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003c86:	f8ca 5010 	str.w	r5, [sl, #16]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8003c8a:	e9ca 3800 	strd	r3, r8, [sl]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003c8e:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 8003c92:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
 8003c96:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
  ADC_MultiModeTypeDef multimode = {0};
 8003c9a:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003c9e:	e9ca 4402 	strd	r4, r4, [sl, #8]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003ca2:	e9ca 4409 	strd	r4, r4, [sl, #36]	; 0x24
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003ca6:	e9ca 440b 	strd	r4, r4, [sl, #44]	; 0x2c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003caa:	f002 facf 	bl	800624c <HAL_ADC_Init>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	b128      	cbz	r0, 8003cbe <main+0x226>
  __ASM volatile ("cpsid i" : : : "memory");
 8003cb2:	b672      	cpsid	i
  while (1)
 8003cb4:	e7fe      	b.n	8003cb4 <main+0x21c>
 8003cb6:	b672      	cpsid	i
 8003cb8:	e7fe      	b.n	8003cb8 <main+0x220>
 8003cba:	b672      	cpsid	i
 8003cbc:	e7fe      	b.n	8003cbc <main+0x224>
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003cbe:	a908      	add	r1, sp, #32
 8003cc0:	4650      	mov	r0, sl
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003cc2:	9308      	str	r3, [sp, #32]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003cc4:	f002 fbce 	bl	8006464 <HAL_ADCEx_MultiModeConfigChannel>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	b108      	cbz	r0, 8003cd0 <main+0x238>
 8003ccc:	b672      	cpsid	i
  while (1)
 8003cce:	e7fe      	b.n	8003cce <main+0x236>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003cd0:	f04f 0906 	mov.w	r9, #6
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003cd4:	f240 74ff 	movw	r4, #2047	; 0x7ff
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003cd8:	4650      	mov	r0, sl
 8003cda:	a90b      	add	r1, sp, #44	; 0x2c
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003cdc:	930d      	str	r3, [sp, #52]	; 0x34
  sConfig.OffsetSignedSaturation = DISABLE;
 8003cde:	f88d 3045 	strb.w	r3, [sp, #69]	; 0x45
  sConfig.Channel = ADC_CHANNEL_0;
 8003ce2:	960b      	str	r6, [sp, #44]	; 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003ce4:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003ce8:	940e      	str	r4, [sp, #56]	; 0x38
  sConfig.Offset = 0;
 8003cea:	e9cd 530f 	strd	r5, r3, [sp, #60]	; 0x3c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003cee:	f001 fee5 	bl	8005abc <HAL_ADC_ConfigChannel>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	b108      	cbz	r0, 8003cfa <main+0x262>
 8003cf6:	b672      	cpsid	i
  while (1)
 8003cf8:	e7fe      	b.n	8003cf8 <main+0x260>
  hadc3.Instance = ADC3;
 8003cfa:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 8003dec <main+0x354>
 8003cfe:	4a34      	ldr	r2, [pc, #208]	; (8003dd0 <main+0x338>)
  ADC_ChannelConfTypeDef sConfig = {0};
 8003d00:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8003d02:	4650      	mov	r0, sl
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8003d04:	f8aa 3014 	strh.w	r3, [sl, #20]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8003d08:	f88a 301c 	strb.w	r3, [sl, #28]
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8003d0c:	f8ca 3034 	str.w	r3, [sl, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8003d10:	f88a 3038 	strb.w	r3, [sl, #56]	; 0x38
  hadc3.Init.NbrOfConversion = 1;
 8003d14:	f8ca 6018 	str.w	r6, [sl, #24]
  hadc3.Instance = ADC3;
 8003d18:	f8ca 2000 	str.w	r2, [sl]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003d1c:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8003d20:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
 8003d24:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 8003d28:	e9ca 8301 	strd	r8, r3, [sl, #4]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003d2c:	e9ca 3503 	strd	r3, r5, [sl, #12]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003d30:	e9ca 3309 	strd	r3, r3, [sl, #36]	; 0x24
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003d34:	e9ca 330b 	strd	r3, r3, [sl, #44]	; 0x2c
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8003d38:	f002 fa88 	bl	800624c <HAL_ADC_Init>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	b108      	cbz	r0, 8003d44 <main+0x2ac>
 8003d40:	b672      	cpsid	i
  while (1)
 8003d42:	e7fe      	b.n	8003d42 <main+0x2aa>
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8003d44:	a90b      	add	r1, sp, #44	; 0x2c
 8003d46:	4650      	mov	r0, sl
  sConfig.OffsetSignedSaturation = DISABLE;
 8003d48:	f88d 3045 	strb.w	r3, [sp, #69]	; 0x45
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003d4c:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003d50:	e9cd 690b 	strd	r6, r9, [sp, #44]	; 0x2c
  sConfig.Offset = 0;
 8003d54:	e9cd 530f 	strd	r5, r3, [sp, #60]	; 0x3c
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8003d58:	f001 feb0 	bl	8005abc <HAL_ADC_ConfigChannel>
 8003d5c:	4604      	mov	r4, r0
 8003d5e:	b108      	cbz	r0, 8003d64 <main+0x2cc>
 8003d60:	b672      	cpsid	i
  while (1)
 8003d62:	e7fe      	b.n	8003d62 <main+0x2ca>
  BSP_LCD_Init(0, LCD_ORIENTATION_LANDSCAPE);
 8003d64:	4631      	mov	r1, r6
 8003d66:	f001 fc4d 	bl	8005604 <BSP_LCD_Init>
  UTIL_LCD_SetFuncDriver(&LCD_Driver);
 8003d6a:	481a      	ldr	r0, [pc, #104]	; (8003dd4 <main+0x33c>)
 8003d6c:	f005 fdfe 	bl	800996c <UTIL_LCD_SetFuncDriver>
  UTIL_LCD_SetLayer(0);
 8003d70:	4620      	mov	r0, r4
 8003d72:	f005 fe2d 	bl	80099d0 <UTIL_LCD_SetLayer>
  UTIL_LCD_Clear(UTIL_LCD_COLOR_WHITE);
 8003d76:	f04f 30ff 	mov.w	r0, #4294967295
 8003d7a:	f005 fe7d 	bl	8009a78 <UTIL_LCD_Clear>
  UTIL_LCD_SetBackColor(UTIL_LCD_COLOR_WHITE);
 8003d7e:	f04f 30ff 	mov.w	r0, #4294967295
 8003d82:	f005 fe3d 	bl	8009a00 <UTIL_LCD_SetBackColor>
  UTIL_LCD_SetTextColor(UTIL_LCD_COLOR_BLUE);
 8003d86:	4814      	ldr	r0, [pc, #80]	; (8003dd8 <main+0x340>)
 8003d88:	f005 fe32 	bl	80099f0 <UTIL_LCD_SetTextColor>
  UTIL_LCD_SetFont(&Font24);
 8003d8c:	4813      	ldr	r0, [pc, #76]	; (8003ddc <main+0x344>)
 8003d8e:	f005 fe3f 	bl	8009a10 <UTIL_LCD_SetFont>
  vGBMemoryLoad(rom, 32768);														// load rom into memory
 8003d92:	4b13      	ldr	r3, [pc, #76]	; (8003de0 <main+0x348>)
 8003d94:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003d98:	6818      	ldr	r0, [r3, #0]
 8003d9a:	f7ff fb27 	bl	80033ec <vGBMemoryLoad>
  vGBMemoryLoad(dmg_boot_bin, 256);													// load boot rom into appropriate place in memory map
 8003d9e:	4639      	mov	r1, r7
 8003da0:	4810      	ldr	r0, [pc, #64]	; (8003de4 <main+0x34c>)
 8003da2:	f7ff fb23 	bl	80033ec <vGBMemoryLoad>
  vGBMemoryInit();
 8003da6:	f7ff fb11 	bl	80033cc <vGBMemoryInit>
  vSetFrameBuffer();
 8003daa:	f7ff fbd1 	bl	8003550 <vSetFrameBuffer>
	  vGBCPUboot();
 8003dae:	f7fe fe99 	bl	8002ae4 <vGBCPUboot>
	  gbPPUStep();
 8003db2:	f7ff fd1d 	bl	80037f0 <gbPPUStep>
  while (1)
 8003db6:	e7fa      	b.n	8003dae <main+0x316>
 8003db8:	58024400 	.word	0x58024400
 8003dbc:	e000ed00 	.word	0xe000ed00
 8003dc0:	58020000 	.word	0x58020000
 8003dc4:	58022000 	.word	0x58022000
 8003dc8:	58020800 	.word	0x58020800
 8003dcc:	40022000 	.word	0x40022000
 8003dd0:	58026000 	.word	0x58026000
 8003dd4:	08011da8 	.word	0x08011da8
 8003dd8:	ff0000ff 	.word	0xff0000ff
 8003ddc:	24001068 	.word	0x24001068
 8003de0:	2400100c 	.word	0x2400100c
 8003de4:	08011b34 	.word	0x08011b34
 8003de8:	24011340 	.word	0x24011340
 8003dec:	240113a4 	.word	0x240113a4

08003df0 <HAL_LTDC_LineEventCallback>:
  *                the configuration information for the LTDC.
  * @retval None
  */
void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
  if(pend_buffer >= 0)
 8003df0:	4b0e      	ldr	r3, [pc, #56]	; (8003e2c <HAL_LTDC_LineEventCallback+0x3c>)
 8003df2:	681a      	ldr	r2, [r3, #0]
 8003df4:	2a00      	cmp	r2, #0
 8003df6:	db15      	blt.n	8003e24 <HAL_LTDC_LineEventCallback+0x34>
  {
    LTDC_LAYER(hltdc, 0)->CFBAR = ((uint32_t)Buffers[pend_buffer]);
 8003df8:	490d      	ldr	r1, [pc, #52]	; (8003e30 <HAL_LTDC_LineEventCallback+0x40>)
 8003dfa:	6802      	ldr	r2, [r0, #0]
{
 8003dfc:	b470      	push	{r4, r5, r6}
    LTDC_LAYER(hltdc, 0)->CFBAR = ((uint32_t)Buffers[pend_buffer]);
 8003dfe:	681d      	ldr	r5, [r3, #0]
    __HAL_LTDC_RELOAD_CONFIG(hltdc);

    front_buffer = pend_buffer;
    pend_buffer = -1;
 8003e00:	f04f 34ff 	mov.w	r4, #4294967295
    LTDC_LAYER(hltdc, 0)->CFBAR = ((uint32_t)Buffers[pend_buffer]);
 8003e04:	f851 6025 	ldr.w	r6, [r1, r5, lsl #2]
    front_buffer = pend_buffer;
 8003e08:	4d0a      	ldr	r5, [pc, #40]	; (8003e34 <HAL_LTDC_LineEventCallback+0x44>)
    LTDC_LAYER(hltdc, 0)->CFBAR = ((uint32_t)Buffers[pend_buffer]);
 8003e0a:	f8c2 60ac 	str.w	r6, [r2, #172]	; 0xac
    __HAL_LTDC_RELOAD_CONFIG(hltdc);
 8003e0e:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8003e10:	f041 0101 	orr.w	r1, r1, #1
 8003e14:	6251      	str	r1, [r2, #36]	; 0x24
  }

  HAL_LTDC_ProgramLineEvent(hltdc, 0);
 8003e16:	2100      	movs	r1, #0
    front_buffer = pend_buffer;
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	602a      	str	r2, [r5, #0]
    pend_buffer = -1;
 8003e1c:	601c      	str	r4, [r3, #0]
}
 8003e1e:	bc70      	pop	{r4, r5, r6}
  HAL_LTDC_ProgramLineEvent(hltdc, 0);
 8003e20:	f003 bc46 	b.w	80076b0 <HAL_LTDC_ProgramLineEvent>
 8003e24:	2100      	movs	r1, #0
 8003e26:	f003 bc43 	b.w	80076b0 <HAL_LTDC_ProgramLineEvent>
 8003e2a:	bf00      	nop
 8003e2c:	24001010 	.word	0x24001010
 8003e30:	08011c34 	.word	0x08011c34
 8003e34:	2400109c 	.word	0x2400109c

08003e38 <CopyBuffer>:

void CopyBuffer(uint32_t *pSrc, uint32_t *pDst, uint16_t x, uint16_t y, uint16_t xsize, uint16_t ysize)
{
 8003e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e3c:	b083      	sub	sp, #12

  uint32_t destination = (uint32_t)pDst + (y * LCD_X_Size + x) * 4;
  uint32_t source      = (uint32_t)pSrc;

  /*##-1- Configure the DMA2D Mode, Color Mode and output offset #############*/
  hdma2d.Init.Mode         = DMA2D_M2M;
 8003e3e:	4c20      	ldr	r4, [pc, #128]	; (8003ec0 <CopyBuffer+0x88>)
 8003e40:	2500      	movs	r5, #0
  /*##-2- DMA2D Callbacks Configuration ######################################*/
  hdma2d.XferCpltCallback  = NULL;

  /*##-3- Foreground Configuration ###########################################*/
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
  hdma2d.LayerCfg[1].InputAlpha = 0xFF;
 8003e42:	f04f 0eff 	mov.w	lr, #255	; 0xff
{
 8003e46:	f8bd a030 	ldrh.w	sl, [sp, #48]	; 0x30
 8003e4a:	4681      	mov	r9, r0
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
  hdma2d.LayerCfg[1].InputOffset = 0;
  hdma2d.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR; /* No ForeGround Red/Blue swap */
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA; /* No ForeGround Alpha inversion */

  hdma2d.Instance          = DMA2D;
 8003e4c:	f8df c074 	ldr.w	ip, [pc, #116]	; 8003ec4 <CopyBuffer+0x8c>

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hdma2d) == HAL_OK)
 8003e50:	4620      	mov	r0, r4
  hdma2d.Init.OutputOffset = LCD_X_Size - xsize;
 8003e52:	f5ca 7b48 	rsb	fp, sl, #800	; 0x320
  hdma2d.Init.ColorMode    = DMA2D_OUTPUT_ARGB8888;
 8003e56:	60a5      	str	r5, [r4, #8]
  hdma2d.XferCpltCallback  = NULL;
 8003e58:	6225      	str	r5, [r4, #32]
{
 8003e5a:	460f      	mov	r7, r1
  hdma2d.LayerCfg[1].InputOffset = 0;
 8003e5c:	6465      	str	r5, [r4, #68]	; 0x44
{
 8003e5e:	4690      	mov	r8, r2
 8003e60:	461e      	mov	r6, r3
  hdma2d.Init.OutputOffset = LCD_X_Size - xsize;
 8003e62:	f8c4 b00c 	str.w	fp, [r4, #12]
  hdma2d.LayerCfg[1].InputAlpha = 0xFF;
 8003e66:	f8c4 e050 	str.w	lr, [r4, #80]	; 0x50
  hdma2d.Init.Mode         = DMA2D_M2M;
 8003e6a:	e9c4 c500 	strd	ip, r5, [r4]
  hdma2d.Init.RedBlueSwap   = DMA2D_RB_REGULAR;     /* No Output Red & Blue swap */
 8003e6e:	e9c4 5504 	strd	r5, r5, [r4, #16]
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8003e72:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA; /* No ForeGround Alpha inversion */
 8003e76:	e9c4 5515 	strd	r5, r5, [r4, #84]	; 0x54
{
 8003e7a:	f8bd 5034 	ldrh.w	r5, [sp, #52]	; 0x34
  if(HAL_DMA2D_Init(&hdma2d) == HAL_OK)
 8003e7e:	f002 fc1b 	bl	80066b8 <HAL_DMA2D_Init>
 8003e82:	b110      	cbz	r0, 8003e8a <CopyBuffer+0x52>
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&hdma2d, 100);
      }
    }
  }
}
 8003e84:	b003      	add	sp, #12
 8003e86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if(HAL_DMA2D_ConfigLayer(&hdma2d, 1) == HAL_OK)
 8003e8a:	2101      	movs	r1, #1
 8003e8c:	4620      	mov	r0, r4
 8003e8e:	f002 fcf7 	bl	8006880 <HAL_DMA2D_ConfigLayer>
 8003e92:	2800      	cmp	r0, #0
 8003e94:	d1f6      	bne.n	8003e84 <CopyBuffer+0x4c>
  uint32_t destination = (uint32_t)pDst + (y * LCD_X_Size + x) * 4;
 8003e96:	f44f 7248 	mov.w	r2, #800	; 0x320
      if (HAL_DMA2D_Start(&hdma2d, source, destination, xsize, ysize) == HAL_OK)
 8003e9a:	4653      	mov	r3, sl
 8003e9c:	4649      	mov	r1, r9
 8003e9e:	4620      	mov	r0, r4
  uint32_t destination = (uint32_t)pDst + (y * LCD_X_Size + x) * 4;
 8003ea0:	fb02 8206 	mla	r2, r2, r6, r8
      if (HAL_DMA2D_Start(&hdma2d, source, destination, xsize, ysize) == HAL_OK)
 8003ea4:	9500      	str	r5, [sp, #0]
 8003ea6:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 8003eaa:	f002 fc47 	bl	800673c <HAL_DMA2D_Start>
 8003eae:	2800      	cmp	r0, #0
 8003eb0:	d1e8      	bne.n	8003e84 <CopyBuffer+0x4c>
        HAL_DMA2D_PollForTransfer(&hdma2d, 100);
 8003eb2:	4620      	mov	r0, r4
 8003eb4:	2164      	movs	r1, #100	; 0x64
}
 8003eb6:	b003      	add	sp, #12
 8003eb8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        HAL_DMA2D_PollForTransfer(&hdma2d, 100);
 8003ebc:	f002 bc5a 	b.w	8006774 <HAL_DMA2D_PollForTransfer>
 8003ec0:	240010a0 	.word	0x240010a0
 8003ec4:	52001000 	.word	0x52001000

08003ec8 <dummy2_code>:

void dummy2_code(uint32_t* gb_frame){
 8003ec8:	b510      	push	{r4, lr}
	CopyBuffer((uint32_t *) gb_frame, (uint32_t *)Buffers[0], 0, 0, 160 * 2, 144 * 2);
 8003eca:	2300      	movs	r3, #0
void dummy2_code(uint32_t* gb_frame){
 8003ecc:	b082      	sub	sp, #8
	CopyBuffer((uint32_t *) gb_frame, (uint32_t *)Buffers[0], 0, 0, 160 * 2, 144 * 2);
 8003ece:	f44f 7490 	mov.w	r4, #288	; 0x120
 8003ed2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003ed6:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 8003eda:	e9cd 2400 	strd	r2, r4, [sp]
 8003ede:	461a      	mov	r2, r3
 8003ee0:	f7ff ffaa 	bl	8003e38 <CopyBuffer>
	LTDC_LAYER(&hlcd_ltdc, 0)->CFBAR = ((uint32_t)Buffers[0]);
 8003ee4:	4b03      	ldr	r3, [pc, #12]	; (8003ef4 <dummy2_code+0x2c>)
 8003ee6:	f04f 4250 	mov.w	r2, #3489660928	; 0xd0000000
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	 //__HAL_LTDC_RELOAD_CONFIG(&hlcd_ltdc);
}
 8003ef0:	b002      	add	sp, #8
 8003ef2:	bd10      	pop	{r4, pc}
 8003ef4:	2401145c 	.word	0x2401145c

08003ef8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ef8:	4b07      	ldr	r3, [pc, #28]	; (8003f18 <HAL_MspInit+0x20>)
{
 8003efa:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003efc:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8003f00:	f042 0202 	orr.w	r2, r2, #2
 8003f04:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8003f08:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003f0c:	f003 0302 	and.w	r3, r3, #2
 8003f10:	9301      	str	r3, [sp, #4]
 8003f12:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f14:	b002      	add	sp, #8
 8003f16:	4770      	bx	lr
 8003f18:	58024400 	.word	0x58024400

08003f1c <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8003f1c:	4938      	ldr	r1, [pc, #224]	; (8004000 <HAL_ADC_MspInit+0xe4>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f1e:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 8003f20:	6802      	ldr	r2, [r0, #0]
{
 8003f22:	b570      	push	{r4, r5, r6, lr}
  if(hadc->Instance==ADC1)
 8003f24:	428a      	cmp	r2, r1
{
 8003f26:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f28:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8003f2c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8003f30:	9309      	str	r3, [sp, #36]	; 0x24
  if(hadc->Instance==ADC1)
 8003f32:	d004      	beq.n	8003f3e <HAL_ADC_MspInit+0x22>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC3)
 8003f34:	4933      	ldr	r1, [pc, #204]	; (8004004 <HAL_ADC_MspInit+0xe8>)
 8003f36:	428a      	cmp	r2, r1
 8003f38:	d026      	beq.n	8003f88 <HAL_ADC_MspInit+0x6c>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8003f3a:	b00a      	add	sp, #40	; 0x28
 8003f3c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003f3e:	4b32      	ldr	r3, [pc, #200]	; (8004008 <HAL_ADC_MspInit+0xec>)
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_OPEN);
 8003f40:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003f44:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_OPEN);
 8003f48:	4608      	mov	r0, r1
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003f4a:	f042 0220 	orr.w	r2, r2, #32
 8003f4e:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8003f52:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8003f56:	f002 0220 	and.w	r2, r2, #32
 8003f5a:	9200      	str	r2, [sp, #0]
 8003f5c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f5e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003f62:	f042 0201 	orr.w	r2, r2, #1
 8003f66:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003f6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003f6e:	f003 0301 	and.w	r3, r3, #1
 8003f72:	9301      	str	r3, [sp, #4]
 8003f74:	9b01      	ldr	r3, [sp, #4]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_OPEN);
 8003f76:	f001 fd01 	bl	800597c <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_OPEN);
 8003f7a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003f7e:	4608      	mov	r0, r1
 8003f80:	f001 fcfc 	bl	800597c <HAL_SYSCFG_AnalogSwitchConfig>
}
 8003f84:	b00a      	add	sp, #40	; 0x28
 8003f86:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003f88:	4a1f      	ldr	r2, [pc, #124]	; (8004008 <HAL_ADC_MspInit+0xec>)
    GPIO_InitStruct.Pin = ARD_A1_Pin;
 8003f8a:	f44f 6680 	mov.w	r6, #1024	; 0x400
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003f8e:	2503      	movs	r5, #3
    HAL_GPIO_Init(ARD_A1_GPIO_Port, &GPIO_InitStruct);
 8003f90:	a905      	add	r1, sp, #20
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003f92:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
    HAL_GPIO_Init(ARD_A1_GPIO_Port, &GPIO_InitStruct);
 8003f96:	481d      	ldr	r0, [pc, #116]	; (800400c <HAL_ADC_MspInit+0xf0>)
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003f98:	f044 7480 	orr.w	r4, r4, #16777216	; 0x1000000
 8003f9c:	f8c2 40e0 	str.w	r4, [r2, #224]	; 0xe0
 8003fa0:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 8003fa4:	f004 7480 	and.w	r4, r4, #16777216	; 0x1000000
 8003fa8:	9402      	str	r4, [sp, #8]
 8003faa:	9c02      	ldr	r4, [sp, #8]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003fac:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 8003fb0:	f044 0420 	orr.w	r4, r4, #32
 8003fb4:	f8c2 40e0 	str.w	r4, [r2, #224]	; 0xe0
 8003fb8:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 8003fbc:	f004 0420 	and.w	r4, r4, #32
 8003fc0:	9403      	str	r4, [sp, #12]
 8003fc2:	9c03      	ldr	r4, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003fc4:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 8003fc8:	f044 0404 	orr.w	r4, r4, #4
 8003fcc:	f8c2 40e0 	str.w	r4, [r2, #224]	; 0xe0
 8003fd0:	f8d2 20e0 	ldr.w	r2, [r2, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fd4:	9307      	str	r3, [sp, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003fd6:	f002 0204 	and.w	r2, r2, #4
 8003fda:	9204      	str	r2, [sp, #16]
 8003fdc:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003fde:	e9cd 6505 	strd	r6, r5, [sp, #20]
    HAL_GPIO_Init(ARD_A1_GPIO_Port, &GPIO_InitStruct);
 8003fe2:	f003 f87f 	bl	80070e4 <HAL_GPIO_Init>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8003fe6:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8003fea:	4608      	mov	r0, r1
 8003fec:	f001 fcc6 	bl	800597c <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8003ff0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8003ff4:	4608      	mov	r0, r1
 8003ff6:	f001 fcc1 	bl	800597c <HAL_SYSCFG_AnalogSwitchConfig>
}
 8003ffa:	b00a      	add	sp, #40	; 0x28
 8003ffc:	bd70      	pop	{r4, r5, r6, pc}
 8003ffe:	bf00      	nop
 8004000:	40022000 	.word	0x40022000
 8004004:	58026000 	.word	0x58026000
 8004008:	58024400 	.word	0x58024400
 800400c:	58021400 	.word	0x58021400

08004010 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8004010:	4770      	bx	lr
 8004012:	bf00      	nop

08004014 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_14);
 8004014:	4c05      	ldr	r4, [pc, #20]	; (800402c <HardFault_Handler+0x18>)
{
 8004016:	b508      	push	{r3, lr}
	  HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_14);
 8004018:	4620      	mov	r0, r4
 800401a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800401e:	f003 f983 	bl	8007328 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8004022:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004026:	f001 fc91 	bl	800594c <HAL_Delay>
  while (1)
 800402a:	e7f5      	b.n	8004018 <HardFault_Handler+0x4>
 800402c:	58022000 	.word	0x58022000

08004030 <MemManage_Handler>:
  * @retval None
  */
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8004030:	e7fe      	b.n	8004030 <MemManage_Handler>
 8004032:	bf00      	nop

08004034 <BusFault_Handler>:
  * @retval None
  */
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8004034:	e7fe      	b.n	8004034 <BusFault_Handler>
 8004036:	bf00      	nop

08004038 <UsageFault_Handler>:
  * @retval None
  */
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8004038:	e7fe      	b.n	8004038 <UsageFault_Handler>
 800403a:	bf00      	nop

0800403c <SVC_Handler>:
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop

08004040 <DebugMon_Handler>:
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop

08004044 <PendSV_Handler>:
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop

08004048 <SysTick_Handler>:
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
  HAL_IncTick();
 8004048:	f001 bc6e 	b.w	8005928 <HAL_IncTick>

0800404c <LTDC_IRQHandler>:
  * @param  None
  * @retval None
  */
void LTDC_IRQHandler(void)
{
  HAL_LTDC_IRQHandler(&hlcd_ltdc);
 800404c:	4801      	ldr	r0, [pc, #4]	; (8004054 <LTDC_IRQHandler+0x8>)
 800404e:	f003 ba9d 	b.w	800758c <HAL_LTDC_IRQHandler>
 8004052:	bf00      	nop
 8004054:	2401145c 	.word	0x2401145c

08004058 <LTDC_ER_IRQHandler>:
 8004058:	f7ff bff8 	b.w	800404c <LTDC_IRQHandler>

0800405c <DSI_IRQHandler>:
  * @param  None
  * @retval None
  */
void DSI_IRQHandler(void)
{
  HAL_DSI_IRQHandler(&hlcd_dsi);
 800405c:	4801      	ldr	r0, [pc, #4]	; (8004064 <DSI_IRQHandler+0x8>)
 800405e:	f002 bd63 	b.w	8006b28 <HAL_DSI_IRQHandler>
 8004062:	bf00      	nop
 8004064:	24011520 	.word	0x24011520

08004068 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8004068:	f8df d034 	ldr.w	sp, [pc, #52]	; 80040a0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800406c:	f7fc f934 	bl	80002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004070:	480c      	ldr	r0, [pc, #48]	; (80040a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004072:	490d      	ldr	r1, [pc, #52]	; (80040a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004074:	4a0d      	ldr	r2, [pc, #52]	; (80040ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004076:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004078:	e002      	b.n	8004080 <LoopCopyDataInit>

0800407a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800407a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800407c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800407e:	3304      	adds	r3, #4

08004080 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004080:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004082:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004084:	d3f9      	bcc.n	800407a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004086:	4a0a      	ldr	r2, [pc, #40]	; (80040b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004088:	4c0a      	ldr	r4, [pc, #40]	; (80040b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800408a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800408c:	e001      	b.n	8004092 <LoopFillZerobss>

0800408e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800408e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004090:	3204      	adds	r2, #4

08004092 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004092:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004094:	d3fb      	bcc.n	800408e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004096:	f005 fcff 	bl	8009a98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800409a:	f7ff fcfd 	bl	8003a98 <main>
  bx  lr
 800409e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80040a0:	24040000 	.word	0x24040000
  ldr r0, =_sdata
 80040a4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80040a8:	24001070 	.word	0x24001070
  ldr r2, =_sidata
 80040ac:	08013894 	.word	0x08013894
  ldr r2, =_sbss
 80040b0:	24001070 	.word	0x24001070
  ldr r4, =_ebss
 80040b4:	240115dc 	.word	0x240115dc

080040b8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80040b8:	e7fe      	b.n	80040b8 <ADC3_IRQHandler>
	...

080040bc <IS42S32800J_ModeRegConfig>:
  * @param  Ctx Component object pointer
  * @param  pRegMode : Pointer to Register Mode structure
  * @retval error status
  */
int32_t IS42S32800J_ModeRegConfig(SDRAM_HandleTypeDef *Ctx, IS42S32800J_Context_t *pRegMode) 
{
 80040bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
                     pRegMode->BurstType     |\
                     pRegMode->CASLatency    |\
                     pRegMode->OperationMode |\
                     pRegMode->WriteBurstMode;
  
  Command.CommandMode            = IS42S32800J_LOAD_MODE_CMD;
 80040be:	4c0e      	ldr	r4, [pc, #56]	; (80040f8 <IS42S32800J_ModeRegConfig+0x3c>)
 80040c0:	2304      	movs	r3, #4
{
 80040c2:	460a      	mov	r2, r1
  Command.CommandTarget          = pRegMode->TargetBank;
  Command.AutoRefreshNumber      = 1;
 80040c4:	2601      	movs	r6, #1
  Command.CommandMode            = IS42S32800J_LOAD_MODE_CMD;
 80040c6:	6023      	str	r3, [r4, #0]
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 80040c8:	69d7      	ldr	r7, [r2, #28]
 80040ca:	e9d1 3503 	ldrd	r3, r5, [r1, #12]
  Command.ModeRegisterDefinition = tmpmrd;
  
  /* Send the command */
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 80040ce:	4621      	mov	r1, r4
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 80040d0:	432b      	orrs	r3, r5
                     pRegMode->BurstType     |\
 80040d2:	6955      	ldr	r5, [r2, #20]
 80040d4:	432b      	orrs	r3, r5
                     pRegMode->CASLatency    |\
 80040d6:	6995      	ldr	r5, [r2, #24]
 80040d8:	432b      	orrs	r3, r5
  Command.CommandTarget          = pRegMode->TargetBank;
 80040da:	6815      	ldr	r5, [r2, #0]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 80040dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
  Command.AutoRefreshNumber      = 1;
 80040e0:	60a6      	str	r6, [r4, #8]
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 80040e2:	433b      	orrs	r3, r7
  Command.CommandTarget          = pRegMode->TargetBank;
 80040e4:	6065      	str	r5, [r4, #4]
  Command.ModeRegisterDefinition = tmpmrd;
 80040e6:	60e3      	str	r3, [r4, #12]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 80040e8:	f005 fb5c 	bl	80097a4 <HAL_SDRAM_SendCommand>
 80040ec:	3800      	subs	r0, #0
 80040ee:	bf18      	it	ne
 80040f0:	2001      	movne	r0, #1
  }
  else
  {
    return IS42S32800J_OK;
  }
}
 80040f2:	4240      	negs	r0, r0
 80040f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040f6:	bf00      	nop
 80040f8:	24001108 	.word	0x24001108

080040fc <IS42S32800J_Init>:
  if(IS42S32800J_ClockEnable(Ctx, pRegMode->TargetBank) == IS42S32800J_OK)
 80040fc:	680a      	ldr	r2, [r1, #0]
{
 80040fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  Command.CommandMode            = IS42S32800J_CLK_ENABLE_CMD;
 8004100:	4c22      	ldr	r4, [pc, #136]	; (800418c <IS42S32800J_Init+0x90>)
 8004102:	2301      	movs	r3, #1
  Command.ModeRegisterDefinition = 0;
 8004104:	2700      	movs	r7, #0
{
 8004106:	460d      	mov	r5, r1
  Command.CommandTarget          = Interface;
 8004108:	6062      	str	r2, [r4, #4]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 800410a:	4621      	mov	r1, r4
 800410c:	f64f 72ff 	movw	r2, #65535	; 0xffff
{
 8004110:	4606      	mov	r6, r0
  Command.ModeRegisterDefinition = 0;
 8004112:	60e7      	str	r7, [r4, #12]
  Command.CommandMode            = IS42S32800J_CLK_ENABLE_CMD;
 8004114:	6023      	str	r3, [r4, #0]
  Command.AutoRefreshNumber      = 1;
 8004116:	60a3      	str	r3, [r4, #8]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8004118:	f005 fb44 	bl	80097a4 <HAL_SDRAM_SendCommand>
 800411c:	2800      	cmp	r0, #0
 800411e:	d132      	bne.n	8004186 <IS42S32800J_Init+0x8a>
  * @retval IS42S32800J_OK
  */
static int32_t IS42S32800J_Delay(uint32_t Delay)
{  
  uint32_t tickstart;
  tickstart = HAL_GetTick();
 8004120:	f001 fc0e 	bl	8005940 <HAL_GetTick>
 8004124:	4607      	mov	r7, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8004126:	f001 fc0b 	bl	8005940 <HAL_GetTick>
 800412a:	4287      	cmp	r7, r0
 800412c:	d0fb      	beq.n	8004126 <IS42S32800J_Init+0x2a>
    if(IS42S32800J_Precharge(Ctx, pRegMode->TargetBank) == IS42S32800J_OK)
 800412e:	682a      	ldr	r2, [r5, #0]
  Command.CommandMode            = IS42S32800J_PALL_CMD;
 8004130:	2002      	movs	r0, #2
  Command.AutoRefreshNumber      = 1;
 8004132:	2101      	movs	r1, #1
  Command.ModeRegisterDefinition = 0;
 8004134:	2300      	movs	r3, #0
  Command.CommandTarget          = Interface;
 8004136:	6062      	str	r2, [r4, #4]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8004138:	f64f 72ff 	movw	r2, #65535	; 0xffff
  Command.CommandMode            = IS42S32800J_PALL_CMD;
 800413c:	6020      	str	r0, [r4, #0]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 800413e:	4630      	mov	r0, r6
  Command.AutoRefreshNumber      = 1;
 8004140:	60a1      	str	r1, [r4, #8]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8004142:	4912      	ldr	r1, [pc, #72]	; (800418c <IS42S32800J_Init+0x90>)
  Command.ModeRegisterDefinition = 0;
 8004144:	60e3      	str	r3, [r4, #12]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8004146:	f005 fb2d 	bl	80097a4 <HAL_SDRAM_SendCommand>
 800414a:	4603      	mov	r3, r0
 800414c:	b9d8      	cbnz	r0, 8004186 <IS42S32800J_Init+0x8a>
      if(IS42S32800J_RefreshMode(Ctx, pRegMode->TargetBank, pRegMode->RefreshMode) == IS42S32800J_OK)
 800414e:	6828      	ldr	r0, [r5, #0]
  Command.AutoRefreshNumber      = 8;
 8004150:	2708      	movs	r7, #8
  Command.CommandMode            = RefreshMode;
 8004152:	6869      	ldr	r1, [r5, #4]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8004154:	f64f 72ff 	movw	r2, #65535	; 0xffff
  Command.CommandTarget          = Interface;
 8004158:	6060      	str	r0, [r4, #4]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 800415a:	4630      	mov	r0, r6
  Command.CommandMode            = RefreshMode;
 800415c:	6021      	str	r1, [r4, #0]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 800415e:	490b      	ldr	r1, [pc, #44]	; (800418c <IS42S32800J_Init+0x90>)
  Command.ModeRegisterDefinition = 0;
 8004160:	60e3      	str	r3, [r4, #12]
  Command.AutoRefreshNumber      = 8;
 8004162:	60a7      	str	r7, [r4, #8]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8004164:	f005 fb1e 	bl	80097a4 <HAL_SDRAM_SendCommand>
 8004168:	b968      	cbnz	r0, 8004186 <IS42S32800J_Init+0x8a>
        if(IS42S32800J_ModeRegConfig(Ctx, pRegMode) == IS42S32800J_OK)
 800416a:	4629      	mov	r1, r5
 800416c:	4630      	mov	r0, r6
 800416e:	f7ff ffa5 	bl	80040bc <IS42S32800J_ModeRegConfig>
 8004172:	b940      	cbnz	r0, 8004186 <IS42S32800J_Init+0x8a>
  if(HAL_SDRAM_ProgramRefreshRate(Ctx, RefreshCount) != HAL_OK)
 8004174:	68a9      	ldr	r1, [r5, #8]
 8004176:	4630      	mov	r0, r6
 8004178:	f005 fb34 	bl	80097e4 <HAL_SDRAM_ProgramRefreshRate>
 800417c:	3800      	subs	r0, #0
 800417e:	bf18      	it	ne
 8004180:	2001      	movne	r0, #1
 8004182:	4240      	negs	r0, r0
}
 8004184:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  int32_t ret = IS42S32800J_ERROR;
 8004186:	f04f 30ff 	mov.w	r0, #4294967295
}
 800418a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800418c:	24001108 	.word	0x24001108

08004190 <OTM8009A_DeInit>:
  * @retval Component status
  */
int32_t OTM8009A_DeInit(OTM8009A_Object_t *pObj)
{
  return OTM8009A_ERROR;
}
 8004190:	f04f 30ff 	mov.w	r0, #4294967295
 8004194:	4770      	bx	lr
 8004196:	bf00      	nop

08004198 <OTM8009A_GetBrightness>:
  * @param  Brightness   display brightness to be returned
  * @retval Component status
  */
int32_t OTM8009A_GetBrightness(OTM8009A_Object_t *pObj, uint32_t *Brightness)
{
  *Brightness = OTM8009ACtx.Brightness;
 8004198:	4b02      	ldr	r3, [pc, #8]	; (80041a4 <OTM8009A_GetBrightness+0xc>)
  return OTM8009A_OK;  
}
 800419a:	2000      	movs	r0, #0
  *Brightness = OTM8009ACtx.Brightness;
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	600b      	str	r3, [r1, #0]
}
 80041a0:	4770      	bx	lr
 80041a2:	bf00      	nop
 80041a4:	24001118 	.word	0x24001118

080041a8 <OTM8009A_GetOrientation>:
int32_t OTM8009A_GetOrientation(OTM8009A_Object_t *pObj, uint32_t *Orientation)
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  *Orientation = OTM8009ACtx.Orientation;
 80041a8:	4b02      	ldr	r3, [pc, #8]	; (80041b4 <OTM8009A_GetOrientation+0xc>)
  
  return OTM8009A_OK;
}
 80041aa:	2000      	movs	r0, #0
  *Orientation = OTM8009ACtx.Orientation;
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	600b      	str	r3, [r1, #0]
}
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop
 80041b4:	24001118 	.word	0x24001118

080041b8 <OTM8009A_GetXSize>:
int32_t OTM8009A_GetXSize(OTM8009A_Object_t *pObj, uint32_t *Xsize)
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  switch(OTM8009ACtx.Orientation)
 80041b8:	4b06      	ldr	r3, [pc, #24]	; (80041d4 <OTM8009A_GetXSize+0x1c>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	b123      	cbz	r3, 80041c8 <OTM8009A_GetXSize+0x10>
  {
  case OTM8009A_ORIENTATION_PORTRAIT:
    *Xsize = OTM8009A_480X800_WIDTH;
    break;
  case OTM8009A_ORIENTATION_LANDSCAPE:
    *Xsize = OTM8009A_800X480_WIDTH;
 80041be:	f44f 7348 	mov.w	r3, #800	; 0x320
    *Xsize = OTM8009A_800X480_WIDTH;
    break;
  }
  
  return OTM8009A_OK;
}
 80041c2:	2000      	movs	r0, #0
    *Xsize = OTM8009A_800X480_WIDTH;
 80041c4:	600b      	str	r3, [r1, #0]
}
 80041c6:	4770      	bx	lr
    *Xsize = OTM8009A_480X800_WIDTH;
 80041c8:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
}
 80041cc:	2000      	movs	r0, #0
    *Xsize = OTM8009A_480X800_WIDTH;
 80041ce:	600b      	str	r3, [r1, #0]
}
 80041d0:	4770      	bx	lr
 80041d2:	bf00      	nop
 80041d4:	24001118 	.word	0x24001118

080041d8 <OTM8009A_GetYSize>:
int32_t OTM8009A_GetYSize(OTM8009A_Object_t *pObj, uint32_t *Ysize)
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  switch(OTM8009ACtx.Orientation)
 80041d8:	4b06      	ldr	r3, [pc, #24]	; (80041f4 <OTM8009A_GetYSize+0x1c>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	b123      	cbz	r3, 80041e8 <OTM8009A_GetYSize+0x10>
  {
  case OTM8009A_ORIENTATION_PORTRAIT:
    *Ysize = OTM8009A_480X800_HEIGHT;
    break;
  case OTM8009A_ORIENTATION_LANDSCAPE:
    *Ysize = OTM8009A_800X480_HEIGHT;
 80041de:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
    *Ysize = OTM8009A_800X480_HEIGHT;
    break;
  }
  
  return OTM8009A_OK;
}
 80041e2:	2000      	movs	r0, #0
    *Ysize = OTM8009A_800X480_HEIGHT;
 80041e4:	600b      	str	r3, [r1, #0]
}
 80041e6:	4770      	bx	lr
    *Ysize = OTM8009A_480X800_HEIGHT;
 80041e8:	f44f 7348 	mov.w	r3, #800	; 0x320
}
 80041ec:	2000      	movs	r0, #0
    *Ysize = OTM8009A_480X800_HEIGHT;
 80041ee:	600b      	str	r3, [r1, #0]
}
 80041f0:	4770      	bx	lr
 80041f2:	bf00      	nop
 80041f4:	24001118 	.word	0x24001118

080041f8 <OTM8009A_SetCursor>:
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  return OTM8009A_ERROR;
}
 80041f8:	f04f 30ff 	mov.w	r0, #4294967295
 80041fc:	4770      	bx	lr
 80041fe:	bf00      	nop

08004200 <OTM8009A_DrawBitmap>:
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  return OTM8009A_ERROR;
}
 8004200:	f04f 30ff 	mov.w	r0, #4294967295
 8004204:	4770      	bx	lr
 8004206:	bf00      	nop

08004208 <OTM8009A_FillRGBRect>:
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  return OTM8009A_ERROR;
}
 8004208:	f04f 30ff 	mov.w	r0, #4294967295
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop

08004210 <OTM8009A_DrawHLine>:
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  return OTM8009A_ERROR;
}
 8004210:	f04f 30ff 	mov.w	r0, #4294967295
 8004214:	4770      	bx	lr
 8004216:	bf00      	nop

08004218 <OTM8009A_FillRect>:
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  return OTM8009A_ERROR;
}
 8004218:	f04f 30ff 	mov.w	r0, #4294967295
 800421c:	4770      	bx	lr
 800421e:	bf00      	nop

08004220 <OTM8009A_SetPixel>:
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  return OTM8009A_ERROR;
}
 8004220:	f04f 30ff 	mov.w	r0, #4294967295
 8004224:	4770      	bx	lr
 8004226:	bf00      	nop

08004228 <OTM8009A_ReadRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval error status
  */
static int32_t OTM8009A_ReadRegWrap(void *Handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 8004228:	b410      	push	{r4}
  OTM8009A_Object_t *pObj = (OTM8009A_Object_t *)Handle;

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 800422a:	6884      	ldr	r4, [r0, #8]
 800422c:	8800      	ldrh	r0, [r0, #0]
 800422e:	46a4      	mov	ip, r4
}
 8004230:	f85d 4b04 	ldr.w	r4, [sp], #4
  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8004234:	4760      	bx	ip
 8004236:	bf00      	nop

08004238 <OTM8009A_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval error status
  */
static int32_t OTM8009A_WriteRegWrap(void *Handle, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8004238:	b410      	push	{r4}
  OTM8009A_Object_t *pObj = (OTM8009A_Object_t *)Handle;

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 800423a:	6844      	ldr	r4, [r0, #4]
 800423c:	8800      	ldrh	r0, [r0, #0]
 800423e:	46a4      	mov	ip, r4
}
 8004240:	f85d 4b04 	ldr.w	r4, [sp], #4
  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8004244:	4760      	bx	ip
 8004246:	bf00      	nop

08004248 <OTM8009A_Init>:
{
 8004248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  ret = otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800424c:	2300      	movs	r3, #0
 800424e:	f100 0710 	add.w	r7, r0, #16
{
 8004252:	b082      	sub	sp, #8
 8004254:	4680      	mov	r8, r0
 8004256:	4689      	mov	r9, r1
 8004258:	4692      	mov	sl, r2
  ret = otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800425a:	4619      	mov	r1, r3
 800425c:	4ae0      	ldr	r2, [pc, #896]	; (80045e0 <OTM8009A_Init+0x398>)
 800425e:	4638      	mov	r0, r7
 8004260:	f000 fcd6 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data1, 3);
 8004264:	2303      	movs	r3, #3
  ret = otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004266:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data1, 3);
 8004268:	4ade      	ldr	r2, [pc, #888]	; (80045e4 <OTM8009A_Init+0x39c>)
 800426a:	21ff      	movs	r1, #255	; 0xff
 800426c:	4638      	mov	r0, r7
 800426e:	f000 fccf 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004272:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data1, 3);
 8004274:	4605      	mov	r5, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004276:	4adc      	ldr	r2, [pc, #880]	; (80045e8 <OTM8009A_Init+0x3a0>)
 8004278:	4619      	mov	r1, r3
 800427a:	4638      	mov	r0, r7
 800427c:	f000 fcc8 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data1, 3);
 8004280:	4425      	add	r5, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data2, 2);
 8004282:	2302      	movs	r3, #2
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004284:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data2, 2);
 8004286:	4ad9      	ldr	r2, [pc, #868]	; (80045ec <OTM8009A_Init+0x3a4>)
 8004288:	21ff      	movs	r1, #255	; 0xff
 800428a:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 800428c:	442c      	add	r4, r5
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data2, 2);
 800428e:	f000 fcbf 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004292:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data2, 2);
 8004294:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004296:	4ad4      	ldr	r2, [pc, #848]	; (80045e8 <OTM8009A_Init+0x3a0>)
 8004298:	4619      	mov	r1, r3
 800429a:	4638      	mov	r0, r7
 800429c:	f000 fcb8 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data2, 2);
 80042a0:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 80042a2:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[3], 0);
 80042a4:	2300      	movs	r3, #0
 80042a6:	4ad2      	ldr	r2, [pc, #840]	; (80045f0 <OTM8009A_Init+0x3a8>)
 80042a8:	21c4      	movs	r1, #196	; 0xc4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 80042aa:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[3], 0);
 80042ac:	4638      	mov	r0, r7
 80042ae:	f000 fcaf 	bl	8004c10 <otm8009a_write_reg>
  * @param  Delay  Delay in ms
  */
static int32_t OTM8009A_IO_Delay(OTM8009A_Object_t *pObj, uint32_t Delay)
{
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 80042b2:	f8d8 300c 	ldr.w	r3, [r8, #12]
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[3], 0);
 80042b6:	4406      	add	r6, r0
  tickstart = pObj->IO.GetTick();
 80042b8:	4798      	blx	r3
 80042ba:	4604      	mov	r4, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 80042bc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80042c0:	4798      	blx	r3
 80042c2:	1b00      	subs	r0, r0, r4
 80042c4:	2809      	cmp	r0, #9
 80042c6:	d9f9      	bls.n	80042bc <OTM8009A_Init+0x74>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[4], 0);
 80042c8:	2300      	movs	r3, #0
 80042ca:	4aca      	ldr	r2, [pc, #808]	; (80045f4 <OTM8009A_Init+0x3ac>)
 80042cc:	4638      	mov	r0, r7
 80042ce:	4619      	mov	r1, r3
 80042d0:	f000 fc9e 	bl	8004c10 <otm8009a_write_reg>
 80042d4:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[5], 0);
 80042d6:	2300      	movs	r3, #0
 80042d8:	4ac7      	ldr	r2, [pc, #796]	; (80045f8 <OTM8009A_Init+0x3b0>)
 80042da:	21c4      	movs	r1, #196	; 0xc4
 80042dc:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[4], 0);
 80042de:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[5], 0);
 80042e0:	f000 fc96 	bl	8004c10 <otm8009a_write_reg>
  tickstart = pObj->IO.GetTick();
 80042e4:	f8d8 300c 	ldr.w	r3, [r8, #12]
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[5], 0);
 80042e8:	4404      	add	r4, r0
  tickstart = pObj->IO.GetTick();
 80042ea:	4798      	blx	r3
 80042ec:	4605      	mov	r5, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 80042ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80042f2:	4798      	blx	r3
 80042f4:	1b40      	subs	r0, r0, r5
 80042f6:	2809      	cmp	r0, #9
 80042f8:	d9f9      	bls.n	80042ee <OTM8009A_Init+0xa6>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[6], 0);
 80042fa:	2300      	movs	r3, #0
 80042fc:	4abf      	ldr	r2, [pc, #764]	; (80045fc <OTM8009A_Init+0x3b4>)
 80042fe:	4638      	mov	r0, r7
 8004300:	4619      	mov	r1, r3
 8004302:	f000 fc85 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[7], 0);
 8004306:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[6], 0);
 8004308:	4605      	mov	r5, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[7], 0);
 800430a:	4abd      	ldr	r2, [pc, #756]	; (8004600 <OTM8009A_Init+0x3b8>)
 800430c:	21c5      	movs	r1, #197	; 0xc5
 800430e:	4638      	mov	r0, r7
 8004310:	f000 fc7e 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[8], 0);
 8004314:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[6], 0);
 8004316:	4425      	add	r5, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[7], 0);
 8004318:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[8], 0);
 800431a:	4619      	mov	r1, r3
 800431c:	4ab9      	ldr	r2, [pc, #740]	; (8004604 <OTM8009A_Init+0x3bc>)
 800431e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[7], 0);
 8004320:	442c      	add	r4, r5
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[8], 0);
 8004322:	f000 fc75 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 8004326:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[8], 0);
 8004328:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 800432a:	4ab7      	ldr	r2, [pc, #732]	; (8004608 <OTM8009A_Init+0x3c0>)
 800432c:	21c5      	movs	r1, #197	; 0xc5
 800432e:	4638      	mov	r0, r7
 8004330:	f000 fc6e 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[10], 0);
 8004334:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[8], 0);
 8004336:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 8004338:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[10], 0);
 800433a:	4619      	mov	r1, r3
 800433c:	4ab3      	ldr	r2, [pc, #716]	; (800460c <OTM8009A_Init+0x3c4>)
 800433e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 8004340:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[10], 0);
 8004342:	f000 fc65 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[11], 0);
 8004346:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[10], 0);
 8004348:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[11], 0);
 800434a:	4ab1      	ldr	r2, [pc, #708]	; (8004610 <OTM8009A_Init+0x3c8>)
 800434c:	21c0      	movs	r1, #192	; 0xc0
 800434e:	4638      	mov	r0, r7
 8004350:	f000 fc5e 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004354:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[10], 0);
 8004356:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[11], 0);
 8004358:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800435a:	4619      	mov	r1, r3
 800435c:	4aa0      	ldr	r2, [pc, #640]	; (80045e0 <OTM8009A_Init+0x398>)
 800435e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[11], 0);
 8004360:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004362:	f000 fc55 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD9, &short_reg_data[12], 0);
 8004366:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004368:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD9, &short_reg_data[12], 0);
 800436a:	4aaa      	ldr	r2, [pc, #680]	; (8004614 <OTM8009A_Init+0x3cc>)
 800436c:	21d9      	movs	r1, #217	; 0xd9
 800436e:	4638      	mov	r0, r7
 8004370:	f000 fc4e 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004374:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004376:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD9, &short_reg_data[12], 0);
 8004378:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 800437a:	4619      	mov	r1, r3
 800437c:	4aa6      	ldr	r2, [pc, #664]	; (8004618 <OTM8009A_Init+0x3d0>)
 800437e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD9, &short_reg_data[12], 0);
 8004380:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004382:	f000 fc45 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[14], 0);
 8004386:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004388:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[14], 0);
 800438a:	4aa4      	ldr	r2, [pc, #656]	; (800461c <OTM8009A_Init+0x3d4>)
 800438c:	21c1      	movs	r1, #193	; 0xc1
 800438e:	4638      	mov	r0, r7
 8004390:	f000 fc3e 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 8004394:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004396:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[14], 0);
 8004398:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 800439a:	4619      	mov	r1, r3
 800439c:	4aa0      	ldr	r2, [pc, #640]	; (8004620 <OTM8009A_Init+0x3d8>)
 800439e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[14], 0);
 80043a0:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 80043a2:	f000 fc35 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[16], 0);
 80043a6:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 80043a8:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[16], 0);
 80043aa:	4a9e      	ldr	r2, [pc, #632]	; (8004624 <OTM8009A_Init+0x3dc>)
 80043ac:	21c1      	movs	r1, #193	; 0xc1
 80043ae:	4638      	mov	r0, r7
 80043b0:	f000 fc2e 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[17], 0);
 80043b4:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 80043b6:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[16], 0);
 80043b8:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[17], 0);
 80043ba:	4619      	mov	r1, r3
 80043bc:	4a9a      	ldr	r2, [pc, #616]	; (8004628 <OTM8009A_Init+0x3e0>)
 80043be:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[16], 0);
 80043c0:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[17], 0);
 80043c2:	f000 fc25 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[18], 0);
 80043c6:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[17], 0);
 80043c8:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[18], 0);
 80043ca:	4a98      	ldr	r2, [pc, #608]	; (800462c <OTM8009A_Init+0x3e4>)
 80043cc:	21c5      	movs	r1, #197	; 0xc5
 80043ce:	4638      	mov	r0, r7
 80043d0:	f000 fc1e 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[19], 0);
 80043d4:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[17], 0);
 80043d6:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[18], 0);
 80043d8:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[19], 0);
 80043da:	4619      	mov	r1, r3
 80043dc:	4a94      	ldr	r2, [pc, #592]	; (8004630 <OTM8009A_Init+0x3e8>)
 80043de:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[18], 0);
 80043e0:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[19], 0);
 80043e2:	f000 fc15 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 80043e6:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[19], 0);
 80043e8:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 80043ea:	4a87      	ldr	r2, [pc, #540]	; (8004608 <OTM8009A_Init+0x3c0>)
 80043ec:	21c5      	movs	r1, #197	; 0xc5
 80043ee:	4638      	mov	r0, r7
 80043f0:	f000 fc0e 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 80043f4:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[19], 0);
 80043f6:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 80043f8:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 80043fa:	4619      	mov	r1, r3
 80043fc:	4a78      	ldr	r2, [pc, #480]	; (80045e0 <OTM8009A_Init+0x398>)
 80043fe:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 8004400:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004402:	f000 fc05 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD8, lcd_reg_data5, 2);
 8004406:	2302      	movs	r3, #2
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004408:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD8, lcd_reg_data5, 2);
 800440a:	4a8a      	ldr	r2, [pc, #552]	; (8004634 <OTM8009A_Init+0x3ec>)
 800440c:	21d8      	movs	r1, #216	; 0xd8
 800440e:	4638      	mov	r0, r7
 8004410:	f000 fbfe 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[20], 0);
 8004414:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004416:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD8, lcd_reg_data5, 2);
 8004418:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[20], 0);
 800441a:	4619      	mov	r1, r3
 800441c:	4a86      	ldr	r2, [pc, #536]	; (8004638 <OTM8009A_Init+0x3f0>)
 800441e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD8, lcd_reg_data5, 2);
 8004420:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[20], 0);
 8004422:	f000 fbf5 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[21], 0);
 8004426:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[20], 0);
 8004428:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[21], 0);
 800442a:	4a84      	ldr	r2, [pc, #528]	; (800463c <OTM8009A_Init+0x3f4>)
 800442c:	21c5      	movs	r1, #197	; 0xc5
 800442e:	4638      	mov	r0, r7
 8004430:	f000 fbee 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[22], 0);
 8004434:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[20], 0);
 8004436:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[21], 0);
 8004438:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[22], 0);
 800443a:	4619      	mov	r1, r3
 800443c:	4a80      	ldr	r2, [pc, #512]	; (8004640 <OTM8009A_Init+0x3f8>)
 800443e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[21], 0);
 8004440:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[22], 0);
 8004442:	f000 fbe5 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[23], 0);
 8004446:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[22], 0);
 8004448:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[23], 0);
 800444a:	4a7e      	ldr	r2, [pc, #504]	; (8004644 <OTM8009A_Init+0x3fc>)
 800444c:	21c0      	movs	r1, #192	; 0xc0
 800444e:	4638      	mov	r0, r7
 8004450:	f000 fbde 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[24], 0);
 8004454:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[22], 0);
 8004456:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[23], 0);
 8004458:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[24], 0);
 800445a:	4619      	mov	r1, r3
 800445c:	4a7a      	ldr	r2, [pc, #488]	; (8004648 <OTM8009A_Init+0x400>)
 800445e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[23], 0);
 8004460:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[24], 0);
 8004462:	f000 fbd5 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[25], 0);
 8004466:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[24], 0);
 8004468:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[25], 0);
 800446a:	4a78      	ldr	r2, [pc, #480]	; (800464c <OTM8009A_Init+0x404>)
 800446c:	21c5      	movs	r1, #197	; 0xc5
 800446e:	4638      	mov	r0, r7
 8004470:	f000 fbce 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004474:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[24], 0);
 8004476:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[25], 0);
 8004478:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 800447a:	4619      	mov	r1, r3
 800447c:	4a66      	ldr	r2, [pc, #408]	; (8004618 <OTM8009A_Init+0x3d0>)
 800447e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[25], 0);
 8004480:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004482:	f000 fbc5 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[26], 0);
 8004486:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004488:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[26], 0);
 800448a:	4a71      	ldr	r2, [pc, #452]	; (8004650 <OTM8009A_Init+0x408>)
 800448c:	21c4      	movs	r1, #196	; 0xc4
 800448e:	4638      	mov	r0, r7
 8004490:	f000 fbbe 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 8004494:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004496:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[26], 0);
 8004498:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 800449a:	4619      	mov	r1, r3
 800449c:	4a60      	ldr	r2, [pc, #384]	; (8004620 <OTM8009A_Init+0x3d8>)
 800449e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[26], 0);
 80044a0:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 80044a2:	f000 fbb5 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[27], 0);
 80044a6:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 80044a8:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[27], 0);
 80044aa:	4a6a      	ldr	r2, [pc, #424]	; (8004654 <OTM8009A_Init+0x40c>)
 80044ac:	21c1      	movs	r1, #193	; 0xc1
 80044ae:	4638      	mov	r0, r7
 80044b0:	f000 fbae 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[28], 0);
 80044b4:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 80044b6:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[27], 0);
 80044b8:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[28], 0);
 80044ba:	4619      	mov	r1, r3
 80044bc:	4a66      	ldr	r2, [pc, #408]	; (8004658 <OTM8009A_Init+0x410>)
 80044be:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[27], 0);
 80044c0:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[28], 0);
 80044c2:	f000 fba5 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xB3, lcd_reg_data6, 2);
 80044c6:	2302      	movs	r3, #2
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[28], 0);
 80044c8:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xB3, lcd_reg_data6, 2);
 80044ca:	4a64      	ldr	r2, [pc, #400]	; (800465c <OTM8009A_Init+0x414>)
 80044cc:	21b3      	movs	r1, #179	; 0xb3
 80044ce:	4638      	mov	r0, r7
 80044d0:	f000 fb9e 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 80044d4:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[28], 0);
 80044d6:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xB3, lcd_reg_data6, 2);
 80044d8:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 80044da:	4619      	mov	r1, r3
 80044dc:	4a42      	ldr	r2, [pc, #264]	; (80045e8 <OTM8009A_Init+0x3a0>)
 80044de:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xB3, lcd_reg_data6, 2);
 80044e0:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 80044e2:	f000 fb95 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data7, 6);
 80044e6:	2306      	movs	r3, #6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 80044e8:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data7, 6);
 80044ea:	4a5d      	ldr	r2, [pc, #372]	; (8004660 <OTM8009A_Init+0x418>)
 80044ec:	21ce      	movs	r1, #206	; 0xce
 80044ee:	4638      	mov	r0, r7
 80044f0:	f000 fb8e 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 80044f4:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 80044f6:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data7, 6);
 80044f8:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 80044fa:	4619      	mov	r1, r3
 80044fc:	4a59      	ldr	r2, [pc, #356]	; (8004664 <OTM8009A_Init+0x41c>)
 80044fe:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data7, 6);
 8004500:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004502:	f000 fb85 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data8, 14);
 8004506:	230e      	movs	r3, #14
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004508:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data8, 14);
 800450a:	4a57      	ldr	r2, [pc, #348]	; (8004668 <OTM8009A_Init+0x420>)
 800450c:	21ce      	movs	r1, #206	; 0xce
 800450e:	4638      	mov	r0, r7
 8004510:	f000 fb7e 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004514:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004516:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data8, 14);
 8004518:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 800451a:	4619      	mov	r1, r3
 800451c:	4a53      	ldr	r2, [pc, #332]	; (800466c <OTM8009A_Init+0x424>)
 800451e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data8, 14);
 8004520:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004522:	f000 fb75 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data9, 14);
 8004526:	230e      	movs	r3, #14
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004528:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data9, 14);
 800452a:	4a51      	ldr	r2, [pc, #324]	; (8004670 <OTM8009A_Init+0x428>)
 800452c:	21ce      	movs	r1, #206	; 0xce
 800452e:	4638      	mov	r0, r7
 8004530:	f000 fb6e 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004534:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004536:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data9, 14);
 8004538:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 800453a:	4619      	mov	r1, r3
 800453c:	4a4d      	ldr	r2, [pc, #308]	; (8004674 <OTM8009A_Init+0x42c>)
 800453e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data9, 14);
 8004540:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004542:	f000 fb65 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, lcd_reg_data10, 10);
 8004546:	230a      	movs	r3, #10
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004548:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, lcd_reg_data10, 10);
 800454a:	4a4b      	ldr	r2, [pc, #300]	; (8004678 <OTM8009A_Init+0x430>)
 800454c:	21cf      	movs	r1, #207	; 0xcf
 800454e:	4638      	mov	r0, r7
 8004550:	f000 fb5e 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 8004554:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004556:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, lcd_reg_data10, 10);
 8004558:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 800455a:	4619      	mov	r1, r3
 800455c:	4a47      	ldr	r2, [pc, #284]	; (800467c <OTM8009A_Init+0x434>)
 800455e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, lcd_reg_data10, 10);
 8004560:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 8004562:	f000 fb55 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, &short_reg_data[45], 0);
 8004566:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 8004568:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, &short_reg_data[45], 0);
 800456a:	4a45      	ldr	r2, [pc, #276]	; (8004680 <OTM8009A_Init+0x438>)
 800456c:	21cf      	movs	r1, #207	; 0xcf
 800456e:	4638      	mov	r0, r7
 8004570:	f000 fb4e 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004574:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 8004576:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, &short_reg_data[45], 0);
 8004578:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 800457a:	4619      	mov	r1, r3
 800457c:	4a1a      	ldr	r2, [pc, #104]	; (80045e8 <OTM8009A_Init+0x3a0>)
 800457e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, &short_reg_data[45], 0);
 8004580:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004582:	f000 fb45 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data11, 10);
 8004586:	230a      	movs	r3, #10
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004588:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data11, 10);
 800458a:	4a3e      	ldr	r2, [pc, #248]	; (8004684 <OTM8009A_Init+0x43c>)
 800458c:	21cb      	movs	r1, #203	; 0xcb
 800458e:	4638      	mov	r0, r7
 8004590:	f000 fb3e 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 8004594:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004596:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data11, 10);
 8004598:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 800459a:	4619      	mov	r1, r3
 800459c:	4a3a      	ldr	r2, [pc, #232]	; (8004688 <OTM8009A_Init+0x440>)
 800459e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data11, 10);
 80045a0:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 80045a2:	f000 fb35 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data12, 15);
 80045a6:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 80045a8:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data12, 15);
 80045aa:	4a38      	ldr	r2, [pc, #224]	; (800468c <OTM8009A_Init+0x444>)
 80045ac:	21cb      	movs	r1, #203	; 0xcb
 80045ae:	4638      	mov	r0, r7
 80045b0:	f000 fb2e 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 80045b4:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 80045b6:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data12, 15);
 80045b8:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 80045ba:	4619      	mov	r1, r3
 80045bc:	4a29      	ldr	r2, [pc, #164]	; (8004664 <OTM8009A_Init+0x41c>)
 80045be:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data12, 15);
 80045c0:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 80045c2:	f000 fb25 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data13, 15);
 80045c6:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 80045c8:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data13, 15);
 80045ca:	4a31      	ldr	r2, [pc, #196]	; (8004690 <OTM8009A_Init+0x448>)
 80045cc:	21cb      	movs	r1, #203	; 0xcb
 80045ce:	4638      	mov	r0, r7
 80045d0:	f000 fb1e 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 80045d4:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 80045d6:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data13, 15);
 80045d8:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 80045da:	4619      	mov	r1, r3
 80045dc:	e05a      	b.n	8004694 <OTM8009A_Init+0x44c>
 80045de:	bf00      	nop
 80045e0:	08011d75 	.word	0x08011d75
 80045e4:	08011c44 	.word	0x08011c44
 80045e8:	08011d76 	.word	0x08011d76
 80045ec:	08011cd0 	.word	0x08011cd0
 80045f0:	08011d77 	.word	0x08011d77
 80045f4:	08011d78 	.word	0x08011d78
 80045f8:	08011d79 	.word	0x08011d79
 80045fc:	08011d7a 	.word	0x08011d7a
 8004600:	08011d7b 	.word	0x08011d7b
 8004604:	08011d7c 	.word	0x08011d7c
 8004608:	08011d7d 	.word	0x08011d7d
 800460c:	08011d7e 	.word	0x08011d7e
 8004610:	08011d7f 	.word	0x08011d7f
 8004614:	08011d80 	.word	0x08011d80
 8004618:	08011d81 	.word	0x08011d81
 800461c:	08011d82 	.word	0x08011d82
 8004620:	08011d83 	.word	0x08011d83
 8004624:	08011d84 	.word	0x08011d84
 8004628:	08011d85 	.word	0x08011d85
 800462c:	08011d86 	.word	0x08011d86
 8004630:	08011d87 	.word	0x08011d87
 8004634:	08011d44 	.word	0x08011d44
 8004638:	08011d88 	.word	0x08011d88
 800463c:	08011d89 	.word	0x08011d89
 8004640:	08011d8a 	.word	0x08011d8a
 8004644:	08011d8b 	.word	0x08011d8b
 8004648:	08011d8c 	.word	0x08011d8c
 800464c:	08011d8d 	.word	0x08011d8d
 8004650:	08011d8e 	.word	0x08011d8e
 8004654:	08011d8f 	.word	0x08011d8f
 8004658:	08011d90 	.word	0x08011d90
 800465c:	08011d48 	.word	0x08011d48
 8004660:	08011d4c 	.word	0x08011d4c
 8004664:	08011d91 	.word	0x08011d91
 8004668:	08011d54 	.word	0x08011d54
 800466c:	08011d92 	.word	0x08011d92
 8004670:	08011d64 	.word	0x08011d64
 8004674:	08011d93 	.word	0x08011d93
 8004678:	08011c48 	.word	0x08011c48
 800467c:	08011d94 	.word	0x08011d94
 8004680:	08011da1 	.word	0x08011da1
 8004684:	08011c54 	.word	0x08011c54
 8004688:	08011d95 	.word	0x08011d95
 800468c:	08011c60 	.word	0x08011c60
 8004690:	08011c70 	.word	0x08011c70
 8004694:	4ad1      	ldr	r2, [pc, #836]	; (80049dc <OTM8009A_Init+0x794>)
 8004696:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data13, 15);
 8004698:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 800469a:	f000 fab9 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data14, 10);
 800469e:	230a      	movs	r3, #10
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 80046a0:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data14, 10);
 80046a2:	4acf      	ldr	r2, [pc, #828]	; (80049e0 <OTM8009A_Init+0x798>)
 80046a4:	21cb      	movs	r1, #203	; 0xcb
 80046a6:	4638      	mov	r0, r7
 80046a8:	f000 fab2 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 80046ac:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 80046ae:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data14, 10);
 80046b0:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 80046b2:	4619      	mov	r1, r3
 80046b4:	4acb      	ldr	r2, [pc, #812]	; (80049e4 <OTM8009A_Init+0x79c>)
 80046b6:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data14, 10);
 80046b8:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 80046ba:	f000 faa9 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data15, 15);
 80046be:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 80046c0:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data15, 15);
 80046c2:	4ac9      	ldr	r2, [pc, #804]	; (80049e8 <OTM8009A_Init+0x7a0>)
 80046c4:	21cb      	movs	r1, #203	; 0xcb
 80046c6:	4638      	mov	r0, r7
 80046c8:	f000 faa2 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 80046cc:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 80046ce:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data15, 15);
 80046d0:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 80046d2:	4619      	mov	r1, r3
 80046d4:	4ac5      	ldr	r2, [pc, #788]	; (80049ec <OTM8009A_Init+0x7a4>)
 80046d6:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data15, 15);
 80046d8:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 80046da:	f000 fa99 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data16, 15);
 80046de:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 80046e0:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data16, 15);
 80046e2:	4ac3      	ldr	r2, [pc, #780]	; (80049f0 <OTM8009A_Init+0x7a8>)
 80046e4:	21cb      	movs	r1, #203	; 0xcb
 80046e6:	4638      	mov	r0, r7
 80046e8:	f000 fa92 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[34], 0);
 80046ec:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 80046ee:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data16, 15);
 80046f0:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[34], 0);
 80046f2:	4619      	mov	r1, r3
 80046f4:	4abf      	ldr	r2, [pc, #764]	; (80049f4 <OTM8009A_Init+0x7ac>)
 80046f6:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data16, 15);
 80046f8:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[34], 0);
 80046fa:	f000 fa89 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data17, 10);
 80046fe:	230a      	movs	r3, #10
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[34], 0);
 8004700:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data17, 10);
 8004702:	4abd      	ldr	r2, [pc, #756]	; (80049f8 <OTM8009A_Init+0x7b0>)
 8004704:	21cb      	movs	r1, #203	; 0xcb
 8004706:	4638      	mov	r0, r7
 8004708:	f000 fa82 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[35], 0);
 800470c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[34], 0);
 800470e:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data17, 10);
 8004710:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[35], 0);
 8004712:	4619      	mov	r1, r3
 8004714:	4ab9      	ldr	r2, [pc, #740]	; (80049fc <OTM8009A_Init+0x7b4>)
 8004716:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data17, 10);
 8004718:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[35], 0);
 800471a:	f000 fa79 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data18, 10);
 800471e:	230a      	movs	r3, #10
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[35], 0);
 8004720:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data18, 10);
 8004722:	4ab7      	ldr	r2, [pc, #732]	; (8004a00 <OTM8009A_Init+0x7b8>)
 8004724:	21cb      	movs	r1, #203	; 0xcb
 8004726:	4638      	mov	r0, r7
 8004728:	f000 fa72 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 800472c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[35], 0);
 800472e:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data18, 10);
 8004730:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004732:	4619      	mov	r1, r3
 8004734:	4ab3      	ldr	r2, [pc, #716]	; (8004a04 <OTM8009A_Init+0x7bc>)
 8004736:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data18, 10);
 8004738:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 800473a:	f000 fa69 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data19, 10);
 800473e:	230a      	movs	r3, #10
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004740:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data19, 10);
 8004742:	4ab1      	ldr	r2, [pc, #708]	; (8004a08 <OTM8009A_Init+0x7c0>)
 8004744:	21cc      	movs	r1, #204	; 0xcc
 8004746:	4638      	mov	r0, r7
 8004748:	f000 fa62 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 800474c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 800474e:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data19, 10);
 8004750:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 8004752:	4619      	mov	r1, r3
 8004754:	4aad      	ldr	r2, [pc, #692]	; (8004a0c <OTM8009A_Init+0x7c4>)
 8004756:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data19, 10);
 8004758:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 800475a:	f000 fa59 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data20, 15);
 800475e:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 8004760:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data20, 15);
 8004762:	4aab      	ldr	r2, [pc, #684]	; (8004a10 <OTM8009A_Init+0x7c8>)
 8004764:	21cc      	movs	r1, #204	; 0xcc
 8004766:	4638      	mov	r0, r7
 8004768:	f000 fa52 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 800476c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 800476e:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data20, 15);
 8004770:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004772:	4619      	mov	r1, r3
 8004774:	4aa7      	ldr	r2, [pc, #668]	; (8004a14 <OTM8009A_Init+0x7cc>)
 8004776:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data20, 15);
 8004778:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 800477a:	f000 fa49 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data21, 15);
 800477e:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004780:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data21, 15);
 8004782:	4aa5      	ldr	r2, [pc, #660]	; (8004a18 <OTM8009A_Init+0x7d0>)
 8004784:	21cc      	movs	r1, #204	; 0xcc
 8004786:	4638      	mov	r0, r7
 8004788:	f000 fa42 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 800478c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 800478e:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data21, 15);
 8004790:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004792:	4619      	mov	r1, r3
 8004794:	4a91      	ldr	r2, [pc, #580]	; (80049dc <OTM8009A_Init+0x794>)
 8004796:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data21, 15);
 8004798:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 800479a:	f000 fa39 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data22, 10);
 800479e:	230a      	movs	r3, #10
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 80047a0:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data22, 10);
 80047a2:	4a9e      	ldr	r2, [pc, #632]	; (8004a1c <OTM8009A_Init+0x7d4>)
 80047a4:	21cc      	movs	r1, #204	; 0xcc
 80047a6:	4638      	mov	r0, r7
 80047a8:	f000 fa32 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 80047ac:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 80047ae:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data22, 10);
 80047b0:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 80047b2:	4619      	mov	r1, r3
 80047b4:	4a8b      	ldr	r2, [pc, #556]	; (80049e4 <OTM8009A_Init+0x79c>)
 80047b6:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data22, 10);
 80047b8:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 80047ba:	f000 fa29 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data23, 15);
 80047be:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 80047c0:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data23, 15);
 80047c2:	4a97      	ldr	r2, [pc, #604]	; (8004a20 <OTM8009A_Init+0x7d8>)
 80047c4:	21cc      	movs	r1, #204	; 0xcc
 80047c6:	4638      	mov	r0, r7
 80047c8:	f000 fa22 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 80047cc:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 80047ce:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data23, 15);
 80047d0:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 80047d2:	4619      	mov	r1, r3
 80047d4:	4a85      	ldr	r2, [pc, #532]	; (80049ec <OTM8009A_Init+0x7a4>)
 80047d6:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data23, 15);
 80047d8:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 80047da:	f000 fa19 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data24, 15);
 80047de:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 80047e0:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data24, 15);
 80047e2:	4a90      	ldr	r2, [pc, #576]	; (8004a24 <OTM8009A_Init+0x7dc>)
 80047e4:	21cc      	movs	r1, #204	; 0xcc
 80047e6:	4638      	mov	r0, r7
 80047e8:	f000 fa12 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 80047ec:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 80047ee:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data24, 15);
 80047f0:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 80047f2:	4619      	mov	r1, r3
 80047f4:	4a8c      	ldr	r2, [pc, #560]	; (8004a28 <OTM8009A_Init+0x7e0>)
 80047f6:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data24, 15);
 80047f8:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 80047fa:	f000 fa09 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[46], 0);
 80047fe:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004800:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[46], 0);
 8004802:	4a8a      	ldr	r2, [pc, #552]	; (8004a2c <OTM8009A_Init+0x7e4>)
 8004804:	21c5      	movs	r1, #197	; 0xc5
 8004806:	4638      	mov	r0, r7
 8004808:	f000 fa02 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[47], 0);
 800480c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 800480e:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[46], 0);
 8004810:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[47], 0);
 8004812:	4619      	mov	r1, r3
 8004814:	4a86      	ldr	r2, [pc, #536]	; (8004a30 <OTM8009A_Init+0x7e8>)
 8004816:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[46], 0);
 8004818:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[47], 0);
 800481a:	f000 f9f9 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xF5, &short_reg_data[48], 0);
 800481e:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[47], 0);
 8004820:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xF5, &short_reg_data[48], 0);
 8004822:	4a84      	ldr	r2, [pc, #528]	; (8004a34 <OTM8009A_Init+0x7ec>)
 8004824:	21f5      	movs	r1, #245	; 0xf5
 8004826:	4638      	mov	r0, r7
 8004828:	f000 f9f2 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[49], 0);
 800482c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[47], 0);
 800482e:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xF5, &short_reg_data[48], 0);
 8004830:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[49], 0);
 8004832:	4619      	mov	r1, r3
 8004834:	4a80      	ldr	r2, [pc, #512]	; (8004a38 <OTM8009A_Init+0x7f0>)
 8004836:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xF5, &short_reg_data[48], 0);
 8004838:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[49], 0);
 800483a:	f000 f9e9 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC6, &short_reg_data[50], 0);
 800483e:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[49], 0);
 8004840:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC6, &short_reg_data[50], 0);
 8004842:	4a7e      	ldr	r2, [pc, #504]	; (8004a3c <OTM8009A_Init+0x7f4>)
 8004844:	21c6      	movs	r1, #198	; 0xc6
 8004846:	4638      	mov	r0, r7
 8004848:	f000 f9e2 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800484c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[49], 0);
 800484e:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC6, &short_reg_data[50], 0);
 8004850:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004852:	4619      	mov	r1, r3
 8004854:	4a7a      	ldr	r2, [pc, #488]	; (8004a40 <OTM8009A_Init+0x7f8>)
 8004856:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC6, &short_reg_data[50], 0);
 8004858:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800485a:	f000 f9d9 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data25, 3);
 800485e:	2303      	movs	r3, #3
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004860:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data25, 3);
 8004862:	4a78      	ldr	r2, [pc, #480]	; (8004a44 <OTM8009A_Init+0x7fc>)
 8004864:	21ff      	movs	r1, #255	; 0xff
 8004866:	4638      	mov	r0, r7
 8004868:	f000 f9d2 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800486c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800486e:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004870:	4a73      	ldr	r2, [pc, #460]	; (8004a40 <OTM8009A_Init+0x7f8>)
 8004872:	4619      	mov	r1, r3
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data25, 3);
 8004874:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004876:	4638      	mov	r0, r7
 8004878:	f000 f9ca 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800487c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data25, 3);
 800487e:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004880:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004882:	4619      	mov	r1, r3
 8004884:	4a6e      	ldr	r2, [pc, #440]	; (8004a40 <OTM8009A_Init+0x7f8>)
 8004886:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004888:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800488a:	f000 f9c1 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xE1, lcd_reg_data3, 16);
 800488e:	2310      	movs	r3, #16
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004890:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xE1, lcd_reg_data3, 16);
 8004892:	4a6d      	ldr	r2, [pc, #436]	; (8004a48 <OTM8009A_Init+0x800>)
 8004894:	21e1      	movs	r1, #225	; 0xe1
 8004896:	4638      	mov	r0, r7
 8004898:	f000 f9ba 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800489c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800489e:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xE1, lcd_reg_data3, 16);
 80048a0:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 80048a2:	4619      	mov	r1, r3
 80048a4:	4a66      	ldr	r2, [pc, #408]	; (8004a40 <OTM8009A_Init+0x7f8>)
 80048a6:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xE1, lcd_reg_data3, 16);
 80048a8:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 80048aa:	f000 f9b1 	bl	8004c10 <otm8009a_write_reg>
 80048ae:	4605      	mov	r5, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xE2, lcd_reg_data4, 16);
 80048b0:	2310      	movs	r3, #16
 80048b2:	4a66      	ldr	r2, [pc, #408]	; (8004a4c <OTM8009A_Init+0x804>)
 80048b4:	21e2      	movs	r1, #226	; 0xe2
 80048b6:	4638      	mov	r0, r7
 80048b8:	f000 f9aa 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 80048bc:	4425      	add	r5, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xE2, lcd_reg_data4, 16);
 80048be:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_SLPOUT, &short_reg_data[36], 0);
 80048c0:	2300      	movs	r3, #0
 80048c2:	4a63      	ldr	r2, [pc, #396]	; (8004a50 <OTM8009A_Init+0x808>)
 80048c4:	2111      	movs	r1, #17
  ret += otm8009a_write_reg(&pObj->Ctx, 0xE2, lcd_reg_data4, 16);
 80048c6:	442c      	add	r4, r5
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_SLPOUT, &short_reg_data[36], 0);
 80048c8:	4638      	mov	r0, r7
 80048ca:	f000 f9a1 	bl	8004c10 <otm8009a_write_reg>
  tickstart = pObj->IO.GetTick();
 80048ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_SLPOUT, &short_reg_data[36], 0);
 80048d2:	4404      	add	r4, r0
  tickstart = pObj->IO.GetTick();
 80048d4:	4798      	blx	r3
 80048d6:	4605      	mov	r5, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 80048d8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80048dc:	4798      	blx	r3
 80048de:	1b40      	subs	r0, r0, r5
 80048e0:	2877      	cmp	r0, #119	; 0x77
 80048e2:	d9f9      	bls.n	80048d8 <OTM8009A_Init+0x690>
  switch(ColorCoding)
 80048e4:	f1b9 0f00 	cmp.w	r9, #0
 80048e8:	d074      	beq.n	80049d4 <OTM8009A_Init+0x78c>
 80048ea:	f1b9 0f02 	cmp.w	r9, #2
 80048ee:	d14f      	bne.n	8004990 <OTM8009A_Init+0x748>
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_COLMOD, &short_reg_data[37], 0);
 80048f0:	2300      	movs	r3, #0
 80048f2:	4a58      	ldr	r2, [pc, #352]	; (8004a54 <OTM8009A_Init+0x80c>)
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_COLMOD, &short_reg_data[38], 0);
 80048f4:	213a      	movs	r1, #58	; 0x3a
 80048f6:	4638      	mov	r0, r7
 80048f8:	f000 f98a 	bl	8004c10 <otm8009a_write_reg>
    OTM8009ACtx.ColorCode = OTM8009A_FORMAT_RGB888;
 80048fc:	4d56      	ldr	r5, [pc, #344]	; (8004a58 <OTM8009A_Init+0x810>)
  if(Orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 80048fe:	f1ba 0f01 	cmp.w	sl, #1
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_COLMOD, &short_reg_data[38], 0);
 8004902:	4404      	add	r4, r0
    OTM8009ACtx.ColorCode = OTM8009A_FORMAT_RGB888;
 8004904:	f8c5 9004 	str.w	r9, [r5, #4]
  if(Orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 8004908:	d046      	beq.n	8004998 <OTM8009A_Init+0x750>
    OTM8009ACtx.Orientation = OTM8009A_ORIENTATION_PORTRAIT;
 800490a:	2300      	movs	r3, #0
 800490c:	602b      	str	r3, [r5, #0]
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRDISBV, &short_reg_data[39], 0);
 800490e:	2300      	movs	r3, #0
 8004910:	4a52      	ldr	r2, [pc, #328]	; (8004a5c <OTM8009A_Init+0x814>)
 8004912:	2151      	movs	r1, #81	; 0x51
 8004914:	4638      	mov	r0, r7
  OTM8009ACtx.Brightness = ((uint32_t)short_reg_data[39] / 0xFFU) * 100U;
 8004916:	469a      	mov	sl, r3
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRDISBV, &short_reg_data[39], 0);
 8004918:	f000 f97a 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCTRLD, &short_reg_data[40], 0);
 800491c:	4a50      	ldr	r2, [pc, #320]	; (8004a60 <OTM8009A_Init+0x818>)
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRDISBV, &short_reg_data[39], 0);
 800491e:	eb04 0900 	add.w	r9, r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCTRLD, &short_reg_data[40], 0);
 8004922:	4653      	mov	r3, sl
 8004924:	2153      	movs	r1, #83	; 0x53
 8004926:	4638      	mov	r0, r7
  OTM8009ACtx.Brightness = ((uint32_t)short_reg_data[39] / 0xFFU) * 100U;
 8004928:	f8c5 a008 	str.w	sl, [r5, #8]
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCTRLD, &short_reg_data[40], 0);
 800492c:	f000 f970 	bl	8004c10 <otm8009a_write_reg>
 8004930:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCABC, &short_reg_data[41], 0);
 8004932:	4653      	mov	r3, sl
 8004934:	4a4b      	ldr	r2, [pc, #300]	; (8004a64 <OTM8009A_Init+0x81c>)
 8004936:	2155      	movs	r1, #85	; 0x55
 8004938:	4638      	mov	r0, r7
 800493a:	f000 f969 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCTRLD, &short_reg_data[40], 0);
 800493e:	444c      	add	r4, r9
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCABC, &short_reg_data[41], 0);
 8004940:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCABCMB, &short_reg_data[42], 0);
 8004942:	4653      	mov	r3, sl
 8004944:	4a48      	ldr	r2, [pc, #288]	; (8004a68 <OTM8009A_Init+0x820>)
 8004946:	215e      	movs	r1, #94	; 0x5e
 8004948:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCABC, &short_reg_data[41], 0);
 800494a:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCABCMB, &short_reg_data[42], 0);
 800494c:	f000 f960 	bl	8004c10 <otm8009a_write_reg>
 8004950:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_DISPON, &short_reg_data[43], 0);
 8004952:	4653      	mov	r3, sl
 8004954:	4a45      	ldr	r2, [pc, #276]	; (8004a6c <OTM8009A_Init+0x824>)
 8004956:	2129      	movs	r1, #41	; 0x29
 8004958:	4638      	mov	r0, r7
 800495a:	f000 f959 	bl	8004c10 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCABCMB, &short_reg_data[42], 0);
 800495e:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_DISPON, &short_reg_data[43], 0);
 8004960:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004962:	4653      	mov	r3, sl
 8004964:	4651      	mov	r1, sl
 8004966:	4a36      	ldr	r2, [pc, #216]	; (8004a40 <OTM8009A_Init+0x7f8>)
 8004968:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_DISPON, &short_reg_data[43], 0);
 800496a:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800496c:	f000 f950 	bl	8004c10 <otm8009a_write_reg>
 8004970:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_RAMWR, &short_reg_data[44], 0);
 8004972:	4653      	mov	r3, sl
 8004974:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004976:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_RAMWR, &short_reg_data[44], 0);
 8004978:	4a3d      	ldr	r2, [pc, #244]	; (8004a70 <OTM8009A_Init+0x828>)
 800497a:	212c      	movs	r1, #44	; 0x2c
 800497c:	f000 f948 	bl	8004c10 <otm8009a_write_reg>
  if(ret != OTM8009A_OK)
 8004980:	42c4      	cmn	r4, r0
}
 8004982:	bf14      	ite	ne
 8004984:	f04f 30ff 	movne.w	r0, #4294967295
 8004988:	4650      	moveq	r0, sl
 800498a:	b002      	add	sp, #8
 800498c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if(Orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 8004990:	f1ba 0f01 	cmp.w	sl, #1
 8004994:	4d30      	ldr	r5, [pc, #192]	; (8004a58 <OTM8009A_Init+0x810>)
 8004996:	d1b8      	bne.n	800490a <OTM8009A_Init+0x6c2>
	uint8_t tmp = OTM8009A_MADCTR_MODE_LANDSCAPE;
 8004998:	2660      	movs	r6, #96	; 0x60
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_MADCTR, &tmp, 0);
 800499a:	2300      	movs	r3, #0
 800499c:	f10d 0207 	add.w	r2, sp, #7
 80049a0:	2136      	movs	r1, #54	; 0x36
 80049a2:	4638      	mov	r0, r7
	uint8_t tmp = OTM8009A_MADCTR_MODE_LANDSCAPE;
 80049a4:	f88d 6007 	strb.w	r6, [sp, #7]
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_MADCTR, &tmp, 0);
 80049a8:	f000 f932 	bl	8004c10 <otm8009a_write_reg>
 80049ac:	4606      	mov	r6, r0
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 80049ae:	2304      	movs	r3, #4
 80049b0:	4a30      	ldr	r2, [pc, #192]	; (8004a74 <OTM8009A_Init+0x82c>)
 80049b2:	212a      	movs	r1, #42	; 0x2a
 80049b4:	4638      	mov	r0, r7
 80049b6:	f000 f92b 	bl	8004c10 <otm8009a_write_reg>
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_MADCTR, &tmp, 0);
 80049ba:	4434      	add	r4, r6
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 80049bc:	4606      	mov	r6, r0
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 80049be:	2304      	movs	r3, #4
 80049c0:	4a2d      	ldr	r2, [pc, #180]	; (8004a78 <OTM8009A_Init+0x830>)
 80049c2:	212b      	movs	r1, #43	; 0x2b
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 80049c4:	4434      	add	r4, r6
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 80049c6:	4638      	mov	r0, r7
 80049c8:	f000 f922 	bl	8004c10 <otm8009a_write_reg>
    OTM8009ACtx.Orientation = OTM8009A_ORIENTATION_LANDSCAPE;
 80049cc:	f8c5 a000 	str.w	sl, [r5]
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 80049d0:	4404      	add	r4, r0
    OTM8009ACtx.Orientation = OTM8009A_ORIENTATION_LANDSCAPE;
 80049d2:	e79c      	b.n	800490e <OTM8009A_Init+0x6c6>
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_COLMOD, &short_reg_data[38], 0);
 80049d4:	464b      	mov	r3, r9
 80049d6:	4a29      	ldr	r2, [pc, #164]	; (8004a7c <OTM8009A_Init+0x834>)
 80049d8:	e78c      	b.n	80048f4 <OTM8009A_Init+0x6ac>
 80049da:	bf00      	nop
 80049dc:	08011d92 	.word	0x08011d92
 80049e0:	08011c80 	.word	0x08011c80
 80049e4:	08011d93 	.word	0x08011d93
 80049e8:	08011c8c 	.word	0x08011c8c
 80049ec:	08011d94 	.word	0x08011d94
 80049f0:	08011c9c 	.word	0x08011c9c
 80049f4:	08011d96 	.word	0x08011d96
 80049f8:	08011cac 	.word	0x08011cac
 80049fc:	08011d97 	.word	0x08011d97
 8004a00:	08011cb8 	.word	0x08011cb8
 8004a04:	08011d76 	.word	0x08011d76
 8004a08:	08011cc4 	.word	0x08011cc4
 8004a0c:	08011d95 	.word	0x08011d95
 8004a10:	08011cd4 	.word	0x08011cd4
 8004a14:	08011d91 	.word	0x08011d91
 8004a18:	08011ce4 	.word	0x08011ce4
 8004a1c:	08011cf4 	.word	0x08011cf4
 8004a20:	08011d00 	.word	0x08011d00
 8004a24:	08011d10 	.word	0x08011d10
 8004a28:	08011d81 	.word	0x08011d81
 8004a2c:	08011da2 	.word	0x08011da2
 8004a30:	08011da3 	.word	0x08011da3
 8004a34:	08011da4 	.word	0x08011da4
 8004a38:	08011da5 	.word	0x08011da5
 8004a3c:	08011da6 	.word	0x08011da6
 8004a40:	08011d75 	.word	0x08011d75
 8004a44:	08011d20 	.word	0x08011d20
 8004a48:	08011d24 	.word	0x08011d24
 8004a4c:	08011d34 	.word	0x08011d34
 8004a50:	08011d98 	.word	0x08011d98
 8004a54:	08011d99 	.word	0x08011d99
 8004a58:	24001118 	.word	0x24001118
 8004a5c:	08011d9b 	.word	0x08011d9b
 8004a60:	08011d9c 	.word	0x08011d9c
 8004a64:	08011d9d 	.word	0x08011d9d
 8004a68:	08011d9e 	.word	0x08011d9e
 8004a6c:	08011d9f 	.word	0x08011d9f
 8004a70:	08011da0 	.word	0x08011da0
 8004a74:	08011c3c 	.word	0x08011c3c
 8004a78:	08011c40 	.word	0x08011c40
 8004a7c:	08011d9a 	.word	0x08011d9a

08004a80 <OTM8009A_SetBrightness>:
{
 8004a80:	b570      	push	{r4, r5, r6, lr}
  uint8_t brightness = (uint8_t)((Brightness * 255U)/100U);
 8004a82:	ebc1 2401 	rsb	r4, r1, r1, lsl #8
 8004a86:	4e0b      	ldr	r6, [pc, #44]	; (8004ab4 <OTM8009A_SetBrightness+0x34>)
{
 8004a88:	b082      	sub	sp, #8
 8004a8a:	460d      	mov	r5, r1
  uint8_t brightness = (uint8_t)((Brightness * 255U)/100U);
 8004a8c:	fba6 6404 	umull	r6, r4, r6, r4
  if(otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRDISBV, &brightness, 0) != OTM8009A_OK)
 8004a90:	2300      	movs	r3, #0
 8004a92:	f10d 0207 	add.w	r2, sp, #7
 8004a96:	3010      	adds	r0, #16
  uint8_t brightness = (uint8_t)((Brightness * 255U)/100U);
 8004a98:	0964      	lsrs	r4, r4, #5
  if(otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRDISBV, &brightness, 0) != OTM8009A_OK)
 8004a9a:	2151      	movs	r1, #81	; 0x51
  uint8_t brightness = (uint8_t)((Brightness * 255U)/100U);
 8004a9c:	f88d 4007 	strb.w	r4, [sp, #7]
  if(otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRDISBV, &brightness, 0) != OTM8009A_OK)
 8004aa0:	f000 f8b6 	bl	8004c10 <otm8009a_write_reg>
 8004aa4:	b918      	cbnz	r0, 8004aae <OTM8009A_SetBrightness+0x2e>
    OTM8009ACtx.Brightness = Brightness;
 8004aa6:	4b04      	ldr	r3, [pc, #16]	; (8004ab8 <OTM8009A_SetBrightness+0x38>)
 8004aa8:	609d      	str	r5, [r3, #8]
}
 8004aaa:	b002      	add	sp, #8
 8004aac:	bd70      	pop	{r4, r5, r6, pc}
    ret = OTM8009A_ERROR;
 8004aae:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;  
 8004ab2:	e7fa      	b.n	8004aaa <OTM8009A_SetBrightness+0x2a>
 8004ab4:	51eb851f 	.word	0x51eb851f
 8004ab8:	24001118 	.word	0x24001118

08004abc <OTM8009A_DisplayOn>:
{
 8004abc:	b500      	push	{lr}
 8004abe:	b083      	sub	sp, #12
  uint8_t display = 0;
 8004ac0:	2300      	movs	r3, #0
  if(otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_DISPON, &display, 0) != OTM8009A_OK)
 8004ac2:	2129      	movs	r1, #41	; 0x29
 8004ac4:	3010      	adds	r0, #16
 8004ac6:	f10d 0207 	add.w	r2, sp, #7
  uint8_t display = 0;
 8004aca:	f88d 3007 	strb.w	r3, [sp, #7]
  if(otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_DISPON, &display, 0) != OTM8009A_OK)
 8004ace:	f000 f89f 	bl	8004c10 <otm8009a_write_reg>
 8004ad2:	3800      	subs	r0, #0
 8004ad4:	bf18      	it	ne
 8004ad6:	2001      	movne	r0, #1
}
 8004ad8:	4240      	negs	r0, r0
 8004ada:	b003      	add	sp, #12
 8004adc:	f85d fb04 	ldr.w	pc, [sp], #4

08004ae0 <OTM8009A_DisplayOff>:
{
 8004ae0:	b500      	push	{lr}
 8004ae2:	b083      	sub	sp, #12
  uint8_t display = 0;
 8004ae4:	2300      	movs	r3, #0
  if(otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_DISPOFF, &display, 0) != OTM8009A_OK)
 8004ae6:	2128      	movs	r1, #40	; 0x28
 8004ae8:	3010      	adds	r0, #16
 8004aea:	f10d 0207 	add.w	r2, sp, #7
  uint8_t display = 0;
 8004aee:	f88d 3007 	strb.w	r3, [sp, #7]
  if(otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_DISPOFF, &display, 0) != OTM8009A_OK)
 8004af2:	f000 f88d 	bl	8004c10 <otm8009a_write_reg>
 8004af6:	3800      	subs	r0, #0
 8004af8:	bf18      	it	ne
 8004afa:	2001      	movne	r0, #1
}
 8004afc:	4240      	negs	r0, r0
 8004afe:	b003      	add	sp, #12
 8004b00:	f85d fb04 	ldr.w	pc, [sp], #4

08004b04 <OTM8009A_SetOrientation>:
{
 8004b04:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t tmp = OTM8009A_MADCTR_MODE_LANDSCAPE;
 8004b06:	2360      	movs	r3, #96	; 0x60
{
 8004b08:	b083      	sub	sp, #12
  uint8_t tmp1 = OTM8009A_MADCTR_MODE_PORTRAIT;
 8004b0a:	2600      	movs	r6, #0
  if((Orientation != OTM8009A_ORIENTATION_LANDSCAPE) && (Orientation != OTM8009A_ORIENTATION_PORTRAIT))
 8004b0c:	2901      	cmp	r1, #1
  uint8_t tmp = OTM8009A_MADCTR_MODE_LANDSCAPE;
 8004b0e:	f88d 3006 	strb.w	r3, [sp, #6]
  uint8_t tmp1 = OTM8009A_MADCTR_MODE_PORTRAIT;
 8004b12:	f88d 6007 	strb.w	r6, [sp, #7]
  if((Orientation != OTM8009A_ORIENTATION_LANDSCAPE) && (Orientation != OTM8009A_ORIENTATION_PORTRAIT))
 8004b16:	d83e      	bhi.n	8004b96 <OTM8009A_SetOrientation+0x92>
  else if(Orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 8004b18:	d020      	beq.n	8004b5c <OTM8009A_SetOrientation+0x58>
    ret = otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_MADCTR, &tmp1, 0);
 8004b1a:	f100 0510 	add.w	r5, r0, #16
 8004b1e:	4633      	mov	r3, r6
 8004b20:	f10d 0207 	add.w	r2, sp, #7
 8004b24:	2136      	movs	r1, #54	; 0x36
 8004b26:	4628      	mov	r0, r5
 8004b28:	f000 f872 	bl	8004c10 <otm8009a_write_reg>
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 8004b2c:	2304      	movs	r3, #4
    ret = otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_MADCTR, &tmp1, 0);
 8004b2e:	4604      	mov	r4, r0
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 8004b30:	4a1a      	ldr	r2, [pc, #104]	; (8004b9c <OTM8009A_SetOrientation+0x98>)
 8004b32:	212a      	movs	r1, #42	; 0x2a
 8004b34:	4628      	mov	r0, r5
 8004b36:	f000 f86b 	bl	8004c10 <otm8009a_write_reg>
 8004b3a:	4607      	mov	r7, r0
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 8004b3c:	2304      	movs	r3, #4
 8004b3e:	4628      	mov	r0, r5
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 8004b40:	443c      	add	r4, r7
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 8004b42:	4a17      	ldr	r2, [pc, #92]	; (8004ba0 <OTM8009A_SetOrientation+0x9c>)
 8004b44:	212b      	movs	r1, #43	; 0x2b
 8004b46:	f000 f863 	bl	8004c10 <otm8009a_write_reg>
    OTM8009ACtx.Orientation = OTM8009A_ORIENTATION_PORTRAIT;
 8004b4a:	4b16      	ldr	r3, [pc, #88]	; (8004ba4 <OTM8009A_SetOrientation+0xa0>)
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 8004b4c:	4420      	add	r0, r4
    OTM8009ACtx.Orientation = OTM8009A_ORIENTATION_PORTRAIT;
 8004b4e:	601e      	str	r6, [r3, #0]
  if(ret != OTM8009A_OK)
 8004b50:	3800      	subs	r0, #0
 8004b52:	bf18      	it	ne
 8004b54:	2001      	movne	r0, #1
 8004b56:	4240      	negs	r0, r0
}
 8004b58:	b003      	add	sp, #12
 8004b5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ret = otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_MADCTR, &tmp, 0);
 8004b5c:	f100 0510 	add.w	r5, r0, #16
 8004b60:	4633      	mov	r3, r6
 8004b62:	460f      	mov	r7, r1
 8004b64:	f10d 0206 	add.w	r2, sp, #6
 8004b68:	2136      	movs	r1, #54	; 0x36
 8004b6a:	4628      	mov	r0, r5
 8004b6c:	f000 f850 	bl	8004c10 <otm8009a_write_reg>
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 8004b70:	2304      	movs	r3, #4
    ret = otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_MADCTR, &tmp, 0);
 8004b72:	4604      	mov	r4, r0
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 8004b74:	4a09      	ldr	r2, [pc, #36]	; (8004b9c <OTM8009A_SetOrientation+0x98>)
 8004b76:	212a      	movs	r1, #42	; 0x2a
 8004b78:	4628      	mov	r0, r5
 8004b7a:	f000 f849 	bl	8004c10 <otm8009a_write_reg>
 8004b7e:	4606      	mov	r6, r0
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 8004b80:	2304      	movs	r3, #4
 8004b82:	4628      	mov	r0, r5
 8004b84:	4a06      	ldr	r2, [pc, #24]	; (8004ba0 <OTM8009A_SetOrientation+0x9c>)
 8004b86:	212b      	movs	r1, #43	; 0x2b
 8004b88:	f000 f842 	bl	8004c10 <otm8009a_write_reg>
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 8004b8c:	4434      	add	r4, r6
    OTM8009ACtx.Orientation = OTM8009A_ORIENTATION_LANDSCAPE;
 8004b8e:	4b05      	ldr	r3, [pc, #20]	; (8004ba4 <OTM8009A_SetOrientation+0xa0>)
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 8004b90:	4420      	add	r0, r4
    OTM8009ACtx.Orientation = OTM8009A_ORIENTATION_LANDSCAPE;
 8004b92:	601f      	str	r7, [r3, #0]
 8004b94:	e7dc      	b.n	8004b50 <OTM8009A_SetOrientation+0x4c>
    ret = OTM8009A_ERROR;
 8004b96:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8004b9a:	e7dd      	b.n	8004b58 <OTM8009A_SetOrientation+0x54>
 8004b9c:	08011c3c 	.word	0x08011c3c
 8004ba0:	08011c40 	.word	0x08011c40
 8004ba4:	24001118 	.word	0x24001118

08004ba8 <OTM8009A_ReadID>:
{ 
 8004ba8:	460a      	mov	r2, r1
  if(otm8009a_read_reg(&pObj->Ctx, OTM8009A_CMD_ID1, (uint8_t *)Id, 0)!= OTM8009A_OK)
 8004baa:	3010      	adds	r0, #16
 8004bac:	21da      	movs	r1, #218	; 0xda
{ 
 8004bae:	b508      	push	{r3, lr}
  if(otm8009a_read_reg(&pObj->Ctx, OTM8009A_CMD_ID1, (uint8_t *)Id, 0)!= OTM8009A_OK)
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	f000 f825 	bl	8004c00 <otm8009a_read_reg>
 8004bb6:	3800      	subs	r0, #0
 8004bb8:	bf18      	it	ne
 8004bba:	2001      	movne	r0, #1
}  
 8004bbc:	4240      	negs	r0, r0
 8004bbe:	bd08      	pop	{r3, pc}

08004bc0 <OTM8009A_DrawVLine>:
 8004bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8004bc4:	4770      	bx	lr
 8004bc6:	bf00      	nop

08004bc8 <OTM8009A_GetPixel>:
 8004bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8004bcc:	4770      	bx	lr
 8004bce:	bf00      	nop

08004bd0 <OTM8009A_RegisterBusIO>:
  if(pObj == NULL)
 8004bd0:	b178      	cbz	r0, 8004bf2 <OTM8009A_RegisterBusIO+0x22>
    pObj->IO.WriteReg  = pIO->WriteReg;
 8004bd2:	684a      	ldr	r2, [r1, #4]
 8004bd4:	4603      	mov	r3, r0
  int32_t ret = OTM8009A_OK;
 8004bd6:	2000      	movs	r0, #0
{
 8004bd8:	b430      	push	{r4, r5}
    pObj->IO.GetTick   = pIO->GetTick;
 8004bda:	e9d1 5402 	ldrd	r5, r4, [r1, #8]
    pObj->Ctx.ReadReg  = OTM8009A_ReadRegWrap;
 8004bde:	4906      	ldr	r1, [pc, #24]	; (8004bf8 <OTM8009A_RegisterBusIO+0x28>)
    pObj->IO.WriteReg  = pIO->WriteReg;
 8004be0:	605a      	str	r2, [r3, #4]
    pObj->Ctx.WriteReg = OTM8009A_WriteRegWrap;
 8004be2:	4a06      	ldr	r2, [pc, #24]	; (8004bfc <OTM8009A_RegisterBusIO+0x2c>)
    pObj->IO.GetTick   = pIO->GetTick;
 8004be4:	e9c3 5402 	strd	r5, r4, [r3, #8]
    pObj->Ctx.ReadReg  = OTM8009A_ReadRegWrap;
 8004be8:	e9c3 1305 	strd	r1, r3, [r3, #20]
}
 8004bec:	bc30      	pop	{r4, r5}
    pObj->Ctx.WriteReg = OTM8009A_WriteRegWrap;
 8004bee:	611a      	str	r2, [r3, #16]
}
 8004bf0:	4770      	bx	lr
    ret = OTM8009A_ERROR;
 8004bf2:	f04f 30ff 	mov.w	r0, #4294967295
}
 8004bf6:	4770      	bx	lr
 8004bf8:	08004229 	.word	0x08004229
 8004bfc:	08004239 	.word	0x08004239

08004c00 <otm8009a_read_reg>:
*                 I2C or SPI reading functions
* Input         : Register Address, length of buffer
* Output        : Data Read
*******************************************************************************/
int32_t otm8009a_read_reg(otm8009a_ctx_t *ctx, uint16_t reg, uint8_t *pdata, uint16_t length)
{
 8004c00:	b410      	push	{r4}
  return ctx->ReadReg(ctx->handle, reg, pdata, length);
 8004c02:	e9d0 4001 	ldrd	r4, r0, [r0, #4]
 8004c06:	46a4      	mov	ip, r4
}
 8004c08:	f85d 4b04 	ldr.w	r4, [sp], #4
  return ctx->ReadReg(ctx->handle, reg, pdata, length);
 8004c0c:	4760      	bx	ip
 8004c0e:	bf00      	nop

08004c10 <otm8009a_write_reg>:
*                 I2C or SPI writing function
* Input         : Register Address, Data to be written, length of buffer
* Output        : None
*******************************************************************************/
int32_t otm8009a_write_reg(otm8009a_ctx_t *ctx, uint16_t reg, const uint8_t *pdata, uint16_t length)
{
 8004c10:	b410      	push	{r4}
  return ctx->WriteReg(ctx->handle, reg, (uint8_t *)pdata, length);
 8004c12:	6804      	ldr	r4, [r0, #0]
 8004c14:	6880      	ldr	r0, [r0, #8]
 8004c16:	46a4      	mov	ip, r4
}
 8004c18:	f85d 4b04 	ldr.w	r4, [sp], #4
  return ctx->WriteReg(ctx->handle, reg, (uint8_t *)pdata, length);
 8004c1c:	4760      	bx	ip
 8004c1e:	bf00      	nop

08004c20 <BSP_GetTick>:
  * @brief  Delay function
  * @retval Tick value
  */
int32_t BSP_GetTick(void)
{
  return (int32_t)HAL_GetTick();
 8004c20:	f000 be8e 	b.w	8005940 <HAL_GetTick>

08004c24 <BSP_LCD_SetActiveLayer>:
  */
int32_t BSP_LCD_SetActiveLayer(uint32_t Instance, uint32_t LayerIndex)
{
  int32_t ret = BSP_ERROR_NONE;

  if(Instance >= LCD_INSTANCES_NBR)
 8004c24:	b910      	cbnz	r0, 8004c2c <BSP_LCD_SetActiveLayer+0x8>
  {
    ret = BSP_ERROR_WRONG_PARAM;
  }
  else
  {
    Lcd_Ctx[Instance].ActiveLayer = LayerIndex;
 8004c26:	4b03      	ldr	r3, [pc, #12]	; (8004c34 <BSP_LCD_SetActiveLayer+0x10>)
 8004c28:	6099      	str	r1, [r3, #8]
 8004c2a:	4770      	bx	lr
    ret = BSP_ERROR_WRONG_PARAM;
 8004c2c:	f06f 0001 	mvn.w	r0, #1
  }

  return ret;
}
 8004c30:	4770      	bx	lr
 8004c32:	bf00      	nop
 8004c34:	24011504 	.word	0x24011504

08004c38 <BSP_LCD_GetPixelFormat>:
  */
int32_t BSP_LCD_GetPixelFormat(uint32_t Instance, uint32_t *PixelFormat)
{
  int32_t ret = BSP_ERROR_NONE;

  if(Instance >= LCD_INSTANCES_NBR)
 8004c38:	b918      	cbnz	r0, 8004c42 <BSP_LCD_GetPixelFormat+0xa>
    ret = BSP_ERROR_WRONG_PARAM;
  }
  else
  {
    /* Only RGB565 format is supported */
    *PixelFormat = Lcd_Ctx[Instance].PixelFormat;
 8004c3a:	4b03      	ldr	r3, [pc, #12]	; (8004c48 <BSP_LCD_GetPixelFormat+0x10>)
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	600b      	str	r3, [r1, #0]
 8004c40:	4770      	bx	lr
    ret = BSP_ERROR_WRONG_PARAM;
 8004c42:	f06f 0001 	mvn.w	r0, #1
  }

  return ret;
}
 8004c46:	4770      	bx	lr
 8004c48:	24011504 	.word	0x24011504

08004c4c <BSP_LCD_GetXSize>:
  */
int32_t BSP_LCD_GetXSize(uint32_t Instance, uint32_t *XSize)
{
  int32_t ret = BSP_ERROR_NONE;

  if(Instance >= LCD_INSTANCES_NBR)
 8004c4c:	b948      	cbnz	r0, 8004c62 <BSP_LCD_GetXSize+0x16>
  {
    ret = BSP_ERROR_WRONG_PARAM;
  }
  else if(Lcd_Drv->GetXSize != NULL)
 8004c4e:	4b06      	ldr	r3, [pc, #24]	; (8004c68 <BSP_LCD_GetXSize+0x1c>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c54:	b11b      	cbz	r3, 8004c5e <BSP_LCD_GetXSize+0x12>
  {
    *XSize = Lcd_Ctx[Instance].XSize;
 8004c56:	4b05      	ldr	r3, [pc, #20]	; (8004c6c <BSP_LCD_GetXSize+0x20>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	600b      	str	r3, [r1, #0]
 8004c5c:	4770      	bx	lr
  int32_t ret = BSP_ERROR_NONE;
 8004c5e:	4618      	mov	r0, r3
  }

  return ret;
}
 8004c60:	4770      	bx	lr
    ret = BSP_ERROR_WRONG_PARAM;
 8004c62:	f06f 0001 	mvn.w	r0, #1
 8004c66:	4770      	bx	lr
 8004c68:	24001128 	.word	0x24001128
 8004c6c:	24011504 	.word	0x24011504

08004c70 <BSP_LCD_GetYSize>:
  */
int32_t BSP_LCD_GetYSize(uint32_t Instance, uint32_t *YSize)
{
  int32_t ret = BSP_ERROR_NONE;

  if(Instance >= LCD_INSTANCES_NBR)
 8004c70:	b948      	cbnz	r0, 8004c86 <BSP_LCD_GetYSize+0x16>
  {
    ret = BSP_ERROR_WRONG_PARAM;
  }
  else if(Lcd_Drv->GetYSize != NULL)
 8004c72:	4b06      	ldr	r3, [pc, #24]	; (8004c8c <BSP_LCD_GetYSize+0x1c>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c78:	b11b      	cbz	r3, 8004c82 <BSP_LCD_GetYSize+0x12>
  {
    *YSize = Lcd_Ctx[Instance].YSize;
 8004c7a:	4b05      	ldr	r3, [pc, #20]	; (8004c90 <BSP_LCD_GetYSize+0x20>)
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	600b      	str	r3, [r1, #0]
 8004c80:	4770      	bx	lr
  int32_t ret = BSP_ERROR_NONE;
 8004c82:	4618      	mov	r0, r3
  }

  return ret;
}
 8004c84:	4770      	bx	lr
    ret = BSP_ERROR_WRONG_PARAM;
 8004c86:	f06f 0001 	mvn.w	r0, #1
 8004c8a:	4770      	bx	lr
 8004c8c:	24001128 	.word	0x24001128
 8004c90:	24011504 	.word	0x24011504

08004c94 <BSP_LCD_FillRGBRect>:
  * @param  Width Rectangle width.
  * @param  Height Rectangle Height.
  * @retval BSP status.
  */
int32_t BSP_LCD_FillRGBRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8004c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c98:	e9dd b409 	ldrd	fp, r4, [sp, #36]	; 0x24
    }
    pData += Lcd_Ctx[Instance].BppFactor*Width;
  }
#else
  uint32_t color, j;
  for(i = 0; i < Height; i++)
 8004c9c:	b39c      	cbz	r4, 8004d06 <BSP_LCD_FillRGBRect+0x72>
  * @param  Color Pixel color
  * @retval BSP status
  */
int32_t BSP_LCD_WritePixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
  if(hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004c9e:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 8004ca2:	4d1a      	ldr	r5, [pc, #104]	; (8004d0c <BSP_LCD_FillRGBRect+0x78>)
 8004ca4:	eb04 0802 	add.w	r8, r4, r2
 8004ca8:	eb0b 0e01 	add.w	lr, fp, r1
 8004cac:	eb05 0580 	add.w	r5, r5, r0, lsl #2
 8004cb0:	f8df c05c 	ldr.w	ip, [pc, #92]	; 8004d10 <BSP_LCD_FillRGBRect+0x7c>
 8004cb4:	2734      	movs	r7, #52	; 0x34
    for(j = 0; j < Width; j++)
 8004cb6:	f1bb 0f00 	cmp.w	fp, #0
 8004cba:	d021      	beq.n	8004d00 <BSP_LCD_FillRGBRect+0x6c>
 8004cbc:	460c      	mov	r4, r1
 8004cbe:	e00a      	b.n	8004cd6 <BSP_LCD_FillRGBRect+0x42>
  {
    /* Write data value to SDRAM memory */
    *(__IO uint32_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (4U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 8004cc0:	682e      	ldr	r6, [r5, #0]
 8004cc2:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 8004cc4:	fb06 4602 	mla	r6, r6, r2, r4
 8004cc8:	3401      	adds	r4, #1
 8004cca:	f840 9026 	str.w	r9, [r0, r6, lsl #2]
    for(j = 0; j < Width; j++)
 8004cce:	4574      	cmp	r4, lr
      pData += Lcd_Ctx[Instance].BppFactor;
 8004cd0:	6928      	ldr	r0, [r5, #16]
 8004cd2:	4403      	add	r3, r0
    for(j = 0; j < Width; j++)
 8004cd4:	d014      	beq.n	8004d00 <BSP_LCD_FillRGBRect+0x6c>
  if(hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004cd6:	68a8      	ldr	r0, [r5, #8]
 8004cd8:	f8d3 9000 	ldr.w	r9, [r3]
 8004cdc:	fb07 c000 	mla	r0, r7, r0, ip
  }
  else
  {
    /* Write data value to SDRAM memory */
    *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 8004ce0:	fa1f fa89 	uxth.w	sl, r9
  if(hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004ce4:	6c86      	ldr	r6, [r0, #72]	; 0x48
 8004ce6:	2e00      	cmp	r6, #0
 8004ce8:	d0ea      	beq.n	8004cc0 <BSP_LCD_FillRGBRect+0x2c>
    *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 8004cea:	682e      	ldr	r6, [r5, #0]
 8004cec:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 8004cee:	fb06 4602 	mla	r6, r6, r2, r4
 8004cf2:	3401      	adds	r4, #1
 8004cf4:	f820 a016 	strh.w	sl, [r0, r6, lsl #1]
    for(j = 0; j < Width; j++)
 8004cf8:	4574      	cmp	r4, lr
      pData += Lcd_Ctx[Instance].BppFactor;
 8004cfa:	6928      	ldr	r0, [r5, #16]
 8004cfc:	4403      	add	r3, r0
    for(j = 0; j < Width; j++)
 8004cfe:	d1ea      	bne.n	8004cd6 <BSP_LCD_FillRGBRect+0x42>
  for(i = 0; i < Height; i++)
 8004d00:	3201      	adds	r2, #1
 8004d02:	4542      	cmp	r2, r8
 8004d04:	d1d7      	bne.n	8004cb6 <BSP_LCD_FillRGBRect+0x22>
}
 8004d06:	2000      	movs	r0, #0
 8004d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d0c:	24011504 	.word	0x24011504
 8004d10:	2401145c 	.word	0x2401145c

08004d14 <BSP_LCD_ReadPixel>:
{
 8004d14:	b4f0      	push	{r4, r5, r6, r7}
  if(hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004d16:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 8004d1a:	4e10      	ldr	r6, [pc, #64]	; (8004d5c <BSP_LCD_ReadPixel+0x48>)
 8004d1c:	4f10      	ldr	r7, [pc, #64]	; (8004d60 <BSP_LCD_ReadPixel+0x4c>)
 8004d1e:	f04f 0c34 	mov.w	ip, #52	; 0x34
 8004d22:	eb06 0580 	add.w	r5, r6, r0, lsl #2
 8004d26:	0080      	lsls	r0, r0, #2
 8004d28:	68ac      	ldr	r4, [r5, #8]
 8004d2a:	fb0c 7404 	mla	r4, ip, r4, r7
 8004d2e:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8004d30:	b94d      	cbnz	r5, 8004d46 <BSP_LCD_ReadPixel+0x32>
    *Color = *(__IO uint32_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (4U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos)));
 8004d32:	5830      	ldr	r0, [r6, r0]
 8004d34:	6de4      	ldr	r4, [r4, #92]	; 0x5c
 8004d36:	fb00 1202 	mla	r2, r0, r2, r1
}
 8004d3a:	2000      	movs	r0, #0
    *Color = *(__IO uint32_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (4U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos)));
 8004d3c:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
}
 8004d40:	bcf0      	pop	{r4, r5, r6, r7}
 8004d42:	601a      	str	r2, [r3, #0]
 8004d44:	4770      	bx	lr
    *Color = *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos)));
 8004d46:	5835      	ldr	r5, [r6, r0]
 8004d48:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8004d4a:	fb05 1202 	mla	r2, r5, r2, r1
 8004d4e:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
}
 8004d52:	2000      	movs	r0, #0
    *Color = *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos)));
 8004d54:	b292      	uxth	r2, r2
}
 8004d56:	bcf0      	pop	{r4, r5, r6, r7}
 8004d58:	601a      	str	r2, [r3, #0]
 8004d5a:	4770      	bx	lr
 8004d5c:	24011504 	.word	0x24011504
 8004d60:	2401145c 	.word	0x2401145c

08004d64 <BSP_LCD_WritePixel>:
{
 8004d64:	b4f0      	push	{r4, r5, r6, r7}
  if(hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004d66:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 8004d6a:	4e0f      	ldr	r6, [pc, #60]	; (8004da8 <BSP_LCD_WritePixel+0x44>)
 8004d6c:	4f0f      	ldr	r7, [pc, #60]	; (8004dac <BSP_LCD_WritePixel+0x48>)
 8004d6e:	f04f 0c34 	mov.w	ip, #52	; 0x34
 8004d72:	eb06 0580 	add.w	r5, r6, r0, lsl #2
 8004d76:	0080      	lsls	r0, r0, #2
 8004d78:	68ac      	ldr	r4, [r5, #8]
 8004d7a:	fb0c 7404 	mla	r4, ip, r4, r7
 8004d7e:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8004d80:	b945      	cbnz	r5, 8004d94 <BSP_LCD_WritePixel+0x30>
    *(__IO uint32_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (4U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 8004d82:	5830      	ldr	r0, [r6, r0]
 8004d84:	6de4      	ldr	r4, [r4, #92]	; 0x5c
 8004d86:	fb00 1202 	mla	r2, r0, r2, r1
  }

  return BSP_ERROR_NONE;
}
 8004d8a:	2000      	movs	r0, #0
    *(__IO uint32_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (4U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 8004d8c:	f844 3022 	str.w	r3, [r4, r2, lsl #2]
}
 8004d90:	bcf0      	pop	{r4, r5, r6, r7}
 8004d92:	4770      	bx	lr
    *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 8004d94:	5835      	ldr	r5, [r6, r0]
 8004d96:	b29b      	uxth	r3, r3
 8004d98:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8004d9a:	fb05 1202 	mla	r2, r5, r2, r1
}
 8004d9e:	bcf0      	pop	{r4, r5, r6, r7}
    *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 8004da0:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
}
 8004da4:	2000      	movs	r0, #0
 8004da6:	4770      	bx	lr
 8004da8:	24011504 	.word	0x24011504
 8004dac:	2401145c 	.word	0x2401145c

08004db0 <DSI_IO_Read>:
  * @param  pData pointer to a buffer to store the payload of a read back operation.
  * @param  Size  Data size to be read (in byte).
  * @retval BSP status
  */
static int32_t DSI_IO_Read(uint16_t ChannelNbr, uint16_t Reg, uint8_t *pData, uint16_t Size)
{
 8004db0:	b510      	push	{r4, lr}
  int32_t ret = BSP_ERROR_NONE;

  if(HAL_DSI_Read(&hlcd_dsi, ChannelNbr, pData, Size, DSI_DCS_SHORT_PKT_READ, Reg, pData) != HAL_OK)
 8004db2:	2406      	movs	r4, #6
{
 8004db4:	b084      	sub	sp, #16
  if(HAL_DSI_Read(&hlcd_dsi, ChannelNbr, pData, Size, DSI_DCS_SHORT_PKT_READ, Reg, pData) != HAL_OK)
 8004db6:	9101      	str	r1, [sp, #4]
 8004db8:	4601      	mov	r1, r0
 8004dba:	9202      	str	r2, [sp, #8]
 8004dbc:	9400      	str	r4, [sp, #0]
 8004dbe:	4805      	ldr	r0, [pc, #20]	; (8004dd4 <DSI_IO_Read+0x24>)
 8004dc0:	f002 f908 	bl	8006fd4 <HAL_DSI_Read>
 8004dc4:	2800      	cmp	r0, #0
  {
    ret = BSP_ERROR_BUS_FAILURE;
  }

  return ret;
}
 8004dc6:	bf14      	ite	ne
 8004dc8:	f06f 0007 	mvnne.w	r0, #7
 8004dcc:	2000      	moveq	r0, #0
 8004dce:	b004      	add	sp, #16
 8004dd0:	bd10      	pop	{r4, pc}
 8004dd2:	bf00      	nop
 8004dd4:	24011520 	.word	0x24011520

08004dd8 <BSP_LCD_DrawBitmap>:
{
 8004dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 8004ddc:	ebc0 0cc0 	rsb	ip, r0, r0, lsl #3
 8004de0:	4e4f      	ldr	r6, [pc, #316]	; (8004f20 <BSP_LCD_DrawBitmap+0x148>)
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8004de2:	7d1c      	ldrb	r4, [r3, #20]
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 8004de4:	f04f 0934 	mov.w	r9, #52	; 0x34
 8004de8:	eb06 078c 	add.w	r7, r6, ip, lsl #2
 8004dec:	f856 802c 	ldr.w	r8, [r6, ip, lsl #2]
 8004df0:	f8df e138 	ldr.w	lr, [pc, #312]	; 8004f2c <BSP_LCD_DrawBitmap+0x154>
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8004df4:	0424      	lsls	r4, r4, #16
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 8004df6:	fb08 1202 	mla	r2, r8, r2, r1
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8004dfa:	f893 c013 	ldrb.w	ip, [r3, #19]
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 8004dfe:	68b9      	ldr	r1, [r7, #8]
{
 8004e00:	b085      	sub	sp, #20
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8004e02:	7b1d      	ldrb	r5, [r3, #12]
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8004e04:	eb04 240c 	add.w	r4, r4, ip, lsl #8
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 8004e08:	fb09 e101 	mla	r1, r9, r1, lr
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8004e0c:	f893 800b 	ldrb.w	r8, [r3, #11]
  bit_pixel = (uint32_t)pBmp[28] + ((uint32_t)pBmp[29] << 8);
 8004e10:	f893 c01d 	ldrb.w	ip, [r3, #29]
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8004e14:	042d      	lsls	r5, r5, #16
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8004e16:	f893 a018 	ldrb.w	sl, [r3, #24]
  bit_pixel = (uint32_t)pBmp[28] + ((uint32_t)pBmp[29] << 8);
 8004e1a:	f893 901c 	ldrb.w	r9, [r3, #28]
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8004e1e:	eb05 2508 	add.w	r5, r5, r8, lsl #8
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 8004e22:	6dc9      	ldr	r1, [r1, #92]	; 0x5c
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8004e24:	ea4f 4a0a 	mov.w	sl, sl, lsl #16
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 8004e28:	f8d7 8010 	ldr.w	r8, [r7, #16]
  bit_pixel = (uint32_t)pBmp[28] + ((uint32_t)pBmp[29] << 8);
 8004e2c:	eb09 290c 	add.w	r9, r9, ip, lsl #8
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8004e30:	7c9f      	ldrb	r7, [r3, #18]
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8004e32:	f893 e017 	ldrb.w	lr, [r3, #23]
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 8004e36:	fb08 1802 	mla	r8, r8, r2, r1
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8004e3a:	f893 c00a 	ldrb.w	ip, [r3, #10]
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8004e3e:	443c      	add	r4, r7
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8004e40:	eb0a 2a0e 	add.w	sl, sl, lr, lsl #8
 8004e44:	7d9f      	ldrb	r7, [r3, #22]
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8004e46:	4465      	add	r5, ip
 8004e48:	7b59      	ldrb	r1, [r3, #13]
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8004e4a:	44ba      	add	sl, r7
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8004e4c:	7d5f      	ldrb	r7, [r3, #21]
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8004e4e:	eb05 6101 	add.w	r1, r5, r1, lsl #24
  if ((bit_pixel/8U) == 4U)
 8004e52:	f1a9 0520 	sub.w	r5, r9, #32
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8004e56:	7e5a      	ldrb	r2, [r3, #25]
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8004e58:	eb04 6407 	add.w	r4, r4, r7, lsl #24
  if ((bit_pixel/8U) == 4U)
 8004e5c:	2d07      	cmp	r5, #7
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8004e5e:	eb0a 6a02 	add.w	sl, sl, r2, lsl #24
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8004e62:	9403      	str	r4, [sp, #12]
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 8004e64:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  if ((bit_pixel/8U) == 4U)
 8004e68:	d957      	bls.n	8004f1a <BSP_LCD_DrawBitmap+0x142>
  else if ((bit_pixel/8U) == 2U)
 8004e6a:	f1a9 0410 	sub.w	r4, r9, #16
    input_color_mode = DMA2D_INPUT_RGB888;
 8004e6e:	2c08      	cmp	r4, #8
 8004e70:	bf34      	ite	cc
 8004e72:	f04f 0b02 	movcc.w	fp, #2
 8004e76:	f04f 0b01 	movcs.w	fp, #1
  pbmp = pBmp + (index + (width * (height - 1U) * (bit_pixel/8U)));
 8004e7a:	ea4f 09d9 	mov.w	r9, r9, lsr #3
 8004e7e:	9c03      	ldr	r4, [sp, #12]
 8004e80:	f10a 35ff 	add.w	r5, sl, #4294967295
 8004e84:	fb04 f909 	mul.w	r9, r4, r9
 8004e88:	fb09 1505 	mla	r5, r9, r5, r1
 8004e8c:	441d      	add	r5, r3
  for(index=0; index < height; index++)
 8004e8e:	f1ba 0f00 	cmp.w	sl, #0
 8004e92:	d03e      	beq.n	8004f12 <BSP_LCD_DrawBitmap+0x13a>
  switch(Lcd_Ctx[Instance].PixelFormat)
 8004e94:	1a10      	subs	r0, r2, r0
    pbmp -= width*(bit_pixel/8U);
 8004e96:	f1c9 0900 	rsb	r9, r9, #0
  for(index=0; index < height; index++)
 8004e9a:	2700      	movs	r7, #0
 8004e9c:	4c21      	ldr	r4, [pc, #132]	; (8004f24 <BSP_LCD_DrawBitmap+0x14c>)
  switch(Lcd_Ctx[Instance].PixelFormat)
 8004e9e:	eb06 0680 	add.w	r6, r6, r0, lsl #2
 8004ea2:	e006      	b.n	8004eb2 <BSP_LCD_DrawBitmap+0xda>
    Address+=  (Lcd_Ctx[Instance].XSize * Lcd_Ctx[Instance].BppFactor);
 8004ea4:	6833      	ldr	r3, [r6, #0]
  for(index=0; index < height; index++)
 8004ea6:	45ba      	cmp	sl, r7
    Address+=  (Lcd_Ctx[Instance].XSize * Lcd_Ctx[Instance].BppFactor);
 8004ea8:	6932      	ldr	r2, [r6, #16]
    pbmp -= width*(bit_pixel/8U);
 8004eaa:	444d      	add	r5, r9
    Address+=  (Lcd_Ctx[Instance].XSize * Lcd_Ctx[Instance].BppFactor);
 8004eac:	fb02 8803 	mla	r8, r2, r3, r8
  for(index=0; index < height; index++)
 8004eb0:	d02f      	beq.n	8004f12 <BSP_LCD_DrawBitmap+0x13a>
  switch(Lcd_Ctx[Instance].PixelFormat)
 8004eb2:	68f3      	ldr	r3, [r6, #12]
  hlcd_dma2d.Init.OutputOffset = 0;
 8004eb4:	2200      	movs	r2, #0
  hlcd_dma2d.Init.Mode         = DMA2D_M2M_PFC;
 8004eb6:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  hlcd_dma2d.LayerCfg[1].InputAlpha = 0xFF;
 8004eba:	f04f 0cff 	mov.w	ip, #255	; 0xff
    output_color_mode = DMA2D_OUTPUT_ARGB8888; /* ARGB8888 */
 8004ebe:	2b02      	cmp	r3, #2
  hlcd_dma2d.Instance = DMA2D;
 8004ec0:	4919      	ldr	r1, [pc, #100]	; (8004f28 <BSP_LCD_DrawBitmap+0x150>)
  hlcd_dma2d.LayerCfg[1].InputColorMode = ColorMode;
 8004ec2:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
  for(index=0; index < height; index++)
 8004ec6:	f107 0701 	add.w	r7, r7, #1
    output_color_mode = DMA2D_OUTPUT_ARGB8888; /* ARGB8888 */
 8004eca:	bf18      	it	ne
 8004ecc:	4613      	movne	r3, r2
  hlcd_dma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8004ece:	64e2      	str	r2, [r4, #76]	; 0x4c
  hlcd_dma2d.LayerCfg[1].InputOffset = 0;
 8004ed0:	6462      	str	r2, [r4, #68]	; 0x44
  hlcd_dma2d.LayerCfg[1].InputAlpha = 0xFF;
 8004ed2:	f8c4 c050 	str.w	ip, [r4, #80]	; 0x50
  hlcd_dma2d.Init.Mode         = DMA2D_M2M_PFC;
 8004ed6:	e9c4 1000 	strd	r1, r0, [r4]
  if(HAL_DMA2D_Init(&hlcd_dma2d) == HAL_OK)
 8004eda:	4812      	ldr	r0, [pc, #72]	; (8004f24 <BSP_LCD_DrawBitmap+0x14c>)
  hlcd_dma2d.Init.OutputOffset = 0;
 8004edc:	e9c4 3202 	strd	r3, r2, [r4, #8]
  if(HAL_DMA2D_Init(&hlcd_dma2d) == HAL_OK)
 8004ee0:	f001 fbea 	bl	80066b8 <HAL_DMA2D_Init>
 8004ee4:	2800      	cmp	r0, #0
 8004ee6:	d1dd      	bne.n	8004ea4 <BSP_LCD_DrawBitmap+0xcc>
    if(HAL_DMA2D_ConfigLayer(&hlcd_dma2d, 1) == HAL_OK)
 8004ee8:	2101      	movs	r1, #1
 8004eea:	480e      	ldr	r0, [pc, #56]	; (8004f24 <BSP_LCD_DrawBitmap+0x14c>)
 8004eec:	f001 fcc8 	bl	8006880 <HAL_DMA2D_ConfigLayer>
 8004ef0:	2800      	cmp	r0, #0
 8004ef2:	d1d7      	bne.n	8004ea4 <BSP_LCD_DrawBitmap+0xcc>
      if (HAL_DMA2D_Start(&hlcd_dma2d, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 8004ef4:	2001      	movs	r0, #1
 8004ef6:	9b03      	ldr	r3, [sp, #12]
 8004ef8:	4642      	mov	r2, r8
 8004efa:	4629      	mov	r1, r5
 8004efc:	9000      	str	r0, [sp, #0]
 8004efe:	4809      	ldr	r0, [pc, #36]	; (8004f24 <BSP_LCD_DrawBitmap+0x14c>)
 8004f00:	f001 fc1c 	bl	800673c <HAL_DMA2D_Start>
 8004f04:	2800      	cmp	r0, #0
 8004f06:	d1cd      	bne.n	8004ea4 <BSP_LCD_DrawBitmap+0xcc>
        (void)HAL_DMA2D_PollForTransfer(&hlcd_dma2d, 50);
 8004f08:	2132      	movs	r1, #50	; 0x32
 8004f0a:	4806      	ldr	r0, [pc, #24]	; (8004f24 <BSP_LCD_DrawBitmap+0x14c>)
 8004f0c:	f001 fc32 	bl	8006774 <HAL_DMA2D_PollForTransfer>
 8004f10:	e7c8      	b.n	8004ea4 <BSP_LCD_DrawBitmap+0xcc>
}
 8004f12:	2000      	movs	r0, #0
 8004f14:	b005      	add	sp, #20
 8004f16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    input_color_mode = DMA2D_INPUT_ARGB8888;
 8004f1a:	f04f 0b00 	mov.w	fp, #0
 8004f1e:	e7ac      	b.n	8004e7a <BSP_LCD_DrawBitmap+0xa2>
 8004f20:	24011504 	.word	0x24011504
 8004f24:	2401153c 	.word	0x2401153c
 8004f28:	52001000 	.word	0x52001000
 8004f2c:	2401145c 	.word	0x2401145c

08004f30 <LL_FillBuffer>:
{
 8004f30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  switch(Lcd_Ctx[Instance].PixelFormat)
 8004f34:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 8004f38:	4c28      	ldr	r4, [pc, #160]	; (8004fdc <LL_FillBuffer+0xac>)
{
 8004f3a:	4617      	mov	r7, r2
 8004f3c:	b082      	sub	sp, #8
  switch(Lcd_Ctx[Instance].PixelFormat)
 8004f3e:	eb04 0080 	add.w	r0, r4, r0, lsl #2
{
 8004f42:	4698      	mov	r8, r3
 8004f44:	460e      	mov	r6, r1
 8004f46:	9b08      	ldr	r3, [sp, #32]
  switch(Lcd_Ctx[Instance].PixelFormat)
 8004f48:	68c2      	ldr	r2, [r0, #12]
{
 8004f4a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  switch(Lcd_Ctx[Instance].PixelFormat)
 8004f4c:	2a02      	cmp	r2, #2
 8004f4e:	d00f      	beq.n	8004f70 <LL_FillBuffer+0x40>
    output_color_mode = DMA2D_OUTPUT_ARGB8888; /* ARGB8888 */
 8004f50:	2200      	movs	r2, #0
  hlcd_dma2d.Init.Mode         = DMA2D_R2M;
 8004f52:	4c23      	ldr	r4, [pc, #140]	; (8004fe0 <LL_FillBuffer+0xb0>)
 8004f54:	f44f 3c40 	mov.w	ip, #196608	; 0x30000
  hlcd_dma2d.Instance = DMA2D;
 8004f58:	4922      	ldr	r1, [pc, #136]	; (8004fe4 <LL_FillBuffer+0xb4>)
  if(HAL_DMA2D_Init(&hlcd_dma2d) == HAL_OK)
 8004f5a:	4620      	mov	r0, r4
  hlcd_dma2d.Init.ColorMode    = output_color_mode;
 8004f5c:	60a2      	str	r2, [r4, #8]
  hlcd_dma2d.Init.OutputOffset = OffLine;
 8004f5e:	60e3      	str	r3, [r4, #12]
  hlcd_dma2d.Instance = DMA2D;
 8004f60:	e9c4 1c00 	strd	r1, ip, [r4]
  if(HAL_DMA2D_Init(&hlcd_dma2d) == HAL_OK)
 8004f64:	f001 fba8 	bl	80066b8 <HAL_DMA2D_Init>
 8004f68:	b308      	cbz	r0, 8004fae <LL_FillBuffer+0x7e>
}
 8004f6a:	b002      	add	sp, #8
 8004f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    input_color = CONVERTRGB5652ARGB8888(Color);
 8004f70:	f3c5 1045 	ubfx	r0, r5, #5, #6
 8004f74:	f3c5 21c4 	ubfx	r1, r5, #11, #5
 8004f78:	f005 041f 	and.w	r4, r5, #31
 8004f7c:	eb00 15c0 	add.w	r5, r0, r0, lsl #7
 8004f80:	eb01 1101 	add.w	r1, r1, r1, lsl #4
 8004f84:	eb00 0545 	add.w	r5, r0, r5, lsl #1
 8004f88:	ebc1 1141 	rsb	r1, r1, r1, lsl #5
 8004f8c:	3521      	adds	r5, #33	; 0x21
 8004f8e:	eb04 1004 	add.w	r0, r4, r4, lsl #4
 8004f92:	3117      	adds	r1, #23
 8004f94:	09ad      	lsrs	r5, r5, #6
 8004f96:	0989      	lsrs	r1, r1, #6
 8004f98:	022d      	lsls	r5, r5, #8
 8004f9a:	ebc0 1040 	rsb	r0, r0, r0, lsl #5
 8004f9e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8004fa2:	3017      	adds	r0, #23
 8004fa4:	ea45 1590 	orr.w	r5, r5, r0, lsr #6
 8004fa8:	f045 457f 	orr.w	r5, r5, #4278190080	; 0xff000000
    break;
 8004fac:	e7d1      	b.n	8004f52 <LL_FillBuffer+0x22>
    if(HAL_DMA2D_ConfigLayer(&hlcd_dma2d, 1) == HAL_OK)
 8004fae:	2101      	movs	r1, #1
 8004fb0:	4620      	mov	r0, r4
 8004fb2:	f001 fc65 	bl	8006880 <HAL_DMA2D_ConfigLayer>
 8004fb6:	2800      	cmp	r0, #0
 8004fb8:	d1d7      	bne.n	8004f6a <LL_FillBuffer+0x3a>
      if (HAL_DMA2D_Start(&hlcd_dma2d, input_color, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8004fba:	463b      	mov	r3, r7
 8004fbc:	4632      	mov	r2, r6
 8004fbe:	4629      	mov	r1, r5
 8004fc0:	4620      	mov	r0, r4
 8004fc2:	f8cd 8000 	str.w	r8, [sp]
 8004fc6:	f001 fbb9 	bl	800673c <HAL_DMA2D_Start>
 8004fca:	2800      	cmp	r0, #0
 8004fcc:	d1cd      	bne.n	8004f6a <LL_FillBuffer+0x3a>
        (void)HAL_DMA2D_PollForTransfer(&hlcd_dma2d, 25);
 8004fce:	4620      	mov	r0, r4
 8004fd0:	2119      	movs	r1, #25
}
 8004fd2:	b002      	add	sp, #8
 8004fd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        (void)HAL_DMA2D_PollForTransfer(&hlcd_dma2d, 25);
 8004fd8:	f001 bbcc 	b.w	8006774 <HAL_DMA2D_PollForTransfer>
 8004fdc:	24011504 	.word	0x24011504
 8004fe0:	2401153c 	.word	0x2401153c
 8004fe4:	52001000 	.word	0x52001000

08004fe8 <BSP_LCD_DrawHLine>:
{
 8004fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 8004fec:	ebc0 0cc0 	rsb	ip, r0, r0, lsl #3
 8004ff0:	4f12      	ldr	r7, [pc, #72]	; (800503c <BSP_LCD_DrawHLine+0x54>)
{
 8004ff2:	460c      	mov	r4, r1
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 8004ff4:	f8df e048 	ldr.w	lr, [pc, #72]	; 8005040 <BSP_LCD_DrawHLine+0x58>
 8004ff8:	eb07 018c 	add.w	r1, r7, ip, lsl #2
 8004ffc:	f04f 0834 	mov.w	r8, #52	; 0x34
 8005000:	f857 702c 	ldr.w	r7, [r7, ip, lsl #2]
  if((Xpos + Length) > Lcd_Ctx[Instance].XSize)
 8005004:	eb04 0c03 	add.w	ip, r4, r3
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 8005008:	688d      	ldr	r5, [r1, #8]
{
 800500a:	b082      	sub	sp, #8
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 800500c:	690e      	ldr	r6, [r1, #16]
 800500e:	fb02 4207 	mla	r2, r2, r7, r4
 8005012:	fb08 e505 	mla	r5, r8, r5, lr
  if((Xpos + Length) > Lcd_Ctx[Instance].XSize)
 8005016:	4567      	cmp	r7, ip
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 8005018:	6de9      	ldr	r1, [r5, #92]	; 0x5c
    Length = Lcd_Ctx[Instance].XSize - Xpos;
 800501a:	bf38      	it	cc
 800501c:	1b3b      	subcc	r3, r7, r4
  LL_FillBuffer(Instance, (uint32_t *)Xaddress, Length, 1, 0, Color);
 800501e:	2400      	movs	r4, #0
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 8005020:	fb06 1102 	mla	r1, r6, r2, r1
  LL_FillBuffer(Instance, (uint32_t *)Xaddress, Length, 1, 0, Color);
 8005024:	9a08      	ldr	r2, [sp, #32]
 8005026:	9400      	str	r4, [sp, #0]
 8005028:	9201      	str	r2, [sp, #4]
 800502a:	461a      	mov	r2, r3
 800502c:	2301      	movs	r3, #1
 800502e:	f7ff ff7f 	bl	8004f30 <LL_FillBuffer>
}
 8005032:	4620      	mov	r0, r4
 8005034:	b002      	add	sp, #8
 8005036:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800503a:	bf00      	nop
 800503c:	24011504 	.word	0x24011504
 8005040:	2401145c 	.word	0x2401145c

08005044 <BSP_LCD_DrawVLine>:
{
 8005044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 8005048:	ebc0 0cc0 	rsb	ip, r0, r0, lsl #3
 800504c:	4c11      	ldr	r4, [pc, #68]	; (8005094 <BSP_LCD_DrawVLine+0x50>)
 800504e:	4d12      	ldr	r5, [pc, #72]	; (8005098 <BSP_LCD_DrawVLine+0x54>)
 8005050:	f04f 0834 	mov.w	r8, #52	; 0x34
 8005054:	eb04 078c 	add.w	r7, r4, ip, lsl #2
 8005058:	f854 402c 	ldr.w	r4, [r4, ip, lsl #2]
  if((Ypos + Length) > Lcd_Ctx[Instance].YSize)
 800505c:	eb02 0c03 	add.w	ip, r2, r3
{
 8005060:	b082      	sub	sp, #8
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 8005062:	68be      	ldr	r6, [r7, #8]
 8005064:	fb02 1104 	mla	r1, r2, r4, r1
 LL_FillBuffer(Instance, (uint32_t *)Xaddress, 1, Length, (Lcd_Ctx[Instance].XSize - 1U), Color);
 8005068:	3c01      	subs	r4, #1
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 800506a:	fb08 5606 	mla	r6, r8, r6, r5
 800506e:	693d      	ldr	r5, [r7, #16]
  if((Ypos + Length) > Lcd_Ctx[Instance].YSize)
 8005070:	687f      	ldr	r7, [r7, #4]
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 8005072:	6df6      	ldr	r6, [r6, #92]	; 0x5c
  if((Ypos + Length) > Lcd_Ctx[Instance].YSize)
 8005074:	45bc      	cmp	ip, r7
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 8005076:	fb05 6101 	mla	r1, r5, r1, r6
    Length = Lcd_Ctx[Instance].YSize - Ypos;
 800507a:	bf88      	it	hi
 800507c:	1abb      	subhi	r3, r7, r2
 LL_FillBuffer(Instance, (uint32_t *)Xaddress, 1, Length, (Lcd_Ctx[Instance].XSize - 1U), Color);
 800507e:	9a08      	ldr	r2, [sp, #32]
 8005080:	e9cd 4200 	strd	r4, r2, [sp]
 8005084:	2201      	movs	r2, #1
 8005086:	f7ff ff53 	bl	8004f30 <LL_FillBuffer>
}
 800508a:	2000      	movs	r0, #0
 800508c:	b002      	add	sp, #8
 800508e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005092:	bf00      	nop
 8005094:	24011504 	.word	0x24011504
 8005098:	2401145c 	.word	0x2401145c

0800509c <BSP_LCD_FillRect>:
{
 800509c:	b5f0      	push	{r4, r5, r6, r7, lr}
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 800509e:	ebc0 04c0 	rsb	r4, r0, r0, lsl #3
 80050a2:	4f0e      	ldr	r7, [pc, #56]	; (80050dc <BSP_LCD_FillRect+0x40>)
 80050a4:	f04f 0e34 	mov.w	lr, #52	; 0x34
 80050a8:	4d0d      	ldr	r5, [pc, #52]	; (80050e0 <BSP_LCD_FillRect+0x44>)
 80050aa:	eb07 0684 	add.w	r6, r7, r4, lsl #2
 80050ae:	f857 4024 	ldr.w	r4, [r7, r4, lsl #2]
{
 80050b2:	b083      	sub	sp, #12
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 80050b4:	68b7      	ldr	r7, [r6, #8]
 80050b6:	fb02 1104 	mla	r1, r2, r4, r1
 LL_FillBuffer(Instance, (uint32_t *)Xaddress, Width, Height, (Lcd_Ctx[Instance].XSize - Width), Color);
 80050ba:	1ae4      	subs	r4, r4, r3
 80050bc:	461a      	mov	r2, r3
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 80050be:	fb0e 5507 	mla	r5, lr, r7, r5
 80050c2:	6937      	ldr	r7, [r6, #16]
{
 80050c4:	9e09      	ldr	r6, [sp, #36]	; 0x24
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 80050c6:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 LL_FillBuffer(Instance, (uint32_t *)Xaddress, Width, Height, (Lcd_Ctx[Instance].XSize - Width), Color);
 80050c8:	9400      	str	r4, [sp, #0]
 80050ca:	fb07 3101 	mla	r1, r7, r1, r3
 80050ce:	9b08      	ldr	r3, [sp, #32]
 80050d0:	9601      	str	r6, [sp, #4]
 80050d2:	f7ff ff2d 	bl	8004f30 <LL_FillBuffer>
}
 80050d6:	2000      	movs	r0, #0
 80050d8:	b003      	add	sp, #12
 80050da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050dc:	24011504 	.word	0x24011504
 80050e0:	2401145c 	.word	0x2401145c

080050e4 <LTDC_MspInit.part.0>:
    __HAL_RCC_LTDC_CLK_ENABLE();
 80050e4:	4b0d      	ldr	r3, [pc, #52]	; (800511c <LTDC_MspInit.part.0+0x38>)
static void LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
 80050e6:	b082      	sub	sp, #8
    __HAL_RCC_LTDC_CLK_ENABLE();
 80050e8:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 80050ec:	f042 0208 	orr.w	r2, r2, #8
 80050f0:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 80050f4:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 80050f8:	f002 0208 	and.w	r2, r2, #8
 80050fc:	9201      	str	r2, [sp, #4]
 80050fe:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_LTDC_FORCE_RESET();
 8005100:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005104:	f042 0208 	orr.w	r2, r2, #8
 8005108:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    __HAL_RCC_LTDC_RELEASE_RESET();
 800510c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005110:	f022 0208 	bic.w	r2, r2, #8
 8005114:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
 8005118:	b002      	add	sp, #8
 800511a:	4770      	bx	lr
 800511c:	58024400 	.word	0x58024400

08005120 <DMA2D_MspInit.part.0>:
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8005120:	4b0b      	ldr	r3, [pc, #44]	; (8005150 <DMA2D_MspInit.part.0+0x30>)
static void DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d)
 8005122:	b082      	sub	sp, #8
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8005124:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8005128:	f042 0210 	orr.w	r2, r2, #16
 800512c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8005130:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8005134:	f002 0210 	and.w	r2, r2, #16
 8005138:	9201      	str	r2, [sp, #4]
 800513a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_DMA2D_FORCE_RESET();
 800513c:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800513e:	f042 0210 	orr.w	r2, r2, #16
 8005142:	67da      	str	r2, [r3, #124]	; 0x7c
    __HAL_RCC_DMA2D_RELEASE_RESET();
 8005144:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8005146:	f022 0210 	bic.w	r2, r2, #16
 800514a:	67da      	str	r2, [r3, #124]	; 0x7c
}
 800514c:	b002      	add	sp, #8
 800514e:	4770      	bx	lr
 8005150:	58024400 	.word	0x58024400

08005154 <DSI_MspInit.part.0>:
    __HAL_RCC_DSI_CLK_ENABLE();
 8005154:	4b0d      	ldr	r3, [pc, #52]	; (800518c <DSI_MspInit.part.0+0x38>)
static void DSI_MspInit(DSI_HandleTypeDef *hdsi)
 8005156:	b082      	sub	sp, #8
    __HAL_RCC_DSI_CLK_ENABLE();
 8005158:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 800515c:	f042 0210 	orr.w	r2, r2, #16
 8005160:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 8005164:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 8005168:	f002 0210 	and.w	r2, r2, #16
 800516c:	9201      	str	r2, [sp, #4]
 800516e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_DSI_FORCE_RESET();
 8005170:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005174:	f042 0210 	orr.w	r2, r2, #16
 8005178:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    __HAL_RCC_DSI_RELEASE_RESET();
 800517c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005180:	f022 0210 	bic.w	r2, r2, #16
 8005184:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
 8005188:	b002      	add	sp, #8
 800518a:	4770      	bx	lr
 800518c:	58024400 	.word	0x58024400

08005190 <DSI_IO_Write>:
  if(Size <= 1U)
 8005190:	2b01      	cmp	r3, #1
{
 8005192:	b530      	push	{r4, r5, lr}
 8005194:	460d      	mov	r5, r1
 8005196:	b083      	sub	sp, #12
 8005198:	4601      	mov	r1, r0
  if(Size <= 1U)
 800519a:	d909      	bls.n	80051b0 <DSI_IO_Write+0x20>
    if(HAL_DSI_LongWrite(&hlcd_dsi, ChannelNbr, DSI_DCS_LONG_PKT_WRITE, Size, (uint32_t)Reg, pData) != HAL_OK)
 800519c:	480a      	ldr	r0, [pc, #40]	; (80051c8 <DSI_IO_Write+0x38>)
 800519e:	e9cd 5200 	strd	r5, r2, [sp]
 80051a2:	2239      	movs	r2, #57	; 0x39
 80051a4:	f001 feaa 	bl	8006efc <HAL_DSI_LongWrite>
 80051a8:	b958      	cbnz	r0, 80051c2 <DSI_IO_Write+0x32>
  int32_t ret = BSP_ERROR_NONE;
 80051aa:	2000      	movs	r0, #0
}
 80051ac:	b003      	add	sp, #12
 80051ae:	bd30      	pop	{r4, r5, pc}
    if(HAL_DSI_ShortWrite(&hlcd_dsi, ChannelNbr, DSI_DCS_SHORT_PKT_WRITE_P1, Reg, (uint32_t)pData[Size]) != HAL_OK)
 80051b0:	5cd0      	ldrb	r0, [r2, r3]
 80051b2:	462b      	mov	r3, r5
 80051b4:	2215      	movs	r2, #21
 80051b6:	9000      	str	r0, [sp, #0]
 80051b8:	4803      	ldr	r0, [pc, #12]	; (80051c8 <DSI_IO_Write+0x38>)
 80051ba:	f001 fe8b 	bl	8006ed4 <HAL_DSI_ShortWrite>
 80051be:	2800      	cmp	r0, #0
 80051c0:	d0f3      	beq.n	80051aa <DSI_IO_Write+0x1a>
      ret = BSP_ERROR_BUS_FAILURE;
 80051c2:	f06f 0007 	mvn.w	r0, #7
 80051c6:	e7f1      	b.n	80051ac <DSI_IO_Write+0x1c>
 80051c8:	24011520 	.word	0x24011520

080051cc <BSP_LCD_Reset>:
  LCD_RESET_GPIO_CLK_ENABLE();
 80051cc:	4b16      	ldr	r3, [pc, #88]	; (8005228 <BSP_LCD_Reset+0x5c>)
 80051ce:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80051d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
{
 80051d6:	b5f0      	push	{r4, r5, r6, r7, lr}
  LCD_RESET_GPIO_CLK_ENABLE();
 80051d8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
{
 80051dc:	b087      	sub	sp, #28
  LCD_RESET_GPIO_CLK_ENABLE();
 80051de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
  gpio_init_structure.Pin   = LCD_RESET_PIN;
 80051e2:	2508      	movs	r5, #8
  HAL_GPIO_Init(LCD_RESET_GPIO_PORT , &gpio_init_structure);
 80051e4:	4c11      	ldr	r4, [pc, #68]	; (800522c <BSP_LCD_Reset+0x60>)
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80051e6:	2601      	movs	r6, #1
  LCD_RESET_GPIO_CLK_ENABLE();
 80051e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051ec:	2703      	movs	r7, #3
  HAL_GPIO_Init(LCD_RESET_GPIO_PORT , &gpio_init_structure);
 80051ee:	4620      	mov	r0, r4
 80051f0:	a901      	add	r1, sp, #4
  LCD_RESET_GPIO_CLK_ENABLE();
 80051f2:	9300      	str	r3, [sp, #0]
 80051f4:	9b00      	ldr	r3, [sp, #0]
  gpio_init_structure.Pin   = LCD_RESET_PIN;
 80051f6:	9501      	str	r5, [sp, #4]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051f8:	9704      	str	r7, [sp, #16]
  gpio_init_structure.Pull  = GPIO_PULLUP;
 80051fa:	e9cd 6602 	strd	r6, r6, [sp, #8]
  HAL_GPIO_Init(LCD_RESET_GPIO_PORT , &gpio_init_structure);
 80051fe:	f001 ff71 	bl	80070e4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT , LCD_RESET_PIN, GPIO_PIN_RESET);
 8005202:	4629      	mov	r1, r5
 8005204:	4620      	mov	r0, r4
 8005206:	2200      	movs	r2, #0
 8005208:	f002 f88a 	bl	8007320 <HAL_GPIO_WritePin>
  HAL_Delay(20);/* wait 20 ms */
 800520c:	2014      	movs	r0, #20
 800520e:	f000 fb9d 	bl	800594c <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT , LCD_RESET_PIN, GPIO_PIN_SET);/* Deactivate XRES */
 8005212:	4632      	mov	r2, r6
 8005214:	4629      	mov	r1, r5
 8005216:	4620      	mov	r0, r4
 8005218:	f002 f882 	bl	8007320 <HAL_GPIO_WritePin>
  HAL_Delay(10);/* Wait for 10ms after releasing XRES before sending commands */
 800521c:	200a      	movs	r0, #10
 800521e:	f000 fb95 	bl	800594c <HAL_Delay>
}
 8005222:	b007      	add	sp, #28
 8005224:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005226:	bf00      	nop
 8005228:	58024400 	.word	0x58024400
 800522c:	58021800 	.word	0x58021800

08005230 <MX_DSIHOST_DSI_Init>:
{
 8005230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  hdsi->Instance = DSI;
 8005234:	f04f 47a0 	mov.w	r7, #1342177280	; 0x50000000
{
 8005238:	b09e      	sub	sp, #120	; 0x78
  hdsi->Init.AutomaticClockLaneControl = DSI_AUTO_CLK_LANE_CTRL_DISABLE;
 800523a:	2500      	movs	r5, #0
  hdsi->Init.TXEscapeCkdiv = 4;
 800523c:	f04f 0904 	mov.w	r9, #4
  hdsi->Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 8005240:	2601      	movs	r6, #1
  PLLInit.PLLNDIV = 100;
 8005242:	f04f 0e64 	mov.w	lr, #100	; 0x64
  PLLInit.PLLIDF = DSI_PLL_IN_DIV5;
 8005246:	f04f 0c05 	mov.w	ip, #5
  hdsi->Instance = DSI;
 800524a:	6007      	str	r7, [r0, #0]
  hdsi->Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 800524c:	60c6      	str	r6, [r0, #12]
{
 800524e:	460f      	mov	r7, r1
  if (HAL_DSI_Init(hdsi, &PLLInit) != HAL_OK)
 8005250:	4669      	mov	r1, sp
{
 8005252:	4604      	mov	r4, r0
 8005254:	4690      	mov	r8, r2
 8005256:	469a      	mov	sl, r3
  PLLInit.PLLODF = DSI_PLL_OUT_DIV1;
 8005258:	9502      	str	r5, [sp, #8]
  hdsi->Init.TXEscapeCkdiv = 4;
 800525a:	e9c0 5901 	strd	r5, r9, [r0, #4]
  PLLInit.PLLIDF = DSI_PLL_IN_DIV5;
 800525e:	e9cd ec00 	strd	lr, ip, [sp]
  if (HAL_DSI_Init(hdsi, &PLLInit) != HAL_OK)
 8005262:	f001 fb9f 	bl	80069a4 <HAL_DSI_Init>
 8005266:	b118      	cbz	r0, 8005270 <MX_DSIHOST_DSI_Init+0x40>
    return HAL_ERROR;
 8005268:	4630      	mov	r0, r6
}
 800526a:	b01e      	add	sp, #120	; 0x78
 800526c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  VidCfg.HorizontalLine = ((Width + OTM8009A_480X800_HSYNC + OTM8009A_480X800_HBP + OTM8009A_480X800_HFP) * 62500U)/27429U;
 8005270:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005274:	4a22      	ldr	r2, [pc, #136]	; (8005300 <MX_DSIHOST_DSI_Init+0xd0>)
 8005276:	4605      	mov	r5, r0
  if (HAL_DSI_ConfigVideoMode(hdsi, &VidCfg) != HAL_OK)
 8005278:	4620      	mov	r0, r4
  VidCfg.HorizontalLine = ((Width + OTM8009A_480X800_HSYNC + OTM8009A_480X800_HBP + OTM8009A_480X800_HFP) * 62500U)/27429U;
 800527a:	fb03 2207 	mla	r2, r3, r7, r2
 800527e:	4b21      	ldr	r3, [pc, #132]	; (8005304 <MX_DSIHOST_DSI_Init+0xd4>)
  VidCfg.Mode = DSI_VID_MODE_BURST;
 8005280:	2402      	movs	r4, #2
  VidCfg.VerticalFrontPorch = OTM8009A_480X800_VFP;
 8005282:	2110      	movs	r1, #16
  VidCfg.HorizontalLine = ((Width + OTM8009A_480X800_HSYNC + OTM8009A_480X800_HBP + OTM8009A_480X800_HFP) * 62500U)/27429U;
 8005284:	fba3 2302 	umull	r2, r3, r3, r2
  VidCfg.NullPacketSize = 0xFFFU;
 8005288:	f640 72ff 	movw	r2, #4095	; 0xfff
  VidCfg.HorizontalBackPorch = (OTM8009A_480X800_HBP * 62500U)/27429U;
 800528c:	f04f 0c4d 	mov.w	ip, #77	; 0x4d
  VidCfg.LPHorizontalFrontPorchEnable  = DSI_LP_HFP_ENABLE;
 8005290:	f44f 5e00 	mov.w	lr, #8192	; 0x2000
  VidCfg.HorizontalLine = ((Width + OTM8009A_480X800_HSYNC + OTM8009A_480X800_HBP + OTM8009A_480X800_HFP) * 62500U)/27429U;
 8005294:	0b5b      	lsrs	r3, r3, #13
  VidCfg.VirtualChannelID = 0;
 8005296:	9503      	str	r5, [sp, #12]
  VidCfg.LooselyPacked = DSI_LOOSELY_PACKED_DISABLE;
 8005298:	9505      	str	r5, [sp, #20]
  VidCfg.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 800529a:	950a      	str	r5, [sp, #40]	; 0x28
  VidCfg.VerticalSyncActive = OTM8009A_480X800_VSYNC;
 800529c:	9610      	str	r6, [sp, #64]	; 0x40
  VidCfg.LPCommandEnable = DSI_LP_COMMAND_ENABLE;
 800529e:	f44f 4600 	mov.w	r6, #32768	; 0x8000
  VidCfg.VerticalActive = Height;
 80052a2:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
  VidCfg.LPVerticalActiveEnable        = DSI_LP_VACT_ENABLE;
 80052a6:	f44f 6800 	mov.w	r8, #2048	; 0x800
  VidCfg.FrameBTAAcknowledgeEnable     = DSI_FBTAA_DISABLE;
 80052aa:	951d      	str	r5, [sp, #116]	; 0x74
  VidCfg.HorizontalLine = ((Width + OTM8009A_480X800_HSYNC + OTM8009A_480X800_HBP + OTM8009A_480X800_HFP) * 62500U)/27429U;
 80052ac:	930f      	str	r3, [sp, #60]	; 0x3c
  VidCfg.LPVerticalSyncActiveEnable    = DSI_LP_VSYNC_ENABLE;
 80052ae:	f44f 7380 	mov.w	r3, #256	; 0x100
  VidCfg.Mode = DSI_VID_MODE_BURST;
 80052b2:	9406      	str	r4, [sp, #24]
  VidCfg.LPVerticalFrontPorchEnable    = DSI_LP_VFP_ENABLE;
 80052b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  VidCfg.NullPacketSize = 0xFFFU;
 80052b8:	9209      	str	r2, [sp, #36]	; 0x24
  VidCfg.LPVerticalBackPorchEnable     = DSI_LP_VBP_ENABLE;
 80052ba:	f44f 7200 	mov.w	r2, #512	; 0x200
  VidCfg.ColorCoding = PixelFormat;
 80052be:	f8cd a010 	str.w	sl, [sp, #16]
  VidCfg.HorizontalSyncActive = (OTM8009A_480X800_HSYNC * 62500U)/27429U;
 80052c2:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
  VidCfg.HorizontalBackPorch = (OTM8009A_480X800_HBP * 62500U)/27429U;
 80052c6:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  VidCfg.LPCommandEnable = DSI_LP_COMMAND_ENABLE;
 80052ca:	9614      	str	r6, [sp, #80]	; 0x50
  VidCfg.NumberOfChunks = 0;
 80052cc:	e9cd 7507 	strd	r7, r5, [sp, #28]
  VidCfg.VerticalBackPorch = OTM8009A_480X800_VBP;
 80052d0:	270f      	movs	r7, #15
  VidCfg.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;
 80052d2:	e9cd 550b 	strd	r5, r5, [sp, #44]	; 0x2c
  VidCfg.LPHorizontalBackPorchEnable   = DSI_LP_HBP_ENABLE;
 80052d6:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  VidCfg.VerticalFrontPorch = OTM8009A_480X800_VFP;
 80052da:	e9cd 7111 	strd	r7, r1, [sp, #68]	; 0x44
  if (HAL_DSI_ConfigVideoMode(hdsi, &VidCfg) != HAL_OK)
 80052de:	a903      	add	r1, sp, #12
  VidCfg.LPVACTLargestPacketSize = 4;
 80052e0:	e9cd 9915 	strd	r9, r9, [sp, #84]	; 0x54
  VidCfg.LPHorizontalBackPorchEnable   = DSI_LP_HBP_ENABLE;
 80052e4:	e9cd e517 	strd	lr, r5, [sp, #92]	; 0x5c
  VidCfg.LPVerticalFrontPorchEnable    = DSI_LP_VFP_ENABLE;
 80052e8:	e9cd 8419 	strd	r8, r4, [sp, #100]	; 0x64
  VidCfg.LPVerticalSyncActiveEnable    = DSI_LP_VSYNC_ENABLE;
 80052ec:	e9cd 231b 	strd	r2, r3, [sp, #108]	; 0x6c
  if (HAL_DSI_ConfigVideoMode(hdsi, &VidCfg) != HAL_OK)
 80052f0:	f001 fc90 	bl	8006c14 <HAL_DSI_ConfigVideoMode>
  return HAL_OK;
 80052f4:	3800      	subs	r0, #0
 80052f6:	bf18      	it	ne
 80052f8:	2001      	movne	r0, #1
}
 80052fa:	b01e      	add	sp, #120	; 0x78
 80052fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005300:	0042c1d8 	.word	0x0042c1d8
 8005304:	4c751ce3 	.word	0x4c751ce3

08005308 <MX_LTDC_Init>:
{
 8005308:	b4f0      	push	{r4, r5, r6, r7}
  hltdc->Instance = LTDC;
 800530a:	4d0e      	ldr	r5, [pc, #56]	; (8005344 <MX_LTDC_Init+0x3c>)
  hltdc->Init.AccumulatedActiveW = OTM8009A_480X800_HSYNC + Width + OTM8009A_480X800_HBP - 1;
 800530c:	f101 0423 	add.w	r4, r1, #35	; 0x23
  hltdc->Init.TotalWidth         = OTM8009A_480X800_HSYNC + Width + OTM8009A_480X800_HBP + OTM8009A_480X800_HFP - 1;
 8005310:	3145      	adds	r1, #69	; 0x45
  hltdc->Init.HorizontalSync     = OTM8009A_480X800_HSYNC - 1;
 8005312:	2701      	movs	r7, #1
  hltdc->Instance = LTDC;
 8005314:	6005      	str	r5, [r0, #0]
  hltdc->Init.AccumulatedVBP     = OTM8009A_480X800_VSYNC + OTM8009A_480X800_VBP - 1;
 8005316:	250f      	movs	r5, #15
  hltdc->Init.AccumulatedHBP     = OTM8009A_480X800_HSYNC + OTM8009A_480X800_HBP - 1;
 8005318:	2623      	movs	r6, #35	; 0x23
  hltdc->Init.AccumulatedActiveW = OTM8009A_480X800_HSYNC + Width + OTM8009A_480X800_HBP - 1;
 800531a:	6244      	str	r4, [r0, #36]	; 0x24
  hltdc->Init.TotalWidth         = OTM8009A_480X800_HSYNC + Width + OTM8009A_480X800_HBP + OTM8009A_480X800_HFP - 1;
 800531c:	62c1      	str	r1, [r0, #44]	; 0x2c
  hltdc->Init.AccumulatedActiveH = OTM8009A_480X800_VSYNC + Height + OTM8009A_480X800_VBP - 1;
 800531e:	1954      	adds	r4, r2, r5
  hltdc->Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8005320:	2100      	movs	r1, #0
  hltdc->Init.TotalHeigh         = OTM8009A_480X800_VSYNC + Height + OTM8009A_480X800_VBP + OTM8009A_480X800_VFP - 1;
 8005322:	321f      	adds	r2, #31
  hltdc->Init.HorizontalSync     = OTM8009A_480X800_HSYNC - 1;
 8005324:	6147      	str	r7, [r0, #20]
  hltdc->Init.AccumulatedHBP     = OTM8009A_480X800_HSYNC + OTM8009A_480X800_HBP - 1;
 8005326:	61c6      	str	r6, [r0, #28]
  hltdc->Init.AccumulatedVBP     = OTM8009A_480X800_VSYNC + OTM8009A_480X800_VBP - 1;
 8005328:	6205      	str	r5, [r0, #32]
  hltdc->Init.AccumulatedActiveH = OTM8009A_480X800_VSYNC + Height + OTM8009A_480X800_VBP - 1;
 800532a:	6284      	str	r4, [r0, #40]	; 0x28
  hltdc->Init.Backcolor.Blue  = 0x00;
 800532c:	8681      	strh	r1, [r0, #52]	; 0x34
  hltdc->Init.Backcolor.Red   = 0x00;
 800532e:	f880 1036 	strb.w	r1, [r0, #54]	; 0x36
  hltdc->Init.TotalHeigh         = OTM8009A_480X800_VSYNC + Height + OTM8009A_480X800_VBP + OTM8009A_480X800_VFP - 1;
 8005332:	6302      	str	r2, [r0, #48]	; 0x30
  hltdc->Init.VerticalSync       = OTM8009A_480X800_VSYNC - 1;
 8005334:	6181      	str	r1, [r0, #24]
}
 8005336:	bcf0      	pop	{r4, r5, r6, r7}
  hltdc->Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8005338:	e9c0 1101 	strd	r1, r1, [r0, #4]
  hltdc->Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800533c:	e9c0 1103 	strd	r1, r1, [r0, #12]
  return HAL_LTDC_Init(hltdc);
 8005340:	f002 b8ac 	b.w	800749c <HAL_LTDC_Init>
 8005344:	50001000 	.word	0x50001000

08005348 <MX_LTDC_ConfigLayer>:
{
 8005348:	b5f0      	push	{r4, r5, r6, r7, lr}
 800534a:	4613      	mov	r3, r2
 800534c:	b08f      	sub	sp, #60	; 0x3c
  pLayerCfg.Alpha = 255;
 800534e:	24ff      	movs	r4, #255	; 0xff
  return HAL_LTDC_ConfigLayer(hltdc, &pLayerCfg, LayerIndex);
 8005350:	460a      	mov	r2, r1
  pLayerCfg.WindowY0 = Config->Y0;
 8005352:	6899      	ldr	r1, [r3, #8]
  pLayerCfg.Alpha0 = 0;
 8005354:	2500      	movs	r5, #0
  pLayerCfg.Alpha = 255;
 8005356:	9406      	str	r4, [sp, #24]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8005358:	f44f 67c0 	mov.w	r7, #1536	; 0x600
  pLayerCfg.WindowY0 = Config->Y0;
 800535c:	9103      	str	r1, [sp, #12]
  pLayerCfg.Alpha0 = 0;
 800535e:	9507      	str	r5, [sp, #28]
  pLayerCfg.Backcolor.Blue = 0;
 8005360:	f8ad 5034 	strh.w	r5, [sp, #52]	; 0x34
  pLayerCfg.Backcolor.Red = 0;
 8005364:	f88d 5036 	strb.w	r5, [sp, #54]	; 0x36
  pLayerCfg.WindowX1 = Config->X1;
 8005368:	e9d3 4600 	ldrd	r4, r6, [r3]
  pLayerCfg.WindowX0 = Config->X0;
 800536c:	9401      	str	r4, [sp, #4]
  pLayerCfg.ImageWidth = (Config->X1 - Config->X0);
 800536e:	1b34      	subs	r4, r6, r4
  pLayerCfg.WindowX1 = Config->X1;
 8005370:	9602      	str	r6, [sp, #8]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8005372:	2607      	movs	r6, #7
  pLayerCfg.ImageWidth = (Config->X1 - Config->X0);
 8005374:	940b      	str	r4, [sp, #44]	; 0x2c
  pLayerCfg.WindowY1 = Config->Y1;
 8005376:	68dc      	ldr	r4, [r3, #12]
  pLayerCfg.ImageHeight = (Config->Y1 - Config->Y0);
 8005378:	1a61      	subs	r1, r4, r1
  pLayerCfg.WindowY1 = Config->Y1;
 800537a:	9404      	str	r4, [sp, #16]
  pLayerCfg.ImageHeight = (Config->Y1 - Config->Y0);
 800537c:	910c      	str	r1, [sp, #48]	; 0x30
  pLayerCfg.FBStartAdress = Config->Address;
 800537e:	e9d3 1304 	ldrd	r1, r3, [r3, #16]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8005382:	e9cd 7608 	strd	r7, r6, [sp, #32]
  pLayerCfg.PixelFormat = Config->PixelFormat;
 8005386:	9105      	str	r1, [sp, #20]
  return HAL_LTDC_ConfigLayer(hltdc, &pLayerCfg, LayerIndex);
 8005388:	a901      	add	r1, sp, #4
  pLayerCfg.FBStartAdress = Config->Address;
 800538a:	930a      	str	r3, [sp, #40]	; 0x28
  return HAL_LTDC_ConfigLayer(hltdc, &pLayerCfg, LayerIndex);
 800538c:	f002 f960 	bl	8007650 <HAL_LTDC_ConfigLayer>
}
 8005390:	b00f      	add	sp, #60	; 0x3c
 8005392:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005394 <MX_LTDC_ClockConfig>:
{
 8005394:	b530      	push	{r4, r5, lr}
  PeriphClkInitStruct.PeriphClockSelection   = RCC_PERIPHCLK_LTDC;
 8005396:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
{
 800539a:	b0b1      	sub	sp, #196	; 0xc4
  PeriphClkInitStruct.PLL3.PLL3M      = 5U;
 800539c:	2005      	movs	r0, #5
  PeriphClkInitStruct.PLL3.PLL3P      = 2U;
 800539e:	2202      	movs	r2, #2
  PeriphClkInitStruct.PLL3.PLL3RGE    = RCC_PLLCFGR_PLL3RGE_2;
 80053a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
  PeriphClkInitStruct.PeriphClockSelection   = RCC_PERIPHCLK_LTDC;
 80053a4:	9300      	str	r3, [sp, #0]
  PeriphClkInitStruct.PLL3.PLL3N      = 132U;
 80053a6:	2584      	movs	r5, #132	; 0x84
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 80053a8:	2300      	movs	r3, #0
  PeriphClkInitStruct.PLL3.PLL3R      = 24U;
 80053aa:	2418      	movs	r4, #24
  PeriphClkInitStruct.PLL3.PLL3M      = 5U;
 80053ac:	9009      	str	r0, [sp, #36]	; 0x24
  return HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80053ae:	4668      	mov	r0, sp
  PeriphClkInitStruct.PLL3.PLL3FRACN  = 0U;
 80053b0:	9310      	str	r3, [sp, #64]	; 0x40
  PeriphClkInitStruct.PLL3.PLL3P      = 2U;
 80053b2:	e9cd 520a 	strd	r5, r2, [sp, #40]	; 0x28
  PeriphClkInitStruct.PLL3.PLL3R      = 24U;
 80053b6:	e9cd 240c 	strd	r2, r4, [sp, #48]	; 0x30
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 80053ba:	e9cd 130e 	strd	r1, r3, [sp, #56]	; 0x38
  return HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80053be:	f003 f849 	bl	8008454 <HAL_RCCEx_PeriphCLKConfig>
}
 80053c2:	b031      	add	sp, #196	; 0xc4
 80053c4:	bd30      	pop	{r4, r5, pc}
 80053c6:	bf00      	nop

080053c8 <BSP_LCD_InitEx>:
{
 80053c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if((Orientation > LCD_ORIENTATION_LANDSCAPE) || (Instance >= LCD_INSTANCES_NBR) || \
 80053cc:	2901      	cmp	r1, #1
{
 80053ce:	b093      	sub	sp, #76	; 0x4c
 80053d0:	461d      	mov	r5, r3
 80053d2:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 80053d6:	9103      	str	r1, [sp, #12]
  if((Orientation > LCD_ORIENTATION_LANDSCAPE) || (Instance >= LCD_INSTANCES_NBR) || \
 80053d8:	f200 80f2 	bhi.w	80055c0 <BSP_LCD_InitEx+0x1f8>
 80053dc:	1e03      	subs	r3, r0, #0
 80053de:	bf18      	it	ne
 80053e0:	2301      	movne	r3, #1
 80053e2:	2800      	cmp	r0, #0
 80053e4:	f040 80ec 	bne.w	80055c0 <BSP_LCD_InitEx+0x1f8>
     ((PixelFormat != LCD_PIXEL_FORMAT_RGB565) && (PixelFormat != LTDC_PIXEL_FORMAT_RGB888)))
 80053e8:	1e51      	subs	r1, r2, #1
  if((Orientation > LCD_ORIENTATION_LANDSCAPE) || (Instance >= LCD_INSTANCES_NBR) || \
 80053ea:	2901      	cmp	r1, #1
 80053ec:	f200 80e8 	bhi.w	80055c0 <BSP_LCD_InitEx+0x1f8>
    if(PixelFormat == LCD_PIXEL_FORMAT_RGB565)
 80053f0:	2a02      	cmp	r2, #2
 80053f2:	f000 80ab 	beq.w	800554c <BSP_LCD_InitEx+0x184>
      ctrl_pixel_format = OTM8009A_FORMAT_RGB888;
 80053f6:	9301      	str	r3, [sp, #4]
      Lcd_Ctx[Instance].BppFactor = 4U;
 80053f8:	2104      	movs	r1, #4
      dsi_pixel_format = DSI_RGB888;
 80053fa:	2305      	movs	r3, #5
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 80053fc:	4c72      	ldr	r4, [pc, #456]	; (80055c8 <BSP_LCD_InitEx+0x200>)
    BSP_LCD_Reset(Instance);
 80053fe:	2000      	movs	r0, #0
 8005400:	4f72      	ldr	r7, [pc, #456]	; (80055cc <BSP_LCD_InitEx+0x204>)
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8005402:	2600      	movs	r6, #0
 8005404:	9302      	str	r3, [sp, #8]
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;
 8005406:	f44f 5980 	mov.w	r9, #4096	; 0x1000
 800540a:	6139      	str	r1, [r7, #16]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 800540c:	f04f 0b02 	mov.w	fp, #2
    Lcd_Ctx[Instance].PixelFormat = PixelFormat;
 8005410:	60fa      	str	r2, [r7, #12]
  gpio_init_structure.Pin       = LCD_TE_PIN;
 8005412:	f04f 0a04 	mov.w	sl, #4
    Lcd_Ctx[Instance].XSize  = Width;
 8005416:	603d      	str	r5, [r7, #0]
    Lcd_Ctx[Instance].YSize  = Height;
 8005418:	f8c7 8004 	str.w	r8, [r7, #4]
    BSP_LCD_Reset(Instance);
 800541c:	f7ff fed6 	bl	80051cc <BSP_LCD_Reset>
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8005420:	f8d4 c0e0 	ldr.w	ip, [r4, #224]	; 0xe0
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8005424:	2201      	movs	r2, #1
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8005426:	a90c      	add	r1, sp, #48	; 0x30
 8005428:	4869      	ldr	r0, [pc, #420]	; (80055d0 <BSP_LCD_InitEx+0x208>)
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 800542a:	f44c 7c00 	orr.w	ip, ip, #512	; 0x200
 800542e:	f8c4 c0e0 	str.w	ip, [r4, #224]	; 0xe0
 8005432:	f8d4 c0e0 	ldr.w	ip, [r4, #224]	; 0xe0
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;
 8005436:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 800543a:	f40c 7c00 	and.w	ip, ip, #512	; 0x200
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 800543e:	920d      	str	r2, [sp, #52]	; 0x34
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8005440:	960e      	str	r6, [sp, #56]	; 0x38
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8005442:	f8cd c014 	str.w	ip, [sp, #20]
 8005446:	f8dd c014 	ldr.w	ip, [sp, #20]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 800544a:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 800544e:	f001 fe49 	bl	80070e4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8005452:	2201      	movs	r2, #1
 8005454:	4649      	mov	r1, r9
 8005456:	485e      	ldr	r0, [pc, #376]	; (80055d0 <BSP_LCD_InitEx+0x208>)
 8005458:	f001 ff62 	bl	8007320 <HAL_GPIO_WritePin>
  LCD_TE_GPIO_CLK_ENABLE();
 800545c:	f8d4 c0e0 	ldr.w	ip, [r4, #224]	; 0xe0
  HAL_GPIO_Init(LCD_TE_GPIO_PORT, &gpio_init_structure);
 8005460:	a90c      	add	r1, sp, #48	; 0x30
 8005462:	485b      	ldr	r0, [pc, #364]	; (80055d0 <BSP_LCD_InitEx+0x208>)
  LCD_TE_GPIO_CLK_ENABLE();
 8005464:	f44c 7c00 	orr.w	ip, ip, #512	; 0x200
    hlcd_dma2d.Instance = DMA2D;
 8005468:	f8df 9194 	ldr.w	r9, [pc, #404]	; 8005600 <BSP_LCD_InitEx+0x238>
  LCD_TE_GPIO_CLK_ENABLE();
 800546c:	f8c4 c0e0 	str.w	ip, [r4, #224]	; 0xe0
 8005470:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  gpio_init_structure.Mode      = GPIO_MODE_INPUT;
 8005474:	960d      	str	r6, [sp, #52]	; 0x34
  LCD_TE_GPIO_CLK_ENABLE();
 8005476:	f404 7400 	and.w	r4, r4, #512	; 0x200
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 800547a:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  gpio_init_structure.Pin       = LCD_TE_PIN;
 800547e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
  LCD_TE_GPIO_CLK_ENABLE();
 8005482:	9406      	str	r4, [sp, #24]
 8005484:	9c06      	ldr	r4, [sp, #24]
  HAL_GPIO_Init(LCD_TE_GPIO_PORT, &gpio_init_structure);
 8005486:	f001 fe2d 	bl	80070e4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LCD_TE_GPIO_PORT, LCD_TE_PIN, GPIO_PIN_SET);
 800548a:	2201      	movs	r2, #1
 800548c:	4651      	mov	r1, sl
 800548e:	4850      	ldr	r0, [pc, #320]	; (80055d0 <BSP_LCD_InitEx+0x208>)
 8005490:	f001 ff46 	bl	8007320 <HAL_GPIO_WritePin>
  HAL_NVIC_SetPriority(LTDC_IRQn, 0x0F, 0);
 8005494:	4632      	mov	r2, r6
 8005496:	210f      	movs	r1, #15
 8005498:	2058      	movs	r0, #88	; 0x58
 800549a:	f001 f85f 	bl	800655c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LTDC_IRQn);
 800549e:	2058      	movs	r0, #88	; 0x58
 80054a0:	f001 f896 	bl	80065d0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2D_IRQn, 0x0F, 0);
 80054a4:	4632      	mov	r2, r6
 80054a6:	210f      	movs	r1, #15
 80054a8:	205a      	movs	r0, #90	; 0x5a
 80054aa:	f001 f857 	bl	800655c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80054ae:	205a      	movs	r0, #90	; 0x5a
 80054b0:	f001 f88e 	bl	80065d0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DSI_IRQn, 0x0F, 0);
 80054b4:	4632      	mov	r2, r6
 80054b6:	210f      	movs	r1, #15
 80054b8:	207b      	movs	r0, #123	; 0x7b
 80054ba:	f001 f84f 	bl	800655c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DSI_IRQn);
 80054be:	207b      	movs	r0, #123	; 0x7b
 80054c0:	f001 f886 	bl	80065d0 <HAL_NVIC_EnableIRQ>
    hlcd_ltdc.Instance = LTDC;
 80054c4:	4c43      	ldr	r4, [pc, #268]	; (80055d4 <BSP_LCD_InitEx+0x20c>)
    hlcd_dma2d.Instance = DMA2D;
 80054c6:	4844      	ldr	r0, [pc, #272]	; (80055d8 <BSP_LCD_InitEx+0x210>)
    hlcd_dsi.Instance = DSI;
 80054c8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80054cc:	4943      	ldr	r1, [pc, #268]	; (80055dc <BSP_LCD_InitEx+0x214>)
    hlcd_ltdc.Instance = LTDC;
 80054ce:	4e44      	ldr	r6, [pc, #272]	; (80055e0 <BSP_LCD_InitEx+0x218>)
    hlcd_dsi.Instance = DSI;
 80054d0:	600a      	str	r2, [r1, #0]
    hlcd_ltdc.Instance = LTDC;
 80054d2:	6026      	str	r6, [r4, #0]
    hlcd_dma2d.Instance = DMA2D;
 80054d4:	f8c9 0000 	str.w	r0, [r9]
  if(hltdc->Instance == LTDC)
 80054d8:	f7ff fe04 	bl	80050e4 <LTDC_MspInit.part.0>
  if(hdma2d->Instance == DMA2D)
 80054dc:	f8d9 2000 	ldr.w	r2, [r9]
 80054e0:	9b02      	ldr	r3, [sp, #8]
 80054e2:	4282      	cmp	r2, r0
 80054e4:	d03a      	beq.n	800555c <BSP_LCD_InitEx+0x194>
  if(hdsi->Instance == DSI)
 80054e6:	680a      	ldr	r2, [r1, #0]
 80054e8:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80054ec:	d031      	beq.n	8005552 <BSP_LCD_InitEx+0x18a>
    if(MX_DSIHOST_DSI_Init(&hlcd_dsi, Width, Height, dsi_pixel_format) != HAL_OK)
 80054ee:	4642      	mov	r2, r8
 80054f0:	4629      	mov	r1, r5
 80054f2:	483a      	ldr	r0, [pc, #232]	; (80055dc <BSP_LCD_InitEx+0x214>)
 80054f4:	f7ff fe9c 	bl	8005230 <MX_DSIHOST_DSI_Init>
 80054f8:	2800      	cmp	r0, #0
 80054fa:	d15c      	bne.n	80055b6 <BSP_LCD_InitEx+0x1ee>
    else if(MX_LTDC_ClockConfig(&hlcd_ltdc) != HAL_OK)
 80054fc:	4835      	ldr	r0, [pc, #212]	; (80055d4 <BSP_LCD_InitEx+0x20c>)
 80054fe:	f7ff ff49 	bl	8005394 <MX_LTDC_ClockConfig>
 8005502:	2800      	cmp	r0, #0
 8005504:	d157      	bne.n	80055b6 <BSP_LCD_InitEx+0x1ee>
     if(MX_LTDC_Init(&hlcd_ltdc, Width, Height) != HAL_OK)
 8005506:	4642      	mov	r2, r8
 8005508:	4629      	mov	r1, r5
 800550a:	4832      	ldr	r0, [pc, #200]	; (80055d4 <BSP_LCD_InitEx+0x20c>)
 800550c:	f7ff fefc 	bl	8005308 <MX_LTDC_Init>
 8005510:	2800      	cmp	r0, #0
 8005512:	d150      	bne.n	80055b6 <BSP_LCD_InitEx+0x1ee>
      if(BSP_SDRAM_Init(0) != BSP_ERROR_NONE)
 8005514:	f000 f8b2 	bl	800567c <BSP_SDRAM_Init>
 8005518:	2800      	cmp	r0, #0
 800551a:	d14c      	bne.n	80055b6 <BSP_LCD_InitEx+0x1ee>
      config.PixelFormat = ltdc_pixel_format;
 800551c:	9c01      	ldr	r4, [sp, #4]
      config.Address     = LCD_LAYER_0_ADDRESS;
 800551e:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
      if(MX_LTDC_ConfigLayer(&hlcd_ltdc, 0, &config) != HAL_OK)
 8005522:	4601      	mov	r1, r0
      config.X0          = 0;
 8005524:	900c      	str	r0, [sp, #48]	; 0x30
      if(MX_LTDC_ConfigLayer(&hlcd_ltdc, 0, &config) != HAL_OK)
 8005526:	aa0c      	add	r2, sp, #48	; 0x30
      config.Y1          = Height;
 8005528:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
      config.Y0          = 0;
 800552c:	e9cd 500d 	strd	r5, r0, [sp, #52]	; 0x34
      if(MX_LTDC_ConfigLayer(&hlcd_ltdc, 0, &config) != HAL_OK)
 8005530:	4828      	ldr	r0, [pc, #160]	; (80055d4 <BSP_LCD_InitEx+0x20c>)
      config.Address     = LCD_LAYER_0_ADDRESS;
 8005532:	e9cd 4310 	strd	r4, r3, [sp, #64]	; 0x40
      if(MX_LTDC_ConfigLayer(&hlcd_ltdc, 0, &config) != HAL_OK)
 8005536:	f7ff ff07 	bl	8005348 <MX_LTDC_ConfigLayer>
 800553a:	4604      	mov	r4, r0
 800553c:	b190      	cbz	r0, 8005564 <BSP_LCD_InitEx+0x19c>
        ret = BSP_ERROR_PERIPH_FAILURE;
 800553e:	f06f 0003 	mvn.w	r0, #3
    Lcd_Ctx[Instance].ReloadEnable = 1U;
 8005542:	2301      	movs	r3, #1
 8005544:	61bb      	str	r3, [r7, #24]
}
 8005546:	b013      	add	sp, #76	; 0x4c
 8005548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      Lcd_Ctx[Instance].BppFactor = 2U;
 800554c:	4611      	mov	r1, r2
      ctrl_pixel_format = OTM8009A_FORMAT_RBG565;
 800554e:	9201      	str	r2, [sp, #4]
 8005550:	e754      	b.n	80053fc <BSP_LCD_InitEx+0x34>
 8005552:	9302      	str	r3, [sp, #8]
 8005554:	f7ff fdfe 	bl	8005154 <DSI_MspInit.part.0>
 8005558:	9b02      	ldr	r3, [sp, #8]
 800555a:	e7c8      	b.n	80054ee <BSP_LCD_InitEx+0x126>
 800555c:	f7ff fde0 	bl	8005120 <DMA2D_MspInit.part.0>
 8005560:	9b02      	ldr	r3, [sp, #8]
 8005562:	e7c0      	b.n	80054e6 <BSP_LCD_InitEx+0x11e>
        (void)HAL_DSI_Start(&hlcd_dsi);
 8005564:	481d      	ldr	r0, [pc, #116]	; (80055dc <BSP_LCD_InitEx+0x214>)
 8005566:	f001 fc8d 	bl	8006e84 <HAL_DSI_Start>
        (void)HAL_DSI_ConfigFlowControl(&hlcd_dsi, DSI_FLOW_CONTROL_BTA);
 800556a:	2104      	movs	r1, #4
 800556c:	481b      	ldr	r0, [pc, #108]	; (80055dc <BSP_LCD_InitEx+0x214>)
 800556e:	f001 fc75 	bl	8006e5c <HAL_DSI_ConfigFlowControl>
  OTM8009A_IO_t              IOCtx;
  static OTM8009A_Object_t   OTM8009AObj;

  /* Configure the audio driver */
  IOCtx.Address     = 0;
  IOCtx.GetTick     = BSP_GetTick;
 8005572:	4b1c      	ldr	r3, [pc, #112]	; (80055e4 <BSP_LCD_InitEx+0x21c>)
  IOCtx.WriteReg    = DSI_IO_Write;
  IOCtx.ReadReg     = DSI_IO_Read;

  if(OTM8009A_RegisterBusIO(&OTM8009AObj, &IOCtx) != OTM8009A_OK)
 8005574:	4d1c      	ldr	r5, [pc, #112]	; (80055e8 <BSP_LCD_InitEx+0x220>)
 8005576:	a908      	add	r1, sp, #32
  IOCtx.WriteReg    = DSI_IO_Write;
 8005578:	4a1c      	ldr	r2, [pc, #112]	; (80055ec <BSP_LCD_InitEx+0x224>)
  IOCtx.GetTick     = BSP_GetTick;
 800557a:	930b      	str	r3, [sp, #44]	; 0x2c
  if(OTM8009A_RegisterBusIO(&OTM8009AObj, &IOCtx) != OTM8009A_OK)
 800557c:	4628      	mov	r0, r5
  IOCtx.ReadReg     = DSI_IO_Read;
 800557e:	4b1c      	ldr	r3, [pc, #112]	; (80055f0 <BSP_LCD_InitEx+0x228>)
  IOCtx.Address     = 0;
 8005580:	f8ad 4020 	strh.w	r4, [sp, #32]
  IOCtx.ReadReg     = DSI_IO_Read;
 8005584:	e9cd 2309 	strd	r2, r3, [sp, #36]	; 0x24
  if(OTM8009A_RegisterBusIO(&OTM8009AObj, &IOCtx) != OTM8009A_OK)
 8005588:	f7ff fb22 	bl	8004bd0 <OTM8009A_RegisterBusIO>
 800558c:	b980      	cbnz	r0, 80055b0 <BSP_LCD_InitEx+0x1e8>
  {
    ret = BSP_ERROR_BUS_FAILURE;
  }
  else
  {
    Lcd_CompObj = &OTM8009AObj;
 800558e:	4c19      	ldr	r4, [pc, #100]	; (80055f4 <BSP_LCD_InitEx+0x22c>)

    if(OTM8009A_ReadID(Lcd_CompObj, &id) != OTM8009A_OK)
 8005590:	4628      	mov	r0, r5
 8005592:	a907      	add	r1, sp, #28
    Lcd_CompObj = &OTM8009AObj;
 8005594:	6025      	str	r5, [r4, #0]
    if(OTM8009A_ReadID(Lcd_CompObj, &id) != OTM8009A_OK)
 8005596:	f7ff fb07 	bl	8004ba8 <OTM8009A_ReadID>
 800559a:	b948      	cbnz	r0, 80055b0 <BSP_LCD_InitEx+0x1e8>
      ret = BSP_ERROR_COMPONENT_FAILURE;
    }

    else
    {
      Lcd_Drv = (LCD_Drv_t *)(void *) &OTM8009A_LCD_Driver;
 800559c:	4b16      	ldr	r3, [pc, #88]	; (80055f8 <BSP_LCD_InitEx+0x230>)
 800559e:	4d17      	ldr	r5, [pc, #92]	; (80055fc <BSP_LCD_InitEx+0x234>)
      if(Lcd_Drv->Init(Lcd_CompObj, ColorCoding, Orientation) != OTM8009A_OK)
 80055a0:	6820      	ldr	r0, [r4, #0]
 80055a2:	9a03      	ldr	r2, [sp, #12]
 80055a4:	9901      	ldr	r1, [sp, #4]
 80055a6:	681c      	ldr	r4, [r3, #0]
      Lcd_Drv = (LCD_Drv_t *)(void *) &OTM8009A_LCD_Driver;
 80055a8:	602b      	str	r3, [r5, #0]
      if(Lcd_Drv->Init(Lcd_CompObj, ColorCoding, Orientation) != OTM8009A_OK)
 80055aa:	47a0      	blx	r4
 80055ac:	2800      	cmp	r0, #0
 80055ae:	d0c8      	beq.n	8005542 <BSP_LCD_InitEx+0x17a>
          ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80055b0:	f06f 0006 	mvn.w	r0, #6
 80055b4:	e7c5      	b.n	8005542 <BSP_LCD_InitEx+0x17a>
      ret = BSP_ERROR_PERIPH_FAILURE;
 80055b6:	f06f 0003 	mvn.w	r0, #3
}
 80055ba:	b013      	add	sp, #76	; 0x4c
 80055bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ret = BSP_ERROR_WRONG_PARAM;
 80055c0:	f06f 0001 	mvn.w	r0, #1
 80055c4:	e7bf      	b.n	8005546 <BSP_LCD_InitEx+0x17e>
 80055c6:	bf00      	nop
 80055c8:	58024400 	.word	0x58024400
 80055cc:	24011504 	.word	0x24011504
 80055d0:	58022400 	.word	0x58022400
 80055d4:	2401145c 	.word	0x2401145c
 80055d8:	52001000 	.word	0x52001000
 80055dc:	24011520 	.word	0x24011520
 80055e0:	50001000 	.word	0x50001000
 80055e4:	08004c21 	.word	0x08004c21
 80055e8:	2400112c 	.word	0x2400112c
 80055ec:	08005191 	.word	0x08005191
 80055f0:	08004db1 	.word	0x08004db1
 80055f4:	24001124 	.word	0x24001124
 80055f8:	24001014 	.word	0x24001014
 80055fc:	24001128 	.word	0x24001128
 8005600:	2401153c 	.word	0x2401153c

08005604 <BSP_LCD_Init>:
{
 8005604:	b510      	push	{r4, lr}
  return BSP_LCD_InitEx(Instance, Orientation, LCD_PIXEL_FORMAT_RGB888, LCD_DEFAULT_WIDTH, LCD_DEFAULT_HEIGHT);
 8005606:	f44f 74f0 	mov.w	r4, #480	; 0x1e0
{
 800560a:	b082      	sub	sp, #8
  return BSP_LCD_InitEx(Instance, Orientation, LCD_PIXEL_FORMAT_RGB888, LCD_DEFAULT_WIDTH, LCD_DEFAULT_HEIGHT);
 800560c:	f44f 7348 	mov.w	r3, #800	; 0x320
 8005610:	2201      	movs	r2, #1
 8005612:	9400      	str	r4, [sp, #0]
 8005614:	f7ff fed8 	bl	80053c8 <BSP_LCD_InitEx>
}
 8005618:	b002      	add	sp, #8
 800561a:	bd10      	pop	{r4, pc}

0800561c <MX_SDRAM_Init>:
  * @param  hSdram SDRAM handle
  * @retval HAL status
  */

__weak HAL_StatusTypeDef MX_SDRAM_Init(SDRAM_HandleTypeDef *hSdram)
{
 800561c:	b5f0      	push	{r4, r5, r6, r7, lr}
  FMC_SDRAM_TimingTypeDef sdram_timing;

  /* SDRAM device configuration */
  hSdram->Instance = FMC_SDRAM_DEVICE;
 800561e:	4915      	ldr	r1, [pc, #84]	; (8005674 <MX_SDRAM_Init+0x58>)

  /* SDRAM handle configuration */
  hSdram->Init.SDBank             = FMC_SDRAM_BANK2;
  hSdram->Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_9;
  hSdram->Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
  hSdram->Init.MemoryDataWidth    = FMC_SDRAM_MEM_BUS_WIDTH_32;
 8005620:	2620      	movs	r6, #32
  hSdram->Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8005622:	2540      	movs	r5, #64	; 0x40
  hSdram->Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
  hSdram->Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
  hSdram->Init.SDClockPeriod      = FMC_SDRAM_CLOCK_PERIOD_2;
 8005624:	f44f 6200 	mov.w	r2, #2048	; 0x800
  hSdram->Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8005628:	f44f 5480 	mov.w	r4, #4096	; 0x1000
{
 800562c:	b089      	sub	sp, #36	; 0x24
  hsdram->Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 800562e:	4b12      	ldr	r3, [pc, #72]	; (8005678 <MX_SDRAM_Init+0x5c>)
  hSdram->Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 8005630:	f44f 77c0 	mov.w	r7, #384	; 0x180
  hSdram->Instance = FMC_SDRAM_DEVICE;
 8005634:	6001      	str	r1, [r0, #0]
  hSdram->Init.SDBank             = FMC_SDRAM_BANK2;
 8005636:	2101      	movs	r1, #1
  hSdram->Init.MemoryDataWidth    = FMC_SDRAM_MEM_BUS_WIDTH_32;
 8005638:	6106      	str	r6, [r0, #16]
  hSdram->Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 800563a:	2604      	movs	r6, #4
  hSdram->Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800563c:	6145      	str	r5, [r0, #20]
  hSdram->Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800563e:	2500      	movs	r5, #0
  hSdram->Init.SDClockPeriod      = FMC_SDRAM_CLOCK_PERIOD_2;
 8005640:	6202      	str	r2, [r0, #32]

  /* Timing configuration for 100Mhz as SDRAM clock frequency (System clock is up to 200Mhz) */
  sdram_timing.LoadToActiveDelay    = 2;
 8005642:	2202      	movs	r2, #2
  hSdram->Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8005644:	6244      	str	r4, [r0, #36]	; 0x24
  sdram_timing.ExitSelfRefreshDelay = 7;
 8005646:	2407      	movs	r4, #7
  hSdram->Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 8005648:	6187      	str	r7, [r0, #24]
  hSdram->Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 800564a:	60c6      	str	r6, [r0, #12]
  hSdram->Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800564c:	61c5      	str	r5, [r0, #28]
  sdram_timing.SelfRefreshTime      = 4;
 800564e:	9603      	str	r6, [sp, #12]
  sdram_timing.LoadToActiveDelay    = 2;
 8005650:	9201      	str	r2, [sp, #4]
  sdram_timing.RowCycleDelay        = 7;
  sdram_timing.WriteRecoveryTime    = 2;
  sdram_timing.RPDelay              = 2;
  sdram_timing.RCDDelay             = 2;
 8005652:	9207      	str	r2, [sp, #28]
  sdram_timing.ExitSelfRefreshDelay = 7;
 8005654:	9402      	str	r4, [sp, #8]
  sdram_timing.RowCycleDelay        = 7;
 8005656:	9404      	str	r4, [sp, #16]
  hSdram->Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_9;
 8005658:	e9c0 1101 	strd	r1, r1, [r0, #4]

  /* SDRAM controller initialization */
  if(HAL_SDRAM_Init(hSdram, &sdram_timing) != HAL_OK)
 800565c:	eb0d 0106 	add.w	r1, sp, r6
  hsdram->Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8005660:	629d      	str	r5, [r3, #40]	; 0x28
  sdram_timing.RPDelay              = 2;
 8005662:	e9cd 2205 	strd	r2, r2, [sp, #20]
  if(HAL_SDRAM_Init(hSdram, &sdram_timing) != HAL_OK)
 8005666:	f004 f873 	bl	8009750 <HAL_SDRAM_Init>
  {
    return  HAL_ERROR;
  }
  return HAL_OK;
}
 800566a:	1b40      	subs	r0, r0, r5
 800566c:	bf18      	it	ne
 800566e:	2001      	movne	r0, #1
 8005670:	b009      	add	sp, #36	; 0x24
 8005672:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005674:	52004140 	.word	0x52004140
 8005678:	240115a4 	.word	0x240115a4

0800567c <BSP_SDRAM_Init>:
  if(Instance >=SDRAM_INSTANCES_NBR)
 800567c:	2800      	cmp	r0, #0
 800567e:	f040 80e1 	bne.w	8005844 <BSP_SDRAM_Init+0x1c8>
{
  static MDMA_HandleTypeDef mdma_handle;
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8005682:	4b73      	ldr	r3, [pc, #460]	; (8005850 <BSP_SDRAM_Init+0x1d4>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOI_CLK_ENABLE();

  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8005684:	2101      	movs	r1, #1
  __HAL_RCC_FMC_CLK_ENABLE();
 8005686:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800568a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
{
 800568e:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_FMC_CLK_ENABLE();
 8005690:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
{
 8005694:	b08f      	sub	sp, #60	; 0x3c
  __HAL_RCC_FMC_CLK_ENABLE();
 8005696:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800569a:	4605      	mov	r5, r0
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800569c:	2002      	movs	r0, #2
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 800569e:	240c      	movs	r4, #12
  __HAL_RCC_FMC_CLK_ENABLE();
 80056a0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80056a4:	2703      	movs	r7, #3
  /* Configure common MDMA parameters */
  mdma_handle.Init.Request                  = MDMA_REQUEST_SW;
  mdma_handle.Init.TransferTriggerMode      = MDMA_BLOCK_TRANSFER;
  mdma_handle.Init.Priority                 = MDMA_PRIORITY_HIGH;
  mdma_handle.Init.Endianness               = MDMA_LITTLE_ENDIANNESS_PRESERVE;
  mdma_handle.Init.SourceInc                = MDMA_SRC_INC_WORD;
 80056a6:	f240 2602 	movw	r6, #514	; 0x202
  __HAL_RCC_FMC_CLK_ENABLE();
 80056aa:	9201      	str	r2, [sp, #4]
 80056ac:	9a01      	ldr	r2, [sp, #4]
  SDRAM_MDMAx_CLK_ENABLE();
 80056ae:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 80056b2:	430a      	orrs	r2, r1
 80056b4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 80056b8:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 80056bc:	400a      	ands	r2, r1
 80056be:	9202      	str	r2, [sp, #8]
 80056c0:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80056c2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80056c6:	f042 0208 	orr.w	r2, r2, #8
 80056ca:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80056ce:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80056d2:	f002 0208 	and.w	r2, r2, #8
 80056d6:	9203      	str	r2, [sp, #12]
 80056d8:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80056da:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80056de:	f042 0210 	orr.w	r2, r2, #16
 80056e2:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80056e6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80056ea:	f002 0210 	and.w	r2, r2, #16
 80056ee:	9204      	str	r2, [sp, #16]
 80056f0:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80056f2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80056f6:	f042 0220 	orr.w	r2, r2, #32
 80056fa:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80056fe:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005702:	f002 0220 	and.w	r2, r2, #32
 8005706:	9205      	str	r2, [sp, #20]
 8005708:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800570a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800570e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005712:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8005716:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800571a:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800571e:	9206      	str	r2, [sp, #24]
 8005720:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005722:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005726:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800572a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800572e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005732:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8005736:	9207      	str	r2, [sp, #28]
 8005738:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800573a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800573e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005742:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 8005746:	f24c 7203 	movw	r2, #50947	; 0xc703
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800574a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800574e:	900a      	str	r0, [sp, #40]	; 0x28
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8005750:	f403 7380 	and.w	r3, r3, #256	; 0x100
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8005754:	483f      	ldr	r0, [pc, #252]	; (8005854 <BSP_SDRAM_Init+0x1d8>)
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8005756:	910b      	str	r1, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8005758:	a909      	add	r1, sp, #36	; 0x24
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800575a:	9308      	str	r3, [sp, #32]
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 800575c:	9209      	str	r2, [sp, #36]	; 0x24
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800575e:	9b08      	ldr	r3, [sp, #32]
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8005760:	940d      	str	r4, [sp, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8005762:	970c      	str	r7, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8005764:	f001 fcbe 	bl	80070e4 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8005768:	f64f 7383 	movw	r3, #65411	; 0xff83
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800576c:	a909      	add	r1, sp, #36	; 0x24
 800576e:	483a      	ldr	r0, [pc, #232]	; (8005858 <BSP_SDRAM_Init+0x1dc>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8005770:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8005772:	f001 fcb7 	bl	80070e4 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8005776:	f64f 033f 	movw	r3, #63551	; 0xf83f
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 800577a:	a909      	add	r1, sp, #36	; 0x24
 800577c:	4837      	ldr	r0, [pc, #220]	; (800585c <BSP_SDRAM_Init+0x1e0>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 800577e:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8005780:	f001 fcb0 	bl	80070e4 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 /*| GPIO_PIN_3 */|\
 8005784:	f248 1337 	movw	r3, #33079	; 0x8137
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8005788:	a909      	add	r1, sp, #36	; 0x24
 800578a:	4835      	ldr	r0, [pc, #212]	; (8005860 <BSP_SDRAM_Init+0x1e4>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 /*| GPIO_PIN_3 */|\
 800578c:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 800578e:	f001 fca9 	bl	80070e4 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 |\
 8005792:	f64f 73e0 	movw	r3, #65504	; 0xffe0
  HAL_GPIO_Init(GPIOH, &gpio_init_structure);
 8005796:	a909      	add	r1, sp, #36	; 0x24
 8005798:	4832      	ldr	r0, [pc, #200]	; (8005864 <BSP_SDRAM_Init+0x1e8>)
  gpio_init_structure.Pin   = GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 |\
 800579a:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOH, &gpio_init_structure);
 800579c:	f001 fca2 	bl	80070e4 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 80057a0:	f240 63ff 	movw	r3, #1791	; 0x6ff
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 80057a4:	a909      	add	r1, sp, #36	; 0x24
 80057a6:	4830      	ldr	r0, [pc, #192]	; (8005868 <BSP_SDRAM_Init+0x1ec>)
  mdma_handle.Init.Request                  = MDMA_REQUEST_SW;
 80057a8:	4c30      	ldr	r4, [pc, #192]	; (800586c <BSP_SDRAM_Init+0x1f0>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 80057aa:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 80057ac:	f001 fc9a 	bl	80070e4 <HAL_GPIO_Init>
  mdma_handle.Init.Request                  = MDMA_REQUEST_SW;
 80057b0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  mdma_handle.Init.DestinationInc           = MDMA_DEST_INC_WORD;
 80057b4:	f640 0008 	movw	r0, #2056	; 0x808
  mdma_handle.Init.TransferTriggerMode      = MDMA_BLOCK_TRANSFER;
 80057b8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  mdma_handle.Init.SourceDataSize           = MDMA_SRC_DATASIZE_WORD;
 80057bc:	2120      	movs	r1, #32
  mdma_handle.Init.Request                  = MDMA_REQUEST_SW;
 80057be:	6062      	str	r2, [r4, #4]
  mdma_handle.Init.DestDataSize             = MDMA_DEST_DATASIZE_WORD;
  mdma_handle.Init.DataAlignment            = MDMA_DATAALIGN_PACKENABLE;
 80057c0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  mdma_handle.Init.TransferTriggerMode      = MDMA_BLOCK_TRANSFER;
 80057c4:	60a3      	str	r3, [r4, #8]
  mdma_handle.Init.Priority                 = MDMA_PRIORITY_HIGH;
 80057c6:	2380      	movs	r3, #128	; 0x80
  mdma_handle.Init.DataAlignment            = MDMA_DATAALIGN_PACKENABLE;
 80057c8:	6262      	str	r2, [r4, #36]	; 0x24
  mdma_handle.Init.SourceBurst              = MDMA_SOURCE_BURST_SINGLE;
  mdma_handle.Init.DestBurst                = MDMA_DEST_BURST_SINGLE;
  mdma_handle.Init.BufferTransferLength     = 128;
  mdma_handle.Init.SourceBlockAddressOffset = 0;
  mdma_handle.Init.DestBlockAddressOffset   = 0;
  mdma_handle.Instance                      = SDRAM_MDMAx_CHANNEL;
 80057ca:	4a29      	ldr	r2, [pc, #164]	; (8005870 <BSP_SDRAM_Init+0x1f4>)
  mdma_handle.Init.Priority                 = MDMA_PRIORITY_HIGH;
 80057cc:	60e3      	str	r3, [r4, #12]
  mdma_handle.Init.DestDataSize             = MDMA_DEST_DATASIZE_WORD;
 80057ce:	6223      	str	r3, [r4, #32]
  mdma_handle.Init.BufferTransferLength     = 128;
 80057d0:	62a3      	str	r3, [r4, #40]	; 0x28
  mdma_handle.Init.SourceDataSize           = MDMA_SRC_DATASIZE_WORD;
 80057d2:	61e1      	str	r1, [r4, #28]
  mdma_handle.Instance                      = SDRAM_MDMAx_CHANNEL;
 80057d4:	6022      	str	r2, [r4, #0]
  mdma_handle.Init.Endianness               = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 80057d6:	6125      	str	r5, [r4, #16]
  mdma_handle.Init.DestinationInc           = MDMA_DEST_INC_WORD;
 80057d8:	e9c4 6005 	strd	r6, r0, [r4, #20]

   /* Associate the MDMA handle */
  __HAL_LINKDMA(hsdram, hmdma, mdma_handle);
 80057dc:	4e25      	ldr	r6, [pc, #148]	; (8005874 <BSP_SDRAM_Init+0x1f8>)

  /* Deinitialize the stream for new transfer */
  (void)HAL_MDMA_DeInit(&mdma_handle);
 80057de:	4620      	mov	r0, r4
  __HAL_LINKDMA(hsdram, hmdma, mdma_handle);
 80057e0:	6334      	str	r4, [r6, #48]	; 0x30
 80057e2:	6426      	str	r6, [r4, #64]	; 0x40
  mdma_handle.Init.DestBurst                = MDMA_DEST_BURST_SINGLE;
 80057e4:	e9c4 550b 	strd	r5, r5, [r4, #44]	; 0x2c
  mdma_handle.Init.DestBlockAddressOffset   = 0;
 80057e8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
  (void)HAL_MDMA_DeInit(&mdma_handle);
 80057ec:	f001 fffa 	bl	80077e4 <HAL_MDMA_DeInit>

  /* Configure the MDMA stream */
  (void)HAL_MDMA_Init(&mdma_handle);
 80057f0:	4620      	mov	r0, r4
 80057f2:	f001 ff7d 	bl	80076f0 <HAL_MDMA_Init>

  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_MDMAx_IRQn, BSP_SDRAM_IT_PRIORITY, 0);
 80057f6:	462a      	mov	r2, r5
 80057f8:	210f      	movs	r1, #15
 80057fa:	207a      	movs	r0, #122	; 0x7a
 80057fc:	f000 feae 	bl	800655c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_MDMAx_IRQn);
 8005800:	207a      	movs	r0, #122	; 0x7a
 8005802:	f000 fee5 	bl	80065d0 <HAL_NVIC_EnableIRQ>
    if(MX_SDRAM_Init(&hsdram[0]) != HAL_OK)
 8005806:	4630      	mov	r0, r6
 8005808:	f7ff ff08 	bl	800561c <MX_SDRAM_Init>
 800580c:	4603      	mov	r3, r0
 800580e:	b9e0      	cbnz	r0, 800584a <BSP_SDRAM_Init+0x1ce>
      pRegMode.TargetBank      = FMC_SDRAM_CMD_TARGET_BANK2;
 8005810:	4919      	ldr	r1, [pc, #100]	; (8005878 <BSP_SDRAM_Init+0x1fc>)
 8005812:	f04f 0c08 	mov.w	ip, #8
      pRegMode.WriteBurstMode  = IS42S32800J_WRITEBURST_MODE_SINGLE;
 8005816:	f44f 7200 	mov.w	r2, #512	; 0x200
      pRegMode.RefreshRate     = REFRESH_COUNT;
 800581a:	f240 6503 	movw	r5, #1539	; 0x603
      pRegMode.CASLatency      = IS42S32800J_CAS_LATENCY_3;
 800581e:	2430      	movs	r4, #48	; 0x30
      if(IS42S32800J_Init(&hsdram[0], &pRegMode) != IS42S32800J_OK)
 8005820:	4630      	mov	r0, r6
      pRegMode.RefreshMode     = IS42S32800J_AUTOREFRESH_MODE_CMD;
 8005822:	604f      	str	r7, [r1, #4]
      pRegMode.BurstLength     = IS42S32800J_BURST_LENGTH_1;
 8005824:	60cb      	str	r3, [r1, #12]
      pRegMode.BurstType       = IS42S32800J_BURST_TYPE_SEQUENTIAL;
 8005826:	610b      	str	r3, [r1, #16]
      pRegMode.OperationMode   = IS42S32800J_OPERATING_MODE_STANDARD;
 8005828:	618b      	str	r3, [r1, #24]
      pRegMode.TargetBank      = FMC_SDRAM_CMD_TARGET_BANK2;
 800582a:	f8c1 c000 	str.w	ip, [r1]
      pRegMode.RefreshRate     = REFRESH_COUNT;
 800582e:	608d      	str	r5, [r1, #8]
      pRegMode.CASLatency      = IS42S32800J_CAS_LATENCY_3;
 8005830:	614c      	str	r4, [r1, #20]
      pRegMode.WriteBurstMode  = IS42S32800J_WRITEBURST_MODE_SINGLE;
 8005832:	61ca      	str	r2, [r1, #28]
      if(IS42S32800J_Init(&hsdram[0], &pRegMode) != IS42S32800J_OK)
 8005834:	f7fe fc62 	bl	80040fc <IS42S32800J_Init>
        ret =  BSP_ERROR_COMPONENT_FAILURE;
 8005838:	2800      	cmp	r0, #0
 800583a:	bf18      	it	ne
 800583c:	f06f 0004 	mvnne.w	r0, #4
}
 8005840:	b00f      	add	sp, #60	; 0x3c
 8005842:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ret =  BSP_ERROR_WRONG_PARAM;
 8005844:	f06f 0001 	mvn.w	r0, #1
}
 8005848:	4770      	bx	lr
      ret = BSP_ERROR_NO_INIT;
 800584a:	f04f 30ff 	mov.w	r0, #4294967295
 800584e:	e7f7      	b.n	8005840 <BSP_SDRAM_Init+0x1c4>
 8005850:	58024400 	.word	0x58024400
 8005854:	58020c00 	.word	0x58020c00
 8005858:	58021000 	.word	0x58021000
 800585c:	58021400 	.word	0x58021400
 8005860:	58021800 	.word	0x58021800
 8005864:	58021c00 	.word	0x58021c00
 8005868:	58022000 	.word	0x58022000
 800586c:	2400114c 	.word	0x2400114c
 8005870:	52000040 	.word	0x52000040
 8005874:	240115a4 	.word	0x240115a4
 8005878:	240011b8 	.word	0x240011b8

0800587c <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800587c:	4b0f      	ldr	r3, [pc, #60]	; (80058bc <HAL_InitTick+0x40>)
 800587e:	781b      	ldrb	r3, [r3, #0]
 8005880:	b90b      	cbnz	r3, 8005886 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8005882:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8005884:	4770      	bx	lr
{
 8005886:	b510      	push	{r4, lr}
 8005888:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800588a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800588e:	4a0c      	ldr	r2, [pc, #48]	; (80058c0 <HAL_InitTick+0x44>)
 8005890:	fbb0 f3f3 	udiv	r3, r0, r3
 8005894:	6810      	ldr	r0, [r2, #0]
 8005896:	fbb0 f0f3 	udiv	r0, r0, r3
 800589a:	f000 fea7 	bl	80065ec <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800589e:	2c0f      	cmp	r4, #15
 80058a0:	d800      	bhi.n	80058a4 <HAL_InitTick+0x28>
 80058a2:	b108      	cbz	r0, 80058a8 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 80058a4:	2001      	movs	r0, #1
}
 80058a6:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80058a8:	2200      	movs	r2, #0
 80058aa:	4621      	mov	r1, r4
 80058ac:	f04f 30ff 	mov.w	r0, #4294967295
 80058b0:	f000 fe54 	bl	800655c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80058b4:	4b03      	ldr	r3, [pc, #12]	; (80058c4 <HAL_InitTick+0x48>)
 80058b6:	2000      	movs	r0, #0
 80058b8:	601c      	str	r4, [r3, #0]
}
 80058ba:	bd10      	pop	{r4, pc}
 80058bc:	24001060 	.word	0x24001060
 80058c0:	24000000 	.word	0x24000000
 80058c4:	24001064 	.word	0x24001064

080058c8 <HAL_Init>:
{
 80058c8:	b538      	push	{r3, r4, r5, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80058ca:	2003      	movs	r0, #3
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80058cc:	4c12      	ldr	r4, [pc, #72]	; (8005918 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80058ce:	f000 fe31 	bl	8006534 <HAL_NVIC_SetPriorityGrouping>
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80058d2:	4d12      	ldr	r5, [pc, #72]	; (800591c <HAL_Init+0x54>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80058d4:	f002 fada 	bl	8007e8c <HAL_RCC_GetSysClockFreq>
 80058d8:	4b11      	ldr	r3, [pc, #68]	; (8005920 <HAL_Init+0x58>)
 80058da:	4602      	mov	r2, r0
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80058dc:	200f      	movs	r0, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80058de:	6999      	ldr	r1, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80058e0:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80058e2:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80058e6:	4003      	ands	r3, r0
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80058e8:	5c61      	ldrb	r1, [r4, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80058ea:	5ce3      	ldrb	r3, [r4, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80058ec:	f001 011f 	and.w	r1, r1, #31
  SystemCoreClock = common_system_clock;
 80058f0:	4c0c      	ldr	r4, [pc, #48]	; (8005924 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80058f2:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80058f6:	40ca      	lsrs	r2, r1
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80058f8:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 80058fc:	6022      	str	r2, [r4, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80058fe:	602b      	str	r3, [r5, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005900:	f7ff ffbc 	bl	800587c <HAL_InitTick>
 8005904:	b110      	cbz	r0, 800590c <HAL_Init+0x44>
    return HAL_ERROR;
 8005906:	2401      	movs	r4, #1
}
 8005908:	4620      	mov	r0, r4
 800590a:	bd38      	pop	{r3, r4, r5, pc}
 800590c:	4604      	mov	r4, r0
  HAL_MspInit();
 800590e:	f7fe faf3 	bl	8003ef8 <HAL_MspInit>
}
 8005912:	4620      	mov	r0, r4
 8005914:	bd38      	pop	{r3, r4, r5, pc}
 8005916:	bf00      	nop
 8005918:	08009b24 	.word	0x08009b24
 800591c:	24000004 	.word	0x24000004
 8005920:	58024400 	.word	0x58024400
 8005924:	24000000 	.word	0x24000000

08005928 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8005928:	4a03      	ldr	r2, [pc, #12]	; (8005938 <HAL_IncTick+0x10>)
 800592a:	4b04      	ldr	r3, [pc, #16]	; (800593c <HAL_IncTick+0x14>)
 800592c:	6811      	ldr	r1, [r2, #0]
 800592e:	781b      	ldrb	r3, [r3, #0]
 8005930:	440b      	add	r3, r1
 8005932:	6013      	str	r3, [r2, #0]
}
 8005934:	4770      	bx	lr
 8005936:	bf00      	nop
 8005938:	240115d8 	.word	0x240115d8
 800593c:	24001060 	.word	0x24001060

08005940 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8005940:	4b01      	ldr	r3, [pc, #4]	; (8005948 <HAL_GetTick+0x8>)
 8005942:	6818      	ldr	r0, [r3, #0]
}
 8005944:	4770      	bx	lr
 8005946:	bf00      	nop
 8005948:	240115d8 	.word	0x240115d8

0800594c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800594c:	b538      	push	{r3, r4, r5, lr}
 800594e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005950:	f7ff fff6 	bl	8005940 <HAL_GetTick>
 8005954:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005956:	1c63      	adds	r3, r4, #1
 8005958:	d002      	beq.n	8005960 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800595a:	4b04      	ldr	r3, [pc, #16]	; (800596c <HAL_Delay+0x20>)
 800595c:	781b      	ldrb	r3, [r3, #0]
 800595e:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005960:	f7ff ffee 	bl	8005940 <HAL_GetTick>
 8005964:	1b43      	subs	r3, r0, r5
 8005966:	42a3      	cmp	r3, r4
 8005968:	d3fa      	bcc.n	8005960 <HAL_Delay+0x14>
  {
  }
}
 800596a:	bd38      	pop	{r3, r4, r5, pc}
 800596c:	24001060 	.word	0x24001060

08005970 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8005970:	4b01      	ldr	r3, [pc, #4]	; (8005978 <HAL_GetREVID+0x8>)
 8005972:	6818      	ldr	r0, [r3, #0]
}
 8005974:	0c00      	lsrs	r0, r0, #16
 8005976:	4770      	bx	lr
 8005978:	5c001000 	.word	0x5c001000

0800597c <HAL_SYSCFG_AnalogSwitchConfig>:
{
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 800597c:	4a03      	ldr	r2, [pc, #12]	; (800598c <HAL_SYSCFG_AnalogSwitchConfig+0x10>)
 800597e:	6853      	ldr	r3, [r2, #4]
 8005980:	ea23 0000 	bic.w	r0, r3, r0
 8005984:	4301      	orrs	r1, r0
 8005986:	6051      	str	r1, [r2, #4]
}
 8005988:	4770      	bx	lr
 800598a:	bf00      	nop
 800598c:	58000400 	.word	0x58000400

08005990 <HAL_EnableCompensationCell>:
  *         voltage ranges from 1.62 to 2.0 V and from 2.7 to 3.6 V.
  * @retval None
  */
void HAL_EnableCompensationCell(void)
{
  SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN) ;
 8005990:	4a02      	ldr	r2, [pc, #8]	; (800599c <HAL_EnableCompensationCell+0xc>)
 8005992:	6a13      	ldr	r3, [r2, #32]
 8005994:	f043 0301 	orr.w	r3, r3, #1
 8005998:	6213      	str	r3, [r2, #32]
}
 800599a:	4770      	bx	lr
 800599c:	58000400 	.word	0x58000400

080059a0 <HAL_ADC_PollForConversion>:
{
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80059a0:	4a40      	ldr	r2, [pc, #256]	; (8005aa4 <HAL_ADC_PollForConversion+0x104>)
 80059a2:	6803      	ldr	r3, [r0, #0]
 80059a4:	4293      	cmp	r3, r2
{
 80059a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059aa:	4606      	mov	r6, r0
 80059ac:	460d      	mov	r5, r1
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80059ae:	d044      	beq.n	8005a3a <HAL_ADC_PollForConversion+0x9a>
 80059b0:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d040      	beq.n	8005a3a <HAL_ADC_PollForConversion+0x9a>
 80059b8:	4a3b      	ldr	r2, [pc, #236]	; (8005aa8 <HAL_ADC_PollForConversion+0x108>)

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80059ba:	6934      	ldr	r4, [r6, #16]
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80059bc:	6897      	ldr	r7, [r2, #8]
 80059be:	2c08      	cmp	r4, #8
 80059c0:	f007 071f 	and.w	r7, r7, #31
 80059c4:	d00a      	beq.n	80059dc <HAL_ADC_PollForConversion+0x3c>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80059c6:	2f09      	cmp	r7, #9
 80059c8:	d84d      	bhi.n	8005a66 <HAL_ADC_PollForConversion+0xc6>
 80059ca:	f240 2121 	movw	r1, #545	; 0x221
 80059ce:	40f9      	lsrs	r1, r7
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80059d0:	07c9      	lsls	r1, r1, #31
 80059d2:	d548      	bpl.n	8005a66 <HAL_ADC_PollForConversion+0xc6>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80059d4:	68db      	ldr	r3, [r3, #12]
 80059d6:	07da      	lsls	r2, r3, #31
 80059d8:	d449      	bmi.n	8005a6e <HAL_ADC_PollForConversion+0xce>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
        return HAL_ERROR;
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80059da:	2404      	movs	r4, #4
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80059dc:	f7ff ffb0 	bl	8005940 <HAL_GetTick>
 80059e0:	6832      	ldr	r2, [r6, #0]
 80059e2:	4680      	mov	r8, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80059e4:	e001      	b.n	80059ea <HAL_ADC_PollForConversion+0x4a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80059e6:	1c6b      	adds	r3, r5, #1
 80059e8:	d129      	bne.n	8005a3e <HAL_ADC_PollForConversion+0x9e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80059ea:	6813      	ldr	r3, [r2, #0]
 80059ec:	4223      	tst	r3, r4
 80059ee:	d0fa      	beq.n	80059e6 <HAL_ADC_PollForConversion+0x46>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80059f0:	6d73      	ldr	r3, [r6, #84]	; 0x54
 80059f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80059f6:	6573      	str	r3, [r6, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80059f8:	68d3      	ldr	r3, [r2, #12]
 80059fa:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 80059fe:	d10f      	bne.n	8005a20 <HAL_ADC_PollForConversion+0x80>

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8005a00:	7d73      	ldrb	r3, [r6, #21]
 8005a02:	b96b      	cbnz	r3, 8005a20 <HAL_ADC_PollForConversion+0x80>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005a04:	6813      	ldr	r3, [r2, #0]
 8005a06:	0718      	lsls	r0, r3, #28
 8005a08:	d50a      	bpl.n	8005a20 <HAL_ADC_PollForConversion+0x80>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005a0a:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8005a0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a10:	6573      	str	r3, [r6, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005a12:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8005a14:	04d9      	lsls	r1, r3, #19
 8005a16:	d403      	bmi.n	8005a20 <HAL_ADC_PollForConversion+0x80>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005a18:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8005a1a:	f043 0301 	orr.w	r3, r3, #1
 8005a1e:	6573      	str	r3, [r6, #84]	; 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005a20:	4b22      	ldr	r3, [pc, #136]	; (8005aac <HAL_ADC_PollForConversion+0x10c>)
 8005a22:	429a      	cmp	r2, r3
 8005a24:	d02e      	beq.n	8005a84 <HAL_ADC_PollForConversion+0xe4>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005a26:	68d0      	ldr	r0, [r2, #12]
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8005a28:	2c08      	cmp	r4, #8
 8005a2a:	d027      	beq.n	8005a7c <HAL_ADC_PollForConversion+0xdc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8005a2c:	f410 4080 	ands.w	r0, r0, #16384	; 0x4000
 8005a30:	d134      	bne.n	8005a9c <HAL_ADC_PollForConversion+0xfc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005a32:	230c      	movs	r3, #12
 8005a34:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
}
 8005a36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005a3a:	4a1d      	ldr	r2, [pc, #116]	; (8005ab0 <HAL_ADC_PollForConversion+0x110>)
 8005a3c:	e7bd      	b.n	80059ba <HAL_ADC_PollForConversion+0x1a>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8005a3e:	f7ff ff7f 	bl	8005940 <HAL_GetTick>
 8005a42:	eba0 0008 	sub.w	r0, r0, r8
 8005a46:	6832      	ldr	r2, [r6, #0]
 8005a48:	42a8      	cmp	r0, r5
 8005a4a:	d801      	bhi.n	8005a50 <HAL_ADC_PollForConversion+0xb0>
 8005a4c:	2d00      	cmp	r5, #0
 8005a4e:	d1cc      	bne.n	80059ea <HAL_ADC_PollForConversion+0x4a>
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005a50:	6813      	ldr	r3, [r2, #0]
 8005a52:	4023      	ands	r3, r4
 8005a54:	d1c9      	bne.n	80059ea <HAL_ADC_PollForConversion+0x4a>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005a56:	6d72      	ldr	r2, [r6, #84]	; 0x54
          return HAL_TIMEOUT;
 8005a58:	2003      	movs	r0, #3
          __HAL_UNLOCK(hadc);
 8005a5a:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005a5e:	f042 0204 	orr.w	r2, r2, #4
 8005a62:	6572      	str	r2, [r6, #84]	; 0x54
          return HAL_TIMEOUT;
 8005a64:	e7e7      	b.n	8005a36 <HAL_ADC_PollForConversion+0x96>
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8005a66:	6893      	ldr	r3, [r2, #8]
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8005a68:	f413 4f40 	tst.w	r3, #49152	; 0xc000
 8005a6c:	d0b5      	beq.n	80059da <HAL_ADC_PollForConversion+0x3a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a6e:	6d73      	ldr	r3, [r6, #84]	; 0x54
        return HAL_ERROR;
 8005a70:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a72:	f043 0320 	orr.w	r3, r3, #32
 8005a76:	6573      	str	r3, [r6, #84]	; 0x54
}
 8005a78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return HAL_OK;
 8005a7c:	2000      	movs	r0, #0
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8005a7e:	6014      	str	r4, [r2, #0]
}
 8005a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005a84:	2f09      	cmp	r7, #9
 8005a86:	d902      	bls.n	8005a8e <HAL_ADC_PollForConversion+0xee>
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005a88:	4b06      	ldr	r3, [pc, #24]	; (8005aa4 <HAL_ADC_PollForConversion+0x104>)
 8005a8a:	68d8      	ldr	r0, [r3, #12]
 8005a8c:	e7cc      	b.n	8005a28 <HAL_ADC_PollForConversion+0x88>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005a8e:	f240 2321 	movw	r3, #545	; 0x221
 8005a92:	fa23 f707 	lsr.w	r7, r3, r7
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005a96:	07fb      	lsls	r3, r7, #31
 8005a98:	d4c5      	bmi.n	8005a26 <HAL_ADC_PollForConversion+0x86>
 8005a9a:	e7f5      	b.n	8005a88 <HAL_ADC_PollForConversion+0xe8>
  return HAL_OK;
 8005a9c:	2000      	movs	r0, #0
}
 8005a9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005aa2:	bf00      	nop
 8005aa4:	40022000 	.word	0x40022000
 8005aa8:	58026300 	.word	0x58026300
 8005aac:	40022100 	.word	0x40022100
 8005ab0:	40022300 	.word	0x40022300

08005ab4 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8005ab4:	6803      	ldr	r3, [r0, #0]
 8005ab6:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 8005ab8:	4770      	bx	lr
 8005aba:	bf00      	nop

08005abc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005abc:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8005abe:	2200      	movs	r2, #0
{
 8005ac0:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8005ac2:	9201      	str	r2, [sp, #4]
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005ac4:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 8005ac8:	2a01      	cmp	r2, #1
 8005aca:	f000 813a 	beq.w	8005d42 <HAL_ADC_ConfigChannel+0x286>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	2001      	movs	r0, #1
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005ad2:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8005ad4:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005ad8:	6894      	ldr	r4, [r2, #8]
 8005ada:	0766      	lsls	r6, r4, #29
 8005adc:	f100 8099 	bmi.w	8005c12 <HAL_ADC_ConfigChannel+0x156>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8005ae0:	680c      	ldr	r4, [r1, #0]
 8005ae2:	f3c4 0513 	ubfx	r5, r4, #0, #20
 8005ae6:	2d00      	cmp	r5, #0
 8005ae8:	f040 809e 	bne.w	8005c28 <HAL_ADC_ConfigChannel+0x16c>
 8005aec:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 8005af0:	fa00 f00c 	lsl.w	r0, r0, ip
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005af4:	684c      	ldr	r4, [r1, #4]
  MODIFY_REG(*preg,
 8005af6:	261f      	movs	r6, #31
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8005af8:	69d5      	ldr	r5, [r2, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005afa:	09a7      	lsrs	r7, r4, #6
  MODIFY_REG(*preg,
 8005afc:	4034      	ands	r4, r6
 8005afe:	4328      	orrs	r0, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005b00:	f102 0530 	add.w	r5, r2, #48	; 0x30
 8005b04:	f007 070c 	and.w	r7, r7, #12
  MODIFY_REG(*preg,
 8005b08:	40a6      	lsls	r6, r4
 8005b0a:	61d0      	str	r0, [r2, #28]
 8005b0c:	fa0c f404 	lsl.w	r4, ip, r4
 8005b10:	5978      	ldr	r0, [r7, r5]
 8005b12:	ea20 0006 	bic.w	r0, r0, r6
 8005b16:	4320      	orrs	r0, r4
 8005b18:	5178      	str	r0, [r7, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005b1a:	6890      	ldr	r0, [r2, #8]
 8005b1c:	0745      	lsls	r5, r0, #29
 8005b1e:	f100 8081 	bmi.w	8005c24 <HAL_ADC_ConfigChannel+0x168>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005b22:	6895      	ldr	r5, [r2, #8]
 8005b24:	f015 0508 	ands.w	r5, r5, #8
 8005b28:	d157      	bne.n	8005bda <HAL_ADC_ConfigChannel+0x11e>
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005b2a:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005b2c:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 8005b30:	2007      	movs	r0, #7
 8005b32:	688f      	ldr	r7, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005b34:	ea4f 5cd4 	mov.w	ip, r4, lsr #23
  MODIFY_REG(*preg,
 8005b38:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005b3c:	f00c 0c04 	and.w	ip, ip, #4
  MODIFY_REG(*preg,
 8005b40:	fa00 fe04 	lsl.w	lr, r0, r4
 8005b44:	fa07 f404 	lsl.w	r4, r7, r4
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005b48:	4fc3      	ldr	r7, [pc, #780]	; (8005e58 <HAL_ADC_ConfigChannel+0x39c>)
 8005b4a:	f85c 0006 	ldr.w	r0, [ip, r6]
 8005b4e:	ea20 000e 	bic.w	r0, r0, lr
 8005b52:	4320      	orrs	r0, r4
 8005b54:	f84c 0006 	str.w	r0, [ip, r6]
 8005b58:	6838      	ldr	r0, [r7, #0]
 8005b5a:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8005b5e:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8005b62:	f000 8098 	beq.w	8005c96 <HAL_ADC_ConfigChannel+0x1da>
 8005b66:	68d0      	ldr	r0, [r2, #12]
 8005b68:	68d6      	ldr	r6, [r2, #12]
 8005b6a:	f010 0f10 	tst.w	r0, #16
 8005b6e:	6948      	ldr	r0, [r1, #20]
 8005b70:	f040 8107 	bne.w	8005d82 <HAL_ADC_ConfigChannel+0x2c6>
 8005b74:	f3c6 0682 	ubfx	r6, r6, #2, #3
 8005b78:	0076      	lsls	r6, r6, #1
 8005b7a:	fa00 f606 	lsl.w	r6, r0, r6
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005b7e:	690f      	ldr	r7, [r1, #16]
 8005b80:	2f04      	cmp	r7, #4
 8005b82:	f000 80e1 	beq.w	8005d48 <HAL_ADC_ConfigChannel+0x28c>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005b86:	f102 0460 	add.w	r4, r2, #96	; 0x60
    MODIFY_REG(*preg,
 8005b8a:	6808      	ldr	r0, [r1, #0]
 8005b8c:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 8005b90:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8005b94:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8005b98:	ea40 000c 	orr.w	r0, r0, ip
 8005b9c:	4330      	orrs	r0, r6
 8005b9e:	f844 0027 	str.w	r0, [r4, r7, lsl #2]
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8005ba2:	7e4f      	ldrb	r7, [r1, #25]
 8005ba4:	690e      	ldr	r6, [r1, #16]
 8005ba6:	2f01      	cmp	r7, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8005ba8:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8005bac:	bf0c      	ite	eq
 8005bae:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
 8005bb2:	2700      	movne	r7, #0
 8005bb4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005bb8:	4338      	orrs	r0, r7
 8005bba:	f844 0026 	str.w	r0, [r4, r6, lsl #2]

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8005bbe:	7e0c      	ldrb	r4, [r1, #24]
 8005bc0:	6908      	ldr	r0, [r1, #16]
 8005bc2:	2c01      	cmp	r4, #1
 8005bc4:	d104      	bne.n	8005bd0 <HAL_ADC_ConfigChannel+0x114>
 8005bc6:	f000 001f 	and.w	r0, r0, #31
 8005bca:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8005bce:	4085      	lsls	r5, r0
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8005bd0:	6910      	ldr	r0, [r2, #16]
 8005bd2:	f420 40f0 	bic.w	r0, r0, #30720	; 0x7800
 8005bd6:	4305      	orrs	r5, r0
 8005bd8:	6115      	str	r5, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005bda:	6890      	ldr	r0, [r2, #8]

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005bdc:	07c4      	lsls	r4, r0, #31
 8005bde:	d416      	bmi.n	8005c0e <HAL_ADC_ConfigChannel+0x152>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8005be0:	68ce      	ldr	r6, [r1, #12]
 8005be2:	6808      	ldr	r0, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8005be4:	f006 0718 	and.w	r7, r6, #24
 8005be8:	4c9c      	ldr	r4, [pc, #624]	; (8005e5c <HAL_ADC_ConfigChannel+0x3a0>)
 8005bea:	f8d2 50c0 	ldr.w	r5, [r2, #192]	; 0xc0
 8005bee:	40fc      	lsrs	r4, r7
 8005bf0:	f3c0 0713 	ubfx	r7, r0, #0, #20

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005bf4:	f8df c288 	ldr.w	ip, [pc, #648]	; 8005e80 <HAL_ADC_ConfigChannel+0x3c4>
 8005bf8:	4004      	ands	r4, r0
 8005bfa:	ea25 0507 	bic.w	r5, r5, r7
 8005bfe:	4566      	cmp	r6, ip
 8005c00:	ea44 0405 	orr.w	r4, r4, r5
 8005c04:	f8c2 40c0 	str.w	r4, [r2, #192]	; 0xc0
 8005c08:	d04d      	beq.n	8005ca6 <HAL_ADC_ConfigChannel+0x1ea>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005c0a:	2800      	cmp	r0, #0
 8005c0c:	db15      	blt.n	8005c3a <HAL_ADC_ConfigChannel+0x17e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005c0e:	2000      	movs	r0, #0
 8005c10:	e003      	b.n	8005c1a <HAL_ADC_ConfigChannel+0x15e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005c12:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c14:	f042 0220 	orr.w	r2, r2, #32
 8005c18:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8005c20:	b003      	add	sp, #12
 8005c22:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005c24:	6890      	ldr	r0, [r2, #8]
 8005c26:	e7d8      	b.n	8005bda <HAL_ADC_ConfigChannel+0x11e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c28:	fa94 f5a4 	rbit	r5, r4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005c2c:	b115      	cbz	r5, 8005c34 <HAL_ADC_ConfigChannel+0x178>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8005c2e:	fab5 f585 	clz	r5, r5
 8005c32:	40a8      	lsls	r0, r5
 8005c34:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 8005c38:	e75c      	b.n	8005af4 <HAL_ADC_ConfigChannel+0x38>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005c3a:	4989      	ldr	r1, [pc, #548]	; (8005e60 <HAL_ADC_ConfigChannel+0x3a4>)
 8005c3c:	428a      	cmp	r2, r1
 8005c3e:	f000 80c6 	beq.w	8005dce <HAL_ADC_ConfigChannel+0x312>
 8005c42:	f501 7180 	add.w	r1, r1, #256	; 0x100
 8005c46:	428a      	cmp	r2, r1
 8005c48:	f000 80c1 	beq.w	8005dce <HAL_ADC_ConfigChannel+0x312>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005c4c:	4e85      	ldr	r6, [pc, #532]	; (8005e64 <HAL_ADC_ConfigChannel+0x3a8>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005c4e:	4d86      	ldr	r5, [pc, #536]	; (8005e68 <HAL_ADC_ConfigChannel+0x3ac>)
 8005c50:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005c52:	68b4      	ldr	r4, [r6, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005c54:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005c58:	43e4      	mvns	r4, r4
 8005c5a:	f004 0401 	and.w	r4, r4, #1
 8005c5e:	2c00      	cmp	r4, #0
 8005c60:	f000 80c3 	beq.w	8005dea <HAL_ADC_ConfigChannel+0x32e>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005c64:	4c81      	ldr	r4, [pc, #516]	; (8005e6c <HAL_ADC_ConfigChannel+0x3b0>)
 8005c66:	42a0      	cmp	r0, r4
 8005c68:	f000 810c 	beq.w	8005e84 <HAL_ADC_ConfigChannel+0x3c8>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005c6c:	4c80      	ldr	r4, [pc, #512]	; (8005e70 <HAL_ADC_ConfigChannel+0x3b4>)
 8005c6e:	42a0      	cmp	r0, r4
 8005c70:	f000 812b 	beq.w	8005eca <HAL_ADC_ConfigChannel+0x40e>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005c74:	4c7f      	ldr	r4, [pc, #508]	; (8005e74 <HAL_ADC_ConfigChannel+0x3b8>)
 8005c76:	42a0      	cmp	r0, r4
 8005c78:	d1c9      	bne.n	8005c0e <HAL_ADC_ConfigChannel+0x152>
            if (ADC_VREFINT_INSTANCE(hadc))
 8005c7a:	0249      	lsls	r1, r1, #9
 8005c7c:	d4c7      	bmi.n	8005c0e <HAL_ADC_ConfigChannel+0x152>
 8005c7e:	4979      	ldr	r1, [pc, #484]	; (8005e64 <HAL_ADC_ConfigChannel+0x3a8>)
 8005c80:	428a      	cmp	r2, r1
 8005c82:	d1c4      	bne.n	8005c0e <HAL_ADC_ConfigChannel+0x152>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005c84:	68aa      	ldr	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005c86:	2000      	movs	r0, #0
 8005c88:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8005c8c:	4332      	orrs	r2, r6
 8005c8e:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005c92:	60aa      	str	r2, [r5, #8]
}
 8005c94:	e7c1      	b.n	8005c1a <HAL_ADC_ConfigChannel+0x15e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005c96:	68d6      	ldr	r6, [r2, #12]
 8005c98:	6948      	ldr	r0, [r1, #20]
 8005c9a:	f3c6 0682 	ubfx	r6, r6, #2, #3
 8005c9e:	0076      	lsls	r6, r6, #1
 8005ca0:	fa00 f606 	lsl.w	r6, r0, r6
 8005ca4:	e76b      	b.n	8005b7e <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005ca6:	2f00      	cmp	r7, #0
 8005ca8:	d071      	beq.n	8005d8e <HAL_ADC_ConfigChannel+0x2d2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005caa:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8005cae:	2c00      	cmp	r4, #0
 8005cb0:	f000 80af 	beq.w	8005e12 <HAL_ADC_ConfigChannel+0x356>
  return __builtin_clz(value);
 8005cb4:	fab4 f484 	clz	r4, r4
 8005cb8:	3401      	adds	r4, #1
 8005cba:	f004 041f 	and.w	r4, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005cbe:	2c09      	cmp	r4, #9
 8005cc0:	f240 80a7 	bls.w	8005e12 <HAL_ADC_ConfigChannel+0x356>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cc4:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8005cc8:	2d00      	cmp	r5, #0
 8005cca:	f000 8112 	beq.w	8005ef2 <HAL_ADC_ConfigChannel+0x436>
  return __builtin_clz(value);
 8005cce:	fab5 f585 	clz	r5, r5
 8005cd2:	3501      	adds	r5, #1
 8005cd4:	06ad      	lsls	r5, r5, #26
 8005cd6:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cda:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8005cde:	2c00      	cmp	r4, #0
 8005ce0:	f000 8105 	beq.w	8005eee <HAL_ADC_ConfigChannel+0x432>
  return __builtin_clz(value);
 8005ce4:	2601      	movs	r6, #1
 8005ce6:	fab4 f484 	clz	r4, r4
 8005cea:	4434      	add	r4, r6
 8005cec:	f004 041f 	and.w	r4, r4, #31
 8005cf0:	fa06 f404 	lsl.w	r4, r6, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005cf4:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cf6:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8005cfa:	2800      	cmp	r0, #0
 8005cfc:	f000 80f5 	beq.w	8005eea <HAL_ADC_ConfigChannel+0x42e>
  return __builtin_clz(value);
 8005d00:	fab0 f480 	clz	r4, r0
 8005d04:	3401      	adds	r4, #1
 8005d06:	f004 041f 	and.w	r4, r4, #31
 8005d0a:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8005d0e:	f1a4 001e 	sub.w	r0, r4, #30
 8005d12:	0500      	lsls	r0, r0, #20
 8005d14:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005d18:	4328      	orrs	r0, r5
  MODIFY_REG(*preg,
 8005d1a:	f04f 0c07 	mov.w	ip, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005d1e:	f102 0514 	add.w	r5, r2, #20
  MODIFY_REG(*preg,
 8005d22:	688e      	ldr	r6, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005d24:	0dc7      	lsrs	r7, r0, #23
  MODIFY_REG(*preg,
 8005d26:	f3c0 5004 	ubfx	r0, r0, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005d2a:	f007 0704 	and.w	r7, r7, #4
  MODIFY_REG(*preg,
 8005d2e:	fa0c fc00 	lsl.w	ip, ip, r0
 8005d32:	4086      	lsls	r6, r0
 8005d34:	597c      	ldr	r4, [r7, r5]
 8005d36:	ea24 000c 	bic.w	r0, r4, ip
 8005d3a:	4330      	orrs	r0, r6
 8005d3c:	5178      	str	r0, [r7, r5]
 8005d3e:	6808      	ldr	r0, [r1, #0]
}
 8005d40:	e763      	b.n	8005c0a <HAL_ADC_ConfigChannel+0x14e>
  __HAL_LOCK(hadc);
 8005d42:	2002      	movs	r0, #2
}
 8005d44:	b003      	add	sp, #12
 8005d46:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005d48:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8005d4a:	680d      	ldr	r5, [r1, #0]
 8005d4c:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8005d50:	06ac      	lsls	r4, r5, #26
 8005d52:	ebb0 6f85 	cmp.w	r0, r5, lsl #26
 8005d56:	d030      	beq.n	8005dba <HAL_ADC_ConfigChannel+0x2fe>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005d58:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8005d5a:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8005d5e:	4284      	cmp	r4, r0
 8005d60:	d026      	beq.n	8005db0 <HAL_ADC_ConfigChannel+0x2f4>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005d62:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8005d64:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8005d68:	4284      	cmp	r4, r0
 8005d6a:	d02b      	beq.n	8005dc4 <HAL_ADC_ConfigChannel+0x308>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005d6c:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8005d6e:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8005d72:	4284      	cmp	r4, r0
 8005d74:	f47f af31 	bne.w	8005bda <HAL_ADC_ConfigChannel+0x11e>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8005d78:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8005d7a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005d7e:	66d0      	str	r0, [r2, #108]	; 0x6c
 8005d80:	e72b      	b.n	8005bda <HAL_ADC_ConfigChannel+0x11e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005d82:	0876      	lsrs	r6, r6, #1
 8005d84:	f006 0608 	and.w	r6, r6, #8
 8005d88:	fa00 f606 	lsl.w	r6, r0, r6
 8005d8c:	e6f7      	b.n	8005b7e <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005d8e:	0e80      	lsrs	r0, r0, #26
 8005d90:	1c44      	adds	r4, r0, #1
 8005d92:	f004 061f 	and.w	r6, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005d96:	2e09      	cmp	r6, #9
 8005d98:	d82d      	bhi.n	8005df6 <HAL_ADC_ConfigChannel+0x33a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005d9a:	06a5      	lsls	r5, r4, #26
 8005d9c:	2401      	movs	r4, #1
 8005d9e:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 8005da2:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8005da6:	fa04 f606 	lsl.w	r6, r4, r6
 8005daa:	0500      	lsls	r0, r0, #20
 8005dac:	4335      	orrs	r5, r6
 8005dae:	e7b3      	b.n	8005d18 <HAL_ADC_ConfigChannel+0x25c>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8005db0:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8005db2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005db6:	6650      	str	r0, [r2, #100]	; 0x64
 8005db8:	e7d3      	b.n	8005d62 <HAL_ADC_ConfigChannel+0x2a6>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8005dba:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8005dbc:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005dc0:	6610      	str	r0, [r2, #96]	; 0x60
 8005dc2:	e7c9      	b.n	8005d58 <HAL_ADC_ConfigChannel+0x29c>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8005dc4:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8005dc6:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005dca:	6690      	str	r0, [r2, #104]	; 0x68
 8005dcc:	e7ce      	b.n	8005d6c <HAL_ADC_ConfigChannel+0x2b0>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005dce:	492a      	ldr	r1, [pc, #168]	; (8005e78 <HAL_ADC_ConfigChannel+0x3bc>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005dd0:	4e23      	ldr	r6, [pc, #140]	; (8005e60 <HAL_ADC_ConfigChannel+0x3a4>)
 8005dd2:	4c2a      	ldr	r4, [pc, #168]	; (8005e7c <HAL_ADC_ConfigChannel+0x3c0>)
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005dd4:	460d      	mov	r5, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005dd6:	6889      	ldr	r1, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005dd8:	68b7      	ldr	r7, [r6, #8]
 8005dda:	68a4      	ldr	r4, [r4, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005ddc:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005de0:	433c      	orrs	r4, r7
 8005de2:	43e4      	mvns	r4, r4
 8005de4:	f004 0401 	and.w	r4, r4, #1
 8005de8:	e739      	b.n	8005c5e <HAL_ADC_ConfigChannel+0x1a2>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005dea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 8005dec:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005dee:	f042 0220 	orr.w	r2, r2, #32
 8005df2:	655a      	str	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 8005df4:	e711      	b.n	8005c1a <HAL_ADC_ConfigChannel+0x15e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005df6:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 8005dfa:	2701      	movs	r7, #1
 8005dfc:	06a5      	lsls	r5, r4, #26
 8005dfe:	381e      	subs	r0, #30
 8005e00:	fa07 f606 	lsl.w	r6, r7, r6
 8005e04:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8005e08:	0500      	lsls	r0, r0, #20
 8005e0a:	4335      	orrs	r5, r6
 8005e0c:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 8005e10:	e782      	b.n	8005d18 <HAL_ADC_ConfigChannel+0x25c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e12:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8005e16:	2c00      	cmp	r4, #0
 8005e18:	d073      	beq.n	8005f02 <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 8005e1a:	fab4 f484 	clz	r4, r4
 8005e1e:	3401      	adds	r4, #1
 8005e20:	06a4      	lsls	r4, r4, #26
 8005e22:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e26:	fa90 f6a0 	rbit	r6, r0
  if (value == 0U)
 8005e2a:	2e00      	cmp	r6, #0
 8005e2c:	d067      	beq.n	8005efe <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 8005e2e:	2501      	movs	r5, #1
 8005e30:	fab6 f686 	clz	r6, r6
 8005e34:	442e      	add	r6, r5
 8005e36:	f006 061f 	and.w	r6, r6, #31
 8005e3a:	40b5      	lsls	r5, r6
 8005e3c:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e3e:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8005e42:	2800      	cmp	r0, #0
 8005e44:	d058      	beq.n	8005ef8 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 8005e46:	fab0 f480 	clz	r4, r0
 8005e4a:	3401      	adds	r4, #1
 8005e4c:	f004 041f 	and.w	r4, r4, #31
 8005e50:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8005e54:	0520      	lsls	r0, r4, #20
 8005e56:	e75f      	b.n	8005d18 <HAL_ADC_ConfigChannel+0x25c>
 8005e58:	5c001000 	.word	0x5c001000
 8005e5c:	000fffff 	.word	0x000fffff
 8005e60:	40022000 	.word	0x40022000
 8005e64:	58026000 	.word	0x58026000
 8005e68:	58026300 	.word	0x58026300
 8005e6c:	cb840000 	.word	0xcb840000
 8005e70:	c7520000 	.word	0xc7520000
 8005e74:	cfb80000 	.word	0xcfb80000
 8005e78:	40022300 	.word	0x40022300
 8005e7c:	40022100 	.word	0x40022100
 8005e80:	47ff0000 	.word	0x47ff0000
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005e84:	0208      	lsls	r0, r1, #8
 8005e86:	f53f aec2 	bmi.w	8005c0e <HAL_ADC_ConfigChannel+0x152>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005e8a:	491f      	ldr	r1, [pc, #124]	; (8005f08 <HAL_ADC_ConfigChannel+0x44c>)
 8005e8c:	428a      	cmp	r2, r1
 8005e8e:	f47f aebe 	bne.w	8005c0e <HAL_ADC_ConfigChannel+0x152>
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005e92:	4a1e      	ldr	r2, [pc, #120]	; (8005f0c <HAL_ADC_ConfigChannel+0x450>)
 8005e94:	481e      	ldr	r0, [pc, #120]	; (8005f10 <HAL_ADC_ConfigChannel+0x454>)
 8005e96:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005e98:	68a9      	ldr	r1, [r5, #8]
 8005e9a:	0992      	lsrs	r2, r2, #6
 8005e9c:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8005ea0:	fba0 0202 	umull	r0, r2, r0, r2
 8005ea4:	4331      	orrs	r1, r6
 8005ea6:	0992      	lsrs	r2, r2, #6
 8005ea8:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8005eac:	3201      	adds	r2, #1
 8005eae:	60a9      	str	r1, [r5, #8]
 8005eb0:	0052      	lsls	r2, r2, #1
 8005eb2:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8005eb4:	9a01      	ldr	r2, [sp, #4]
 8005eb6:	2a00      	cmp	r2, #0
 8005eb8:	f43f aea9 	beq.w	8005c0e <HAL_ADC_ConfigChannel+0x152>
                wait_loop_index--;
 8005ebc:	9a01      	ldr	r2, [sp, #4]
 8005ebe:	3a01      	subs	r2, #1
 8005ec0:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8005ec2:	9a01      	ldr	r2, [sp, #4]
 8005ec4:	2a00      	cmp	r2, #0
 8005ec6:	d1f9      	bne.n	8005ebc <HAL_ADC_ConfigChannel+0x400>
 8005ec8:	e6a1      	b.n	8005c0e <HAL_ADC_ConfigChannel+0x152>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005eca:	f011 7080 	ands.w	r0, r1, #16777216	; 0x1000000
 8005ece:	f47f ae9e 	bne.w	8005c0e <HAL_ADC_ConfigChannel+0x152>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005ed2:	490d      	ldr	r1, [pc, #52]	; (8005f08 <HAL_ADC_ConfigChannel+0x44c>)
 8005ed4:	428a      	cmp	r2, r1
 8005ed6:	f47f ae9a 	bne.w	8005c0e <HAL_ADC_ConfigChannel+0x152>
 8005eda:	68aa      	ldr	r2, [r5, #8]
 8005edc:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8005ee0:	4332      	orrs	r2, r6
 8005ee2:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8005ee6:	60aa      	str	r2, [r5, #8]
}
 8005ee8:	e697      	b.n	8005c1a <HAL_ADC_ConfigChannel+0x15e>
 8005eea:	480a      	ldr	r0, [pc, #40]	; (8005f14 <HAL_ADC_ConfigChannel+0x458>)
 8005eec:	e714      	b.n	8005d18 <HAL_ADC_ConfigChannel+0x25c>
 8005eee:	2402      	movs	r4, #2
 8005ef0:	e700      	b.n	8005cf4 <HAL_ADC_ConfigChannel+0x238>
 8005ef2:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8005ef6:	e6f0      	b.n	8005cda <HAL_ADC_ConfigChannel+0x21e>
 8005ef8:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 8005efc:	e70c      	b.n	8005d18 <HAL_ADC_ConfigChannel+0x25c>
 8005efe:	2502      	movs	r5, #2
 8005f00:	e79c      	b.n	8005e3c <HAL_ADC_ConfigChannel+0x380>
 8005f02:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
 8005f06:	e78e      	b.n	8005e26 <HAL_ADC_ConfigChannel+0x36a>
 8005f08:	58026000 	.word	0x58026000
 8005f0c:	24000000 	.word	0x24000000
 8005f10:	053e2d63 	.word	0x053e2d63
 8005f14:	fe500000 	.word	0xfe500000

08005f18 <ADC_Enable>:

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005f18:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005f1a:	689a      	ldr	r2, [r3, #8]
 8005f1c:	07d1      	lsls	r1, r2, #31
 8005f1e:	d501      	bpl.n	8005f24 <ADC_Enable+0xc>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005f20:	2000      	movs	r0, #0
}
 8005f22:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8005f24:	6899      	ldr	r1, [r3, #8]
 8005f26:	4a21      	ldr	r2, [pc, #132]	; (8005fac <ADC_Enable+0x94>)
 8005f28:	4211      	tst	r1, r2
{
 8005f2a:	b570      	push	{r4, r5, r6, lr}
 8005f2c:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8005f2e:	d008      	beq.n	8005f42 <ADC_Enable+0x2a>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f30:	6d63      	ldr	r3, [r4, #84]	; 0x54
            return HAL_ERROR;
 8005f32:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f34:	f043 0310 	orr.w	r3, r3, #16
 8005f38:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005f3a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005f3c:	4303      	orrs	r3, r0
 8005f3e:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8005f40:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8005f42:	6899      	ldr	r1, [r3, #8]
 8005f44:	4a1a      	ldr	r2, [pc, #104]	; (8005fb0 <ADC_Enable+0x98>)
 8005f46:	400a      	ands	r2, r1
 8005f48:	f042 0201 	orr.w	r2, r2, #1
 8005f4c:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8005f4e:	f7ff fcf7 	bl	8005940 <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005f52:	6823      	ldr	r3, [r4, #0]
 8005f54:	4a17      	ldr	r2, [pc, #92]	; (8005fb4 <ADC_Enable+0x9c>)
    tickstart = HAL_GetTick();
 8005f56:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d01f      	beq.n	8005f9c <ADC_Enable+0x84>
 8005f5c:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d01b      	beq.n	8005f9c <ADC_Enable+0x84>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005f64:	4a14      	ldr	r2, [pc, #80]	; (8005fb8 <ADC_Enable+0xa0>)
 8005f66:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	07d6      	lsls	r6, r2, #31
 8005f6c:	d414      	bmi.n	8005f98 <ADC_Enable+0x80>
  MODIFY_REG(ADCx->CR,
 8005f6e:	4e10      	ldr	r6, [pc, #64]	; (8005fb0 <ADC_Enable+0x98>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005f70:	689a      	ldr	r2, [r3, #8]
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005f72:	07d0      	lsls	r0, r2, #31
 8005f74:	d404      	bmi.n	8005f80 <ADC_Enable+0x68>
  MODIFY_REG(ADCx->CR,
 8005f76:	689a      	ldr	r2, [r3, #8]
 8005f78:	4032      	ands	r2, r6
 8005f7a:	f042 0201 	orr.w	r2, r2, #1
 8005f7e:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005f80:	f7ff fcde 	bl	8005940 <HAL_GetTick>
 8005f84:	1b43      	subs	r3, r0, r5
 8005f86:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005f88:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005f8a:	d902      	bls.n	8005f92 <ADC_Enable+0x7a>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005f8c:	681a      	ldr	r2, [r3, #0]
 8005f8e:	07d1      	lsls	r1, r2, #31
 8005f90:	d5ce      	bpl.n	8005f30 <ADC_Enable+0x18>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	07d2      	lsls	r2, r2, #31
 8005f96:	d5eb      	bpl.n	8005f70 <ADC_Enable+0x58>
  return HAL_OK;
 8005f98:	2000      	movs	r0, #0
}
 8005f9a:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005f9c:	4a07      	ldr	r2, [pc, #28]	; (8005fbc <ADC_Enable+0xa4>)
 8005f9e:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005fa0:	06d2      	lsls	r2, r2, #27
 8005fa2:	d0e1      	beq.n	8005f68 <ADC_Enable+0x50>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005fa4:	4a06      	ldr	r2, [pc, #24]	; (8005fc0 <ADC_Enable+0xa8>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d1de      	bne.n	8005f68 <ADC_Enable+0x50>
 8005faa:	e7f5      	b.n	8005f98 <ADC_Enable+0x80>
 8005fac:	8000003f 	.word	0x8000003f
 8005fb0:	7fffffc0 	.word	0x7fffffc0
 8005fb4:	40022000 	.word	0x40022000
 8005fb8:	58026300 	.word	0x58026300
 8005fbc:	40022300 	.word	0x40022300
 8005fc0:	40022100 	.word	0x40022100

08005fc4 <HAL_ADC_Start>:
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005fc4:	4a39      	ldr	r2, [pc, #228]	; (80060ac <HAL_ADC_Start+0xe8>)
 8005fc6:	6803      	ldr	r3, [r0, #0]
 8005fc8:	4293      	cmp	r3, r2
{
 8005fca:	b570      	push	{r4, r5, r6, lr}
 8005fcc:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005fce:	d045      	beq.n	800605c <HAL_ADC_Start+0x98>
 8005fd0:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d041      	beq.n	800605c <HAL_ADC_Start+0x98>
 8005fd8:	4a35      	ldr	r2, [pc, #212]	; (80060b0 <HAL_ADC_Start+0xec>)
 8005fda:	6896      	ldr	r6, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005fdc:	689d      	ldr	r5, [r3, #8]
 8005fde:	f015 0504 	ands.w	r5, r5, #4
 8005fe2:	d141      	bne.n	8006068 <HAL_ADC_Start+0xa4>
    __HAL_LOCK(hadc);
 8005fe4:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d03d      	beq.n	8006068 <HAL_ADC_Start+0xa4>
 8005fec:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 8005fee:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8005ff0:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = ADC_Enable(hadc);
 8005ff4:	f7ff ff90 	bl	8005f18 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8005ff8:	2800      	cmp	r0, #0
 8005ffa:	d137      	bne.n	800606c <HAL_ADC_Start+0xa8>
      ADC_STATE_CLR_SET(hadc->State,
 8005ffc:	6d61      	ldr	r1, [r4, #84]	; 0x54
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005ffe:	f006 061f 	and.w	r6, r6, #31
 8006002:	4a2c      	ldr	r2, [pc, #176]	; (80060b4 <HAL_ADC_Start+0xf0>)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006004:	6823      	ldr	r3, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8006006:	400a      	ands	r2, r1
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006008:	492b      	ldr	r1, [pc, #172]	; (80060b8 <HAL_ADC_Start+0xf4>)
      ADC_STATE_CLR_SET(hadc->State,
 800600a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800600e:	428b      	cmp	r3, r1
      ADC_STATE_CLR_SET(hadc->State,
 8006010:	6562      	str	r2, [r4, #84]	; 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006012:	d044      	beq.n	800609e <HAL_ADC_Start+0xda>
 8006014:	4619      	mov	r1, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006016:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006018:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800601c:	6562      	str	r2, [r4, #84]	; 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800601e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006020:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006024:	d03f      	beq.n	80060a6 <HAL_ADC_Start+0xe2>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006026:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8006028:	f022 0206 	bic.w	r2, r2, #6
 800602c:	65a2      	str	r2, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800602e:	251c      	movs	r5, #28
      __HAL_UNLOCK(hadc);
 8006030:	2200      	movs	r2, #0
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006032:	428b      	cmp	r3, r1
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006034:	601d      	str	r5, [r3, #0]
      __HAL_UNLOCK(hadc);
 8006036:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800603a:	d020      	beq.n	800607e <HAL_ADC_Start+0xba>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800603c:	2e09      	cmp	r6, #9
 800603e:	d918      	bls.n	8006072 <HAL_ADC_Start+0xae>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006040:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006042:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006046:	6563      	str	r3, [r4, #84]	; 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006048:	68cb      	ldr	r3, [r1, #12]
 800604a:	019b      	lsls	r3, r3, #6
 800604c:	d505      	bpl.n	800605a <HAL_ADC_Start+0x96>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800604e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006050:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006054:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006058:	6563      	str	r3, [r4, #84]	; 0x54
}
 800605a:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800605c:	4a17      	ldr	r2, [pc, #92]	; (80060bc <HAL_ADC_Start+0xf8>)
 800605e:	6896      	ldr	r6, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006060:	689d      	ldr	r5, [r3, #8]
 8006062:	f015 0504 	ands.w	r5, r5, #4
 8006066:	d0bd      	beq.n	8005fe4 <HAL_ADC_Start+0x20>
    tmp_hal_status = HAL_BUSY;
 8006068:	2002      	movs	r0, #2
}
 800606a:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 800606c:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
}
 8006070:	bd70      	pop	{r4, r5, r6, pc}
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006072:	f240 2221 	movw	r2, #545	; 0x221
 8006076:	fa22 f606 	lsr.w	r6, r2, r6
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800607a:	07f5      	lsls	r5, r6, #31
 800607c:	d5e0      	bpl.n	8006040 <HAL_ADC_Start+0x7c>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800607e:	68da      	ldr	r2, [r3, #12]
 8006080:	0192      	lsls	r2, r2, #6
 8006082:	d505      	bpl.n	8006090 <HAL_ADC_Start+0xcc>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006084:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006086:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800608a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800608e:	6562      	str	r2, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 8006090:	6899      	ldr	r1, [r3, #8]
 8006092:	4a0b      	ldr	r2, [pc, #44]	; (80060c0 <HAL_ADC_Start+0xfc>)
 8006094:	400a      	ands	r2, r1
 8006096:	f042 0204 	orr.w	r2, r2, #4
 800609a:	609a      	str	r2, [r3, #8]
}
 800609c:	bd70      	pop	{r4, r5, r6, pc}
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800609e:	4903      	ldr	r1, [pc, #12]	; (80060ac <HAL_ADC_Start+0xe8>)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80060a0:	2e00      	cmp	r6, #0
 80060a2:	d0b8      	beq.n	8006016 <HAL_ADC_Start+0x52>
 80060a4:	e7bb      	b.n	800601e <HAL_ADC_Start+0x5a>
        ADC_CLEAR_ERRORCODE(hadc);
 80060a6:	65a2      	str	r2, [r4, #88]	; 0x58
 80060a8:	e7c1      	b.n	800602e <HAL_ADC_Start+0x6a>
 80060aa:	bf00      	nop
 80060ac:	40022000 	.word	0x40022000
 80060b0:	58026300 	.word	0x58026300
 80060b4:	fffff0fe 	.word	0xfffff0fe
 80060b8:	40022100 	.word	0x40022100
 80060bc:	40022300 	.word	0x40022300
 80060c0:	7fffffc0 	.word	0x7fffffc0

080060c4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80060c4:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80060c6:	4a5a      	ldr	r2, [pc, #360]	; (8006230 <ADC_ConfigureBoostMode+0x16c>)
{
 80060c8:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80060ca:	6803      	ldr	r3, [r0, #0]
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d029      	beq.n	8006124 <ADC_ConfigureBoostMode+0x60>
 80060d0:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d025      	beq.n	8006124 <ADC_ConfigureBoostMode+0x60>
 80060d8:	4b56      	ldr	r3, [pc, #344]	; (8006234 <ADC_ConfigureBoostMode+0x170>)
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 80060e0:	bf14      	ite	ne
 80060e2:	2301      	movne	r3, #1
 80060e4:	2300      	moveq	r3, #0
 80060e6:	b333      	cbz	r3, 8006136 <ADC_ConfigureBoostMode+0x72>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80060e8:	f002 f89a 	bl	8008220 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 80060ec:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 80060ee:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 80060f0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80060f4:	f000 808b 	beq.w	800620e <ADC_ConfigureBoostMode+0x14a>
 80060f8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80060fc:	d06f      	beq.n	80061de <ADC_ConfigureBoostMode+0x11a>
 80060fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006102:	f000 8084 	beq.w	800620e <ADC_ConfigureBoostMode+0x14a>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8006106:	f7ff fc33 	bl	8005970 <HAL_GetREVID>
 800610a:	f241 0303 	movw	r3, #4099	; 0x1003
 800610e:	4298      	cmp	r0, r3
 8006110:	d84e      	bhi.n	80061b0 <ADC_ConfigureBoostMode+0xec>
  {
    if (freq > 20000000UL)
 8006112:	4b49      	ldr	r3, [pc, #292]	; (8006238 <ADC_ConfigureBoostMode+0x174>)
 8006114:	429d      	cmp	r5, r3
 8006116:	d92d      	bls.n	8006174 <ADC_ConfigureBoostMode+0xb0>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8006118:	6822      	ldr	r2, [r4, #0]
 800611a:	6893      	ldr	r3, [r2, #8]
 800611c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006120:	6093      	str	r3, [r2, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8006122:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8006124:	4b45      	ldr	r3, [pc, #276]	; (800623c <ADC_ConfigureBoostMode+0x178>)
 8006126:	689b      	ldr	r3, [r3, #8]
 8006128:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 800612c:	bf14      	ite	ne
 800612e:	2301      	movne	r3, #1
 8006130:	2300      	moveq	r3, #0
 8006132:	2b00      	cmp	r3, #0
 8006134:	d1d8      	bne.n	80060e8 <ADC_ConfigureBoostMode+0x24>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8006136:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800613a:	f003 f985 	bl	8009448 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 800613e:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8006140:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8006142:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8006146:	d06c      	beq.n	8006222 <ADC_ConfigureBoostMode+0x15e>
 8006148:	d808      	bhi.n	800615c <ADC_ConfigureBoostMode+0x98>
 800614a:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800614e:	d050      	beq.n	80061f2 <ADC_ConfigureBoostMode+0x12e>
 8006150:	d916      	bls.n	8006180 <ADC_ConfigureBoostMode+0xbc>
 8006152:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006156:	d1d6      	bne.n	8006106 <ADC_ConfigureBoostMode+0x42>
        freq /= 32UL;
 8006158:	0945      	lsrs	r5, r0, #5
        break;
 800615a:	e7d4      	b.n	8006106 <ADC_ConfigureBoostMode+0x42>
    switch (hadc->Init.ClockPrescaler)
 800615c:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8006160:	d045      	beq.n	80061ee <ADC_ConfigureBoostMode+0x12a>
 8006162:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8006166:	d1ce      	bne.n	8006106 <ADC_ConfigureBoostMode+0x42>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8006168:	f7ff fc02 	bl	8005970 <HAL_GetREVID>
 800616c:	f241 0303 	movw	r3, #4099	; 0x1003
 8006170:	4298      	cmp	r0, r3
 8006172:	d840      	bhi.n	80061f6 <ADC_ConfigureBoostMode+0x132>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8006174:	6822      	ldr	r2, [r4, #0]
 8006176:	6893      	ldr	r3, [r2, #8]
 8006178:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800617c:	6093      	str	r3, [r2, #8]
}
 800617e:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 8006180:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006184:	d006      	beq.n	8006194 <ADC_ConfigureBoostMode+0xd0>
 8006186:	d90a      	bls.n	800619e <ADC_ConfigureBoostMode+0xda>
 8006188:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800618c:	d002      	beq.n	8006194 <ADC_ConfigureBoostMode+0xd0>
 800618e:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8006192:	d1b8      	bne.n	8006106 <ADC_ConfigureBoostMode+0x42>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8006194:	0c9b      	lsrs	r3, r3, #18
 8006196:	005b      	lsls	r3, r3, #1
 8006198:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 800619c:	e7b3      	b.n	8006106 <ADC_ConfigureBoostMode+0x42>
    switch (hadc->Init.ClockPrescaler)
 800619e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80061a2:	d0f7      	beq.n	8006194 <ADC_ConfigureBoostMode+0xd0>
 80061a4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80061a8:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 80061ac:	d0f2      	beq.n	8006194 <ADC_ConfigureBoostMode+0xd0>
 80061ae:	e7aa      	b.n	8006106 <ADC_ConfigureBoostMode+0x42>
    if (freq <= 6250000UL)
 80061b0:	4b23      	ldr	r3, [pc, #140]	; (8006240 <ADC_ConfigureBoostMode+0x17c>)
 80061b2:	429d      	cmp	r5, r3
 80061b4:	d805      	bhi.n	80061c2 <ADC_ConfigureBoostMode+0xfe>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80061b6:	6822      	ldr	r2, [r4, #0]
 80061b8:	6893      	ldr	r3, [r2, #8]
 80061ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061be:	6093      	str	r3, [r2, #8]
}
 80061c0:	bd38      	pop	{r3, r4, r5, pc}
    else if (freq <= 12500000UL)
 80061c2:	4b20      	ldr	r3, [pc, #128]	; (8006244 <ADC_ConfigureBoostMode+0x180>)
 80061c4:	429d      	cmp	r5, r3
 80061c6:	d91a      	bls.n	80061fe <ADC_ConfigureBoostMode+0x13a>
    else if (freq <= 25000000UL)
 80061c8:	4b1f      	ldr	r3, [pc, #124]	; (8006248 <ADC_ConfigureBoostMode+0x184>)
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80061ca:	6822      	ldr	r2, [r4, #0]
    else if (freq <= 25000000UL)
 80061cc:	429d      	cmp	r5, r3
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80061ce:	6893      	ldr	r3, [r2, #8]
    else if (freq <= 25000000UL)
 80061d0:	d829      	bhi.n	8006226 <ADC_ConfigureBoostMode+0x162>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80061d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80061da:	6093      	str	r3, [r2, #8]
}
 80061dc:	bd38      	pop	{r3, r4, r5, pc}
        freq /= 4UL;
 80061de:	0885      	lsrs	r5, r0, #2
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80061e0:	f7ff fbc6 	bl	8005970 <HAL_GetREVID>
 80061e4:	f241 0303 	movw	r3, #4099	; 0x1003
 80061e8:	4298      	cmp	r0, r3
 80061ea:	d8e1      	bhi.n	80061b0 <ADC_ConfigureBoostMode+0xec>
 80061ec:	e791      	b.n	8006112 <ADC_ConfigureBoostMode+0x4e>
        freq /= 128UL;
 80061ee:	09c5      	lsrs	r5, r0, #7
        break;
 80061f0:	e789      	b.n	8006106 <ADC_ConfigureBoostMode+0x42>
        freq /= 16UL;
 80061f2:	0905      	lsrs	r5, r0, #4
        break;
 80061f4:	e787      	b.n	8006106 <ADC_ConfigureBoostMode+0x42>
    if (freq <= 6250000UL)
 80061f6:	4b12      	ldr	r3, [pc, #72]	; (8006240 <ADC_ConfigureBoostMode+0x17c>)
 80061f8:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 80061fc:	d2db      	bcs.n	80061b6 <ADC_ConfigureBoostMode+0xf2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80061fe:	6822      	ldr	r2, [r4, #0]
 8006200:	6893      	ldr	r3, [r2, #8]
 8006202:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006206:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800620a:	6093      	str	r3, [r2, #8]
}
 800620c:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800620e:	0c1b      	lsrs	r3, r3, #16
 8006210:	fbb5 f5f3 	udiv	r5, r5, r3
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8006214:	f7ff fbac 	bl	8005970 <HAL_GetREVID>
 8006218:	f241 0303 	movw	r3, #4099	; 0x1003
 800621c:	4298      	cmp	r0, r3
 800621e:	d8c7      	bhi.n	80061b0 <ADC_ConfigureBoostMode+0xec>
 8006220:	e777      	b.n	8006112 <ADC_ConfigureBoostMode+0x4e>
        freq /= 64UL;
 8006222:	0985      	lsrs	r5, r0, #6
        break;
 8006224:	e76f      	b.n	8006106 <ADC_ConfigureBoostMode+0x42>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8006226:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800622a:	6093      	str	r3, [r2, #8]
}
 800622c:	bd38      	pop	{r3, r4, r5, pc}
 800622e:	bf00      	nop
 8006230:	40022000 	.word	0x40022000
 8006234:	58026300 	.word	0x58026300
 8006238:	01312d00 	.word	0x01312d00
 800623c:	40022300 	.word	0x40022300
 8006240:	00bebc21 	.word	0x00bebc21
 8006244:	017d7841 	.word	0x017d7841
 8006248:	02faf081 	.word	0x02faf081

0800624c <HAL_ADC_Init>:
{
 800624c:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 800624e:	2300      	movs	r3, #0
{
 8006250:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8006252:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8006254:	2800      	cmp	r0, #0
 8006256:	f000 80d0 	beq.w	80063fa <HAL_ADC_Init+0x1ae>
  if (hadc->State == HAL_ADC_STATE_RESET)
 800625a:	6d45      	ldr	r5, [r0, #84]	; 0x54
 800625c:	4604      	mov	r4, r0
 800625e:	2d00      	cmp	r5, #0
 8006260:	f000 80ba 	beq.w	80063d8 <HAL_ADC_Init+0x18c>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006264:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006266:	6893      	ldr	r3, [r2, #8]
 8006268:	009d      	lsls	r5, r3, #2
 800626a:	d503      	bpl.n	8006274 <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800626c:	6891      	ldr	r1, [r2, #8]
 800626e:	4b71      	ldr	r3, [pc, #452]	; (8006434 <HAL_ADC_Init+0x1e8>)
 8006270:	400b      	ands	r3, r1
 8006272:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006274:	6893      	ldr	r3, [r2, #8]
 8006276:	00d8      	lsls	r0, r3, #3
 8006278:	d416      	bmi.n	80062a8 <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800627a:	4b6f      	ldr	r3, [pc, #444]	; (8006438 <HAL_ADC_Init+0x1ec>)
 800627c:	4d6f      	ldr	r5, [pc, #444]	; (800643c <HAL_ADC_Init+0x1f0>)
 800627e:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8006280:	6890      	ldr	r0, [r2, #8]
 8006282:	099b      	lsrs	r3, r3, #6
 8006284:	496e      	ldr	r1, [pc, #440]	; (8006440 <HAL_ADC_Init+0x1f4>)
 8006286:	fba5 5303 	umull	r5, r3, r5, r3
 800628a:	4001      	ands	r1, r0
 800628c:	099b      	lsrs	r3, r3, #6
 800628e:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8006292:	3301      	adds	r3, #1
 8006294:	6091      	str	r1, [r2, #8]
 8006296:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8006298:	9b01      	ldr	r3, [sp, #4]
 800629a:	b12b      	cbz	r3, 80062a8 <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 800629c:	9b01      	ldr	r3, [sp, #4]
 800629e:	3b01      	subs	r3, #1
 80062a0:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80062a2:	9b01      	ldr	r3, [sp, #4]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d1f9      	bne.n	800629c <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80062a8:	6893      	ldr	r3, [r2, #8]
 80062aa:	00d9      	lsls	r1, r3, #3
 80062ac:	d424      	bmi.n	80062f8 <HAL_ADC_Init+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80062ae:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80062b0:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80062b2:	f043 0310 	orr.w	r3, r3, #16
 80062b6:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80062b8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80062ba:	432b      	orrs	r3, r5
 80062bc:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80062be:	6893      	ldr	r3, [r2, #8]
 80062c0:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80062c4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80062c6:	d11d      	bne.n	8006304 <HAL_ADC_Init+0xb8>
 80062c8:	06db      	lsls	r3, r3, #27
 80062ca:	d41b      	bmi.n	8006304 <HAL_ADC_Init+0xb8>
    ADC_STATE_CLR_SET(hadc->State,
 80062cc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80062ce:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80062d2:	f043 0302 	orr.w	r3, r3, #2
 80062d6:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80062d8:	6893      	ldr	r3, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80062da:	07de      	lsls	r6, r3, #31
 80062dc:	d428      	bmi.n	8006330 <HAL_ADC_Init+0xe4>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80062de:	4b59      	ldr	r3, [pc, #356]	; (8006444 <HAL_ADC_Init+0x1f8>)
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d017      	beq.n	8006314 <HAL_ADC_Init+0xc8>
 80062e4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80062e8:	429a      	cmp	r2, r3
 80062ea:	d013      	beq.n	8006314 <HAL_ADC_Init+0xc8>
 80062ec:	4b56      	ldr	r3, [pc, #344]	; (8006448 <HAL_ADC_Init+0x1fc>)
 80062ee:	689b      	ldr	r3, [r3, #8]
 80062f0:	07d9      	lsls	r1, r3, #31
 80062f2:	d41d      	bmi.n	8006330 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80062f4:	4a55      	ldr	r2, [pc, #340]	; (800644c <HAL_ADC_Init+0x200>)
 80062f6:	e015      	b.n	8006324 <HAL_ADC_Init+0xd8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80062f8:	6893      	ldr	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80062fa:	2500      	movs	r5, #0
 80062fc:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006300:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006302:	d0e1      	beq.n	80062c8 <HAL_ADC_Init+0x7c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006304:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8006306:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006308:	f043 0310 	orr.w	r3, r3, #16
}
 800630c:	4628      	mov	r0, r5
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800630e:	6563      	str	r3, [r4, #84]	; 0x54
}
 8006310:	b002      	add	sp, #8
 8006312:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006314:	4a4b      	ldr	r2, [pc, #300]	; (8006444 <HAL_ADC_Init+0x1f8>)
 8006316:	4b4e      	ldr	r3, [pc, #312]	; (8006450 <HAL_ADC_Init+0x204>)
 8006318:	6892      	ldr	r2, [r2, #8]
 800631a:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800631c:	4313      	orrs	r3, r2
 800631e:	07d8      	lsls	r0, r3, #31
 8006320:	d406      	bmi.n	8006330 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006322:	4a4c      	ldr	r2, [pc, #304]	; (8006454 <HAL_ADC_Init+0x208>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8006324:	6893      	ldr	r3, [r2, #8]
 8006326:	6861      	ldr	r1, [r4, #4]
 8006328:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800632c:	430b      	orrs	r3, r1
 800632e:	6093      	str	r3, [r2, #8]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8006330:	f7ff fb1e 	bl	8005970 <HAL_GetREVID>
 8006334:	f241 0303 	movw	r3, #4099	; 0x1003
 8006338:	68a1      	ldr	r1, [r4, #8]
 800633a:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800633c:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 800633e:	d851      	bhi.n	80063e4 <HAL_ADC_Init+0x198>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006340:	7d66      	ldrb	r6, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006342:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006344:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8006346:	ea42 3246 	orr.w	r2, r2, r6, lsl #13
 800634a:	4302      	orrs	r2, r0
 800634c:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800634e:	2b01      	cmp	r3, #1
 8006350:	d103      	bne.n	800635a <HAL_ADC_Init+0x10e>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006352:	6a23      	ldr	r3, [r4, #32]
 8006354:	3b01      	subs	r3, #1
 8006356:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800635a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800635c:	b123      	cbz	r3, 8006368 <HAL_ADC_Init+0x11c>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800635e:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8006362:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006364:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006366:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8006368:	6823      	ldr	r3, [r4, #0]
 800636a:	493b      	ldr	r1, [pc, #236]	; (8006458 <HAL_ADC_Init+0x20c>)
 800636c:	68d8      	ldr	r0, [r3, #12]
 800636e:	4001      	ands	r1, r0
 8006370:	430a      	orrs	r2, r1
 8006372:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006374:	689a      	ldr	r2, [r3, #8]
 8006376:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800637a:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800637c:	d11c      	bne.n	80063b8 <HAL_ADC_Init+0x16c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800637e:	0712      	lsls	r2, r2, #28
 8006380:	d41a      	bmi.n	80063b8 <HAL_ADC_Init+0x16c>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006382:	68d9      	ldr	r1, [r3, #12]
 8006384:	4a35      	ldr	r2, [pc, #212]	; (800645c <HAL_ADC_Init+0x210>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006386:	7d20      	ldrb	r0, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006388:	400a      	ands	r2, r1
 800638a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800638c:	ea42 3280 	orr.w	r2, r2, r0, lsl #14
 8006390:	430a      	orrs	r2, r1
 8006392:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8006394:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8006398:	2a01      	cmp	r2, #1
 800639a:	d03a      	beq.n	8006412 <HAL_ADC_Init+0x1c6>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800639c:	691a      	ldr	r2, [r3, #16]
 800639e:	f022 0201 	bic.w	r2, r2, #1
 80063a2:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80063a4:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 80063a6:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80063a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80063aa:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80063ae:	430a      	orrs	r2, r1
 80063b0:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 80063b2:	f7ff fe87 	bl	80060c4 <ADC_ConfigureBoostMode>
 80063b6:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80063b8:	68e2      	ldr	r2, [r4, #12]
 80063ba:	2a01      	cmp	r2, #1
 80063bc:	d021      	beq.n	8006402 <HAL_ADC_Init+0x1b6>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80063be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063c0:	f022 020f 	bic.w	r2, r2, #15
 80063c4:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80063c6:	6d63      	ldr	r3, [r4, #84]	; 0x54
}
 80063c8:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80063ca:	f023 0303 	bic.w	r3, r3, #3
 80063ce:	f043 0301 	orr.w	r3, r3, #1
 80063d2:	6563      	str	r3, [r4, #84]	; 0x54
}
 80063d4:	b002      	add	sp, #8
 80063d6:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 80063d8:	f7fd fda0 	bl	8003f1c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80063dc:	65a5      	str	r5, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 80063de:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 80063e2:	e73f      	b.n	8006264 <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80063e4:	2910      	cmp	r1, #16
 80063e6:	d1ab      	bne.n	8006340 <HAL_ADC_Init+0xf4>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80063e8:	7d60      	ldrb	r0, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80063ea:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80063ec:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80063ee:	ea42 3240 	orr.w	r2, r2, r0, lsl #13
 80063f2:	430a      	orrs	r2, r1
 80063f4:	f042 021c 	orr.w	r2, r2, #28
 80063f8:	e7a9      	b.n	800634e <HAL_ADC_Init+0x102>
    return HAL_ERROR;
 80063fa:	2501      	movs	r5, #1
}
 80063fc:	4628      	mov	r0, r5
 80063fe:	b002      	add	sp, #8
 8006400:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006402:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006404:	69a2      	ldr	r2, [r4, #24]
 8006406:	f021 010f 	bic.w	r1, r1, #15
 800640a:	3a01      	subs	r2, #1
 800640c:	430a      	orrs	r2, r1
 800640e:	631a      	str	r2, [r3, #48]	; 0x30
 8006410:	e7d9      	b.n	80063c6 <HAL_ADC_Init+0x17a>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8006412:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	; 0x3c
 8006416:	6c66      	ldr	r6, [r4, #68]	; 0x44
 8006418:	3901      	subs	r1, #1
 800641a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800641c:	4332      	orrs	r2, r6
 800641e:	691e      	ldr	r6, [r3, #16]
 8006420:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8006424:	490e      	ldr	r1, [pc, #56]	; (8006460 <HAL_ADC_Init+0x214>)
 8006426:	4302      	orrs	r2, r0
 8006428:	4031      	ands	r1, r6
 800642a:	430a      	orrs	r2, r1
 800642c:	f042 0201 	orr.w	r2, r2, #1
 8006430:	611a      	str	r2, [r3, #16]
 8006432:	e7b7      	b.n	80063a4 <HAL_ADC_Init+0x158>
 8006434:	5fffffc0 	.word	0x5fffffc0
 8006438:	24000000 	.word	0x24000000
 800643c:	053e2d63 	.word	0x053e2d63
 8006440:	6fffffc0 	.word	0x6fffffc0
 8006444:	40022000 	.word	0x40022000
 8006448:	58026000 	.word	0x58026000
 800644c:	58026300 	.word	0x58026300
 8006450:	40022100 	.word	0x40022100
 8006454:	40022300 	.word	0x40022300
 8006458:	fff0c003 	.word	0xfff0c003
 800645c:	ffffbffc 	.word	0xffffbffc
 8006460:	fc00f81e 	.word	0xfc00f81e

08006464 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006464:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006466:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 800646a:	b09a      	sub	sp, #104	; 0x68
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800646c:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 800646e:	2a01      	cmp	r2, #1
 8006470:	d04d      	beq.n	800650e <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8006472:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006474:	4c2b      	ldr	r4, [pc, #172]	; (8006524 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8006476:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8006478:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800647a:	681d      	ldr	r5, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800647c:	9216      	str	r2, [sp, #88]	; 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800647e:	42a5      	cmp	r5, r4
  __HAL_LOCK(hadc);
 8006480:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8006484:	9217      	str	r2, [sp, #92]	; 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006486:	d008      	beq.n	800649a <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006488:	6d59      	ldr	r1, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800648a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800648e:	f041 0120 	orr.w	r1, r1, #32
 8006492:	6559      	str	r1, [r3, #84]	; 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8006494:	b01a      	add	sp, #104	; 0x68
 8006496:	bcf0      	pop	{r4, r5, r6, r7}
 8006498:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800649a:	4c23      	ldr	r4, [pc, #140]	; (8006528 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 800649c:	68a2      	ldr	r2, [r4, #8]
 800649e:	0752      	lsls	r2, r2, #29
 80064a0:	d50b      	bpl.n	80064ba <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80064a2:	68aa      	ldr	r2, [r5, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80064a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80064a6:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80064a8:	f042 0220 	orr.w	r2, r2, #32
 80064ac:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 80064ae:	2200      	movs	r2, #0
 80064b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80064b4:	b01a      	add	sp, #104	; 0x68
 80064b6:	bcf0      	pop	{r4, r5, r6, r7}
 80064b8:	4770      	bx	lr
 80064ba:	68a8      	ldr	r0, [r5, #8]
 80064bc:	f010 0004 	ands.w	r0, r0, #4
 80064c0:	d1f0      	bne.n	80064a4 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80064c2:	b1c6      	cbz	r6, 80064f6 <HAL_ADCEx_MultiModeConfigChannel+0x92>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80064c4:	f8df c068 	ldr.w	ip, [pc, #104]	; 8006530 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 80064c8:	684f      	ldr	r7, [r1, #4]
 80064ca:	f8dc 2008 	ldr.w	r2, [ip, #8]
 80064ce:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80064d2:	433a      	orrs	r2, r7
 80064d4:	f8cc 2008 	str.w	r2, [ip, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80064d8:	68ad      	ldr	r5, [r5, #8]
 80064da:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80064dc:	432a      	orrs	r2, r5
 80064de:	07d4      	lsls	r4, r2, #31
 80064e0:	d413      	bmi.n	800650a <HAL_ADCEx_MultiModeConfigChannel+0xa6>
        MODIFY_REG(tmpADC_Common->CCR,
 80064e2:	688a      	ldr	r2, [r1, #8]
 80064e4:	f8dc 4008 	ldr.w	r4, [ip, #8]
 80064e8:	4910      	ldr	r1, [pc, #64]	; (800652c <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 80064ea:	4316      	orrs	r6, r2
 80064ec:	4021      	ands	r1, r4
 80064ee:	430e      	orrs	r6, r1
 80064f0:	f8cc 6008 	str.w	r6, [ip, #8]
 80064f4:	e7db      	b.n	80064ae <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80064f6:	490e      	ldr	r1, [pc, #56]	; (8006530 <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 80064f8:	688a      	ldr	r2, [r1, #8]
 80064fa:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80064fe:	608a      	str	r2, [r1, #8]
 8006500:	68a8      	ldr	r0, [r5, #8]
 8006502:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006504:	4302      	orrs	r2, r0
 8006506:	07d0      	lsls	r0, r2, #31
 8006508:	d505      	bpl.n	8006516 <HAL_ADCEx_MultiModeConfigChannel+0xb2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800650a:	2000      	movs	r0, #0
 800650c:	e7cf      	b.n	80064ae <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 800650e:	2002      	movs	r0, #2
}
 8006510:	b01a      	add	sp, #104	; 0x68
 8006512:	bcf0      	pop	{r4, r5, r6, r7}
 8006514:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006516:	688c      	ldr	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006518:	4630      	mov	r0, r6
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800651a:	4a04      	ldr	r2, [pc, #16]	; (800652c <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 800651c:	4022      	ands	r2, r4
 800651e:	608a      	str	r2, [r1, #8]
 8006520:	e7c5      	b.n	80064ae <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8006522:	bf00      	nop
 8006524:	40022000 	.word	0x40022000
 8006528:	40022100 	.word	0x40022100
 800652c:	fffff0e0 	.word	0xfffff0e0
 8006530:	40022300 	.word	0x40022300

08006534 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006534:	4907      	ldr	r1, [pc, #28]	; (8006554 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006536:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8006538:	4b07      	ldr	r3, [pc, #28]	; (8006558 <HAL_NVIC_SetPriorityGrouping+0x24>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800653a:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800653c:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006540:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006542:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8006546:	4022      	ands	r2, r4
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8006548:	f85d 4b04 	ldr.w	r4, [sp], #4
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800654c:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 800654e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8006550:	60cb      	str	r3, [r1, #12]
 8006552:	4770      	bx	lr
 8006554:	e000ed00 	.word	0xe000ed00
 8006558:	05fa0000 	.word	0x05fa0000

0800655c <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800655c:	4b19      	ldr	r3, [pc, #100]	; (80065c4 <HAL_NVIC_SetPriority+0x68>)
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006564:	b430      	push	{r4, r5}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006566:	f1c3 0507 	rsb	r5, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800656a:	1d1c      	adds	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800656c:	2d04      	cmp	r5, #4
 800656e:	bf28      	it	cs
 8006570:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006572:	2c06      	cmp	r4, #6
 8006574:	d919      	bls.n	80065aa <HAL_NVIC_SetPriority+0x4e>
 8006576:	3b03      	subs	r3, #3
 8006578:	f04f 34ff 	mov.w	r4, #4294967295
 800657c:	409c      	lsls	r4, r3
 800657e:	ea22 0204 	bic.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006582:	f04f 34ff 	mov.w	r4, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8006586:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006588:	fa04 f405 	lsl.w	r4, r4, r5
 800658c:	ea21 0104 	bic.w	r1, r1, r4
 8006590:	fa01 f103 	lsl.w	r1, r1, r3
 8006594:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8006598:	db0a      	blt.n	80065b0 <HAL_NVIC_SetPriority+0x54>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800659a:	0109      	lsls	r1, r1, #4
 800659c:	4b0a      	ldr	r3, [pc, #40]	; (80065c8 <HAL_NVIC_SetPriority+0x6c>)
 800659e:	b2c9      	uxtb	r1, r1
 80065a0:	4403      	add	r3, r0
 80065a2:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80065a6:	bc30      	pop	{r4, r5}
 80065a8:	4770      	bx	lr
 80065aa:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80065ac:	4613      	mov	r3, r2
 80065ae:	e7e8      	b.n	8006582 <HAL_NVIC_SetPriority+0x26>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065b0:	f000 000f 	and.w	r0, r0, #15
 80065b4:	0109      	lsls	r1, r1, #4
 80065b6:	4b05      	ldr	r3, [pc, #20]	; (80065cc <HAL_NVIC_SetPriority+0x70>)
 80065b8:	b2c9      	uxtb	r1, r1
 80065ba:	4403      	add	r3, r0
 80065bc:	7619      	strb	r1, [r3, #24]
 80065be:	bc30      	pop	{r4, r5}
 80065c0:	4770      	bx	lr
 80065c2:	bf00      	nop
 80065c4:	e000ed00 	.word	0xe000ed00
 80065c8:	e000e100 	.word	0xe000e100
 80065cc:	e000ecfc 	.word	0xe000ecfc

080065d0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80065d0:	2800      	cmp	r0, #0
 80065d2:	db07      	blt.n	80065e4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80065d4:	2301      	movs	r3, #1
 80065d6:	f000 011f 	and.w	r1, r0, #31
 80065da:	4a03      	ldr	r2, [pc, #12]	; (80065e8 <HAL_NVIC_EnableIRQ+0x18>)
 80065dc:	0940      	lsrs	r0, r0, #5
 80065de:	408b      	lsls	r3, r1
 80065e0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80065e4:	4770      	bx	lr
 80065e6:	bf00      	nop
 80065e8:	e000e100 	.word	0xe000e100

080065ec <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80065ec:	3801      	subs	r0, #1
 80065ee:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80065f2:	d20d      	bcs.n	8006610 <HAL_SYSTICK_Config+0x24>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80065f4:	4b07      	ldr	r3, [pc, #28]	; (8006614 <HAL_SYSTICK_Config+0x28>)
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80065f6:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80065f8:	2107      	movs	r1, #7
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80065fa:	b430      	push	{r4, r5}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065fc:	25f0      	movs	r5, #240	; 0xf0
 80065fe:	4c06      	ldr	r4, [pc, #24]	; (8006618 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006600:	6058      	str	r0, [r3, #4]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006602:	4610      	mov	r0, r2
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006604:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006608:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800660a:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 800660c:	bc30      	pop	{r4, r5}
 800660e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8006610:	2001      	movs	r0, #1
 8006612:	4770      	bx	lr
 8006614:	e000e010 	.word	0xe000e010
 8006618:	e000ed00 	.word	0xe000ed00

0800661c <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 800661c:	b470      	push	{r4, r5, r6}
 800661e:	9c03      	ldr	r4, [sp, #12]

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8006620:	e9d0 5600 	ldrd	r5, r6, [r0]
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8006624:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8006628:	6c6c      	ldr	r4, [r5, #68]	; 0x44
  if (hdma2d->Init.Mode == DMA2D_R2M)
 800662a:	f5b6 3f40 	cmp.w	r6, #196608	; 0x30000
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 800662e:	f004 4440 	and.w	r4, r4, #3221225472	; 0xc0000000
 8006632:	ea43 0304 	orr.w	r3, r3, r4
 8006636:	646b      	str	r3, [r5, #68]	; 0x44
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8006638:	63ea      	str	r2, [r5, #60]	; 0x3c
  if (hdma2d->Init.Mode == DMA2D_R2M)
 800663a:	d008      	beq.n	800664e <DMA2D_SetConfig+0x32>
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
  }
  else if (hdma2d->Init.Mode == DMA2D_M2M_BLEND_FG) /*M2M_blending with fixed color FG DMA2D Mode selected*/
 800663c:	f5b6 2f80 	cmp.w	r6, #262144	; 0x40000
 8006640:	d002      	beq.n	8006648 <DMA2D_SetConfig+0x2c>
    WRITE_REG(hdma2d->Instance->BGMAR, pdata);
  }
  else /* M2M, M2M_PFC,M2M_Blending or M2M_blending with fixed color BG DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8006642:	60e9      	str	r1, [r5, #12]
  }
}
 8006644:	bc70      	pop	{r4, r5, r6}
 8006646:	4770      	bx	lr
    WRITE_REG(hdma2d->Instance->BGMAR, pdata);
 8006648:	6169      	str	r1, [r5, #20]
}
 800664a:	bc70      	pop	{r4, r5, r6}
 800664c:	4770      	bx	lr
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 800664e:	6883      	ldr	r3, [r0, #8]
 8006650:	b1b3      	cbz	r3, 8006680 <DMA2D_SetConfig+0x64>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8006652:	2b01      	cmp	r3, #1
 8006654:	d017      	beq.n	8006686 <DMA2D_SetConfig+0x6a>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8006656:	2b02      	cmp	r3, #2
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8006658:	f401 027f 	and.w	r2, r1, #16711680	; 0xff0000
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800665c:	f401 447f 	and.w	r4, r1, #65280	; 0xff00
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8006660:	b2c8      	uxtb	r0, r1
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8006662:	d01e      	beq.n	80066a2 <DMA2D_SetConfig+0x86>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8006664:	2b03      	cmp	r3, #3
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8006666:	f001 417f 	and.w	r1, r1, #4278190080	; 0xff000000
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 800666a:	d00f      	beq.n	800668c <DMA2D_SetConfig+0x70>
      tmp2 = (tmp2 >> 20U);
 800666c:	0d13      	lsrs	r3, r2, #20
      tmp3 = (tmp3 >> 12U);
 800666e:	0b24      	lsrs	r4, r4, #12
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8006670:	021b      	lsls	r3, r3, #8
      tmp1 = (tmp1 >> 28U);
 8006672:	0f09      	lsrs	r1, r1, #28
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8006674:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 8006678:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 800667c:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8006680:	63a9      	str	r1, [r5, #56]	; 0x38
}
 8006682:	bc70      	pop	{r4, r5, r6}
 8006684:	4770      	bx	lr
      tmp = (tmp3 | tmp2 | tmp4);
 8006686:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800668a:	e7f9      	b.n	8006680 <DMA2D_SetConfig+0x64>
      tmp2 = (tmp2 >> 19U);
 800668c:	0cd2      	lsrs	r2, r2, #19
      tmp3 = (tmp3 >> 11U);
 800668e:	0ae4      	lsrs	r4, r4, #11
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8006690:	0293      	lsls	r3, r2, #10
      tmp1 = (tmp1 >> 31U);
 8006692:	0fc9      	lsrs	r1, r1, #31
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8006694:	ea43 1344 	orr.w	r3, r3, r4, lsl #5
 8006698:	ea43 03d0 	orr.w	r3, r3, r0, lsr #3
 800669c:	ea43 31c1 	orr.w	r1, r3, r1, lsl #15
 80066a0:	e7ee      	b.n	8006680 <DMA2D_SetConfig+0x64>
      tmp2 = (tmp2 >> 19U);
 80066a2:	0cd1      	lsrs	r1, r2, #19
      tmp3 = (tmp3 >> 10U);
 80066a4:	0aa4      	lsrs	r4, r4, #10
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 80066a6:	02c9      	lsls	r1, r1, #11
 80066a8:	ea41 1144 	orr.w	r1, r1, r4, lsl #5
 80066ac:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 80066b0:	e7e6      	b.n	8006680 <DMA2D_SetConfig+0x64>
 80066b2:	bf00      	nop

080066b4 <HAL_DMA2D_MspInit>:
}
 80066b4:	4770      	bx	lr
 80066b6:	bf00      	nop

080066b8 <HAL_DMA2D_Init>:
  if (hdma2d == NULL)
 80066b8:	2800      	cmp	r0, #0
 80066ba:	d036      	beq.n	800672a <HAL_DMA2D_Init+0x72>
{
 80066bc:	b570      	push	{r4, r5, r6, lr}
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80066be:	f890 3061 	ldrb.w	r3, [r0, #97]	; 0x61
 80066c2:	4604      	mov	r4, r0
 80066c4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80066c8:	b353      	cbz	r3, 8006720 <HAL_DMA2D_Init+0x68>
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 80066ca:	6823      	ldr	r3, [r4, #0]
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80066cc:	2202      	movs	r2, #2
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 80066ce:	69e0      	ldr	r0, [r4, #28]
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80066d0:	2500      	movs	r5, #0
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80066d2:	f884 2061 	strb.w	r2, [r4, #97]	; 0x61
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 80066d6:	4916      	ldr	r1, [pc, #88]	; (8006730 <HAL_DMA2D_Init+0x78>)
 80066d8:	681e      	ldr	r6, [r3, #0]
 80066da:	6862      	ldr	r2, [r4, #4]
 80066dc:	4031      	ands	r1, r6
 80066de:	4302      	orrs	r2, r0
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 80066e0:	4814      	ldr	r0, [pc, #80]	; (8006734 <HAL_DMA2D_Init+0x7c>)
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 80066e2:	4311      	orrs	r1, r2
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 80066e4:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 80066e6:	6019      	str	r1, [r3, #0]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 80066e8:	69a1      	ldr	r1, [r4, #24]
 80066ea:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 80066ec:	430a      	orrs	r2, r1
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80066ee:	4912      	ldr	r1, [pc, #72]	; (8006738 <HAL_DMA2D_Init+0x80>)
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 80066f0:	4030      	ands	r0, r6
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80066f2:	2601      	movs	r6, #1
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 80066f4:	4302      	orrs	r2, r0
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80066f6:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 80066f8:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80066fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066fc:	4011      	ands	r1, r2
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 80066fe:	6962      	ldr	r2, [r4, #20]
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8006700:	4301      	orrs	r1, r0
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8006702:	0552      	lsls	r2, r2, #21
 8006704:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8006706:	6419      	str	r1, [r3, #64]	; 0x40
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8006708:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800670a:	ea42 5200 	orr.w	r2, r2, r0, lsl #20
  return HAL_OK;
 800670e:	4628      	mov	r0, r5
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8006710:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 8006714:	430a      	orrs	r2, r1
 8006716:	635a      	str	r2, [r3, #52]	; 0x34
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8006718:	6665      	str	r5, [r4, #100]	; 0x64
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 800671a:	f884 6061 	strb.w	r6, [r4, #97]	; 0x61
}
 800671e:	bd70      	pop	{r4, r5, r6, pc}
    hdma2d->Lock = HAL_UNLOCKED;
 8006720:	f880 2060 	strb.w	r2, [r0, #96]	; 0x60
    HAL_DMA2D_MspInit(hdma2d);
 8006724:	f7ff ffc6 	bl	80066b4 <HAL_DMA2D_MspInit>
 8006728:	e7cf      	b.n	80066ca <HAL_DMA2D_Init+0x12>
    return HAL_ERROR;
 800672a:	2001      	movs	r0, #1
}
 800672c:	4770      	bx	lr
 800672e:	bf00      	nop
 8006730:	fff8ffbf 	.word	0xfff8ffbf
 8006734:	fffffef8 	.word	0xfffffef8
 8006738:	ffff0000 	.word	0xffff0000

0800673c <HAL_DMA2D_Start>:
{
 800673c:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma2d);
 800673e:	f890 5060 	ldrb.w	r5, [r0, #96]	; 0x60
{
 8006742:	b083      	sub	sp, #12
  __HAL_LOCK(hdma2d);
 8006744:	2d01      	cmp	r5, #1
 8006746:	d011      	beq.n	800676c <HAL_DMA2D_Start+0x30>
 8006748:	2601      	movs	r6, #1
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800674a:	9f08      	ldr	r7, [sp, #32]
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800674c:	2502      	movs	r5, #2
 800674e:	4604      	mov	r4, r0
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8006750:	9700      	str	r7, [sp, #0]
  __HAL_LOCK(hdma2d);
 8006752:	f880 6060 	strb.w	r6, [r0, #96]	; 0x60
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006756:	f880 5061 	strb.w	r5, [r0, #97]	; 0x61
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800675a:	f7ff ff5f 	bl	800661c <DMA2D_SetConfig>
  __HAL_DMA2D_ENABLE(hdma2d);
 800675e:	6822      	ldr	r2, [r4, #0]
  return HAL_OK;
 8006760:	2000      	movs	r0, #0
  __HAL_DMA2D_ENABLE(hdma2d);
 8006762:	6813      	ldr	r3, [r2, #0]
 8006764:	4333      	orrs	r3, r6
 8006766:	6013      	str	r3, [r2, #0]
}
 8006768:	b003      	add	sp, #12
 800676a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hdma2d);
 800676c:	2002      	movs	r0, #2
}
 800676e:	b003      	add	sp, #12
 8006770:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006772:	bf00      	nop

08006774 <HAL_DMA2D_PollForTransfer>:
{
 8006774:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t isrflags = 0x0U;
 8006776:	2300      	movs	r3, #0
{
 8006778:	b082      	sub	sp, #8
 800677a:	4605      	mov	r5, r0
 800677c:	460c      	mov	r4, r1
  __IO uint32_t isrflags = 0x0U;
 800677e:	9301      	str	r3, [sp, #4]
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8006780:	6803      	ldr	r3, [r0, #0]
 8006782:	681a      	ldr	r2, [r3, #0]
 8006784:	07d2      	lsls	r2, r2, #31
 8006786:	d40f      	bmi.n	80067a8 <HAL_DMA2D_PollForTransfer+0x34>
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8006788:	69da      	ldr	r2, [r3, #28]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 800678a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800678c:	430a      	orrs	r2, r1
  if (layer_start != 0U)
 800678e:	0692      	lsls	r2, r2, #26
 8006790:	d433      	bmi.n	80067fa <HAL_DMA2D_PollForTransfer+0x86>
  __HAL_UNLOCK(hdma2d);
 8006792:	2200      	movs	r2, #0
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8006794:	2412      	movs	r4, #18
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8006796:	2101      	movs	r1, #1
  return HAL_OK;
 8006798:	4610      	mov	r0, r2
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 800679a:	609c      	str	r4, [r3, #8]
  __HAL_UNLOCK(hdma2d);
 800679c:	f885 2060 	strb.w	r2, [r5, #96]	; 0x60
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80067a0:	f885 1061 	strb.w	r1, [r5, #97]	; 0x61
}
 80067a4:	b002      	add	sp, #8
 80067a6:	bd70      	pop	{r4, r5, r6, pc}
    tickstart = HAL_GetTick();
 80067a8:	f7ff f8ca 	bl	8005940 <HAL_GetTick>
 80067ac:	4606      	mov	r6, r0
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80067ae:	682b      	ldr	r3, [r5, #0]
 80067b0:	e001      	b.n	80067b6 <HAL_DMA2D_PollForTransfer+0x42>
      if (Timeout != HAL_MAX_DELAY)
 80067b2:	1c60      	adds	r0, r4, #1
 80067b4:	d148      	bne.n	8006848 <HAL_DMA2D_PollForTransfer+0xd4>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80067b6:	685a      	ldr	r2, [r3, #4]
 80067b8:	0791      	lsls	r1, r2, #30
 80067ba:	d4e5      	bmi.n	8006788 <HAL_DMA2D_PollForTransfer+0x14>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80067bc:	685a      	ldr	r2, [r3, #4]
 80067be:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80067c0:	9a01      	ldr	r2, [sp, #4]
 80067c2:	f012 0f21 	tst.w	r2, #33	; 0x21
 80067c6:	d0f4      	beq.n	80067b2 <HAL_DMA2D_PollForTransfer+0x3e>
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80067c8:	9a01      	ldr	r2, [sp, #4]
 80067ca:	0696      	lsls	r6, r2, #26
 80067cc:	d503      	bpl.n	80067d6 <HAL_DMA2D_PollForTransfer+0x62>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80067ce:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 80067d0:	f042 0202 	orr.w	r2, r2, #2
 80067d4:	666a      	str	r2, [r5, #100]	; 0x64
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80067d6:	9a01      	ldr	r2, [sp, #4]
 80067d8:	07d4      	lsls	r4, r2, #31
 80067da:	d503      	bpl.n	80067e4 <HAL_DMA2D_PollForTransfer+0x70>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80067dc:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 80067de:	f042 0201 	orr.w	r2, r2, #1
 80067e2:	666a      	str	r2, [r5, #100]	; 0x64
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80067e4:	2421      	movs	r4, #33	; 0x21
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80067e6:	2104      	movs	r1, #4
        __HAL_UNLOCK(hdma2d);
 80067e8:	2200      	movs	r2, #0
        return HAL_ERROR;
 80067ea:	2001      	movs	r0, #1
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80067ec:	609c      	str	r4, [r3, #8]
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80067ee:	f885 1061 	strb.w	r1, [r5, #97]	; 0x61
        __HAL_UNLOCK(hdma2d);
 80067f2:	f885 2060 	strb.w	r2, [r5, #96]	; 0x60
}
 80067f6:	b002      	add	sp, #8
 80067f8:	bd70      	pop	{r4, r5, r6, pc}
    tickstart = HAL_GetTick();
 80067fa:	f7ff f8a1 	bl	8005940 <HAL_GetTick>
 80067fe:	4606      	mov	r6, r0
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8006800:	682b      	ldr	r3, [r5, #0]
 8006802:	e001      	b.n	8006808 <HAL_DMA2D_PollForTransfer+0x94>
      if (Timeout != HAL_MAX_DELAY)
 8006804:	1c61      	adds	r1, r4, #1
 8006806:	d132      	bne.n	800686e <HAL_DMA2D_PollForTransfer+0xfa>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8006808:	685a      	ldr	r2, [r3, #4]
 800680a:	06d2      	lsls	r2, r2, #27
 800680c:	d4c1      	bmi.n	8006792 <HAL_DMA2D_PollForTransfer+0x1e>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800680e:	685a      	ldr	r2, [r3, #4]
 8006810:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8006812:	9a01      	ldr	r2, [sp, #4]
 8006814:	f012 0f29 	tst.w	r2, #41	; 0x29
 8006818:	d0f4      	beq.n	8006804 <HAL_DMA2D_PollForTransfer+0x90>
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800681a:	9a01      	ldr	r2, [sp, #4]
 800681c:	0716      	lsls	r6, r2, #28
 800681e:	d503      	bpl.n	8006828 <HAL_DMA2D_PollForTransfer+0xb4>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8006820:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8006822:	f042 0204 	orr.w	r2, r2, #4
 8006826:	666a      	str	r2, [r5, #100]	; 0x64
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8006828:	9a01      	ldr	r2, [sp, #4]
 800682a:	0694      	lsls	r4, r2, #26
 800682c:	d503      	bpl.n	8006836 <HAL_DMA2D_PollForTransfer+0xc2>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800682e:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8006830:	f042 0202 	orr.w	r2, r2, #2
 8006834:	666a      	str	r2, [r5, #100]	; 0x64
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006836:	9a01      	ldr	r2, [sp, #4]
 8006838:	07d0      	lsls	r0, r2, #31
 800683a:	d503      	bpl.n	8006844 <HAL_DMA2D_PollForTransfer+0xd0>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800683c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 800683e:	f042 0201 	orr.w	r2, r2, #1
 8006842:	666a      	str	r2, [r5, #100]	; 0x64
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8006844:	2429      	movs	r4, #41	; 0x29
 8006846:	e7ce      	b.n	80067e6 <HAL_DMA2D_PollForTransfer+0x72>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006848:	f7ff f87a 	bl	8005940 <HAL_GetTick>
 800684c:	1b80      	subs	r0, r0, r6
 800684e:	42a0      	cmp	r0, r4
 8006850:	d801      	bhi.n	8006856 <HAL_DMA2D_PollForTransfer+0xe2>
 8006852:	2c00      	cmp	r4, #0
 8006854:	d1ab      	bne.n	80067ae <HAL_DMA2D_PollForTransfer+0x3a>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8006856:	6e6b      	ldr	r3, [r5, #100]	; 0x64
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8006858:	2203      	movs	r2, #3
          __HAL_UNLOCK(hdma2d);
 800685a:	2100      	movs	r1, #0
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800685c:	f043 0320 	orr.w	r3, r3, #32
          return HAL_TIMEOUT;
 8006860:	4610      	mov	r0, r2
          __HAL_UNLOCK(hdma2d);
 8006862:	f885 1060 	strb.w	r1, [r5, #96]	; 0x60
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8006866:	666b      	str	r3, [r5, #100]	; 0x64
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8006868:	f885 2061 	strb.w	r2, [r5, #97]	; 0x61
          return HAL_TIMEOUT;
 800686c:	e79a      	b.n	80067a4 <HAL_DMA2D_PollForTransfer+0x30>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800686e:	f7ff f867 	bl	8005940 <HAL_GetTick>
 8006872:	1b80      	subs	r0, r0, r6
 8006874:	42a0      	cmp	r0, r4
 8006876:	d8ee      	bhi.n	8006856 <HAL_DMA2D_PollForTransfer+0xe2>
 8006878:	2c00      	cmp	r4, #0
 800687a:	d1c1      	bne.n	8006800 <HAL_DMA2D_PollForTransfer+0x8c>
 800687c:	e7eb      	b.n	8006856 <HAL_DMA2D_PollForTransfer+0xe2>
 800687e:	bf00      	nop

08006880 <HAL_DMA2D_ConfigLayer>:
  __HAL_LOCK(hdma2d);
 8006880:	f890 2060 	ldrb.w	r2, [r0, #96]	; 0x60
 8006884:	2a01      	cmp	r2, #1
 8006886:	d063      	beq.n	8006950 <HAL_DMA2D_ConfigLayer+0xd0>
 8006888:	4603      	mov	r3, r0
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 800688a:	ebc1 00c1 	rsb	r0, r1, r1, lsl #3
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800688e:	2202      	movs	r2, #2
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8006890:	eb03 0080 	add.w	r0, r3, r0, lsl #2
{
 8006894:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma2d);
 8006896:	2401      	movs	r4, #1
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006898:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
  __HAL_LOCK(hdma2d);
 800689c:	f883 4060 	strb.w	r4, [r3, #96]	; 0x60
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80068a0:	6b82      	ldr	r2, [r0, #56]	; 0x38
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80068a2:	6b06      	ldr	r6, [r0, #48]	; 0x30
 80068a4:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80068a6:	0512      	lsls	r2, r2, #20
 80068a8:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80068aa:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80068ae:	f1a4 0609 	sub.w	r6, r4, #9
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80068b2:	4322      	orrs	r2, r4
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80068b4:	2e01      	cmp	r6, #1
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80068b6:	ea42 5245 	orr.w	r2, r2, r5, lsl #21
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80068ba:	d922      	bls.n	8006902 <HAL_DMA2D_ConfigLayer+0x82>
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80068bc:	6b45      	ldr	r5, [r0, #52]	; 0x34
 80068be:	ea42 6205 	orr.w	r2, r2, r5, lsl #24
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80068c2:	b981      	cbnz	r1, 80068e6 <HAL_DMA2D_ConfigLayer+0x66>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80068c4:	6818      	ldr	r0, [r3, #0]
 80068c6:	4923      	ldr	r1, [pc, #140]	; (8006954 <HAL_DMA2D_ConfigLayer+0xd4>)
 80068c8:	6a45      	ldr	r5, [r0, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80068ca:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80068cc:	4029      	ands	r1, r5
 80068ce:	430a      	orrs	r2, r1
 80068d0:	6242      	str	r2, [r0, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80068d2:	6184      	str	r4, [r0, #24]
  __HAL_UNLOCK(hdma2d);
 80068d4:	2200      	movs	r2, #0
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80068d6:	2101      	movs	r1, #1
  return HAL_OK;
 80068d8:	4610      	mov	r0, r2
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80068da:	f883 1061 	strb.w	r1, [r3, #97]	; 0x61
  __HAL_UNLOCK(hdma2d);
 80068de:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
}
 80068e2:	bc70      	pop	{r4, r5, r6}
 80068e4:	4770      	bx	lr
    if (pLayerCfg->InputColorMode == DMA2D_INPUT_YCBCR)
 80068e6:	2c0b      	cmp	r4, #11
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80068e8:	681c      	ldr	r4, [r3, #0]
    if (pLayerCfg->InputColorMode == DMA2D_INPUT_YCBCR)
 80068ea:	d129      	bne.n	8006940 <HAL_DMA2D_ConfigLayer+0xc0>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80068ec:	69e6      	ldr	r6, [r4, #28]
 80068ee:	491a      	ldr	r1, [pc, #104]	; (8006958 <HAL_DMA2D_ConfigLayer+0xd8>)
      regValue |= (pLayerCfg->ChromaSubSampling << DMA2D_FGPFCCR_CSS_Pos);
 80068f0:	6c05      	ldr	r5, [r0, #64]	; 0x40
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80068f2:	4031      	ands	r1, r6
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80068f4:	6a80      	ldr	r0, [r0, #40]	; 0x28
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80068f6:	ea41 4185 	orr.w	r1, r1, r5, lsl #18
 80068fa:	430a      	orrs	r2, r1
 80068fc:	61e2      	str	r2, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80068fe:	6120      	str	r0, [r4, #16]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006900:	e7e8      	b.n	80068d4 <HAL_DMA2D_ConfigLayer+0x54>
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8006902:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8006904:	f004 447f 	and.w	r4, r4, #4278190080	; 0xff000000
 8006908:	4322      	orrs	r2, r4
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800690a:	b161      	cbz	r1, 8006926 <HAL_DMA2D_ConfigLayer+0xa6>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800690c:	6819      	ldr	r1, [r3, #0]
 800690e:	4c11      	ldr	r4, [pc, #68]	; (8006954 <HAL_DMA2D_ConfigLayer+0xd4>)
 8006910:	69ce      	ldr	r6, [r1, #28]
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8006912:	6b45      	ldr	r5, [r0, #52]	; 0x34
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8006914:	4034      	ands	r4, r6
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8006916:	6a86      	ldr	r6, [r0, #40]	; 0x28
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8006918:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800691c:	4322      	orrs	r2, r4
 800691e:	61ca      	str	r2, [r1, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8006920:	610e      	str	r6, [r1, #16]
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8006922:	620d      	str	r5, [r1, #32]
 8006924:	e7d6      	b.n	80068d4 <HAL_DMA2D_ConfigLayer+0x54>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8006926:	6819      	ldr	r1, [r3, #0]
 8006928:	4c0a      	ldr	r4, [pc, #40]	; (8006954 <HAL_DMA2D_ConfigLayer+0xd4>)
 800692a:	6a4d      	ldr	r5, [r1, #36]	; 0x24
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800692c:	6b58      	ldr	r0, [r3, #52]	; 0x34
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800692e:	402c      	ands	r4, r5
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8006930:	6a9d      	ldr	r5, [r3, #40]	; 0x28
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8006932:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8006936:	4322      	orrs	r2, r4
 8006938:	624a      	str	r2, [r1, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800693a:	618d      	str	r5, [r1, #24]
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800693c:	6288      	str	r0, [r1, #40]	; 0x28
 800693e:	e7c9      	b.n	80068d4 <HAL_DMA2D_ConfigLayer+0x54>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8006940:	69e5      	ldr	r5, [r4, #28]
 8006942:	4904      	ldr	r1, [pc, #16]	; (8006954 <HAL_DMA2D_ConfigLayer+0xd4>)
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8006944:	6a80      	ldr	r0, [r0, #40]	; 0x28
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8006946:	4029      	ands	r1, r5
 8006948:	430a      	orrs	r2, r1
 800694a:	61e2      	str	r2, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800694c:	6120      	str	r0, [r4, #16]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800694e:	e7c1      	b.n	80068d4 <HAL_DMA2D_ConfigLayer+0x54>
  __HAL_LOCK(hdma2d);
 8006950:	2002      	movs	r0, #2
}
 8006952:	4770      	bx	lr
 8006954:	00ccfff0 	.word	0x00ccfff0
 8006958:	00c0fff0 	.word	0x00c0fff0

0800695c <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 800695c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006960:	4605      	mov	r5, r0
 8006962:	4688      	mov	r8, r1
 8006964:	4617      	mov	r7, r2
 8006966:	4699      	mov	r9, r3
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8006968:	f7fe ffea 	bl	8005940 <HAL_GetTick>
 800696c:	4606      	mov	r6, r0

  /* Wait for Command FIFO Empty */
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 800696e:	e005      	b.n	800697c <DSI_ShortWrite+0x20>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 8006970:	f7fe ffe6 	bl	8005940 <HAL_GetTick>
 8006974:	1b84      	subs	r4, r0, r6
 8006976:	f5b4 7f7a 	cmp.w	r4, #1000	; 0x3e8
 800697a:	d80e      	bhi.n	800699a <DSI_ShortWrite+0x3e>
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 800697c:	682c      	ldr	r4, [r5, #0]
 800697e:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8006980:	07db      	lsls	r3, r3, #31
 8006982:	d5f5      	bpl.n	8006970 <DSI_ShortWrite+0x14>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 8006984:	ea47 2109 	orr.w	r1, r7, r9, lsl #8
 8006988:	9b08      	ldr	r3, [sp, #32]

  return HAL_OK;
 800698a:	2000      	movs	r0, #0
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 800698c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8006990:	ea41 1188 	orr.w	r1, r1, r8, lsl #6
 8006994:	66e1      	str	r1, [r4, #108]	; 0x6c
}
 8006996:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return HAL_TIMEOUT;
 800699a:	2003      	movs	r0, #3
}
 800699c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080069a0 <HAL_DSI_MspInit>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspInit could be implemented in the user file
   */
}
 80069a0:	4770      	bx	lr
 80069a2:	bf00      	nop

080069a4 <HAL_DSI_Init>:
  if (hdsi == NULL)
 80069a4:	2800      	cmp	r0, #0
 80069a6:	f000 80b3 	beq.w	8006b10 <HAL_DSI_Init+0x16c>
{
 80069aa:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hdsi->State == HAL_DSI_STATE_RESET)
 80069ac:	7c43      	ldrb	r3, [r0, #17]
{
 80069ae:	b083      	sub	sp, #12
 80069b0:	460d      	mov	r5, r1
 80069b2:	4604      	mov	r4, r0
  if (hdsi->State == HAL_DSI_STATE_RESET)
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	f000 80a8 	beq.w	8006b0a <HAL_DSI_Init+0x166>
  __HAL_DSI_REG_ENABLE(hdsi);
 80069ba:	6823      	ldr	r3, [r4, #0]
  hdsi->State = HAL_DSI_STATE_BUSY;
 80069bc:	2103      	movs	r1, #3
  __HAL_DSI_REG_ENABLE(hdsi);
 80069be:	2200      	movs	r2, #0
  hdsi->State = HAL_DSI_STATE_BUSY;
 80069c0:	7461      	strb	r1, [r4, #17]
  __HAL_DSI_REG_ENABLE(hdsi);
 80069c2:	9200      	str	r2, [sp, #0]
 80069c4:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80069c8:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80069cc:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 80069d0:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 80069d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80069d8:	9300      	str	r3, [sp, #0]
 80069da:	9b00      	ldr	r3, [sp, #0]
  tickstart = HAL_GetTick();
 80069dc:	f7fe ffb0 	bl	8005940 <HAL_GetTick>
 80069e0:	4606      	mov	r6, r0
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 80069e2:	e006      	b.n	80069f2 <HAL_DSI_Init+0x4e>
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 80069e4:	f7fe ffac 	bl	8005940 <HAL_GetTick>
 80069e8:	1b83      	subs	r3, r0, r6
 80069ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80069ee:	f200 8089 	bhi.w	8006b04 <HAL_DSI_Init+0x160>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 80069f2:	6823      	ldr	r3, [r4, #0]
 80069f4:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 80069f8:	04d1      	lsls	r1, r2, #19
 80069fa:	d5f3      	bpl.n	80069e4 <HAL_DSI_Init+0x40>
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 80069fc:	686a      	ldr	r2, [r5, #4]
  __HAL_DSI_PLL_ENABLE(hdsi);
 80069fe:	2000      	movs	r0, #0
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8006a00:	f8d3 7430 	ldr.w	r7, [r3, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 8006a04:	682e      	ldr	r6, [r5, #0]
 8006a06:	02d2      	lsls	r2, r2, #11
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8006a08:	4942      	ldr	r1, [pc, #264]	; (8006b14 <HAL_DSI_Init+0x170>)
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 8006a0a:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
 8006a0e:	68ae      	ldr	r6, [r5, #8]
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8006a10:	4039      	ands	r1, r7
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 8006a12:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8006a16:	f8c3 1430 	str.w	r1, [r3, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 8006a1a:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8006a1e:	430a      	orrs	r2, r1
 8006a20:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
  __HAL_DSI_PLL_ENABLE(hdsi);
 8006a24:	9001      	str	r0, [sp, #4]
 8006a26:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8006a2a:	f042 0201 	orr.w	r2, r2, #1
 8006a2e:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8006a32:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8006a36:	f003 0301 	and.w	r3, r3, #1
 8006a3a:	9301      	str	r3, [sp, #4]
 8006a3c:	9b01      	ldr	r3, [sp, #4]
  tickstart = HAL_GetTick();
 8006a3e:	f7fe ff7f 	bl	8005940 <HAL_GetTick>
 8006a42:	4606      	mov	r6, r0
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8006a44:	e005      	b.n	8006a52 <HAL_DSI_Init+0xae>
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8006a46:	f7fe ff7b 	bl	8005940 <HAL_GetTick>
 8006a4a:	1b80      	subs	r0, r0, r6
 8006a4c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8006a50:	d858      	bhi.n	8006b04 <HAL_DSI_Init+0x160>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8006a52:	6823      	ldr	r3, [r4, #0]
 8006a54:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8006a58:	05d2      	lsls	r2, r2, #23
 8006a5a:	d5f4      	bpl.n	8006a46 <HAL_DSI_Init+0xa2>
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8006a5c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8006a60:	f246 1ca8 	movw	ip, #25000	; 0x61a8
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8006a64:	6867      	ldr	r7, [r4, #4]
  hdsi->Instance->IER[0U] = 0U;
 8006a66:	2100      	movs	r1, #0
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8006a68:	f042 0206 	orr.w	r2, r2, #6
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8006a6c:	68e6      	ldr	r6, [r4, #12]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8006a6e:	f8d4 e008 	ldr.w	lr, [r4, #8]
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8006a72:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 8006a76:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8006a7a:	f022 0203 	bic.w	r2, r2, #3
 8006a7e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8006a82:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8006a86:	686a      	ldr	r2, [r5, #4]
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8006a88:	4338      	orrs	r0, r7
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8006a8a:	2a01      	cmp	r2, #1
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8006a8c:	f040 0001 	orr.w	r0, r0, #1
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8006a90:	bf38      	it	cc
 8006a92:	2201      	movcc	r2, #1
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8006a94:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8006a98:	f8d3 00a4 	ldr.w	r0, [r3, #164]	; 0xa4
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8006a9c:	4617      	mov	r7, r2
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8006a9e:	f020 0003 	bic.w	r0, r0, #3
 8006aa2:	f8c3 00a4 	str.w	r0, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8006aa6:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8006aaa:	68a8      	ldr	r0, [r5, #8]
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8006aac:	4332      	orrs	r2, r6
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8006aae:	682d      	ldr	r5, [r5, #0]
 8006ab0:	f000 0003 	and.w	r0, r0, #3
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8006ab4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8006ab8:	689e      	ldr	r6, [r3, #8]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8006aba:	fb0c f505 	mul.w	r5, ip, r5
 8006abe:	4a16      	ldr	r2, [pc, #88]	; (8006b18 <HAL_DSI_Init+0x174>)
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8006ac0:	f026 06ff 	bic.w	r6, r6, #255	; 0xff
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8006ac4:	fb02 f207 	mul.w	r2, r2, r7
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8006ac8:	609e      	str	r6, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8006aca:	689e      	ldr	r6, [r3, #8]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8006acc:	4082      	lsls	r2, r0
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8006ace:	ea46 060e 	orr.w	r6, r6, lr
 8006ad2:	609e      	str	r6, [r3, #8]
  hdsi->State = HAL_DSI_STATE_READY;
 8006ad4:	2601      	movs	r6, #1
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 8006ad6:	f8d3 0418 	ldr.w	r0, [r3, #1048]	; 0x418
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8006ada:	fbb2 f2f5 	udiv	r2, r2, r5
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 8006ade:	f020 003f 	bic.w	r0, r0, #63	; 0x3f
 8006ae2:	f8c3 0418 	str.w	r0, [r3, #1048]	; 0x418
  return HAL_OK;
 8006ae6:	4608      	mov	r0, r1
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 8006ae8:	f8d3 5418 	ldr.w	r5, [r3, #1048]	; 0x418
 8006aec:	432a      	orrs	r2, r5
 8006aee:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  hdsi->Instance->IER[0U] = 0U;
 8006af2:	f8c3 10c4 	str.w	r1, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 8006af6:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8006afa:	6161      	str	r1, [r4, #20]
  hdsi->ErrorMsk = 0U;
 8006afc:	61a1      	str	r1, [r4, #24]
  hdsi->State = HAL_DSI_STATE_READY;
 8006afe:	7466      	strb	r6, [r4, #17]
}
 8006b00:	b003      	add	sp, #12
 8006b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_TIMEOUT;
 8006b04:	2003      	movs	r0, #3
}
 8006b06:	b003      	add	sp, #12
 8006b08:	bdf0      	pop	{r4, r5, r6, r7, pc}
    HAL_DSI_MspInit(hdsi);
 8006b0a:	f7ff ff49 	bl	80069a0 <HAL_DSI_MspInit>
 8006b0e:	e754      	b.n	80069ba <HAL_DSI_Init+0x16>
    return HAL_ERROR;
 8006b10:	2001      	movs	r0, #1
}
 8006b12:	4770      	bx	lr
 8006b14:	fffc8603 	.word	0xfffc8603
 8006b18:	003d0900 	.word	0x003d0900

08006b1c <HAL_DSI_TearingEffectCallback>:
 8006b1c:	4770      	bx	lr
 8006b1e:	bf00      	nop

08006b20 <HAL_DSI_EndOfRefreshCallback>:
 8006b20:	4770      	bx	lr
 8006b22:	bf00      	nop

08006b24 <HAL_DSI_ErrorCallback>:
 8006b24:	4770      	bx	lr
 8006b26:	bf00      	nop

08006b28 <HAL_DSI_IRQHandler>:
void HAL_DSI_IRQHandler(DSI_HandleTypeDef *hdsi)
{
  uint32_t ErrorStatus0, ErrorStatus1;

  /* Tearing Effect Interrupt management ***************************************/
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_TE) != 0U)
 8006b28:	6803      	ldr	r3, [r0, #0]
 8006b2a:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8006b2e:	07d1      	lsls	r1, r2, #31
{
 8006b30:	b510      	push	{r4, lr}
 8006b32:	4604      	mov	r4, r0
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_TE) != 0U)
 8006b34:	d503      	bpl.n	8006b3e <HAL_DSI_IRQHandler+0x16>
  {
    if (__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_TE) != 0U)
 8006b36:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8006b3a:	07d2      	lsls	r2, r2, #31
 8006b3c:	d462      	bmi.n	8006c04 <HAL_DSI_IRQHandler+0xdc>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }

  /* End of Refresh Interrupt management ***************************************/
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_ER) != 0U)
 8006b3e:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8006b42:	0791      	lsls	r1, r2, #30
 8006b44:	d503      	bpl.n	8006b4e <HAL_DSI_IRQHandler+0x26>
  {
    if (__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_ER) != 0U)
 8006b46:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8006b4a:	0792      	lsls	r2, r2, #30
 8006b4c:	d44f      	bmi.n	8006bee <HAL_DSI_IRQHandler+0xc6>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }

  /* Error Interrupts management ***********************************************/
  if (hdsi->ErrorMsk != 0U)
 8006b4e:	69a3      	ldr	r3, [r4, #24]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d04b      	beq.n	8006bec <HAL_DSI_IRQHandler+0xc4>
  {
    ErrorStatus0 = hdsi->Instance->ISR[0U];
 8006b54:	6821      	ldr	r1, [r4, #0]
 8006b56:	f8d1 20bc 	ldr.w	r2, [r1, #188]	; 0xbc
    ErrorStatus0 &= hdsi->Instance->IER[0U];
 8006b5a:	f8d1 30c4 	ldr.w	r3, [r1, #196]	; 0xc4
    ErrorStatus1 = hdsi->Instance->ISR[1U];
 8006b5e:	f8d1 00c0 	ldr.w	r0, [r1, #192]	; 0xc0
    ErrorStatus0 &= hdsi->Instance->IER[0U];
 8006b62:	401a      	ands	r2, r3
    ErrorStatus1 &= hdsi->Instance->IER[1U];
 8006b64:	f8d1 30c8 	ldr.w	r3, [r1, #200]	; 0xc8

    if ((ErrorStatus0 & DSI_ERROR_ACK_MASK) != 0U)
 8006b68:	b291      	uxth	r1, r2
    ErrorStatus1 &= hdsi->Instance->IER[1U];
 8006b6a:	4003      	ands	r3, r0
    if ((ErrorStatus0 & DSI_ERROR_ACK_MASK) != 0U)
 8006b6c:	b119      	cbz	r1, 8006b76 <HAL_DSI_IRQHandler+0x4e>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_ACK;
 8006b6e:	6961      	ldr	r1, [r4, #20]
 8006b70:	f041 0101 	orr.w	r1, r1, #1
 8006b74:	6161      	str	r1, [r4, #20]
    }

    if ((ErrorStatus0 & DSI_ERROR_PHY_MASK) != 0U)
 8006b76:	f412 1ff8 	tst.w	r2, #2031616	; 0x1f0000
 8006b7a:	d003      	beq.n	8006b84 <HAL_DSI_IRQHandler+0x5c>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_PHY;
 8006b7c:	6962      	ldr	r2, [r4, #20]
 8006b7e:	f042 0202 	orr.w	r2, r2, #2
 8006b82:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_TX_MASK) != 0U)
 8006b84:	07d8      	lsls	r0, r3, #31
 8006b86:	d503      	bpl.n	8006b90 <HAL_DSI_IRQHandler+0x68>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_TX;
 8006b88:	6962      	ldr	r2, [r4, #20]
 8006b8a:	f042 0204 	orr.w	r2, r2, #4
 8006b8e:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_RX_MASK) != 0U)
 8006b90:	0799      	lsls	r1, r3, #30
 8006b92:	d503      	bpl.n	8006b9c <HAL_DSI_IRQHandler+0x74>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_RX;
 8006b94:	6962      	ldr	r2, [r4, #20]
 8006b96:	f042 0208 	orr.w	r2, r2, #8
 8006b9a:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_ECC_MASK) != 0U)
 8006b9c:	f013 0f0c 	tst.w	r3, #12
 8006ba0:	d003      	beq.n	8006baa <HAL_DSI_IRQHandler+0x82>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_ECC;
 8006ba2:	6962      	ldr	r2, [r4, #20]
 8006ba4:	f042 0210 	orr.w	r2, r2, #16
 8006ba8:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_CRC_MASK) != 0U)
 8006baa:	06da      	lsls	r2, r3, #27
 8006bac:	d503      	bpl.n	8006bb6 <HAL_DSI_IRQHandler+0x8e>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_CRC;
 8006bae:	6962      	ldr	r2, [r4, #20]
 8006bb0:	f042 0220 	orr.w	r2, r2, #32
 8006bb4:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_PSE_MASK) != 0U)
 8006bb6:	0698      	lsls	r0, r3, #26
 8006bb8:	d503      	bpl.n	8006bc2 <HAL_DSI_IRQHandler+0x9a>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_PSE;
 8006bba:	6962      	ldr	r2, [r4, #20]
 8006bbc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006bc0:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_EOT_MASK) != 0U)
 8006bc2:	0659      	lsls	r1, r3, #25
 8006bc4:	d503      	bpl.n	8006bce <HAL_DSI_IRQHandler+0xa6>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_EOT;
 8006bc6:	6962      	ldr	r2, [r4, #20]
 8006bc8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006bcc:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_OVF_MASK) != 0U)
 8006bce:	061a      	lsls	r2, r3, #24
 8006bd0:	d503      	bpl.n	8006bda <HAL_DSI_IRQHandler+0xb2>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_OVF;
 8006bd2:	6962      	ldr	r2, [r4, #20]
 8006bd4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006bd8:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_GEN_MASK) != 0U)
 8006bda:	f413 5ff8 	tst.w	r3, #7936	; 0x1f00
 8006bde:	d003      	beq.n	8006be8 <HAL_DSI_IRQHandler+0xc0>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_GEN;
 8006be0:	6963      	ldr	r3, [r4, #20]
 8006be2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006be6:	6163      	str	r3, [r4, #20]
    }

    /* Check only selected errors */
    if (hdsi->ErrorCode != HAL_DSI_ERROR_NONE)
 8006be8:	6963      	ldr	r3, [r4, #20]
 8006bea:	b93b      	cbnz	r3, 8006bfc <HAL_DSI_IRQHandler+0xd4>
      /*Call Legacy Error callback */
      HAL_DSI_ErrorCallback(hdsi);
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }
}
 8006bec:	bd10      	pop	{r4, pc}
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_ER);
 8006bee:	2202      	movs	r2, #2
      HAL_DSI_EndOfRefreshCallback(hdsi);
 8006bf0:	4620      	mov	r0, r4
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_ER);
 8006bf2:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
      HAL_DSI_EndOfRefreshCallback(hdsi);
 8006bf6:	f7ff ff93 	bl	8006b20 <HAL_DSI_EndOfRefreshCallback>
 8006bfa:	e7a8      	b.n	8006b4e <HAL_DSI_IRQHandler+0x26>
      HAL_DSI_ErrorCallback(hdsi);
 8006bfc:	4620      	mov	r0, r4
 8006bfe:	f7ff ff91 	bl	8006b24 <HAL_DSI_ErrorCallback>
}
 8006c02:	bd10      	pop	{r4, pc}
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_TE);
 8006c04:	2201      	movs	r2, #1
 8006c06:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
      HAL_DSI_TearingEffectCallback(hdsi);
 8006c0a:	f7ff ff87 	bl	8006b1c <HAL_DSI_TearingEffectCallback>
 8006c0e:	6823      	ldr	r3, [r4, #0]
 8006c10:	e795      	b.n	8006b3e <HAL_DSI_IRQHandler+0x16>
 8006c12:	bf00      	nop

08006c14 <HAL_DSI_ConfigVideoMode>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
  /* Process locked */
  __HAL_LOCK(hdsi);
 8006c14:	7c03      	ldrb	r3, [r0, #16]
 8006c16:	2b01      	cmp	r3, #1
 8006c18:	f000 8113 	beq.w	8006e42 <HAL_DSI_ConfigVideoMode+0x22e>
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 8006c1c:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hdsi);
 8006c1e:	2201      	movs	r2, #1
{
 8006c20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hdsi);
 8006c24:	7402      	strb	r2, [r0, #16]
  if (VidCfg->ColorCoding == DSI_RGB666)
 8006c26:	4604      	mov	r4, r0
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 8006c28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  if (VidCfg->ColorCoding == DSI_RGB666)
 8006c2a:	6848      	ldr	r0, [r1, #4]
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 8006c2c:	f022 0201 	bic.w	r2, r2, #1
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
  hdsi->Instance->VPCR |= VidCfg->PacketSize;

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8006c30:	f8d1 8014 	ldr.w	r8, [r1, #20]
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 8006c34:	4e84      	ldr	r6, [pc, #528]	; (8006e48 <HAL_DSI_ConfigVideoMode+0x234>)
  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 8006c36:	2803      	cmp	r0, #3
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 8006c38:	4d84      	ldr	r5, [pc, #528]	; (8006e4c <HAL_DSI_ConfigVideoMode+0x238>)
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 8006c3a:	e9d1 ec03 	ldrd	lr, ip, [r1, #12]
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 8006c3e:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 8006c40:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8006c44:	f022 0201 	bic.w	r2, r2, #1
 8006c48:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 8006c4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c4e:	f022 0203 	bic.w	r2, r2, #3
 8006c52:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8006c54:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 8006c56:	ea47 070e 	orr.w	r7, r7, lr
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 8006c5a:	f8d1 e018 	ldr.w	lr, [r1, #24]
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8006c5e:	639f      	str	r7, [r3, #56]	; 0x38
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 8006c60:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006c62:	ea06 0602 	and.w	r6, r6, r2
 8006c66:	63de      	str	r6, [r3, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 8006c68:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006c6a:	ea42 020c 	orr.w	r2, r2, ip
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8006c6e:	f8d1 c000 	ldr.w	ip, [r1]
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 8006c72:	63da      	str	r2, [r3, #60]	; 0x3c
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 8006c74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006c76:	ea02 0205 	and.w	r2, r2, r5
 8006c7a:	641a      	str	r2, [r3, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8006c7c:	6c1f      	ldr	r7, [r3, #64]	; 0x40
 8006c7e:	ea47 0708 	orr.w	r7, r7, r8
 8006c82:	641f      	str	r7, [r3, #64]	; 0x40
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 8006c84:	6c5e      	ldr	r6, [r3, #68]	; 0x44
 8006c86:	ea06 0605 	and.w	r6, r6, r5
 8006c8a:	645e      	str	r6, [r3, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 8006c8c:	6c5d      	ldr	r5, [r3, #68]	; 0x44
 8006c8e:	ea45 050e 	orr.w	r5, r5, lr
 8006c92:	645d      	str	r5, [r3, #68]	; 0x44
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8006c94:	68dd      	ldr	r5, [r3, #12]
 8006c96:	f025 0503 	bic.w	r5, r5, #3
 8006c9a:	60dd      	str	r5, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8006c9c:	68da      	ldr	r2, [r3, #12]
 8006c9e:	ea42 020c 	orr.w	r2, r2, ip
 8006ca2:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8006ca4:	695d      	ldr	r5, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 8006ca6:	69cf      	ldr	r7, [r1, #28]
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8006ca8:	f025 0507 	bic.w	r5, r5, #7
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 8006cac:	e9d1 6208 	ldrd	r6, r2, [r1, #32]
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8006cb0:	615d      	str	r5, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 8006cb2:	ea42 0206 	orr.w	r2, r2, r6
 8006cb6:	695d      	ldr	r5, [r3, #20]
 8006cb8:	ea42 0207 	orr.w	r2, r2, r7
 8006cbc:	ea42 0205 	orr.w	r2, r2, r5
 8006cc0:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8006cc2:	691a      	ldr	r2, [r3, #16]
 8006cc4:	f022 020f 	bic.w	r2, r2, #15
 8006cc8:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 8006cca:	691a      	ldr	r2, [r3, #16]
 8006ccc:	ea42 0200 	orr.w	r2, r2, r0
 8006cd0:	611a      	str	r2, [r3, #16]
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 8006cd2:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8006cd6:	f022 020e 	bic.w	r2, r2, #14
 8006cda:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 8006cde:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8006ce2:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
 8006ce6:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  if (VidCfg->ColorCoding == DSI_RGB666)
 8006cea:	d107      	bne.n	8006cfc <HAL_DSI_ConfigVideoMode+0xe8>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 8006cec:	6918      	ldr	r0, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 8006cee:	688d      	ldr	r5, [r1, #8]
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 8006cf0:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 8006cf4:	6118      	str	r0, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 8006cf6:	691a      	ldr	r2, [r3, #16]
 8006cf8:	432a      	orrs	r2, r5
 8006cfa:	611a      	str	r2, [r3, #16]
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8006cfc:	6c9f      	ldr	r7, [r3, #72]	; 0x48
  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8006cfe:	2600      	movs	r6, #0
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8006d00:	4a53      	ldr	r2, [pc, #332]	; (8006e50 <HAL_DSI_ConfigVideoMode+0x23c>)
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8006d02:	6a88      	ldr	r0, [r1, #40]	; 0x28
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8006d04:	4017      	ands	r7, r2
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8006d06:	f8d1 c02c 	ldr.w	ip, [r1, #44]	; 0x2c
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 8006d0a:	f8d1 e030 	ldr.w	lr, [r1, #48]	; 0x30
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8006d0e:	649f      	str	r7, [r3, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8006d10:	6c9d      	ldr	r5, [r3, #72]	; 0x48
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 8006d12:	4f50      	ldr	r7, [pc, #320]	; (8006e54 <HAL_DSI_ConfigVideoMode+0x240>)
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8006d14:	4305      	orrs	r5, r0
 8006d16:	649d      	str	r5, [r3, #72]	; 0x48
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 8006d18:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8006d1a:	4010      	ands	r0, r2
 8006d1c:	64d8      	str	r0, [r3, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8006d1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 8006d20:	484d      	ldr	r0, [pc, #308]	; (8006e58 <HAL_DSI_ConfigVideoMode+0x244>)
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8006d22:	ea42 020c 	orr.w	r2, r2, ip
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8006d26:	f8d1 c034 	ldr.w	ip, [r1, #52]	; 0x34
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8006d2a:	64da      	str	r2, [r3, #76]	; 0x4c
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 8006d2c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006d2e:	4017      	ands	r7, r2
 8006d30:	651f      	str	r7, [r3, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 8006d32:	6d1d      	ldr	r5, [r3, #80]	; 0x50
 8006d34:	ea45 050e 	orr.w	r5, r5, lr
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 8006d38:	f8d1 e038 	ldr.w	lr, [r1, #56]	; 0x38
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 8006d3c:	651d      	str	r5, [r3, #80]	; 0x50
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 8006d3e:	6d5d      	ldr	r5, [r3, #84]	; 0x54
 8006d40:	4005      	ands	r5, r0
 8006d42:	655d      	str	r5, [r3, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8006d44:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006d46:	ea42 020c 	orr.w	r2, r2, ip
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 8006d4a:	f8d1 c03c 	ldr.w	ip, [r1, #60]	; 0x3c
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8006d4e:	655a      	str	r2, [r3, #84]	; 0x54
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 8006d50:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006d52:	4002      	ands	r2, r0
 8006d54:	659a      	str	r2, [r3, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 8006d56:	6d9f      	ldr	r7, [r3, #88]	; 0x58
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 8006d58:	4a3b      	ldr	r2, [pc, #236]	; (8006e48 <HAL_DSI_ConfigVideoMode+0x234>)
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 8006d5a:	ea47 070e 	orr.w	r7, r7, lr
 8006d5e:	659f      	str	r7, [r3, #88]	; 0x58
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 8006d60:	6ddf      	ldr	r7, [r3, #92]	; 0x5c
 8006d62:	4007      	ands	r7, r0

  return HAL_OK;
 8006d64:	4630      	mov	r0, r6
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 8006d66:	65df      	str	r7, [r3, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 8006d68:	6ddd      	ldr	r5, [r3, #92]	; 0x5c
 8006d6a:	ea45 050c 	orr.w	r5, r5, ip
 8006d6e:	65dd      	str	r5, [r3, #92]	; 0x5c
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 8006d70:	6e1d      	ldr	r5, [r3, #96]	; 0x60
 8006d72:	402a      	ands	r2, r5
 8006d74:	661a      	str	r2, [r3, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 8006d76:	6e1d      	ldr	r5, [r3, #96]	; 0x60
 8006d78:	6c0a      	ldr	r2, [r1, #64]	; 0x40
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 8006d7a:	f8d1 e044 	ldr.w	lr, [r1, #68]	; 0x44
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 8006d7e:	4315      	orrs	r5, r2
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 8006d80:	f8d1 c048 	ldr.w	ip, [r1, #72]	; 0x48
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 8006d84:	661d      	str	r5, [r3, #96]	; 0x60
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 8006d86:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 8006d88:	f427 4700 	bic.w	r7, r7, #32768	; 0x8000
 8006d8c:	639f      	str	r7, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 8006d8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d90:	ea42 020e 	orr.w	r2, r2, lr
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 8006d94:	f8d1 e04c 	ldr.w	lr, [r1, #76]	; 0x4c
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 8006d98:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 8006d9a:	699f      	ldr	r7, [r3, #24]
 8006d9c:	f427 077f 	bic.w	r7, r7, #16711680	; 0xff0000
 8006da0:	619f      	str	r7, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 8006da2:	699d      	ldr	r5, [r3, #24]
 8006da4:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 8006da8:	f8d1 c050 	ldr.w	ip, [r1, #80]	; 0x50
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 8006dac:	619d      	str	r5, [r3, #24]
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 8006dae:	699d      	ldr	r5, [r3, #24]
 8006db0:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 8006db4:	619d      	str	r5, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 8006db6:	699a      	ldr	r2, [r3, #24]
 8006db8:	ea42 020e 	orr.w	r2, r2, lr
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 8006dbc:	f8d1 e054 	ldr.w	lr, [r1, #84]	; 0x54
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 8006dc0:	619a      	str	r2, [r3, #24]
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 8006dc2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006dc4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006dc8:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 8006dca:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 8006dcc:	ea47 070c 	orr.w	r7, r7, ip
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 8006dd0:	f8d1 c058 	ldr.w	ip, [r1, #88]	; 0x58
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 8006dd4:	639f      	str	r7, [r3, #56]	; 0x38
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 8006dd6:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 8006dd8:	f427 5780 	bic.w	r7, r7, #4096	; 0x1000
 8006ddc:	639f      	str	r7, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 8006dde:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 8006de0:	ea45 050e 	orr.w	r5, r5, lr
 8006de4:	639d      	str	r5, [r3, #56]	; 0x38
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 8006de6:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 8006de8:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
 8006dec:	639d      	str	r5, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 8006dee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006df0:	ea42 020c 	orr.w	r2, r2, ip
 8006df4:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 8006df6:	6b9f      	ldr	r7, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8006df8:	6dcd      	ldr	r5, [r1, #92]	; 0x5c
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 8006dfa:	f427 6780 	bic.w	r7, r7, #1024	; 0x400
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 8006dfe:	f8d1 e060 	ldr.w	lr, [r1, #96]	; 0x60
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 8006e02:	639f      	str	r7, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8006e04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e06:	432a      	orrs	r2, r5
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 8006e08:	e9d1 c719 	ldrd	ip, r7, [r1, #100]	; 0x64
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8006e0c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 8006e0e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e10:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006e14:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 8006e16:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 8006e18:	ea45 050e 	orr.w	r5, r5, lr
 8006e1c:	639d      	str	r5, [r3, #56]	; 0x38
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 8006e1e:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 8006e20:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 8006e24:	639d      	str	r5, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 8006e26:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8006e28:	ea41 010c 	orr.w	r1, r1, ip
 8006e2c:	6399      	str	r1, [r3, #56]	; 0x38
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 8006e2e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8006e30:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 8006e34:	6399      	str	r1, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 8006e36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e38:	433a      	orrs	r2, r7
 8006e3a:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_UNLOCK(hdsi);
 8006e3c:	7426      	strb	r6, [r4, #16]
}
 8006e3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hdsi);
 8006e42:	2002      	movs	r0, #2
}
 8006e44:	4770      	bx	lr
 8006e46:	bf00      	nop
 8006e48:	ffffc000 	.word	0xffffc000
 8006e4c:	ffffe000 	.word	0xffffe000
 8006e50:	fffff000 	.word	0xfffff000
 8006e54:	ffff8000 	.word	0xffff8000
 8006e58:	fffffc00 	.word	0xfffffc00

08006e5c <HAL_DSI_ConfigFlowControl>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigFlowControl(DSI_HandleTypeDef *hdsi, uint32_t FlowControl)
{
  /* Process locked */
  __HAL_LOCK(hdsi);
 8006e5c:	7c02      	ldrb	r2, [r0, #16]
 8006e5e:	2a01      	cmp	r2, #1
 8006e60:	d00e      	beq.n	8006e80 <HAL_DSI_ConfigFlowControl+0x24>

  /* Check the parameters */
  assert_param(IS_DSI_FLOW_CONTROL(FlowControl));

  /* Set the DSI Host Protocol Configuration Register */
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 8006e62:	6802      	ldr	r2, [r0, #0]
 8006e64:	4603      	mov	r3, r0
{
 8006e66:	b430      	push	{r4, r5}
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 8006e68:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
  hdsi->Instance->PCR |= FlowControl;

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8006e6a:	2500      	movs	r5, #0
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 8006e6c:	f024 041f 	bic.w	r4, r4, #31

  return HAL_OK;
 8006e70:	4628      	mov	r0, r5
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 8006e72:	62d4      	str	r4, [r2, #44]	; 0x2c
  hdsi->Instance->PCR |= FlowControl;
 8006e74:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
 8006e76:	4321      	orrs	r1, r4
 8006e78:	62d1      	str	r1, [r2, #44]	; 0x2c
  __HAL_UNLOCK(hdsi);
 8006e7a:	741d      	strb	r5, [r3, #16]
}
 8006e7c:	bc30      	pop	{r4, r5}
 8006e7e:	4770      	bx	lr
  __HAL_LOCK(hdsi);
 8006e80:	2002      	movs	r0, #2
}
 8006e82:	4770      	bx	lr

08006e84 <HAL_DSI_Start>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
  /* Process locked */
  __HAL_LOCK(hdsi);
 8006e84:	7c03      	ldrb	r3, [r0, #16]
 8006e86:	2b01      	cmp	r3, #1
 8006e88:	d021      	beq.n	8006ece <HAL_DSI_Start+0x4a>

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 8006e8a:	6803      	ldr	r3, [r0, #0]
 8006e8c:	2100      	movs	r1, #0
 8006e8e:	4602      	mov	r2, r0
  __HAL_DSI_WRAPPER_ENABLE(hdsi);

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);

  return HAL_OK;
 8006e90:	4608      	mov	r0, r1
{
 8006e92:	b410      	push	{r4}
 8006e94:	b083      	sub	sp, #12
  __HAL_DSI_ENABLE(hdsi);
 8006e96:	9100      	str	r1, [sp, #0]
 8006e98:	685c      	ldr	r4, [r3, #4]
 8006e9a:	f044 0401 	orr.w	r4, r4, #1
 8006e9e:	605c      	str	r4, [r3, #4]
 8006ea0:	685c      	ldr	r4, [r3, #4]
 8006ea2:	f004 0401 	and.w	r4, r4, #1
 8006ea6:	9400      	str	r4, [sp, #0]
 8006ea8:	9c00      	ldr	r4, [sp, #0]
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 8006eaa:	9101      	str	r1, [sp, #4]
 8006eac:	f8d3 4404 	ldr.w	r4, [r3, #1028]	; 0x404
 8006eb0:	f044 0408 	orr.w	r4, r4, #8
 8006eb4:	f8c3 4404 	str.w	r4, [r3, #1028]	; 0x404
 8006eb8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
  __HAL_UNLOCK(hdsi);
 8006ebc:	7411      	strb	r1, [r2, #16]
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 8006ebe:	f003 0308 	and.w	r3, r3, #8
 8006ec2:	9301      	str	r3, [sp, #4]
 8006ec4:	9b01      	ldr	r3, [sp, #4]
}
 8006ec6:	b003      	add	sp, #12
 8006ec8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ecc:	4770      	bx	lr
  __HAL_LOCK(hdsi);
 8006ece:	2002      	movs	r0, #2
}
 8006ed0:	4770      	bx	lr
 8006ed2:	bf00      	nop

08006ed4 <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 8006ed4:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 8006ed6:	7c05      	ldrb	r5, [r0, #16]
{
 8006ed8:	b082      	sub	sp, #8
  __HAL_LOCK(hdsi);
 8006eda:	2d01      	cmp	r5, #1
 8006edc:	d00a      	beq.n	8006ef4 <HAL_DSI_ShortWrite+0x20>

   status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 8006ede:	9e06      	ldr	r6, [sp, #24]
  __HAL_LOCK(hdsi);
 8006ee0:	2501      	movs	r5, #1
 8006ee2:	4604      	mov	r4, r0
   status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 8006ee4:	9600      	str	r6, [sp, #0]
  __HAL_LOCK(hdsi);
 8006ee6:	7405      	strb	r5, [r0, #16]
   status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 8006ee8:	f7ff fd38 	bl	800695c <DSI_ShortWrite>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8006eec:	2300      	movs	r3, #0
 8006eee:	7423      	strb	r3, [r4, #16]

  return status;
}
 8006ef0:	b002      	add	sp, #8
 8006ef2:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hdsi);
 8006ef4:	2002      	movs	r0, #2
}
 8006ef6:	b002      	add	sp, #8
 8006ef8:	bd70      	pop	{r4, r5, r6, pc}
 8006efa:	bf00      	nop

08006efc <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t *ParametersTable)
{
 8006efc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f00:	4698      	mov	r8, r3
  uint32_t tickstart;
  uint32_t fifoword;
  uint8_t *pparams = ParametersTable;

  /* Process locked */
  __HAL_LOCK(hdsi);
 8006f02:	7c03      	ldrb	r3, [r0, #16]
{
 8006f04:	9e08      	ldr	r6, [sp, #32]
  __HAL_LOCK(hdsi);
 8006f06:	2b01      	cmp	r3, #1
 8006f08:	d05e      	beq.n	8006fc8 <HAL_DSI_LongWrite+0xcc>
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	4607      	mov	r7, r0
 8006f0e:	4689      	mov	r9, r1
 8006f10:	4692      	mov	sl, r2
 8006f12:	7403      	strb	r3, [r0, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 8006f14:	f7fe fd14 	bl	8005940 <HAL_GetTick>
 8006f18:	4605      	mov	r5, r0

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8006f1a:	e005      	b.n	8006f28 <HAL_DSI_LongWrite+0x2c>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8006f1c:	f7fe fd10 	bl	8005940 <HAL_GetTick>
 8006f20:	1b40      	subs	r0, r0, r5
 8006f22:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8006f26:	d84b      	bhi.n	8006fc0 <HAL_DSI_LongWrite+0xc4>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8006f28:	6839      	ldr	r1, [r7, #0]
 8006f2a:	6f4c      	ldr	r4, [r1, #116]	; 0x74
 8006f2c:	f014 0401 	ands.w	r4, r4, #1
 8006f30:	d0f4      	beq.n	8006f1c <HAL_DSI_LongWrite+0x20>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 8006f32:	4640      	mov	r0, r8
 8006f34:	2803      	cmp	r0, #3
 8006f36:	bf28      	it	cs
 8006f38:	2003      	movcs	r0, #3

  for (count = 0U; count < nbBytes; count++)
 8006f3a:	f1b8 0f00 	cmp.w	r8, #0
 8006f3e:	d046      	beq.n	8006fce <HAL_DSI_LongWrite+0xd2>
 8006f40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f42:	1e5c      	subs	r4, r3, #1
 8006f44:	2300      	movs	r3, #0
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 8006f46:	3301      	adds	r3, #1
 8006f48:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 8006f4c:	00dd      	lsls	r5, r3, #3
  for (count = 0U; count < nbBytes; count++)
 8006f4e:	4283      	cmp	r3, r0
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 8006f50:	fa02 f205 	lsl.w	r2, r2, r5
 8006f54:	ea46 0602 	orr.w	r6, r6, r2
  for (count = 0U; count < nbBytes; count++)
 8006f58:	d3f5      	bcc.n	8006f46 <HAL_DSI_LongWrite+0x4a>
  }
  hdsi->Instance->GPDR = fifoword;

  uicounter = NbParams - nbBytes;
  pparams += nbBytes;
 8006f5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  hdsi->Instance->GPDR = fifoword;
 8006f5c:	670e      	str	r6, [r1, #112]	; 0x70
  pparams += nbBytes;
 8006f5e:	181e      	adds	r6, r3, r0
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 8006f60:	ebb8 0000 	subs.w	r0, r8, r0
 8006f64:	d017      	beq.n	8006f96 <HAL_DSI_LongWrite+0x9a>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 8006f66:	2804      	cmp	r0, #4
 8006f68:	4684      	mov	ip, r0
 8006f6a:	f04f 0500 	mov.w	r5, #0
 8006f6e:	bf28      	it	cs
 8006f70:	f04f 0c04 	movcs.w	ip, #4
    fifoword = 0U;
 8006f74:	462b      	mov	r3, r5
 8006f76:	eb06 020c 	add.w	r2, r6, ip
    for (count = 0U; count < nbBytes; count++)
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 8006f7a:	f816 4b01 	ldrb.w	r4, [r6], #1
 8006f7e:	40ac      	lsls	r4, r5
    for (count = 0U; count < nbBytes; count++)
 8006f80:	42b2      	cmp	r2, r6
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 8006f82:	f105 0508 	add.w	r5, r5, #8
 8006f86:	ea43 0304 	orr.w	r3, r3, r4
    for (count = 0U; count < nbBytes; count++)
 8006f8a:	d1f6      	bne.n	8006f7a <HAL_DSI_LongWrite+0x7e>
  while (uicounter != 0U)
 8006f8c:	ebb0 000c 	subs.w	r0, r0, ip
    }
    hdsi->Instance->GPDR = fifoword;

    uicounter -= nbBytes;
    pparams += nbBytes;
 8006f90:	4616      	mov	r6, r2
    hdsi->Instance->GPDR = fifoword;
 8006f92:	670b      	str	r3, [r1, #112]	; 0x70
  while (uicounter != 0U)
 8006f94:	d1e7      	bne.n	8006f66 <HAL_DSI_LongWrite+0x6a>

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 8006f96:	f108 0801 	add.w	r8, r8, #1
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8006f9a:	ea4a 1389 	orr.w	r3, sl, r9, lsl #6
                         (((NbParams + 1U) & 0xFF00U) >> 8U));

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8006f9e:	2200      	movs	r2, #0
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8006fa0:	ea4f 2908 	mov.w	r9, r8, lsl #8

  return HAL_OK;
 8006fa4:	4610      	mov	r0, r2
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8006fa6:	46c8      	mov	r8, r9
 8006fa8:	fa1f f989 	uxth.w	r9, r9
 8006fac:	f408 087f 	and.w	r8, r8, #16711680	; 0xff0000
 8006fb0:	ea43 0309 	orr.w	r3, r3, r9
 8006fb4:	ea43 0308 	orr.w	r3, r3, r8
 8006fb8:	66cb      	str	r3, [r1, #108]	; 0x6c
  __HAL_UNLOCK(hdsi);
 8006fba:	743a      	strb	r2, [r7, #16]
}
 8006fbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      return HAL_TIMEOUT;
 8006fc0:	2003      	movs	r0, #3
      __HAL_UNLOCK(hdsi);
 8006fc2:	743c      	strb	r4, [r7, #16]
}
 8006fc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(hdsi);
 8006fc8:	2002      	movs	r0, #2
}
 8006fca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  hdsi->Instance->GPDR = fifoword;
 8006fce:	670e      	str	r6, [r1, #112]	; 0x70
  while (uicounter != 0U)
 8006fd0:	e7e1      	b.n	8006f96 <HAL_DSI_LongWrite+0x9a>
 8006fd2:	bf00      	nop

08006fd4 <HAL_DSI_Read>:
                               uint8_t *Array,
                               uint32_t Size,
                               uint32_t Mode,
                               uint32_t DCSCmd,
                               uint8_t *ParametersTable)
{
 8006fd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fd8:	4615      	mov	r5, r2
  uint32_t fifoword;
  uint32_t nbbytes;
  uint32_t count;

  /* Process locked */
  __HAL_LOCK(hdsi);
 8006fda:	7c02      	ldrb	r2, [r0, #16]
{
 8006fdc:	b082      	sub	sp, #8
  __HAL_LOCK(hdsi);
 8006fde:	2a01      	cmp	r2, #1
{
 8006fe0:	9c08      	ldr	r4, [sp, #32]
  __HAL_LOCK(hdsi);
 8006fe2:	d070      	beq.n	80070c6 <HAL_DSI_Read+0xf2>
 8006fe4:	461e      	mov	r6, r3
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	4607      	mov	r7, r0
 8006fea:	4688      	mov	r8, r1

  /* Check the parameters */
  assert_param(IS_DSI_READ_PACKET_TYPE(Mode));

  if (datasize > 2U)
 8006fec:	2e02      	cmp	r6, #2
  __HAL_LOCK(hdsi);
 8006fee:	7403      	strb	r3, [r0, #16]
  if (datasize > 2U)
 8006ff0:	d80d      	bhi.n	800700e <HAL_DSI_Read+0x3a>
      return HAL_ERROR;
    }
  }

  /* Configure the packet to read command */
  if (Mode == DSI_DCS_SHORT_PKT_READ)
 8006ff2:	2c06      	cmp	r4, #6
 8006ff4:	d017      	beq.n	8007026 <HAL_DSI_Read+0x52>
  {
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, DCSCmd, 0U);
  }
  else if (Mode == DSI_GEN_SHORT_PKT_READ_P0)
 8006ff6:	2c04      	cmp	r4, #4
 8006ff8:	d04f      	beq.n	800709a <HAL_DSI_Read+0xc6>
  {
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, 0U, 0U);
  }
  else if (Mode == DSI_GEN_SHORT_PKT_READ_P1)
 8006ffa:	2c14      	cmp	r4, #20
 8006ffc:	d067      	beq.n	80070ce <HAL_DSI_Read+0xfa>
  {
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, ParametersTable[0U], 0U);
  }
  else if (Mode == DSI_GEN_SHORT_PKT_READ_P2)
 8006ffe:	2c24      	cmp	r4, #36	; 0x24
 8007000:	d052      	beq.n	80070a8 <HAL_DSI_Read+0xd4>
      __HAL_UNLOCK(hdsi);
 8007002:	2300      	movs	r3, #0
      return HAL_ERROR;
 8007004:	2001      	movs	r0, #1
      __HAL_UNLOCK(hdsi);
 8007006:	743b      	strb	r3, [r7, #16]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);

  return HAL_OK;
}
 8007008:	b002      	add	sp, #8
 800700a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (DSI_ShortWrite(hdsi, ChannelNbr, DSI_MAX_RETURN_PKT_SIZE, ((datasize) & 0xFFU),
 800700e:	f3c6 2c07 	ubfx	ip, r6, #8, #8
 8007012:	b2f3      	uxtb	r3, r6
 8007014:	2237      	movs	r2, #55	; 0x37
 8007016:	f8cd c000 	str.w	ip, [sp]
 800701a:	f7ff fc9f 	bl	800695c <DSI_ShortWrite>
 800701e:	2800      	cmp	r0, #0
 8007020:	d1ef      	bne.n	8007002 <HAL_DSI_Read+0x2e>
  if (Mode == DSI_DCS_SHORT_PKT_READ)
 8007022:	2c06      	cmp	r4, #6
 8007024:	d1e7      	bne.n	8006ff6 <HAL_DSI_Read+0x22>
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8007026:	9b09      	ldr	r3, [sp, #36]	; 0x24
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, DCSCmd, 0U);
 8007028:	6839      	ldr	r1, [r7, #0]
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 800702a:	021a      	lsls	r2, r3, #8
 800702c:	ea42 1388 	orr.w	r3, r2, r8, lsl #6
 8007030:	f043 0306 	orr.w	r3, r3, #6
 8007034:	66cb      	str	r3, [r1, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8007036:	f7fe fc83 	bl	8005940 <HAL_GetTick>
 800703a:	4680      	mov	r8, r0
  while (((int32_t)(datasize)) > 0)
 800703c:	e006      	b.n	800704c <HAL_DSI_Read+0x78>
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 800703e:	f7fe fc7f 	bl	8005940 <HAL_GetTick>
 8007042:	eba0 0008 	sub.w	r0, r0, r8
 8007046:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800704a:	d81b      	bhi.n	8007084 <HAL_DSI_Read+0xb0>
  while (((int32_t)(datasize)) > 0)
 800704c:	2e00      	cmp	r6, #0
 800704e:	dd1f      	ble.n	8007090 <HAL_DSI_Read+0xbc>
    if ((hdsi->Instance->GPSR & DSI_GPSR_PRDFE) == 0U)
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	6f59      	ldr	r1, [r3, #116]	; 0x74
 8007054:	f011 0110 	ands.w	r1, r1, #16
 8007058:	d1f1      	bne.n	800703e <HAL_DSI_Read+0x6a>
      nbbytes = (datasize < 4U) ? datasize : 4U;
 800705a:	2e04      	cmp	r6, #4
 800705c:	4630      	mov	r0, r6
      fifoword = hdsi->Instance->GPDR;
 800705e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      nbbytes = (datasize < 4U) ? datasize : 4U;
 8007060:	bf28      	it	cs
 8007062:	2004      	movcs	r0, #4
      for (count = 0U; count < nbbytes; count++)
 8007064:	182b      	adds	r3, r5, r0
        *pdata = (uint8_t)(fifoword >> (8U * count));
 8007066:	fa22 f401 	lsr.w	r4, r2, r1
 800706a:	3108      	adds	r1, #8
 800706c:	f805 4b01 	strb.w	r4, [r5], #1
      for (count = 0U; count < nbbytes; count++)
 8007070:	429d      	cmp	r5, r3
 8007072:	d1f8      	bne.n	8007066 <HAL_DSI_Read+0x92>
 8007074:	1a36      	subs	r6, r6, r0
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8007076:	f7fe fc63 	bl	8005940 <HAL_GetTick>
 800707a:	eba0 0008 	sub.w	r0, r0, r8
 800707e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8007082:	d9e3      	bls.n	800704c <HAL_DSI_Read+0x78>
      __HAL_UNLOCK(hdsi);
 8007084:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 8007086:	2003      	movs	r0, #3
      __HAL_UNLOCK(hdsi);
 8007088:	743b      	strb	r3, [r7, #16]
}
 800708a:	b002      	add	sp, #8
 800708c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_UNLOCK(hdsi);
 8007090:	2000      	movs	r0, #0
 8007092:	7438      	strb	r0, [r7, #16]
}
 8007094:	b002      	add	sp, #8
 8007096:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 800709a:	ea4f 1388 	mov.w	r3, r8, lsl #6
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, 0U, 0U);
 800709e:	683a      	ldr	r2, [r7, #0]
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 80070a0:	f043 0304 	orr.w	r3, r3, #4
 80070a4:	66d3      	str	r3, [r2, #108]	; 0x6c
}
 80070a6:	e7c6      	b.n	8007036 <HAL_DSI_Read+0x62>
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, ParametersTable[0U], ParametersTable[1U]);
 80070a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 80070aa:	ea4f 1388 	mov.w	r3, r8, lsl #6
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, ParametersTable[0U], ParametersTable[1U]);
 80070ae:	990a      	ldr	r1, [sp, #40]	; 0x28
 80070b0:	7852      	ldrb	r2, [r2, #1]
 80070b2:	7809      	ldrb	r1, [r1, #0]
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 80070b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, ParametersTable[0U], ParametersTable[1U]);
 80070b8:	683a      	ldr	r2, [r7, #0]
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 80070ba:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80070be:	f043 0324 	orr.w	r3, r3, #36	; 0x24
 80070c2:	66d3      	str	r3, [r2, #108]	; 0x6c
}
 80070c4:	e7b7      	b.n	8007036 <HAL_DSI_Read+0x62>
  __HAL_LOCK(hdsi);
 80070c6:	2002      	movs	r0, #2
}
 80070c8:	b002      	add	sp, #8
 80070ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, ParametersTable[0U], 0U);
 80070ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 80070d0:	ea4f 1388 	mov.w	r3, r8, lsl #6
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, ParametersTable[0U], 0U);
 80070d4:	7811      	ldrb	r1, [r2, #0]
 80070d6:	683a      	ldr	r2, [r7, #0]
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 80070d8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80070dc:	f043 0314 	orr.w	r3, r3, #20
 80070e0:	66d3      	str	r3, [r2, #108]	; 0x6c
}
 80070e2:	e7a8      	b.n	8007036 <HAL_DSI_Read+0x62>

080070e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80070e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80070e8:	680e      	ldr	r6, [r1, #0]
{
 80070ea:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80070ec:	2e00      	cmp	r6, #0
 80070ee:	f000 80d3 	beq.w	8007298 <HAL_GPIO_Init+0x1b4>
  uint32_t position = 0x00U;
 80070f2:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80070f4:	f8df a220 	ldr.w	sl, [pc, #544]	; 8007318 <HAL_GPIO_Init+0x234>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80070f8:	f8df b220 	ldr.w	fp, [pc, #544]	; 800731c <HAL_GPIO_Init+0x238>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80070fc:	46b1      	mov	r9, r6
 80070fe:	e020      	b.n	8007142 <HAL_GPIO_Init+0x5e>
        temp = GPIOx->AFR[position >> 3U];
 8007100:	08da      	lsrs	r2, r3, #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007102:	f003 0c07 	and.w	ip, r3, #7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007106:	f004 0403 	and.w	r4, r4, #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800710a:	f04f 0e0f 	mov.w	lr, #15
 800710e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007112:	690e      	ldr	r6, [r1, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007114:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007118:	fa04 f707 	lsl.w	r7, r4, r7
        temp = GPIOx->AFR[position >> 3U];
 800711c:	6a14      	ldr	r4, [r2, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800711e:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007122:	fa06 f60c 	lsl.w	r6, r6, ip
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007126:	ea24 0c0e 	bic.w	ip, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800712a:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3U] = temp;
 800712e:	6216      	str	r6, [r2, #32]
      temp = GPIOx->MODER;
 8007130:	6802      	ldr	r2, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007132:	4015      	ands	r5, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007134:	433d      	orrs	r5, r7
      GPIOx->MODER = temp;
 8007136:	6005      	str	r5, [r0, #0]
        }
        EXTI->FTSR1 = temp;
      }
    }

    position++;
 8007138:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800713a:	fa39 f203 	lsrs.w	r2, r9, r3
 800713e:	f000 80ab 	beq.w	8007298 <HAL_GPIO_Init+0x1b4>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007142:	2201      	movs	r2, #1
 8007144:	409a      	lsls	r2, r3
    if (iocurrent != 0x00U)
 8007146:	ea12 0809 	ands.w	r8, r2, r9
 800714a:	d0f5      	beq.n	8007138 <HAL_GPIO_Init+0x54>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800714c:	684c      	ldr	r4, [r1, #4]
 800714e:	005f      	lsls	r7, r3, #1
 8007150:	f024 0c10 	bic.w	ip, r4, #16
 8007154:	f10c 35ff 	add.w	r5, ip, #4294967295
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007158:	2d01      	cmp	r5, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800715a:	f04f 0503 	mov.w	r5, #3
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800715e:	f200 809e 	bhi.w	800729e <HAL_GPIO_Init+0x1ba>
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007162:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp = GPIOx->OSPEEDR;
 8007166:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800716a:	40bd      	lsls	r5, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800716c:	409e      	lsls	r6, r3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800716e:	ea2e 0e05 	bic.w	lr, lr, r5
 8007172:	43ed      	mvns	r5, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007174:	9601      	str	r6, [sp, #4]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007176:	68ce      	ldr	r6, [r1, #12]
 8007178:	40be      	lsls	r6, r7
 800717a:	ea46 0e0e 	orr.w	lr, r6, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800717e:	9e01      	ldr	r6, [sp, #4]
        GPIOx->OSPEEDR = temp;
 8007180:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 8007184:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007188:	ea2e 0202 	bic.w	r2, lr, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800718c:	4316      	orrs	r6, r2
        GPIOx->OTYPER = temp;
 800718e:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 8007190:	68c6      	ldr	r6, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007192:	f1bc 0f02 	cmp.w	ip, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007196:	688a      	ldr	r2, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007198:	ea06 0605 	and.w	r6, r6, r5
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800719c:	fa02 f207 	lsl.w	r2, r2, r7
 80071a0:	ea42 0206 	orr.w	r2, r2, r6
      GPIOx->PUPDR = temp;
 80071a4:	60c2      	str	r2, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80071a6:	d0ab      	beq.n	8007100 <HAL_GPIO_Init+0x1c>
      temp = GPIOx->MODER;
 80071a8:	6806      	ldr	r6, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80071aa:	f004 0203 	and.w	r2, r4, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80071ae:	402e      	ands	r6, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80071b0:	fa02 f707 	lsl.w	r7, r2, r7
 80071b4:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 80071b6:	6006      	str	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80071b8:	00e6      	lsls	r6, r4, #3
 80071ba:	d5bd      	bpl.n	8007138 <HAL_GPIO_Init+0x54>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80071bc:	f8da 60f4 	ldr.w	r6, [sl, #244]	; 0xf4
 80071c0:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80071c4:	f003 0203 	and.w	r2, r3, #3
 80071c8:	250f      	movs	r5, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80071ca:	f046 0602 	orr.w	r6, r6, #2
 80071ce:	f107 47b0 	add.w	r7, r7, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80071d2:	0092      	lsls	r2, r2, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80071d4:	f8ca 60f4 	str.w	r6, [sl, #244]	; 0xf4
 80071d8:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80071dc:	f8da 60f4 	ldr.w	r6, [sl, #244]	; 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80071e0:	fa05 fc02 	lsl.w	ip, r5, r2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80071e4:	f006 0602 	and.w	r6, r6, #2
 80071e8:	9603      	str	r6, [sp, #12]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80071ea:	4e42      	ldr	r6, [pc, #264]	; (80072f4 <HAL_GPIO_Init+0x210>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80071ec:	9d03      	ldr	r5, [sp, #12]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80071ee:	42b0      	cmp	r0, r6
        temp = SYSCFG->EXTICR[position >> 2U];
 80071f0:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80071f2:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80071f6:	d020      	beq.n	800723a <HAL_GPIO_Init+0x156>
 80071f8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80071fc:	42b0      	cmp	r0, r6
 80071fe:	d056      	beq.n	80072ae <HAL_GPIO_Init+0x1ca>
 8007200:	4e3d      	ldr	r6, [pc, #244]	; (80072f8 <HAL_GPIO_Init+0x214>)
 8007202:	42b0      	cmp	r0, r6
 8007204:	d058      	beq.n	80072b8 <HAL_GPIO_Init+0x1d4>
 8007206:	4e3d      	ldr	r6, [pc, #244]	; (80072fc <HAL_GPIO_Init+0x218>)
 8007208:	42b0      	cmp	r0, r6
 800720a:	d04b      	beq.n	80072a4 <HAL_GPIO_Init+0x1c0>
 800720c:	4e3c      	ldr	r6, [pc, #240]	; (8007300 <HAL_GPIO_Init+0x21c>)
 800720e:	42b0      	cmp	r0, r6
 8007210:	d05c      	beq.n	80072cc <HAL_GPIO_Init+0x1e8>
 8007212:	4e3c      	ldr	r6, [pc, #240]	; (8007304 <HAL_GPIO_Init+0x220>)
 8007214:	42b0      	cmp	r0, r6
 8007216:	d05e      	beq.n	80072d6 <HAL_GPIO_Init+0x1f2>
 8007218:	4e3b      	ldr	r6, [pc, #236]	; (8007308 <HAL_GPIO_Init+0x224>)
 800721a:	42b0      	cmp	r0, r6
 800721c:	d051      	beq.n	80072c2 <HAL_GPIO_Init+0x1de>
 800721e:	4e3b      	ldr	r6, [pc, #236]	; (800730c <HAL_GPIO_Init+0x228>)
 8007220:	42b0      	cmp	r0, r6
 8007222:	d05d      	beq.n	80072e0 <HAL_GPIO_Init+0x1fc>
 8007224:	4e3a      	ldr	r6, [pc, #232]	; (8007310 <HAL_GPIO_Init+0x22c>)
 8007226:	42b0      	cmp	r0, r6
 8007228:	d05f      	beq.n	80072ea <HAL_GPIO_Init+0x206>
 800722a:	4e3a      	ldr	r6, [pc, #232]	; (8007314 <HAL_GPIO_Init+0x230>)
 800722c:	42b0      	cmp	r0, r6
 800722e:	bf0c      	ite	eq
 8007230:	2609      	moveq	r6, #9
 8007232:	260a      	movne	r6, #10
 8007234:	fa06 f202 	lsl.w	r2, r6, r2
 8007238:	4315      	orrs	r5, r2
        SYSCFG->EXTICR[position >> 2U] = temp;
 800723a:	60bd      	str	r5, [r7, #8]
        temp &= ~(iocurrent);
 800723c:	ea6f 0608 	mvn.w	r6, r8
        temp = EXTI_CurrentCPU->IMR1;
 8007240:	f8db 2000 	ldr.w	r2, [fp]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007244:	03e5      	lsls	r5, r4, #15
    position++;
 8007246:	f103 0301 	add.w	r3, r3, #1
        temp &= ~(iocurrent);
 800724a:	bf54      	ite	pl
 800724c:	4032      	andpl	r2, r6
          temp |= iocurrent;
 800724e:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI_CurrentCPU->IMR1 = temp;
 8007252:	f8cb 2000 	str.w	r2, [fp]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007256:	03a2      	lsls	r2, r4, #14
        temp = EXTI_CurrentCPU->EMR1;
 8007258:	f8db 5004 	ldr.w	r5, [fp, #4]
        temp = EXTI->RTSR1;
 800725c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8007260:	bf54      	ite	pl
 8007262:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8007264:	ea48 0505 	orrmi.w	r5, r8, r5
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007268:	02e7      	lsls	r7, r4, #11
        EXTI_CurrentCPU->EMR1 = temp;
 800726a:	f8cb 5004 	str.w	r5, [fp, #4]
        temp = EXTI->RTSR1;
 800726e:	6815      	ldr	r5, [r2, #0]
        EXTI->RTSR1 = temp;
 8007270:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8007274:	bf54      	ite	pl
 8007276:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8007278:	ea48 0505 	orrmi.w	r5, r8, r5
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800727c:	02a4      	lsls	r4, r4, #10
        EXTI->FTSR1 = temp;
 800727e:	f04f 44b0 	mov.w	r4, #1476395008	; 0x58000000
        EXTI->RTSR1 = temp;
 8007282:	6015      	str	r5, [r2, #0]
        temp = EXTI->FTSR1;
 8007284:	6852      	ldr	r2, [r2, #4]
        temp &= ~(iocurrent);
 8007286:	bf54      	ite	pl
 8007288:	4032      	andpl	r2, r6
          temp |= iocurrent;
 800728a:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR1 = temp;
 800728e:	6062      	str	r2, [r4, #4]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007290:	fa39 f203 	lsrs.w	r2, r9, r3
 8007294:	f47f af55 	bne.w	8007142 <HAL_GPIO_Init+0x5e>
  }
}
 8007298:	b005      	add	sp, #20
 800729a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800729e:	40bd      	lsls	r5, r7
 80072a0:	43ed      	mvns	r5, r5
 80072a2:	e775      	b.n	8007190 <HAL_GPIO_Init+0xac>
 80072a4:	2603      	movs	r6, #3
 80072a6:	fa06 f202 	lsl.w	r2, r6, r2
 80072aa:	4315      	orrs	r5, r2
 80072ac:	e7c5      	b.n	800723a <HAL_GPIO_Init+0x156>
 80072ae:	2601      	movs	r6, #1
 80072b0:	fa06 f202 	lsl.w	r2, r6, r2
 80072b4:	4315      	orrs	r5, r2
 80072b6:	e7c0      	b.n	800723a <HAL_GPIO_Init+0x156>
 80072b8:	2602      	movs	r6, #2
 80072ba:	fa06 f202 	lsl.w	r2, r6, r2
 80072be:	4315      	orrs	r5, r2
 80072c0:	e7bb      	b.n	800723a <HAL_GPIO_Init+0x156>
 80072c2:	2606      	movs	r6, #6
 80072c4:	fa06 f202 	lsl.w	r2, r6, r2
 80072c8:	4315      	orrs	r5, r2
 80072ca:	e7b6      	b.n	800723a <HAL_GPIO_Init+0x156>
 80072cc:	2604      	movs	r6, #4
 80072ce:	fa06 f202 	lsl.w	r2, r6, r2
 80072d2:	4315      	orrs	r5, r2
 80072d4:	e7b1      	b.n	800723a <HAL_GPIO_Init+0x156>
 80072d6:	2605      	movs	r6, #5
 80072d8:	fa06 f202 	lsl.w	r2, r6, r2
 80072dc:	4315      	orrs	r5, r2
 80072de:	e7ac      	b.n	800723a <HAL_GPIO_Init+0x156>
 80072e0:	2607      	movs	r6, #7
 80072e2:	fa06 f202 	lsl.w	r2, r6, r2
 80072e6:	4315      	orrs	r5, r2
 80072e8:	e7a7      	b.n	800723a <HAL_GPIO_Init+0x156>
 80072ea:	2608      	movs	r6, #8
 80072ec:	fa06 f202 	lsl.w	r2, r6, r2
 80072f0:	4315      	orrs	r5, r2
 80072f2:	e7a2      	b.n	800723a <HAL_GPIO_Init+0x156>
 80072f4:	58020000 	.word	0x58020000
 80072f8:	58020800 	.word	0x58020800
 80072fc:	58020c00 	.word	0x58020c00
 8007300:	58021000 	.word	0x58021000
 8007304:	58021400 	.word	0x58021400
 8007308:	58021800 	.word	0x58021800
 800730c:	58021c00 	.word	0x58021c00
 8007310:	58022000 	.word	0x58022000
 8007314:	58022400 	.word	0x58022400
 8007318:	58024400 	.word	0x58024400
 800731c:	58000080 	.word	0x58000080

08007320 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007320:	b902      	cbnz	r2, 8007324 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007322:	0409      	lsls	r1, r1, #16
 8007324:	6181      	str	r1, [r0, #24]
  }
}
 8007326:	4770      	bx	lr

08007328 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007328:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800732a:	ea01 0203 	and.w	r2, r1, r3
 800732e:	ea21 0103 	bic.w	r1, r1, r3
 8007332:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007336:	6181      	str	r1, [r0, #24]
}
 8007338:	4770      	bx	lr
 800733a:	bf00      	nop

0800733c <HAL_HSEM_FastTake>:
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 800733c:	4a04      	ldr	r2, [pc, #16]	; (8007350 <HAL_HSEM_FastTake+0x14>)
 800733e:	3020      	adds	r0, #32
 8007340:	4b04      	ldr	r3, [pc, #16]	; (8007354 <HAL_HSEM_FastTake+0x18>)
 8007342:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
}
 8007346:	1ac0      	subs	r0, r0, r3
 8007348:	bf18      	it	ne
 800734a:	2001      	movne	r0, #1
 800734c:	4770      	bx	lr
 800734e:	bf00      	nop
 8007350:	58026400 	.word	0x58026400
 8007354:	80000300 	.word	0x80000300

08007358 <HAL_HSEM_Release>:

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8007358:	4b02      	ldr	r3, [pc, #8]	; (8007364 <HAL_HSEM_Release+0xc>)
 800735a:	f441 7140 	orr.w	r1, r1, #768	; 0x300
 800735e:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
#endif

}
 8007362:	4770      	bx	lr
 8007364:	58026400 	.word	0x58026400

08007368 <LTDC_SetConfig>:
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8007368:	01d2      	lsls	r2, r2, #7

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
  tmp2 = (pLayerCfg->Alpha0 << 24U);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 800736a:	f04f 0c00 	mov.w	ip, #0
{
 800736e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8007372:	3284      	adds	r2, #132	; 0x84
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8007374:	6804      	ldr	r4, [r0, #0]
 8007376:	6848      	ldr	r0, [r1, #4]
{
 8007378:	b083      	sub	sp, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800737a:	18a3      	adds	r3, r4, r2
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800737c:	68e5      	ldr	r5, [r4, #12]
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800737e:	f8d1 800c 	ldr.w	r8, [r1, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8007382:	f8d3 e004 	ldr.w	lr, [r3, #4]
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8007386:	f3c5 450b 	ubfx	r5, r5, #16, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800738a:	680e      	ldr	r6, [r1, #0]
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800738c:	eb05 0a00 	add.w	sl, r5, r0
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8007390:	f40e 4570 	and.w	r5, lr, #61440	; 0xf000
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8007394:	9001      	str	r0, [sp, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8007396:	f106 0b01 	add.w	fp, r6, #1
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800739a:	6888      	ldr	r0, [r1, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800739c:	605d      	str	r5, [r3, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800739e:	68e5      	ldr	r5, [r4, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80073a0:	f100 0901 	add.w	r9, r0, #1
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80073a4:	f8d1 e010 	ldr.w	lr, [r1, #16]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80073a8:	f3c5 450b 	ubfx	r5, r5, #16, #12
  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80073ac:	4f38      	ldr	r7, [pc, #224]	; (8007490 <LTDC_SetConfig+0x128>)
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80073ae:	445d      	add	r5, fp
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80073b0:	f8d1 b018 	ldr.w	fp, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80073b4:	ea45 450a 	orr.w	r5, r5, sl, lsl #16
 80073b8:	605d      	str	r5, [r3, #4]
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80073ba:	f8d4 a00c 	ldr.w	sl, [r4, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80073be:	689d      	ldr	r5, [r3, #8]
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80073c0:	f3ca 0a0a 	ubfx	sl, sl, #0, #11
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80073c4:	f405 4570 	and.w	r5, r5, #61440	; 0xf000
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80073c8:	44c2      	add	sl, r8
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80073ca:	f8d1 8014 	ldr.w	r8, [r1, #20]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80073ce:	609d      	str	r5, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80073d0:	68e5      	ldr	r5, [r4, #12]
 80073d2:	f3c5 050a 	ubfx	r5, r5, #0, #11
 80073d6:	444d      	add	r5, r9
 80073d8:	ea45 450a 	orr.w	r5, r5, sl, lsl #16
 80073dc:	609d      	str	r5, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80073de:	691d      	ldr	r5, [r3, #16]
 80073e0:	f025 0507 	bic.w	r5, r5, #7
 80073e4:	611d      	str	r5, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80073e6:	f8c3 e010 	str.w	lr, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80073ea:	699d      	ldr	r5, [r3, #24]
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80073ec:	f891 a031 	ldrb.w	sl, [r1, #49]	; 0x31
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80073f0:	f891 9032 	ldrb.w	r9, [r1, #50]	; 0x32
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80073f4:	f8c3 c018 	str.w	ip, [r3, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80073f8:	f891 5030 	ldrb.w	r5, [r1, #48]	; 0x30
 80073fc:	ea45 650b 	orr.w	r5, r5, fp, lsl #24
 8007400:	ea45 250a 	orr.w	r5, r5, sl, lsl #8
 8007404:	ea45 4509 	orr.w	r5, r5, r9, lsl #16
 8007408:	619d      	str	r5, [r3, #24]
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800740a:	695d      	ldr	r5, [r3, #20]
 800740c:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 8007410:	615d      	str	r5, [r3, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8007412:	f8c3 8014 	str.w	r8, [r3, #20]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8007416:	69dd      	ldr	r5, [r3, #28]
 8007418:	402f      	ands	r7, r5
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800741a:	69cd      	ldr	r5, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800741c:	61df      	str	r7, [r3, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800741e:	e9d1 0708 	ldrd	r0, r7, [r1, #32]
 8007422:	4305      	orrs	r5, r0
 8007424:	61dd      	str	r5, [r3, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8007426:	6a9d      	ldr	r5, [r3, #40]	; 0x28
 8007428:	f8c3 c028 	str.w	ip, [r3, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800742c:	629f      	str	r7, [r3, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800742e:	f1be 0f00 	cmp.w	lr, #0
 8007432:	d00b      	beq.n	800744c <LTDC_SetConfig+0xe4>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8007434:	f1be 0f01 	cmp.w	lr, #1
 8007438:	d026      	beq.n	8007488 <LTDC_SetConfig+0x120>
  {
    tmp = 3U;
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800743a:	f1ae 0502 	sub.w	r5, lr, #2
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800743e:	2d02      	cmp	r5, #2
 8007440:	d902      	bls.n	8007448 <LTDC_SetConfig+0xe0>
 8007442:	f1be 0f07 	cmp.w	lr, #7
 8007446:	d121      	bne.n	800748c <LTDC_SetConfig+0x124>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
  {
    tmp = 2U;
 8007448:	2702      	movs	r7, #2
 800744a:	e000      	b.n	800744e <LTDC_SetConfig+0xe6>
    tmp = 4U;
 800744c:	2704      	movs	r7, #4
    tmp = 1U;
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 800744e:	9801      	ldr	r0, [sp, #4]
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8007450:	6add      	ldr	r5, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 8007452:	1b80      	subs	r0, r0, r6
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8007454:	f005 25e0 	and.w	r5, r5, #3758153728	; 0xe000e000
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 8007458:	fb07 f000 	mul.w	r0, r7, r0
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800745c:	e9d1 6c0a 	ldrd	r6, ip, [r1, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 8007460:	3007      	adds	r0, #7
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8007462:	62dd      	str	r5, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 8007464:	fb06 f607 	mul.w	r6, r6, r7
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8007468:	490a      	ldr	r1, [pc, #40]	; (8007494 <LTDC_SetConfig+0x12c>)
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 800746a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800746e:	62d8      	str	r0, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8007470:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007472:	4001      	ands	r1, r0
 8007474:	6319      	str	r1, [r3, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8007476:	f8c3 c030 	str.w	ip, [r3, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800747a:	58a3      	ldr	r3, [r4, r2]
 800747c:	f043 0301 	orr.w	r3, r3, #1
 8007480:	50a3      	str	r3, [r4, r2]
}
 8007482:	b003      	add	sp, #12
 8007484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    tmp = 3U;
 8007488:	2703      	movs	r7, #3
 800748a:	e7e0      	b.n	800744e <LTDC_SetConfig+0xe6>
    tmp = 1U;
 800748c:	2701      	movs	r7, #1
 800748e:	e7de      	b.n	800744e <LTDC_SetConfig+0xe6>
 8007490:	fffff8f8 	.word	0xfffff8f8
 8007494:	fffff800 	.word	0xfffff800

08007498 <HAL_LTDC_MspInit>:
}
 8007498:	4770      	bx	lr
 800749a:	bf00      	nop

0800749c <HAL_LTDC_Init>:
  if (hltdc == NULL)
 800749c:	2800      	cmp	r0, #0
 800749e:	d06d      	beq.n	800757c <HAL_LTDC_Init+0xe0>
{
 80074a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80074a2:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
 80074a6:	4604      	mov	r4, r0
 80074a8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d060      	beq.n	8007572 <HAL_LTDC_Init+0xd6>
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80074b0:	68a0      	ldr	r0, [r4, #8]
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80074b2:	2502      	movs	r5, #2
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80074b4:	68e6      	ldr	r6, [r4, #12]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80074b6:	2100      	movs	r1, #0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80074b8:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80074bc:	6925      	ldr	r5, [r4, #16]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80074be:	6967      	ldr	r7, [r4, #20]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80074c0:	f8d4 c018 	ldr.w	ip, [r4, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80074c4:	e9d4 3200 	ldrd	r3, r2, [r4]
 80074c8:	4302      	orrs	r2, r0
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80074ca:	6998      	ldr	r0, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80074cc:	4332      	orrs	r2, r6
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80074ce:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80074d2:	4e2b      	ldr	r6, [pc, #172]	; (8007580 <HAL_LTDC_Init+0xe4>)
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80074d4:	6198      	str	r0, [r3, #24]
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80074d6:	432a      	orrs	r2, r5
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80074d8:	6998      	ldr	r0, [r3, #24]
  hltdc->State = HAL_LTDC_STATE_READY;
 80074da:	2501      	movs	r5, #1
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80074dc:	4302      	orrs	r2, r0
 80074de:	619a      	str	r2, [r3, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80074e0:	689a      	ldr	r2, [r3, #8]
 80074e2:	4032      	ands	r2, r6
 80074e4:	609a      	str	r2, [r3, #8]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80074e6:	6898      	ldr	r0, [r3, #8]
 80074e8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80074ec:	69e7      	ldr	r7, [r4, #28]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80074ee:	ea40 000c 	orr.w	r0, r0, ip
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80074f2:	f8d4 c020 	ldr.w	ip, [r4, #32]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80074f6:	6098      	str	r0, [r3, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80074f8:	68d8      	ldr	r0, [r3, #12]
 80074fa:	4030      	ands	r0, r6
 80074fc:	60d8      	str	r0, [r3, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80074fe:	68da      	ldr	r2, [r3, #12]
 8007500:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8007504:	6a67      	ldr	r7, [r4, #36]	; 0x24
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8007506:	ea42 020c 	orr.w	r2, r2, ip
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800750a:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800750e:	60da      	str	r2, [r3, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8007510:	691a      	ldr	r2, [r3, #16]
 8007512:	4032      	ands	r2, r6
 8007514:	611a      	str	r2, [r3, #16]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8007516:	6918      	ldr	r0, [r3, #16]
 8007518:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
  tmp = (hltdc->Init.TotalWidth << 16U);
 800751c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800751e:	ea40 000c 	orr.w	r0, r0, ip
 8007522:	6118      	str	r0, [r3, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8007524:	6958      	ldr	r0, [r3, #20]
 8007526:	4006      	ands	r6, r0
 8007528:	615e      	str	r6, [r3, #20]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800752a:	695a      	ldr	r2, [r3, #20]
 800752c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800752e:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8007532:	4302      	orrs	r2, r0
 8007534:	615a      	str	r2, [r3, #20]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8007536:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8007538:	f894 7035 	ldrb.w	r7, [r4, #53]	; 0x35
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800753c:	f000 407f 	and.w	r0, r0, #4278190080	; 0xff000000
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8007540:	f894 6036 	ldrb.w	r6, [r4, #54]	; 0x36
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8007544:	62d8      	str	r0, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8007546:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8007548:	f894 2034 	ldrb.w	r2, [r4, #52]	; 0x34
 800754c:	4302      	orrs	r2, r0
  return HAL_OK;
 800754e:	4608      	mov	r0, r1
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8007550:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8007554:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 8007558:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800755a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800755c:	f042 0206 	orr.w	r2, r2, #6
 8007560:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_LTDC_ENABLE(hltdc);
 8007562:	699a      	ldr	r2, [r3, #24]
 8007564:	432a      	orrs	r2, r5
 8007566:	619a      	str	r2, [r3, #24]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8007568:	f8c4 10a4 	str.w	r1, [r4, #164]	; 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 800756c:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1
}
 8007570:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hltdc->Lock = HAL_UNLOCKED;
 8007572:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
    HAL_LTDC_MspInit(hltdc);
 8007576:	f7ff ff8f 	bl	8007498 <HAL_LTDC_MspInit>
 800757a:	e799      	b.n	80074b0 <HAL_LTDC_Init+0x14>
    return HAL_ERROR;
 800757c:	2001      	movs	r0, #1
}
 800757e:	4770      	bx	lr
 8007580:	f000f800 	.word	0xf000f800

08007584 <HAL_LTDC_ErrorCallback>:
 8007584:	4770      	bx	lr
 8007586:	bf00      	nop

08007588 <HAL_LTDC_ReloadEventCallback>:
 8007588:	4770      	bx	lr
 800758a:	bf00      	nop

0800758c <HAL_LTDC_IRQHandler>:
{
 800758c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800758e:	6803      	ldr	r3, [r0, #0]
{
 8007590:	4604      	mov	r4, r0
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8007592:	6b9d      	ldr	r5, [r3, #56]	; 0x38
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8007594:	6b5e      	ldr	r6, [r3, #52]	; 0x34
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8007596:	0769      	lsls	r1, r5, #29
 8007598:	d501      	bpl.n	800759e <HAL_LTDC_IRQHandler+0x12>
 800759a:	0772      	lsls	r2, r6, #29
 800759c:	d41d      	bmi.n	80075da <HAL_LTDC_IRQHandler+0x4e>
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800759e:	07ab      	lsls	r3, r5, #30
 80075a0:	d501      	bpl.n	80075a6 <HAL_LTDC_IRQHandler+0x1a>
 80075a2:	07b7      	lsls	r7, r6, #30
 80075a4:	d42d      	bmi.n	8007602 <HAL_LTDC_IRQHandler+0x76>
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 80075a6:	07e8      	lsls	r0, r5, #31
 80075a8:	d501      	bpl.n	80075ae <HAL_LTDC_IRQHandler+0x22>
 80075aa:	07f1      	lsls	r1, r6, #31
 80075ac:	d440      	bmi.n	8007630 <HAL_LTDC_IRQHandler+0xa4>
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 80075ae:	072a      	lsls	r2, r5, #28
 80075b0:	d501      	bpl.n	80075b6 <HAL_LTDC_IRQHandler+0x2a>
 80075b2:	0733      	lsls	r3, r6, #28
 80075b4:	d400      	bmi.n	80075b8 <HAL_LTDC_IRQHandler+0x2c>
}
 80075b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 80075b8:	6823      	ldr	r3, [r4, #0]
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 80075ba:	2608      	movs	r6, #8
    hltdc->State = HAL_LTDC_STATE_READY;
 80075bc:	2501      	movs	r5, #1
    __HAL_UNLOCK(hltdc);
 80075be:	2100      	movs	r1, #0
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 80075c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    HAL_LTDC_ReloadEventCallback(hltdc);
 80075c2:	4620      	mov	r0, r4
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 80075c4:	f022 0208 	bic.w	r2, r2, #8
 80075c8:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 80075ca:	63de      	str	r6, [r3, #60]	; 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 80075cc:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 80075d0:	f884 10a0 	strb.w	r1, [r4, #160]	; 0xa0
    HAL_LTDC_ReloadEventCallback(hltdc);
 80075d4:	f7ff ffd8 	bl	8007588 <HAL_LTDC_ReloadEventCallback>
}
 80075d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 80075da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 80075dc:	2104      	movs	r1, #4
    __HAL_UNLOCK(hltdc);
 80075de:	2700      	movs	r7, #0
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 80075e0:	f022 0204 	bic.w	r2, r2, #4
 80075e4:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 80075e6:	63d9      	str	r1, [r3, #60]	; 0x3c
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80075e8:	f8d0 30a4 	ldr.w	r3, [r0, #164]	; 0xa4
    __HAL_UNLOCK(hltdc);
 80075ec:	f880 70a0 	strb.w	r7, [r0, #160]	; 0xa0
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80075f0:	f043 0301 	orr.w	r3, r3, #1
 80075f4:	f8c0 30a4 	str.w	r3, [r0, #164]	; 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80075f8:	f880 10a1 	strb.w	r1, [r0, #161]	; 0xa1
    HAL_LTDC_ErrorCallback(hltdc);
 80075fc:	f7ff ffc2 	bl	8007584 <HAL_LTDC_ErrorCallback>
 8007600:	e7cd      	b.n	800759e <HAL_LTDC_IRQHandler+0x12>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8007602:	6823      	ldr	r3, [r4, #0]
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8007604:	2002      	movs	r0, #2
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007606:	2104      	movs	r1, #4
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8007608:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800760a:	f022 0202 	bic.w	r2, r2, #2
 800760e:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_UNLOCK(hltdc);
 8007610:	2200      	movs	r2, #0
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8007612:	63d8      	str	r0, [r3, #60]	; 0x3c
    HAL_LTDC_ErrorCallback(hltdc);
 8007614:	4620      	mov	r0, r4
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8007616:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
    __HAL_UNLOCK(hltdc);
 800761a:	f884 20a0 	strb.w	r2, [r4, #160]	; 0xa0
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800761e:	f043 0302 	orr.w	r3, r3, #2
 8007622:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007626:	f884 10a1 	strb.w	r1, [r4, #161]	; 0xa1
    HAL_LTDC_ErrorCallback(hltdc);
 800762a:	f7ff ffab 	bl	8007584 <HAL_LTDC_ErrorCallback>
 800762e:	e7ba      	b.n	80075a6 <HAL_LTDC_IRQHandler+0x1a>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8007630:	6823      	ldr	r3, [r4, #0]
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8007632:	2101      	movs	r1, #1
    __HAL_UNLOCK(hltdc);
 8007634:	2700      	movs	r7, #0
    HAL_LTDC_LineEventCallback(hltdc);
 8007636:	4620      	mov	r0, r4
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8007638:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800763a:	f022 0201 	bic.w	r2, r2, #1
 800763e:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8007640:	63d9      	str	r1, [r3, #60]	; 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 8007642:	f884 10a1 	strb.w	r1, [r4, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 8007646:	f884 70a0 	strb.w	r7, [r4, #160]	; 0xa0
    HAL_LTDC_LineEventCallback(hltdc);
 800764a:	f7fc fbd1 	bl	8003df0 <HAL_LTDC_LineEventCallback>
 800764e:	e7ae      	b.n	80075ae <HAL_LTDC_IRQHandler+0x22>

08007650 <HAL_LTDC_ConfigLayer>:
  __HAL_LOCK(hltdc);
 8007650:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 8007654:	2b01      	cmp	r3, #1
 8007656:	d028      	beq.n	80076aa <HAL_LTDC_ConfigLayer+0x5a>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007658:	2302      	movs	r3, #2
 800765a:	4694      	mov	ip, r2
{
 800765c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8007660:	2434      	movs	r4, #52	; 0x34
  __HAL_LOCK(hltdc);
 8007662:	f04f 0801 	mov.w	r8, #1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8007666:	460d      	mov	r5, r1
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007668:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800766c:	fb04 0402 	mla	r4, r4, r2, r0
 8007670:	4606      	mov	r6, r0
  __HAL_LOCK(hltdc);
 8007672:	f880 80a0 	strb.w	r8, [r0, #160]	; 0xa0
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8007676:	460f      	mov	r7, r1
 8007678:	3438      	adds	r4, #56	; 0x38
 800767a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800767c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800767e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007680:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007682:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007684:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007686:	682b      	ldr	r3, [r5, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007688:	4662      	mov	r2, ip
 800768a:	4630      	mov	r0, r6
 800768c:	4639      	mov	r1, r7
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800768e:	6023      	str	r3, [r4, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007690:	f7ff fe6a 	bl	8007368 <LTDC_SetConfig>
  __HAL_UNLOCK(hltdc);
 8007694:	2300      	movs	r3, #0
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007696:	6832      	ldr	r2, [r6, #0]
  return HAL_OK;
 8007698:	4618      	mov	r0, r3
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800769a:	f8c2 8024 	str.w	r8, [r2, #36]	; 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 800769e:	f886 80a1 	strb.w	r8, [r6, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 80076a2:	f886 30a0 	strb.w	r3, [r6, #160]	; 0xa0
}
 80076a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hltdc);
 80076aa:	2002      	movs	r0, #2
}
 80076ac:	4770      	bx	lr
 80076ae:	bf00      	nop

080076b0 <HAL_LTDC_ProgramLineEvent>:
  __HAL_LOCK(hltdc);
 80076b0:	f890 20a0 	ldrb.w	r2, [r0, #160]	; 0xa0
 80076b4:	2a01      	cmp	r2, #1
 80076b6:	d017      	beq.n	80076e8 <HAL_LTDC_ProgramLineEvent+0x38>
 80076b8:	4603      	mov	r3, r0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80076ba:	2002      	movs	r0, #2
  __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80076bc:	681a      	ldr	r2, [r3, #0]
{
 80076be:	b470      	push	{r4, r5, r6}
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80076c0:	f883 00a1 	strb.w	r0, [r3, #161]	; 0xa1
  hltdc->State = HAL_LTDC_STATE_READY;
 80076c4:	2501      	movs	r5, #1
  __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80076c6:	6b50      	ldr	r0, [r2, #52]	; 0x34
  __HAL_UNLOCK(hltdc);
 80076c8:	2400      	movs	r4, #0
  LTDC->LIPCR = (uint32_t)Line;
 80076ca:	4e08      	ldr	r6, [pc, #32]	; (80076ec <HAL_LTDC_ProgramLineEvent+0x3c>)
  __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80076cc:	f020 0001 	bic.w	r0, r0, #1
 80076d0:	6350      	str	r0, [r2, #52]	; 0x34
  return HAL_OK;
 80076d2:	4620      	mov	r0, r4
  LTDC->LIPCR = (uint32_t)Line;
 80076d4:	6431      	str	r1, [r6, #64]	; 0x40
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_LI);
 80076d6:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80076d8:	4329      	orrs	r1, r5
 80076da:	6351      	str	r1, [r2, #52]	; 0x34
  hltdc->State = HAL_LTDC_STATE_READY;
 80076dc:	f883 50a1 	strb.w	r5, [r3, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 80076e0:	f883 40a0 	strb.w	r4, [r3, #160]	; 0xa0
}
 80076e4:	bc70      	pop	{r4, r5, r6}
 80076e6:	4770      	bx	lr
  __HAL_LOCK(hltdc);
 80076e8:	2002      	movs	r0, #2
}
 80076ea:	4770      	bx	lr
 80076ec:	50001000 	.word	0x50001000

080076f0 <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 80076f0:	b538      	push	{r3, r4, r5, lr}
 80076f2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80076f4:	f7fe f924 	bl	8005940 <HAL_GetTick>

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 80076f8:	2c00      	cmp	r4, #0
 80076fa:	d05a      	beq.n	80077b2 <HAL_MDMA_Init+0xc2>

  /* Allocate lock resource */
  __HAL_UNLOCK(hmdma);

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;
 80076fc:	2202      	movs	r2, #2

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 80076fe:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hmdma);
 8007700:	2100      	movs	r1, #0
 8007702:	4605      	mov	r5, r0
  hmdma->State = HAL_MDMA_STATE_BUSY;
 8007704:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(hmdma);
 8007708:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
  __HAL_MDMA_DISABLE(hmdma);
 800770c:	68da      	ldr	r2, [r3, #12]
 800770e:	f022 0201 	bic.w	r2, r2, #1
 8007712:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8007714:	e005      	b.n	8007722 <HAL_MDMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 8007716:	f7fe f913 	bl	8005940 <HAL_GetTick>
 800771a:	1b43      	subs	r3, r0, r5
 800771c:	2b05      	cmp	r3, #5
 800771e:	d841      	bhi.n	80077a4 <HAL_MDMA_Init+0xb4>
 8007720:	6823      	ldr	r3, [r4, #0]
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8007722:	68da      	ldr	r2, [r3, #12]
 8007724:	07d2      	lsls	r2, r2, #31
 8007726:	d4f6      	bmi.n	8007716 <HAL_MDMA_Init+0x26>
  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
                           hmdma->Init.DestBurst                                   | \
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8007728:	e9d4 2005 	ldrd	r2, r0, [r4, #20]
 800772c:	69e1      	ldr	r1, [r4, #28]
 800772e:	4302      	orrs	r2, r0
 8007730:	e9d4 5008 	ldrd	r5, r0, [r4, #32]
 8007734:	430a      	orrs	r2, r1
 8007736:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8007738:	432a      	orrs	r2, r5
 800773a:	6b25      	ldr	r5, [r4, #48]	; 0x30
 800773c:	4302      	orrs	r2, r0
 800773e:	68a0      	ldr	r0, [r4, #8]
 8007740:	430a      	orrs	r2, r1
 8007742:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8007744:	432a      	orrs	r2, r5
 8007746:	1e4d      	subs	r5, r1, #1
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 8007748:	68e1      	ldr	r1, [r4, #12]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 800774a:	4302      	orrs	r2, r0
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 800774c:	6920      	ldr	r0, [r4, #16]
 800774e:	4308      	orrs	r0, r1
                           hmdma->Init.TransferTriggerMode;

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8007750:	6861      	ldr	r1, [r4, #4]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8007752:	ea42 4285 	orr.w	r2, r2, r5, lsl #18
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8007756:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 800775a:	60d8      	str	r0, [r3, #12]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 800775c:	611a      	str	r2, [r3, #16]
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 800775e:	d103      	bne.n	8007768 <HAL_MDMA_Init+0x78>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 8007760:	691a      	ldr	r2, [r3, #16]
 8007762:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 8007766:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 8007768:	2000      	movs	r0, #0

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 800776a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800776c:	4282      	cmp	r2, r0
  hmdma->Instance->CBNDTR = 0;
 800776e:	6158      	str	r0, [r3, #20]
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 8007770:	db30      	blt.n	80077d4 <HAL_MDMA_Init+0xe4>
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 8007772:	b292      	uxth	r2, r2
 8007774:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 8007776:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8007778:	2a00      	cmp	r2, #0
 800777a:	db1c      	blt.n	80077b6 <HAL_MDMA_Init+0xc6>
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 800777c:	6a18      	ldr	r0, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 800777e:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8007782:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 8007786:	621a      	str	r2, [r3, #32]
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 8007788:	d021      	beq.n	80077ce <HAL_MDMA_Init+0xde>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 800778a:	b2c9      	uxtb	r1, r1
 800778c:	6299      	str	r1, [r3, #40]	; 0x28
  {
    hmdma->Instance->CTBR = 0;
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 800778e:	2200      	movs	r2, #0
  hmdma->State = HAL_MDMA_STATE_READY;
 8007790:	2101      	movs	r1, #1
  hmdma->Instance->CLAR =  0;
 8007792:	625a      	str	r2, [r3, #36]	; 0x24
  return HAL_OK;
 8007794:	4610      	mov	r0, r2
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8007796:	66a2      	str	r2, [r4, #104]	; 0x68
  hmdma->LinkedListNodeCounter  = 0;
 8007798:	6662      	str	r2, [r4, #100]	; 0x64
  hmdma->State = HAL_MDMA_STATE_READY;
 800779a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  hmdma->LastLinkedListNodeAddress   = 0;
 800779e:	e9c4 2217 	strd	r2, r2, [r4, #92]	; 0x5c
}
 80077a2:	bd38      	pop	{r3, r4, r5, pc}
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 80077a4:	2240      	movs	r2, #64	; 0x40
      hmdma->State = HAL_MDMA_STATE_ERROR;
 80077a6:	2303      	movs	r3, #3
      return HAL_ERROR;
 80077a8:	2001      	movs	r0, #1
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 80077aa:	66a2      	str	r2, [r4, #104]	; 0x68
      hmdma->State = HAL_MDMA_STATE_ERROR;
 80077ac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80077b0:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80077b2:	2001      	movs	r0, #1
}
 80077b4:	bd38      	pop	{r3, r4, r5, pc}
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 80077b6:	6958      	ldr	r0, [r3, #20]
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 80077b8:	4252      	negs	r2, r2
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 80077ba:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 80077be:	f440 2000 	orr.w	r0, r0, #524288	; 0x80000
 80077c2:	6158      	str	r0, [r3, #20]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 80077c4:	6a18      	ldr	r0, [r3, #32]
 80077c6:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 80077ca:	621a      	str	r2, [r3, #32]
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 80077cc:	d1dd      	bne.n	800778a <HAL_MDMA_Init+0x9a>
    hmdma->Instance->CTBR = 0;
 80077ce:	2200      	movs	r2, #0
 80077d0:	629a      	str	r2, [r3, #40]	; 0x28
 80077d2:	e7dc      	b.n	800778e <HAL_MDMA_Init+0x9e>
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 80077d4:	6958      	ldr	r0, [r3, #20]
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 80077d6:	4252      	negs	r2, r2
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 80077d8:	f440 2080 	orr.w	r0, r0, #262144	; 0x40000
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 80077dc:	b292      	uxth	r2, r2
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 80077de:	6158      	str	r0, [r3, #20]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 80077e0:	621a      	str	r2, [r3, #32]
 80077e2:	e7c8      	b.n	8007776 <HAL_MDMA_Init+0x86>

080077e4 <HAL_MDMA_DeInit>:
  if(hmdma == NULL)
 80077e4:	b1f0      	cbz	r0, 8007824 <HAL_MDMA_DeInit+0x40>
  __HAL_MDMA_DISABLE(hmdma);
 80077e6:	6802      	ldr	r2, [r0, #0]
  hmdma->Instance->CCR  = 0;
 80077e8:	2300      	movs	r3, #0
 80077ea:	4601      	mov	r1, r0
  return HAL_OK;
 80077ec:	4618      	mov	r0, r3
{
 80077ee:	b430      	push	{r4, r5}
  __HAL_MDMA_DISABLE(hmdma);
 80077f0:	68d4      	ldr	r4, [r2, #12]
  __HAL_MDMA_CLEAR_FLAG(hmdma,(MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_FLAG_BRT | MDMA_FLAG_BT | MDMA_FLAG_BFTC));
 80077f2:	251f      	movs	r5, #31
  __HAL_MDMA_DISABLE(hmdma);
 80077f4:	f024 0401 	bic.w	r4, r4, #1
 80077f8:	60d4      	str	r4, [r2, #12]
  hmdma->Instance->CCR  = 0;
 80077fa:	60d3      	str	r3, [r2, #12]
  hmdma->Instance->CTCR = 0;
 80077fc:	6113      	str	r3, [r2, #16]
  hmdma->Instance->CBNDTR = 0;
 80077fe:	6153      	str	r3, [r2, #20]
  hmdma->Instance->CSAR = 0;
 8007800:	6193      	str	r3, [r2, #24]
  hmdma->Instance->CDAR = 0;
 8007802:	61d3      	str	r3, [r2, #28]
  hmdma->Instance->CBRUR = 0;
 8007804:	6213      	str	r3, [r2, #32]
  hmdma->Instance->CLAR = 0;
 8007806:	6253      	str	r3, [r2, #36]	; 0x24
  hmdma->Instance->CTBR = 0;
 8007808:	6293      	str	r3, [r2, #40]	; 0x28
  hmdma->Instance->CMAR = 0;
 800780a:	6313      	str	r3, [r2, #48]	; 0x30
  hmdma->Instance->CMDR = 0;
 800780c:	6353      	str	r3, [r2, #52]	; 0x34
  __HAL_MDMA_CLEAR_FLAG(hmdma,(MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_FLAG_BRT | MDMA_FLAG_BT | MDMA_FLAG_BFTC));
 800780e:	6055      	str	r5, [r2, #4]
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8007810:	668b      	str	r3, [r1, #104]	; 0x68
  __HAL_UNLOCK(hmdma);
 8007812:	f881 303c 	strb.w	r3, [r1, #60]	; 0x3c
  hmdma->State = HAL_MDMA_STATE_RESET;
 8007816:	f881 303d 	strb.w	r3, [r1, #61]	; 0x3d
  hmdma->LinkedListNodeCounter  = 0;
 800781a:	664b      	str	r3, [r1, #100]	; 0x64
}
 800781c:	bc30      	pop	{r4, r5}
  hmdma->LastLinkedListNodeAddress   = 0;
 800781e:	e9c1 3317 	strd	r3, r3, [r1, #92]	; 0x5c
}
 8007822:	4770      	bx	lr
    return HAL_ERROR;
 8007824:	2001      	movs	r0, #1
}
 8007826:	4770      	bx	lr

08007828 <HAL_PWREx_ConfigSupply>:

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8007828:	4a1c      	ldr	r2, [pc, #112]	; (800789c <HAL_PWREx_ConfigSupply+0x74>)
 800782a:	68d3      	ldr	r3, [r2, #12]
 800782c:	f003 0307 	and.w	r3, r3, #7
 8007830:	2b06      	cmp	r3, #6
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007832:	68d3      	ldr	r3, [r2, #12]
{
 8007834:	b570      	push	{r4, r5, r6, lr}
 8007836:	4604      	mov	r4, r0
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8007838:	d005      	beq.n	8007846 <HAL_PWREx_ConfigSupply+0x1e>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800783a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800783e:	1a18      	subs	r0, r3, r0
 8007840:	bf18      	it	ne
 8007842:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8007844:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007846:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800784a:	4616      	mov	r6, r2
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800784c:	4303      	orrs	r3, r0
 800784e:	60d3      	str	r3, [r2, #12]
  tickstart = HAL_GetTick ();
 8007850:	f7fe f876 	bl	8005940 <HAL_GetTick>
 8007854:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007856:	e005      	b.n	8007864 <HAL_PWREx_ConfigSupply+0x3c>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007858:	f7fe f872 	bl	8005940 <HAL_GetTick>
 800785c:	1b43      	subs	r3, r0, r5
 800785e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007862:	d819      	bhi.n	8007898 <HAL_PWREx_ConfigSupply+0x70>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007864:	6873      	ldr	r3, [r6, #4]
 8007866:	049a      	lsls	r2, r3, #18
 8007868:	d5f6      	bpl.n	8007858 <HAL_PWREx_ConfigSupply+0x30>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800786a:	f1a4 031d 	sub.w	r3, r4, #29
 800786e:	2b01      	cmp	r3, #1
 8007870:	d905      	bls.n	800787e <HAL_PWREx_ConfigSupply+0x56>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
 8007872:	f1a4 002d 	sub.w	r0, r4, #45	; 0x2d
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8007876:	2801      	cmp	r0, #1
 8007878:	d901      	bls.n	800787e <HAL_PWREx_ConfigSupply+0x56>
  return HAL_OK;
 800787a:	2000      	movs	r0, #0
}
 800787c:	bd70      	pop	{r4, r5, r6, pc}
    tickstart = HAL_GetTick ();
 800787e:	f7fe f85f 	bl	8005940 <HAL_GetTick>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8007882:	4d06      	ldr	r5, [pc, #24]	; (800789c <HAL_PWREx_ConfigSupply+0x74>)
    tickstart = HAL_GetTick ();
 8007884:	4604      	mov	r4, r0
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8007886:	68eb      	ldr	r3, [r5, #12]
 8007888:	03db      	lsls	r3, r3, #15
 800788a:	d4f6      	bmi.n	800787a <HAL_PWREx_ConfigSupply+0x52>
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800788c:	f7fe f858 	bl	8005940 <HAL_GetTick>
 8007890:	1b00      	subs	r0, r0, r4
 8007892:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8007896:	d9f6      	bls.n	8007886 <HAL_PWREx_ConfigSupply+0x5e>
      return HAL_ERROR;
 8007898:	2001      	movs	r0, #1
}
 800789a:	bd70      	pop	{r4, r5, r6, pc}
 800789c:	58024800 	.word	0x58024800

080078a0 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80078a0:	2800      	cmp	r0, #0
 80078a2:	f000 81f7 	beq.w	8007c94 <HAL_RCC_OscConfig+0x3f4>
{
 80078a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80078a8:	6803      	ldr	r3, [r0, #0]
 80078aa:	4604      	mov	r4, r0
 80078ac:	07d9      	lsls	r1, r3, #31
 80078ae:	d52e      	bpl.n	800790e <HAL_RCC_OscConfig+0x6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80078b0:	49b4      	ldr	r1, [pc, #720]	; (8007b84 <HAL_RCC_OscConfig+0x2e4>)
 80078b2:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80078b4:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80078b6:	f002 0238 	and.w	r2, r2, #56	; 0x38
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80078ba:	2a10      	cmp	r2, #16
 80078bc:	f000 812c 	beq.w	8007b18 <HAL_RCC_OscConfig+0x278>
 80078c0:	2a18      	cmp	r2, #24
 80078c2:	f000 8124 	beq.w	8007b0e <HAL_RCC_OscConfig+0x26e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80078c6:	6863      	ldr	r3, [r4, #4]
 80078c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078cc:	f000 8167 	beq.w	8007b9e <HAL_RCC_OscConfig+0x2fe>
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	f000 817f 	beq.w	8007bd4 <HAL_RCC_OscConfig+0x334>
 80078d6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80078da:	4baa      	ldr	r3, [pc, #680]	; (8007b84 <HAL_RCC_OscConfig+0x2e4>)
 80078dc:	681a      	ldr	r2, [r3, #0]
 80078de:	f000 8278 	beq.w	8007dd2 <HAL_RCC_OscConfig+0x532>
 80078e2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80078e6:	601a      	str	r2, [r3, #0]
 80078e8:	681a      	ldr	r2, [r3, #0]
 80078ea:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80078ee:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078f0:	f7fe f826 	bl	8005940 <HAL_GetTick>

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80078f4:	4ea3      	ldr	r6, [pc, #652]	; (8007b84 <HAL_RCC_OscConfig+0x2e4>)
        tickstart = HAL_GetTick();
 80078f6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80078f8:	e005      	b.n	8007906 <HAL_RCC_OscConfig+0x66>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80078fa:	f7fe f821 	bl	8005940 <HAL_GetTick>
 80078fe:	1b40      	subs	r0, r0, r5
 8007900:	2864      	cmp	r0, #100	; 0x64
 8007902:	f200 8165 	bhi.w	8007bd0 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007906:	6833      	ldr	r3, [r6, #0]
 8007908:	039f      	lsls	r7, r3, #14
 800790a:	d5f6      	bpl.n	80078fa <HAL_RCC_OscConfig+0x5a>
 800790c:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800790e:	0799      	lsls	r1, r3, #30
 8007910:	d521      	bpl.n	8007956 <HAL_RCC_OscConfig+0xb6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007912:	4a9c      	ldr	r2, [pc, #624]	; (8007b84 <HAL_RCC_OscConfig+0x2e4>)
 8007914:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007916:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007918:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 800791c:	f040 80a8 	bne.w	8007a70 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007920:	4b98      	ldr	r3, [pc, #608]	; (8007b84 <HAL_RCC_OscConfig+0x2e4>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	075b      	lsls	r3, r3, #29
 8007926:	d503      	bpl.n	8007930 <HAL_RCC_OscConfig+0x90>
 8007928:	68e3      	ldr	r3, [r4, #12]
 800792a:	2b00      	cmp	r3, #0
 800792c:	f000 80ed 	beq.w	8007b0a <HAL_RCC_OscConfig+0x26a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007930:	f7fe f81e 	bl	8005970 <HAL_GetREVID>
 8007934:	f241 0303 	movw	r3, #4099	; 0x1003
 8007938:	4298      	cmp	r0, r3
 800793a:	f200 8189 	bhi.w	8007c50 <HAL_RCC_OscConfig+0x3b0>
 800793e:	6922      	ldr	r2, [r4, #16]
 8007940:	2a40      	cmp	r2, #64	; 0x40
 8007942:	f000 824e 	beq.w	8007de2 <HAL_RCC_OscConfig+0x542>
 8007946:	498f      	ldr	r1, [pc, #572]	; (8007b84 <HAL_RCC_OscConfig+0x2e4>)
 8007948:	684b      	ldr	r3, [r1, #4]
 800794a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800794e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8007952:	604b      	str	r3, [r1, #4]
 8007954:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007956:	06d9      	lsls	r1, r3, #27
 8007958:	d456      	bmi.n	8007a08 <HAL_RCC_OscConfig+0x168>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800795a:	071d      	lsls	r5, r3, #28
 800795c:	d517      	bpl.n	800798e <HAL_RCC_OscConfig+0xee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800795e:	6963      	ldr	r3, [r4, #20]
 8007960:	2b00      	cmp	r3, #0
 8007962:	f000 80b4 	beq.w	8007ace <HAL_RCC_OscConfig+0x22e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007966:	4b87      	ldr	r3, [pc, #540]	; (8007b84 <HAL_RCC_OscConfig+0x2e4>)
 8007968:	6f5a      	ldr	r2, [r3, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800796a:	461e      	mov	r6, r3
      __HAL_RCC_LSI_ENABLE();
 800796c:	f042 0201 	orr.w	r2, r2, #1
 8007970:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8007972:	f7fd ffe5 	bl	8005940 <HAL_GetTick>
 8007976:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007978:	e005      	b.n	8007986 <HAL_RCC_OscConfig+0xe6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800797a:	f7fd ffe1 	bl	8005940 <HAL_GetTick>
 800797e:	1b40      	subs	r0, r0, r5
 8007980:	2802      	cmp	r0, #2
 8007982:	f200 8125 	bhi.w	8007bd0 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007986:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8007988:	0798      	lsls	r0, r3, #30
 800798a:	d5f6      	bpl.n	800797a <HAL_RCC_OscConfig+0xda>
 800798c:	6823      	ldr	r3, [r4, #0]
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800798e:	069a      	lsls	r2, r3, #26
 8007990:	d517      	bpl.n	80079c2 <HAL_RCC_OscConfig+0x122>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8007992:	69a3      	ldr	r3, [r4, #24]
 8007994:	2b00      	cmp	r3, #0
 8007996:	f000 8134 	beq.w	8007c02 <HAL_RCC_OscConfig+0x362>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800799a:	4b7a      	ldr	r3, [pc, #488]	; (8007b84 <HAL_RCC_OscConfig+0x2e4>)
 800799c:	681a      	ldr	r2, [r3, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800799e:	461e      	mov	r6, r3
      __HAL_RCC_HSI48_ENABLE();
 80079a0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80079a4:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80079a6:	f7fd ffcb 	bl	8005940 <HAL_GetTick>
 80079aa:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80079ac:	e005      	b.n	80079ba <HAL_RCC_OscConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80079ae:	f7fd ffc7 	bl	8005940 <HAL_GetTick>
 80079b2:	1b40      	subs	r0, r0, r5
 80079b4:	2802      	cmp	r0, #2
 80079b6:	f200 810b 	bhi.w	8007bd0 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80079ba:	6833      	ldr	r3, [r6, #0]
 80079bc:	049f      	lsls	r7, r3, #18
 80079be:	d5f6      	bpl.n	80079ae <HAL_RCC_OscConfig+0x10e>
 80079c0:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80079c2:	0759      	lsls	r1, r3, #29
 80079c4:	f100 80b2 	bmi.w	8007b2c <HAL_RCC_OscConfig+0x28c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80079c8:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80079ca:	b1d8      	cbz	r0, 8007a04 <HAL_RCC_OscConfig+0x164>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80079cc:	4b6d      	ldr	r3, [pc, #436]	; (8007b84 <HAL_RCC_OscConfig+0x2e4>)
 80079ce:	691a      	ldr	r2, [r3, #16]
 80079d0:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80079d4:	2a18      	cmp	r2, #24
 80079d6:	f000 81ce 	beq.w	8007d76 <HAL_RCC_OscConfig+0x4d6>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80079da:	681a      	ldr	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80079dc:	2802      	cmp	r0, #2

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80079de:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 80079e0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80079e4:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80079e6:	f000 8161 	beq.w	8007cac <HAL_RCC_OscConfig+0x40c>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079ea:	f7fd ffa9 	bl	8005940 <HAL_GetTick>
 80079ee:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80079f0:	e005      	b.n	80079fe <HAL_RCC_OscConfig+0x15e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80079f2:	f7fd ffa5 	bl	8005940 <HAL_GetTick>
 80079f6:	1b00      	subs	r0, r0, r4
 80079f8:	2802      	cmp	r0, #2
 80079fa:	f200 80e9 	bhi.w	8007bd0 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80079fe:	682b      	ldr	r3, [r5, #0]
 8007a00:	019b      	lsls	r3, r3, #6
 8007a02:	d4f6      	bmi.n	80079f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8007a04:	2000      	movs	r0, #0
}
 8007a06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007a08:	4a5e      	ldr	r2, [pc, #376]	; (8007b84 <HAL_RCC_OscConfig+0x2e4>)
 8007a0a:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007a0c:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007a0e:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007a12:	2b08      	cmp	r3, #8
 8007a14:	d072      	beq.n	8007afc <HAL_RCC_OscConfig+0x25c>
 8007a16:	2b18      	cmp	r3, #24
 8007a18:	d06c      	beq.n	8007af4 <HAL_RCC_OscConfig+0x254>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8007a1a:	69e3      	ldr	r3, [r4, #28]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	f000 8103 	beq.w	8007c28 <HAL_RCC_OscConfig+0x388>
        __HAL_RCC_CSI_ENABLE();
 8007a22:	4b58      	ldr	r3, [pc, #352]	; (8007b84 <HAL_RCC_OscConfig+0x2e4>)
 8007a24:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007a26:	461e      	mov	r6, r3
        __HAL_RCC_CSI_ENABLE();
 8007a28:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007a2c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007a2e:	f7fd ff87 	bl	8005940 <HAL_GetTick>
 8007a32:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007a34:	e005      	b.n	8007a42 <HAL_RCC_OscConfig+0x1a2>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8007a36:	f7fd ff83 	bl	8005940 <HAL_GetTick>
 8007a3a:	1b40      	subs	r0, r0, r5
 8007a3c:	2802      	cmp	r0, #2
 8007a3e:	f200 80c7 	bhi.w	8007bd0 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007a42:	6833      	ldr	r3, [r6, #0]
 8007a44:	05db      	lsls	r3, r3, #23
 8007a46:	d5f6      	bpl.n	8007a36 <HAL_RCC_OscConfig+0x196>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007a48:	f7fd ff92 	bl	8005970 <HAL_GetREVID>
 8007a4c:	f241 0303 	movw	r3, #4099	; 0x1003
 8007a50:	4298      	cmp	r0, r3
 8007a52:	f200 81e9 	bhi.w	8007e28 <HAL_RCC_OscConfig+0x588>
 8007a56:	6a22      	ldr	r2, [r4, #32]
 8007a58:	6873      	ldr	r3, [r6, #4]
 8007a5a:	2a20      	cmp	r2, #32
 8007a5c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8007a60:	bf0c      	ite	eq
 8007a62:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8007a66:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8007a6a:	6073      	str	r3, [r6, #4]
 8007a6c:	6823      	ldr	r3, [r4, #0]
 8007a6e:	e774      	b.n	800795a <HAL_RCC_OscConfig+0xba>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007a70:	2b18      	cmp	r3, #24
 8007a72:	f000 810b 	beq.w	8007c8c <HAL_RCC_OscConfig+0x3ec>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007a76:	68e2      	ldr	r2, [r4, #12]
 8007a78:	2a00      	cmp	r2, #0
 8007a7a:	f000 80f3 	beq.w	8007c64 <HAL_RCC_OscConfig+0x3c4>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007a7e:	4941      	ldr	r1, [pc, #260]	; (8007b84 <HAL_RCC_OscConfig+0x2e4>)
 8007a80:	680b      	ldr	r3, [r1, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007a82:	460e      	mov	r6, r1
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007a84:	f023 0319 	bic.w	r3, r3, #25
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8007a8c:	f7fd ff58 	bl	8005940 <HAL_GetTick>
 8007a90:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007a92:	e005      	b.n	8007aa0 <HAL_RCC_OscConfig+0x200>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007a94:	f7fd ff54 	bl	8005940 <HAL_GetTick>
 8007a98:	1b40      	subs	r0, r0, r5
 8007a9a:	2802      	cmp	r0, #2
 8007a9c:	f200 8098 	bhi.w	8007bd0 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007aa0:	6833      	ldr	r3, [r6, #0]
 8007aa2:	075f      	lsls	r7, r3, #29
 8007aa4:	d5f6      	bpl.n	8007a94 <HAL_RCC_OscConfig+0x1f4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007aa6:	f7fd ff63 	bl	8005970 <HAL_GetREVID>
 8007aaa:	f241 0303 	movw	r3, #4099	; 0x1003
 8007aae:	4298      	cmp	r0, r3
 8007ab0:	f200 81c3 	bhi.w	8007e3a <HAL_RCC_OscConfig+0x59a>
 8007ab4:	6922      	ldr	r2, [r4, #16]
 8007ab6:	6873      	ldr	r3, [r6, #4]
 8007ab8:	2a40      	cmp	r2, #64	; 0x40
 8007aba:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8007abe:	bf0c      	ite	eq
 8007ac0:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 8007ac4:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 8007ac8:	6073      	str	r3, [r6, #4]
 8007aca:	6823      	ldr	r3, [r4, #0]
 8007acc:	e743      	b.n	8007956 <HAL_RCC_OscConfig+0xb6>
      __HAL_RCC_LSI_DISABLE();
 8007ace:	4b2d      	ldr	r3, [pc, #180]	; (8007b84 <HAL_RCC_OscConfig+0x2e4>)
 8007ad0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007ad2:	461e      	mov	r6, r3
      __HAL_RCC_LSI_DISABLE();
 8007ad4:	f022 0201 	bic.w	r2, r2, #1
 8007ad8:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8007ada:	f7fd ff31 	bl	8005940 <HAL_GetTick>
 8007ade:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007ae0:	e004      	b.n	8007aec <HAL_RCC_OscConfig+0x24c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007ae2:	f7fd ff2d 	bl	8005940 <HAL_GetTick>
 8007ae6:	1b40      	subs	r0, r0, r5
 8007ae8:	2802      	cmp	r0, #2
 8007aea:	d871      	bhi.n	8007bd0 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007aec:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8007aee:	0799      	lsls	r1, r3, #30
 8007af0:	d4f7      	bmi.n	8007ae2 <HAL_RCC_OscConfig+0x242>
 8007af2:	e74b      	b.n	800798c <HAL_RCC_OscConfig+0xec>
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007af4:	f002 0203 	and.w	r2, r2, #3
 8007af8:	2a01      	cmp	r2, #1
 8007afa:	d18e      	bne.n	8007a1a <HAL_RCC_OscConfig+0x17a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007afc:	4b21      	ldr	r3, [pc, #132]	; (8007b84 <HAL_RCC_OscConfig+0x2e4>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	05da      	lsls	r2, r3, #23
 8007b02:	d552      	bpl.n	8007baa <HAL_RCC_OscConfig+0x30a>
 8007b04:	69e3      	ldr	r3, [r4, #28]
 8007b06:	2b80      	cmp	r3, #128	; 0x80
 8007b08:	d04f      	beq.n	8007baa <HAL_RCC_OscConfig+0x30a>
        return HAL_ERROR;
 8007b0a:	2001      	movs	r0, #1
}
 8007b0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007b0e:	f001 0103 	and.w	r1, r1, #3
 8007b12:	2902      	cmp	r1, #2
 8007b14:	f47f aed7 	bne.w	80078c6 <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b18:	4a1a      	ldr	r2, [pc, #104]	; (8007b84 <HAL_RCC_OscConfig+0x2e4>)
 8007b1a:	6812      	ldr	r2, [r2, #0]
 8007b1c:	0392      	lsls	r2, r2, #14
 8007b1e:	f57f aef6 	bpl.w	800790e <HAL_RCC_OscConfig+0x6e>
 8007b22:	6862      	ldr	r2, [r4, #4]
 8007b24:	2a00      	cmp	r2, #0
 8007b26:	f47f aef2 	bne.w	800790e <HAL_RCC_OscConfig+0x6e>
 8007b2a:	e7ee      	b.n	8007b0a <HAL_RCC_OscConfig+0x26a>
    PWR->CR1 |= PWR_CR1_DBP;
 8007b2c:	4b16      	ldr	r3, [pc, #88]	; (8007b88 <HAL_RCC_OscConfig+0x2e8>)
 8007b2e:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007b30:	461e      	mov	r6, r3
    PWR->CR1 |= PWR_CR1_DBP;
 8007b32:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b36:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8007b38:	f7fd ff02 	bl	8005940 <HAL_GetTick>
 8007b3c:	4605      	mov	r5, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007b3e:	e004      	b.n	8007b4a <HAL_RCC_OscConfig+0x2aa>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007b40:	f7fd fefe 	bl	8005940 <HAL_GetTick>
 8007b44:	1b40      	subs	r0, r0, r5
 8007b46:	2864      	cmp	r0, #100	; 0x64
 8007b48:	d842      	bhi.n	8007bd0 <HAL_RCC_OscConfig+0x330>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007b4a:	6833      	ldr	r3, [r6, #0]
 8007b4c:	05da      	lsls	r2, r3, #23
 8007b4e:	d5f7      	bpl.n	8007b40 <HAL_RCC_OscConfig+0x2a0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007b50:	68a3      	ldr	r3, [r4, #8]
 8007b52:	2b01      	cmp	r3, #1
 8007b54:	f000 817a 	beq.w	8007e4c <HAL_RCC_OscConfig+0x5ac>
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	f000 814b 	beq.w	8007df4 <HAL_RCC_OscConfig+0x554>
 8007b5e:	2b05      	cmp	r3, #5
 8007b60:	4b08      	ldr	r3, [pc, #32]	; (8007b84 <HAL_RCC_OscConfig+0x2e4>)
 8007b62:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007b64:	f000 8187 	beq.w	8007e76 <HAL_RCC_OscConfig+0x5d6>
 8007b68:	f022 0201 	bic.w	r2, r2, #1
 8007b6c:	671a      	str	r2, [r3, #112]	; 0x70
 8007b6e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007b70:	f022 0204 	bic.w	r2, r2, #4
 8007b74:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8007b76:	f7fd fee3 	bl	8005940 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b7a:	4e02      	ldr	r6, [pc, #8]	; (8007b84 <HAL_RCC_OscConfig+0x2e4>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007b7c:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8007b80:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b82:	e008      	b.n	8007b96 <HAL_RCC_OscConfig+0x2f6>
 8007b84:	58024400 	.word	0x58024400
 8007b88:	58024800 	.word	0x58024800
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007b8c:	f7fd fed8 	bl	8005940 <HAL_GetTick>
 8007b90:	1b40      	subs	r0, r0, r5
 8007b92:	42b8      	cmp	r0, r7
 8007b94:	d81c      	bhi.n	8007bd0 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b96:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8007b98:	079b      	lsls	r3, r3, #30
 8007b9a:	d5f7      	bpl.n	8007b8c <HAL_RCC_OscConfig+0x2ec>
 8007b9c:	e714      	b.n	80079c8 <HAL_RCC_OscConfig+0x128>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b9e:	4aae      	ldr	r2, [pc, #696]	; (8007e58 <HAL_RCC_OscConfig+0x5b8>)
 8007ba0:	6813      	ldr	r3, [r2, #0]
 8007ba2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007ba6:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007ba8:	e6a2      	b.n	80078f0 <HAL_RCC_OscConfig+0x50>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007baa:	f7fd fee1 	bl	8005970 <HAL_GetREVID>
 8007bae:	f241 0303 	movw	r3, #4099	; 0x1003
 8007bb2:	4298      	cmp	r0, r3
 8007bb4:	d870      	bhi.n	8007c98 <HAL_RCC_OscConfig+0x3f8>
 8007bb6:	6a22      	ldr	r2, [r4, #32]
 8007bb8:	2a20      	cmp	r2, #32
 8007bba:	f000 8153 	beq.w	8007e64 <HAL_RCC_OscConfig+0x5c4>
 8007bbe:	49a6      	ldr	r1, [pc, #664]	; (8007e58 <HAL_RCC_OscConfig+0x5b8>)
 8007bc0:	684b      	ldr	r3, [r1, #4]
 8007bc2:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8007bc6:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8007bca:	604b      	str	r3, [r1, #4]
 8007bcc:	6823      	ldr	r3, [r4, #0]
 8007bce:	e6c4      	b.n	800795a <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
 8007bd0:	2003      	movs	r0, #3
}
 8007bd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007bd4:	4ba0      	ldr	r3, [pc, #640]	; (8007e58 <HAL_RCC_OscConfig+0x5b8>)
 8007bd6:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007bd8:	461e      	mov	r6, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007bda:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007bde:	601a      	str	r2, [r3, #0]
 8007be0:	681a      	ldr	r2, [r3, #0]
 8007be2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007be6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007be8:	f7fd feaa 	bl	8005940 <HAL_GetTick>
 8007bec:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007bee:	e004      	b.n	8007bfa <HAL_RCC_OscConfig+0x35a>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007bf0:	f7fd fea6 	bl	8005940 <HAL_GetTick>
 8007bf4:	1b40      	subs	r0, r0, r5
 8007bf6:	2864      	cmp	r0, #100	; 0x64
 8007bf8:	d8ea      	bhi.n	8007bd0 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007bfa:	6833      	ldr	r3, [r6, #0]
 8007bfc:	0398      	lsls	r0, r3, #14
 8007bfe:	d4f7      	bmi.n	8007bf0 <HAL_RCC_OscConfig+0x350>
 8007c00:	e684      	b.n	800790c <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_HSI48_DISABLE();
 8007c02:	4b95      	ldr	r3, [pc, #596]	; (8007e58 <HAL_RCC_OscConfig+0x5b8>)
 8007c04:	681a      	ldr	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007c06:	461e      	mov	r6, r3
      __HAL_RCC_HSI48_DISABLE();
 8007c08:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007c0c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8007c0e:	f7fd fe97 	bl	8005940 <HAL_GetTick>
 8007c12:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007c14:	e004      	b.n	8007c20 <HAL_RCC_OscConfig+0x380>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8007c16:	f7fd fe93 	bl	8005940 <HAL_GetTick>
 8007c1a:	1b40      	subs	r0, r0, r5
 8007c1c:	2802      	cmp	r0, #2
 8007c1e:	d8d7      	bhi.n	8007bd0 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007c20:	6833      	ldr	r3, [r6, #0]
 8007c22:	0498      	lsls	r0, r3, #18
 8007c24:	d4f7      	bmi.n	8007c16 <HAL_RCC_OscConfig+0x376>
 8007c26:	e6cb      	b.n	80079c0 <HAL_RCC_OscConfig+0x120>
        __HAL_RCC_CSI_DISABLE();
 8007c28:	4b8b      	ldr	r3, [pc, #556]	; (8007e58 <HAL_RCC_OscConfig+0x5b8>)
 8007c2a:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007c2c:	461e      	mov	r6, r3
        __HAL_RCC_CSI_DISABLE();
 8007c2e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007c32:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007c34:	f7fd fe84 	bl	8005940 <HAL_GetTick>
 8007c38:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007c3a:	e004      	b.n	8007c46 <HAL_RCC_OscConfig+0x3a6>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8007c3c:	f7fd fe80 	bl	8005940 <HAL_GetTick>
 8007c40:	1b40      	subs	r0, r0, r5
 8007c42:	2802      	cmp	r0, #2
 8007c44:	d8c4      	bhi.n	8007bd0 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007c46:	6833      	ldr	r3, [r6, #0]
 8007c48:	05df      	lsls	r7, r3, #23
 8007c4a:	d4f7      	bmi.n	8007c3c <HAL_RCC_OscConfig+0x39c>
 8007c4c:	6823      	ldr	r3, [r4, #0]
 8007c4e:	e684      	b.n	800795a <HAL_RCC_OscConfig+0xba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c50:	4a81      	ldr	r2, [pc, #516]	; (8007e58 <HAL_RCC_OscConfig+0x5b8>)
 8007c52:	6921      	ldr	r1, [r4, #16]
 8007c54:	6853      	ldr	r3, [r2, #4]
 8007c56:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007c5a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8007c5e:	6053      	str	r3, [r2, #4]
 8007c60:	6823      	ldr	r3, [r4, #0]
 8007c62:	e678      	b.n	8007956 <HAL_RCC_OscConfig+0xb6>
        __HAL_RCC_HSI_DISABLE();
 8007c64:	4b7c      	ldr	r3, [pc, #496]	; (8007e58 <HAL_RCC_OscConfig+0x5b8>)
 8007c66:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007c68:	461e      	mov	r6, r3
        __HAL_RCC_HSI_DISABLE();
 8007c6a:	f022 0201 	bic.w	r2, r2, #1
 8007c6e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007c70:	f7fd fe66 	bl	8005940 <HAL_GetTick>
 8007c74:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007c76:	e004      	b.n	8007c82 <HAL_RCC_OscConfig+0x3e2>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007c78:	f7fd fe62 	bl	8005940 <HAL_GetTick>
 8007c7c:	1b40      	subs	r0, r0, r5
 8007c7e:	2802      	cmp	r0, #2
 8007c80:	d8a6      	bhi.n	8007bd0 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007c82:	6833      	ldr	r3, [r6, #0]
 8007c84:	0758      	lsls	r0, r3, #29
 8007c86:	d4f7      	bmi.n	8007c78 <HAL_RCC_OscConfig+0x3d8>
 8007c88:	6823      	ldr	r3, [r4, #0]
 8007c8a:	e664      	b.n	8007956 <HAL_RCC_OscConfig+0xb6>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007c8c:	0792      	lsls	r2, r2, #30
 8007c8e:	f47f aef2 	bne.w	8007a76 <HAL_RCC_OscConfig+0x1d6>
 8007c92:	e645      	b.n	8007920 <HAL_RCC_OscConfig+0x80>
    return HAL_ERROR;
 8007c94:	2001      	movs	r0, #1
}
 8007c96:	4770      	bx	lr
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007c98:	4a6f      	ldr	r2, [pc, #444]	; (8007e58 <HAL_RCC_OscConfig+0x5b8>)
 8007c9a:	6a21      	ldr	r1, [r4, #32]
 8007c9c:	68d3      	ldr	r3, [r2, #12]
 8007c9e:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8007ca2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8007ca6:	60d3      	str	r3, [r2, #12]
 8007ca8:	6823      	ldr	r3, [r4, #0]
 8007caa:	e656      	b.n	800795a <HAL_RCC_OscConfig+0xba>
        tickstart = HAL_GetTick();
 8007cac:	f7fd fe48 	bl	8005940 <HAL_GetTick>
 8007cb0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007cb2:	e004      	b.n	8007cbe <HAL_RCC_OscConfig+0x41e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007cb4:	f7fd fe44 	bl	8005940 <HAL_GetTick>
 8007cb8:	1b80      	subs	r0, r0, r6
 8007cba:	2802      	cmp	r0, #2
 8007cbc:	d888      	bhi.n	8007bd0 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007cbe:	682b      	ldr	r3, [r5, #0]
 8007cc0:	0199      	lsls	r1, r3, #6
 8007cc2:	d4f7      	bmi.n	8007cb4 <HAL_RCC_OscConfig+0x414>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007cc4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8007cc6:	4b65      	ldr	r3, [pc, #404]	; (8007e5c <HAL_RCC_OscConfig+0x5bc>)
 8007cc8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8007cca:	4013      	ands	r3, r2
 8007ccc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007cce:	4964      	ldr	r1, [pc, #400]	; (8007e60 <HAL_RCC_OscConfig+0x5c0>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007cd0:	4303      	orrs	r3, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007cd2:	4e61      	ldr	r6, [pc, #388]	; (8007e58 <HAL_RCC_OscConfig+0x5b8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007cd4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8007cd8:	62ab      	str	r3, [r5, #40]	; 0x28
 8007cda:	6b27      	ldr	r7, [r4, #48]	; 0x30
 8007cdc:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 8007ce0:	3f01      	subs	r7, #1
 8007ce2:	1e50      	subs	r0, r2, #1
 8007ce4:	3b01      	subs	r3, #1
 8007ce6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8007ce8:	f3c7 0708 	ubfx	r7, r7, #0, #9
 8007cec:	025b      	lsls	r3, r3, #9
 8007cee:	0400      	lsls	r0, r0, #16
 8007cf0:	3a01      	subs	r2, #1
 8007cf2:	b29b      	uxth	r3, r3
 8007cf4:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8007cf8:	0612      	lsls	r2, r2, #24
 8007cfa:	4303      	orrs	r3, r0
 8007cfc:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8007d00:	433b      	orrs	r3, r7
 8007d02:	4313      	orrs	r3, r2
 8007d04:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 8007d06:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007d08:	f023 0301 	bic.w	r3, r3, #1
 8007d0c:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007d0e:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8007d10:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8007d12:	4011      	ands	r1, r2
 8007d14:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8007d18:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007d1a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007d1c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007d1e:	f023 030c 	bic.w	r3, r3, #12
 8007d22:	4313      	orrs	r3, r2
 8007d24:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007d26:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007d28:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8007d2a:	f023 0302 	bic.w	r3, r3, #2
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007d32:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007d34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d38:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d3a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007d3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007d40:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007d42:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007d44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007d48:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 8007d4a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007d4c:	f043 0301 	orr.w	r3, r3, #1
 8007d50:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8007d52:	682b      	ldr	r3, [r5, #0]
 8007d54:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007d58:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8007d5a:	f7fd fdf1 	bl	8005940 <HAL_GetTick>
 8007d5e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007d60:	e005      	b.n	8007d6e <HAL_RCC_OscConfig+0x4ce>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007d62:	f7fd fded 	bl	8005940 <HAL_GetTick>
 8007d66:	1b00      	subs	r0, r0, r4
 8007d68:	2802      	cmp	r0, #2
 8007d6a:	f63f af31 	bhi.w	8007bd0 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007d6e:	6833      	ldr	r3, [r6, #0]
 8007d70:	019a      	lsls	r2, r3, #6
 8007d72:	d5f6      	bpl.n	8007d62 <HAL_RCC_OscConfig+0x4c2>
 8007d74:	e646      	b.n	8007a04 <HAL_RCC_OscConfig+0x164>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d76:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007d78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007d7a:	6b1d      	ldr	r5, [r3, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d7c:	f43f ae43 	beq.w	8007a06 <HAL_RCC_OscConfig+0x166>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d80:	f002 0303 	and.w	r3, r2, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d84:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8007d86:	428b      	cmp	r3, r1
 8007d88:	f47f aebf 	bne.w	8007b0a <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007d8c:	f3c2 1205 	ubfx	r2, r2, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d90:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007d92:	429a      	cmp	r2, r3
 8007d94:	f47f aeb9 	bne.w	8007b0a <HAL_RCC_OscConfig+0x26a>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007d98:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007d9a:	f3c5 0208 	ubfx	r2, r5, #0, #9
 8007d9e:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007da0:	429a      	cmp	r2, r3
 8007da2:	f47f aeb2 	bne.w	8007b0a <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007da6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007da8:	f3c5 2246 	ubfx	r2, r5, #9, #7
 8007dac:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007dae:	429a      	cmp	r2, r3
 8007db0:	f47f aeab 	bne.w	8007b0a <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007db4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007db6:	f3c5 4206 	ubfx	r2, r5, #16, #7
 8007dba:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	f47f aea4 	bne.w	8007b0a <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007dc2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8007dc4:	f3c5 6506 	ubfx	r5, r5, #24, #7
 8007dc8:	3801      	subs	r0, #1
  return HAL_OK;
 8007dca:	1a28      	subs	r0, r5, r0
 8007dcc:	bf18      	it	ne
 8007dce:	2001      	movne	r0, #1
}
 8007dd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007dd2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8007dd6:	601a      	str	r2, [r3, #0]
 8007dd8:	681a      	ldr	r2, [r3, #0]
 8007dda:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007dde:	601a      	str	r2, [r3, #0]
 8007de0:	e586      	b.n	80078f0 <HAL_RCC_OscConfig+0x50>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007de2:	4a1d      	ldr	r2, [pc, #116]	; (8007e58 <HAL_RCC_OscConfig+0x5b8>)
 8007de4:	6853      	ldr	r3, [r2, #4]
 8007de6:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8007dea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007dee:	6053      	str	r3, [r2, #4]
 8007df0:	6823      	ldr	r3, [r4, #0]
 8007df2:	e5b0      	b.n	8007956 <HAL_RCC_OscConfig+0xb6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007df4:	4b18      	ldr	r3, [pc, #96]	; (8007e58 <HAL_RCC_OscConfig+0x5b8>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007df6:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007dfa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007dfc:	461e      	mov	r6, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007dfe:	f022 0201 	bic.w	r2, r2, #1
 8007e02:	671a      	str	r2, [r3, #112]	; 0x70
 8007e04:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007e06:	f022 0204 	bic.w	r2, r2, #4
 8007e0a:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8007e0c:	f7fd fd98 	bl	8005940 <HAL_GetTick>
 8007e10:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007e12:	e005      	b.n	8007e20 <HAL_RCC_OscConfig+0x580>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007e14:	f7fd fd94 	bl	8005940 <HAL_GetTick>
 8007e18:	1b40      	subs	r0, r0, r5
 8007e1a:	42b8      	cmp	r0, r7
 8007e1c:	f63f aed8 	bhi.w	8007bd0 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007e20:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8007e22:	0798      	lsls	r0, r3, #30
 8007e24:	d4f6      	bmi.n	8007e14 <HAL_RCC_OscConfig+0x574>
 8007e26:	e5cf      	b.n	80079c8 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007e28:	68f3      	ldr	r3, [r6, #12]
 8007e2a:	6a22      	ldr	r2, [r4, #32]
 8007e2c:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8007e30:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007e34:	60f3      	str	r3, [r6, #12]
 8007e36:	6823      	ldr	r3, [r4, #0]
 8007e38:	e58f      	b.n	800795a <HAL_RCC_OscConfig+0xba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e3a:	6873      	ldr	r3, [r6, #4]
 8007e3c:	6922      	ldr	r2, [r4, #16]
 8007e3e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007e42:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007e46:	6073      	str	r3, [r6, #4]
 8007e48:	6823      	ldr	r3, [r4, #0]
 8007e4a:	e584      	b.n	8007956 <HAL_RCC_OscConfig+0xb6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007e4c:	4a02      	ldr	r2, [pc, #8]	; (8007e58 <HAL_RCC_OscConfig+0x5b8>)
 8007e4e:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8007e50:	f043 0301 	orr.w	r3, r3, #1
 8007e54:	6713      	str	r3, [r2, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007e56:	e68e      	b.n	8007b76 <HAL_RCC_OscConfig+0x2d6>
 8007e58:	58024400 	.word	0x58024400
 8007e5c:	fffffc0c 	.word	0xfffffc0c
 8007e60:	ffff0007 	.word	0xffff0007
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007e64:	4a08      	ldr	r2, [pc, #32]	; (8007e88 <HAL_RCC_OscConfig+0x5e8>)
 8007e66:	6853      	ldr	r3, [r2, #4]
 8007e68:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8007e6c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007e70:	6053      	str	r3, [r2, #4]
 8007e72:	6823      	ldr	r3, [r4, #0]
 8007e74:	e571      	b.n	800795a <HAL_RCC_OscConfig+0xba>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007e76:	f042 0204 	orr.w	r2, r2, #4
 8007e7a:	671a      	str	r2, [r3, #112]	; 0x70
 8007e7c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007e7e:	f042 0201 	orr.w	r2, r2, #1
 8007e82:	671a      	str	r2, [r3, #112]	; 0x70
 8007e84:	e677      	b.n	8007b76 <HAL_RCC_OscConfig+0x2d6>
 8007e86:	bf00      	nop
 8007e88:	58024400 	.word	0x58024400

08007e8c <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007e8c:	4a47      	ldr	r2, [pc, #284]	; (8007fac <HAL_RCC_GetSysClockFreq+0x120>)
 8007e8e:	6913      	ldr	r3, [r2, #16]
 8007e90:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007e94:	2b10      	cmp	r3, #16
 8007e96:	d004      	beq.n	8007ea2 <HAL_RCC_GetSysClockFreq+0x16>
 8007e98:	2b18      	cmp	r3, #24
 8007e9a:	d00d      	beq.n	8007eb8 <HAL_RCC_GetSysClockFreq+0x2c>
 8007e9c:	b11b      	cbz	r3, 8007ea6 <HAL_RCC_GetSysClockFreq+0x1a>
      }

    break;

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8007e9e:	4844      	ldr	r0, [pc, #272]	; (8007fb0 <HAL_RCC_GetSysClockFreq+0x124>)
 8007ea0:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007ea2:	4844      	ldr	r0, [pc, #272]	; (8007fb4 <HAL_RCC_GetSysClockFreq+0x128>)
 8007ea4:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007ea6:	6813      	ldr	r3, [r2, #0]
 8007ea8:	0699      	lsls	r1, r3, #26
 8007eaa:	d54a      	bpl.n	8007f42 <HAL_RCC_GetSysClockFreq+0xb6>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007eac:	6813      	ldr	r3, [r2, #0]
 8007eae:	4842      	ldr	r0, [pc, #264]	; (8007fb8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8007eb0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007eb4:	40d8      	lsrs	r0, r3
 8007eb6:	4770      	bx	lr
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007eb8:	6a93      	ldr	r3, [r2, #40]	; 0x28
{
 8007eba:	b430      	push	{r4, r5}
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007ebc:	6a94      	ldr	r4, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007ebe:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));

    if (pllm != 0U)
 8007ec0:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007ec4:	f3c4 1005 	ubfx	r0, r4, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007ec8:	6b55      	ldr	r5, [r2, #52]	; 0x34
    if (pllm != 0U)
 8007eca:	d038      	beq.n	8007f3e <HAL_RCC_GetSysClockFreq+0xb2>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007ecc:	f3c5 05cc 	ubfx	r5, r5, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007ed0:	f001 0101 	and.w	r1, r1, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007ed4:	f003 0303 	and.w	r3, r3, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007ed8:	fb01 f105 	mul.w	r1, r1, r5
 8007edc:	2b01      	cmp	r3, #1
 8007ede:	ee07 1a90 	vmov	s15, r1
 8007ee2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    {
      switch (pllsource)
 8007ee6:	d002      	beq.n	8007eee <HAL_RCC_GetSysClockFreq+0x62>
 8007ee8:	2b02      	cmp	r3, #2
 8007eea:	d02c      	beq.n	8007f46 <HAL_RCC_GetSysClockFreq+0xba>
 8007eec:	b393      	cbz	r3, 8007f54 <HAL_RCC_GetSysClockFreq+0xc8>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007eee:	ee07 0a90 	vmov	s15, r0
 8007ef2:	ed9f 5a32 	vldr	s10, [pc, #200]	; 8007fbc <HAL_RCC_GetSysClockFreq+0x130>
 8007ef6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007efa:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8007efc:	eec5 6a27 	vdiv.f32	s13, s10, s15
 8007f00:	eddf 5a2f 	vldr	s11, [pc, #188]	; 8007fc0 <HAL_RCC_GetSysClockFreq+0x134>
 8007f04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f08:	ee07 3a90 	vmov	s15, r3
 8007f0c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8007f10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007f14:	eee7 7a25 	vfma.f32	s15, s14, s11
 8007f18:	ee77 7a86 	vadd.f32	s15, s15, s12
 8007f1c:	ee66 6aa7 	vmul.f32	s13, s13, s15
        break;
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8007f20:	4b22      	ldr	r3, [pc, #136]	; (8007fac <HAL_RCC_GetSysClockFreq+0x120>)
 8007f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f24:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8007f28:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8007f2a:	ee07 3a90 	vmov	s15, r3
 8007f2e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007f32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f3a:	ee17 0a90 	vmov	r0, s15
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 8007f3e:	bc30      	pop	{r4, r5}
 8007f40:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007f42:	481d      	ldr	r0, [pc, #116]	; (8007fb8 <HAL_RCC_GetSysClockFreq+0x12c>)
}
 8007f44:	4770      	bx	lr
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007f46:	ee07 0a90 	vmov	s15, r0
 8007f4a:	ed9f 5a1e 	vldr	s10, [pc, #120]	; 8007fc4 <HAL_RCC_GetSysClockFreq+0x138>
 8007f4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007f52:	e7d2      	b.n	8007efa <HAL_RCC_GetSysClockFreq+0x6e>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007f54:	6813      	ldr	r3, [r2, #0]
 8007f56:	069b      	lsls	r3, r3, #26
 8007f58:	d520      	bpl.n	8007f9c <HAL_RCC_GetSysClockFreq+0x110>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007f5a:	6813      	ldr	r3, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007f5c:	ee07 0a90 	vmov	s15, r0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007f60:	4915      	ldr	r1, [pc, #84]	; (8007fb8 <HAL_RCC_GetSysClockFreq+0x12c>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007f62:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007f66:	f3c3 00c1 	ubfx	r0, r3, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007f6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007f6e:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007f70:	40c1      	lsrs	r1, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007f72:	eddf 4a13 	vldr	s9, [pc, #76]	; 8007fc0 <HAL_RCC_GetSysClockFreq+0x134>
 8007f76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f7a:	ee06 1a10 	vmov	s12, r1
 8007f7e:	ee06 3a90 	vmov	s13, r3
 8007f82:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8007f86:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8007f8a:	eec6 5a27 	vdiv.f32	s11, s12, s15
 8007f8e:	eee7 6a24 	vfma.f32	s13, s14, s9
 8007f92:	ee76 6a85 	vadd.f32	s13, s13, s10
 8007f96:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8007f9a:	e7c1      	b.n	8007f20 <HAL_RCC_GetSysClockFreq+0x94>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007f9c:	ee07 0a90 	vmov	s15, r0
 8007fa0:	ed9f 5a09 	vldr	s10, [pc, #36]	; 8007fc8 <HAL_RCC_GetSysClockFreq+0x13c>
 8007fa4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007fa8:	e7a7      	b.n	8007efa <HAL_RCC_GetSysClockFreq+0x6e>
 8007faa:	bf00      	nop
 8007fac:	58024400 	.word	0x58024400
 8007fb0:	003d0900 	.word	0x003d0900
 8007fb4:	017d7840 	.word	0x017d7840
 8007fb8:	03d09000 	.word	0x03d09000
 8007fbc:	4a742400 	.word	0x4a742400
 8007fc0:	39000000 	.word	0x39000000
 8007fc4:	4bbebc20 	.word	0x4bbebc20
 8007fc8:	4c742400 	.word	0x4c742400

08007fcc <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8007fcc:	2800      	cmp	r0, #0
 8007fce:	f000 810e 	beq.w	80081ee <HAL_RCC_ClockConfig+0x222>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007fd2:	4a8d      	ldr	r2, [pc, #564]	; (8008208 <HAL_RCC_ClockConfig+0x23c>)
 8007fd4:	6813      	ldr	r3, [r2, #0]
 8007fd6:	f003 030f 	and.w	r3, r3, #15
 8007fda:	428b      	cmp	r3, r1
{
 8007fdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fe0:	4604      	mov	r4, r0
 8007fe2:	460d      	mov	r5, r1
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007fe4:	d20c      	bcs.n	8008000 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007fe6:	6813      	ldr	r3, [r2, #0]
 8007fe8:	f023 030f 	bic.w	r3, r3, #15
 8007fec:	430b      	orrs	r3, r1
 8007fee:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ff0:	6813      	ldr	r3, [r2, #0]
 8007ff2:	f003 030f 	and.w	r3, r3, #15
 8007ff6:	428b      	cmp	r3, r1
 8007ff8:	d002      	beq.n	8008000 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8007ffa:	2001      	movs	r0, #1
}
 8007ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008000:	6823      	ldr	r3, [r4, #0]
 8008002:	075f      	lsls	r7, r3, #29
 8008004:	d50b      	bpl.n	800801e <HAL_RCC_ClockConfig+0x52>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008006:	4981      	ldr	r1, [pc, #516]	; (800820c <HAL_RCC_ClockConfig+0x240>)
 8008008:	6920      	ldr	r0, [r4, #16]
 800800a:	698a      	ldr	r2, [r1, #24]
 800800c:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008010:	4290      	cmp	r0, r2
 8008012:	d904      	bls.n	800801e <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008014:	698a      	ldr	r2, [r1, #24]
 8008016:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800801a:	4302      	orrs	r2, r0
 800801c:	618a      	str	r2, [r1, #24]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800801e:	071e      	lsls	r6, r3, #28
 8008020:	d50b      	bpl.n	800803a <HAL_RCC_ClockConfig+0x6e>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008022:	497a      	ldr	r1, [pc, #488]	; (800820c <HAL_RCC_ClockConfig+0x240>)
 8008024:	6960      	ldr	r0, [r4, #20]
 8008026:	69ca      	ldr	r2, [r1, #28]
 8008028:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800802c:	4290      	cmp	r0, r2
 800802e:	d904      	bls.n	800803a <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008030:	69ca      	ldr	r2, [r1, #28]
 8008032:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008036:	4302      	orrs	r2, r0
 8008038:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800803a:	06d8      	lsls	r0, r3, #27
 800803c:	d50b      	bpl.n	8008056 <HAL_RCC_ClockConfig+0x8a>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800803e:	4973      	ldr	r1, [pc, #460]	; (800820c <HAL_RCC_ClockConfig+0x240>)
 8008040:	69a0      	ldr	r0, [r4, #24]
 8008042:	69ca      	ldr	r2, [r1, #28]
 8008044:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8008048:	4290      	cmp	r0, r2
 800804a:	d904      	bls.n	8008056 <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800804c:	69ca      	ldr	r2, [r1, #28]
 800804e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008052:	4302      	orrs	r2, r0
 8008054:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008056:	0699      	lsls	r1, r3, #26
 8008058:	d50b      	bpl.n	8008072 <HAL_RCC_ClockConfig+0xa6>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800805a:	496c      	ldr	r1, [pc, #432]	; (800820c <HAL_RCC_ClockConfig+0x240>)
 800805c:	69e0      	ldr	r0, [r4, #28]
 800805e:	6a0a      	ldr	r2, [r1, #32]
 8008060:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008064:	4290      	cmp	r0, r2
 8008066:	d904      	bls.n	8008072 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8008068:	6a0a      	ldr	r2, [r1, #32]
 800806a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800806e:	4302      	orrs	r2, r0
 8008070:	620a      	str	r2, [r1, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008072:	079a      	lsls	r2, r3, #30
 8008074:	f140 80ad 	bpl.w	80081d2 <HAL_RCC_ClockConfig+0x206>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008078:	4864      	ldr	r0, [pc, #400]	; (800820c <HAL_RCC_ClockConfig+0x240>)
 800807a:	68e1      	ldr	r1, [r4, #12]
 800807c:	6982      	ldr	r2, [r0, #24]
 800807e:	f002 020f 	and.w	r2, r2, #15
 8008082:	4291      	cmp	r1, r2
 8008084:	d904      	bls.n	8008090 <HAL_RCC_ClockConfig+0xc4>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008086:	6982      	ldr	r2, [r0, #24]
 8008088:	f022 020f 	bic.w	r2, r2, #15
 800808c:	430a      	orrs	r2, r1
 800808e:	6182      	str	r2, [r0, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008090:	07d8      	lsls	r0, r3, #31
 8008092:	d531      	bpl.n	80080f8 <HAL_RCC_ClockConfig+0x12c>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008094:	4a5d      	ldr	r2, [pc, #372]	; (800820c <HAL_RCC_ClockConfig+0x240>)
 8008096:	68a1      	ldr	r1, [r4, #8]
 8008098:	6993      	ldr	r3, [r2, #24]
 800809a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800809e:	430b      	orrs	r3, r1
 80080a0:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80080a2:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80080a4:	6813      	ldr	r3, [r2, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80080a6:	2902      	cmp	r1, #2
 80080a8:	f000 80a3 	beq.w	80081f2 <HAL_RCC_ClockConfig+0x226>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80080ac:	2903      	cmp	r1, #3
 80080ae:	f000 809a 	beq.w	80081e6 <HAL_RCC_ClockConfig+0x21a>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80080b2:	2901      	cmp	r1, #1
 80080b4:	f000 80a3 	beq.w	80081fe <HAL_RCC_ClockConfig+0x232>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80080b8:	0758      	lsls	r0, r3, #29
 80080ba:	d59e      	bpl.n	8007ffa <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80080bc:	4a53      	ldr	r2, [pc, #332]	; (800820c <HAL_RCC_ClockConfig+0x240>)
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80080be:	f241 3888 	movw	r8, #5000	; 0x1388
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80080c2:	6913      	ldr	r3, [r2, #16]
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080c4:	4617      	mov	r7, r2
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80080c6:	f023 0307 	bic.w	r3, r3, #7
 80080ca:	430b      	orrs	r3, r1
 80080cc:	6113      	str	r3, [r2, #16]
      tickstart = HAL_GetTick();
 80080ce:	f7fd fc37 	bl	8005940 <HAL_GetTick>
 80080d2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080d4:	e005      	b.n	80080e2 <HAL_RCC_ClockConfig+0x116>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80080d6:	f7fd fc33 	bl	8005940 <HAL_GetTick>
 80080da:	1b80      	subs	r0, r0, r6
 80080dc:	4540      	cmp	r0, r8
 80080de:	f200 808c 	bhi.w	80081fa <HAL_RCC_ClockConfig+0x22e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	6862      	ldr	r2, [r4, #4]
 80080e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80080ea:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 80080ee:	d1f2      	bne.n	80080d6 <HAL_RCC_ClockConfig+0x10a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80080f0:	6823      	ldr	r3, [r4, #0]
 80080f2:	0799      	lsls	r1, r3, #30
 80080f4:	d506      	bpl.n	8008104 <HAL_RCC_ClockConfig+0x138>
 80080f6:	68e1      	ldr	r1, [r4, #12]
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80080f8:	4844      	ldr	r0, [pc, #272]	; (800820c <HAL_RCC_ClockConfig+0x240>)
 80080fa:	6982      	ldr	r2, [r0, #24]
 80080fc:	f002 020f 	and.w	r2, r2, #15
 8008100:	428a      	cmp	r2, r1
 8008102:	d86a      	bhi.n	80081da <HAL_RCC_ClockConfig+0x20e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008104:	4940      	ldr	r1, [pc, #256]	; (8008208 <HAL_RCC_ClockConfig+0x23c>)
 8008106:	680a      	ldr	r2, [r1, #0]
 8008108:	f002 020f 	and.w	r2, r2, #15
 800810c:	42aa      	cmp	r2, r5
 800810e:	d90a      	bls.n	8008126 <HAL_RCC_ClockConfig+0x15a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008110:	680a      	ldr	r2, [r1, #0]
 8008112:	f022 020f 	bic.w	r2, r2, #15
 8008116:	432a      	orrs	r2, r5
 8008118:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800811a:	680a      	ldr	r2, [r1, #0]
 800811c:	f002 020f 	and.w	r2, r2, #15
 8008120:	42aa      	cmp	r2, r5
 8008122:	f47f af6a 	bne.w	8007ffa <HAL_RCC_ClockConfig+0x2e>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008126:	075a      	lsls	r2, r3, #29
 8008128:	d50b      	bpl.n	8008142 <HAL_RCC_ClockConfig+0x176>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800812a:	4938      	ldr	r1, [pc, #224]	; (800820c <HAL_RCC_ClockConfig+0x240>)
 800812c:	6920      	ldr	r0, [r4, #16]
 800812e:	698a      	ldr	r2, [r1, #24]
 8008130:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008134:	4290      	cmp	r0, r2
 8008136:	d204      	bcs.n	8008142 <HAL_RCC_ClockConfig+0x176>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008138:	698a      	ldr	r2, [r1, #24]
 800813a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800813e:	4302      	orrs	r2, r0
 8008140:	618a      	str	r2, [r1, #24]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008142:	071f      	lsls	r7, r3, #28
 8008144:	d50b      	bpl.n	800815e <HAL_RCC_ClockConfig+0x192>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008146:	4931      	ldr	r1, [pc, #196]	; (800820c <HAL_RCC_ClockConfig+0x240>)
 8008148:	6960      	ldr	r0, [r4, #20]
 800814a:	69ca      	ldr	r2, [r1, #28]
 800814c:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008150:	4290      	cmp	r0, r2
 8008152:	d204      	bcs.n	800815e <HAL_RCC_ClockConfig+0x192>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008154:	69ca      	ldr	r2, [r1, #28]
 8008156:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800815a:	4302      	orrs	r2, r0
 800815c:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800815e:	06de      	lsls	r6, r3, #27
 8008160:	d50b      	bpl.n	800817a <HAL_RCC_ClockConfig+0x1ae>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008162:	492a      	ldr	r1, [pc, #168]	; (800820c <HAL_RCC_ClockConfig+0x240>)
 8008164:	69a0      	ldr	r0, [r4, #24]
 8008166:	69ca      	ldr	r2, [r1, #28]
 8008168:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800816c:	4290      	cmp	r0, r2
 800816e:	d204      	bcs.n	800817a <HAL_RCC_ClockConfig+0x1ae>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008170:	69ca      	ldr	r2, [r1, #28]
 8008172:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008176:	4302      	orrs	r2, r0
 8008178:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800817a:	069d      	lsls	r5, r3, #26
 800817c:	d50b      	bpl.n	8008196 <HAL_RCC_ClockConfig+0x1ca>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800817e:	4a23      	ldr	r2, [pc, #140]	; (800820c <HAL_RCC_ClockConfig+0x240>)
 8008180:	69e1      	ldr	r1, [r4, #28]
 8008182:	6a13      	ldr	r3, [r2, #32]
 8008184:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008188:	4299      	cmp	r1, r3
 800818a:	d204      	bcs.n	8008196 <HAL_RCC_ClockConfig+0x1ca>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800818c:	6a13      	ldr	r3, [r2, #32]
 800818e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008192:	430b      	orrs	r3, r1
 8008194:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008196:	f7ff fe79 	bl	8007e8c <HAL_RCC_GetSysClockFreq>
 800819a:	4b1c      	ldr	r3, [pc, #112]	; (800820c <HAL_RCC_ClockConfig+0x240>)
 800819c:	4602      	mov	r2, r0
 800819e:	481c      	ldr	r0, [pc, #112]	; (8008210 <HAL_RCC_ClockConfig+0x244>)
 80081a0:	6999      	ldr	r1, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80081a2:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80081a4:	f3c1 2103 	ubfx	r1, r1, #8, #4
  halstatus = HAL_InitTick (uwTickPrio);
 80081a8:	4d1a      	ldr	r5, [pc, #104]	; (8008214 <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80081aa:	f003 030f 	and.w	r3, r3, #15
 80081ae:	4c1a      	ldr	r4, [pc, #104]	; (8008218 <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80081b0:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80081b2:	5cc3      	ldrb	r3, [r0, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80081b4:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick (uwTickPrio);
 80081b8:	6828      	ldr	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80081ba:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = common_system_clock;
 80081be:	4d17      	ldr	r5, [pc, #92]	; (800821c <HAL_RCC_ClockConfig+0x250>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80081c0:	40ca      	lsrs	r2, r1
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80081c2:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 80081c6:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80081c8:	6023      	str	r3, [r4, #0]
}
 80081ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 80081ce:	f7fd bb55 	b.w	800587c <HAL_InitTick>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80081d2:	07da      	lsls	r2, r3, #31
 80081d4:	f53f af5e 	bmi.w	8008094 <HAL_RCC_ClockConfig+0xc8>
 80081d8:	e794      	b.n	8008104 <HAL_RCC_ClockConfig+0x138>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80081da:	6982      	ldr	r2, [r0, #24]
 80081dc:	f022 020f 	bic.w	r2, r2, #15
 80081e0:	4311      	orrs	r1, r2
 80081e2:	6181      	str	r1, [r0, #24]
 80081e4:	e78e      	b.n	8008104 <HAL_RCC_ClockConfig+0x138>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80081e6:	019f      	lsls	r7, r3, #6
 80081e8:	f53f af68 	bmi.w	80080bc <HAL_RCC_ClockConfig+0xf0>
 80081ec:	e705      	b.n	8007ffa <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80081ee:	2001      	movs	r0, #1
}
 80081f0:	4770      	bx	lr
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80081f2:	039b      	lsls	r3, r3, #14
 80081f4:	f53f af62 	bmi.w	80080bc <HAL_RCC_ClockConfig+0xf0>
 80081f8:	e6ff      	b.n	8007ffa <HAL_RCC_ClockConfig+0x2e>
            return HAL_TIMEOUT;
 80081fa:	2003      	movs	r0, #3
 80081fc:	e6fe      	b.n	8007ffc <HAL_RCC_ClockConfig+0x30>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80081fe:	05de      	lsls	r6, r3, #23
 8008200:	f53f af5c 	bmi.w	80080bc <HAL_RCC_ClockConfig+0xf0>
 8008204:	e6f9      	b.n	8007ffa <HAL_RCC_ClockConfig+0x2e>
 8008206:	bf00      	nop
 8008208:	52002000 	.word	0x52002000
 800820c:	58024400 	.word	0x58024400
 8008210:	08009b24 	.word	0x08009b24
 8008214:	24001064 	.word	0x24001064
 8008218:	24000004 	.word	0x24000004
 800821c:	24000000 	.word	0x24000000

08008220 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008220:	b538      	push	{r3, r4, r5, lr}
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008222:	f7ff fe33 	bl	8007e8c <HAL_RCC_GetSysClockFreq>
 8008226:	4b0b      	ldr	r3, [pc, #44]	; (8008254 <HAL_RCC_GetHCLKFreq+0x34>)
 8008228:	490b      	ldr	r1, [pc, #44]	; (8008258 <HAL_RCC_GetHCLKFreq+0x38>)
 800822a:	699a      	ldr	r2, [r3, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800822c:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800822e:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008232:	4c0a      	ldr	r4, [pc, #40]	; (800825c <HAL_RCC_GetHCLKFreq+0x3c>)
 8008234:	f003 030f 	and.w	r3, r3, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008238:	4d09      	ldr	r5, [pc, #36]	; (8008260 <HAL_RCC_GetHCLKFreq+0x40>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800823a:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800823c:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800823e:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008242:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008246:	fa20 f202 	lsr.w	r2, r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800824a:	fa22 f003 	lsr.w	r0, r2, r3
  SystemCoreClock = common_system_clock;
 800824e:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008250:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8008252:	bd38      	pop	{r3, r4, r5, pc}
 8008254:	58024400 	.word	0x58024400
 8008258:	08009b24 	.word	0x08009b24
 800825c:	24000004 	.word	0x24000004
 8008260:	24000000 	.word	0x24000000

08008264 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008264:	4a3b      	ldr	r2, [pc, #236]	; (8008354 <RCCEx_PLL2_Config+0xf0>)
{
 8008266:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008268:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800826a:	f003 0303 	and.w	r3, r3, #3
 800826e:	2b03      	cmp	r3, #3
 8008270:	d069      	beq.n	8008346 <RCCEx_PLL2_Config+0xe2>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008272:	6813      	ldr	r3, [r2, #0]
 8008274:	4606      	mov	r6, r0
 8008276:	460f      	mov	r7, r1

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008278:	4614      	mov	r4, r2
    __HAL_RCC_PLL2_DISABLE();
 800827a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800827e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8008280:	f7fd fb5e 	bl	8005940 <HAL_GetTick>
 8008284:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008286:	e004      	b.n	8008292 <RCCEx_PLL2_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008288:	f7fd fb5a 	bl	8005940 <HAL_GetTick>
 800828c:	1b43      	subs	r3, r0, r5
 800828e:	2b02      	cmp	r3, #2
 8008290:	d857      	bhi.n	8008342 <RCCEx_PLL2_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008292:	6823      	ldr	r3, [r4, #0]
 8008294:	011a      	lsls	r2, r3, #4
 8008296:	d4f7      	bmi.n	8008288 <RCCEx_PLL2_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008298:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800829a:	6832      	ldr	r2, [r6, #0]
 800829c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80082a0:	492d      	ldr	r1, [pc, #180]	; (8008358 <RCCEx_PLL2_Config+0xf4>)
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80082a2:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 80082a6:	62a3      	str	r3, [r4, #40]	; 0x28
 80082a8:	6875      	ldr	r5, [r6, #4]
 80082aa:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 80082ae:	3d01      	subs	r5, #1
 80082b0:	1e50      	subs	r0, r2, #1
 80082b2:	3b01      	subs	r3, #1
 80082b4:	6932      	ldr	r2, [r6, #16]
 80082b6:	f3c5 0508 	ubfx	r5, r5, #0, #9
 80082ba:	025b      	lsls	r3, r3, #9
 80082bc:	0400      	lsls	r0, r0, #16
 80082be:	3a01      	subs	r2, #1
 80082c0:	b29b      	uxth	r3, r3
 80082c2:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 80082c6:	0612      	lsls	r2, r2, #24
 80082c8:	4303      	orrs	r3, r0
 80082ca:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80082ce:	432b      	orrs	r3, r5
 80082d0:	4313      	orrs	r3, r2
 80082d2:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80082d4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80082d6:	6972      	ldr	r2, [r6, #20]
 80082d8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80082dc:	4313      	orrs	r3, r2
 80082de:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80082e0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80082e2:	69b2      	ldr	r2, [r6, #24]
 80082e4:	f023 0320 	bic.w	r3, r3, #32
 80082e8:	4313      	orrs	r3, r2
 80082ea:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 80082ec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80082ee:	f023 0310 	bic.w	r3, r3, #16
 80082f2:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80082f4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80082f6:	69f3      	ldr	r3, [r6, #28]
 80082f8:	4011      	ands	r1, r2
 80082fa:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 80082fe:	63e1      	str	r1, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008300:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008302:	f043 0310 	orr.w	r3, r3, #16
 8008306:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008308:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 800830a:	b1f7      	cbz	r7, 800834a <RCCEx_PLL2_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800830c:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800830e:	bf0c      	ite	eq
 8008310:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008314:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 8008318:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800831a:	4b0e      	ldr	r3, [pc, #56]	; (8008354 <RCCEx_PLL2_Config+0xf0>)
 800831c:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800831e:	461d      	mov	r5, r3
    __HAL_RCC_PLL2_ENABLE();
 8008320:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8008324:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8008326:	f7fd fb0b 	bl	8005940 <HAL_GetTick>
 800832a:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800832c:	e004      	b.n	8008338 <RCCEx_PLL2_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800832e:	f7fd fb07 	bl	8005940 <HAL_GetTick>
 8008332:	1b00      	subs	r0, r0, r4
 8008334:	2802      	cmp	r0, #2
 8008336:	d804      	bhi.n	8008342 <RCCEx_PLL2_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008338:	682b      	ldr	r3, [r5, #0]
 800833a:	011b      	lsls	r3, r3, #4
 800833c:	d5f7      	bpl.n	800832e <RCCEx_PLL2_Config+0xca>
    }

  }


  return status;
 800833e:	2000      	movs	r0, #0
}
 8008340:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8008342:	2003      	movs	r0, #3
}
 8008344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8008346:	2001      	movs	r0, #1
}
 8008348:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800834a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800834e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008350:	e7e3      	b.n	800831a <RCCEx_PLL2_Config+0xb6>
 8008352:	bf00      	nop
 8008354:	58024400 	.word	0x58024400
 8008358:	ffff0007 	.word	0xffff0007

0800835c <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800835c:	4a3b      	ldr	r2, [pc, #236]	; (800844c <RCCEx_PLL3_Config+0xf0>)
{
 800835e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008360:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8008362:	f003 0303 	and.w	r3, r3, #3
 8008366:	2b03      	cmp	r3, #3
 8008368:	d069      	beq.n	800843e <RCCEx_PLL3_Config+0xe2>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800836a:	6813      	ldr	r3, [r2, #0]
 800836c:	4606      	mov	r6, r0
 800836e:	460f      	mov	r7, r1

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008370:	4614      	mov	r4, r2
    __HAL_RCC_PLL3_DISABLE();
 8008372:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008376:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8008378:	f7fd fae2 	bl	8005940 <HAL_GetTick>
 800837c:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800837e:	e004      	b.n	800838a <RCCEx_PLL3_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008380:	f7fd fade 	bl	8005940 <HAL_GetTick>
 8008384:	1b43      	subs	r3, r0, r5
 8008386:	2b02      	cmp	r3, #2
 8008388:	d857      	bhi.n	800843a <RCCEx_PLL3_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800838a:	6823      	ldr	r3, [r4, #0]
 800838c:	009a      	lsls	r2, r3, #2
 800838e:	d4f7      	bmi.n	8008380 <RCCEx_PLL3_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008390:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008392:	6832      	ldr	r2, [r6, #0]
 8008394:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008398:	492d      	ldr	r1, [pc, #180]	; (8008450 <RCCEx_PLL3_Config+0xf4>)
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800839a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800839e:	62a3      	str	r3, [r4, #40]	; 0x28
 80083a0:	6875      	ldr	r5, [r6, #4]
 80083a2:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 80083a6:	3d01      	subs	r5, #1
 80083a8:	1e50      	subs	r0, r2, #1
 80083aa:	3b01      	subs	r3, #1
 80083ac:	6932      	ldr	r2, [r6, #16]
 80083ae:	f3c5 0508 	ubfx	r5, r5, #0, #9
 80083b2:	025b      	lsls	r3, r3, #9
 80083b4:	0400      	lsls	r0, r0, #16
 80083b6:	3a01      	subs	r2, #1
 80083b8:	b29b      	uxth	r3, r3
 80083ba:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 80083be:	0612      	lsls	r2, r2, #24
 80083c0:	4303      	orrs	r3, r0
 80083c2:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80083c6:	432b      	orrs	r3, r5
 80083c8:	4313      	orrs	r3, r2
 80083ca:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80083cc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80083ce:	6972      	ldr	r2, [r6, #20]
 80083d0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80083d4:	4313      	orrs	r3, r2
 80083d6:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80083d8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80083da:	69b2      	ldr	r2, [r6, #24]
 80083dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80083e0:	4313      	orrs	r3, r2
 80083e2:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 80083e4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80083e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80083ea:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80083ec:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80083ee:	69f3      	ldr	r3, [r6, #28]
 80083f0:	4011      	ands	r1, r2
 80083f2:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 80083f6:	6461      	str	r1, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80083f8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80083fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80083fe:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008400:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8008402:	b1f7      	cbz	r7, 8008442 <RCCEx_PLL3_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008404:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008406:	bf0c      	ite	eq
 8008408:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800840c:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 8008410:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008412:	4b0e      	ldr	r3, [pc, #56]	; (800844c <RCCEx_PLL3_Config+0xf0>)
 8008414:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008416:	461d      	mov	r5, r3
    __HAL_RCC_PLL3_ENABLE();
 8008418:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800841c:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800841e:	f7fd fa8f 	bl	8005940 <HAL_GetTick>
 8008422:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008424:	e004      	b.n	8008430 <RCCEx_PLL3_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008426:	f7fd fa8b 	bl	8005940 <HAL_GetTick>
 800842a:	1b00      	subs	r0, r0, r4
 800842c:	2802      	cmp	r0, #2
 800842e:	d804      	bhi.n	800843a <RCCEx_PLL3_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008430:	682b      	ldr	r3, [r5, #0]
 8008432:	009b      	lsls	r3, r3, #2
 8008434:	d5f7      	bpl.n	8008426 <RCCEx_PLL3_Config+0xca>
    }

  }


  return status;
 8008436:	2000      	movs	r0, #0
}
 8008438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800843a:	2003      	movs	r0, #3
}
 800843c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800843e:	2001      	movs	r0, #1
}
 8008440:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008442:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008446:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008448:	e7e3      	b.n	8008412 <RCCEx_PLL3_Config+0xb6>
 800844a:	bf00      	nop
 800844c:	58024400 	.word	0x58024400
 8008450:	ffff0007 	.word	0xffff0007

08008454 <HAL_RCCEx_PeriphCLKConfig>:
{
 8008454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008458:	6803      	ldr	r3, [r0, #0]
{
 800845a:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800845c:	f013 6600 	ands.w	r6, r3, #134217728	; 0x8000000
 8008460:	d01c      	beq.n	800849c <HAL_RCCEx_PeriphCLKConfig+0x48>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8008462:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8008464:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8008468:	f000 84c7 	beq.w	8008dfa <HAL_RCCEx_PeriphCLKConfig+0x9a6>
 800846c:	d823      	bhi.n	80084b6 <HAL_RCCEx_PeriphCLKConfig+0x62>
 800846e:	2a00      	cmp	r2, #0
 8008470:	f000 842c 	beq.w	8008ccc <HAL_RCCEx_PeriphCLKConfig+0x878>
 8008474:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8008478:	d120      	bne.n	80084bc <HAL_RCCEx_PeriphCLKConfig+0x68>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800847a:	2102      	movs	r1, #2
 800847c:	3004      	adds	r0, #4
 800847e:	f7ff fef1 	bl	8008264 <RCCEx_PLL2_Config>
 8008482:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8008484:	2e00      	cmp	r6, #0
 8008486:	f040 84c0 	bne.w	8008e0a <HAL_RCCEx_PeriphCLKConfig+0x9b6>
 800848a:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 800848c:	6823      	ldr	r3, [r4, #0]
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800848e:	48b0      	ldr	r0, [pc, #704]	; (8008750 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8008490:	2600      	movs	r6, #0
 8008492:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8008494:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 8008498:	430a      	orrs	r2, r1
 800849a:	6502      	str	r2, [r0, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800849c:	05da      	lsls	r2, r3, #23
 800849e:	d511      	bpl.n	80084c4 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch(PeriphClkInit->Sai1ClockSelection)
 80084a0:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80084a2:	2a04      	cmp	r2, #4
 80084a4:	f200 8580 	bhi.w	8008fa8 <HAL_RCCEx_PeriphCLKConfig+0xb54>
 80084a8:	e8df f012 	tbh	[pc, r2, lsl #1]
 80084ac:	04c104ba 	.word	0x04c104ba
 80084b0:	033b04b2 	.word	0x033b04b2
 80084b4:	033b      	.short	0x033b
    switch(PeriphClkInit->SpdifrxClockSelection)
 80084b6:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 80084ba:	d0e8      	beq.n	800848e <HAL_RCCEx_PeriphCLKConfig+0x3a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80084bc:	05da      	lsls	r2, r3, #23
    switch(PeriphClkInit->SpdifrxClockSelection)
 80084be:	f04f 0601 	mov.w	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80084c2:	d4ed      	bmi.n	80084a0 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    switch(PeriphClkInit->Sai1ClockSelection)
 80084c4:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80084c6:	059f      	lsls	r7, r3, #22
 80084c8:	d51b      	bpl.n	8008502 <HAL_RCCEx_PeriphCLKConfig+0xae>
    switch(PeriphClkInit->Sai23ClockSelection)
 80084ca:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80084cc:	2a80      	cmp	r2, #128	; 0x80
 80084ce:	f000 84b7 	beq.w	8008e40 <HAL_RCCEx_PeriphCLKConfig+0x9ec>
 80084d2:	f200 8127 	bhi.w	8008724 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 80084d6:	2a00      	cmp	r2, #0
 80084d8:	f000 83e6 	beq.w	8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x854>
 80084dc:	2a40      	cmp	r2, #64	; 0x40
 80084de:	f040 8128 	bne.w	8008732 <HAL_RCCEx_PeriphCLKConfig+0x2de>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80084e2:	2100      	movs	r1, #0
 80084e4:	1d20      	adds	r0, r4, #4
 80084e6:	f7ff febd 	bl	8008264 <RCCEx_PLL2_Config>
 80084ea:	6823      	ldr	r3, [r4, #0]
 80084ec:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80084ee:	2d00      	cmp	r5, #0
 80084f0:	f040 83cc 	bne.w	8008c8c <HAL_RCCEx_PeriphCLKConfig+0x838>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80084f4:	4996      	ldr	r1, [pc, #600]	; (8008750 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80084f6:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80084f8:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80084fa:	f422 72e0 	bic.w	r2, r2, #448	; 0x1c0
 80084fe:	4302      	orrs	r2, r0
 8008500:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008502:	0558      	lsls	r0, r3, #21
 8008504:	d51f      	bpl.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    switch(PeriphClkInit->Sai4AClockSelection)
 8008506:	f8d4 20a8 	ldr.w	r2, [r4, #168]	; 0xa8
 800850a:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800850e:	f000 8462 	beq.w	8008dd6 <HAL_RCCEx_PeriphCLKConfig+0x982>
 8008512:	f200 8111 	bhi.w	8008738 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 8008516:	2a00      	cmp	r2, #0
 8008518:	f000 83c0 	beq.w	8008c9c <HAL_RCCEx_PeriphCLKConfig+0x848>
 800851c:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8008520:	f040 8112 	bne.w	8008748 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008524:	2100      	movs	r1, #0
 8008526:	1d20      	adds	r0, r4, #4
 8008528:	f7ff fe9c 	bl	8008264 <RCCEx_PLL2_Config>
 800852c:	6823      	ldr	r3, [r4, #0]
 800852e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008530:	2d00      	cmp	r5, #0
 8008532:	f040 83b1 	bne.w	8008c98 <HAL_RCCEx_PeriphCLKConfig+0x844>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8008536:	4986      	ldr	r1, [pc, #536]	; (8008750 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8008538:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 800853c:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800853e:	f422 0260 	bic.w	r2, r2, #14680064	; 0xe00000
 8008542:	4302      	orrs	r2, r0
 8008544:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8008546:	0519      	lsls	r1, r3, #20
 8008548:	d51f      	bpl.n	800858a <HAL_RCCEx_PeriphCLKConfig+0x136>
    switch(PeriphClkInit->Sai4BClockSelection)
 800854a:	f8d4 20ac 	ldr.w	r2, [r4, #172]	; 0xac
 800854e:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
 8008552:	f000 8437 	beq.w	8008dc4 <HAL_RCCEx_PeriphCLKConfig+0x970>
 8008556:	f200 80fd 	bhi.w	8008754 <HAL_RCCEx_PeriphCLKConfig+0x300>
 800855a:	2a00      	cmp	r2, #0
 800855c:	f000 83aa 	beq.w	8008cb4 <HAL_RCCEx_PeriphCLKConfig+0x860>
 8008560:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 8008564:	f040 80fe 	bne.w	8008764 <HAL_RCCEx_PeriphCLKConfig+0x310>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008568:	2100      	movs	r1, #0
 800856a:	1d20      	adds	r0, r4, #4
 800856c:	f7ff fe7a 	bl	8008264 <RCCEx_PLL2_Config>
 8008570:	6823      	ldr	r3, [r4, #0]
 8008572:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008574:	2d00      	cmp	r5, #0
 8008576:	f040 8387 	bne.w	8008c88 <HAL_RCCEx_PeriphCLKConfig+0x834>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800857a:	4975      	ldr	r1, [pc, #468]	; (8008750 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800857c:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 8008580:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008582:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8008586:	4302      	orrs	r2, r0
 8008588:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800858a:	019a      	lsls	r2, r3, #6
 800858c:	d518      	bpl.n	80085c0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    switch(PeriphClkInit->QspiClockSelection)
 800858e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8008590:	2a20      	cmp	r2, #32
 8008592:	f000 840d 	beq.w	8008db0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 8008596:	f200 80e8 	bhi.w	800876a <HAL_RCCEx_PeriphCLKConfig+0x316>
 800859a:	b13a      	cbz	r2, 80085ac <HAL_RCCEx_PeriphCLKConfig+0x158>
 800859c:	2a10      	cmp	r2, #16
 800859e:	f040 80e7 	bne.w	8008770 <HAL_RCCEx_PeriphCLKConfig+0x31c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80085a2:	496b      	ldr	r1, [pc, #428]	; (8008750 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80085a4:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80085a6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80085aa:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 80085ac:	2d00      	cmp	r5, #0
 80085ae:	f040 83ba 	bne.w	8008d26 <HAL_RCCEx_PeriphCLKConfig+0x8d2>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80085b2:	4967      	ldr	r1, [pc, #412]	; (8008750 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80085b4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80085b6:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80085b8:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80085bc:	4302      	orrs	r2, r0
 80085be:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80085c0:	04df      	lsls	r7, r3, #19
 80085c2:	d51d      	bpl.n	8008600 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    switch(PeriphClkInit->Spi123ClockSelection)
 80085c4:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80085c6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80085ca:	f000 840d 	beq.w	8008de8 <HAL_RCCEx_PeriphCLKConfig+0x994>
 80085ce:	f200 80d2 	bhi.w	8008776 <HAL_RCCEx_PeriphCLKConfig+0x322>
 80085d2:	2a00      	cmp	r2, #0
 80085d4:	f000 8374 	beq.w	8008cc0 <HAL_RCCEx_PeriphCLKConfig+0x86c>
 80085d8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80085dc:	f040 80d3 	bne.w	8008786 <HAL_RCCEx_PeriphCLKConfig+0x332>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80085e0:	2100      	movs	r1, #0
 80085e2:	1d20      	adds	r0, r4, #4
 80085e4:	f7ff fe3e 	bl	8008264 <RCCEx_PLL2_Config>
 80085e8:	6823      	ldr	r3, [r4, #0]
 80085ea:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80085ec:	2d00      	cmp	r5, #0
 80085ee:	f040 834f 	bne.w	8008c90 <HAL_RCCEx_PeriphCLKConfig+0x83c>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80085f2:	4957      	ldr	r1, [pc, #348]	; (8008750 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80085f4:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80085f6:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80085f8:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80085fc:	4302      	orrs	r2, r0
 80085fe:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008600:	0498      	lsls	r0, r3, #18
 8008602:	d51b      	bpl.n	800863c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
    switch(PeriphClkInit->Spi45ClockSelection)
 8008604:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008606:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 800860a:	f000 83bd 	beq.w	8008d88 <HAL_RCCEx_PeriphCLKConfig+0x934>
 800860e:	f200 80bd 	bhi.w	800878c <HAL_RCCEx_PeriphCLKConfig+0x338>
 8008612:	b14a      	cbz	r2, 8008628 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8008614:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8008618:	f040 80c2 	bne.w	80087a0 <HAL_RCCEx_PeriphCLKConfig+0x34c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800861c:	2101      	movs	r1, #1
 800861e:	1d20      	adds	r0, r4, #4
 8008620:	f7ff fe20 	bl	8008264 <RCCEx_PLL2_Config>
 8008624:	6823      	ldr	r3, [r4, #0]
 8008626:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008628:	2d00      	cmp	r5, #0
 800862a:	f040 837e 	bne.w	8008d2a <HAL_RCCEx_PeriphCLKConfig+0x8d6>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800862e:	4948      	ldr	r1, [pc, #288]	; (8008750 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8008630:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8008632:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008634:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8008638:	4302      	orrs	r2, r0
 800863a:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800863c:	0459      	lsls	r1, r3, #17
 800863e:	d51d      	bpl.n	800867c <HAL_RCCEx_PeriphCLKConfig+0x228>
    switch(PeriphClkInit->Spi6ClockSelection)
 8008640:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 8008644:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8008648:	f000 83a8 	beq.w	8008d9c <HAL_RCCEx_PeriphCLKConfig+0x948>
 800864c:	f200 80ab 	bhi.w	80087a6 <HAL_RCCEx_PeriphCLKConfig+0x352>
 8008650:	b14a      	cbz	r2, 8008666 <HAL_RCCEx_PeriphCLKConfig+0x212>
 8008652:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8008656:	f040 80b0 	bne.w	80087ba <HAL_RCCEx_PeriphCLKConfig+0x366>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800865a:	2101      	movs	r1, #1
 800865c:	1d20      	adds	r0, r4, #4
 800865e:	f7ff fe01 	bl	8008264 <RCCEx_PLL2_Config>
 8008662:	6823      	ldr	r3, [r4, #0]
 8008664:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008666:	2d00      	cmp	r5, #0
 8008668:	f040 8363 	bne.w	8008d32 <HAL_RCCEx_PeriphCLKConfig+0x8de>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800866c:	4938      	ldr	r1, [pc, #224]	; (8008750 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800866e:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 8008672:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008674:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 8008678:	4302      	orrs	r2, r0
 800867a:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 800867c:	015a      	lsls	r2, r3, #5
 800867e:	d509      	bpl.n	8008694 <HAL_RCCEx_PeriphCLKConfig+0x240>
    switch(PeriphClkInit->DsiClockSelection)
 8008680:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8008682:	2a00      	cmp	r2, #0
 8008684:	f000 8264 	beq.w	8008b50 <HAL_RCCEx_PeriphCLKConfig+0x6fc>
 8008688:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800868c:	f000 825a 	beq.w	8008b44 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
 8008690:	2601      	movs	r6, #1
 8008692:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008694:	041f      	lsls	r7, r3, #16
 8008696:	d50d      	bpl.n	80086b4 <HAL_RCCEx_PeriphCLKConfig+0x260>
    switch(PeriphClkInit->FdcanClockSelection)
 8008698:	6f22      	ldr	r2, [r4, #112]	; 0x70
 800869a:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 800869e:	f000 8420 	beq.w	8008ee2 <HAL_RCCEx_PeriphCLKConfig+0xa8e>
 80086a2:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 80086a6:	f000 82ce 	beq.w	8008c46 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 80086aa:	2a00      	cmp	r2, #0
 80086ac:	f000 82d1 	beq.w	8008c52 <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 80086b0:	2601      	movs	r6, #1
 80086b2:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80086b4:	01d8      	lsls	r0, r3, #7
 80086b6:	f100 81cf 	bmi.w	8008a58 <HAL_RCCEx_PeriphCLKConfig+0x604>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80086ba:	0259      	lsls	r1, r3, #9
 80086bc:	f100 81ef 	bmi.w	8008a9e <HAL_RCCEx_PeriphCLKConfig+0x64a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80086c0:	07df      	lsls	r7, r3, #31
 80086c2:	f140 8088 	bpl.w	80087d6 <HAL_RCCEx_PeriphCLKConfig+0x382>
    switch(PeriphClkInit->Usart16ClockSelection)
 80086c6:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 80086c8:	2a28      	cmp	r2, #40	; 0x28
 80086ca:	f200 81cf 	bhi.w	8008a6c <HAL_RCCEx_PeriphCLKConfig+0x618>
 80086ce:	e8df f012 	tbh	[pc, r2, lsl #1]
 80086d2:	007e      	.short	0x007e
 80086d4:	01cd01cd 	.word	0x01cd01cd
 80086d8:	01cd01cd 	.word	0x01cd01cd
 80086dc:	01cd01cd 	.word	0x01cd01cd
 80086e0:	03d401cd 	.word	0x03d401cd
 80086e4:	01cd01cd 	.word	0x01cd01cd
 80086e8:	01cd01cd 	.word	0x01cd01cd
 80086ec:	01cd01cd 	.word	0x01cd01cd
 80086f0:	007701cd 	.word	0x007701cd
 80086f4:	01cd01cd 	.word	0x01cd01cd
 80086f8:	01cd01cd 	.word	0x01cd01cd
 80086fc:	01cd01cd 	.word	0x01cd01cd
 8008700:	007e01cd 	.word	0x007e01cd
 8008704:	01cd01cd 	.word	0x01cd01cd
 8008708:	01cd01cd 	.word	0x01cd01cd
 800870c:	01cd01cd 	.word	0x01cd01cd
 8008710:	007e01cd 	.word	0x007e01cd
 8008714:	01cd01cd 	.word	0x01cd01cd
 8008718:	01cd01cd 	.word	0x01cd01cd
 800871c:	01cd01cd 	.word	0x01cd01cd
 8008720:	007e01cd 	.word	0x007e01cd
    switch(PeriphClkInit->Sai23ClockSelection)
 8008724:	2ac0      	cmp	r2, #192	; 0xc0
 8008726:	f43f aee2 	beq.w	80084ee <HAL_RCCEx_PeriphCLKConfig+0x9a>
 800872a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800872e:	f43f aede 	beq.w	80084ee <HAL_RCCEx_PeriphCLKConfig+0x9a>
 8008732:	2601      	movs	r6, #1
 8008734:	4635      	mov	r5, r6
 8008736:	e6e4      	b.n	8008502 <HAL_RCCEx_PeriphCLKConfig+0xae>
    switch(PeriphClkInit->Sai4AClockSelection)
 8008738:	f5b2 0fc0 	cmp.w	r2, #6291456	; 0x600000
 800873c:	f43f aef8 	beq.w	8008530 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8008740:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8008744:	f43f aef4 	beq.w	8008530 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8008748:	2601      	movs	r6, #1
 800874a:	4635      	mov	r5, r6
 800874c:	e6fb      	b.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0xf2>
 800874e:	bf00      	nop
 8008750:	58024400 	.word	0x58024400
    switch(PeriphClkInit->Sai4BClockSelection)
 8008754:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
 8008758:	f43f af0c 	beq.w	8008574 <HAL_RCCEx_PeriphCLKConfig+0x120>
 800875c:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 8008760:	f43f af08 	beq.w	8008574 <HAL_RCCEx_PeriphCLKConfig+0x120>
 8008764:	2601      	movs	r6, #1
 8008766:	4635      	mov	r5, r6
 8008768:	e70f      	b.n	800858a <HAL_RCCEx_PeriphCLKConfig+0x136>
    switch(PeriphClkInit->QspiClockSelection)
 800876a:	2a30      	cmp	r2, #48	; 0x30
 800876c:	f43f af1e 	beq.w	80085ac <HAL_RCCEx_PeriphCLKConfig+0x158>
 8008770:	2601      	movs	r6, #1
 8008772:	4635      	mov	r5, r6
 8008774:	e724      	b.n	80085c0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    switch(PeriphClkInit->Spi123ClockSelection)
 8008776:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 800877a:	f43f af37 	beq.w	80085ec <HAL_RCCEx_PeriphCLKConfig+0x198>
 800877e:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8008782:	f43f af33 	beq.w	80085ec <HAL_RCCEx_PeriphCLKConfig+0x198>
 8008786:	2601      	movs	r6, #1
 8008788:	4635      	mov	r5, r6
 800878a:	e739      	b.n	8008600 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    switch(PeriphClkInit->Spi45ClockSelection)
 800878c:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8008790:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 8008794:	f43f af48 	beq.w	8008628 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8008798:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 800879c:	f43f af44 	beq.w	8008628 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80087a0:	2601      	movs	r6, #1
 80087a2:	4635      	mov	r5, r6
 80087a4:	e74a      	b.n	800863c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
    switch(PeriphClkInit->Spi6ClockSelection)
 80087a6:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 80087aa:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 80087ae:	f43f af5a 	beq.w	8008666 <HAL_RCCEx_PeriphCLKConfig+0x212>
 80087b2:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 80087b6:	f43f af56 	beq.w	8008666 <HAL_RCCEx_PeriphCLKConfig+0x212>
 80087ba:	2601      	movs	r6, #1
 80087bc:	4635      	mov	r5, r6
 80087be:	e75d      	b.n	800867c <HAL_RCCEx_PeriphCLKConfig+0x228>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80087c0:	2101      	movs	r1, #1
 80087c2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80087c6:	f7ff fdc9 	bl	800835c <RCCEx_PLL3_Config>
 80087ca:	6823      	ldr	r3, [r4, #0]
 80087cc:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80087ce:	2d00      	cmp	r5, #0
 80087d0:	f000 82c0 	beq.w	8008d54 <HAL_RCCEx_PeriphCLKConfig+0x900>
 80087d4:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80087d6:	0798      	lsls	r0, r3, #30
 80087d8:	d516      	bpl.n	8008808 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    switch(PeriphClkInit->Usart234578ClockSelection)
 80087da:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80087dc:	2a05      	cmp	r2, #5
 80087de:	f200 83e6 	bhi.w	8008fae <HAL_RCCEx_PeriphCLKConfig+0xb5a>
 80087e2:	e8df f012 	tbh	[pc, r2, lsl #1]
 80087e6:	000d      	.short	0x000d
 80087e8:	00060336 	.word	0x00060336
 80087ec:	000d000d 	.word	0x000d000d
 80087f0:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80087f2:	2101      	movs	r1, #1
 80087f4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80087f8:	f7ff fdb0 	bl	800835c <RCCEx_PLL3_Config>
 80087fc:	6823      	ldr	r3, [r4, #0]
 80087fe:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008800:	2d00      	cmp	r5, #0
 8008802:	f000 8279 	beq.w	8008cf8 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 8008806:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008808:	0759      	lsls	r1, r3, #29
 800880a:	d517      	bpl.n	800883c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800880c:	f8d4 2094 	ldr.w	r2, [r4, #148]	; 0x94
 8008810:	2a05      	cmp	r2, #5
 8008812:	f200 83c6 	bhi.w	8008fa2 <HAL_RCCEx_PeriphCLKConfig+0xb4e>
 8008816:	e8df f012 	tbh	[pc, r2, lsl #1]
 800881a:	000d      	.short	0x000d
 800881c:	00060326 	.word	0x00060326
 8008820:	000d000d 	.word	0x000d000d
 8008824:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008826:	2101      	movs	r1, #1
 8008828:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800882c:	f7ff fd96 	bl	800835c <RCCEx_PLL3_Config>
 8008830:	6823      	ldr	r3, [r4, #0]
 8008832:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008834:	2d00      	cmp	r5, #0
 8008836:	f000 826a 	beq.w	8008d0e <HAL_RCCEx_PeriphCLKConfig+0x8ba>
 800883a:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800883c:	069a      	lsls	r2, r3, #26
 800883e:	d51d      	bpl.n	800887c <HAL_RCCEx_PeriphCLKConfig+0x428>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8008840:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8008844:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8008848:	f000 8340 	beq.w	8008ecc <HAL_RCCEx_PeriphCLKConfig+0xa78>
 800884c:	f200 81af 	bhi.w	8008bae <HAL_RCCEx_PeriphCLKConfig+0x75a>
 8008850:	b14a      	cbz	r2, 8008866 <HAL_RCCEx_PeriphCLKConfig+0x412>
 8008852:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8008856:	f040 81b4 	bne.w	8008bc2 <HAL_RCCEx_PeriphCLKConfig+0x76e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800885a:	2100      	movs	r1, #0
 800885c:	1d20      	adds	r0, r4, #4
 800885e:	f7ff fd01 	bl	8008264 <RCCEx_PLL2_Config>
 8008862:	6823      	ldr	r3, [r4, #0]
 8008864:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008866:	2d00      	cmp	r5, #0
 8008868:	f040 823c 	bne.w	8008ce4 <HAL_RCCEx_PeriphCLKConfig+0x890>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800886c:	49b3      	ldr	r1, [pc, #716]	; (8008b3c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 800886e:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 8008872:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8008874:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 8008878:	4302      	orrs	r2, r0
 800887a:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800887c:	065f      	lsls	r7, r3, #25
 800887e:	d51d      	bpl.n	80088bc <HAL_RCCEx_PeriphCLKConfig+0x468>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008880:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
 8008884:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8008888:	f000 8334 	beq.w	8008ef4 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
 800888c:	f200 817f 	bhi.w	8008b8e <HAL_RCCEx_PeriphCLKConfig+0x73a>
 8008890:	b14a      	cbz	r2, 80088a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
 8008892:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8008896:	f040 8184 	bne.w	8008ba2 <HAL_RCCEx_PeriphCLKConfig+0x74e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800889a:	2100      	movs	r1, #0
 800889c:	1d20      	adds	r0, r4, #4
 800889e:	f7ff fce1 	bl	8008264 <RCCEx_PLL2_Config>
 80088a2:	6823      	ldr	r3, [r4, #0]
 80088a4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80088a6:	2d00      	cmp	r5, #0
 80088a8:	f040 8221 	bne.w	8008cee <HAL_RCCEx_PeriphCLKConfig+0x89a>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80088ac:	49a3      	ldr	r1, [pc, #652]	; (8008b3c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80088ae:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 80088b2:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80088b4:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 80088b8:	4302      	orrs	r2, r0
 80088ba:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80088bc:	0618      	lsls	r0, r3, #24
 80088be:	d51d      	bpl.n	80088fc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    switch(PeriphClkInit->Lptim345ClockSelection)
 80088c0:	f8d4 20a0 	ldr.w	r2, [r4, #160]	; 0xa0
 80088c4:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 80088c8:	f000 831f 	beq.w	8008f0a <HAL_RCCEx_PeriphCLKConfig+0xab6>
 80088cc:	f200 814f 	bhi.w	8008b6e <HAL_RCCEx_PeriphCLKConfig+0x71a>
 80088d0:	b14a      	cbz	r2, 80088e6 <HAL_RCCEx_PeriphCLKConfig+0x492>
 80088d2:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80088d6:	f040 8154 	bne.w	8008b82 <HAL_RCCEx_PeriphCLKConfig+0x72e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80088da:	2100      	movs	r1, #0
 80088dc:	1d20      	adds	r0, r4, #4
 80088de:	f7ff fcc1 	bl	8008264 <RCCEx_PLL2_Config>
 80088e2:	6823      	ldr	r3, [r4, #0]
 80088e4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80088e6:	2d00      	cmp	r5, #0
 80088e8:	f040 81f7 	bne.w	8008cda <HAL_RCCEx_PeriphCLKConfig+0x886>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80088ec:	4993      	ldr	r1, [pc, #588]	; (8008b3c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80088ee:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 80088f2:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80088f4:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80088f8:	4302      	orrs	r2, r0
 80088fa:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80088fc:	0719      	lsls	r1, r3, #28
 80088fe:	d50b      	bpl.n	8008918 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8008900:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8008904:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8008908:	f000 831e 	beq.w	8008f48 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800890c:	488b      	ldr	r0, [pc, #556]	; (8008b3c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 800890e:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8008910:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8008914:	430a      	orrs	r2, r1
 8008916:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008918:	06da      	lsls	r2, r3, #27
 800891a:	d50b      	bpl.n	8008934 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800891c:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 8008920:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8008924:	f000 8305 	beq.w	8008f32 <HAL_RCCEx_PeriphCLKConfig+0xade>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008928:	4884      	ldr	r0, [pc, #528]	; (8008b3c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 800892a:	6d82      	ldr	r2, [r0, #88]	; 0x58
 800892c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8008930:	430a      	orrs	r2, r1
 8008932:	6582      	str	r2, [r0, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008934:	031f      	lsls	r7, r3, #12
 8008936:	d50e      	bpl.n	8008956 <HAL_RCCEx_PeriphCLKConfig+0x502>
    switch(PeriphClkInit->AdcClockSelection)
 8008938:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 800893c:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8008940:	f000 816b 	beq.w	8008c1a <HAL_RCCEx_PeriphCLKConfig+0x7c6>
 8008944:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8008948:	f000 816e 	beq.w	8008c28 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
 800894c:	2900      	cmp	r1, #0
 800894e:	f000 82e7 	beq.w	8008f20 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8008952:	2601      	movs	r6, #1
 8008954:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008956:	0358      	lsls	r0, r3, #13
 8008958:	d50f      	bpl.n	800897a <HAL_RCCEx_PeriphCLKConfig+0x526>
    switch(PeriphClkInit->UsbClockSelection)
 800895a:	f8d4 2088 	ldr.w	r2, [r4, #136]	; 0x88
 800895e:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8008962:	f000 8144 	beq.w	8008bee <HAL_RCCEx_PeriphCLKConfig+0x79a>
 8008966:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 800896a:	f000 8147 	beq.w	8008bfc <HAL_RCCEx_PeriphCLKConfig+0x7a8>
 800896e:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8008972:	f000 82a2 	beq.w	8008eba <HAL_RCCEx_PeriphCLKConfig+0xa66>
 8008976:	2601      	movs	r6, #1
 8008978:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800897a:	03d9      	lsls	r1, r3, #15
 800897c:	d517      	bpl.n	80089ae <HAL_RCCEx_PeriphCLKConfig+0x55a>
    switch(PeriphClkInit->SdmmcClockSelection)
 800897e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8008980:	2a00      	cmp	r2, #0
 8008982:	f000 8288 	beq.w	8008e96 <HAL_RCCEx_PeriphCLKConfig+0xa42>
 8008986:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800898a:	f040 817a 	bne.w	8008c82 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800898e:	2102      	movs	r1, #2
 8008990:	1d20      	adds	r0, r4, #4
 8008992:	f7ff fc67 	bl	8008264 <RCCEx_PLL2_Config>
 8008996:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008998:	6823      	ldr	r3, [r4, #0]
 800899a:	2d00      	cmp	r5, #0
 800899c:	f040 81e5 	bne.w	8008d6a <HAL_RCCEx_PeriphCLKConfig+0x916>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80089a0:	4966      	ldr	r1, [pc, #408]	; (8008b3c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80089a2:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80089a4:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80089a6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80089aa:	4302      	orrs	r2, r0
 80089ac:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80089ae:	009a      	lsls	r2, r3, #2
 80089b0:	f100 815c 	bmi.w	8008c6c <HAL_RCCEx_PeriphCLKConfig+0x818>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80089b4:	039f      	lsls	r7, r3, #14
 80089b6:	d43f      	bmi.n	8008a38 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
 80089b8:	1e30      	subs	r0, r6, #0
 80089ba:	bf18      	it	ne
 80089bc:	2001      	movne	r0, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80089be:	02de      	lsls	r6, r3, #11
 80089c0:	d506      	bpl.n	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80089c2:	495e      	ldr	r1, [pc, #376]	; (8008b3c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80089c4:	6f65      	ldr	r5, [r4, #116]	; 0x74
 80089c6:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80089c8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80089cc:	432a      	orrs	r2, r5
 80089ce:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80089d0:	00dd      	lsls	r5, r3, #3
 80089d2:	d507      	bpl.n	80089e4 <HAL_RCCEx_PeriphCLKConfig+0x590>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80089d4:	4959      	ldr	r1, [pc, #356]	; (8008b3c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80089d6:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 80089da:	690a      	ldr	r2, [r1, #16]
 80089dc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80089e0:	432a      	orrs	r2, r5
 80089e2:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80089e4:	0299      	lsls	r1, r3, #10
 80089e6:	d506      	bpl.n	80089f6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80089e8:	4954      	ldr	r1, [pc, #336]	; (8008b3c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80089ea:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 80089ec:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80089ee:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80089f2:	432a      	orrs	r2, r5
 80089f4:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80089f6:	005a      	lsls	r2, r3, #1
 80089f8:	d509      	bpl.n	8008a0e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80089fa:	4a50      	ldr	r2, [pc, #320]	; (8008b3c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80089fc:	6911      	ldr	r1, [r2, #16]
 80089fe:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8008a02:	6111      	str	r1, [r2, #16]
 8008a04:	6911      	ldr	r1, [r2, #16]
 8008a06:	f8d4 50bc 	ldr.w	r5, [r4, #188]	; 0xbc
 8008a0a:	4329      	orrs	r1, r5
 8008a0c:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	da06      	bge.n	8008a20 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008a12:	494a      	ldr	r1, [pc, #296]	; (8008b3c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8008a14:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8008a16:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8008a18:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008a1c:	432a      	orrs	r2, r5
 8008a1e:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008a20:	021b      	lsls	r3, r3, #8
 8008a22:	d507      	bpl.n	8008a34 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008a24:	4a45      	ldr	r2, [pc, #276]	; (8008b3c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8008a26:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8008a2a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8008a2c:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8008a30:	430b      	orrs	r3, r1
 8008a32:	6553      	str	r3, [r2, #84]	; 0x54
}
 8008a34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->RngClockSelection)
 8008a38:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8008a3c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8008a40:	f000 8232 	beq.w	8008ea8 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 8008a44:	f240 80c3 	bls.w	8008bce <HAL_RCCEx_PeriphCLKConfig+0x77a>
 8008a48:	f422 7180 	bic.w	r1, r2, #256	; 0x100
 8008a4c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8008a50:	f000 80c0 	beq.w	8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x780>
 8008a54:	2001      	movs	r0, #1
 8008a56:	e7b2      	b.n	80089be <HAL_RCCEx_PeriphCLKConfig+0x56a>
    switch(PeriphClkInit->FmcClockSelection)
 8008a58:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8008a5a:	2a03      	cmp	r2, #3
 8008a5c:	f200 82aa 	bhi.w	8008fb4 <HAL_RCCEx_PeriphCLKConfig+0xb60>
 8008a60:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008a64:	018a0010 	.word	0x018a0010
 8008a68:	0010000a 	.word	0x0010000a
    switch(PeriphClkInit->Usart16ClockSelection)
 8008a6c:	2601      	movs	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008a6e:	0798      	lsls	r0, r3, #30
    switch(PeriphClkInit->Usart16ClockSelection)
 8008a70:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008a72:	f57f aec9 	bpl.w	8008808 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
 8008a76:	e6b0      	b.n	80087da <HAL_RCCEx_PeriphCLKConfig+0x386>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008a78:	2102      	movs	r1, #2
 8008a7a:	1d20      	adds	r0, r4, #4
 8008a7c:	f7ff fbf2 	bl	8008264 <RCCEx_PLL2_Config>
 8008a80:	6823      	ldr	r3, [r4, #0]
 8008a82:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008a84:	2d00      	cmp	r5, #0
 8008a86:	f040 8152 	bne.w	8008d2e <HAL_RCCEx_PeriphCLKConfig+0x8da>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008a8a:	492c      	ldr	r1, [pc, #176]	; (8008b3c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8008a8c:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8008a8e:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8008a90:	f022 0203 	bic.w	r2, r2, #3
 8008a94:	4302      	orrs	r2, r0
 8008a96:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008a98:	0259      	lsls	r1, r3, #9
 8008a9a:	f57f ae11 	bpl.w	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008a9e:	4b28      	ldr	r3, [pc, #160]	; (8008b40 <HAL_RCCEx_PeriphCLKConfig+0x6ec>)
 8008aa0:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008aa2:	4698      	mov	r8, r3
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008aa4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008aa8:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8008aaa:	f7fc ff49 	bl	8005940 <HAL_GetTick>
 8008aae:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008ab0:	e005      	b.n	8008abe <HAL_RCCEx_PeriphCLKConfig+0x66a>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008ab2:	f7fc ff45 	bl	8005940 <HAL_GetTick>
 8008ab6:	1bc0      	subs	r0, r0, r7
 8008ab8:	2864      	cmp	r0, #100	; 0x64
 8008aba:	f200 81e8 	bhi.w	8008e8e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008abe:	f8d8 3000 	ldr.w	r3, [r8]
 8008ac2:	05da      	lsls	r2, r3, #23
 8008ac4:	d5f5      	bpl.n	8008ab2 <HAL_RCCEx_PeriphCLKConfig+0x65e>
    if(ret == HAL_OK)
 8008ac6:	2d00      	cmp	r5, #0
 8008ac8:	f040 8267 	bne.w	8008f9a <HAL_RCCEx_PeriphCLKConfig+0xb46>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008acc:	4a1b      	ldr	r2, [pc, #108]	; (8008b3c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8008ace:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 8008ad2:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8008ad4:	4059      	eors	r1, r3
 8008ad6:	f411 7f40 	tst.w	r1, #768	; 0x300
 8008ada:	d00b      	beq.n	8008af4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008adc:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8008ade:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008ae0:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8008ae4:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 8008ae8:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008aea:	6f10      	ldr	r0, [r2, #112]	; 0x70
 8008aec:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8008af0:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 8008af2:	6711      	str	r1, [r2, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008af4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008af8:	f000 8231 	beq.w	8008f5e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008afc:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8008b00:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8008b04:	f000 823f 	beq.w	8008f86 <HAL_RCCEx_PeriphCLKConfig+0xb32>
 8008b08:	490c      	ldr	r1, [pc, #48]	; (8008b3c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8008b0a:	690a      	ldr	r2, [r1, #16]
 8008b0c:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8008b10:	610a      	str	r2, [r1, #16]
 8008b12:	4a0a      	ldr	r2, [pc, #40]	; (8008b3c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8008b14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008b18:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8008b1a:	430b      	orrs	r3, r1
 8008b1c:	6713      	str	r3, [r2, #112]	; 0x70
 8008b1e:	6823      	ldr	r3, [r4, #0]
 8008b20:	e5ce      	b.n	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
    switch(PeriphClkInit->Sai1ClockSelection)
 8008b22:	4635      	mov	r5, r6
    if(ret == HAL_OK)
 8008b24:	2d00      	cmp	r5, #0
 8008b26:	f040 80b5 	bne.w	8008c94 <HAL_RCCEx_PeriphCLKConfig+0x840>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008b2a:	4904      	ldr	r1, [pc, #16]	; (8008b3c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8008b2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b2e:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008b30:	f022 0207 	bic.w	r2, r2, #7
 8008b34:	4302      	orrs	r2, r0
 8008b36:	650a      	str	r2, [r1, #80]	; 0x50
 8008b38:	e4c5      	b.n	80084c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8008b3a:	bf00      	nop
 8008b3c:	58024400 	.word	0x58024400
 8008b40:	58024800 	.word	0x58024800
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008b44:	2101      	movs	r1, #1
 8008b46:	1d20      	adds	r0, r4, #4
 8008b48:	f7ff fb8c 	bl	8008264 <RCCEx_PLL2_Config>
 8008b4c:	6823      	ldr	r3, [r4, #0]
 8008b4e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008b50:	2d00      	cmp	r5, #0
 8008b52:	f040 810c 	bne.w	8008d6e <HAL_RCCEx_PeriphCLKConfig+0x91a>
      __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8008b56:	49b9      	ldr	r1, [pc, #740]	; (8008e3c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008b58:	041f      	lsls	r7, r3, #16
      __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8008b5a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8008b5c:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8008b5e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008b62:	ea42 0200 	orr.w	r2, r2, r0
 8008b66:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008b68:	f57f ada4 	bpl.w	80086b4 <HAL_RCCEx_PeriphCLKConfig+0x260>
 8008b6c:	e594      	b.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0x244>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8008b6e:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8008b72:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8008b76:	f43f aeb6 	beq.w	80088e6 <HAL_RCCEx_PeriphCLKConfig+0x492>
 8008b7a:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 8008b7e:	f43f aeb2 	beq.w	80088e6 <HAL_RCCEx_PeriphCLKConfig+0x492>
 8008b82:	2601      	movs	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008b84:	0719      	lsls	r1, r3, #28
    switch(PeriphClkInit->Lptim345ClockSelection)
 8008b86:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008b88:	f57f aec6 	bpl.w	8008918 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
 8008b8c:	e6b8      	b.n	8008900 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008b8e:	f422 6180 	bic.w	r1, r2, #1024	; 0x400
 8008b92:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8008b96:	f43f ae86 	beq.w	80088a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
 8008b9a:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8008b9e:	f43f ae82 	beq.w	80088a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
 8008ba2:	2601      	movs	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008ba4:	0618      	lsls	r0, r3, #24
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008ba6:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008ba8:	f57f aea8 	bpl.w	80088fc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8008bac:	e688      	b.n	80088c0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8008bae:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 8008bb2:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8008bb6:	f43f ae56 	beq.w	8008866 <HAL_RCCEx_PeriphCLKConfig+0x412>
 8008bba:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 8008bbe:	f43f ae52 	beq.w	8008866 <HAL_RCCEx_PeriphCLKConfig+0x412>
 8008bc2:	2601      	movs	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008bc4:	065f      	lsls	r7, r3, #25
    switch(PeriphClkInit->Lptim1ClockSelection)
 8008bc6:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008bc8:	f57f ae78 	bpl.w	80088bc <HAL_RCCEx_PeriphCLKConfig+0x468>
 8008bcc:	e658      	b.n	8008880 <HAL_RCCEx_PeriphCLKConfig+0x42c>
    switch(PeriphClkInit->RngClockSelection)
 8008bce:	2a00      	cmp	r2, #0
 8008bd0:	f47f af40 	bne.w	8008a54 <HAL_RCCEx_PeriphCLKConfig+0x600>
    if(ret == HAL_OK)
 8008bd4:	2d00      	cmp	r5, #0
 8008bd6:	f47f af3d 	bne.w	8008a54 <HAL_RCCEx_PeriphCLKConfig+0x600>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008bda:	4d98      	ldr	r5, [pc, #608]	; (8008e3c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008bdc:	1e30      	subs	r0, r6, #0
 8008bde:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8008be0:	bf18      	it	ne
 8008be2:	2001      	movne	r0, #1
 8008be4:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8008be8:	430a      	orrs	r2, r1
 8008bea:	656a      	str	r2, [r5, #84]	; 0x54
 8008bec:	e6e7      	b.n	80089be <HAL_RCCEx_PeriphCLKConfig+0x56a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008bee:	2101      	movs	r1, #1
 8008bf0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008bf4:	f7ff fbb2 	bl	800835c <RCCEx_PLL3_Config>
 8008bf8:	6823      	ldr	r3, [r4, #0]
 8008bfa:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008bfc:	2d00      	cmp	r5, #0
 8008bfe:	f040 80a4 	bne.w	8008d4a <HAL_RCCEx_PeriphCLKConfig+0x8f6>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008c02:	498e      	ldr	r1, [pc, #568]	; (8008e3c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008c04:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8008c08:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8008c0a:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8008c0e:	4302      	orrs	r2, r0
 8008c10:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008c12:	03d9      	lsls	r1, r3, #15
 8008c14:	f57f aecb 	bpl.w	80089ae <HAL_RCCEx_PeriphCLKConfig+0x55a>
 8008c18:	e6b1      	b.n	800897e <HAL_RCCEx_PeriphCLKConfig+0x52a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008c1a:	2102      	movs	r1, #2
 8008c1c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008c20:	f7ff fb9c 	bl	800835c <RCCEx_PLL3_Config>
 8008c24:	6823      	ldr	r3, [r4, #0]
 8008c26:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008c28:	2d00      	cmp	r5, #0
 8008c2a:	f040 8089 	bne.w	8008d40 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008c2e:	4983      	ldr	r1, [pc, #524]	; (8008e3c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008c30:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 8008c34:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008c36:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8008c3a:	4302      	orrs	r2, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008c3c:	0358      	lsls	r0, r3, #13
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008c3e:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008c40:	f57f ae9b 	bpl.w	800897a <HAL_RCCEx_PeriphCLKConfig+0x526>
 8008c44:	e689      	b.n	800895a <HAL_RCCEx_PeriphCLKConfig+0x506>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008c46:	2101      	movs	r1, #1
 8008c48:	1d20      	adds	r0, r4, #4
 8008c4a:	f7ff fb0b 	bl	8008264 <RCCEx_PLL2_Config>
 8008c4e:	6823      	ldr	r3, [r4, #0]
 8008c50:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008c52:	2d00      	cmp	r5, #0
 8008c54:	d16f      	bne.n	8008d36 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008c56:	4979      	ldr	r1, [pc, #484]	; (8008e3c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008c58:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8008c5a:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008c5c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008c60:	4302      	orrs	r2, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008c62:	01d8      	lsls	r0, r3, #7
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008c64:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008c66:	f57f ad28 	bpl.w	80086ba <HAL_RCCEx_PeriphCLKConfig+0x266>
 8008c6a:	e6f5      	b.n	8008a58 <HAL_RCCEx_PeriphCLKConfig+0x604>
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8008c6c:	2102      	movs	r1, #2
 8008c6e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008c72:	f7ff fb73 	bl	800835c <RCCEx_PLL3_Config>
 8008c76:	6823      	ldr	r3, [r4, #0]
 8008c78:	2800      	cmp	r0, #0
 8008c7a:	f43f ae9b 	beq.w	80089b4 <HAL_RCCEx_PeriphCLKConfig+0x560>
      status=HAL_ERROR;
 8008c7e:	2601      	movs	r6, #1
 8008c80:	e698      	b.n	80089b4 <HAL_RCCEx_PeriphCLKConfig+0x560>
    switch(PeriphClkInit->SdmmcClockSelection)
 8008c82:	2601      	movs	r6, #1
 8008c84:	4635      	mov	r5, r6
 8008c86:	e692      	b.n	80089ae <HAL_RCCEx_PeriphCLKConfig+0x55a>
 8008c88:	462e      	mov	r6, r5
 8008c8a:	e47e      	b.n	800858a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8008c8c:	462e      	mov	r6, r5
 8008c8e:	e438      	b.n	8008502 <HAL_RCCEx_PeriphCLKConfig+0xae>
 8008c90:	462e      	mov	r6, r5
 8008c92:	e4b5      	b.n	8008600 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 8008c94:	462e      	mov	r6, r5
 8008c96:	e416      	b.n	80084c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8008c98:	462e      	mov	r6, r5
 8008c9a:	e454      	b.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0xf2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008c9c:	4967      	ldr	r1, [pc, #412]	; (8008e3c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008c9e:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008ca0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008ca4:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8008ca6:	e443      	b.n	8008530 <HAL_RCCEx_PeriphCLKConfig+0xdc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ca8:	4964      	ldr	r1, [pc, #400]	; (8008e3c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008caa:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008cac:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008cb0:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8008cb2:	e41c      	b.n	80084ee <HAL_RCCEx_PeriphCLKConfig+0x9a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008cb4:	4961      	ldr	r1, [pc, #388]	; (8008e3c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008cb6:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008cb8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008cbc:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8008cbe:	e459      	b.n	8008574 <HAL_RCCEx_PeriphCLKConfig+0x120>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008cc0:	495e      	ldr	r1, [pc, #376]	; (8008e3c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008cc2:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008cc4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008cc8:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8008cca:	e48f      	b.n	80085ec <HAL_RCCEx_PeriphCLKConfig+0x198>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ccc:	485b      	ldr	r0, [pc, #364]	; (8008e3c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008cce:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8008cd0:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8008cd4:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 8008cd6:	f7ff bbda 	b.w	800848e <HAL_RCCEx_PeriphCLKConfig+0x3a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008cda:	0719      	lsls	r1, r3, #28
 8008cdc:	462e      	mov	r6, r5
 8008cde:	f57f ae1b 	bpl.w	8008918 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
 8008ce2:	e60d      	b.n	8008900 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008ce4:	065f      	lsls	r7, r3, #25
 8008ce6:	462e      	mov	r6, r5
 8008ce8:	f57f ade8 	bpl.w	80088bc <HAL_RCCEx_PeriphCLKConfig+0x468>
 8008cec:	e5c8      	b.n	8008880 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008cee:	0618      	lsls	r0, r3, #24
 8008cf0:	462e      	mov	r6, r5
 8008cf2:	f57f ae03 	bpl.w	80088fc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8008cf6:	e5e3      	b.n	80088c0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8008cf8:	4950      	ldr	r1, [pc, #320]	; (8008e3c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008cfa:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8008cfc:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8008cfe:	f022 0207 	bic.w	r2, r2, #7
 8008d02:	4302      	orrs	r2, r0
 8008d04:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008d06:	0759      	lsls	r1, r3, #29
 8008d08:	f57f ad98 	bpl.w	800883c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8008d0c:	e57e      	b.n	800880c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008d0e:	494b      	ldr	r1, [pc, #300]	; (8008e3c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008d10:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 8008d14:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008d16:	f022 0207 	bic.w	r2, r2, #7
 8008d1a:	4302      	orrs	r2, r0
 8008d1c:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008d1e:	069a      	lsls	r2, r3, #26
 8008d20:	f57f adac 	bpl.w	800887c <HAL_RCCEx_PeriphCLKConfig+0x428>
 8008d24:	e58c      	b.n	8008840 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8008d26:	462e      	mov	r6, r5
 8008d28:	e44a      	b.n	80085c0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8008d2a:	462e      	mov	r6, r5
 8008d2c:	e486      	b.n	800863c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8008d2e:	462e      	mov	r6, r5
 8008d30:	e4c3      	b.n	80086ba <HAL_RCCEx_PeriphCLKConfig+0x266>
 8008d32:	462e      	mov	r6, r5
 8008d34:	e4a2      	b.n	800867c <HAL_RCCEx_PeriphCLKConfig+0x228>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008d36:	01d8      	lsls	r0, r3, #7
 8008d38:	462e      	mov	r6, r5
 8008d3a:	f57f acbe 	bpl.w	80086ba <HAL_RCCEx_PeriphCLKConfig+0x266>
 8008d3e:	e68b      	b.n	8008a58 <HAL_RCCEx_PeriphCLKConfig+0x604>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008d40:	0358      	lsls	r0, r3, #13
 8008d42:	462e      	mov	r6, r5
 8008d44:	f57f ae19 	bpl.w	800897a <HAL_RCCEx_PeriphCLKConfig+0x526>
 8008d48:	e607      	b.n	800895a <HAL_RCCEx_PeriphCLKConfig+0x506>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008d4a:	03d9      	lsls	r1, r3, #15
 8008d4c:	462e      	mov	r6, r5
 8008d4e:	f57f ae2e 	bpl.w	80089ae <HAL_RCCEx_PeriphCLKConfig+0x55a>
 8008d52:	e614      	b.n	800897e <HAL_RCCEx_PeriphCLKConfig+0x52a>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008d54:	4939      	ldr	r1, [pc, #228]	; (8008e3c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008d56:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8008d58:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8008d5a:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 8008d5e:	4302      	orrs	r2, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008d60:	0798      	lsls	r0, r3, #30
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008d62:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008d64:	f57f ad50 	bpl.w	8008808 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
 8008d68:	e537      	b.n	80087da <HAL_RCCEx_PeriphCLKConfig+0x386>
 8008d6a:	462e      	mov	r6, r5
 8008d6c:	e61f      	b.n	80089ae <HAL_RCCEx_PeriphCLKConfig+0x55a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008d6e:	041f      	lsls	r7, r3, #16
 8008d70:	462e      	mov	r6, r5
 8008d72:	f57f ac9f 	bpl.w	80086b4 <HAL_RCCEx_PeriphCLKConfig+0x260>
 8008d76:	e48f      	b.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0x244>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d78:	4930      	ldr	r1, [pc, #192]	; (8008e3c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008d7a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008d7c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008d80:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8008d82:	2d00      	cmp	r5, #0
 8008d84:	d1d3      	bne.n	8008d2e <HAL_RCCEx_PeriphCLKConfig+0x8da>
 8008d86:	e680      	b.n	8008a8a <HAL_RCCEx_PeriphCLKConfig+0x636>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008d88:	2101      	movs	r1, #1
 8008d8a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008d8e:	f7ff fae5 	bl	800835c <RCCEx_PLL3_Config>
 8008d92:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008d94:	6823      	ldr	r3, [r4, #0]
 8008d96:	2d00      	cmp	r5, #0
 8008d98:	d1c7      	bne.n	8008d2a <HAL_RCCEx_PeriphCLKConfig+0x8d6>
 8008d9a:	e448      	b.n	800862e <HAL_RCCEx_PeriphCLKConfig+0x1da>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008d9c:	2101      	movs	r1, #1
 8008d9e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008da2:	f7ff fadb 	bl	800835c <RCCEx_PLL3_Config>
 8008da6:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008da8:	6823      	ldr	r3, [r4, #0]
 8008daa:	2d00      	cmp	r5, #0
 8008dac:	d1c1      	bne.n	8008d32 <HAL_RCCEx_PeriphCLKConfig+0x8de>
 8008dae:	e45d      	b.n	800866c <HAL_RCCEx_PeriphCLKConfig+0x218>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008db0:	2102      	movs	r1, #2
 8008db2:	1d20      	adds	r0, r4, #4
 8008db4:	f7ff fa56 	bl	8008264 <RCCEx_PLL2_Config>
 8008db8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008dba:	6823      	ldr	r3, [r4, #0]
 8008dbc:	2d00      	cmp	r5, #0
 8008dbe:	d1b2      	bne.n	8008d26 <HAL_RCCEx_PeriphCLKConfig+0x8d2>
 8008dc0:	f7ff bbf7 	b.w	80085b2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008dc4:	2100      	movs	r1, #0
 8008dc6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008dca:	f7ff fac7 	bl	800835c <RCCEx_PLL3_Config>
 8008dce:	6823      	ldr	r3, [r4, #0]
 8008dd0:	4605      	mov	r5, r0
      break;
 8008dd2:	f7ff bbcf 	b.w	8008574 <HAL_RCCEx_PeriphCLKConfig+0x120>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008dd6:	2100      	movs	r1, #0
 8008dd8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008ddc:	f7ff fabe 	bl	800835c <RCCEx_PLL3_Config>
 8008de0:	6823      	ldr	r3, [r4, #0]
 8008de2:	4605      	mov	r5, r0
      break;
 8008de4:	f7ff bba4 	b.w	8008530 <HAL_RCCEx_PeriphCLKConfig+0xdc>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008de8:	2100      	movs	r1, #0
 8008dea:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008dee:	f7ff fab5 	bl	800835c <RCCEx_PLL3_Config>
 8008df2:	6823      	ldr	r3, [r4, #0]
 8008df4:	4605      	mov	r5, r0
      break;
 8008df6:	f7ff bbf9 	b.w	80085ec <HAL_RCCEx_PeriphCLKConfig+0x198>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008dfa:	2102      	movs	r1, #2
 8008dfc:	3024      	adds	r0, #36	; 0x24
 8008dfe:	f7ff faad 	bl	800835c <RCCEx_PLL3_Config>
 8008e02:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8008e04:	2e00      	cmp	r6, #0
 8008e06:	f43f ab40 	beq.w	800848a <HAL_RCCEx_PeriphCLKConfig+0x36>
 8008e0a:	6823      	ldr	r3, [r4, #0]
 8008e0c:	f7ff bb46 	b.w	800849c <HAL_RCCEx_PeriphCLKConfig+0x48>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008e10:	2100      	movs	r1, #0
 8008e12:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008e16:	f7ff faa1 	bl	800835c <RCCEx_PLL3_Config>
 8008e1a:	6823      	ldr	r3, [r4, #0]
 8008e1c:	4605      	mov	r5, r0
      break;
 8008e1e:	e681      	b.n	8008b24 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e20:	4906      	ldr	r1, [pc, #24]	; (8008e3c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
      break;
 8008e22:	4635      	mov	r5, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e24:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008e26:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008e2a:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8008e2c:	e67a      	b.n	8008b24 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008e2e:	2100      	movs	r1, #0
 8008e30:	1d20      	adds	r0, r4, #4
 8008e32:	f7ff fa17 	bl	8008264 <RCCEx_PLL2_Config>
 8008e36:	6823      	ldr	r3, [r4, #0]
 8008e38:	4605      	mov	r5, r0
      break;
 8008e3a:	e673      	b.n	8008b24 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
 8008e3c:	58024400 	.word	0x58024400
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008e40:	2100      	movs	r1, #0
 8008e42:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008e46:	f7ff fa89 	bl	800835c <RCCEx_PLL3_Config>
 8008e4a:	6823      	ldr	r3, [r4, #0]
 8008e4c:	4605      	mov	r5, r0
      break;
 8008e4e:	f7ff bb4e 	b.w	80084ee <HAL_RCCEx_PeriphCLKConfig+0x9a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008e52:	2101      	movs	r1, #1
 8008e54:	1d20      	adds	r0, r4, #4
 8008e56:	f7ff fa05 	bl	8008264 <RCCEx_PLL2_Config>
 8008e5a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008e5c:	6823      	ldr	r3, [r4, #0]
 8008e5e:	2d00      	cmp	r5, #0
 8008e60:	f47f acd1 	bne.w	8008806 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
 8008e64:	e748      	b.n	8008cf8 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008e66:	2101      	movs	r1, #1
 8008e68:	1d20      	adds	r0, r4, #4
 8008e6a:	f7ff f9fb 	bl	8008264 <RCCEx_PLL2_Config>
 8008e6e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008e70:	6823      	ldr	r3, [r4, #0]
 8008e72:	2d00      	cmp	r5, #0
 8008e74:	f47f ace1 	bne.w	800883a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8008e78:	e749      	b.n	8008d0e <HAL_RCCEx_PeriphCLKConfig+0x8ba>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008e7a:	2101      	movs	r1, #1
 8008e7c:	1d20      	adds	r0, r4, #4
 8008e7e:	f7ff f9f1 	bl	8008264 <RCCEx_PLL2_Config>
 8008e82:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008e84:	6823      	ldr	r3, [r4, #0]
 8008e86:	2d00      	cmp	r5, #0
 8008e88:	f47f aca4 	bne.w	80087d4 <HAL_RCCEx_PeriphCLKConfig+0x380>
 8008e8c:	e762      	b.n	8008d54 <HAL_RCCEx_PeriphCLKConfig+0x900>
            ret = HAL_TIMEOUT;
 8008e8e:	2603      	movs	r6, #3
 8008e90:	6823      	ldr	r3, [r4, #0]
 8008e92:	4635      	mov	r5, r6
 8008e94:	e414      	b.n	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e96:	4949      	ldr	r1, [pc, #292]	; (8008fbc <HAL_RCCEx_PeriphCLKConfig+0xb68>)
 8008e98:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008e9a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008e9e:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8008ea0:	2d00      	cmp	r5, #0
 8008ea2:	f47f af62 	bne.w	8008d6a <HAL_RCCEx_PeriphCLKConfig+0x916>
 8008ea6:	e57b      	b.n	80089a0 <HAL_RCCEx_PeriphCLKConfig+0x54c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ea8:	4844      	ldr	r0, [pc, #272]	; (8008fbc <HAL_RCCEx_PeriphCLKConfig+0xb68>)
 8008eaa:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8008eac:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8008eb0:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 8008eb2:	2d00      	cmp	r5, #0
 8008eb4:	f47f adce 	bne.w	8008a54 <HAL_RCCEx_PeriphCLKConfig+0x600>
 8008eb8:	e68f      	b.n	8008bda <HAL_RCCEx_PeriphCLKConfig+0x786>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008eba:	4940      	ldr	r1, [pc, #256]	; (8008fbc <HAL_RCCEx_PeriphCLKConfig+0xb68>)
 8008ebc:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008ebe:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008ec2:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8008ec4:	2d00      	cmp	r5, #0
 8008ec6:	f47f af40 	bne.w	8008d4a <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 8008eca:	e69a      	b.n	8008c02 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008ecc:	2102      	movs	r1, #2
 8008ece:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008ed2:	f7ff fa43 	bl	800835c <RCCEx_PLL3_Config>
 8008ed6:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008ed8:	6823      	ldr	r3, [r4, #0]
 8008eda:	2d00      	cmp	r5, #0
 8008edc:	f47f af02 	bne.w	8008ce4 <HAL_RCCEx_PeriphCLKConfig+0x890>
 8008ee0:	e4c4      	b.n	800886c <HAL_RCCEx_PeriphCLKConfig+0x418>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ee2:	4936      	ldr	r1, [pc, #216]	; (8008fbc <HAL_RCCEx_PeriphCLKConfig+0xb68>)
 8008ee4:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008ee6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008eea:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8008eec:	2d00      	cmp	r5, #0
 8008eee:	f47f af22 	bne.w	8008d36 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8008ef2:	e6b0      	b.n	8008c56 <HAL_RCCEx_PeriphCLKConfig+0x802>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008ef4:	2102      	movs	r1, #2
 8008ef6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008efa:	f7ff fa2f 	bl	800835c <RCCEx_PLL3_Config>
 8008efe:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008f00:	6823      	ldr	r3, [r4, #0]
 8008f02:	2d00      	cmp	r5, #0
 8008f04:	f47f aef3 	bne.w	8008cee <HAL_RCCEx_PeriphCLKConfig+0x89a>
 8008f08:	e4d0      	b.n	80088ac <HAL_RCCEx_PeriphCLKConfig+0x458>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008f0a:	2102      	movs	r1, #2
 8008f0c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008f10:	f7ff fa24 	bl	800835c <RCCEx_PLL3_Config>
 8008f14:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008f16:	6823      	ldr	r3, [r4, #0]
 8008f18:	2d00      	cmp	r5, #0
 8008f1a:	f47f aede 	bne.w	8008cda <HAL_RCCEx_PeriphCLKConfig+0x886>
 8008f1e:	e4e5      	b.n	80088ec <HAL_RCCEx_PeriphCLKConfig+0x498>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008f20:	1d20      	adds	r0, r4, #4
 8008f22:	f7ff f99f 	bl	8008264 <RCCEx_PLL2_Config>
 8008f26:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008f28:	6823      	ldr	r3, [r4, #0]
 8008f2a:	2d00      	cmp	r5, #0
 8008f2c:	f47f af08 	bne.w	8008d40 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 8008f30:	e67d      	b.n	8008c2e <HAL_RCCEx_PeriphCLKConfig+0x7da>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008f32:	2102      	movs	r1, #2
 8008f34:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008f38:	f7ff fa10 	bl	800835c <RCCEx_PLL3_Config>
 8008f3c:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 8008f40:	b100      	cbz	r0, 8008f44 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
        status = HAL_ERROR;
 8008f42:	2601      	movs	r6, #1
 8008f44:	6823      	ldr	r3, [r4, #0]
 8008f46:	e4ef      	b.n	8008928 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008f48:	2102      	movs	r1, #2
 8008f4a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008f4e:	f7ff fa05 	bl	800835c <RCCEx_PLL3_Config>
 8008f52:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8008f56:	b100      	cbz	r0, 8008f5a <HAL_RCCEx_PeriphCLKConfig+0xb06>
          status = HAL_ERROR;
 8008f58:	2601      	movs	r6, #1
 8008f5a:	6823      	ldr	r3, [r4, #0]
 8008f5c:	e4d6      	b.n	800890c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
        tickstart = HAL_GetTick();
 8008f5e:	f7fc fcef 	bl	8005940 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008f62:	f8df 8058 	ldr.w	r8, [pc, #88]	; 8008fbc <HAL_RCCEx_PeriphCLKConfig+0xb68>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008f66:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8008f6a:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008f6c:	e004      	b.n	8008f78 <HAL_RCCEx_PeriphCLKConfig+0xb24>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008f6e:	f7fc fce7 	bl	8005940 <HAL_GetTick>
 8008f72:	1bc0      	subs	r0, r0, r7
 8008f74:	4548      	cmp	r0, r9
 8008f76:	d88a      	bhi.n	8008e8e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008f78:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 8008f7c:	079b      	lsls	r3, r3, #30
 8008f7e:	d5f6      	bpl.n	8008f6e <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8008f80:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 8008f84:	e5ba      	b.n	8008afc <HAL_RCCEx_PeriphCLKConfig+0x6a8>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008f86:	480d      	ldr	r0, [pc, #52]	; (8008fbc <HAL_RCCEx_PeriphCLKConfig+0xb68>)
 8008f88:	4a0d      	ldr	r2, [pc, #52]	; (8008fc0 <HAL_RCCEx_PeriphCLKConfig+0xb6c>)
 8008f8a:	6901      	ldr	r1, [r0, #16]
 8008f8c:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8008f90:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 8008f94:	430a      	orrs	r2, r1
 8008f96:	6102      	str	r2, [r0, #16]
 8008f98:	e5bb      	b.n	8008b12 <HAL_RCCEx_PeriphCLKConfig+0x6be>
 8008f9a:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8008f9c:	462e      	mov	r6, r5
 8008f9e:	f7ff bb8f 	b.w	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8008fa2:	2601      	movs	r6, #1
 8008fa4:	4635      	mov	r5, r6
 8008fa6:	e449      	b.n	800883c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
    switch(PeriphClkInit->Sai1ClockSelection)
 8008fa8:	2601      	movs	r6, #1
 8008faa:	f7ff ba8b 	b.w	80084c4 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch(PeriphClkInit->Usart234578ClockSelection)
 8008fae:	2601      	movs	r6, #1
 8008fb0:	4635      	mov	r5, r6
 8008fb2:	e429      	b.n	8008808 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    switch(PeriphClkInit->FmcClockSelection)
 8008fb4:	2601      	movs	r6, #1
 8008fb6:	4635      	mov	r5, r6
 8008fb8:	f7ff bb7f 	b.w	80086ba <HAL_RCCEx_PeriphCLKConfig+0x266>
 8008fbc:	58024400 	.word	0x58024400
 8008fc0:	00ffffcf 	.word	0x00ffffcf

08008fc4 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008fc4:	4b58      	ldr	r3, [pc, #352]	; (8009128 <HAL_RCCEx_GetPLL2ClockFreq+0x164>)
{
 8008fc6:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008fc8:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8008fca:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008fcc:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  if (pll2m != 0U)
 8008fce:	f415 3f7c 	tst.w	r5, #258048	; 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8008fd2:	f3c5 3205 	ubfx	r2, r5, #12, #6
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8008fd6:	6bde      	ldr	r6, [r3, #60]	; 0x3c
  if (pll2m != 0U)
 8008fd8:	d05c      	beq.n	8009094 <HAL_RCCEx_GetPLL2ClockFreq+0xd0>
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8008fda:	f3c6 06cc 	ubfx	r6, r6, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008fde:	f3c4 1400 	ubfx	r4, r4, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008fe2:	f001 0103 	and.w	r1, r1, #3
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8008fe6:	fb04 f406 	mul.w	r4, r4, r6
    switch (pllsource)
 8008fea:	2901      	cmp	r1, #1
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8008fec:	ee07 4a90 	vmov	s15, r4
 8008ff0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8008ff4:	d003      	beq.n	8008ffe <HAL_RCCEx_GetPLL2ClockFreq+0x3a>
 8008ff6:	2902      	cmp	r1, #2
 8008ff8:	d075      	beq.n	80090e6 <HAL_RCCEx_GetPLL2ClockFreq+0x122>
 8008ffa:	2900      	cmp	r1, #0
 8008ffc:	d04f      	beq.n	800909e <HAL_RCCEx_GetPLL2ClockFreq+0xda>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008ffe:	ee07 2a90 	vmov	s15, r2
 8009002:	eddf 6a4a 	vldr	s13, [pc, #296]	; 800912c <HAL_RCCEx_GetPLL2ClockFreq+0x168>
 8009006:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800900a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800900c:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8009010:	ed9f 5a47 	vldr	s10, [pc, #284]	; 8009130 <HAL_RCCEx_GetPLL2ClockFreq+0x16c>
 8009014:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009018:	ee06 3a90 	vmov	s13, r3
 800901c:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8009020:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009024:	eee7 6a05 	vfma.f32	s13, s14, s10
 8009028:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800902c:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8009030:	4a3d      	ldr	r2, [pc, #244]	; (8009128 <HAL_RCCEx_GetPLL2ClockFreq+0x164>)
 8009032:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009036:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8009038:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800903c:	ee07 3a10 	vmov	s14, r3
 8009040:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8009044:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8009046:	ee37 7a06 	vadd.f32	s14, s14, s12
 800904a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800904e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009052:	edc0 7a00 	vstr	s15, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8009056:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8009058:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800905c:	ee07 3a10 	vmov	s14, r3
 8009060:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009064:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009068:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800906c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009070:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8009074:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8009076:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800907a:	ee07 3a90 	vmov	s15, r3
 800907e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009082:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009086:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800908a:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800908e:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8009092:	4770      	bx	lr
 8009094:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009096:	e9c0 2200 	strd	r2, r2, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800909a:	6082      	str	r2, [r0, #8]
}
 800909c:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800909e:	6819      	ldr	r1, [r3, #0]
 80090a0:	0689      	lsls	r1, r1, #26
 80090a2:	d527      	bpl.n	80090f4 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80090a4:	6819      	ldr	r1, [r3, #0]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80090a6:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80090aa:	4a22      	ldr	r2, [pc, #136]	; (8009134 <HAL_RCCEx_GetPLL2ClockFreq+0x170>)
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80090ac:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80090b0:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80090b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80090b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80090ba:	40ca      	lsrs	r2, r1
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80090bc:	eddf 4a1c 	vldr	s9, [pc, #112]	; 8009130 <HAL_RCCEx_GetPLL2ClockFreq+0x16c>
 80090c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090c4:	ee06 2a10 	vmov	s12, r2
 80090c8:	ee06 3a90 	vmov	s13, r3
 80090cc:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80090d0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80090d4:	eec6 5a27 	vdiv.f32	s11, s12, s15
 80090d8:	eee7 6a24 	vfma.f32	s13, s14, s9
 80090dc:	ee76 6a85 	vadd.f32	s13, s13, s10
 80090e0:	ee66 6aa5 	vmul.f32	s13, s13, s11
 80090e4:	e7a4      	b.n	8009030 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80090e6:	ee07 2a90 	vmov	s15, r2
 80090ea:	eddf 6a13 	vldr	s13, [pc, #76]	; 8009138 <HAL_RCCEx_GetPLL2ClockFreq+0x174>
 80090ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80090f2:	e78a      	b.n	800900a <HAL_RCCEx_GetPLL2ClockFreq+0x46>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80090f4:	ee07 2a90 	vmov	s15, r2
 80090f8:	ed9f 5a10 	vldr	s10, [pc, #64]	; 800913c <HAL_RCCEx_GetPLL2ClockFreq+0x178>
 80090fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090fe:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009102:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009106:	eddf 5a0a 	vldr	s11, [pc, #40]	; 8009130 <HAL_RCCEx_GetPLL2ClockFreq+0x16c>
 800910a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800910e:	eec5 6a27 	vdiv.f32	s13, s10, s15
 8009112:	ee07 3a90 	vmov	s15, r3
 8009116:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800911a:	eee7 7a25 	vfma.f32	s15, s14, s11
 800911e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009122:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8009126:	e783      	b.n	8009030 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8009128:	58024400 	.word	0x58024400
 800912c:	4a742400 	.word	0x4a742400
 8009130:	39000000 	.word	0x39000000
 8009134:	03d09000 	.word	0x03d09000
 8009138:	4bbebc20 	.word	0x4bbebc20
 800913c:	4c742400 	.word	0x4c742400

08009140 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009140:	4b58      	ldr	r3, [pc, #352]	; (80092a4 <HAL_RCCEx_GetPLL3ClockFreq+0x164>)
{
 8009142:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009144:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8009146:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009148:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  if (pll3m != 0U)
 800914a:	f015 7f7c 	tst.w	r5, #66060288	; 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800914e:	f3c5 5205 	ubfx	r2, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009152:	6c5e      	ldr	r6, [r3, #68]	; 0x44
  if (pll3m != 0U)
 8009154:	d05c      	beq.n	8009210 <HAL_RCCEx_GetPLL3ClockFreq+0xd0>
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009156:	f3c6 06cc 	ubfx	r6, r6, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800915a:	f3c4 2400 	ubfx	r4, r4, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800915e:	f001 0103 	and.w	r1, r1, #3
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009162:	fb04 f406 	mul.w	r4, r4, r6
    switch (pllsource)
 8009166:	2901      	cmp	r1, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009168:	ee07 4a90 	vmov	s15, r4
 800916c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8009170:	d003      	beq.n	800917a <HAL_RCCEx_GetPLL3ClockFreq+0x3a>
 8009172:	2902      	cmp	r1, #2
 8009174:	d075      	beq.n	8009262 <HAL_RCCEx_GetPLL3ClockFreq+0x122>
 8009176:	2900      	cmp	r1, #0
 8009178:	d04f      	beq.n	800921a <HAL_RCCEx_GetPLL3ClockFreq+0xda>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800917a:	ee07 2a90 	vmov	s15, r2
 800917e:	eddf 6a4a 	vldr	s13, [pc, #296]	; 80092a8 <HAL_RCCEx_GetPLL3ClockFreq+0x168>
 8009182:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009188:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800918c:	ed9f 5a47 	vldr	s10, [pc, #284]	; 80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x16c>
 8009190:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009194:	ee06 3a90 	vmov	s13, r3
 8009198:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800919c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80091a0:	eee7 6a05 	vfma.f32	s13, s14, s10
 80091a4:	ee76 6aa5 	vadd.f32	s13, s13, s11
 80091a8:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80091ac:	4a3d      	ldr	r2, [pc, #244]	; (80092a4 <HAL_RCCEx_GetPLL3ClockFreq+0x164>)
 80091ae:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80091b2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80091b4:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80091b8:	ee07 3a10 	vmov	s14, r3
 80091bc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 80091c0:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80091c2:	ee37 7a06 	vadd.f32	s14, s14, s12
 80091c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80091ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80091ce:	edc0 7a00 	vstr	s15, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80091d2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80091d4:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80091d8:	ee07 3a10 	vmov	s14, r3
 80091dc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80091e0:	ee37 7a06 	vadd.f32	s14, s14, s12
 80091e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80091e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80091ec:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80091f0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80091f2:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80091f6:	ee07 3a90 	vmov	s15, r3
 80091fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80091fe:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009202:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009206:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800920a:	ed80 7a02 	vstr	s14, [r0, #8]
}
 800920e:	4770      	bx	lr
 8009210:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009212:	e9c0 2200 	strd	r2, r2, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009216:	6082      	str	r2, [r0, #8]
}
 8009218:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800921a:	6819      	ldr	r1, [r3, #0]
 800921c:	0689      	lsls	r1, r1, #26
 800921e:	d527      	bpl.n	8009270 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009220:	6819      	ldr	r1, [r3, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009222:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009226:	4a22      	ldr	r2, [pc, #136]	; (80092b0 <HAL_RCCEx_GetPLL3ClockFreq+0x170>)
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009228:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800922c:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009230:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009236:	40ca      	lsrs	r2, r1
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009238:	eddf 4a1c 	vldr	s9, [pc, #112]	; 80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x16c>
 800923c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009240:	ee06 2a10 	vmov	s12, r2
 8009244:	ee06 3a90 	vmov	s13, r3
 8009248:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800924c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009250:	eec6 5a27 	vdiv.f32	s11, s12, s15
 8009254:	eee7 6a24 	vfma.f32	s13, s14, s9
 8009258:	ee76 6a85 	vadd.f32	s13, s13, s10
 800925c:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8009260:	e7a4      	b.n	80091ac <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009262:	ee07 2a90 	vmov	s15, r2
 8009266:	eddf 6a13 	vldr	s13, [pc, #76]	; 80092b4 <HAL_RCCEx_GetPLL3ClockFreq+0x174>
 800926a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800926e:	e78a      	b.n	8009186 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009270:	ee07 2a90 	vmov	s15, r2
 8009274:	ed9f 5a10 	vldr	s10, [pc, #64]	; 80092b8 <HAL_RCCEx_GetPLL3ClockFreq+0x178>
 8009278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800927a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800927e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009282:	eddf 5a0a 	vldr	s11, [pc, #40]	; 80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x16c>
 8009286:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800928a:	eec5 6a27 	vdiv.f32	s13, s10, s15
 800928e:	ee07 3a90 	vmov	s15, r3
 8009292:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009296:	eee7 7a25 	vfma.f32	s15, s14, s11
 800929a:	ee77 7a86 	vadd.f32	s15, s15, s12
 800929e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80092a2:	e783      	b.n	80091ac <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80092a4:	58024400 	.word	0x58024400
 80092a8:	4a742400 	.word	0x4a742400
 80092ac:	39000000 	.word	0x39000000
 80092b0:	03d09000 	.word	0x03d09000
 80092b4:	4bbebc20 	.word	0x4bbebc20
 80092b8:	4c742400 	.word	0x4c742400

080092bc <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80092bc:	4b5c      	ldr	r3, [pc, #368]	; (8009430 <HAL_RCCEx_GetPLL1ClockFreq+0x174>)
{
 80092be:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80092c0:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 80092c2:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80092c4:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  if (pll1m != 0U)
 80092c6:	f415 7f7c 	tst.w	r5, #1008	; 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 80092ca:	f3c5 1205 	ubfx	r2, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80092ce:	6b5e      	ldr	r6, [r3, #52]	; 0x34
  if (pll1m != 0U)
 80092d0:	d05c      	beq.n	800938c <HAL_RCCEx_GetPLL1ClockFreq+0xd0>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80092d2:	f3c6 06cc 	ubfx	r6, r6, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80092d6:	f004 0401 	and.w	r4, r4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80092da:	f001 0103 	and.w	r1, r1, #3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80092de:	fb04 f406 	mul.w	r4, r4, r6
    switch (pllsource)
 80092e2:	2901      	cmp	r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80092e4:	ee07 4a90 	vmov	s15, r4
 80092e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 80092ec:	d07e      	beq.n	80093ec <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 80092ee:	2902      	cmp	r1, #2
 80092f0:	d075      	beq.n	80093de <HAL_RCCEx_GetPLL1ClockFreq+0x122>
 80092f2:	2900      	cmp	r1, #0
 80092f4:	d04f      	beq.n	8009396 <HAL_RCCEx_GetPLL1ClockFreq+0xda>
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80092f6:	ee07 2a90 	vmov	s15, r2
 80092fa:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8009434 <HAL_RCCEx_GetPLL1ClockFreq+0x178>
 80092fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009304:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8009308:	ed9f 5a4b 	vldr	s10, [pc, #300]	; 8009438 <HAL_RCCEx_GetPLL1ClockFreq+0x17c>
 800930c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009310:	ee06 3a90 	vmov	s13, r3
 8009314:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8009318:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800931c:	eee7 6a05 	vfma.f32	s13, s14, s10
 8009320:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8009324:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8009328:	4a41      	ldr	r2, [pc, #260]	; (8009430 <HAL_RCCEx_GetPLL1ClockFreq+0x174>)
 800932a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800932e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8009330:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8009334:	ee07 3a10 	vmov	s14, r3
 8009338:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 800933c:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800933e:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009342:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009346:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800934a:	edc0 7a00 	vstr	s15, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800934e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8009350:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8009354:	ee07 3a10 	vmov	s14, r3
 8009358:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800935c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009360:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009364:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009368:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 800936c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800936e:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8009372:	ee07 3a90 	vmov	s15, r3
 8009376:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800937a:	ee77 7a86 	vadd.f32	s15, s15, s12
 800937e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009382:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8009386:	ed80 7a02 	vstr	s14, [r0, #8]
}
 800938a:	4770      	bx	lr
 800938c:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800938e:	e9c0 2200 	strd	r2, r2, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8009392:	6082      	str	r2, [r0, #8]
}
 8009394:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009396:	6819      	ldr	r1, [r3, #0]
 8009398:	0689      	lsls	r1, r1, #26
 800939a:	d52e      	bpl.n	80093fa <HAL_RCCEx_GetPLL1ClockFreq+0x13e>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800939c:	6819      	ldr	r1, [r3, #0]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800939e:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80093a2:	4a26      	ldr	r2, [pc, #152]	; (800943c <HAL_RCCEx_GetPLL1ClockFreq+0x180>)
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80093a4:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80093a8:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80093ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80093b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80093b2:	40ca      	lsrs	r2, r1
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80093b4:	eddf 4a20 	vldr	s9, [pc, #128]	; 8009438 <HAL_RCCEx_GetPLL1ClockFreq+0x17c>
 80093b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093bc:	ee06 2a10 	vmov	s12, r2
 80093c0:	ee06 3a90 	vmov	s13, r3
 80093c4:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80093c8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80093cc:	eec6 5a27 	vdiv.f32	s11, s12, s15
 80093d0:	eee7 6a24 	vfma.f32	s13, s14, s9
 80093d4:	ee76 6a85 	vadd.f32	s13, s13, s10
 80093d8:	ee66 6aa5 	vmul.f32	s13, s13, s11
 80093dc:	e7a4      	b.n	8009328 <HAL_RCCEx_GetPLL1ClockFreq+0x6c>
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80093de:	ee07 2a90 	vmov	s15, r2
 80093e2:	eddf 6a17 	vldr	s13, [pc, #92]	; 8009440 <HAL_RCCEx_GetPLL1ClockFreq+0x184>
 80093e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80093ea:	e78a      	b.n	8009302 <HAL_RCCEx_GetPLL1ClockFreq+0x46>
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80093ec:	ee07 2a90 	vmov	s15, r2
 80093f0:	eddf 6a14 	vldr	s13, [pc, #80]	; 8009444 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 80093f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80093f8:	e783      	b.n	8009302 <HAL_RCCEx_GetPLL1ClockFreq+0x46>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80093fa:	ee07 2a90 	vmov	s15, r2
 80093fe:	ed9f 5a0d 	vldr	s10, [pc, #52]	; 8009434 <HAL_RCCEx_GetPLL1ClockFreq+0x178>
 8009402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009404:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009408:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800940c:	eddf 5a0a 	vldr	s11, [pc, #40]	; 8009438 <HAL_RCCEx_GetPLL1ClockFreq+0x17c>
 8009410:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009414:	eec5 6a27 	vdiv.f32	s13, s10, s15
 8009418:	ee07 3a90 	vmov	s15, r3
 800941c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009420:	eee7 7a25 	vfma.f32	s15, s14, s11
 8009424:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009428:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800942c:	e77c      	b.n	8009328 <HAL_RCCEx_GetPLL1ClockFreq+0x6c>
 800942e:	bf00      	nop
 8009430:	58024400 	.word	0x58024400
 8009434:	4c742400 	.word	0x4c742400
 8009438:	39000000 	.word	0x39000000
 800943c:	03d09000 	.word	0x03d09000
 8009440:	4bbebc20 	.word	0x4bbebc20
 8009444:	4a742400 	.word	0x4a742400

08009448 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009448:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
{
 800944c:	b500      	push	{lr}
 800944e:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009450:	d077      	beq.n	8009542 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8009452:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8009456:	d02e      	beq.n	80094b6 <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8009458:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800945c:	f000 80cf 	beq.w	80095fe <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8009460:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 8009464:	f000 8080 	beq.w	8009568 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8009468:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800946c:	d05a      	beq.n	8009524 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800946e:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 8009472:	f000 8105 	beq.w	8009680 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8009476:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 800947a:	f000 8110 	beq.w	800969e <HAL_RCCEx_GetPeriphCLKFreq+0x256>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800947e:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8009482:	f000 80e2 	beq.w	800964a <HAL_RCCEx_GetPeriphCLKFreq+0x202>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8009486:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800948a:	d13a      	bne.n	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 800948c:	4ba9      	ldr	r3, [pc, #676]	; (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800948e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009490:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
      switch (srcclk)
 8009494:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009498:	f000 808e 	beq.w	80095b8 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 800949c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80094a0:	f000 812e 	beq.w	8009700 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 80094a4:	bb6b      	cbnz	r3, 8009502 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80094a6:	4aa3      	ldr	r2, [pc, #652]	; (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
            frequency = HSE_VALUE;
 80094a8:	4ba3      	ldr	r3, [pc, #652]	; (8009738 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80094aa:	6810      	ldr	r0, [r2, #0]
            frequency = HSE_VALUE;
 80094ac:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 80094b0:	bf18      	it	ne
 80094b2:	4618      	movne	r0, r3
 80094b4:	e042      	b.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 80094b6:	4a9f      	ldr	r2, [pc, #636]	; (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80094b8:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80094ba:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
      switch (saiclocksource)
 80094be:	2b80      	cmp	r3, #128	; 0x80
 80094c0:	f000 8098 	beq.w	80095f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 80094c4:	d921      	bls.n	800950a <HAL_RCCEx_GetPeriphCLKFreq+0xc2>
 80094c6:	2bc0      	cmp	r3, #192	; 0xc0
 80094c8:	d037      	beq.n	800953a <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 80094ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80094ce:	d118      	bne.n	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80094d0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80094d2:	6811      	ldr	r1, [r2, #0]
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80094d4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80094d8:	0749      	lsls	r1, r1, #29
 80094da:	d502      	bpl.n	80094e2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 80094dc:	2b00      	cmp	r3, #0
 80094de:	f000 80ae 	beq.w	800963e <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80094e2:	4a94      	ldr	r2, [pc, #592]	; (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80094e4:	6812      	ldr	r2, [r2, #0]
 80094e6:	05d0      	lsls	r0, r2, #23
 80094e8:	d503      	bpl.n	80094f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 80094ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80094ee:	f000 80fb 	beq.w	80096e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80094f2:	4a90      	ldr	r2, [pc, #576]	; (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80094f4:	6812      	ldr	r2, [r2, #0]
 80094f6:	0391      	lsls	r1, r2, #14
 80094f8:	d503      	bpl.n	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 80094fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80094fe:	f000 80bd 	beq.w	800967c <HAL_RCCEx_GetPeriphCLKFreq+0x234>
      switch (srcclk)
 8009502:	2000      	movs	r0, #0
}
 8009504:	b005      	add	sp, #20
 8009506:	f85d fb04 	ldr.w	pc, [sp], #4
      switch (saiclocksource)
 800950a:	2b00      	cmp	r3, #0
 800950c:	d04b      	beq.n	80095a6 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 800950e:	2b40      	cmp	r3, #64	; 0x40
 8009510:	d1f7      	bne.n	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009512:	6810      	ldr	r0, [r2, #0]
 8009514:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009518:	d010      	beq.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800951a:	a801      	add	r0, sp, #4
 800951c:	f7ff fd52 	bl	8008fc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009520:	9801      	ldr	r0, [sp, #4]
 8009522:	e00b      	b.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8009524:	4a83      	ldr	r2, [pc, #524]	; (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009526:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8009528:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
      switch (srcclk)
 800952c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009530:	d060      	beq.n	80095f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8009532:	d936      	bls.n	80095a2 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 8009534:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009538:	d178      	bne.n	800962c <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
          frequency = EXTERNAL_CLOCK_VALUE;
 800953a:	4880      	ldr	r0, [pc, #512]	; (800973c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
}
 800953c:	b005      	add	sp, #20
 800953e:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8009542:	4b7c      	ldr	r3, [pc, #496]	; (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009544:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009546:	f003 0307 	and.w	r3, r3, #7
 800954a:	2b04      	cmp	r3, #4
 800954c:	d8d9      	bhi.n	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 800954e:	a201      	add	r2, pc, #4	; (adr r2, 8009554 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>)
 8009550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009554:	080095b9 	.word	0x080095b9
 8009558:	080095dd 	.word	0x080095dd
 800955c:	080095c9 	.word	0x080095c9
 8009560:	0800953b 	.word	0x0800953b
 8009564:	080095c5 	.word	0x080095c5
      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8009568:	4a72      	ldr	r2, [pc, #456]	; (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800956a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800956c:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
      switch (saiclocksource)
 8009570:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009574:	d03e      	beq.n	80095f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8009576:	d937      	bls.n	80095e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
 8009578:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800957c:	d0dd      	beq.n	800953a <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 800957e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009582:	d1be      	bne.n	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009584:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009586:	6812      	ldr	r2, [r2, #0]
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009588:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800958c:	0752      	lsls	r2, r2, #29
 800958e:	d5a8      	bpl.n	80094e2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8009590:	2b00      	cmp	r3, #0
 8009592:	d1a6      	bne.n	80094e2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009594:	4b67      	ldr	r3, [pc, #412]	; (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009596:	486a      	ldr	r0, [pc, #424]	; (8009740 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800959e:	40d8      	lsrs	r0, r3
 80095a0:	e7cc      	b.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      switch (srcclk)
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d146      	bne.n	8009634 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80095a6:	6810      	ldr	r0, [r2, #0]
 80095a8:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 80095ac:	d0c6      	beq.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80095ae:	a801      	add	r0, sp, #4
 80095b0:	f7ff fe84 	bl	80092bc <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 80095b4:	9802      	ldr	r0, [sp, #8]
 80095b6:	e7c1      	b.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80095b8:	4b5e      	ldr	r3, [pc, #376]	; (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80095ba:	6818      	ldr	r0, [r3, #0]
 80095bc:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 80095c0:	d0bc      	beq.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 80095c2:	e7f4      	b.n	80095ae <HAL_RCCEx_GetPeriphCLKFreq+0x166>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80095c4:	4a5b      	ldr	r2, [pc, #364]	; (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80095c6:	e783      	b.n	80094d0 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80095c8:	4b5a      	ldr	r3, [pc, #360]	; (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80095ca:	6818      	ldr	r0, [r3, #0]
 80095cc:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 80095d0:	d0b4      	beq.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80095d2:	a801      	add	r0, sp, #4
 80095d4:	f7ff fdb4 	bl	8009140 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80095d8:	9801      	ldr	r0, [sp, #4]
 80095da:	e7af      	b.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80095dc:	4b55      	ldr	r3, [pc, #340]	; (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80095de:	6818      	ldr	r0, [r3, #0]
 80095e0:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 80095e4:	d0aa      	beq.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 80095e6:	e798      	b.n	800951a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      switch (saiclocksource)
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d0dc      	beq.n	80095a6 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 80095ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80095f0:	d08f      	beq.n	8009512 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 80095f2:	e786      	b.n	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80095f4:	6810      	ldr	r0, [r2, #0]
 80095f6:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 80095fa:	d09f      	beq.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 80095fc:	e7e9      	b.n	80095d2 <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 80095fe:	4a4d      	ldr	r2, [pc, #308]	; (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009600:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009602:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
      switch (saiclocksource)
 8009606:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800960a:	d0f3      	beq.n	80095f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800960c:	d806      	bhi.n	800961c <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
 800960e:	2b00      	cmp	r3, #0
 8009610:	d0c9      	beq.n	80095a6 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8009612:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009616:	f43f af7c 	beq.w	8009512 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 800961a:	e772      	b.n	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 800961c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009620:	d08b      	beq.n	800953a <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8009622:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009626:	f43f af53 	beq.w	80094d0 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
 800962a:	e76a      	b.n	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
      switch (srcclk)
 800962c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009630:	d0a8      	beq.n	8009584 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8009632:	e766      	b.n	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8009634:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009638:	f43f af6b 	beq.w	8009512 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 800963c:	e761      	b.n	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800963e:	6813      	ldr	r3, [r2, #0]
 8009640:	483f      	ldr	r0, [pc, #252]	; (8009740 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009642:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8009646:	40d8      	lsrs	r0, r3
 8009648:	e778      	b.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 800964a:	4a3a      	ldr	r2, [pc, #232]	; (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800964c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800964e:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
      switch (srcclk)
 8009652:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009656:	d066      	beq.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8009658:	d82f      	bhi.n	80096ba <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800965a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800965e:	d04f      	beq.n	8009700 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8009660:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009664:	d131      	bne.n	80096ca <HAL_RCCEx_GetPeriphCLKFreq+0x282>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009666:	4b33      	ldr	r3, [pc, #204]	; (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009668:	6818      	ldr	r0, [r3, #0]
 800966a:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800966e:	f43f af65 	beq.w	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009672:	a801      	add	r0, sp, #4
 8009674:	f7ff fd64 	bl	8009140 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009678:	9802      	ldr	r0, [sp, #8]
 800967a:	e75f      	b.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
            frequency = HSE_VALUE;
 800967c:	482e      	ldr	r0, [pc, #184]	; (8009738 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800967e:	e75d      	b.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8009680:	4a2c      	ldr	r2, [pc, #176]	; (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009682:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009684:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
      switch (srcclk)
 8009688:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800968c:	d02e      	beq.n	80096ec <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 800968e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009692:	f43f af77 	beq.w	8009584 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8009696:	2b00      	cmp	r3, #0
 8009698:	f47f af33 	bne.w	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 800969c:	e739      	b.n	8009512 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 800969e:	4b25      	ldr	r3, [pc, #148]	; (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80096a0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
      switch (srcclk)
 80096a2:	03d2      	lsls	r2, r2, #15
 80096a4:	d589      	bpl.n	80095ba <HAL_RCCEx_GetPeriphCLKFreq+0x172>
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80096a6:	6818      	ldr	r0, [r3, #0]
 80096a8:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 80096ac:	f43f af46 	beq.w	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80096b0:	a801      	add	r0, sp, #4
 80096b2:	f7ff fc87 	bl	8008fc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80096b6:	9803      	ldr	r0, [sp, #12]
 80096b8:	e740      	b.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      switch (srcclk)
 80096ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80096be:	d02a      	beq.n	8009716 <HAL_RCCEx_GetPeriphCLKFreq+0x2ce>
 80096c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80096c4:	f43f aeef 	beq.w	80094a6 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 80096c8:	e71b      	b.n	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	f47f af19 	bne.w	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80096d0:	f7fe fda6 	bl	8008220 <HAL_RCC_GetHCLKFreq>
 80096d4:	4b17      	ldr	r3, [pc, #92]	; (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80096d6:	4a1b      	ldr	r2, [pc, #108]	; (8009744 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80096d8:	6a1b      	ldr	r3, [r3, #32]
 80096da:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80096de:	5cd3      	ldrb	r3, [r2, r3]
 80096e0:	f003 031f 	and.w	r3, r3, #31
 80096e4:	40d8      	lsrs	r0, r3
          break;
 80096e6:	e729      	b.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
            frequency = CSI_VALUE;
 80096e8:	4817      	ldr	r0, [pc, #92]	; (8009748 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80096ea:	e727      	b.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80096ec:	6810      	ldr	r0, [r2, #0]
 80096ee:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 80096f2:	f43f af23 	beq.w	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096f6:	a801      	add	r0, sp, #4
 80096f8:	f7ff fd22 	bl	8009140 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80096fc:	9803      	ldr	r0, [sp, #12]
 80096fe:	e71d      	b.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009700:	4b0c      	ldr	r3, [pc, #48]	; (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009702:	6818      	ldr	r0, [r3, #0]
 8009704:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009708:	f43f af18 	beq.w	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800970c:	a801      	add	r0, sp, #4
 800970e:	f7ff fc59 	bl	8008fc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009712:	9802      	ldr	r0, [sp, #8]
 8009714:	e712      	b.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009716:	4a07      	ldr	r2, [pc, #28]	; (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
            frequency = CSI_VALUE;
 8009718:	4b0b      	ldr	r3, [pc, #44]	; (8009748 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800971a:	6810      	ldr	r0, [r2, #0]
            frequency = CSI_VALUE;
 800971c:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 8009720:	bf18      	it	ne
 8009722:	4618      	movne	r0, r3
 8009724:	e70a      	b.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009726:	6810      	ldr	r0, [r2, #0]
 8009728:	f010 0004 	ands.w	r0, r0, #4
 800972c:	f43f af06 	beq.w	800953c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8009730:	e730      	b.n	8009594 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 8009732:	bf00      	nop
 8009734:	58024400 	.word	0x58024400
 8009738:	017d7840 	.word	0x017d7840
 800973c:	00bb8000 	.word	0x00bb8000
 8009740:	03d09000 	.word	0x03d09000
 8009744:	08009b24 	.word	0x08009b24
 8009748:	003d0900 	.word	0x003d0900

0800974c <HAL_SDRAM_MspInit>:
  UNUSED(hsdram);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */
}
 800974c:	4770      	bx	lr
 800974e:	bf00      	nop

08009750 <HAL_SDRAM_Init>:
  if (hsdram == NULL)
 8009750:	b318      	cbz	r0, 800979a <HAL_SDRAM_Init+0x4a>
{
 8009752:	b538      	push	{r3, r4, r5, lr}
  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8009754:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8009758:	460d      	mov	r5, r1
 800975a:	4604      	mov	r4, r0
 800975c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009760:	b1b3      	cbz	r3, 8009790 <HAL_SDRAM_Init+0x40>
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009762:	2302      	movs	r3, #2
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8009764:	4621      	mov	r1, r4
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009766:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800976a:	f851 0b04 	ldr.w	r0, [r1], #4
 800976e:	f000 f851 	bl	8009814 <FMC_SDRAM_Init>
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8009772:	4629      	mov	r1, r5
 8009774:	e9d4 0200 	ldrd	r0, r2, [r4]
 8009778:	f000 f888 	bl	800988c <FMC_SDRAM_Timing_Init>
  __FMC_ENABLE();
 800977c:	4a08      	ldr	r2, [pc, #32]	; (80097a0 <HAL_SDRAM_Init+0x50>)
  hsdram->State = HAL_SDRAM_STATE_READY;
 800977e:	2101      	movs	r1, #1
  return HAL_OK;
 8009780:	2000      	movs	r0, #0
  __FMC_ENABLE();
 8009782:	6813      	ldr	r3, [r2, #0]
 8009784:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009788:	6013      	str	r3, [r2, #0]
  hsdram->State = HAL_SDRAM_STATE_READY;
 800978a:	f884 102c 	strb.w	r1, [r4, #44]	; 0x2c
}
 800978e:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 8009790:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d
    HAL_SDRAM_MspInit(hsdram);
 8009794:	f7ff ffda 	bl	800974c <HAL_SDRAM_MspInit>
 8009798:	e7e3      	b.n	8009762 <HAL_SDRAM_Init+0x12>
    return HAL_ERROR;
 800979a:	2001      	movs	r0, #1
}
 800979c:	4770      	bx	lr
 800979e:	bf00      	nop
 80097a0:	52004000 	.word	0x52004000

080097a4 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 80097a4:	b570      	push	{r4, r5, r6, lr}
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 80097a6:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
{
 80097aa:	4605      	mov	r5, r0

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 80097ac:	2b02      	cmp	r3, #2
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 80097ae:	b2d8      	uxtb	r0, r3
  if (state == HAL_SDRAM_STATE_BUSY)
 80097b0:	d004      	beq.n	80097bc <HAL_SDRAM_SendCommand+0x18>
  {
    return HAL_BUSY;
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 80097b2:	f000 04fb 	and.w	r4, r0, #251	; 0xfb
 80097b6:	2c01      	cmp	r4, #1
 80097b8:	d001      	beq.n	80097be <HAL_SDRAM_SendCommand+0x1a>
      hsdram->State = HAL_SDRAM_STATE_READY;
    }
  }
  else
  {
    return HAL_ERROR;
 80097ba:	2001      	movs	r0, #1
  }

  return HAL_OK;
}
 80097bc:	bd70      	pop	{r4, r5, r6, pc}
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80097be:	2302      	movs	r3, #2
 80097c0:	460e      	mov	r6, r1
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80097c2:	6828      	ldr	r0, [r5, #0]
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80097c4:	f885 302c 	strb.w	r3, [r5, #44]	; 0x2c
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80097c8:	f000 f8ac 	bl	8009924 <FMC_SDRAM_SendCommand>
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80097cc:	6833      	ldr	r3, [r6, #0]
 80097ce:	2b02      	cmp	r3, #2
 80097d0:	d003      	beq.n	80097da <HAL_SDRAM_SendCommand+0x36>
  return HAL_OK;
 80097d2:	2000      	movs	r0, #0
      hsdram->State = HAL_SDRAM_STATE_READY;
 80097d4:	f885 402c 	strb.w	r4, [r5, #44]	; 0x2c
}
 80097d8:	bd70      	pop	{r4, r5, r6, pc}
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80097da:	2305      	movs	r3, #5
  return HAL_OK;
 80097dc:	2000      	movs	r0, #0
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80097de:	f885 302c 	strb.w	r3, [r5, #44]	; 0x2c
}
 80097e2:	bd70      	pop	{r4, r5, r6, pc}

080097e4 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80097e4:	b538      	push	{r3, r4, r5, lr}
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 80097e6:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
{
 80097ea:	4604      	mov	r4, r0
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 80097ec:	2b02      	cmp	r3, #2
 80097ee:	b2d8      	uxtb	r0, r3
 80097f0:	d005      	beq.n	80097fe <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80097f2:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 80097f6:	2b01      	cmp	r3, #1
 80097f8:	b2dd      	uxtb	r5, r3
 80097fa:	d001      	beq.n	8009800 <HAL_SDRAM_ProgramRefreshRate+0x1c>
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
  }
  else
  {
    return HAL_ERROR;
 80097fc:	2001      	movs	r0, #1
  }

  return HAL_OK;
}
 80097fe:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009800:	2302      	movs	r3, #2
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8009802:	6820      	ldr	r0, [r4, #0]
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009804:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8009808:	f000 f8a2 	bl	8009950 <FMC_SDRAM_ProgramRefreshRate>
  return HAL_OK;
 800980c:	2000      	movs	r0, #0
    hsdram->State = HAL_SDRAM_STATE_READY;
 800980e:	f884 502c 	strb.w	r5, [r4, #44]	; 0x2c
}
 8009812:	bd38      	pop	{r3, r4, r5, pc}

08009814 <FMC_SDRAM_Init>:
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8009814:	680b      	ldr	r3, [r1, #0]
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8009816:	6802      	ldr	r2, [r0, #0]
{
 8009818:	b470      	push	{r4, r5, r6}
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800981a:	b9c3      	cbnz	r3, 800984e <FMC_SDRAM_Init+0x3a>
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800981c:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8009820:	684c      	ldr	r4, [r1, #4]
 8009822:	698e      	ldr	r6, [r1, #24]
 8009824:	4013      	ands	r3, r2
 8009826:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 800982a:	4323      	orrs	r3, r4
 800982c:	690c      	ldr	r4, [r1, #16]
 800982e:	4313      	orrs	r3, r2
 8009830:	694a      	ldr	r2, [r1, #20]
 8009832:	432b      	orrs	r3, r5
 8009834:	69cd      	ldr	r5, [r1, #28]
 8009836:	4323      	orrs	r3, r4
 8009838:	4313      	orrs	r3, r2
 800983a:	4333      	orrs	r3, r6
 800983c:	e9d1 4208 	ldrd	r4, r2, [r1, #32]
 8009840:	432b      	orrs	r3, r5
 8009842:	4323      	orrs	r3, r4
 8009844:	4313      	orrs	r3, r2
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
}
 8009846:	bc70      	pop	{r4, r5, r6}
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8009848:	6003      	str	r3, [r0, #0]
}
 800984a:	2000      	movs	r0, #0
 800984c:	4770      	bx	lr
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800984e:	69cb      	ldr	r3, [r1, #28]
 8009850:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8009854:	68ce      	ldr	r6, [r1, #12]
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8009856:	431a      	orrs	r2, r3
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8009858:	4b0b      	ldr	r3, [pc, #44]	; (8009888 <FMC_SDRAM_Init+0x74>)
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800985a:	e9d1 5408 	ldrd	r5, r4, [r1, #32]
 800985e:	432a      	orrs	r2, r5
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8009860:	684d      	ldr	r5, [r1, #4]
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8009862:	4322      	orrs	r2, r4
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8009864:	688c      	ldr	r4, [r1, #8]
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8009866:	6002      	str	r2, [r0, #0]
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8009868:	6842      	ldr	r2, [r0, #4]
 800986a:	4013      	ands	r3, r2
 800986c:	432b      	orrs	r3, r5
 800986e:	690d      	ldr	r5, [r1, #16]
 8009870:	4323      	orrs	r3, r4
 8009872:	4333      	orrs	r3, r6
 8009874:	e9d1 4205 	ldrd	r4, r2, [r1, #20]
 8009878:	432b      	orrs	r3, r5
 800987a:	4323      	orrs	r3, r4
 800987c:	4313      	orrs	r3, r2
}
 800987e:	bc70      	pop	{r4, r5, r6}
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8009880:	6043      	str	r3, [r0, #4]
}
 8009882:	2000      	movs	r0, #0
 8009884:	4770      	bx	lr
 8009886:	bf00      	nop
 8009888:	ffff8000 	.word	0xffff8000

0800988c <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800988c:	b470      	push	{r4, r5, r6}
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800988e:	bb0a      	cbnz	r2, 80098d4 <FMC_SDRAM_Timing_Init+0x48>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8009890:	684c      	ldr	r4, [r1, #4]
 8009892:	6882      	ldr	r2, [r0, #8]
 8009894:	680d      	ldr	r5, [r1, #0]
 8009896:	1e63      	subs	r3, r4, #1
 8009898:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
 800989c:	688c      	ldr	r4, [r1, #8]
 800989e:	1e6e      	subs	r6, r5, #1
 80098a0:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
 80098a4:	1e65      	subs	r5, r4, #1
 80098a6:	68cc      	ldr	r4, [r1, #12]
 80098a8:	4333      	orrs	r3, r6
 80098aa:	690a      	ldr	r2, [r1, #16]
 80098ac:	1e66      	subs	r6, r4, #1
 80098ae:	694c      	ldr	r4, [r1, #20]
 80098b0:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80098b4:	1e55      	subs	r5, r2, #1
 80098b6:	698a      	ldr	r2, [r1, #24]
 80098b8:	1e61      	subs	r1, r4, #1
 80098ba:	ea43 3306 	orr.w	r3, r3, r6, lsl #12
 80098be:	3a01      	subs	r2, #1
 80098c0:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 80098c4:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
 80098c8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
}
 80098cc:	bc70      	pop	{r4, r5, r6}
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80098ce:	6083      	str	r3, [r0, #8]
}
 80098d0:	2000      	movs	r0, #0
 80098d2:	4770      	bx	lr
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80098d4:	6882      	ldr	r2, [r0, #8]
 80098d6:	68cb      	ldr	r3, [r1, #12]
 80098d8:	4c11      	ldr	r4, [pc, #68]	; (8009920 <FMC_SDRAM_Timing_Init+0x94>)
 80098da:	1e5d      	subs	r5, r3, #1
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80098dc:	684b      	ldr	r3, [r1, #4]
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80098de:	4014      	ands	r4, r2
 80098e0:	694a      	ldr	r2, [r1, #20]
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80098e2:	1e5e      	subs	r6, r3, #1
 80098e4:	680b      	ldr	r3, [r1, #0]
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80098e6:	3a01      	subs	r2, #1
 80098e8:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80098ec:	688d      	ldr	r5, [r1, #8]
 80098ee:	3b01      	subs	r3, #1
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80098f0:	ea44 5402 	orr.w	r4, r4, r2, lsl #20
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80098f4:	3d01      	subs	r5, #1
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80098f6:	6084      	str	r4, [r0, #8]
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80098f8:	68c2      	ldr	r2, [r0, #12]
 80098fa:	690c      	ldr	r4, [r1, #16]
 80098fc:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
 8009900:	6989      	ldr	r1, [r1, #24]
 8009902:	3c01      	subs	r4, #1
 8009904:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
 8009908:	3901      	subs	r1, #1
 800990a:	4313      	orrs	r3, r2
 800990c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8009910:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009914:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
}
 8009918:	bc70      	pop	{r4, r5, r6}
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800991a:	60c3      	str	r3, [r0, #12]
}
 800991c:	2000      	movs	r0, #0
 800991e:	4770      	bx	lr
 8009920:	ff0f0fff 	.word	0xff0f0fff

08009924 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8009924:	b470      	push	{r4, r5, r6}
 8009926:	4602      	mov	r2, r0
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | 
 8009928:	68ce      	ldr	r6, [r1, #12]
 800992a:	4c08      	ldr	r4, [pc, #32]	; (800994c <FMC_SDRAM_SendCommand+0x28>)
             (Command->CommandTarget) | (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
             ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
}
 800992c:	2000      	movs	r0, #0
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | 
 800992e:	e9d1 3500 	ldrd	r3, r5, [r1]
 8009932:	6889      	ldr	r1, [r1, #8]
 8009934:	432b      	orrs	r3, r5
 8009936:	6915      	ldr	r5, [r2, #16]
 8009938:	3901      	subs	r1, #1
 800993a:	ea43 2346 	orr.w	r3, r3, r6, lsl #9
 800993e:	402c      	ands	r4, r5
 8009940:	4323      	orrs	r3, r4
 8009942:	ea43 1341 	orr.w	r3, r3, r1, lsl #5
}
 8009946:	bc70      	pop	{r4, r5, r6}
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | 
 8009948:	6113      	str	r3, [r2, #16]
}
 800994a:	4770      	bx	lr
 800994c:	ffc00000 	.word	0xffc00000

08009950 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8009950:	4602      	mov	r2, r0
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8009952:	4b05      	ldr	r3, [pc, #20]	; (8009968 <FMC_SDRAM_ProgramRefreshRate+0x18>)

  return HAL_OK;
}
 8009954:	2000      	movs	r0, #0
{
 8009956:	b410      	push	{r4}
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8009958:	6954      	ldr	r4, [r2, #20]
 800995a:	4023      	ands	r3, r4
}
 800995c:	f85d 4b04 	ldr.w	r4, [sp], #4
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8009960:	ea43 0141 	orr.w	r1, r3, r1, lsl #1
 8009964:	6151      	str	r1, [r2, #20]
}
 8009966:	4770      	bx	lr
 8009968:	ffffc001 	.word	0xffffc001

0800996c <UTIL_LCD_SetFuncDriver>:
/**
  * @brief  Link board LCD drivers to STM32 LCD Utility drivers
  * @param  pDrv Structure of LCD functions
  */
void UTIL_LCD_SetFuncDriver(const LCD_UTILS_Drv_t *pDrv)
{
 800996c:	4603      	mov	r3, r0
 800996e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  FuncDriver.DrawBitmap     = pDrv->DrawBitmap;
 8009972:	4c15      	ldr	r4, [pc, #84]	; (80099c8 <UTIL_LCD_SetFuncDriver+0x5c>)
  FuncDriver.GetXSize       = pDrv->GetXSize;
  FuncDriver.GetYSize       = pDrv->GetYSize;
  FuncDriver.SetLayer       = pDrv->SetLayer;
  FuncDriver.GetFormat      = pDrv->GetFormat;

  DrawProp->LcdLayer = 0;
 8009974:	2500      	movs	r5, #0
 8009976:	4e15      	ldr	r6, [pc, #84]	; (80099cc <UTIL_LCD_SetFuncDriver+0x60>)
  DrawProp->LcdDevice = 0;
  FuncDriver.GetXSize(0, &DrawProp->LcdXsize);
 8009978:	4628      	mov	r0, r5
 800997a:	f106 0114 	add.w	r1, r6, #20
  FuncDriver.FillRGBRect    = pDrv->FillRGBRect;
 800997e:	e9d3 7200 	ldrd	r7, r2, [r3]
 8009982:	e9c4 7200 	strd	r7, r2, [r4]
  FuncDriver.DrawVLine      = pDrv->DrawVLine;
 8009986:	e9d3 7202 	ldrd	r7, r2, [r3, #8]
  DrawProp->LcdLayer = 0;
 800998a:	60f5      	str	r5, [r6, #12]
  FuncDriver.DrawVLine      = pDrv->DrawVLine;
 800998c:	e9c4 7202 	strd	r7, r2, [r4, #8]
  FuncDriver.FillRect       = pDrv->FillRect;
 8009990:	691a      	ldr	r2, [r3, #16]
  DrawProp->LcdDevice = 0;
 8009992:	6135      	str	r5, [r6, #16]
  FuncDriver.FillRect       = pDrv->FillRect;
 8009994:	6122      	str	r2, [r4, #16]
  FuncDriver.SetPixel       = pDrv->SetPixel;
 8009996:	e9d3 7205 	ldrd	r7, r2, [r3, #20]
 800999a:	e9c4 7205 	strd	r7, r2, [r4, #20]
  FuncDriver.SetLayer       = pDrv->SetLayer;
 800999e:	e9d3 7208 	ldrd	r7, r2, [r3, #32]
 80099a2:	e9c4 7208 	strd	r7, r2, [r4, #32]
  FuncDriver.GetFormat      = pDrv->GetFormat;
 80099a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  FuncDriver.GetXSize       = pDrv->GetXSize;
 80099a8:	69db      	ldr	r3, [r3, #28]
  FuncDriver.GetFormat      = pDrv->GetFormat;
 80099aa:	62a2      	str	r2, [r4, #40]	; 0x28
  FuncDriver.GetXSize       = pDrv->GetXSize;
 80099ac:	61e3      	str	r3, [r4, #28]
  FuncDriver.GetXSize(0, &DrawProp->LcdXsize);
 80099ae:	4798      	blx	r3
  FuncDriver.GetYSize(0, &DrawProp->LcdYsize);
 80099b0:	6a23      	ldr	r3, [r4, #32]
 80099b2:	f106 0118 	add.w	r1, r6, #24
 80099b6:	4628      	mov	r0, r5
 80099b8:	4798      	blx	r3
  FuncDriver.GetFormat(0, &DrawProp->LcdPixelFormat);
 80099ba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80099bc:	f106 011c 	add.w	r1, r6, #28
 80099c0:	4628      	mov	r0, r5
}
 80099c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  FuncDriver.GetFormat(0, &DrawProp->LcdPixelFormat);
 80099c6:	4718      	bx	r3
 80099c8:	24001218 	.word	0x24001218
 80099cc:	240011d8 	.word	0x240011d8

080099d0 <UTIL_LCD_SetLayer>:
/**
  * @brief  Set the LCD layer.
  * @param  Layer  LCD layer
  */
void UTIL_LCD_SetLayer(uint32_t Layer)
{
 80099d0:	b538      	push	{r3, r4, r5, lr}
  if(FuncDriver.SetLayer != NULL)
 80099d2:	4b05      	ldr	r3, [pc, #20]	; (80099e8 <UTIL_LCD_SetLayer+0x18>)
 80099d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099d6:	b133      	cbz	r3, 80099e6 <UTIL_LCD_SetLayer+0x16>
  {
    if(FuncDriver.SetLayer(DrawProp->LcdDevice, Layer) == 0)
 80099d8:	4d04      	ldr	r5, [pc, #16]	; (80099ec <UTIL_LCD_SetLayer+0x1c>)
 80099da:	4604      	mov	r4, r0
 80099dc:	4601      	mov	r1, r0
 80099de:	6928      	ldr	r0, [r5, #16]
 80099e0:	4798      	blx	r3
 80099e2:	b900      	cbnz	r0, 80099e6 <UTIL_LCD_SetLayer+0x16>
    {
      DrawProp->LcdLayer = Layer;
 80099e4:	60ec      	str	r4, [r5, #12]
    }
  }
}
 80099e6:	bd38      	pop	{r3, r4, r5, pc}
 80099e8:	24001218 	.word	0x24001218
 80099ec:	240011d8 	.word	0x240011d8

080099f0 <UTIL_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color  Text color code
  */
void UTIL_LCD_SetTextColor(uint32_t Color)
{
  DrawProp[DrawProp->LcdLayer].TextColor = Color;
 80099f0:	4a02      	ldr	r2, [pc, #8]	; (80099fc <UTIL_LCD_SetTextColor+0xc>)
 80099f2:	68d3      	ldr	r3, [r2, #12]
 80099f4:	015b      	lsls	r3, r3, #5
 80099f6:	50d0      	str	r0, [r2, r3]
}
 80099f8:	4770      	bx	lr
 80099fa:	bf00      	nop
 80099fc:	240011d8 	.word	0x240011d8

08009a00 <UTIL_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color  Layer background color code
  */
void UTIL_LCD_SetBackColor(uint32_t Color)
{
  DrawProp[DrawProp->LcdLayer].BackColor = Color;
 8009a00:	4b02      	ldr	r3, [pc, #8]	; (8009a0c <UTIL_LCD_SetBackColor+0xc>)
 8009a02:	68da      	ldr	r2, [r3, #12]
 8009a04:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8009a08:	6058      	str	r0, [r3, #4]
}
 8009a0a:	4770      	bx	lr
 8009a0c:	240011d8 	.word	0x240011d8

08009a10 <UTIL_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts  Layer font to be used
  */
void UTIL_LCD_SetFont(sFONT *fonts)
{
  DrawProp[DrawProp->LcdLayer].pFont = fonts;
 8009a10:	4b02      	ldr	r3, [pc, #8]	; (8009a1c <UTIL_LCD_SetFont+0xc>)
 8009a12:	68da      	ldr	r2, [r3, #12]
 8009a14:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8009a18:	6098      	str	r0, [r3, #8]
}
 8009a1a:	4770      	bx	lr
 8009a1c:	240011d8 	.word	0x240011d8

08009a20 <UTIL_LCD_FillRect>:
  * @param  Width  Rectangle width
  * @param  Height Rectangle height
  * @param  Color  Draw color
  */
void UTIL_LCD_FillRect(uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8009a20:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Fill the rectangle */
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 8009a22:	4e13      	ldr	r6, [pc, #76]	; (8009a70 <UTIL_LCD_FillRect+0x50>)
{
 8009a24:	4615      	mov	r5, r2
 8009a26:	b083      	sub	sp, #12
 8009a28:	461c      	mov	r4, r3
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 8009a2a:	69f7      	ldr	r7, [r6, #28]
{
 8009a2c:	462b      	mov	r3, r5
 8009a2e:	460a      	mov	r2, r1
 8009a30:	9d08      	ldr	r5, [sp, #32]
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 8009a32:	2f02      	cmp	r7, #2
 8009a34:	d008      	beq.n	8009a48 <UTIL_LCD_FillRect+0x28>
  {
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, CONVERTARGB88882RGB565(Color));
  }
  else
  {
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, Color);
 8009a36:	4f0f      	ldr	r7, [pc, #60]	; (8009a74 <UTIL_LCD_FillRect+0x54>)
 8009a38:	4601      	mov	r1, r0
 8009a3a:	e9cd 4500 	strd	r4, r5, [sp]
 8009a3e:	693c      	ldr	r4, [r7, #16]
 8009a40:	6930      	ldr	r0, [r6, #16]
 8009a42:	47a0      	blx	r4
  }
}
 8009a44:	b003      	add	sp, #12
 8009a46:	bdf0      	pop	{r4, r5, r6, r7, pc}
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, CONVERTARGB88882RGB565(Color));
 8009a48:	096f      	lsrs	r7, r5, #5
 8009a4a:	9400      	str	r4, [sp, #0]
 8009a4c:	0a29      	lsrs	r1, r5, #8
 8009a4e:	f3c5 05c4 	ubfx	r5, r5, #3, #5
 8009a52:	f407 64fc 	and.w	r4, r7, #2016	; 0x7e0
 8009a56:	f401 4778 	and.w	r7, r1, #63488	; 0xf800
 8009a5a:	4601      	mov	r1, r0
 8009a5c:	6930      	ldr	r0, [r6, #16]
 8009a5e:	433c      	orrs	r4, r7
 8009a60:	4e04      	ldr	r6, [pc, #16]	; (8009a74 <UTIL_LCD_FillRect+0x54>)
 8009a62:	4325      	orrs	r5, r4
 8009a64:	6934      	ldr	r4, [r6, #16]
 8009a66:	9501      	str	r5, [sp, #4]
 8009a68:	47a0      	blx	r4
}
 8009a6a:	b003      	add	sp, #12
 8009a6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a6e:	bf00      	nop
 8009a70:	240011d8 	.word	0x240011d8
 8009a74:	24001218 	.word	0x24001218

08009a78 <UTIL_LCD_Clear>:
{
 8009a78:	b500      	push	{lr}
  UTIL_LCD_FillRect(0, 0, DrawProp->LcdXsize, DrawProp->LcdYsize, Color);
 8009a7a:	2100      	movs	r1, #0
{
 8009a7c:	b083      	sub	sp, #12
  UTIL_LCD_FillRect(0, 0, DrawProp->LcdXsize, DrawProp->LcdYsize, Color);
 8009a7e:	4a05      	ldr	r2, [pc, #20]	; (8009a94 <UTIL_LCD_Clear+0x1c>)
 8009a80:	9000      	str	r0, [sp, #0]
 8009a82:	4608      	mov	r0, r1
 8009a84:	6993      	ldr	r3, [r2, #24]
 8009a86:	6952      	ldr	r2, [r2, #20]
 8009a88:	f7ff ffca 	bl	8009a20 <UTIL_LCD_FillRect>
}
 8009a8c:	b003      	add	sp, #12
 8009a8e:	f85d fb04 	ldr.w	pc, [sp], #4
 8009a92:	bf00      	nop
 8009a94:	240011d8 	.word	0x240011d8

08009a98 <__libc_init_array>:
 8009a98:	b570      	push	{r4, r5, r6, lr}
 8009a9a:	4d0d      	ldr	r5, [pc, #52]	; (8009ad0 <__libc_init_array+0x38>)
 8009a9c:	4c0d      	ldr	r4, [pc, #52]	; (8009ad4 <__libc_init_array+0x3c>)
 8009a9e:	1b64      	subs	r4, r4, r5
 8009aa0:	10a4      	asrs	r4, r4, #2
 8009aa2:	2600      	movs	r6, #0
 8009aa4:	42a6      	cmp	r6, r4
 8009aa6:	d109      	bne.n	8009abc <__libc_init_array+0x24>
 8009aa8:	4d0b      	ldr	r5, [pc, #44]	; (8009ad8 <__libc_init_array+0x40>)
 8009aaa:	4c0c      	ldr	r4, [pc, #48]	; (8009adc <__libc_init_array+0x44>)
 8009aac:	f000 f82e 	bl	8009b0c <_init>
 8009ab0:	1b64      	subs	r4, r4, r5
 8009ab2:	10a4      	asrs	r4, r4, #2
 8009ab4:	2600      	movs	r6, #0
 8009ab6:	42a6      	cmp	r6, r4
 8009ab8:	d105      	bne.n	8009ac6 <__libc_init_array+0x2e>
 8009aba:	bd70      	pop	{r4, r5, r6, pc}
 8009abc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ac0:	4798      	blx	r3
 8009ac2:	3601      	adds	r6, #1
 8009ac4:	e7ee      	b.n	8009aa4 <__libc_init_array+0xc>
 8009ac6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009aca:	4798      	blx	r3
 8009acc:	3601      	adds	r6, #1
 8009ace:	e7f2      	b.n	8009ab6 <__libc_init_array+0x1e>
 8009ad0:	0801388c 	.word	0x0801388c
 8009ad4:	0801388c 	.word	0x0801388c
 8009ad8:	0801388c 	.word	0x0801388c
 8009adc:	08013890 	.word	0x08013890

08009ae0 <memcpy>:
 8009ae0:	440a      	add	r2, r1
 8009ae2:	4291      	cmp	r1, r2
 8009ae4:	f100 33ff 	add.w	r3, r0, #4294967295
 8009ae8:	d100      	bne.n	8009aec <memcpy+0xc>
 8009aea:	4770      	bx	lr
 8009aec:	b510      	push	{r4, lr}
 8009aee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009af2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009af6:	4291      	cmp	r1, r2
 8009af8:	d1f9      	bne.n	8009aee <memcpy+0xe>
 8009afa:	bd10      	pop	{r4, pc}

08009afc <memset>:
 8009afc:	4402      	add	r2, r0
 8009afe:	4603      	mov	r3, r0
 8009b00:	4293      	cmp	r3, r2
 8009b02:	d100      	bne.n	8009b06 <memset+0xa>
 8009b04:	4770      	bx	lr
 8009b06:	f803 1b01 	strb.w	r1, [r3], #1
 8009b0a:	e7f9      	b.n	8009b00 <memset+0x4>

08009b0c <_init>:
 8009b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b0e:	bf00      	nop
 8009b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b12:	bc08      	pop	{r3}
 8009b14:	469e      	mov	lr, r3
 8009b16:	4770      	bx	lr

08009b18 <_fini>:
 8009b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b1a:	bf00      	nop
 8009b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b1e:	bc08      	pop	{r3}
 8009b20:	469e      	mov	lr, r3
 8009b22:	4770      	bx	lr
