{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677798853513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677798853514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 15:14:13 2023 " "Processing started: Thu Mar 02 15:14:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677798853514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1677798853514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sequential_ALU -c sequential_ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sequential_ALU -c sequential_ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1677798853514 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1677798854538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1677798854538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677798874555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677798874555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/test_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/modelsim/test_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_ALU " "Found entity 1: test_ALU" {  } { { "simulation/modelsim/test_ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/simulation/modelsim/test_ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677798874566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677798874566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequential_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file sequential_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequential_ALU " "Found entity 1: sequential_ALU" {  } { { "sequential_ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/sequential_ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677798874573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677798874573 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1677798874688 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data ALU.v(108) " "Verilog HDL Always Construct warning at ALU.v(108): variable \"Data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874708 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode ALU.v(109) " "Verilog HDL Always Construct warning at ALU.v(109): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874708 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data ALU.v(120) " "Verilog HDL Always Construct warning at ALU.v(120): variable \"Data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874708 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code ALU.v(126) " "Verilog HDL Always Construct warning at ALU.v(126): variable \"code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874708 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(129) " "Verilog HDL Always Construct warning at ALU.v(129): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874708 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(129) " "Verilog HDL Always Construct warning at ALU.v(129): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874708 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(130) " "Verilog HDL Always Construct warning at ALU.v(130): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874708 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(130) " "Verilog HDL Always Construct warning at ALU.v(130): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874708 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Result ALU.v(130) " "Verilog HDL Always Construct warning at ALU.v(130): variable \"Result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874709 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(135) " "Verilog HDL Always Construct warning at ALU.v(135): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874709 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(135) " "Verilog HDL Always Construct warning at ALU.v(135): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874709 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(137) " "Verilog HDL Always Construct warning at ALU.v(137): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874709 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(137) " "Verilog HDL Always Construct warning at ALU.v(137): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874709 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(137) " "Verilog HDL assignment warning at ALU.v(137): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1677798874709 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(141) " "Verilog HDL Always Construct warning at ALU.v(141): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874709 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(147) " "Verilog HDL Always Construct warning at ALU.v(147): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874709 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(153) " "Verilog HDL Always Construct warning at ALU.v(153): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874709 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(153) " "Verilog HDL Always Construct warning at ALU.v(153): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874709 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(159) " "Verilog HDL Always Construct warning at ALU.v(159): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874709 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(159) " "Verilog HDL Always Construct warning at ALU.v(159): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874709 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(165) " "Verilog HDL Always Construct warning at ALU.v(165): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874710 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(165) " "Verilog HDL Always Construct warning at ALU.v(165): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874710 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(171) " "Verilog HDL Always Construct warning at ALU.v(171): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874710 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(171) " "Verilog HDL Always Construct warning at ALU.v(171): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874710 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Result ALU.v(177) " "Verilog HDL Always Construct warning at ALU.v(177): variable \"Result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677798874711 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout ALU.v(95) " "Verilog HDL Always Construct warning at ALU.v(95): inferring latch(es) for variable \"cout\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1677798874711 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "borrow ALU.v(95) " "Verilog HDL Always Construct warning at ALU.v(95): inferring latch(es) for variable \"borrow\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1677798874711 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B ALU.v(95) " "Verilog HDL Always Construct warning at ALU.v(95): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1677798874711 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "code ALU.v(95) " "Verilog HDL Always Construct warning at ALU.v(95): inferring latch(es) for variable \"code\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1677798874711 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A ALU.v(95) " "Verilog HDL Always Construct warning at ALU.v(95): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1677798874711 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Result ALU.v(95) " "Verilog HDL Always Construct warning at ALU.v(95): inferring latch(es) for variable \"Result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1677798874712 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] ALU.v(95) " "Inferred latch for \"Result\[0\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677798874712 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] ALU.v(95) " "Inferred latch for \"Result\[1\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677798874712 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] ALU.v(95) " "Inferred latch for \"Result\[2\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677798874712 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] ALU.v(95) " "Inferred latch for \"Result\[3\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677798874712 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] ALU.v(95) " "Inferred latch for \"A\[0\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677798874712 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] ALU.v(95) " "Inferred latch for \"A\[1\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677798874712 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] ALU.v(95) " "Inferred latch for \"A\[2\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677798874712 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] ALU.v(95) " "Inferred latch for \"A\[3\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677798874712 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[0\] ALU.v(95) " "Inferred latch for \"code\[0\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677798874712 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[1\] ALU.v(95) " "Inferred latch for \"code\[1\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677798874712 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[2\] ALU.v(95) " "Inferred latch for \"code\[2\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677798874712 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] ALU.v(95) " "Inferred latch for \"B\[0\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677798874712 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] ALU.v(95) " "Inferred latch for \"B\[1\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677798874712 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] ALU.v(95) " "Inferred latch for \"B\[2\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677798874712 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] ALU.v(95) " "Inferred latch for \"B\[3\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677798874712 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "borrow ALU.v(95) " "Inferred latch for \"borrow\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677798874712 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout ALU.v(95) " "Inferred latch for \"cout\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q1/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677798874713 "|ALU"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677798875040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 02 15:14:35 2023 " "Processing ended: Thu Mar 02 15:14:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677798875040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677798875040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677798875040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1677798875040 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677798909682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677798909693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 15:15:09 2023 " "Processing started: Thu Mar 02 15:15:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677798909693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1677798909693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp sequential_ALU -c sequential_ALU --netlist_type=sgate " "Command: quartus_npp sequential_ALU -c sequential_ALU --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1677798909693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1677798910091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4537 " "Peak virtual memory: 4537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677798910122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 02 15:15:10 2023 " "Processing ended: Thu Mar 02 15:15:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677798910122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677798910122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677798910122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1677798910122 ""}
