
*** Running vivado
    with args -log SCPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SCPU.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source SCPU.tcl -notrace
Command: synth_design -top SCPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7172 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 344.063 ; gain = 100.164
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SCPU' [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/SCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/ALU.v:22]
WARNING: [Synth 8-567] referenced signal 'getdata1' should be on the sensitivity list [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/ALU.v:29]
WARNING: [Synth 8-567] referenced signal 'getdata2' should be on the sensitivity list [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/ALU.v:29]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-638] synthesizing module 'PC' [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/PC.v:23]
ERROR: [Synth 8-524] part-select [27:2] out of range of prefix 'addr' [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/PC.v:37]
ERROR: [Synth 8-285] failed synthesizing module 'PC' [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/PC.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'SCPU' [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/SCPU.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 396.301 ; gain = 152.402
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu Dec  6 20:20:04 2018...

*** Running vivado
    with args -log SCPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SCPU.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source SCPU.tcl -notrace
Command: synth_design -top SCPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14952 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 344.363 ; gain = 100.180
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SCPU' [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/SCPU.v:24]
INFO: [Synth 8-638] synthesizing module 'ALU' [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/ALU.v:24]
WARNING: [Synth 8-567] referenced signal 'getdata1' should be on the sensitivity list [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/ALU.v:31]
WARNING: [Synth 8-567] referenced signal 'getdata2' should be on the sensitivity list [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/ALU.v:24]
INFO: [Synth 8-638] synthesizing module 'PC' [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/PC.v:23]
ERROR: [Synth 8-524] part-select [27:2] out of range of prefix 'addr' [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/PC.v:37]
ERROR: [Synth 8-285] failed synthesizing module 'PC' [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/PC.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'SCPU' [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/SCPU.v:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 397.203 ; gain = 153.020
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Fri Dec  7 15:46:06 2018...
