

================================================================
== Vivado HLS Report for 'Stream2Mem_1'
================================================================
* Date:           Fri Dec 13 11:11:28 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        sobel_1212
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  262152|  262152|  262152|  262152|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  262145|  262145|         3|          1|          1|  262144|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / (tmp)
	4  / (!tmp)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 

* FSM state operations: 

 <State 1> : 2.55ns
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_V_offset1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %out_V_offset1)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_V_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %out_V_offset)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i32 %out_V_offset1_read to i33"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_cast = zext i30 %out_V_offset_read to i33"
ST_1 : Operation 15 [1/1] (2.55ns)   --->   "%sum2 = add i33 %tmp_16_cast, %sext_cast"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sum2_cast = zext i33 %sum2 to i64"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr i32* %out_V, i64 %sum2_cast" [sobel_1212/dma.h:21]

 <State 2> : 8.75ns
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str168, i32 0, i32 0, [1 x i8]* @p_str169, [1 x i8]* @p_str170, [1 x i8]* @p_str171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str172, [1 x i8]* @p_str173)"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 256, [10 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_2 : Operation 20 [1/1] (8.75ns)   --->   "%out_V_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %out_V_addr, i32 262144)" [sobel_1212/dma.h:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [sobel_1212/dma.h:18]

 <State 3> : 2.44ns
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%i = phi i19 [ 0, %0 ], [ %i_5, %2 ]"
ST_3 : Operation 23 [1/1] (2.43ns)   --->   "%tmp = icmp eq i19 %i, -262144" [sobel_1212/dma.h:18]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (2.16ns)   --->   "%i_5 = add i19 %i, 1" [sobel_1212/dma.h:18]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [sobel_1212/dma.h:18]

 <State 4> : 3.63ns
ST_4 : Operation 26 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [sobel_1212/dma.h:20]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

 <State 5> : 8.75ns
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144)"
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [sobel_1212/dma.h:18]
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [sobel_1212/dma.h:19]
ST_5 : Operation 30 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %out_V_addr, i32 %tmp_V, i4 -1)" [sobel_1212/dma.h:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_22)" [sobel_1212/dma.h:22]
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [sobel_1212/dma.h:18]

 <State 6> : 8.75ns
ST_6 : Operation 33 [5/5] (8.75ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %out_V_addr)" [sobel_1212/dma.h:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 8.75ns
ST_7 : Operation 34 [4/5] (8.75ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %out_V_addr)" [sobel_1212/dma.h:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 8.75ns
ST_8 : Operation 35 [3/5] (8.75ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %out_V_addr)" [sobel_1212/dma.h:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 8.75ns
ST_9 : Operation 36 [2/5] (8.75ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %out_V_addr)" [sobel_1212/dma.h:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 8.75ns
ST_10 : Operation 37 [1/5] (8.75ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %out_V_addr)" [sobel_1212/dma.h:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "ret void" [sobel_1212/dma.h:23]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.55ns
The critical path consists of the following:
	wire read on port 'out_V_offset1' [5]  (0 ns)
	'add' operation ('sum2') [11]  (2.55 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_V' (sobel_1212/dma.h:21) [14]  (8.75 ns)

 <State 3>: 2.44ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sobel_1212/dma.h:18) [17]  (0 ns)
	'icmp' operation ('tmp', sobel_1212/dma.h:18) [18]  (2.44 ns)

 <State 4>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (sobel_1212/dma.h:20) [25]  (3.63 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus write on port 'out_V' (sobel_1212/dma.h:21) [26]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_V' (sobel_1212/dma.h:21) [30]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_V' (sobel_1212/dma.h:21) [30]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_V' (sobel_1212/dma.h:21) [30]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_V' (sobel_1212/dma.h:21) [30]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_V' (sobel_1212/dma.h:21) [30]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
