// Seed: 3799374296
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5 = id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_7 :
  assert property (@(posedge id_1[1]) id_2)
  else id_7 <= id_6;
  module_0(
      id_4, id_3, id_4, id_4
  );
  assign id_7 = 1;
endmodule
