#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: C:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: XiaoXinPro16
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Nov 14 14:33:58 2023
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Camera_top.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Camera_top.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Camera_top.v(line number: 10)] Analyzing module Camera_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Camera_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/DDR3_interface_top.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/DDR3_interface_top.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top.v(line number: 10)] Analyzing module DDR3_interface_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/DDR3_interface_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/HDMI_top.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/HDMI_top.v(line number: 10)] Analyzing module HDMI_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/video_stitching.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/video_stitching.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 10)] Analyzing module video_stitching (library work)
I: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 59)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/video_stitching.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Camera_top/cam_data_converter.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Camera_top/cam_data_converter.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Camera_top/cam_data_converter.v(line number: 10)] Analyzing module cam_data_converter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Camera_top/cam_data_converter.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Camera_top/ov5640_lut.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Camera_top/ov5640_lut.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Camera_top/ov5640_lut.v(line number: 10)] Analyzing module ov5640_lut (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Camera_top/ov5640_lut.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Camera_top/sccb_driver.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Camera_top/sccb_driver.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Camera_top/sccb_driver.v(line number: 10)] Analyzing module sccb_driver (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Camera_top/sccb_driver.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/DDR3_interface_top/AXI_rw_FIFO.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/DDR3_interface_top/AXI_rw_FIFO.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top/AXI_rw_FIFO.v(line number: 10)] Analyzing module AXI_rw_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/DDR3_interface_top/AXI_rw_FIFO.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/DDR3_interface_top/simplified_AXI.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/DDR3_interface_top/simplified_AXI.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top/simplified_AXI.v(line number: 10)] Analyzing module simplified_AXI (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/DDR3_interface_top/simplified_AXI.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top/iic_dri.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/HDMI_top/iic_dri.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/HDMI_top/iic_dri.v(line number: 10)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top/iic_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top/ms72xx_init.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/HDMI_top/ms72xx_init.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/HDMI_top/ms72xx_init.v(line number: 10)] Analyzing module ms72xx_init (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top/ms72xx_init.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top/ms7200_lut.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/HDMI_top/ms7200_lut.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/HDMI_top/ms7200_lut.v(line number: 10)] Analyzing module ms7200_lut (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top/ms7200_lut.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top/ms7210_lut.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/HDMI_top/ms7210_lut.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/HDMI_top/ms7210_lut.v(line number: 10)] Analyzing module ms7210_lut (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top/ms7210_lut.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top/video_driver.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/HDMI_top/video_driver.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/HDMI_top/video_driver.v(line number: 10)] Analyzing module video_driver (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top/video_driver.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/DDR3_interface_top/arbiter.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/DDR3_interface_top/arbiter.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top/arbiter.v(line number: 10)] Analyzing module arbiter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/DDR3_interface_top/arbiter.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Video_processing_top.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Video_processing_top.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Video_processing_top.v(line number: 10)] Analyzing module Video_processing_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Video_processing_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_calculator.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_calculator.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_calculator.v(line number: 10)] Analyzing module bilinear_calculator (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_calculator.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_interpolation.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_interpolation.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_interpolation.v(line number: 10)] Analyzing module bilinear_interpolation (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_interpolation.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Video_processing_top/image_2x2.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Video_processing_top/image_2x2.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Video_processing_top/image_2x2.v(line number: 10)] Analyzing module image_2x2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Video_processing_top/image_2x2.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Ethernet_top.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Ethernet_top.v(line number: 10)] Analyzing module Ethernet_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/arp.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Ethernet_top/arp.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Ethernet_top/arp.v(line number: 10)] Analyzing module arp (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/arp.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii.v(line number: 10)] Analyzing module gmii_to_rgmii (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/udp_rx.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Ethernet_top/udp_rx.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Ethernet_top/udp_rx.v(line number: 10)] Analyzing module udp_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/udp_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/arp_rx.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/arp_rx.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/arp_rx.v(line number: 10)] Analyzing module arp_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/arp_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/arp_tx.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/arp_tx.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/arp_tx.v(line number: 10)] Analyzing module arp_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/arp_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/crc32_d8.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/crc32_d8.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/crc32_d8.v(line number: 10)] Analyzing module crc32_d8 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/crc32_d8.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii/rgmii_rx.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii/rgmii_rx.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii/rgmii_rx.v(line number: 10)] Analyzing module rgmii_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii/rgmii_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii/rgmii_tx.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii/rgmii_tx.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii/rgmii_tx.v(line number: 10)] Analyzing module rgmii_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii/rgmii_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top/asyn_fifo.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/bilinear_top/asyn_fifo.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/bilinear_top/asyn_fifo.v(line number: 17)] Analyzing module asyn_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top/asyn_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top/bin2gray.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/bilinear_top/bin2gray.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/bilinear_top/bin2gray.v(line number: 17)] Analyzing module bin2gray (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top/bin2gray.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top/bram_ture_dual_port.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/bilinear_top/bram_ture_dual_port.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/bilinear_top/bram_ture_dual_port.v(line number: 1)] Analyzing module bram_ture_dual_port (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top/bram_ture_dual_port.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top/double_syn_ff.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/bilinear_top/double_syn_ff.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/bilinear_top/double_syn_ff.v(line number: 17)] Analyzing module double_syn_ff (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top/double_syn_ff.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top/gray2bin.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/bilinear_top/gray2bin.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/bilinear_top/gray2bin.v(line number: 17)] Analyzing module gray2bin (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top/gray2bin.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/bilinear_top.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/bilinear_top.v(line number: 17)] Analyzing module bilinear_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/source/vs_va2vs.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/source/vs_va2vs.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/source/vs_va2vs.v(line number: 1)] Analyzing module vs_va2vs (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/source/vs_va2vs.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Key_Module.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Key_Module.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Key_Module.v(line number: 5)] Analyzing module key_Module (library work)
W: Verilog-2010: [D:/MY_FILE/FPGA/rtl/Key_Module.v(line number: 44)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Key_Module.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/zmx_rotate.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/zmx_rotate.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/zmx_rotate.v(line number: 1)] Analyzing module zmx_rotate (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/zmx_rotate.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/VIP_RGB888_YCbCr444.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/VIP_RGB888_YCbCr444.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/VIP_RGB888_YCbCr444.v(line number: 32)] Analyzing module VIP_RGB888_YCbCr444 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/VIP_RGB888_YCbCr444.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/yuv_rgb.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/yuv_rgb.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/yuv_rgb.v(line number: 2)] Analyzing module yuv_rgb (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/yuv_rgb.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_axi_fifo_o (library work)
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_v1_6_axi_fifo_o.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_v1_6_axi_fifo_o.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_v1_6_axi_fifo_o.v(line number: 25)] Analyzing module ipml_fifo_v1_6_axi_fifo_o (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_v1_6_axi_fifo_o.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/axi_fifo_o.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/axi_fifo_o.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/axi_fifo_o.v(line number: 18)] Analyzing module axi_fifo_o (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/axi_fifo_o.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v(line number: 9)] Analyzing module ddr3_interface (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v(line number: 10)] Analyzing module ddr3_interface_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ipsxb_rst_sync_v1_1.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ipsxb_rst_sync_v1_1.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Analyzing module ipsxb_rst_sync_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ipsxb_rst_sync_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp(line number: 145)] Analyzing module ipsxb_ddrphy_calib_mux_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 327)] Analyzing module ipsxb_ddrphy_calib_top_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp(line number: 150)] Analyzing module ipsxb_ddrphy_control_path_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Analyzing module ipsxb_ddrphy_data_slice_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Analyzing module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number: 234)] Analyzing module ipsxb_ddrphy_data_slice_wrlvl_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp(line number: 259)] Analyzing module ipsxb_ddrphy_dfi_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp(line number: 96)] Analyzing module ipsxb_ddrphy_dll_update_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number: 305)] Analyzing module ipsxb_ddrphy_dqsi_rdel_cal_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp(line number: 156)] Analyzing module ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number: 192)] Analyzing module ipsxb_ddrphy_dqs_rddata_align_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Analyzing module ipsxb_ddrphy_drift_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 93)] Analyzing module ipsxb_ddrphy_gate_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number: 269)] Analyzing module ipsxb_ddrphy_gatecal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp(line number: 135)] Analyzing module ipsxb_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp(line number: 258)] Analyzing module ipsxb_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp(line number: 118)] Analyzing module ipsxb_ddrphy_main_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 505)] Analyzing module ipsxb_ddrphy_rdcal_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 184)] Analyzing module ipsxb_ddrphy_reset_ctrl_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp(line number: 62)] Analyzing module ipsxb_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp(line number: 117)] Analyzing module ipsxb_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp(line number: 64)] Analyzing module ipsxb_ddrphy_training_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp(line number: 414)] Analyzing module ipsxb_ddrphy_upcal_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp(line number: 150)] Analyzing module ipsxb_ddrphy_wdata_path_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp(line number: 173)] Analyzing module ipsxb_ddrphy_wrlvl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 9)] Analyzing module ipsxb_ddrphy_slice_top_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Analyzing module ipsxb_ddrphy_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp(line number: 145)] Analyzing module ipsxb_mcdq_apb_cross_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp(line number: 101)] Analyzing module ipsxb_mcdq_calib_delay_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number: 559)] Analyzing module ipsxb_mcdq_cfg_apb_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 243)] Analyzing module ipsxb_mcdq_dcd_bm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Analyzing module ipsxb_mcdq_dcd_rowaddr_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp(line number: 209)] Analyzing module ipsxb_mcdq_dcd_sm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 174)] Analyzing module ipsxb_mcdq_dcd_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Analyzing module ipsxb_mcdq_dcp_back_ctrl_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 298)] Analyzing module ipsxb_mcdq_dcp_buf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp(line number: 210)] Analyzing module ipsxb_mcdq_dcp_out_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 329)] Analyzing module ipsxb_mcdq_dcp_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 432)] Analyzing module ipsxb_mcdq_dfi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp(line number: 315)] Analyzing module ipsxb_mcdq_lp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp(line number: 321)] Analyzing module ipsxb_mcdq_mrs_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Analyzing module ipsxb_mcdq_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 83)] Analyzing module ipsxb_mcdq_rdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Analyzing module ipsxb_mcdq_reg_fifo2_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 271)] Analyzing module ipsxb_mcdq_ui_axi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 171)] Analyzing module ipsxb_mcdq_wdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp(line number: 140)] Analyzing module ipsxb_mcdq_wdp_align_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Analyzing module ipsxb_mcdq_wdp_dcp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 619)] Analyzing module ipsxb_mcdq_wrapper_v1_2a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Analyzing module ipsxb_mcdq_com_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Analyzing module ipsxb_mcdq_tfaw_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Analyzing module ipsxb_mcdq_tfaw_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Analyzing module ipsxb_mcdq_timing_act2wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Analyzing module ipsxb_mcdq_timing_act_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Analyzing module ipsxb_mcdq_timing_pre_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Analyzing module ipsxb_mcdq_timing_rd_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Analyzing module ipsxb_mcdq_timing_ref_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Analyzing module ipsxb_mcdq_timing_wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Analyzing module ipsxb_mcdq_trc_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Analyzing module ipsxb_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipsxb_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Analyzing module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Analyzing module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
W: Verilog-2010: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 59)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 64)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 70)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_s_d_ram_2048x24 (library work)
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 313)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 372)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 373)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 381)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 382)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 413)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 418)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 419)] Ignore 'system task' $finish
W: Verilog-2010: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 310)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/s_d_ram_2048x24.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/s_d_ram_2048x24.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/s_d_ram_2048x24.v(line number: 18)] Analyzing module s_d_ram_2048x24 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/s_d_ram_2048x24.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/pll_shift/pll_shift.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/pll_shift/pll_shift.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/pll_shift/pll_shift.v(line number: 20)] Analyzing module pll_shift (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/pll_shift/pll_shift.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_axi_fifo_video (library work)
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 416)] Ignore 'system task' $finish
W: Verilog-2010: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 307)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_fifo_v1_6_axi_fifo_video.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_fifo_v1_6_axi_fifo_video.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_fifo_v1_6_axi_fifo_video.v(line number: 25)] Analyzing module ipml_fifo_v1_6_axi_fifo_video (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_fifo_v1_6_axi_fifo_video.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/axi_fifo_video.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/axi_fifo_video.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/axi_fifo_video.v(line number: 18)] Analyzing module axi_fifo_video (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/axi_fifo_video.v successfully.
I: Module "video_stitching" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 4.035s wall, 0.469s user + 0.062s system = 0.531s CPU (13.2%)

Start rtl-elaborate.
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 10)] Elaborating module video_stitching
I: Module instance {video_stitching} parameter value:
    SLAVE_ADDR = 7'b0111100
    CLK_FREQ = 26'b10111110101111000010000000
    SCCB_FREQ = 18'b111101000010010000
    CAM_H_PIXEL = 24'b000000000000001111000000
    CAM_V_PIXEL = 24'b000000000000001000011100
    HDMI_H_PIXEL = 24'b000000000000001111000000
    HDMI_V_PIXEL = 24'b000000000000001000011100
    HDMI_RGB_R_WIDTH = 32'b00000000000000000000000000001000
    HDMI_RGB_G_WIDTH = 32'b00000000000000000000000000001000
    HDMI_RGB_B_WIDTH = 32'b00000000000000000000000000001000
    BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
    BOARD_IP = 32'b11000000101010000000000100001010
    DES_MAC = 48'b111111111111111111111111111111111111111111111111
    DES_IP = 32'b11000000101010000000000101100110
    CAM_DATA_WIDTH = 32'b00000000000000000000000000010000
    HDMI_DATA_WIDTH = 32'b00000000000000000000000000011000
    ETH_DATA_WIDTH = 32'b00000000000000000000000000100000
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000100000
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_BURST_LEN = 32'b00000000000000000000000000001000
    AXI_WRITE_BURST_LEN = 32'b00000000000000000000000000001000
    AXI_READ_BURST_LEN = 32'b00000000000000000000000000010000
    AXI_ID_WIDTH = 32'b00000000000000000000000000000100
    AXI_USER_WIDTH = 32'b00000000000000000000000000000001
    X_BITS = 32'b00000000000000000000000000001100
    Y_BITS = 32'b00000000000000000000000000001100
    H_SYNC = 24'b000000000000000000101100
    H_BACK = 24'b000000000000000010010100
    H_DISP = 24'b000000000000011110000000
    H_FRONT = 24'b000000000000000001011000
    H_TOTAL = 24'b000000000000100010011000
    V_SYNC = 24'b000000000000000000000101
    V_BACK = 24'b000000000000000000100100
    V_DISP = 24'b000000000000010000111000
    V_FRONT = 24'b000000000000000000000100
    V_TOTAL = 24'b000000000000010001100101
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 269)] Elaborating instance u_Camera_top
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/Camera_top.v(line number: 10)] Elaborating module Camera_top
I: Module instance {video_stitching.u_Camera_top} parameter value:
    SLAVE_ADDR = 7'b0111100
    CLK_FREQ = 26'b10111110101111000010000000
    SCCB_FREQ = 18'b111101000010010000
    CAM_H_PIXEL = 24'b000000000000001111000000
    CAM_V_PIXEL = 24'b000000000000001000011100
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/Camera_top.v(line number: 53)] Elaborating instance u_sccb_driver
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/Camera_top/sccb_driver.v(line number: 10)] Elaborating module sccb_driver
I: Module instance {video_stitching.u_Camera_top.u_sccb_driver} parameter value:
    SLAVE_ADDR = 7'b0111100
    CLK_FREQ = 26'b10111110101111000010000000
    SCCB_FREQ = 18'b111101000010010000
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/Camera_top.v(line number: 68)] Elaborating instance u_ov5640_lut
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/Camera_top/ov5640_lut.v(line number: 10)] Elaborating module ov5640_lut
I: Module instance {video_stitching.u_Camera_top.u_ov5640_lut} parameter value:
    CAM_H_PIXEL = 24'b000000000000001111000000
    CAM_V_PIXEL = 24'b000000000000001000011100
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/Camera_top.v(line number: 78)] Elaborating instance u_cam_data_converter
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/Camera_top/cam_data_converter.v(line number: 10)] Elaborating module cam_data_converter
I: Module instance {video_stitching.u_Camera_top.u_cam_data_converter} parameter value:
    WAIT_FRAME = 4'b1010
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 295)] Elaborating instance u_Camera_2_top
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/Camera_top.v(line number: 10)] Elaborating module Camera_top
I: Module instance {video_stitching.u_Camera_2_top} parameter value:
    SLAVE_ADDR = 7'b0111100
    CLK_FREQ = 26'b10111110101111000010000000
    SCCB_FREQ = 18'b111101000010010000
    CAM_H_PIXEL = 24'b000000000000001111000000
    CAM_V_PIXEL = 24'b000000000000001000011100
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 357)] Elaborating instance u_DDR3_interface_top
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top.v(line number: 10)] Elaborating module DDR3_interface_top
I: Module instance {video_stitching.u_DDR3_interface_top} parameter value:
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000100000
    CAM_H_PIXEL = 24'b000000000000001111000000
    CAM_V_PIXEL = 24'b000000000000001000011100
    HDMI_H_PIXEL = 24'b000000000000001111000000
    HDMI_V_PIXEL = 24'b000000000000001000011100
    DISP_H = 24'b000000000000011110000000
    DISP_V = 24'b000000000000010000111000
    MEM_H_PIXEL = 24'b000000000000001111000000
    MEM_V_PIXEL = 24'b000000000000001000011100
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_BURST_LEN = 32'b00000000000000000000000000001000
    AXI_WRITE_BURST_LEN = 32'b00000000000000000000000000001000
    AXI_READ_BURST_LEN = 32'b00000000000000000000000000010000
    AXI_ID_WIDTH = 32'b00000000000000000000000000000100
    AXI_USER_WIDTH = 32'b00000000000000000000000000000001
    AXI_DATA_WIDTH = 32'b00000000000000000000000100000000
    AXI_ADDR_WIDTH = 32'b00000000000000000000000000011100
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top.v(line number: 140)] Elaborating instance u_AXI_rw_FIFO
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top/AXI_rw_FIFO.v(line number: 10)] Elaborating module AXI_rw_FIFO
I: Module instance {video_stitching.u_DDR3_interface_top.u_AXI_rw_FIFO} parameter value:
    AXI_DATA_WIDTH = 32'b00000000000000000000000100000000
    MEM_BURST_LEN = 32'b00000000000000000000000000001000
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000100000
    MEM_H_PIXEL = 24'b000000000000001111000000
    DISP_H = 24'b000000000000011110000000
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top/AXI_rw_FIFO.v(line number: 108)] Elaborating instance u_axi_fifo_video0
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/axi_fifo_video.v(line number: 18)] Elaborating module axi_fifo_video
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/axi_fifo_video.v(line number: 160)] Elaborating instance U_ipml_fifo_axi_fifo_video
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_fifo_v1_6_axi_fifo_video.v(line number: 25)] Elaborating module ipml_fifo_v1_6_axi_fifo_video
I: Module instance {video_stitching.u_DDR3_interface_top.u_AXI_rw_FIFO.u_axi_fifo_video0.U_ipml_fifo_axi_fifo_video} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_fifo_v1_6_axi_fifo_video.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_axi_fifo_video
I: Module instance {video_stitching.u_DDR3_interface_top.u_AXI_rw_FIFO.u_axi_fifo_video0.U_ipml_fifo_axi_fifo_video.U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 487)] Case condition never applies
W: Verilog-2039: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 622)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 682)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 683)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 684)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 685)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 685)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 686)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 686)] Case condition never applies
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 852)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[4] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[5] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[6] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[7] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[8] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[9] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[10] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[11] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[12] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[13] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[14] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[15] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[16] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[17] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[22] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[23] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[24] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[25] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[26] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[27] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[28] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[29] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[30] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[31] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[32] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[33] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[34] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[35] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[40] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[41] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[42] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[43] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[44] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[45] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[46] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[47] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[48] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[49] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[50] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[51] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[52] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[53] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[58] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[59] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[60] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[61] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[62] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[63] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[64] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[65] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[66] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[67] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[68] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[69] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[70] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[71] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[76] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[77] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[78] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[79] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[80] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[81] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[82] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[83] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[84] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[85] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[86] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[87] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[88] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[89] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[94] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[95] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[96] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[97] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[98] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[99] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[100] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[101] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[102] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[103] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[104] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[105] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[106] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[107] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[112] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[113] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[114] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[115] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[116] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[117] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[118] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[119] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[120] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[121] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[122] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[123] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[124] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[125] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[130] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[131] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[132] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[133] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[134] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[135] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[136] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[137] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[138] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[139] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[140] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[141] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[142] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 773)] Net DA_bus[143] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 774)] Net DB_bus[8] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 774)] Net DB_bus[17] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 774)] Net DB_bus[26] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 774)] Net DB_bus[35] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 774)] Net DB_bus[44] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 774)] Net DB_bus[53] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 774)] Net DB_bus[62] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 774)] Net DB_bus[71] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 774)] Net DB_bus[80] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 774)] Net DB_bus[89] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 774)] Net DB_bus[98] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 774)] Net DB_bus[107] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 774)] Net DB_bus[116] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 774)] Net DB_bus[125] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 774)] Net DB_bus[134] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 774)] Net DB_bus[143] in ipml_sdpram_v1_6_axi_fifo_video(original module ipml_sdpram_v1_6_axi_fifo_video) does not have a driver, tie it to 0
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_fifo_v1_6_axi_fifo_video.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {video_stitching.u_DDR3_interface_top.u_AXI_rw_FIFO.u_axi_fifo_video0.U_ipml_fifo_axi_fifo_video.U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top/AXI_rw_FIFO.v(line number: 124)] Elaborating instance u_axi_fifo_video1
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/axi_fifo_video.v(line number: 18)] Elaborating module axi_fifo_video
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top/AXI_rw_FIFO.v(line number: 140)] Elaborating instance u_axi_fifo_video2
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/axi_fifo_video.v(line number: 18)] Elaborating module axi_fifo_video
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top/AXI_rw_FIFO.v(line number: 156)] Elaborating instance u_axi_fifo_video3
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/axi_fifo_video.v(line number: 18)] Elaborating module axi_fifo_video
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top/AXI_rw_FIFO.v(line number: 172)] Elaborating instance u_axi_fifo_o
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/axi_fifo_o.v(line number: 18)] Elaborating module axi_fifo_o
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/axi_fifo_o.v(line number: 160)] Elaborating instance U_ipml_fifo_axi_fifo_o
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_v1_6_axi_fifo_o.v(line number: 25)] Elaborating module ipml_fifo_v1_6_axi_fifo_o
I: Module instance {video_stitching.u_DDR3_interface_top.u_AXI_rw_FIFO.u_axi_fifo_o.U_ipml_fifo_axi_fifo_o} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000001000000
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000001000000000
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_v1_6_axi_fifo_o.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_axi_fifo_o
I: Module instance {video_stitching.u_DDR3_interface_top.u_AXI_rw_FIFO.u_axi_fifo_o.U_ipml_fifo_axi_fifo_o.U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 485)] Case condition never applies
W: Verilog-2039: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 678)] Case condition never applies
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 846)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 768)] Net DA_bus[26] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 768)] Net DA_bus[35] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 768)] Net DA_bus[44] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 768)] Net DA_bus[53] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 768)] Net DA_bus[62] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 768)] Net DA_bus[71] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 768)] Net DA_bus[80] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 768)] Net DA_bus[89] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 768)] Net DA_bus[98] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 768)] Net DA_bus[107] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 768)] Net DA_bus[116] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 768)] Net DA_bus[125] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 768)] Net DA_bus[134] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 768)] Net DA_bus[143] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 769)] Net DB_bus[26] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 769)] Net DB_bus[35] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 769)] Net DB_bus[44] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 769)] Net DB_bus[53] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 769)] Net DB_bus[62] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 769)] Net DB_bus[71] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 769)] Net DB_bus[80] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 769)] Net DB_bus[89] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 769)] Net DB_bus[98] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 769)] Net DB_bus[107] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 769)] Net DB_bus[116] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 769)] Net DB_bus[125] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 769)] Net DB_bus[134] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 769)] Net DB_bus[143] in ipml_sdpram_v1_6_axi_fifo_o(original module ipml_sdpram_v1_6_axi_fifo_o) does not have a driver, tie it to 0
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_v1_6_axi_fifo_o.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {video_stitching.u_DDR3_interface_top.u_AXI_rw_FIFO.u_axi_fifo_o.U_ipml_fifo_axi_fifo_o.U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000001000000
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000001000000000
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top.v(line number: 192)] Elaborating instance u_arbiter
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top/arbiter.v(line number: 10)] Elaborating module arbiter
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top.v(line number: 212)] Elaborating instance u_simplified_AXI
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top/simplified_AXI.v(line number: 10)] Elaborating module simplified_AXI
I: Module instance {video_stitching.u_DDR3_interface_top.u_simplified_AXI} parameter value:
    DISP_H = 24'b000000000000011110000000
    DISP_V = 24'b000000000000010000111000
    MEM_H_PIXEL = 24'b000000000000001111000000
    MEM_V_PIXEL = 24'b000000000000001000011100
    AXI_WRITE_BURST_LEN = 32'b00000000000000000000000000001000
    AXI_READ_BURST_LEN = 32'b00000000000000000000000000010000
    AXI_ID_WIDTH = 32'b00000000000000000000000000000100
    AXI_USER_WIDTH = 32'b00000000000000000000000000000001
    AXI_DATA_WIDTH = 32'b00000000000000000000000100000000
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_BURST_LEN = 32'b00000000000000000000000000001000
    AXI_ADDR_WIDTH = 32'b00000000000000000000000000011100
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top.v(line number: 274)] Elaborating instance u_ddr3_interface
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v(line number: 9)] Elaborating module ddr3_interface
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface} parameter value:
    DFI_CLK_PERIOD = 32'b00000000000000000010011100010000
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    REGION_NUM = 32'b00000000000000000000000000000011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v(line number: 267)] Elaborating instance u_ddrp_rstn_sync
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrp_rstn_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v(line number: 274)] Elaborating instance u_clkbufg
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v(line number: 290)] Elaborating instance u_ipsxb_ddrphy_pll_0
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Elaborating module ipsxb_ddrphy_pll_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrphy_pll_0} parameter value:
    CLKIN_FREQ = 50.000000
    STATIC_RATIOI = 32'b00000000000000000000000000000001
    STATIC_RATIOF = 32'b00000000000000000000000000010000
    STATIC_RATIO0 = 32'b00000000000000000000000000000010
    STATIC_RATIO1 = 32'b00000000000000000000000000001000
    STATIC_DUTY0 = 32'b00000000000000000000000000000010
    STATIC_DUTY1 = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 235)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 124)] Net clkfb in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 127)] Net pfden in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 129)] Net clkout0_2pad_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 130)] Net clkout1_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 131)] Net clkout2_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 132)] Net clkout3_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 133)] Net clkout4_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 134)] Net clkout5_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 135)] Net dyn_idiv in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 136)] Net dyn_odiv0 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 137)] Net dyn_odiv1 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 138)] Net dyn_odiv2 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 139)] Net dyn_odiv3 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 140)] Net dyn_odiv4 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 141)] Net dyn_fdiv in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 142)] Net dyn_duty0 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 143)] Net dyn_duty1 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 144)] Net dyn_duty2 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 145)] Net dyn_duty3 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 146)] Net dyn_duty4 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v(line number: 308)] Elaborating instance u_ipsxb_ddrphy_pll_1
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Elaborating module ipsxb_ddrphy_pll_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrphy_pll_1} parameter value:
    CLKIN_FREQ = 50.000000
    STATIC_RATIOI = 32'b00000000000000000000000000000001
    STATIC_RATIOF = 32'b00000000000000000000000000010000
    STATIC_RATIO0 = 32'b00000000000000000000000000000010
    STATIC_RATIO1 = 32'b00000000000000000000000000001000
    STATIC_DUTY0 = 32'b00000000000000000000000000000010
    STATIC_DUTY1 = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v(line number: 318)] Elaborating instance I_GTP_IOCLKBUF_0
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v(line number: 326)] Elaborating instance I_GTP_IOCLKBUF_1
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v(line number: 334)] Elaborating instance I_GTP_IOCLKBUF_2
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v(line number: 343)] Elaborating instance I_GTP_CLKDIV
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v(line number: 352)] Elaborating instance u_clkbufg_gate
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v(line number: 387)] Elaborating instance u_ipsxb_ddrc_top
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 619)] Elaborating module ipsxb_mcdq_wrapper_v1_2a
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top} parameter value:
    DDR_TYPE = 2'b00
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000011
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001111
    TRCD = 32'b00000000000000000000000000000110
    TREFI = 32'b00000000000000000000110000110000
    TRFC = 32'b00000000000000000000000001111000
    TRC = 32'b00000000000000000000000000010100
    TRP = 32'b00000000000000000000000000000110
    TRRD = 32'b00000000000000000000000000000100
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000000110
    TWTR = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 867)] Elaborating instance mcdq_ui_axi
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 271)] Elaborating module ipsxb_mcdq_ui_axi_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_ui_axi} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 427)] Elaborating instance mcdq_reg_fifo2
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ipsxb_mcdq_reg_fifo2_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_ui_axi.mcdq_reg_fifo2} parameter value:
    W = 32'b00000000000000000000000000100110
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 543)] Elaborating instance u_user_cmd_fifo
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ipsxb_mcdq_reg_fifo2_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_ui_axi.u_user_cmd_fifo} parameter value:
    W = 32'b00000000000000000000000000110111
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 902)] Elaborating instance mcdq_wdatapath
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 171)] Elaborating module ipsxb_mcdq_wdatapath_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_wdatapath} parameter value:
    DDR_TYPE = 2'b00
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 239)] Elaborating instance ipsxb_distributed_fifo
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 82)] Elaborating instance u_ipsxb_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Elaborating module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 64)] Elaborating instance ipsxb_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Elaborating module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.ipsxb_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 84)] Elaborating instance u_ipsxb_distributed_fifo_ctr
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipsxb_distributed_fifo_ctr_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.u_ipsxb_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 278)] Elaborating instance mc3q_wdp_dcp
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Elaborating module ipsxb_mcdq_wdp_dcp_v1_2
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 313)] Elaborating instance mcdq_wdp_align
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp(line number: 140)] Elaborating module ipsxb_mcdq_wdp_align_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_wdatapath.mcdq_wdp_align} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 929)] Elaborating instance mcdq_rdatapath
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 83)] Elaborating module ipsxb_mcdq_rdatapath_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_rdatapath} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 114)] Elaborating instance mcdq_prefetch_fifo
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Elaborating module ipsxb_mcdq_prefetch_fifo_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 165)] Elaborating instance ipsxb_distributed_fifo
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo.ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 82)] Elaborating instance u_ipsxb_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Elaborating module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 64)] Elaborating instance ipsxb_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Elaborating module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.ipsxb_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 84)] Elaborating instance u_ipsxb_distributed_fifo_ctr
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipsxb_distributed_fifo_ctr_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.u_ipsxb_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 957)] Elaborating instance mcdq_dcd_top
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 174)] Elaborating module ipsxb_mcdq_dcd_top_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcd_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000001100001100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 238)] Elaborating instance mcdq_dcd_bm
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 243)] Elaborating module ipsxb_mcdq_dcd_bm_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
    TREFI = 32'b00000000000000000000001100001100
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 374)] Elaborating instance mcdq_dcd_rowaddr
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Elaborating module ipsxb_mcdq_dcd_rowaddr_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm.mcdq_dcd_rowaddr} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 282)] Elaborating instance mcdq_dcd_sm
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp(line number: 209)] Elaborating module ipsxb_mcdq_dcd_sm_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_sm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1006)] Elaborating instance mcdq_dcp_top
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 329)] Elaborating module ipsxb_mcdq_dcp_top_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001111
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001111000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 434)] Elaborating instance mcdq_dcp_buf
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 298)] Elaborating module ipsxb_mcdq_dcp_buf_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    TRFC = 32'b00000000000000000000000001111000
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 408)] Elaborating instance A_ipsxb_distributed_fifo
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 82)] Elaborating instance u_ipsxb_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Elaborating module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 64)] Elaborating instance ipsxb_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Elaborating module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.ipsxb_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 84)] Elaborating instance u_ipsxb_distributed_fifo_ctr
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipsxb_distributed_fifo_ctr_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.u_ipsxb_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 459)] Elaborating instance B_ipsxb_distributed_fifo
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.B_ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 498)] Elaborating instance mcdq_dcp_back_ctrl
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Elaborating module ipsxb_mcdq_dcp_back_ctrl_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl} parameter value:
    SINGLE_RANK = true
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001111
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001111000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1038)] Elaborating instance timing_act2wr_pass
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Elaborating module ipsxb_mcdq_timing_act2wr_pass_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_act2wr_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1052)] Elaborating instance mcdq_timing_rd_pass
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Elaborating module ipsxb_mcdq_timing_rd_pass_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.mcdq_timing_rd_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1056)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_rd_pass_v1_2
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1071)] Elaborating instance timing_wr_pass
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Elaborating module ipsxb_mcdq_timing_wr_pass_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_wr_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1075)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_wr_pass_v1_2
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1158)] Elaborating instance timing_prea_pass
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_prea_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1164)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1178)] Elaborating instance timing_ref_pass
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Elaborating module ipsxb_mcdq_timing_ref_pass_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_ref_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1182)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1183)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ipsxb_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1184)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_ref_pass_v1_2
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1245)] Elaborating instance tfaw_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Elaborating module ipsxb_mcdq_tfaw_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TFAW = 32'b00000000000000000000000000010010
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ipsxb_mcdq_tfaw_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ipsxb_mcdq_tfaw_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ipsxb_mcdq_tfaw_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1330)] Elaborating instance timing_act_pass
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Elaborating module ipsxb_mcdq_timing_act_pass_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_act_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1334)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1335)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ipsxb_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1336)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_act_pass_v1_2
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 535)] Elaborating instance mcdq_dcp_out
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp(line number: 210)] Elaborating module ipsxb_mcdq_dcp_out_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_out} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1057)] Elaborating instance mcdq_calib_delay
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp(line number: 101)] Elaborating module ipsxb_mcdq_calib_delay_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_calib_delay} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1085)] Elaborating instance mcdq_dfi
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 432)] Elaborating module ipsxb_mcdq_dfi_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_dfi} parameter value:
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
W: Verilog-2039: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 553)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 729)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1123)] Elaborating instance mcdq_apb_cross_v1_2
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp(line number: 145)] Elaborating module ipsxb_mcdq_apb_cross_v1_2
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1158)] Elaborating instance mcdq_cfg_apb
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number: 559)] Elaborating module ipsxb_mcdq_cfg_apb_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_cfg_apb} parameter value:
    DDR_TYPE = 2'b00
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1207)] Elaborating instance mcdq_mrs
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp(line number: 321)] Elaborating module ipsxb_mcdq_mrs_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_mrs} parameter value:
    DDR_TYPE = 2'b00
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000001111000
    TRP = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1233)] Elaborating instance mcdq_lp
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp(line number: 315)] Elaborating module ipsxb_mcdq_lp_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top.mcdq_lp} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TRFC = 32'b00000000000000000000000001111000
    TREFI = 32'b00000000000000000000001100001100
    TRP = 32'b00000000000000000000000000000110
    TXSDLL = 32'b00000000000000000000000010000000
    TXP = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v(line number: 462)] Elaborating instance u_ddrphy_top
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v(line number: 10)] Elaborating module ddr3_interface_ddrphy_top
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top} parameter value:
    T200US = 16'b0100111000100000
    T500US = 16'b1100001101010000
    MEM_TYPE = DDR3
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TZQINIT = 10'b0010000000
    TXPR = 8'b00011111
    TRP = 8'b00000010
    TRFC = 8'b00011110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    REGION_NUM = 32'b00000000000000000000000000000011
    DM_GROUP_EN = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v(line number: 249)] Elaborating instance I_GTP_DLL
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v(line number: 260)] Elaborating instance ddrphy_reset_ctrl
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 184)] Elaborating module ipsxb_ddrphy_reset_ctrl_v1_4
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 259)] Elaborating instance ddrphy_pll_lock_debounce
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp(line number: 62)] Elaborating module ipsxb_ddrphy_rst_debounce_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_reset_ctrl.ddrphy_pll_lock_debounce} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000010011
    RISE_CNTR_VALUE = 19'b1000000000000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 414)] Elaborating instance u_ddrphy_rstn_sync
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_reset_ctrl.u_ddrphy_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 424)] Elaborating instance u_dll_rst_sync
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_reset_ctrl.u_dll_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b1
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v(line number: 284)] Elaborating instance ddrphy_gate_update_ctrl
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 93)] Elaborating module ipsxb_ddrphy_gate_update_ctrl_v1_3
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_gate_update_ctrl} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_gate_update_ctrl.ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_gate_update_ctrl.ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_gate_update_ctrl.ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_gate_update_ctrl.ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v(line number: 298)] Elaborating instance ddrphy_dll_update_ctrl
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp(line number: 96)] Elaborating module ipsxb_ddrphy_dll_update_ctrl_v1_0
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v(line number: 313)] Elaborating instance u_dll_freeze_sync
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.u_dll_freeze_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v(line number: 334)] Elaborating instance ddrphy_calib_top
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 327)] Elaborating module ipsxb_ddrphy_calib_top_v1_3
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_calib_top} parameter value:
    T200US = 16'b0100111000100000
    T500US = 16'b1100001101010000
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011111
    TZQINIT = 10'b0010000000
    TRFC = 8'b00011110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 492)] Elaborating instance ddrphy_main_ctrl
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp(line number: 118)] Elaborating module ipsxb_ddrphy_main_ctrl_v1_3
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_calib_top.ddrphy_main_ctrl} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 520)] Elaborating instance ddrphy_init
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp(line number: 258)] Elaborating module ipsxb_ddrphy_init_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_calib_top.ddrphy_init} parameter value:
    T200US = 16'b0100111000100000
    T500US = 16'b1100001101010000
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011111
    TZQINIT = 10'b0010000000
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 548)] Elaborating instance ddrphy_wrlvl
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp(line number: 173)] Elaborating module ipsxb_ddrphy_wrlvl_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_calib_top.ddrphy_wrlvl} parameter value:
    TMOD = 8'b00000011
    TRFC = 8'b00011110
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 577)] Elaborating instance rdcal
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 505)] Elaborating module ipsxb_ddrphy_rdcal_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_calib_top.rdcal} parameter value:
    TRFC = 8'b00011110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 1046)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 1074)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 629)] Elaborating instance calib_mux
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp(line number: 145)] Elaborating module ipsxb_ddrphy_calib_mux_v1_3
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_calib_top.calib_mux} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 689)] Elaborating instance upcal
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp(line number: 414)] Elaborating module ipsxb_ddrphy_upcal_v1_4
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_calib_top.upcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v(line number: 400)] Elaborating instance ddrphy_training_ctrl
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp(line number: 64)] Elaborating module ipsxb_ddrphy_training_ctrl_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_training_ctrl} parameter value:
    SRB_DQS_RST_TRAINING_HIGH_CLK = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v(line number: 417)] Elaborating instance ddrphy_slice_top
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 9)] Elaborating module ipsxb_ddrphy_slice_top_v1_4
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_slice_top} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    DM_GROUP_EN = 32'b00000000000000000000000000000000
    WL_EXTEND = FALSE
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 464)] Elaborating instance u_logic_rstn_sync
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_slice_top.u_logic_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 546)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 521)] Elaborating instance data_slice_wrlvl
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number: 234)] Elaborating module ipsxb_ddrphy_data_slice_wrlvl_v1_4
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice.data_slice_wrlvl} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    CK_MAX_STEP = 8'b01001000
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 546)] Elaborating instance data_slice_dqs_gate_cal
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Elaborating module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 135)] Elaborating instance dqs_gate_coarse_cal
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp(line number: 156)] Elaborating module ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 151)] Elaborating instance gatecal
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number: 269)] Elaborating module ipsxb_ddrphy_gatecal_v1_3
W: Verilog-2024: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Give an initial value for the no drive output pin dbg_dqs_gate_cal in graph of sdm module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 584)] Elaborating instance dqsi_rdel_cal
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number: 305)] Elaborating module ipsxb_ddrphy_dqsi_rdel_cal_v1_2
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice.dqsi_rdel_cal} parameter value:
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 613)] Elaborating instance dqs_rddata_align
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number: 192)] Elaborating module ipsxb_ddrphy_dqs_rddata_align_v1_3
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 639)] Elaborating instance wdata_path_adj
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp(line number: 150)] Elaborating module ipsxb_ddrphy_wdata_path_adj_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice.wdata_path_adj} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 672)] Elaborating instance u_ddc_dqs
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 712)] Elaborating instance u_oserdes_dqs
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 723)] Elaborating instance u_iobufco_dqs
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 791)] Elaborating instance u_oserdes_dm
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 802)] Elaborating instance u_outbuft_dm
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 546)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 546)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 546)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 629)] Elaborating instance u_slice_rddata_align
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp(line number: 117)] Elaborating module ipsxb_ddrphy_slice_rddata_align_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_slice_top.u_slice_rddata_align} parameter value:
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 645)] Elaborating instance u_control_path_adj
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp(line number: 150)] Elaborating module ipsxb_ddrphy_control_path_adj_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_slice_top.u_control_path_adj} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    SLIP_BIT_NUM = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 687)] Elaborating instance u_ddc_ca
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 687)] Elaborating instance u_ddc_ca
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 687)] Elaborating instance u_ddc_ca
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 687)] Elaborating instance u_ddc_ca
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 730)] Elaborating instance u_oserdes_csn
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 741)] Elaborating instance u_outbuft_csn
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 753)] Elaborating instance u_oserdes_odt
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 764)] Elaborating instance u_outbuft_odt
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 775)] Elaborating instance u_oserdes_cke
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 786)] Elaborating instance u_outbuft_cke
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 796)] Elaborating instance u_oserdes_ba0
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 807)] Elaborating instance u_outbuft_ba0
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 817)] Elaborating instance u_oserdes_addr_0
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 828)] Elaborating instance u_outbuft_addr_0
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 838)] Elaborating instance u_oserdes_addr_5
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 849)] Elaborating instance u_outbuft_addr_5
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 859)] Elaborating instance u_oserdes_addr_12
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 870)] Elaborating instance u_outbuft_addr_12
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 880)] Elaborating instance u_oserdes_addr_3
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 891)] Elaborating instance u_outbuft_addr_3
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 903)] Elaborating instance u_oserdes_ck
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 914)] Elaborating instance u_outbuftco_ck
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 925)] Elaborating instance u_oserdes_ba2
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 936)] Elaborating instance u_outbuft_ba2
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 947)] Elaborating instance u_oserdes_wen
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 958)] Elaborating instance u_outbuft_wen
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 970)] Elaborating instance u_oserdes_rasn
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 981)] Elaborating instance u_outbuft_rasn
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 991)] Elaborating instance u_oserdes_addr_2
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1002)] Elaborating instance u_outbuft_addr_2
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1012)] Elaborating instance u_oserdes_addr_6
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1023)] Elaborating instance u_outbuft_addr_6
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1033)] Elaborating instance u_oserdes_addr_8
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1044)] Elaborating instance u_outbuft_addr_8
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1055)] Elaborating instance u_oserdes_casn
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1066)] Elaborating instance u_outbuft_casn
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1078)] Elaborating instance u_oserdes_addr_14
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1089)] Elaborating instance u_outbuft_addr_14
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1100)] Elaborating instance u_oserdes_addr_9
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1111)] Elaborating instance u_outbuft_addr_9
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1121)] Elaborating instance u_oserdes_addr_1
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1132)] Elaborating instance u_outbuft_addr_1
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1142)] Elaborating instance u_oserdes_addr_10
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1153)] Elaborating instance u_outbuft_addr_10
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1163)] Elaborating instance u_oserdes_addr_11
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1174)] Elaborating instance u_outbuft_addr_11
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1184)] Elaborating instance u_oserdes_ba1
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1195)] Elaborating instance u_outbuft_ba1
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1205)] Elaborating instance u_oserdes_addr_7
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1216)] Elaborating instance u_outbuft_addr_7
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1226)] Elaborating instance u_oserdes_addr_4
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1237)] Elaborating instance u_outbuft_addr_4
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1249)] Elaborating instance u_oserdes_addr_13
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1260)] Elaborating instance u_outbuft_addr_13
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v(line number: 515)] Elaborating instance ddrphy_dfi
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp(line number: 259)] Elaborating module ipsxb_ddrphy_dfi_v1_4
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_dfi} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v(line number: 584)] Elaborating instance ddrphy_info
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp(line number: 135)] Elaborating module ipsxb_ddrphy_info_v1_0
I: Module instance {video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.ddrphy_info} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
W: Verilog-2036: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v(line number: 313)] Net ddrphy_dll_rst_n connected to input port of module instance video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ddrphy_top.u_dll_freeze_sync has no driver, tie it to 0
W: Verilog-2023: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v(line number: 387)] Give initial value 0 for the no drive pin ddr_zqcs_req in module instance video_stitching.u_DDR3_interface_top.u_ddr3_interface.u_ipsxb_ddrc_top
W: Verilog-2024: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v(line number: 9)] Give an initial value for the no drive output pin apb_int in graph of sdm module ddr3_interface
W: Verilog-2019: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top.v(line number: 324)] Width mismatch between port init_read_clk_ctrl and signal bound to it for instantiated module ddr3_interface
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 436)] Elaborating instance u_HDMI_top
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/HDMI_top.v(line number: 10)] Elaborating module HDMI_top
I: Module instance {video_stitching.u_HDMI_top} parameter value:
    CLK_FREQ = 26'b10111110101111000010000000
    X_BITS = 32'b00000000000000000000000000001100
    Y_BITS = 32'b00000000000000000000000000001100
    H_SYNC = 24'b000000000000000000101100
    H_BACK = 24'b000000000000000010010100
    H_DISP = 24'b000000000000011110000000
    H_FRONT = 24'b000000000000000001011000
    H_TOTAL = 24'b000000000000100010011000
    V_SYNC = 24'b000000000000000000000101
    V_BACK = 24'b000000000000000000100100
    V_DISP = 24'b000000000000010000111000
    V_FRONT = 24'b000000000000000000000100
    V_TOTAL = 24'b000000000000010001100101
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/HDMI_top.v(line number: 66)] Elaborating instance u_ms72xx_init
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/HDMI_top/ms72xx_init.v(line number: 10)] Elaborating module ms72xx_init
I: Module instance {video_stitching.u_HDMI_top.u_ms72xx_init} parameter value:
    CLK_FREQ = 26'b10111110101111000010000000
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/HDMI_top/ms72xx_init.v(line number: 63)] Elaborating instance u_ms7200_lut
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/HDMI_top/ms7200_lut.v(line number: 10)] Elaborating module ms7200_lut
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/HDMI_top/ms72xx_init.v(line number: 85)] Elaborating instance iic_dri_rx
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/HDMI_top/iic_dri.v(line number: 10)] Elaborating module iic_dri
I: Module instance {video_stitching.u_HDMI_top.u_ms72xx_init.iic_dri_rx} parameter value:
    CLK_FRE = 26'b10111110101111000010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/HDMI_top/ms72xx_init.v(line number: 107)] Elaborating instance u_ms7210_lut
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/HDMI_top/ms7210_lut.v(line number: 10)] Elaborating module ms7210_lut
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/HDMI_top/ms72xx_init.v(line number: 129)] Elaborating instance iic_dri_tx
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/HDMI_top/iic_dri.v(line number: 10)] Elaborating module iic_dri
I: Module instance {video_stitching.u_HDMI_top.u_ms72xx_init.iic_dri_tx} parameter value:
    CLK_FRE = 26'b10111110101111000010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/HDMI_top.v(line number: 93)] Elaborating instance u_video_driver
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/HDMI_top/video_driver.v(line number: 10)] Elaborating module video_driver
I: Module instance {video_stitching.u_HDMI_top.u_video_driver} parameter value:
    X_BITS = 32'b00000000000000000000000000001100
    Y_BITS = 32'b00000000000000000000000000001100
    H_SYNC = 24'b000000000000000000101100
    H_BACK = 24'b000000000000000010010100
    H_DISP = 24'b000000000000011110000000
    H_FRONT = 24'b000000000000000001011000
    H_TOTAL = 24'b000000000000100010011000
    V_SYNC = 24'b000000000000000000000101
    V_BACK = 24'b000000000000000000100100
    V_DISP = 24'b000000000000010000111000
    V_FRONT = 24'b000000000000000000000100
    V_TOTAL = 24'b000000000000010001100101
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 466)] Elaborating instance u_Video_processing_top
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/Video_processing_top.v(line number: 10)] Elaborating module Video_processing_top
I: Module instance {video_stitching.u_Video_processing_top} parameter value:
    HDMI_DATA_WIDTH = 32'b00000000000000000000000000011000
    HDMI_RGB_R_WIDTH = 32'b00000000000000000000000000001000
    HDMI_RGB_G_WIDTH = 32'b00000000000000000000000000001000
    HDMI_RGB_B_WIDTH = 32'b00000000000000000000000000001000
    HDMI_H_PIXEL = 24'b000000000000011110000000
    HDMI_V_PIXEL = 24'b000000000000010000111000
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/Video_processing_top.v(line number: 62)] Elaborating instance u_bilinear_interpolation
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_interpolation.v(line number: 10)] Elaborating module bilinear_interpolation
I: Module instance {video_stitching.u_Video_processing_top.u_bilinear_interpolation} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000011000
    RGB_R_WIDTH = 32'b00000000000000000000000000001000
    RGB_G_WIDTH = 32'b00000000000000000000000000001000
    RGB_B_WIDTH = 32'b00000000000000000000000000001000
    FRAME_H_PIXEL = 24'b000000000000011110000000
    FRAME_V_PIXEL = 24'b000000000000010000111000
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_interpolation.v(line number: 53)] Elaborating instance u_image_2x2
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/Video_processing_top/image_2x2.v(line number: 10)] Elaborating module image_2x2
I: Module instance {video_stitching.u_Video_processing_top.u_bilinear_interpolation.u_image_2x2} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000011000
    FRAME_H_PIXEL = 24'b000000000000011110000000
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/Video_processing_top/image_2x2.v(line number: 41)] Elaborating instance u_s_d_ram_2048x24
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/s_d_ram_2048x24.v(line number: 18)] Elaborating module s_d_ram_2048x24
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/s_d_ram_2048x24.v(line number: 159)] Elaborating instance U_ipml_sdpram_s_d_ram_2048x24
I: Verilog-0003: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_s_d_ram_2048x24
I: Module instance {video_stitching.u_Video_processing_top.u_bilinear_interpolation.u_image_2x2.u_s_d_ram_2048x24.U_ipml_sdpram_s_d_ram_2048x24} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000011000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000011000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 487)] Case condition never applies
W: Verilog-2039: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 621)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 681)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 682)] Case condition never applies
W: Verilog-2038: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 683)] Case condition never applies
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 851)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 851)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 851)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[8] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[9] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[10] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[11] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[12] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[13] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[14] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[15] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[16] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[17] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[26] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[27] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[28] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[29] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[30] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[31] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[32] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[33] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[34] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[35] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[44] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[45] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[46] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[47] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[48] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[49] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[50] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[51] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[52] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 772)] Net DA_bus[53] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[8] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[9] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[10] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[11] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[12] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[13] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[14] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[15] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[16] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[17] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[26] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[27] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[28] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[29] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[30] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[31] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[32] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[33] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[34] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[35] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[44] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[45] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[46] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[47] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[48] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[49] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[50] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[51] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[52] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
W: Verilog-2020: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 773)] Net DB_bus[53] in ipml_sdpram_v1_6_s_d_ram_2048x24(original module ipml_sdpram_v1_6_s_d_ram_2048x24) does not have a driver, tie it to 0
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_interpolation.v(line number: 77)] Elaborating instance u_bilinear_calculator
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_calculator.v(line number: 10)] Elaborating module bilinear_calculator
I: Module instance {video_stitching.u_Video_processing_top.u_bilinear_interpolation.u_bilinear_calculator} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000011000
    RGB_R_WIDTH = 32'b00000000000000000000000000001000
    RGB_G_WIDTH = 32'b00000000000000000000000000001000
    RGB_B_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 481)] Elaborating instance key_inst
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/Key_Module.v(line number: 5)] Elaborating module key_Module
I: Module instance {video_stitching.key_inst} parameter value:
    SET_TIME_20MS = 27'b000000011110100001001000000
W: [D:/MY_FILE/FPGA/rtl/Key_Module.v(line number: 45)] Lvalue in procedural assign is not memory, ignore it.
W: [D:/MY_FILE/FPGA/rtl/Key_Module.v(line number: 46)] Lvalue in procedural assign is not memory, ignore it.
W: [D:/MY_FILE/FPGA/rtl/Key_Module.v(line number: 47)] Lvalue in procedural assign is not memory, ignore it.
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 496)] Elaborating instance vip_rgb888_ycbcr444_inst
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/VIP_RGB888_YCbCr444.v(line number: 32)] Elaborating module VIP_RGB888_YCbCr444
I: Verilog-0004: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 515)] Elaborating instance yuv_rgb_inst
I: Verilog-0003: [D:/MY_FILE/FPGA/rtl/yuv_rgb.v(line number: 2)] Elaborating module yuv_rgb
W: Verilog-2023: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 357)] Give initial value 0 for the no drive pin key_ctl in module instance video_stitching.u_DDR3_interface_top
W: Verilog-2024: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 10)] Give an initial value for the no drive output pin eth_txc in graph of sdm module video_stitching
W: Verilog-2024: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 10)] Give an initial value for the no drive output pin eth_tx_ctl in graph of sdm module video_stitching
W: Verilog-2024: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 10)] Give an initial value for the no drive output pin eth_txd in graph of sdm module video_stitching
W: Verilog-2024: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 10)] Give an initial value for the no drive output pin eth_rst_n in graph of sdm module video_stitching
Executing : rtl-elaborate successfully. Time elapsed: 0.887s wall, 0.609s user + 0.219s system = 0.828s CPU (93.4%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.628s wall, 0.547s user + 0.000s system = 0.547s CPU (87.1%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [D:/MY_FILE/FPGA/rtl/VIP_RGB888_YCbCr444.v(line number: 135)] Feedback mux created for signal 'per_img_deo_r'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/MY_FILE/FPGA/rtl/yuv_rgb.v(line number: 120)] Feedback mux created for signal 'per_img_deo_r'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
I: Removed inst r_frame_hs that is redundant to r0_frame_i_hs.
I: Removed inst wrlvl_cs_n that is redundant to wrlvl_cas_n.
I: Removed inst wrlvl_we_n that is redundant to wrlvl_cas_n.
I: Removed inst init_ras_n that is redundant to init_cas_n.
Executing : DFF-inference successfully.
I: Removed inst lp_ras_n[1:0] that is redundant to lp_cs_n[1:0].
I: Sdm-0001: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 82)] Found Ram mem, depth=16, width=2.
I: Sdm-0001: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 82)] Found Ram mem, depth=16, width=43.
I: Sdm-0001: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 82)] Found Ram mem, depth=32, width=5.
Executing : rtl-infer successfully. Time elapsed: 4.209s wall, 2.469s user + 1.203s system = 3.672s CPU (87.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.062s wall, 0.062s user + 0.000s system = 0.062s CPU (101.5%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.403s wall, 0.375s user + 0.000s system = 0.375s CPU (93.1%)

Start FSM inference.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: FSM fsm_c_fsm[5:0] inferred.
I: FSM fsm_c_fsm[4:0] inferred.
I: FSM state_fsm[6:0] inferred.
I: FSM state_fsm[2:0] inferred.
I: FSM state_fsm[5:0] inferred.
I: FSM state_fsm[3:0] inferred.
I: FSM state_fsm[1:0] inferred.
I: FSM dcp2dfi_odt_fsm[1:0] inferred.
I: FSM dcp2dfi_odt_fsm[3:2] inferred.
I: FSM mode_state_fsm[1:0] inferred.
I: FSM cstate_fsm[5:0] inferred.
I: FSM state_fsm[9:0] inferred.
I: FSM state_fsm[6:0] inferred.
I: FSM upcal_state_fsm[3:0] inferred.
I: FSM main_state_fsm[2:0] inferred.
I: FSM init_state_fsm[4:0] inferred.
I: FSM wrlvl_state_fsm[4:0] inferred.
I: FSM rdcal_state_fsm[4:0] inferred.
I: FSM state_fsm[2:0] inferred.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: FSM wl_state_fsm[2:0] inferred.
I: FSM state_fsm[3:0] inferred.
I: FSM gdet_state_fsm[2:0] inferred.
I: FSM gate_state_fsm[2:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.466s wall, 0.359s user + 0.094s system = 0.453s CPU (97.2%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N2 (bmsWIDEMUX).
I: Constant propagation done on N3 (bmsWIDEMUX).
I: Constant propagation done on N53 (bmsWIDEMUX).
I: Constant propagation done on N4 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N1045 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N19 (bmsWIDEMUX).
I: Constant propagation done on N26 (bmsWIDEMUX).
I: Constant propagation done on N32 (bmsWIDEMUX).
I: Constant propagation done on N40 (bmsWIDEMUX).
I: Constant propagation done on N47 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.631s wall, 0.625s user + 0.000s system = 0.625s CPU (99.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:17s
Action compile: CPU time elapsed is 0h:0m:9s
Action compile: Process CPU time elapsed is 0h:0m:9s
Current time: Tue Nov 14 14:34:13 2023
Action compile: Peak memory pool usage is 208 MB
