Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec  9 23:36:45 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 main/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/gmem/data_mem/ram_data_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.906ns  (logic 2.417ns (24.401%)  route 7.489ns (75.599%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2476, routed)        1.565     5.073    main/clk_100mhz_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  main/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  main/FSM_onehot_state_reg[7]/Q
                         net (fo=345, routed)         1.003     6.533    main/graph/ct_dist_reg[0]_0[4]
    SLICE_X38Y43         LUT4 (Prop_lut4_I2_O)        0.156     6.689 f  main/graph/ram_data_b[14]_i_440/O
                         net (fo=123, routed)         0.954     7.643    main/graph/ram_data_b[14]_i_440_n_0
    SLICE_X43Y40         LUT2 (Prop_lut2_I1_O)        0.381     8.024 r  main/graph/ram_data_b[14]_i_234/O
                         net (fo=150, routed)         1.430     9.454    main/graph/ram_data_b[14]_i_234_n_0
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.332     9.786 r  main/graph/ram_data_b[14]_i_391/O
                         net (fo=9, routed)           1.355    11.141    main/graph/ram_data_b[14]_i_391_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I5_O)        0.124    11.265 r  main/graph/ram_data_b[12]_i_320/O
                         net (fo=1, routed)           0.000    11.265    main/graph/ram_data_b[12]_i_320_n_0
    SLICE_X56Y13         MUXF7 (Prop_muxf7_I0_O)      0.209    11.474 r  main/graph/ram_data_b_reg[12]_i_100/O
                         net (fo=1, routed)           0.718    12.193    main/graph/ram_data_b_reg[12]_i_100_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.297    12.490 r  main/graph/ram_data_b[12]_i_28/O
                         net (fo=1, routed)           1.072    13.561    main/graph/ram_data_b[12]_i_28_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.685 r  main/graph/ram_data_b[12]_i_8/O
                         net (fo=1, routed)           0.955    14.641    main/graph/ram_data_b[12]_i_8_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.765 r  main/graph/ram_data_b[12]_i_3/O
                         net (fo=1, routed)           0.000    14.765    main/graph/ram_data_b[12]_i_3_n_0
    SLICE_X46Y25         MUXF7 (Prop_muxf7_I1_O)      0.214    14.979 r  main/graph/ram_data_b_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    14.979    main/gmem/data_mem/ram_data_b_reg[14]_0[12]
    SLICE_X46Y25         FDRE                                         r  main/gmem/data_mem/ram_data_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2476, routed)        1.431    14.761    main/gmem/data_mem/clk_100mhz_IBUF_BUFG
    SLICE_X46Y25         FDRE                                         r  main/gmem/data_mem/ram_data_b_reg[12]/C
                         clock pessimism              0.259    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X46Y25         FDRE (Setup_fdre_C_D)        0.113    15.097    main/gmem/data_mem/ram_data_b_reg[12]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -14.979    
  -------------------------------------------------------------------
                         slack                                  0.118    




