# ğŸ‘‹ Xin chÃ o, mÃ¬nh lÃ  Huu Nguyen

ğŸ“ Sinh viÃªn ngÃ nh Thiáº¿t káº¿ Vi máº¡ch 
ğŸ’» Quan tÃ¢m tá»›i **Embedded Systems**, **FPGA**, **STM32/ESP32**, vÃ  **Design Verification**  
ğŸŒ± Hiá»‡n Ä‘ang há»c thÃªm vá» **C++, Verilog, SystemVerilog, UVM**  
âš¡ Fun fact: MÃ¬nh thÃ­ch code song song vá»›i há»c nháº¡c ğŸ¹

---

## ğŸ”— LiÃªn há»‡
- ğŸ“§ Email: redmi160206@gmail.com  
- ğŸŒ [GitHub](https://github.com/Siuitivi)  
- ğŸ’¼ 

---

## ğŸ“Š Thá»‘ng kÃª GitHub
![GitHub stats](https://github-readme-stats.vercel.app/api?username=Siuitivi&show_icons=true&theme=tokyonight)

![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=Siuitivi&layout=compact&theme=tokyonight)

---

## ğŸš€ CÃ´ng cá»¥ & NgÃ´n ngá»¯ hay dÃ¹ng
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
![C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=cplusplus&logoColor=white)
![Verilog](https://img.shields.io/badge/Verilog-EDA123?style=for-the-badge&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-4B8BBE?style=for-the-badge&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![STM32](https://img.shields.io/badge/STM32-03234B?style=for-the-badge&logo=stmicroelectronics&logoColor=white)
![ESP32](https://img.shields.io/badge/ESP32-000000?style=for-the-badge&logo=espressif&logoColor=white)

---

## ğŸ“Œ Repo ná»•i báº­t
- ğŸ”¥ [GÆ°Æ¡ng thÃ´ng minh hiá»ƒn thá»‹ thÃ´ng tin cÃ¡ nhÃ¢n](https://github.com/Siuitivi/smart-mirror)  
- ğŸš— [Xe dÃ² line Arduino + HC-05](https://github.com/Siuitivi/line-follower)  
- ğŸ” [HQC Post-Quantum Crypto trÃªn FPGA](https://github.com/Siuitivi/hqc-fpga)  

---

âœ¨ *Cáº£m Æ¡n Ä‘Ã£ ghÃ© thÄƒm profile cá»§a mÃ¬nh!*  
