// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2.0.1.281.2
// Netlist written on Thu Mar 26 17:14:51 2020
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.vhd"
// file 2 "d:/eurorack/addatone/addatone_ice40/src/adc_spi_in.v"
// file 3 "d:/eurorack/addatone/addatone_ice40/src/adder.v"
// file 4 "d:/eurorack/addatone/addatone_ice40/src/dac_spi_out.v"
// file 5 "d:/eurorack/addatone/addatone_ice40/src/pll_48mhz/rtl/pll_48mhz.v"
// file 6 "d:/eurorack/addatone/addatone_ice40/src/pll_primitive_48mhz.v"
// file 7 "d:/eurorack/addatone/addatone_ice40/src/samplepos_ram/rtl/samplepos_ram.v"
// file 8 "d:/eurorack/addatone/addatone_ice40/src/sample_output.v"
// file 9 "d:/eurorack/addatone/addatone_ice40/src/sample_position.v"
// file 10 "d:/eurorack/addatone/addatone_ice40/src/scale_mult.v"
// file 11 "d:/eurorack/addatone/addatone_ice40/src/sine_lut/rtl/sine_lut.v"
// file 12 "d:/eurorack/addatone/addatone_ice40/src/top.v"
// file 13 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 14 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 15 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 16 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 17 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 18 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 19 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 20 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 21 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 22 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 23 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 24 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 25 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 26 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 27 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 28 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 29 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 30 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 31 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 32 "c:/lscc/radiant/2.0/ip/common/adder/rtl/lscc_adder.v"
// file 33 "c:/lscc/radiant/2.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 34 "c:/lscc/radiant/2.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 35 "c:/lscc/radiant/2.0/ip/common/counter/rtl/lscc_cntr.v"
// file 36 "c:/lscc/radiant/2.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 37 "c:/lscc/radiant/2.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 38 "c:/lscc/radiant/2.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 39 "c:/lscc/radiant/2.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 40 "c:/lscc/radiant/2.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 41 "c:/lscc/radiant/2.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 42 "c:/lscc/radiant/2.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 43 "c:/lscc/radiant/2.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 44 "c:/lscc/radiant/2.0/ip/common/rom/rtl/lscc_rom.v"
// file 45 "c:/lscc/radiant/2.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 46 "c:/lscc/radiant/2.0/ip/pmi/pmi_add.v"
// file 47 "c:/lscc/radiant/2.0/ip/pmi/pmi_addsub.v"
// file 48 "c:/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v"
// file 49 "c:/lscc/radiant/2.0/ip/pmi/pmi_counter.v"
// file 50 "c:/lscc/radiant/2.0/ip/pmi/pmi_dsp.v"
// file 51 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo.v"
// file 52 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v"
// file 53 "c:/lscc/radiant/2.0/ip/pmi/pmi_mac.v"
// file 54 "c:/lscc/radiant/2.0/ip/pmi/pmi_mult.v"
// file 55 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v"
// file 56 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v"
// file 57 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v"
// file 58 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v"
// file 59 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v"
// file 60 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v"
// file 61 "c:/lscc/radiant/2.0/ip/pmi/pmi_rom.v"
// file 62 "c:/lscc/radiant/2.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input i_Clock, input reset_n, output debug, output test, 
            input i_ADC_Data, input i_ADC_Clock, input i_ADC_CS, output o_DAC_MOSI, 
            output o_DAC_SCK, output o_DAC_CS);   /* synthesis lineinfo="@12(1[8],1[11])"*/
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@12(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@12(48[7],48[24])"*/
    
    wire GND_net, VCC_net, reset_n_c, test_c, i_ADC_Data_c, i_ADC_Clock_c, 
        o_DAC_MOSI_c, o_DAC_SCK_c, o_DAC_CS_c, reset_n_N_203;
    wire [15:0]Sample_Timer;   /* synthesis lineinfo="@12(27[13],27[25])"*/
    wire [7:0]Harmonic;   /* synthesis lineinfo="@12(28[12],28[20])"*/
    
    wire Next_Sample;
    wire [15:0]Sample_Value;   /* synthesis lineinfo="@12(30[21],30[33])"*/
    wire [15:0]Frequency;   /* synthesis lineinfo="@12(31[13],31[22])"*/
    
    wire Sample_Ready, Freq_Too_High, n46;
    wire [15:0]\ADC_Data[2] ;   /* synthesis lineinfo="@12(47[14],47[22])"*/
    wire [15:0]\ADC_Data[1] ;   /* synthesis lineinfo="@12(47[14],47[22])"*/
    wire [15:0]\ADC_Data[0] ;   /* synthesis lineinfo="@12(47[14],47[22])"*/
    wire [8:0]\Harmonic_Scale[0] ;   /* synthesis lineinfo="@12(65[22],65[36])"*/
    wire [8:0]\Scale_Initial[0] ;   /* synthesis lineinfo="@12(66[22],66[35])"*/
    wire [1:0]Adder_Start;   /* synthesis lineinfo="@12(67[12],67[23])"*/
    
    wire Adder_Clear;
    wire [8:0]\Adder_Mult[0] ;   /* synthesis lineinfo="@12(71[23],71[33])"*/
    
    wire n9484;
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@12(72[21],72[32])"*/
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@12(72[21],72[32])"*/
    
    wire n45, n44, n43, n42, n41, n40, n39, n7481;
    wire [31:0]\r_Adder_Total[1] ;   /* synthesis lineinfo="@12(73[20],73[33])"*/
    
    wire n7687, n5549;
    wire [31:0]\r_Adder_Total[0] ;   /* synthesis lineinfo="@12(73[20],73[33])"*/
    wire [1:0]Scaler_Start;   /* synthesis lineinfo="@12(92[12],92[24])"*/
    
    wire Scaler_Reset;
    wire [1:0]Scaler_Ready;   /* synthesis lineinfo="@12(94[13],94[25])"*/
    
    wire DAC_Send;
    wire [3:0]SM_Top;   /* synthesis lineinfo="@12(132[12],132[18])"*/
    
    wire test_N_202, n5548, n312, n5532, n6086, n5944;
    wire [1:0]Adder_Start_1__N_123;
    
    wire n24, n9, n3045, n2411, n5937, n7982, n4, n17_2, n16, 
        _47, _48, _23, _18, n6617, n6611;
    wire [15:0]Accumulated_Frequency;   /* synthesis lineinfo="@9(49[13],49[34])"*/
    wire [2:0]SM_Sample_Position;   /* synthesis lineinfo="@9(58[12],58[30])"*/
    
    wire _17, n5, n5546;
    wire [2:0]SM_Sample_Position_2__N_328;
    
    wire n6448, n60, n5888, n55, n5576, n5428, n86, n85, n84, 
        n6613;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(22[12],22[24])"*/
    
    wire n7407, n10, n12, SM_ADC_In, CS_Stable, n13, n7682, n5596, 
        n83, _21, n5541, n82, _20, n5542, n5543, n5544, n5545, 
        _42, _41, n81, _45, n80;
    wire [31:0]Working_Total;   /* synthesis lineinfo="@3(16[20],16[33])"*/
    
    wire n6609, n79;
    wire [1:0]SM_Adder;   /* synthesis lineinfo="@3(20[12],20[20])"*/
    
    wire n7, n8_2, n9_adj_1134, n10_adj_1135, n11, n12_adj_1136, 
        n13_adj_1137, n14, n15, n16_adj_1138, n17_adj_1139, n18, 
        n19, n20, n21, n22, n23, n24_adj_1140, n25_2, n3049, 
        n78, n77, n5230, n76, n24_adj_1141, n75, n21_adj_1142, 
        n5848, n5847, n5846, n5845, n5844, n7988, n5843, n5842, 
        n5841, n5840, n5839, n5838, n74, n5837, _46, n73, n2691, 
        n72, n2690, n2689, n2688, _16, n2687, n2686, _43, n2685, 
        n2684, n71;
    wire [31:0]Working_Total_adj_1174;   /* synthesis lineinfo="@3(16[20],16[33])"*/
    
    wire n2865, n5836, n3047, n5835, n5385, n1965, n7690, n5834, 
        n5833, n1948, n3053, n5832, n5831, n7696, n9433, n5305, 
        n7389, n5830, n15_adj_1162, n12_adj_1163, n5374, n31, n5367, 
        n7705, n5547, n6243, n6615, _19, n17_adj_1164;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@8(16[13],16[24])"*/
    
    wire DAC_Ready, DAC_Send_adj_1165;
    wire [3:0]SM_Sample_Output;   /* synthesis lineinfo="@8(27[12],27[28])"*/
    
    wire n6, n7_adj_1166, n7986, n7437, n3093, n5536, n5538, n5537, 
        n9517, n5540, n5539, n7697, n5825, n13_adj_1167, n5822, 
        n15_adj_1168, n6324, n5813, n8272, n5807, n9595, n4882, 
        n9514, n5806, n5805, n5804, n5803, n5802, n5801, n5800, 
        n5799, n5798, n5797, n7_adj_1169, n5796, n5795, n9592, 
        n5794, n5793, n5792, n5791, n5790, n5789, n4886, Clock_Counter;
    wire [4:0]SM_DAC_Out;   /* synthesis lineinfo="@4(21[12],21[22])"*/
    
    wire n9589, n9586, n1925, n7541, n9511, n8_adj_1170, n2185, 
        n1932, n12_adj_1171, n9487, n5783, n9583, n5782, n5781, 
        n3895, n9481, n5490, n5585, n9478, n9475, n9508, n8267, 
        n8262, n8258, n5535, n9505, n5534, n7475, n6308, n6623, 
        n9568, _24, _22, _44, n9565, n9562, n9559, n9556, n9553, 
        n8253, _25, n6773, n6771, n6769, n6767, n9550, n6764, 
        n7948, n6762, \<NoName> , n6760, n9547, n6758, n6756, 
        n6754, n7691, n6752, n6750, n6748, n6621, n21_adj_1172, 
        _40, n6304, n4_adj_1173, n6619;
    
    VHI i2 (.Z(VCC_net));
    Scale_Mult \genscaler[0].scaler  (.\Adder_Mult[0] ({\Adder_Mult[0] }), 
            .Main_Clock(Main_Clock), .Scaler_Reset(Scaler_Reset), .\Scaler_Start[0] (Scaler_Start[0]), 
            .\Scaler_Ready[0] (Scaler_Ready[0]), .GND_net(GND_net), .VCC_net(VCC_net), 
            .\Harmonic_Scale[0] ({\Harmonic_Scale[0] }), .\Scale_Initial[0] ({\Scale_Initial[0] }));   /* synthesis lineinfo="@12(98[35],106[4])"*/
    FD1P3XZ test_i0 (.D(test_N_202), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(test_c));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam test_i0.REGSET = "RESET";
    defparam test_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i0 (.D(\ADC_Data[0] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[0]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam Frequency_i0.REGSET = "RESET";
    defparam Frequency_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_3_lut (.A(Harmonic[1]), .B(Harmonic[3]), 
            .C(Harmonic[2]), .Z(n5230));
    defparam i2_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3363_3_lut (.A(Working_Total[15]), 
            .B(n19), .C(n3047), .Z(n5801));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3363_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3362_3_lut (.A(Working_Total[16]), 
            .B(n18), .C(n3047), .Z(n5800));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3362_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut (.A(SM_Top[2]), 
            .B(Adder_Start[1]), .C(n12_adj_1163), .D(n15_adj_1162), .Z(Adder_Start_1__N_123[1]));
    defparam i1_4_lut.INIT = "0xdc50";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3361_3_lut (.A(Working_Total[17]), 
            .B(n17_adj_1139), .C(n3047), .Z(n5799));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3361_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3360_3_lut (.A(Working_Total[18]), 
            .B(n16_adj_1138), .C(n3047), .Z(n5798));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3360_3_lut.INIT = "0xcaca";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i1 (.D(\ADC_Data[0] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[1]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam Frequency_i1.REGSET = "RESET";
    defparam Frequency_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i2 (.D(\ADC_Data[0] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[2]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam Frequency_i2.REGSET = "RESET";
    defparam Frequency_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i3 (.D(\ADC_Data[0] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[3]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam Frequency_i3.REGSET = "RESET";
    defparam Frequency_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i4 (.D(\ADC_Data[0] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[4]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam Frequency_i4.REGSET = "RESET";
    defparam Frequency_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i5 (.D(\ADC_Data[0] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[5]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam Frequency_i5.REGSET = "RESET";
    defparam Frequency_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i6 (.D(\ADC_Data[0] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[6]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam Frequency_i6.REGSET = "RESET";
    defparam Frequency_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i7 (.D(\ADC_Data[0] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[7]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam Frequency_i7.REGSET = "RESET";
    defparam Frequency_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i8 (.D(\ADC_Data[0] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[8]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam Frequency_i8.REGSET = "RESET";
    defparam Frequency_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i9 (.D(\ADC_Data[0] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[9]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam Frequency_i9.REGSET = "RESET";
    defparam Frequency_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i10 (.D(\ADC_Data[0] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[10]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam Frequency_i10.REGSET = "RESET";
    defparam Frequency_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i11 (.D(\ADC_Data[0] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[11]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam Frequency_i11.REGSET = "RESET";
    defparam Frequency_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i12 (.D(\ADC_Data[0] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[12]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam Frequency_i12.REGSET = "RESET";
    defparam Frequency_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i13 (.D(\ADC_Data[0] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[13]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam Frequency_i13.REGSET = "RESET";
    defparam Frequency_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i14 (.D(\ADC_Data[0] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[14]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam Frequency_i14.REGSET = "RESET";
    defparam Frequency_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i15 (.D(\ADC_Data[0] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[15]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam Frequency_i15.REGSET = "RESET";
    defparam Frequency_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i0 (.D(n2691), .SP(n3053), .CK(Main_Clock), 
            .SR(reset_n_N_203), .Q(Harmonic[0]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Harmonic__i0.REGSET = "RESET";
    defparam Harmonic__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_439 (.A(n5305), 
            .B(Harmonic[5]), .C(Freq_Too_High), .D(n4), .Z(n312));   /* synthesis lineinfo="@12(204[17],204[63])"*/
    defparam i1_4_lut_adj_439.INIT = "0xfefa";
    (* lut_function="(A ((D)+!C)+!A (B (C (D))))" *) LUT4 i32_4_lut (.A(Adder_Start[1]), 
            .B(n8262), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1163));
    defparam i32_4_lut.INIT = "0xea0a";
    FD1P3XZ Adder_Start__i0 (.D(Adder_Start_1__N_123[0]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_203), .Q(Adder_Start[0]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Adder_Start__i0.REGSET = "RESET";
    defparam Adder_Start__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i30_3_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .Z(n15_adj_1162));
    defparam i30_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A !(C)))" *) LUT4 i5345_2_lut_3_lut (.A(SM_Top[0]), 
            .B(n31), .C(SM_Top[2]), .Z(n8258));
    defparam i5345_2_lut_3_lut.INIT = "0x7070";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3359_3_lut (.A(Working_Total[19]), 
            .B(n15), .C(n3047), .Z(n5797));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3359_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3352_3_lut (.A(Working_Total[26]), 
            .B(n8_2), .C(n3047), .Z(n5790));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3352_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3351_3_lut (.A(Working_Total[27]), 
            .B(n7), .C(n3047), .Z(n5789));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3351_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3345_3_lut (.A(Working_Total_adj_1174[9]), 
            .B(n25_2), .C(n3049), .Z(n5783));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3345_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_440 (.A(reset_n_c), 
            .B(n13), .C(n8258), .D(SM_Top[1]), .Z(n5490));
    defparam i1_4_lut_adj_440.INIT = "0xa088";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3358_3_lut (.A(Working_Total[20]), 
            .B(n14), .C(n3047), .Z(n5796));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3358_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i5355_2_lut (.A(Sample_Ready), .B(Harmonic[0]), 
            .Z(n8262));
    defparam i5355_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3357_3_lut (.A(Working_Total[21]), 
            .B(n13_adj_1137), .C(n3047), .Z(n5795));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3357_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3356_3_lut (.A(Working_Total[22]), 
            .B(n12_adj_1136), .C(n3047), .Z(n5794));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3356_3_lut.INIT = "0xcaca";
    PLL_Primitive_48MHz pll_48 (.GND_net(GND_net), .i_Clock_c(i_Clock_c), 
            .Main_Clock(Main_Clock), .reset_n_c(reset_n_c));   /* synthesis lineinfo="@12(21[22],21[91])"*/
    OB o_DAC_MOSI_pad (.I(o_DAC_MOSI_c), .O(o_DAC_MOSI));   /* synthesis lineinfo="@12(10[15],10[25])"*/
    Sample_Output sample_output (.n2865(n2865), .\SM_Sample_Output[0] (SM_Sample_Output[0]), 
            .n13(n13_adj_1167), .DAC_Send_adj_1(DAC_Send_adj_1165), .Main_Clock(Main_Clock), 
            .reset_n_N_203(reset_n_N_203), .n3093(n3093), .n5944(n5944), 
            .\r_Adder_Total[0][7] (\r_Adder_Total[0] [7]), .\r_Adder_Total[0][6] (\r_Adder_Total[0] [6]), 
            .\r_Adder_Total[0][5] (\r_Adder_Total[0] [5]), .\r_Adder_Total[0][4] (\r_Adder_Total[0] [4]), 
            .\r_Adder_Total[0][3] (\r_Adder_Total[0] [3]), .\r_Adder_Total[0][2] (\r_Adder_Total[0] [2]), 
            .n5385(n5385), .\r_Adder_Total[1][2] (\r_Adder_Total[1] [2]), 
            .\r_Adder_Total[1][3] (\r_Adder_Total[1] [3]), .\r_Adder_Total[1][4] (\r_Adder_Total[1] [4]), 
            .\r_Adder_Total[1][5] (\r_Adder_Total[1] [5]), .\r_Adder_Total[1][6] (\r_Adder_Total[1] [6]), 
            .\r_Adder_Total[1][7] (\r_Adder_Total[1] [7]), .\SM_Sample_Output[1] (SM_Sample_Output[1]), 
            .\SM_Sample_Output[2] (SM_Sample_Output[2]), .DAC_Ready(DAC_Ready), 
            .n17(n17_adj_1164), .DAC_Send(DAC_Send), .n6(n6), .n5(n5), 
            .reset_n_c(reset_n_c), .n5825(n5825), .\Output_Data[17] (Output_Data[17]), 
            .GND_net(GND_net), ._16(_16), .VCC_net(VCC_net), ._18(_18), 
            ._17(_17), ._20(_20), ._19(_19), ._22(_22), ._21(_21), 
            ._24(_24), ._23(_23), ._25(_25), ._40(_40), ._42(_42), 
            ._41(_41), ._44(_44), ._43(_43), ._46(_46), ._45(_45), 
            ._48(_48), ._47(_47), .\<NoName> (\<NoName> ), .\SM_DAC_Out[2] (SM_DAC_Out[2]), 
            .n7682(n7682), .n2411(n2411), .n5888(n5888), .o_DAC_MOSI_c(o_DAC_MOSI_c), 
            .n1925(n1925), .n1948(n1948), .\SM_DAC_Out[0] (SM_DAC_Out[0]), 
            .n24(n24_adj_1141), .Clock_Counter(Clock_Counter), .\SM_DAC_Out[1] (SM_DAC_Out[1]), 
            .\SM_DAC_Out[3] (SM_DAC_Out[3]), .n1965(n1965), .n6308(n6308), 
            .n6304(n6304), .n4882(n4882), .n4886(n4886), .n5813(n5813), 
            .n7481(n7481), .n1932(n1932), .o_DAC_SCK_c(o_DAC_SCK_c), .n5807(n5807), 
            .o_DAC_CS_c(o_DAC_CS_c));   /* synthesis lineinfo="@12(111[16],120[3])"*/
    OB test_pad (.I(test_c), .O(test));   /* synthesis lineinfo="@12(6[14],6[18])"*/
    OB debug_pad (.I(GND_net), .O(debug));   /* synthesis lineinfo="@12(5[14],5[19])"*/
    FD1P3XZ \Harmonic_Scale[0]_i5  (.D(\ADC_Data[1] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [5]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i5 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i4  (.D(\ADC_Data[1] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [4]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i4 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i3  (.D(\ADC_Data[1] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [3]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i3 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i2  (.D(\ADC_Data[1] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [2]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i2 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 i1_2_lut_4_lut (.A(Harmonic[4]), 
            .B(Harmonic[1]), .C(Harmonic[3]), .D(Harmonic[2]), .Z(n4));
    defparam i1_2_lut_4_lut.INIT = "0xaaa8";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_441 (.A(SM_Top[2]), 
            .B(Adder_Start[0]), .C(n12_adj_1171), .D(n15_adj_1162), .Z(Adder_Start_1__N_123[0]));
    defparam i1_4_lut_adj_441.INIT = "0xdc50";
    (* lut_function="(A ((D)+!C)+!A !(B+!(C (D))))" *) LUT4 i32_4_lut_adj_442 (.A(Adder_Start[0]), 
            .B(n3895), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1171));
    defparam i32_4_lut_adj_442.INIT = "0xba0a";
    FD1P3XZ \Harmonic_Scale[0]_i1  (.D(\ADC_Data[1] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [1]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i1 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i1 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i0  (.D(\ADC_Data[1] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [0]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i0 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i0 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i0 (.D(n6324), .SP(n5428), .CK(Main_Clock), 
            .SR(reset_n_N_203), .Q(SM_Top[0]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam SM_Top__i0.REGSET = "RESET";
    defparam SM_Top__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i3718_2_lut (.A(n46), .B(SM_Top[1]), 
            .Z(n2691));
    defparam i3718_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3344_3_lut (.A(Working_Total[9]), 
            .B(n25_2), .C(n3047), .Z(n5782));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3344_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B ((D)+!C))+!A !((C)+!B)))" *) LUT4 i5571_4_lut (.A(n31), 
            .B(reset_n_c), .C(n6243), .D(SM_Top[1]), .Z(n3053));
    defparam i5571_4_lut.INIT = "0x73f3";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3398_3_lut (.A(Working_Total_adj_1174[21]), 
            .B(n13_adj_1137), .C(n3049), .Z(n5836));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3398_3_lut.INIT = "0xcaca";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i0  (.D(n5543), .SP(n3045), .CK(Main_Clock), 
            .SR(GND_net), .Q(\<NoName> ));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i0 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i0 .SRMODE = "CE_OVER_LSR";
    FA2 add_18_add_5_9 (.A0(GND_net), .B0(Harmonic[7]), .C0(GND_net), 
        .D0(n6773), .CI0(n6773), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9514), .CI1(n9514), .CO0(n9514), .S0(n39));   /* synthesis lineinfo="@12(202[19],202[34])"*/
    defparam add_18_add_5_9.INIT0 = "0xc33c";
    defparam add_18_add_5_9.INIT1 = "0xc33c";
    FA2 add_18_add_5_7 (.A0(GND_net), .B0(Harmonic[5]), .C0(GND_net), 
        .D0(n6771), .CI0(n6771), .A1(GND_net), .B1(Harmonic[6]), .C1(GND_net), 
        .D1(n9511), .CI1(n9511), .CO0(n9511), .CO1(n6773), .S0(n41), 
        .S1(n40));   /* synthesis lineinfo="@12(202[19],202[34])"*/
    defparam add_18_add_5_7.INIT0 = "0xc33c";
    defparam add_18_add_5_7.INIT1 = "0xc33c";
    FD1P3XZ Adder_Clear_c (.D(n7541), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(Adder_Clear));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Adder_Clear_c.REGSET = "RESET";
    defparam Adder_Clear_c.SRMODE = "CE_OVER_LSR";
    FA2 add_18_add_5_5 (.A0(GND_net), .B0(Harmonic[3]), .C0(GND_net), 
        .D0(n6769), .CI0(n6769), .A1(GND_net), .B1(Harmonic[4]), .C1(GND_net), 
        .D1(n9508), .CI1(n9508), .CO0(n9508), .CO1(n6771), .S0(n43), 
        .S1(n42));   /* synthesis lineinfo="@12(202[19],202[34])"*/
    defparam add_18_add_5_5.INIT0 = "0xc33c";
    defparam add_18_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B+(D))))" *) LUT4 i13_4_lut_4_lut (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(n31), .D(SM_Top[1]), .Z(n7_adj_1169));
    defparam i13_4_lut_4_lut.INIT = "0x0811";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(n7_adj_1169), 
            .Z(n5367));
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    FA2 add_18_add_5_3 (.A0(GND_net), .B0(Harmonic[1]), .C0(GND_net), 
        .D0(n6767), .CI0(n6767), .A1(GND_net), .B1(Harmonic[2]), .C1(GND_net), 
        .D1(n9505), .CI1(n9505), .CO0(n9505), .CO1(n6769), .S0(n45), 
        .S1(n44));   /* synthesis lineinfo="@12(202[19],202[34])"*/
    defparam add_18_add_5_3.INIT0 = "0xc33c";
    defparam add_18_add_5_3.INIT1 = "0xc33c";
    FA2 add_18_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Harmonic[0]), .C1(VCC_net), .D1(n9433), .CI1(n9433), .CO0(n9433), 
        .CO1(n6767), .S1(n46));   /* synthesis lineinfo="@12(202[19],202[34])"*/
    defparam add_18_add_5_1.INIT0 = "0xc33c";
    defparam add_18_add_5_1.INIT1 = "0xc33c";
    FA2 add_3115_19 (.A0(GND_net), .B0(\Adder_Total[0] [17]), .C0(\Adder_Total[1] [17]), 
        .D0(n6764), .CI0(n6764), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9595), .CI1(n9595), .CO0(n9595), .S0(n5534));   /* synthesis lineinfo="@12(210[27],210[58])"*/
    defparam add_3115_19.INIT0 = "0xc33c";
    defparam add_3115_19.INIT1 = "0xc33c";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i6_4_lut (.A(Sample_Timer[3]), 
            .B(n7986), .C(n7437), .D(Sample_Timer[9]), .Z(n31));
    defparam i6_4_lut.INIT = "0xf7ff";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i1_2_lut_3_lut (.A(SM_Top[1]), 
            .B(reset_n_c), .C(SM_Top[2]), .Z(n7697));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam i1_2_lut_3_lut.INIT = "0x0404";
    FA2 add_3115_17 (.A0(GND_net), .B0(\Adder_Total[0] [15]), .C0(\Adder_Total[1] [15]), 
        .D0(n6762), .CI0(n6762), .A1(GND_net), .B1(\Adder_Total[0] [16]), 
        .C1(\Adder_Total[1] [16]), .D1(n9592), .CI1(n9592), .CO0(n9592), 
        .CO1(n6764), .S0(n5536), .S1(n5535));   /* synthesis lineinfo="@12(210[27],210[58])"*/
    defparam add_3115_17.INIT0 = "0xc33c";
    defparam add_3115_17.INIT1 = "0xc33c";
    (* lut_function="(A+!(B))" *) LUT4 i1504_2_lut (.A(Harmonic[0]), .B(Sample_Ready), 
            .Z(n3895));   /* synthesis lineinfo="@12(187[7],190[10])"*/
    defparam i1504_2_lut.INIT = "0xbbbb";
    FA2 add_3115_15 (.A0(GND_net), .B0(\Adder_Total[0] [13]), .C0(\Adder_Total[1] [13]), 
        .D0(n6760), .CI0(n6760), .A1(GND_net), .B1(\Adder_Total[0] [14]), 
        .C1(\Adder_Total[1] [14]), .D1(n9589), .CI1(n9589), .CO0(n9589), 
        .CO1(n6762), .S0(n5538), .S1(n5537));   /* synthesis lineinfo="@12(210[27],210[58])"*/
    defparam add_3115_15.INIT0 = "0xc33c";
    defparam add_3115_15.INIT1 = "0xc33c";
    FA2 add_3115_13 (.A0(GND_net), .B0(\Adder_Total[0] [11]), .C0(\Adder_Total[1] [11]), 
        .D0(n6758), .CI0(n6758), .A1(GND_net), .B1(\Adder_Total[0] [12]), 
        .C1(\Adder_Total[1] [12]), .D1(n9586), .CI1(n9586), .CO0(n9586), 
        .CO1(n6760), .S0(n5540), .S1(n5539));   /* synthesis lineinfo="@12(210[27],210[58])"*/
    defparam add_3115_13.INIT0 = "0xc33c";
    defparam add_3115_13.INIT1 = "0xc33c";
    FA2 add_3115_11 (.A0(GND_net), .B0(\Adder_Total[0] [9]), .C0(\Adder_Total[1] [9]), 
        .D0(n6756), .CI0(n6756), .A1(GND_net), .B1(\Adder_Total[0] [10]), 
        .C1(\Adder_Total[1] [10]), .D1(n9583), .CI1(n9583), .CO0(n9583), 
        .CO1(n6758), .S0(n5542), .S1(n5541));   /* synthesis lineinfo="@12(210[27],210[58])"*/
    defparam add_3115_11.INIT0 = "0xc33c";
    defparam add_3115_11.INIT1 = "0xc33c";
    FA2 add_3115_9 (.A0(GND_net), .B0(\Adder_Total[0] [7]), .C0(\Adder_Total[1] [7]), 
        .D0(n6754), .CI0(n6754), .A1(GND_net), .B1(\Adder_Total[0] [8]), 
        .C1(\Adder_Total[1] [8]), .D1(n9487), .CI1(n9487), .CO0(n9487), 
        .CO1(n6756), .S0(n5544), .S1(n5543));   /* synthesis lineinfo="@12(210[27],210[58])"*/
    defparam add_3115_9.INIT0 = "0xc33c";
    defparam add_3115_9.INIT1 = "0xc33c";
    FA2 add_3115_7 (.A0(GND_net), .B0(\Adder_Total[0] [5]), .C0(\Adder_Total[1] [5]), 
        .D0(n6752), .CI0(n6752), .A1(GND_net), .B1(\Adder_Total[0] [6]), 
        .C1(\Adder_Total[1] [6]), .D1(n9484), .CI1(n9484), .CO0(n9484), 
        .CO1(n6754), .S0(n5546), .S1(n5545));   /* synthesis lineinfo="@12(210[27],210[58])"*/
    defparam add_3115_7.INIT0 = "0xc33c";
    defparam add_3115_7.INIT1 = "0xc33c";
    FA2 add_3115_5 (.A0(GND_net), .B0(\Adder_Total[0] [3]), .C0(\Adder_Total[1] [3]), 
        .D0(n6750), .CI0(n6750), .A1(GND_net), .B1(\Adder_Total[0] [4]), 
        .C1(\Adder_Total[1] [4]), .D1(n9481), .CI1(n9481), .CO0(n9481), 
        .CO1(n6752), .S0(n5548), .S1(n5547));   /* synthesis lineinfo="@12(210[27],210[58])"*/
    defparam add_3115_5.INIT0 = "0xc33c";
    defparam add_3115_5.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i3804_2_lut (.A(SM_Top[2]), .B(SM_Top[0]), 
            .Z(n6243));
    defparam i3804_2_lut.INIT = "0x8888";
    FA2 add_3115_3 (.A0(GND_net), .B0(\Adder_Total[0] [1]), .C0(\Adder_Total[1] [1]), 
        .D0(n6748), .CI0(n6748), .A1(GND_net), .B1(\Adder_Total[0] [2]), 
        .C1(\Adder_Total[1] [2]), .D1(n9478), .CI1(n9478), .CO0(n9478), 
        .CO1(n6750), .S1(n5549));   /* synthesis lineinfo="@12(210[27],210[58])"*/
    defparam add_3115_3.INIT0 = "0xc33c";
    defparam add_3115_3.INIT1 = "0xc33c";
    FA2 add_3115_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[0] [0]), .C1(\Adder_Total[1] [0]), .D1(n9475), 
        .CI1(n9475), .CO0(n9475), .CO1(n6748));   /* synthesis lineinfo="@12(210[27],210[58])"*/
    defparam add_3115_1.INIT0 = "0xc33c";
    defparam add_3115_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3355_3_lut (.A(Working_Total[23]), 
            .B(n11), .C(n3047), .Z(n5793));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3355_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3354_3_lut (.A(Working_Total[24]), 
            .B(n10_adj_1135), .C(n3047), .Z(n5792));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3354_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3353_3_lut (.A(Working_Total[25]), 
            .B(n9_adj_1134), .C(n3047), .Z(n5791));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3353_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(n17_2), .B(Sample_Timer[11]), 
            .C(n16), .D(Sample_Timer[12]), .Z(n7437));   /* synthesis lineinfo="@12(220[10],220[40])"*/
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(Sample_Timer[1]), 
            .B(Sample_Timer[13]), .C(Sample_Timer[15]), .D(Sample_Timer[0]), 
            .Z(n17_2));   /* synthesis lineinfo="@12(220[10],220[40])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_443 (.A(Sample_Timer[4]), 
            .B(Sample_Timer[14]), .C(Sample_Timer[10]), .D(Sample_Timer[2]), 
            .Z(n16));   /* synthesis lineinfo="@12(220[10],220[40])"*/
    defparam i6_4_lut_adj_443.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (C+!(D)))+!A !(C)))" *) LUT4 mux_479_Mux_2_i7_4_lut (.A(SM_Top[0]), 
            .B(n312), .C(SM_Top[2]), .D(SM_Top[1]), .Z(n2185));   /* synthesis lineinfo="@12(156[4],236[11])"*/
    defparam mux_479_Mux_2_i7_4_lut.INIT = "0x5ad0";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5108_3_lut_4_lut (.A(Harmonic[4]), 
            .B(Harmonic[5]), .C(Harmonic[6]), .D(Harmonic[7]), .Z(n7988));
    defparam i5108_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B)+!A (B+!((D)+!C)))" *) LUT4 i921_4_lut (.A(SM_Sample_Output[2]), 
            .B(reset_n_N_203), .C(n6), .D(n5), .Z(n3093));
    defparam i921_4_lut.INIT = "0xccdc";
    (* lut_function="(!(A (B (C+(D))+!B (C))))" *) LUT4 i5700_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[1]), 
            .Z(n7_adj_1166));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i5700_4_lut.INIT = "0x575f";
    (* lut_function="(!(A (B)+!A !((C (D))+!B)))" *) LUT4 i5574_4_lut (.A(n31), 
            .B(reset_n_c), .C(n6243), .D(SM_Top[1]), .Z(n5585));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam i5574_4_lut.INIT = "0x7333";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i7 (.D(n2684), .SP(n3053), .CK(Main_Clock), 
            .SR(reset_n_N_203), .Q(Harmonic[7]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Harmonic__i7.REGSET = "RESET";
    defparam Harmonic__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)))+!A (B+!(C (D)))))" *) LUT4 i12_4_lut (.A(Adder_Clear), 
            .B(n13), .C(n7705), .D(n7690), .Z(n7541));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam i12_4_lut.INIT = "0x3aaa";
    (* lut_function="(!(A (B (D)+!B !((D)+!C))+!A (B (D)+!B (C))))" *) LUT4 i3138_4_lut (.A(n312), 
            .B(SM_Top[1]), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n5576));   /* synthesis lineinfo="@12(156[4],236[11])"*/
    defparam i3138_4_lut.INIT = "0x23cf";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i6 (.D(n2685), .SP(n3053), .CK(Main_Clock), 
            .SR(reset_n_N_203), .Q(Harmonic[6]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Harmonic__i6.REGSET = "RESET";
    defparam Harmonic__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i5 (.D(n2686), .SP(n3053), .CK(Main_Clock), 
            .SR(reset_n_N_203), .Q(Harmonic[5]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Harmonic__i5.REGSET = "RESET";
    defparam Harmonic__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scaler_Start[0]  (.D(n5848), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Start[0]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \Scaler_Start[0] .REGSET = "RESET";
    defparam \Scaler_Start[0] .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i4 (.D(n2687), .SP(n3053), .CK(Main_Clock), 
            .SR(reset_n_N_203), .Q(Harmonic[4]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Harmonic__i4.REGSET = "RESET";
    defparam Harmonic__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i3 (.D(n2688), .SP(n3053), .CK(Main_Clock), 
            .SR(reset_n_N_203), .Q(Harmonic[3]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Harmonic__i3.REGSET = "RESET";
    defparam Harmonic__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i2 (.D(n2689), .SP(n3053), .CK(Main_Clock), 
            .SR(reset_n_N_203), .Q(Harmonic[2]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Harmonic__i2.REGSET = "RESET";
    defparam Harmonic__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i1 (.D(n2690), .SP(n3053), .CK(Main_Clock), 
            .SR(reset_n_N_203), .Q(Harmonic[1]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Harmonic__i1.REGSET = "RESET";
    defparam Harmonic__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i16  (.D(\Adder_Total[1] [7]), .SP(n3045), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [7]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]__i16 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Next_Sample_c (.D(n5532), .SP(n5490), .CK(Main_Clock), .SR(n7697), 
            .Q(Next_Sample));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Next_Sample_c.REGSET = "RESET";
    defparam Next_Sample_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i15  (.D(\Adder_Total[1] [6]), .SP(n3045), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [6]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]__i15 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i14  (.D(\Adder_Total[1] [5]), .SP(n3045), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [5]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]__i14 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i13  (.D(\Adder_Total[1] [4]), .SP(n3045), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [4]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]__i13 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i12  (.D(\Adder_Total[1] [3]), .SP(n3045), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [3]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]__i12 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i11  (.D(\Adder_Total[1] [2]), .SP(n3045), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [2]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]__i11 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i8  (.D(n5544), .SP(n3045), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [7]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]__i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i7  (.D(n5545), .SP(n3045), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [6]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]__i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i6  (.D(n5546), .SP(n3045), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [5]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]__i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i5  (.D(n5547), .SP(n3045), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [4]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]__i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i4  (.D(n5548), .SP(n3045), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [3]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]__i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i4 .SRMODE = "CE_OVER_LSR";
    IB i_ADC_Clock_pad (.I(i_ADC_Clock), .O(i_ADC_Clock_c));   /* synthesis lineinfo="@12(8[14],8[25])"*/
    FD1P3XZ \r_Adder_Total[0]__i3  (.D(n5549), .SP(n3045), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [2]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]__i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Start__i1 (.D(Adder_Start_1__N_123[1]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_203), .Q(Adder_Start[1]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Adder_Start__i1.REGSET = "RESET";
    defparam Adder_Start__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i0 (.D(n86), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5585), .Q(Sample_Timer[0]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Sample_Timer__i0.REGSET = "RESET";
    defparam Sample_Timer__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3400_3_lut (.A(Working_Total_adj_1174[19]), 
            .B(n15), .C(n3049), .Z(n5838));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3400_3_lut.INIT = "0xcaca";
    IB i_ADC_Data_pad (.I(i_ADC_Data), .O(i_ADC_Data_c));   /* synthesis lineinfo="@12(7[14],7[24])"*/
    IB reset_n_pad (.I(reset_n), .O(reset_n_c));   /* synthesis lineinfo="@12(4[14],4[21])"*/
    IB i_Clock_pad (.I(i_Clock), .O(i_Clock_c));   /* synthesis lineinfo="@12(3[14],3[21])"*/
    OB o_DAC_CS_pad (.I(o_DAC_CS_c), .O(o_DAC_CS));   /* synthesis lineinfo="@12(12[15],12[23])"*/
    FD1P3XZ \Scale_Initial[0]_i8  (.D(\ADC_Data[2] [8]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [8]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i8 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i7  (.D(\ADC_Data[2] [7]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [7]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i7 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i7 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3399_3_lut (.A(Working_Total_adj_1174[20]), 
            .B(n14), .C(n3049), .Z(n5837));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3399_3_lut.INIT = "0xcaca";
    FD1P3XZ \Scale_Initial[0]_i6  (.D(\ADC_Data[2] [6]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [6]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i6 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i5  (.D(\ADC_Data[2] [5]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [5]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i5 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i4  (.D(\ADC_Data[2] [4]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [4]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i4 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i3  (.D(\ADC_Data[2] [3]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [3]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i3 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i3 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut (.A(SM_Top[0]), .B(SM_Top[2]), 
            .Z(n13));
    defparam i1_2_lut.INIT = "0xbbbb";
    FD1P3XZ DAC_Send_c (.D(SM_Top[2]), .SP(n5367), .CK(Main_Clock), .SR(reset_n_N_203), 
            .Q(DAC_Send));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i2  (.D(\ADC_Data[2] [2]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [2]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i2 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i1  (.D(\ADC_Data[2] [1]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [1]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i1 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5106_3_lut_4_lut (.A(Sample_Timer[7]), 
            .B(Sample_Timer[8]), .C(Sample_Timer[5]), .D(Sample_Timer[6]), 
            .Z(n7986));
    defparam i5106_3_lut_4_lut.INIT = "0x8000";
    FD1P3XZ \Harmonic_Scale[0]_i8  (.D(\ADC_Data[1] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [8]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i8 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i7  (.D(\ADC_Data[1] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [7]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i7 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i6  (.D(\ADC_Data[1] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [6]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i6 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i6 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i15 (.D(n71), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5585), .Q(Sample_Timer[15]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Sample_Timer__i15.REGSET = "RESET";
    defparam Sample_Timer__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (C+!(D))))" *) LUT4 i1_4_lut_adj_444 (.A(reset_n_c), 
            .B(SM_Top[0]), .C(SM_Top[2]), .D(SM_Top[1]), .Z(n7690));
    defparam i1_4_lut_adj_444.INIT = "0xa0a2";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_3_lut_4_lut (.A(Sample_Timer[7]), 
            .B(Sample_Timer[8]), .C(Sample_Timer[5]), .D(Sample_Timer[9]), 
            .Z(n12));
    defparam i5_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="((B (C)+!B (C+(D)))+!A)" *) LUT4 i1_4_lut_4_lut (.A(reset_n_c), 
            .B(DAC_Ready), .C(n24), .D(n17_adj_1164), .Z(n5944));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i1_4_lut_4_lut.INIT = "0xf7f5";
    (* lut_function="(A (B (C)))" *) LUT4 i5364_3_lut_3_lut (.A(DAC_Send_adj_1165), 
            .B(SM_DAC_Out[0]), .C(Clock_Counter), .Z(n8272));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i5364_3_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A+(B))" *) LUT4 i5068_2_lut (.A(SM_Sample_Position[1]), 
            .B(SM_Sample_Position[0]), .Z(n7948));
    defparam i5068_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3397_3_lut (.A(Working_Total_adj_1174[22]), 
            .B(n12_adj_1136), .C(n3049), .Z(n5835));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3397_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B (C)))" *) LUT4 i1_3_lut (.A(reset_n_N_203), .B(n10), 
            .C(n7682), .Z(n5888));
    defparam i1_3_lut.INIT = "0xeaea";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3396_3_lut (.A(Working_Total_adj_1174[23]), 
            .B(n11), .C(n3049), .Z(n5834));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3396_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))" *) LUT4 i23_3_lut (.A(SM_DAC_Out[2]), 
            .B(SM_DAC_Out[0]), .C(n2411), .Z(n10));
    defparam i23_3_lut.INIT = "0x3a3a";
    FA2 add_10_add_5_13 (.A0(GND_net), .B0(Sample_Timer[11]), .C0(GND_net), 
        .D0(n6619), .CI0(n6619), .A1(GND_net), .B1(Sample_Timer[12]), 
        .C1(GND_net), .D1(n9562), .CI1(n9562), .CO0(n9562), .CO1(n6621), 
        .S0(n75), .S1(n74));   /* synthesis lineinfo="@12(154[20],154[39])"*/
    defparam add_10_add_5_13.INIT0 = "0xc33c";
    defparam add_10_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A+!(B (C)+!B (C+(D))))" *) LUT4 i1_4_lut_adj_445 (.A(reset_n_N_203), 
            .B(n60), .C(n7948), .D(SM_Sample_Position[2]), .Z(n7475));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i1_4_lut_adj_445.INIT = "0xaeaf";
    (* lut_function="(!(A (B+(D))+!A !(C)))" *) LUT4 i3375_4_lut_4_lut (.A(n1925), 
            .B(n1948), .C(SM_DAC_Out[3]), .D(n1932), .Z(n5813));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i3375_4_lut_4_lut.INIT = "0x5072";
    OB o_DAC_SCK_pad (.I(o_DAC_SCK_c), .O(o_DAC_SCK));   /* synthesis lineinfo="@12(11[15],11[24])"*/
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_446 (.A(reset_n_c), 
            .B(SM_DAC_Out[1]), .C(n9), .D(Clock_Counter), .Z(n7481));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_446.INIT = "0xa0a8";
    (* lut_function="(!(A (B)))" *) LUT4 i5697_2_lut (.A(reset_n_c), .B(n15_adj_1168), 
            .Z(n13_adj_1167));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i5697_2_lut.INIT = "0x7777";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3395_3_lut (.A(Working_Total_adj_1174[24]), 
            .B(n10_adj_1135), .C(n3049), .Z(n5833));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3395_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i1_4_lut_adj_447 (.A(n6304), 
            .B(n8272), .C(n6308), .D(SM_DAC_Out[1]), .Z(n9));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_447.INIT = "0x0544";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+(D))+!B (C (D))))" *) LUT4 i2_4_lut (.A(DAC_Ready), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[1]), 
            .Z(n15_adj_1168));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i2_4_lut.INIT = "0xdec8";
    (* lut_function="(A (C)+!A (B (C+!(D))))" *) LUT4 i3343_4_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(ADC_Data_Received), .D(n6086), .Z(n5781));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i3343_4_lut_4_lut.INIT = "0xe0e4";
    (* lut_function="(!((B)+!A))" *) LUT4 i3852_2_lut (.A(n39), .B(SM_Top[1]), 
            .Z(n2684));
    defparam i3852_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i3_4_lut (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(SM_Top[1]), .D(reset_n_c), .Z(n3045));
    defparam i3_4_lut.INIT = "0x2000";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_448 (.A(n24_adj_1141), 
            .B(Clock_Counter), .Z(n7682));
    defparam i1_2_lut_adj_448.INIT = "0x8888";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i14 (.D(n72), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5585), .Q(Sample_Timer[14]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Sample_Timer__i14.REGSET = "RESET";
    defparam Sample_Timer__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i13 (.D(n73), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5585), .Q(Sample_Timer[13]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Sample_Timer__i13.REGSET = "RESET";
    defparam Sample_Timer__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i12 (.D(n74), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5585), .Q(Sample_Timer[12]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Sample_Timer__i12.REGSET = "RESET";
    defparam Sample_Timer__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i11 (.D(n75), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5585), .Q(Sample_Timer[11]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Sample_Timer__i11.REGSET = "RESET";
    defparam Sample_Timer__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i10 (.D(n76), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5585), .Q(Sample_Timer[10]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Sample_Timer__i10.REGSET = "RESET";
    defparam Sample_Timer__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i9 (.D(n77), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5585), .Q(Sample_Timer[9]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Sample_Timer__i9.REGSET = "RESET";
    defparam Sample_Timer__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i8 (.D(n78), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5585), .Q(Sample_Timer[8]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Sample_Timer__i8.REGSET = "RESET";
    defparam Sample_Timer__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i7 (.D(n79), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5585), .Q(Sample_Timer[7]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Sample_Timer__i7.REGSET = "RESET";
    defparam Sample_Timer__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i6 (.D(n80), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5585), .Q(Sample_Timer[6]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Sample_Timer__i6.REGSET = "RESET";
    defparam Sample_Timer__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i5 (.D(n81), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5585), .Q(Sample_Timer[5]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Sample_Timer__i5.REGSET = "RESET";
    defparam Sample_Timer__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i4 (.D(n82), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5585), .Q(Sample_Timer[4]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Sample_Timer__i4.REGSET = "RESET";
    defparam Sample_Timer__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i3 (.D(n83), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5585), .Q(Sample_Timer[3]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Sample_Timer__i3.REGSET = "RESET";
    defparam Sample_Timer__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i2 (.D(n84), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5585), .Q(Sample_Timer[2]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Sample_Timer__i2.REGSET = "RESET";
    defparam Sample_Timer__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i1 (.D(n85), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5585), .Q(Sample_Timer[1]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Sample_Timer__i1.REGSET = "RESET";
    defparam Sample_Timer__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Scaler_Reset_c (.D(SM_Top[2]), .SP(n7691), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Reset));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam Scaler_Reset_c.REGSET = "RESET";
    defparam Scaler_Reset_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B (C)+!B (C (D))))" *) LUT4 i1_4_lut_adj_449 (.A(Accumulated_Frequency[15]), 
            .B(n7389), .C(Accumulated_Frequency[14]), .D(n4_adj_1173), 
            .Z(n60));   /* synthesis lineinfo="@9(49[13],49[34])"*/
    defparam i1_4_lut_adj_449.INIT = "0xfaea";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_450 (.A(SM_Top[0]), 
            .B(n31), .Z(n7687));
    defparam i1_2_lut_adj_450.INIT = "0x2222";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut_adj_451 (.A(Accumulated_Frequency[9]), 
            .B(Accumulated_Frequency[10]), .C(n7407), .D(Accumulated_Frequency[11]), 
            .Z(n7389));   /* synthesis lineinfo="@9(49[13],49[34])"*/
    defparam i3_4_lut_adj_451.INIT = "0x8000";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i0  (.D(\Adder_Total[1] [8]), .SP(n3045), 
            .CK(Main_Clock), .SR(GND_net), .Q(_25));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i0 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i0 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A ((D)+!B)+!A !(C (D))))" *) LUT4 i2472_4_lut_4_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1165), .C(n1965), .D(SM_DAC_Out[1]), .Z(n4886));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i2472_4_lut_4_lut.INIT = "0x5088";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_452 (.A(Accumulated_Frequency[12]), 
            .B(Accumulated_Frequency[13]), .Z(n4_adj_1173));   /* synthesis lineinfo="@9(49[13],49[34])"*/
    defparam i1_2_lut_adj_452.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut_adj_453 (.A(Accumulated_Frequency[6]), 
            .B(Accumulated_Frequency[7]), .C(n55), .D(Accumulated_Frequency[8]), 
            .Z(n7407));   /* synthesis lineinfo="@9(49[13],49[34])"*/
    defparam i3_4_lut_adj_453.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))" *) LUT4 i3851_2_lut (.A(n40), .B(SM_Top[1]), 
            .Z(n2685));
    defparam i3851_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3387_3_lut (.A(Output_Data[17]), 
            .B(n2865), .C(n5385), .Z(n5825));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i3387_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C))))" *) LUT4 i2_4_lut_adj_454 (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[2]), .C(n21_adj_1142), .D(SM_Sample_Output[1]), 
            .Z(n24));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i2_4_lut_adj_454.INIT = "0x3032";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i1  (.D(n5542), .SP(n3045), .CK(Main_Clock), 
            .SR(GND_net), .Q(_48));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i1 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i2  (.D(n5541), .SP(n3045), .CK(Main_Clock), 
            .SR(GND_net), .Q(_47));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i3384_3_lut (.A(n5596), 
            .B(Receive_Byte[0]), .C(n5374), .Z(n5822));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i3384_3_lut.INIT = "0x1414";
    (* lut_function="(!((B)+!A))" *) LUT4 i3850_2_lut (.A(n41), .B(SM_Top[1]), 
            .Z(n2686));
    defparam i3850_2_lut.INIT = "0x2222";
    (* lut_function="(A ((C+!(D))+!B)+!A !(B+!(C (D))))" *) LUT4 i3410_4_lut (.A(Scaler_Start[0]), 
            .B(SM_Top[1]), .C(SM_Top[0]), .D(n7696), .Z(n5848));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam i3410_4_lut.INIT = "0xb2aa";
    (* lut_function="(!(A (B+(C+!(D)))+!A (B (D)+!B (C+!(D)))))" *) LUT4 i2468_3_lut_4_lut (.A(DAC_Send_adj_1165), 
            .B(SM_DAC_Out[0]), .C(n1965), .D(SM_DAC_Out[1]), .Z(n4882));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i2468_3_lut_4_lut.INIT = "0x0344";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i3  (.D(n5540), .SP(n3045), .CK(Main_Clock), 
            .SR(GND_net), .Q(_46));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i3 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_455 (.A(DAC_Ready), 
            .B(DAC_Send), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[1]), 
            .Z(n21_adj_1142));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i1_4_lut_adj_455.INIT = "0xa0a8";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_456 (.A(reset_n_c), 
            .B(SM_Top[2]), .Z(n7696));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam i1_2_lut_adj_456.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i3849_2_lut (.A(n42), .B(SM_Top[1]), 
            .Z(n2687));
    defparam i3849_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3409_3_lut (.A(Working_Total_adj_1174[10]), 
            .B(n24_adj_1140), .C(n3049), .Z(n5847));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3409_3_lut.INIT = "0xcaca";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i4  (.D(n5539), .SP(n3045), .CK(Main_Clock), 
            .SR(GND_net), .Q(_45));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i5  (.D(n5538), .SP(n3045), .CK(Main_Clock), 
            .SR(GND_net), .Q(_44));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i6  (.D(n5537), .SP(n3045), .CK(Main_Clock), 
            .SR(GND_net), .Q(_43));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i7  (.D(n5536), .SP(n3045), .CK(Main_Clock), 
            .SR(GND_net), .Q(_42));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i8  (.D(n5535), .SP(n3045), .CK(Main_Clock), 
            .SR(GND_net), .Q(_41));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i9  (.D(n5534), .SP(n3045), .CK(Main_Clock), 
            .SR(GND_net), .Q(_40));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i1  (.D(\Adder_Total[1] [9]), .SP(n3045), 
            .CK(Main_Clock), .SR(GND_net), .Q(_24));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B ((D)+!C))+!A !((C)+!B))" *) LUT4 i1_4_lut_adj_457 (.A(SM_Top[1]), 
            .B(n7690), .C(SM_Top[2]), .D(n7687), .Z(n7691));
    defparam i1_4_lut_adj_457.INIT = "0x8c0c";
    (* lut_function="(!((B)+!A))" *) LUT4 i3848_2_lut (.A(n43), .B(SM_Top[1]), 
            .Z(n2688));
    defparam i3848_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3394_3_lut (.A(Working_Total_adj_1174[25]), 
            .B(n9_adj_1134), .C(n3049), .Z(n5832));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3394_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i3847_2_lut (.A(n44), .B(SM_Top[1]), 
            .Z(n2689));
    defparam i3847_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i3846_2_lut (.A(n45), .B(SM_Top[1]), 
            .Z(n2690));
    defparam i3846_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i3369_2_lut (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n5807));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i3369_2_lut.INIT = "0x2222";
    VLO i1 (.Z(GND_net));
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i2 (.D(n2185), .SP(n5428), .CK(Main_Clock), 
            .SR(reset_n_N_203), .Q(SM_Top[2]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam SM_Top__i2.REGSET = "RESET";
    defparam SM_Top__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3408_3_lut (.A(Working_Total_adj_1174[11]), 
            .B(n23), .C(n3049), .Z(n5846));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3408_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3407_3_lut (.A(Working_Total_adj_1174[12]), 
            .B(n22), .C(n3049), .Z(n5845));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3407_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3368_3_lut (.A(Working_Total[10]), 
            .B(n24_adj_1140), .C(n3047), .Z(n5806));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3368_3_lut.INIT = "0xcaca";
    FA2 add_10_add_5_11 (.A0(GND_net), .B0(Sample_Timer[9]), .C0(GND_net), 
        .D0(n6617), .CI0(n6617), .A1(GND_net), .B1(Sample_Timer[10]), 
        .C1(GND_net), .D1(n9559), .CI1(n9559), .CO0(n9559), .CO1(n6619), 
        .S0(n77), .S1(n76));   /* synthesis lineinfo="@12(154[20],154[39])"*/
    defparam add_10_add_5_11.INIT0 = "0xc33c";
    defparam add_10_add_5_11.INIT1 = "0xc33c";
    FA2 add_10_add_5_3 (.A0(GND_net), .B0(Sample_Timer[1]), .C0(GND_net), 
        .D0(n6609), .CI0(n6609), .A1(GND_net), .B1(Sample_Timer[2]), 
        .C1(GND_net), .D1(n9547), .CI1(n9547), .CO0(n9547), .CO1(n6611), 
        .S0(n85), .S1(n84));   /* synthesis lineinfo="@12(154[20],154[39])"*/
    defparam add_10_add_5_3.INIT0 = "0xc33c";
    defparam add_10_add_5_3.INIT1 = "0xc33c";
    FA2 add_10_add_5_15 (.A0(GND_net), .B0(Sample_Timer[13]), .C0(GND_net), 
        .D0(n6621), .CI0(n6621), .A1(GND_net), .B1(Sample_Timer[14]), 
        .C1(GND_net), .D1(n9565), .CI1(n9565), .CO0(n9565), .CO1(n6623), 
        .S0(n73), .S1(n72));   /* synthesis lineinfo="@12(154[20],154[39])"*/
    defparam add_10_add_5_15.INIT0 = "0xc33c";
    defparam add_10_add_5_15.INIT1 = "0xc33c";
    FA2 add_10_add_5_5 (.A0(GND_net), .B0(Sample_Timer[3]), .C0(GND_net), 
        .D0(n6611), .CI0(n6611), .A1(GND_net), .B1(Sample_Timer[4]), 
        .C1(GND_net), .D1(n9550), .CI1(n9550), .CO0(n9550), .CO1(n6613), 
        .S0(n83), .S1(n82));   /* synthesis lineinfo="@12(154[20],154[39])"*/
    defparam add_10_add_5_5.INIT0 = "0xc33c";
    defparam add_10_add_5_5.INIT1 = "0xc33c";
    FA2 add_10_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Timer[0]), .C1(VCC_net), .D1(n9517), .CI1(n9517), 
        .CO0(n9517), .CO1(n6609), .S1(n86));   /* synthesis lineinfo="@12(154[20],154[39])"*/
    defparam add_10_add_5_1.INIT0 = "0xc33c";
    defparam add_10_add_5_1.INIT1 = "0xc33c";
    FA2 add_10_add_5_9 (.A0(GND_net), .B0(Sample_Timer[7]), .C0(GND_net), 
        .D0(n6615), .CI0(n6615), .A1(GND_net), .B1(Sample_Timer[8]), 
        .C1(GND_net), .D1(n9556), .CI1(n9556), .CO0(n9556), .CO1(n6617), 
        .S0(n79), .S1(n78));   /* synthesis lineinfo="@12(154[20],154[39])"*/
    defparam add_10_add_5_9.INIT0 = "0xc33c";
    defparam add_10_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3393_3_lut (.A(Working_Total_adj_1174[26]), 
            .B(n8_2), .C(n3049), .Z(n5831));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3393_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3406_3_lut (.A(Working_Total_adj_1174[13]), 
            .B(n21), .C(n3049), .Z(n5844));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3406_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 test_I_106_1_lut (.A(test_c), .Z(test_N_202));   /* synthesis lineinfo="@12(142[11],142[16])"*/
    defparam test_I_106_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3367_3_lut (.A(Working_Total[11]), 
            .B(n23), .C(n3047), .Z(n5805));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3367_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3405_3_lut (.A(Working_Total_adj_1174[14]), 
            .B(n20), .C(n3049), .Z(n5843));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3405_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3366_3_lut (.A(Working_Total[12]), 
            .B(n22), .C(n3047), .Z(n5804));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3366_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C+(D)))+!A (B)))" *) LUT4 i3417_4_lut (.A(SM_Sample_Position[0]), 
            .B(reset_n_c), .C(SM_Sample_Position[1]), .D(SM_Sample_Position[2]), 
            .Z(n5937));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i3417_4_lut.INIT = "0x333b";
    Adder \genadder[1].adder  (.\Adder_Total[1][15] (\Adder_Total[1] [15]), 
          .Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), .reset_n_c(reset_n_c), 
          .\Adder_Total[1][14] (\Adder_Total[1] [14]), .\Adder_Total[1][13] (\Adder_Total[1] [13]), 
          .\Adder_Total[1][12] (\Adder_Total[1] [12]), .\Adder_Total[1][17] (\Adder_Total[1] [17]), 
          .\Adder_Total[1][16] (\Adder_Total[1] [16]), .\Adder_Total[1][11] (\Adder_Total[1] [11]), 
          .\Adder_Total[1][10] (\Adder_Total[1] [10]), .\Adder_Total[1][9] (\Adder_Total[1] [9]), 
          .\Adder_Total[1][8] (\Adder_Total[1] [8]), .\SM_Adder[0] (SM_Adder[0]), 
          .Adder_Start({Adder_Start}), .n3047(n3047), .\Adder_Total[1][7] (\Adder_Total[1] [7]), 
          .\Adder_Total[1][6] (\Adder_Total[1] [6]), .\Adder_Total[1][0] (\Adder_Total[1] [0]), 
          .\Adder_Total[1][5] (\Adder_Total[1] [5]), .\Adder_Total[1][4] (\Adder_Total[1] [4]), 
          .\Adder_Total[1][3] (\Adder_Total[1] [3]), .\Adder_Total[1][2] (\Adder_Total[1] [2]), 
          .\Adder_Total[1][1] (\Adder_Total[1] [1]), .GND_net(GND_net), 
          .\Working_Total[26] (Working_Total_adj_1174[26]), .\Working_Total[27] (Working_Total_adj_1174[27]), 
          .\Working_Total[24] (Working_Total_adj_1174[24]), .\Working_Total[25] (Working_Total_adj_1174[25]), 
          .\Working_Total[22] (Working_Total_adj_1174[22]), .\Working_Total[23] (Working_Total_adj_1174[23]), 
          .\Working_Total[20] (Working_Total_adj_1174[20]), .\Working_Total[21] (Working_Total_adj_1174[21]), 
          .\Working_Total[18] (Working_Total_adj_1174[18]), .\Working_Total[19] (Working_Total_adj_1174[19]), 
          .\Working_Total[16] (Working_Total_adj_1174[16]), .\Working_Total[17] (Working_Total_adj_1174[17]), 
          .\Working_Total[14] (Working_Total_adj_1174[14]), .\Working_Total[15] (Working_Total_adj_1174[15]), 
          .\Working_Total[12] (Working_Total_adj_1174[12]), .\Working_Total[13] (Working_Total_adj_1174[13]), 
          .\Working_Total[10] (Working_Total_adj_1174[10]), .\Working_Total[11] (Working_Total_adj_1174[11]), 
          .\Working_Total[9] (Working_Total_adj_1174[9]), .n5847(n5847), 
          .n5846(n5846), .n5845(n5845), .n5844(n5844), .n5843(n5843), 
          .n5842(n5842), .n5841(n5841), .n5840(n5840), .n5839(n5839), 
          .n5838(n5838), .n5837(n5837), .n5836(n5836), .n5835(n5835), 
          .n5834(n5834), .n5833(n5833), .n5832(n5832), .n5831(n5831), 
          .n5830(n5830), .n5783(n5783), .n3049(n3049));   /* synthesis lineinfo="@12(79[35],88[4])"*/
    (* lut_function="(!(A))" *) LUT4 i4_1_lut (.A(reset_n_c), .Z(reset_n_N_203));
    defparam i4_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3404_3_lut (.A(Working_Total_adj_1174[15]), 
            .B(n19), .C(n3049), .Z(n5842));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3404_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3365_3_lut (.A(Working_Total[13]), 
            .B(n21), .C(n3047), .Z(n5803));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3365_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3364_3_lut (.A(Working_Total[14]), 
            .B(n20), .C(n3047), .Z(n5802));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3364_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 i1_4_lut_adj_458 (.A(Accumulated_Frequency[5]), 
            .B(Accumulated_Frequency[2]), .C(n8_adj_1170), .D(Accumulated_Frequency[0]), 
            .Z(n55));   /* synthesis lineinfo="@9(49[13],49[34])"*/
    defparam i1_4_lut_adj_458.INIT = "0xaaa8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3403_3_lut (.A(Working_Total_adj_1174[16]), 
            .B(n18), .C(n3049), .Z(n5841));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3403_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+((D)+!C))))" *) LUT4 i5565_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[1]), .D(SM_Sample_Position[2]), 
            .Z(n6448));
    defparam i5565_4_lut.INIT = "0x5575";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3402_3_lut (.A(Working_Total_adj_1174[17]), 
            .B(n17_adj_1139), .C(n3049), .Z(n5840));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3402_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3401_3_lut (.A(Working_Total_adj_1174[18]), 
            .B(n16_adj_1138), .C(n3049), .Z(n5839));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3401_3_lut.INIT = "0xcaca";
    (* lut_function="(A+!(B))" *) LUT4 i3808_2_lut (.A(SM_Top[0]), .B(SM_Top[1]), 
            .Z(n5532));   /* synthesis lineinfo="@12(156[4],236[11])"*/
    defparam i3808_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (C)+!A !(B (C)+!B !((D)+!C)))" *) LUT4 i30_4_lut (.A(SM_Sample_Position[0]), 
            .B(n8267), .C(SM_Sample_Position[2]), .D(Next_Sample), .Z(SM_Sample_Position_2__N_328[0]));   /* synthesis lineinfo="@9(58[12],58[30])"*/
    defparam i30_4_lut.INIT = "0xb5a5";
    (* lut_function="(A (B)+!A (B+!(C+(D))))" *) LUT4 i5394_4_lut (.A(n5230), 
            .B(SM_Sample_Position[1]), .C(n7988), .D(Harmonic[0]), .Z(n8267));   /* synthesis lineinfo="@9(58[12],58[30])"*/
    defparam i5394_4_lut.INIT = "0xcccd";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i3885_4_lut (.A(SM_Top[1]), 
            .B(SM_Top[0]), .C(SM_Top[2]), .D(n312), .Z(n6324));   /* synthesis lineinfo="@12(156[4],236[11])"*/
    defparam i3885_4_lut.INIT = "0x3373";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_459 (.A(Harmonic[6]), .B(Harmonic[7]), 
            .Z(n5305));   /* synthesis lineinfo="@12(204[17],204[63])"*/
    defparam i1_2_lut_adj_459.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3392_3_lut (.A(Working_Total_adj_1174[27]), 
            .B(n7), .C(n3049), .Z(n5830));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3392_3_lut.INIT = "0xcaca";
    Adder_U0 \genadder[0].adder  (.\Adder_Total[0][10] (\Adder_Total[0] [10]), 
            .Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), .\SM_Adder[0] (SM_Adder[0]), 
            .\Adder_Total[0][11] (\Adder_Total[0] [11]), .reset_n_c(reset_n_c), 
            .\Adder_Total[0][12] (\Adder_Total[0] [12]), .\Adder_Total[0][13] (\Adder_Total[0] [13]), 
            .\Adder_Total[0][14] (\Adder_Total[0] [14]), .\Adder_Total[0][15] (\Adder_Total[0] [15]), 
            .\Adder_Total[0][16] (\Adder_Total[0] [16]), .\Adder_Total[0][17] (\Adder_Total[0] [17]), 
            .\Adder_Total[0][9] (\Adder_Total[0] [9]), .GND_net(GND_net), 
            .\Working_Total[26] (Working_Total[26]), .\Working_Total[27] (Working_Total[27]), 
            .\Adder_Total[0][0] (\Adder_Total[0] [0]), .\Working_Total[24] (Working_Total[24]), 
            .\Working_Total[25] (Working_Total[25]), .\Working_Total[22] (Working_Total[22]), 
            .\Working_Total[23] (Working_Total[23]), .\Working_Total[20] (Working_Total[20]), 
            .\Working_Total[21] (Working_Total[21]), .\Working_Total[18] (Working_Total[18]), 
            .\Working_Total[19] (Working_Total[19]), .\Adder_Total[0][7] (\Adder_Total[0] [7]), 
            .\Working_Total[16] (Working_Total[16]), .\Adder_Total[0][8] (\Adder_Total[0] [8]), 
            .\Working_Total[17] (Working_Total[17]), .\Adder_Total[0][5] (\Adder_Total[0] [5]), 
            .\Working_Total[14] (Working_Total[14]), .\Adder_Total[0][6] (\Adder_Total[0] [6]), 
            .\Working_Total[15] (Working_Total[15]), .\Adder_Total[0][3] (\Adder_Total[0] [3]), 
            .\Working_Total[12] (Working_Total[12]), .\Adder_Total[0][4] (\Adder_Total[0] [4]), 
            .\Working_Total[13] (Working_Total[13]), .\Adder_Total[0][1] (\Adder_Total[0] [1]), 
            .\Working_Total[10] (Working_Total[10]), .\Adder_Total[0][2] (\Adder_Total[0] [2]), 
            .\Working_Total[11] (Working_Total[11]), .\Working_Total[9] (Working_Total[9]), 
            .\Adder_Mult[0] ({\Adder_Mult[0] }), .Sample_Value({Sample_Value}), 
            .n25(n25_2), .n24(n24_adj_1140), .n23(n23), .n22(n22), .n21(n21), 
            .n20(n20), .n19(n19), .n18(n18), .n17(n17_adj_1139), .n16(n16_adj_1138), 
            .n15(n15), .n14(n14), .n13(n13_adj_1137), .n12(n12_adj_1136), 
            .n11(n11), .n10(n10_adj_1135), .n9(n9_adj_1134), .n8(n8_2), 
            .n7(n7), .\Adder_Start[0] (Adder_Start[0]), .n5806(n5806), 
            .n5805(n5805), .n5804(n5804), .n5803(n5803), .n5802(n5802), 
            .n5801(n5801), .n5800(n5800), .n5799(n5799), .n5798(n5798), 
            .n5797(n5797), .n5796(n5796), .n5795(n5795), .n5794(n5794), 
            .n5793(n5793), .n5792(n5792), .n5791(n5791), .n5790(n5790), 
            .n5789(n5789), .n5782(n5782));   /* synthesis lineinfo="@12(79[35],88[4])"*/
    FA2 add_10_add_5_17 (.A0(GND_net), .B0(Sample_Timer[15]), .C0(GND_net), 
        .D0(n6623), .CI0(n6623), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9568), .CI1(n9568), .CO0(n9568), .S0(n71));   /* synthesis lineinfo="@12(154[20],154[39])"*/
    defparam add_10_add_5_17.INIT0 = "0xc33c";
    defparam add_10_add_5_17.INIT1 = "0xc33c";
    FA2 add_10_add_5_7 (.A0(GND_net), .B0(Sample_Timer[5]), .C0(GND_net), 
        .D0(n6613), .CI0(n6613), .A1(GND_net), .B1(Sample_Timer[6]), 
        .C1(GND_net), .D1(n9553), .CI1(n9553), .CO0(n9553), .CO1(n6615), 
        .S0(n81), .S1(n80));   /* synthesis lineinfo="@12(154[20],154[39])"*/
    defparam add_10_add_5_7.INIT0 = "0xc33c";
    defparam add_10_add_5_7.INIT1 = "0xc33c";
    ADC_SPI_In adc (.CS_Stable(CS_Stable), .SM_ADC_In(SM_ADC_In), .\ADC_Data[0] ({\ADC_Data[0] }), 
            .reset_n_c(reset_n_c), .Main_Clock(Main_Clock), .\Receive_Byte[0] (Receive_Byte[0]), 
            .\ADC_Data[1][0] (\ADC_Data[1] [0]), .\ADC_Data[1][1] (\ADC_Data[1] [1]), 
            .\ADC_Data[1][2] (\ADC_Data[1] [2]), .\ADC_Data[1][3] (\ADC_Data[1] [3]), 
            .\ADC_Data[1][4] (\ADC_Data[1] [4]), .\ADC_Data[1][5] (\ADC_Data[1] [5]), 
            .\ADC_Data[1][6] (\ADC_Data[1] [6]), .n5374(n5374), .\ADC_Data[1][7] (\ADC_Data[1] [7]), 
            .\ADC_Data[1][8] (\ADC_Data[1] [8]), .\ADC_Data[2][0] (\ADC_Data[2] [0]), 
            .\ADC_Data[2][1] (\ADC_Data[2] [1]), .\ADC_Data[2][2] (\ADC_Data[2] [2]), 
            .\ADC_Data[2][3] (\ADC_Data[2] [3]), .\ADC_Data[2][4] (\ADC_Data[2] [4]), 
            .i_ADC_Clock_c(i_ADC_Clock_c), .i_ADC_Data_c(i_ADC_Data_c), 
            .\ADC_Data[2][5] (\ADC_Data[2] [5]), .\ADC_Data[2][6] (\ADC_Data[2] [6]), 
            .\ADC_Data[2][7] (\ADC_Data[2] [7]), .\ADC_Data[2][8] (\ADC_Data[2] [8]), 
            .n5596(n5596), .n6086(n6086), .n5781(n5781), .ADC_Data_Received(ADC_Data_Received), 
            .n5822(n5822), .i_ADC_CS(i_ADC_CS), .reset_n_N_203(reset_n_N_203));   /* synthesis lineinfo="@12(49[13],61[3])"*/
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i2  (.D(\Adder_Total[1] [10]), .SP(n3045), 
            .CK(Main_Clock), .SR(GND_net), .Q(_23));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A ((C+!(D))+!B)+!A ((C)+!B))" *) LUT4 i2_4_lut_adj_460 (.A(Scaler_Ready[0]), 
            .B(n7982), .C(n21_adj_1172), .D(SM_Top[0]), .Z(n5428));
    defparam i2_4_lut_adj_460.INIT = "0xf3fb";
    (* lut_function="(!(A (B (D)+!B !(C+!(D)))+!A !(C+!(D))))" *) LUT4 i1_3_lut_4_lut (.A(SM_Top[0]), 
            .B(n31), .C(SM_Top[1]), .D(SM_Top[2]), .Z(n7705));
    defparam i1_3_lut_4_lut.INIT = "0x70ff";
    (* lut_function="(A (B))" *) LUT4 i5102_2_lut (.A(SM_Top[1]), .B(reset_n_c), 
            .Z(n7982));
    defparam i5102_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B !(C (D)+!C !(D)))+!A (B (C)+!B !((D)+!C)))" *) LUT4 i28_4_lut (.A(Sample_Ready), 
            .B(n8253), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n21_adj_1172));
    defparam i28_4_lut.INIT = "0xcaf0";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i3  (.D(\Adder_Total[1] [11]), .SP(n3045), 
            .CK(Main_Clock), .SR(GND_net), .Q(_22));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i4  (.D(\Adder_Total[1] [12]), .SP(n3045), 
            .CK(Main_Clock), .SR(GND_net), .Q(_21));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i5  (.D(\Adder_Total[1] [13]), .SP(n3045), 
            .CK(Main_Clock), .SR(GND_net), .Q(_20));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i6  (.D(\Adder_Total[1] [14]), .SP(n3045), 
            .CK(Main_Clock), .SR(GND_net), .Q(_19));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i7  (.D(\Adder_Total[1] [15]), .SP(n3045), 
            .CK(Main_Clock), .SR(GND_net), .Q(_18));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i8  (.D(\Adder_Total[1] [16]), .SP(n3045), 
            .CK(Main_Clock), .SR(GND_net), .Q(_17));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i9  (.D(\Adder_Total[1] [17]), .SP(n3045), 
            .CK(Main_Clock), .SR(GND_net), .Q(_16));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i9 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i1 (.D(n5576), .SP(n5428), .CK(Main_Clock), 
            .SR(reset_n_N_203), .Q(SM_Top[1]));   /* synthesis lineinfo="@12(145[9],239[5])"*/
    defparam SM_Top__i1.REGSET = "RESET";
    defparam SM_Top__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i5344_4_lut (.A(n7437), 
            .B(n12), .C(Sample_Timer[3]), .D(Sample_Timer[6]), .Z(n8253));
    defparam i5344_4_lut.INIT = "0x4000";
    Sample_Position sample_position (.n5937(n5937), .Main_Clock(Main_Clock), 
            .reset_n_N_203(reset_n_N_203), .n6448(n6448), .\SM_Sample_Position_2__N_328[0] (SM_Sample_Position_2__N_328[0]), 
            .SM_Sample_Position({SM_Sample_Position}), .n7(n7_adj_1166), 
            .n7475(n7475), .Freq_Too_High(Freq_Too_High), .reset_n_c(reset_n_c), 
            .Frequency({Frequency}), .Next_Sample(Next_Sample), .n7948(n7948), 
            .\Accumulated_Frequency[2] (Accumulated_Frequency[2]), .\Accumulated_Frequency[0] (Accumulated_Frequency[0]), 
            .\Accumulated_Frequency[13] (Accumulated_Frequency[13]), .\Accumulated_Frequency[14] (Accumulated_Frequency[14]), 
            .\Accumulated_Frequency[11] (Accumulated_Frequency[11]), .\Accumulated_Frequency[12] (Accumulated_Frequency[12]), 
            .Sample_Ready(Sample_Ready), .\Accumulated_Frequency[9] (Accumulated_Frequency[9]), 
            .\Accumulated_Frequency[10] (Accumulated_Frequency[10]), .GND_net(GND_net), 
            .\Accumulated_Frequency[15] (Accumulated_Frequency[15]), .\Accumulated_Frequency[7] (Accumulated_Frequency[7]), 
            .\Accumulated_Frequency[8] (Accumulated_Frequency[8]), .\Accumulated_Frequency[5] (Accumulated_Frequency[5]), 
            .\Accumulated_Frequency[6] (Accumulated_Frequency[6]), .n8(n8_adj_1170), 
            .VCC_net(VCC_net), .Harmonic({Harmonic}), .Sample_Value({Sample_Value}));   /* synthesis lineinfo="@12(34[18],44[3])"*/
    FD1P3XZ \Scale_Initial[0]_i0  (.D(\ADC_Data[2] [0]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [0]));   /* synthesis lineinfo="@12(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i0 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i0 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module Scale_Mult
//

module Scale_Mult (output [8:0]\Adder_Mult[0] , input Main_Clock, input Scaler_Reset, 
            input \Scaler_Start[0] , output \Scaler_Ready[0] , input GND_net, 
            input VCC_net, input [8:0]\Harmonic_Scale[0] , input [8:0]\Scale_Initial[0] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    wire [8:0]o_Mult_8__N_788;
    
    wire n5483;
    wire [1:0]SM_Scale_Mult;   /* synthesis lineinfo="@10(18[12],18[25])"*/
    
    wire n7633, n6782, n9472;
    wire [8:0]n1;
    wire [9:0]n57;
    
    wire cout, n6780, n9469, n6778, n9466, n6776, n9463, n9460, 
        n5819, GND_net_c, VCC_net_c;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ SM_Scale_Mult__i1 (.D(n5819), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Scale_Mult[1]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam SM_Scale_Mult__i1.REGSET = "RESET";
    defparam SM_Scale_Mult__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+!(C+!(D))))" *) LUT4 i1_3_lut_4_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[0] ), .D(\Scaler_Ready[0] ), 
            .Z(n7633));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam i1_3_lut_4_lut.INIT = "0xefee";
    FA2 add_1399_10 (.A0(GND_net), .B0(\Adder_Mult[0] [8]), .C0(n1[8]), 
        .D0(n6782), .CI0(n6782), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9472), .CI1(n9472), .CO0(n9472), .S0(n57[9]), .S1(cout));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam add_1399_10.INIT0 = "0xc33c";
    defparam add_1399_10.INIT1 = "0xc33c";
    FA2 add_1399_8 (.A0(GND_net), .B0(\Adder_Mult[0] [6]), .C0(n1[6]), 
        .D0(n6780), .CI0(n6780), .A1(GND_net), .B1(\Adder_Mult[0] [7]), 
        .C1(n1[7]), .D1(n9469), .CI1(n9469), .CO0(n9469), .CO1(n6782), 
        .S0(n57[7]), .S1(n57[8]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam add_1399_8.INIT0 = "0xc33c";
    defparam add_1399_8.INIT1 = "0xc33c";
    FA2 add_1399_6 (.A0(GND_net), .B0(\Adder_Mult[0] [4]), .C0(n1[4]), 
        .D0(n6778), .CI0(n6778), .A1(GND_net), .B1(\Adder_Mult[0] [5]), 
        .C1(n1[5]), .D1(n9466), .CI1(n9466), .CO0(n9466), .CO1(n6780), 
        .S0(n57[5]), .S1(n57[6]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam add_1399_6.INIT0 = "0xc33c";
    defparam add_1399_6.INIT1 = "0xc33c";
    FA2 add_1399_4 (.A0(GND_net), .B0(\Adder_Mult[0] [2]), .C0(n1[2]), 
        .D0(n6776), .CI0(n6776), .A1(GND_net), .B1(\Adder_Mult[0] [3]), 
        .C1(n1[3]), .D1(n9463), .CI1(n9463), .CO0(n9463), .CO1(n6778), 
        .S0(n57[3]), .S1(n57[4]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam add_1399_4.INIT0 = "0xc33c";
    defparam add_1399_4.INIT1 = "0xc33c";
    FA2 add_1399_2 (.A0(GND_net), .B0(\Adder_Mult[0] [0]), .C0(n1[0]), 
        .D0(VCC_net), .A1(GND_net), .B1(\Adder_Mult[0] [1]), .C1(n1[1]), 
        .D1(n9460), .CI1(n9460), .CO0(n9460), .CO1(n6776), .S0(n57[1]), 
        .S1(n57[2]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam add_1399_2.INIT0 = "0xc33c";
    defparam add_1399_2.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[0] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i3381_3_lut_3_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[0] ), .Z(n5819));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam i3381_3_lut_3_lut.INIT = "0x1010";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[0] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[0] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_8__N_788[8]), 
            .SP(n5483), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [8]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[0] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[0] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[0] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[0] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i1_4_lut (.A(n57[1]), 
            .B(\Scale_Initial[0] [0]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_788[0]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut (.A(\Scaler_Start[0] ), 
            .B(Scaler_Reset), .C(SM_Scale_Mult[1]), .Z(n5483));
    defparam i1_3_lut.INIT = "0xcece";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[0] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[0] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_8__N_788[7]), 
            .SP(n5483), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [7]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_8__N_788[6]), 
            .SP(n5483), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [6]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_8__N_788[5]), 
            .SP(n5483), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [5]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_8__N_788[4]), 
            .SP(n5483), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [4]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_8__N_788[3]), 
            .SP(n5483), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [3]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_8__N_788[2]), 
            .SP(n5483), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [2]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_8__N_788[1]), 
            .SP(n5483), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [1]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_Ready (.D(n7633), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Scaler_Ready[0] ));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i9_4_lut (.A(n57[9]), 
            .B(\Scale_Initial[0] [8]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_788[8]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i8_4_lut (.A(n57[8]), 
            .B(\Scale_Initial[0] [7]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_788[7]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i7_4_lut (.A(n57[7]), 
            .B(\Scale_Initial[0] [6]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_788[6]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i6_4_lut (.A(n57[6]), 
            .B(\Scale_Initial[0] [5]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_788[5]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i5_4_lut (.A(n57[5]), 
            .B(\Scale_Initial[0] [4]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_788[4]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i4_4_lut (.A(n57[4]), 
            .B(\Scale_Initial[0] [3]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_788[3]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i3_4_lut (.A(n57[3]), 
            .B(\Scale_Initial[0] [2]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_788[2]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i2_4_lut (.A(n57[2]), 
            .B(\Scale_Initial[0] [1]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_788[1]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i2_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_8__N_788[0]), 
            .SP(n5483), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [0]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module PLL_Primitive_48MHz
//

module PLL_Primitive_48MHz (input GND_net, input i_Clock_c, output Main_Clock, 
            input reset_n_c);
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@12(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    wire Feedback;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=55, LSE_LCOL=22, LSE_RCOL=91, LSE_LLINE=21, LSE_RLINE=21 *) PLL_B u_PLL_B (.REFERENCECLK(i_Clock_c), 
            .FEEDBACK(Feedback), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(reset_n_c), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(Feedback), .OUTCORE(Main_Clock));   /* synthesis lineinfo="@12(21[22],21[91])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "63";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module Sample_Output
//

module Sample_Output (output n2865, output \SM_Sample_Output[0] , input n13, 
            output DAC_Send_adj_1, input Main_Clock, input reset_n_N_203, 
            input n3093, input n5944, input \r_Adder_Total[0][7] , input \r_Adder_Total[0][6] , 
            input \r_Adder_Total[0][5] , input \r_Adder_Total[0][4] , input \r_Adder_Total[0][3] , 
            input \r_Adder_Total[0][2] , output n5385, input \r_Adder_Total[1][2] , 
            input \r_Adder_Total[1][3] , input \r_Adder_Total[1][4] , input \r_Adder_Total[1][5] , 
            input \r_Adder_Total[1][6] , input \r_Adder_Total[1][7] , output \SM_Sample_Output[1] , 
            output \SM_Sample_Output[2] , output DAC_Ready, output n17, 
            input DAC_Send, output n6, output n5, input reset_n_c, input n5825, 
            output \Output_Data[17] , input GND_net, input _16, input VCC_net, 
            input _18, input _17, input _20, input _19, input _22, 
            input _21, input _24, input _23, input _25, input _40, 
            input _42, input _41, input _44, input _43, input _46, 
            input _45, input _48, input _47, input \<NoName> , output \SM_DAC_Out[2] , 
            input n7682, output n2411, input n5888, output o_DAC_MOSI_c, 
            output n1925, output n1948, output \SM_DAC_Out[0] , output n24, 
            output Clock_Counter, output \SM_DAC_Out[1] , output \SM_DAC_Out[3] , 
            output n1965, output n6308, output n6304, input n4882, input n4886, 
            input n5813, input n7481, output n1932, output o_DAC_SCK_c, 
            input n5807, output o_DAC_CS_c);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    wire [31:0]r_Sample_L;   /* synthesis lineinfo="@8(14[13],14[23])"*/
    wire [31:0]r_Sample_R;   /* synthesis lineinfo="@8(15[13],15[23])"*/
    wire [19:0]n3809;
    
    wire n7639;
    wire [9:0]n4105;
    
    wire n2848;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@8(16[13],16[24])"*/
    wire [9:0]n4088;
    
    wire n5704, n7964, n7613, n7615, n6645, n9580, n6643, n9577, 
        n6641, n9574, n6639, n9571, n6637, n9493, n5824, n9490, 
        n5823, n6634, n9457, n6632, n9454, n6630, n9451, n6628, 
        n9448, n6626, n9445, n9442, GND_net_c, VCC_net_c;
    
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1439_i11_4_lut (.A(r_Sample_L[12]), 
            .B(r_Sample_R[12]), .C(n2865), .D(\SM_Sample_Output[0] ), 
            .Z(n3809[10]));
    defparam mux_1439_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1439_i10_4_lut (.A(r_Sample_L[11]), 
            .B(r_Sample_R[11]), .C(n2865), .D(\SM_Sample_Output[0] ), 
            .Z(n3809[9]));
    defparam mux_1439_i10_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i18 (.D(n4105[9]), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_L[17]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i18.REGSET = "RESET";
    defparam r_Sample_L__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i17 (.D(n4105[8]), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_L[16]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i17.REGSET = "RESET";
    defparam r_Sample_L__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i16 (.D(n4105[7]), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_L[15]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i16.REGSET = "RESET";
    defparam r_Sample_L__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i15 (.D(n4105[6]), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_L[14]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i15.REGSET = "RESET";
    defparam r_Sample_L__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i14 (.D(n4105[5]), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_L[13]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i14.REGSET = "RESET";
    defparam r_Sample_L__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i13 (.D(n4105[4]), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_L[12]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i13.REGSET = "RESET";
    defparam r_Sample_L__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i12 (.D(n4105[3]), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_L[11]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i12.REGSET = "RESET";
    defparam r_Sample_L__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i11 (.D(n4105[2]), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_L[10]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i11.REGSET = "RESET";
    defparam r_Sample_L__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ SM_Sample_Output__i0 (.D(n2848), 
            .SP(n5944), .CK(Main_Clock), .SR(reset_n_N_203), .Q(\SM_Sample_Output[0] ));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam SM_Sample_Output__i0.REGSET = "RESET";
    defparam SM_Sample_Output__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i10 (.D(n4105[1]), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_L[9]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i10.REGSET = "RESET";
    defparam r_Sample_L__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i9 (.D(n4105[0]), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_L[8]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i9.REGSET = "RESET";
    defparam r_Sample_L__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i8 (.D(\r_Adder_Total[0][7] ), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_L[7]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i8.REGSET = "RESET";
    defparam r_Sample_L__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i7 (.D(\r_Adder_Total[0][6] ), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_L[6]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i7.REGSET = "RESET";
    defparam r_Sample_L__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i6 (.D(\r_Adder_Total[0][5] ), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_L[5]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i6.REGSET = "RESET";
    defparam r_Sample_L__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i5 (.D(\r_Adder_Total[0][4] ), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_L[4]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i5.REGSET = "RESET";
    defparam r_Sample_L__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i4 (.D(\r_Adder_Total[0][3] ), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_L[3]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i4.REGSET = "RESET";
    defparam r_Sample_L__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i3 (.D(\r_Adder_Total[0][2] ), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_L[2]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i3.REGSET = "RESET";
    defparam r_Sample_L__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i0 (.D(n3809[0]), 
            .SP(n5385), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[0]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i0.REGSET = "RESET";
    defparam Output_Data__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i3 (.D(\r_Adder_Total[1][2] ), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_R[2]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i3.REGSET = "RESET";
    defparam r_Sample_R__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1439_i9_4_lut (.A(r_Sample_L[10]), 
            .B(r_Sample_R[10]), .C(n2865), .D(\SM_Sample_Output[0] ), 
            .Z(n3809[8]));
    defparam mux_1439_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1439_i8_4_lut (.A(r_Sample_L[9]), 
            .B(r_Sample_R[9]), .C(n2865), .D(\SM_Sample_Output[0] ), .Z(n3809[7]));
    defparam mux_1439_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1439_i7_4_lut (.A(r_Sample_L[8]), 
            .B(r_Sample_R[8]), .C(n2865), .D(\SM_Sample_Output[0] ), .Z(n3809[6]));
    defparam mux_1439_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1439_i6_4_lut (.A(r_Sample_L[7]), 
            .B(r_Sample_R[7]), .C(n2865), .D(\SM_Sample_Output[0] ), .Z(n3809[5]));
    defparam mux_1439_i6_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i4 (.D(\r_Adder_Total[1][3] ), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_R[3]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i4.REGSET = "RESET";
    defparam r_Sample_R__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1439_i5_4_lut (.A(r_Sample_L[6]), 
            .B(r_Sample_R[6]), .C(n2865), .D(\SM_Sample_Output[0] ), .Z(n3809[4]));
    defparam mux_1439_i5_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i5 (.D(\r_Adder_Total[1][4] ), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_R[4]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i5.REGSET = "RESET";
    defparam r_Sample_R__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i6 (.D(\r_Adder_Total[1][5] ), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_R[5]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i6.REGSET = "RESET";
    defparam r_Sample_R__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i7 (.D(\r_Adder_Total[1][6] ), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_R[6]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i7.REGSET = "RESET";
    defparam r_Sample_R__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i8 (.D(\r_Adder_Total[1][7] ), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_R[7]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i8.REGSET = "RESET";
    defparam r_Sample_R__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i9 (.D(n4088[0]), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_R[8]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i9.REGSET = "RESET";
    defparam r_Sample_R__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i10 (.D(n4088[1]), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_R[9]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i10.REGSET = "RESET";
    defparam r_Sample_R__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i15 (.D(n3809[15]), 
            .SP(n5385), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[15]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i15.REGSET = "RESET";
    defparam Output_Data__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B+((D)+!C))))" *) LUT4 i3687_3_lut_4_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .D(DAC_Ready), 
            .Z(n2848));   /* synthesis lineinfo="@8(74[4],74[14])"*/
    defparam i3687_3_lut_4_lut_4_lut.INIT = "0x5545";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i1_4_lut_4_lut_3_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .Z(n17));   /* synthesis lineinfo="@8(74[4],74[14])"*/
    defparam i1_4_lut_4_lut_3_lut.INIT = "0x1414";
    (* lut_function="(A (B))" *) LUT4 i3266_2_lut (.A(n5385), .B(n2865), 
            .Z(n5704));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i3266_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1439_i4_4_lut (.A(r_Sample_L[5]), 
            .B(r_Sample_R[5]), .C(n2865), .D(\SM_Sample_Output[0] ), .Z(n3809[3]));
    defparam mux_1439_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1439_i3_4_lut (.A(r_Sample_L[4]), 
            .B(r_Sample_R[4]), .C(n2865), .D(\SM_Sample_Output[0] ), .Z(n3809[2]));
    defparam mux_1439_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1439_i2_4_lut (.A(r_Sample_L[3]), 
            .B(r_Sample_R[3]), .C(n2865), .D(\SM_Sample_Output[0] ), .Z(n3809[1]));
    defparam mux_1439_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B))" *) LUT4 i4_2_lut (.A(DAC_Send), .B(DAC_Ready), 
            .Z(n6));   /* synthesis lineinfo="@8(43[10],43[30])"*/
    defparam i4_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 SM_Sample_Output_3__I_0_62_i5_2_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .Z(n5));   /* synthesis lineinfo="@8(39[4],39[14])"*/
    defparam SM_Sample_Output_3__I_0_62_i5_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i728_3_lut_4_lut (.A(\SM_Sample_Output[2] ), 
            .B(DAC_Ready), .C(\SM_Sample_Output[0] ), .D(\SM_Sample_Output[1] ), 
            .Z(n2865));
    defparam i728_3_lut_4_lut.INIT = "0x4000";
    (* lut_function="((B)+!A)" *) LUT4 i5084_2_lut_2_lut (.A(reset_n_c), .B(\SM_Sample_Output[2] ), 
            .Z(n7964));
    defparam i5084_2_lut_2_lut.INIT = "0xdddd";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i14 (.D(n3809[14]), 
            .SP(n5385), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[14]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i14.REGSET = "RESET";
    defparam Output_Data__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i13 (.D(n3809[13]), 
            .SP(n5385), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[13]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i13.REGSET = "RESET";
    defparam Output_Data__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i12 (.D(n3809[12]), 
            .SP(n5385), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[12]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i12.REGSET = "RESET";
    defparam Output_Data__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i11 (.D(n3809[11]), 
            .SP(n5385), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[11]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i11.REGSET = "RESET";
    defparam Output_Data__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i10 (.D(n3809[10]), 
            .SP(n5385), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[10]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i10.REGSET = "RESET";
    defparam Output_Data__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i9 (.D(n3809[9]), 
            .SP(n5385), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[9]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i9.REGSET = "RESET";
    defparam Output_Data__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i8 (.D(n3809[8]), 
            .SP(n5385), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[8]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i8.REGSET = "RESET";
    defparam Output_Data__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i7 (.D(n3809[7]), 
            .SP(n5385), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[7]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i7.REGSET = "RESET";
    defparam Output_Data__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i6 (.D(n3809[6]), 
            .SP(n5385), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[6]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i6.REGSET = "RESET";
    defparam Output_Data__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i5 (.D(n3809[5]), 
            .SP(n5385), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[5]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i5.REGSET = "RESET";
    defparam Output_Data__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i4 (.D(n3809[4]), 
            .SP(n5385), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[4]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i4.REGSET = "RESET";
    defparam Output_Data__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i3 (.D(n3809[3]), 
            .SP(n5385), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[3]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i3.REGSET = "RESET";
    defparam Output_Data__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i2 (.D(n3809[2]), 
            .SP(n5385), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[2]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i2.REGSET = "RESET";
    defparam Output_Data__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i1 (.D(n3809[1]), 
            .SP(n5385), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[1]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i1.REGSET = "RESET";
    defparam Output_Data__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i16 (.D(\SM_Sample_Output[0] ), 
            .SP(n5385), .CK(Main_Clock), .SR(n5704), .Q(Output_Data[16]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i16.REGSET = "RESET";
    defparam Output_Data__i16.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[2] ), .Z(n7639));   /* synthesis lineinfo="@8(38[4],80[11])"*/
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i15_2_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[0] ), .Z(n7613));   /* synthesis lineinfo="@8(38[4],80[11])"*/
    defparam i15_2_lut.INIT = "0x6666";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ SM_Sample_Output__i2 (.D(n7615), 
            .SP(n5944), .CK(Main_Clock), .SR(reset_n_N_203), .Q(\SM_Sample_Output[2] ));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam SM_Sample_Output__i2.REGSET = "RESET";
    defparam SM_Sample_Output__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ SM_Sample_Output__i1 (.D(n7613), 
            .SP(n5944), .CK(Main_Clock), .SR(reset_n_N_203), .Q(\SM_Sample_Output[1] ));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam SM_Sample_Output__i1.REGSET = "RESET";
    defparam SM_Sample_Output__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i17 (.D(n5825), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Output_Data[17] ));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i17.REGSET = "RESET";
    defparam Output_Data__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i18 (.D(n4088[9]), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_R[17]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i18.REGSET = "RESET";
    defparam r_Sample_R__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i17 (.D(n4088[8]), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_R[16]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i17.REGSET = "RESET";
    defparam r_Sample_R__i17.SRMODE = "CE_OVER_LSR";
    FA2 add_1696_11 (.A0(GND_net), .B0(_16), .C0(VCC_net), .D0(n6645), 
        .CI0(n6645), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n9580), 
        .CI1(n9580), .CO0(n9580), .S0(n4088[9]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1696_11.INIT0 = "0xc33c";
    defparam add_1696_11.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i16 (.D(n4088[7]), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_R[15]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i16.REGSET = "RESET";
    defparam r_Sample_R__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i15 (.D(n4088[6]), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_R[14]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i15.REGSET = "RESET";
    defparam r_Sample_R__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i14 (.D(n4088[5]), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_R[13]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i14.REGSET = "RESET";
    defparam r_Sample_R__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i13 (.D(n4088[4]), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_R[12]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i13.REGSET = "RESET";
    defparam r_Sample_R__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i12 (.D(n4088[3]), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_R[11]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i12.REGSET = "RESET";
    defparam r_Sample_R__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i11 (.D(n4088[2]), 
            .SP(n3093), .CK(Main_Clock), .SR(reset_n_N_203), .Q(r_Sample_R[10]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i11.REGSET = "RESET";
    defparam r_Sample_R__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i20 (.D(n5824), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[20]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i20.REGSET = "RESET";
    defparam Output_Data__i20.SRMODE = "CE_OVER_LSR";
    FA2 add_1696_9 (.A0(GND_net), .B0(_18), .C0(GND_net), .D0(n6643), 
        .CI0(n6643), .A1(GND_net), .B1(_17), .C1(GND_net), .D1(n9577), 
        .CI1(n9577), .CO0(n9577), .CO1(n6645), .S0(n4088[7]), .S1(n4088[8]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1696_9.INIT0 = "0xc33c";
    defparam add_1696_9.INIT1 = "0xc33c";
    FA2 add_1696_7 (.A0(GND_net), .B0(_20), .C0(GND_net), .D0(n6641), 
        .CI0(n6641), .A1(GND_net), .B1(_19), .C1(GND_net), .D1(n9574), 
        .CI1(n9574), .CO0(n9574), .CO1(n6643), .S0(n4088[5]), .S1(n4088[6]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1696_7.INIT0 = "0xc33c";
    defparam add_1696_7.INIT1 = "0xc33c";
    FA2 add_1696_5 (.A0(GND_net), .B0(_22), .C0(GND_net), .D0(n6639), 
        .CI0(n6639), .A1(GND_net), .B1(_21), .C1(GND_net), .D1(n9571), 
        .CI1(n9571), .CO0(n9571), .CO1(n6641), .S0(n4088[3]), .S1(n4088[4]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1696_5.INIT0 = "0xc33c";
    defparam add_1696_5.INIT1 = "0xc33c";
    FA2 add_1696_3 (.A0(GND_net), .B0(_24), .C0(GND_net), .D0(n6637), 
        .CI0(n6637), .A1(GND_net), .B1(_23), .C1(VCC_net), .D1(n9493), 
        .CI1(n9493), .CO0(n9493), .CO1(n6639), .S0(n4088[1]), .S1(n4088[2]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1696_3.INIT0 = "0xc33c";
    defparam add_1696_3.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i21 (.D(n5823), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[21]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i21.REGSET = "RESET";
    defparam Output_Data__i21.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1439_i1_4_lut (.A(r_Sample_L[2]), 
            .B(r_Sample_R[2]), .C(n2865), .D(\SM_Sample_Output[0] ), .Z(n3809[0]));
    defparam mux_1439_i1_4_lut.INIT = "0xcac0";
    FA2 add_1696_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(_25), .C1(VCC_net), .D1(n9490), .CI1(n9490), .CO0(n9490), 
        .CO1(n6637), .S1(n4088[0]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1696_1.INIT0 = "0xc33c";
    defparam add_1696_1.INIT1 = "0xc33c";
    (* lut_function="(!((B+!(C+!(D)))+!A))" *) LUT4 i2_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n7964), .C(DAC_Ready), .D(\SM_Sample_Output[1] ), .Z(n5385));
    defparam i2_4_lut.INIT = "0x2022";
    FA2 add_1702_11 (.A0(GND_net), .B0(_40), .C0(VCC_net), .D0(n6634), 
        .CI0(n6634), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n9457), 
        .CI1(n9457), .CO0(n9457), .S0(n4105[9]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1702_11.INIT0 = "0xc33c";
    defparam add_1702_11.INIT1 = "0xc33c";
    FA2 add_1702_9 (.A0(GND_net), .B0(_42), .C0(GND_net), .D0(n6632), 
        .CI0(n6632), .A1(GND_net), .B1(_41), .C1(GND_net), .D1(n9454), 
        .CI1(n9454), .CO0(n9454), .CO1(n6634), .S0(n4105[7]), .S1(n4105[8]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1702_9.INIT0 = "0xc33c";
    defparam add_1702_9.INIT1 = "0xc33c";
    FA2 add_1702_7 (.A0(GND_net), .B0(_44), .C0(GND_net), .D0(n6630), 
        .CI0(n6630), .A1(GND_net), .B1(_43), .C1(GND_net), .D1(n9451), 
        .CI1(n9451), .CO0(n9451), .CO1(n6632), .S0(n4105[5]), .S1(n4105[6]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1702_7.INIT0 = "0xc33c";
    defparam add_1702_7.INIT1 = "0xc33c";
    FA2 add_1702_5 (.A0(GND_net), .B0(_46), .C0(GND_net), .D0(n6628), 
        .CI0(n6628), .A1(GND_net), .B1(_45), .C1(GND_net), .D1(n9448), 
        .CI1(n9448), .CO0(n9448), .CO1(n6630), .S0(n4105[3]), .S1(n4105[4]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1702_5.INIT0 = "0xc33c";
    defparam add_1702_5.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_438 (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .Z(n7615));   /* synthesis lineinfo="@8(38[4],80[11])"*/
    defparam i1_2_lut_adj_438.INIT = "0x8888";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i3385_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n2865), .C(n5385), .D(Output_Data[21]), .Z(n5823));
    defparam i3385_3_lut_4_lut.INIT = "0xefe0";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i3386_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n2865), .C(n5385), .D(Output_Data[20]), .Z(n5824));
    defparam i3386_3_lut_4_lut.INIT = "0xefe0";
    FA2 add_1702_3 (.A0(GND_net), .B0(_48), .C0(GND_net), .D0(n6626), 
        .CI0(n6626), .A1(GND_net), .B1(_47), .C1(VCC_net), .D1(n9445), 
        .CI1(n9445), .CO0(n9445), .CO1(n6628), .S0(n4105[1]), .S1(n4105[2]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1702_3.INIT0 = "0xc33c";
    defparam add_1702_3.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1439_i16_4_lut (.A(r_Sample_L[17]), 
            .B(r_Sample_R[17]), .C(n2865), .D(\SM_Sample_Output[0] ), 
            .Z(n3809[15]));
    defparam mux_1439_i16_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1439_i15_4_lut (.A(r_Sample_L[16]), 
            .B(r_Sample_R[16]), .C(n2865), .D(\SM_Sample_Output[0] ), 
            .Z(n3809[14]));
    defparam mux_1439_i15_4_lut.INIT = "0xcac0";
    FA2 add_1702_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\<NoName> ), .C1(VCC_net), .D1(n9442), .CI1(n9442), .CO0(n9442), 
        .CO1(n6626), .S1(n4105[0]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1702_1.INIT0 = "0xc33c";
    defparam add_1702_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1439_i14_4_lut (.A(r_Sample_L[15]), 
            .B(r_Sample_R[15]), .C(n2865), .D(\SM_Sample_Output[0] ), 
            .Z(n3809[13]));
    defparam mux_1439_i14_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1439_i13_4_lut (.A(r_Sample_L[14]), 
            .B(r_Sample_R[14]), .C(n2865), .D(\SM_Sample_Output[0] ), 
            .Z(n3809[12]));
    defparam mux_1439_i13_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1439_i12_4_lut (.A(r_Sample_L[13]), 
            .B(r_Sample_R[13]), .C(n2865), .D(\SM_Sample_Output[0] ), 
            .Z(n3809[11]));
    defparam mux_1439_i12_4_lut.INIT = "0xcac0";
    DAC_SPI_Out dac (.\Output_Data[11] (Output_Data[11]), .Main_Clock(Main_Clock), 
            .\Output_Data[10] (Output_Data[10]), .\Output_Data[9] (Output_Data[9]), 
            .\Output_Data[8] (Output_Data[8]), .\Output_Data[7] (Output_Data[7]), 
            .\Output_Data[6] (Output_Data[6]), .\Output_Data[5] (Output_Data[5]), 
            .\Output_Data[4] (Output_Data[4]), .\Output_Data[3] (Output_Data[3]), 
            .\Output_Data[2] (Output_Data[2]), .\Output_Data[1] (Output_Data[1]), 
            .\Output_Data[0] (Output_Data[0]), .\SM_DAC_Out[2] (\SM_DAC_Out[2] ), 
            .n7682(n7682), .n2411(n2411), .n5888(n5888), .o_DAC_MOSI_c(o_DAC_MOSI_c), 
            .reset_n_N_203(reset_n_N_203), .n1925(n1925), .n1948(n1948), 
            .\SM_DAC_Out[0] (\SM_DAC_Out[0] ), .n24(n24), .Clock_Counter(Clock_Counter), 
            .DAC_Send(DAC_Send_adj_1), .\SM_DAC_Out[1] (\SM_DAC_Out[1] ), 
            .\SM_DAC_Out[3] (\SM_DAC_Out[3] ), .\Output_Data[14] (Output_Data[14]), 
            .n1965(n1965), .n6308(n6308), .reset_n_c(reset_n_c), .n6304(n6304), 
            .n4882(n4882), .n4886(n4886), .n5813(n5813), .n7481(n7481), 
            .n1932(n1932), .DAC_Ready(DAC_Ready), .o_DAC_SCK_c(o_DAC_SCK_c), 
            .\Output_Data[13] (Output_Data[13]), .\Output_Data[21] (Output_Data[21]), 
            .\Output_Data[20] (Output_Data[20]), .\Output_Data[17] (\Output_Data[17] ), 
            .\Output_Data[16] (Output_Data[16]), .\Output_Data[15] (Output_Data[15]), 
            .n5807(n5807), .o_DAC_CS_c(o_DAC_CS_c), .\Output_Data[12] (Output_Data[12]));   /* synthesis lineinfo="@8(20[14],20[190])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ DAC_Send_c (.D(n7639), 
            .SP(n13), .CK(Main_Clock), .SR(reset_n_N_203), .Q(DAC_Send_adj_1));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module DAC_SPI_Out
//

module DAC_SPI_Out (input \Output_Data[11] , input Main_Clock, input \Output_Data[10] , 
            input \Output_Data[9] , input \Output_Data[8] , input \Output_Data[7] , 
            input \Output_Data[6] , input \Output_Data[5] , input \Output_Data[4] , 
            input \Output_Data[3] , input \Output_Data[2] , input \Output_Data[1] , 
            input \Output_Data[0] , output \SM_DAC_Out[2] , input n7682, 
            output n2411, input n5888, output o_DAC_MOSI_c, input reset_n_N_203, 
            output n1925, output n1948, output \SM_DAC_Out[0] , output n24, 
            output Clock_Counter, input DAC_Send, output \SM_DAC_Out[1] , 
            output \SM_DAC_Out[3] , input \Output_Data[14] , output n1965, 
            output n6308, input reset_n_c, output n6304, input n4882, 
            input n4886, input n5813, input n7481, output n1932, output DAC_Ready, 
            output o_DAC_SCK_c, input \Output_Data[13] , input \Output_Data[21] , 
            input \Output_Data[20] , input \Output_Data[17] , input \Output_Data[16] , 
            input \Output_Data[15] , input n5807, output o_DAC_CS_c, input \Output_Data[12] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    wire n3051;
    wire [0:23]r_Data_To_Send;   /* synthesis lineinfo="@4(13[13],13[27])"*/
    wire [4:0]n25;
    
    wire n5509;
    wire [4:0]Current_Bit;   /* synthesis lineinfo="@4(14[12],14[23])"*/
    
    wire n5707, n8742, n8246, n8245, n8745;
    wire [0:0]n2361;
    
    wire o_Ready_N_1102, n8248, n8249, n7471, n6591, n6114, n7663, 
        n2910, n5387, n4, n8748, n8240, n8239, n8751, n8242, 
        n8243, n22, n6, n8754, n8757, n15, n5469, o_SPI_Data_N_1100, 
        n15_adj_1131, n5589, n6310, n5247, n7984, n7970, n6_adj_1132, 
        n5254, n6084, n8, GND_net, VCC_net;
    
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i13 (.D(\Output_Data[10] ), 
            .SP(n3051), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[13]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i13.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i14 (.D(\Output_Data[9] ), 
            .SP(n3051), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[14]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i14.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i15 (.D(\Output_Data[8] ), 
            .SP(n3051), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[15]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i15.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i16 (.D(\Output_Data[7] ), 
            .SP(n3051), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[16]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i16.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i17 (.D(\Output_Data[6] ), 
            .SP(n3051), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[17]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i17.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i18 (.D(\Output_Data[5] ), 
            .SP(n3051), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[18]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i18.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i19 (.D(\Output_Data[4] ), 
            .SP(n3051), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[19]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i19.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i20 (.D(\Output_Data[3] ), 
            .SP(n3051), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[20]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i20.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i21 (.D(\Output_Data[2] ), 
            .SP(n3051), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[21]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i21.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i22 (.D(\Output_Data[1] ), 
            .SP(n3051), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[22]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i22.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i22.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_878__i4 (.D(n25[4]), .SP(n5509), .CK(Main_Clock), 
            .SR(n5707), .Q(Current_Bit[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_878__i4.REGSET = "RESET";
    defparam Current_Bit_878__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_878__i3 (.D(n25[3]), .SP(n5509), .CK(Main_Clock), 
            .SR(n5707), .Q(Current_Bit[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_878__i3.REGSET = "RESET";
    defparam Current_Bit_878__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_878__i2 (.D(n25[2]), .SP(n5509), .CK(Main_Clock), 
            .SR(n5707), .Q(Current_Bit[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_878__i2.REGSET = "RESET";
    defparam Current_Bit_878__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_878__i1 (.D(n25[1]), .SP(n5509), .CK(Main_Clock), 
            .SR(n5707), .Q(Current_Bit[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_878__i1.REGSET = "RESET";
    defparam Current_Bit_878__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i23 (.D(\Output_Data[0] ), 
            .SP(n3051), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[23]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i23.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i23.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_SPI_Data (.D(n7471), 
            .SP(n5888), .CK(Main_Clock), .SR(reset_n_N_203), .Q(o_DAC_MOSI_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_Data.REGSET = "RESET";
    defparam o_SPI_Data.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n8742_bdd_4_lut (.A(n8742), 
            .B(n8246), .C(n8245), .D(Current_Bit[2]), .Z(n8745));
    defparam n8742_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C (D)))+!A (B (C+!(D))))" *) LUT4 i1_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(n7682), .C(n2361[0]), .D(n2411), .Z(o_Ready_N_1102));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i1_4_lut.INIT = "0xc044";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 i4146_2_lut_4_lut (.A(Current_Bit[3]), 
            .B(Current_Bit[1]), .C(Current_Bit[0]), .D(Current_Bit[2]), 
            .Z(n25[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4146_2_lut_4_lut.INIT = "0x6aaa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut_117  (.A(Current_Bit[1]), 
            .B(n8248), .C(n8249), .D(Current_Bit[2]), .Z(n8742));
    defparam \Current_Bit[1]_bdd_4_lut_117 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i9 (.D(\Output_Data[14] ), 
            .SP(n3051), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[9]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i9.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i4142_2_lut_3_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .C(Current_Bit[2]), .Z(n6591));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4142_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!((B)+!A))" *) LUT4 i5577_2_lut (.A(n1925), .B(n1948), 
            .Z(n6114));
    defparam i5577_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i4139_2_lut_3_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .C(Current_Bit[2]), .Z(n25[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4139_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A (C (D))+!A !(B+!(C (D)))))" *) LUT4 i1_3_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(n2411), .C(n24), .D(Clock_Counter), .Z(n7663));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_3_lut_4_lut.INIT = "0x4fff";
    (* lut_function="(A+(B+!(C+(D))))" *) LUT4 i2_4_lut (.A(reset_n_N_203), 
            .B(DAC_Send), .C(n2910), .D(n7663), .Z(n5387));
    defparam i2_4_lut.INIT = "0xeeef";
    (* lut_function="(A (B (C)+!B (C (D)))+!A !(B+!(C (D))))" *) LUT4 i1_4_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(n2411), .C(n24), .D(\SM_DAC_Out[2] ), .Z(n4));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_4_lut_4_lut.INIT = "0xb080";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n8748_bdd_4_lut (.A(n8748), 
            .B(n8240), .C(n8239), .D(Current_Bit[2]), .Z(n8751));
    defparam n8748_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut  (.A(Current_Bit[1]), 
            .B(n8242), .C(n8243), .D(Current_Bit[2]), .Z(n8748));
    defparam \Current_Bit[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C+!(D)))))" *) LUT4 i2_3_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(\SM_DAC_Out[2] ), .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[3] ), 
            .Z(n22));
    defparam i2_3_lut_4_lut.INIT = "0x0102";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i2 (.D(\SM_DAC_Out[1] ), 
            .SP(n1925), .CK(Main_Clock), .SR(n6114), .Q(\SM_DAC_Out[2] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i2.REGSET = "RESET";
    defparam SM_DAC_Out_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5282_3_lut (.A(r_Data_To_Send[20]), 
            .B(r_Data_To_Send[21]), .C(Current_Bit[0]), .Z(n8242));
    defparam i5282_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5283_3_lut (.A(r_Data_To_Send[22]), 
            .B(r_Data_To_Send[23]), .C(Current_Bit[0]), .Z(n8243));
    defparam i5283_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5280_3_lut (.A(r_Data_To_Send[18]), 
            .B(r_Data_To_Send[19]), .C(Current_Bit[0]), .Z(n8240));
    defparam i5280_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+(C+(D)))+!A (B (C+(D))+!B (C (D)+!C !(D)))))" *) LUT4 i1_4_lut_4_lut_adj_428 (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[0] ), .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[3] ), 
            .Z(n24));
    defparam i1_4_lut_4_lut_adj_428.INIT = "0x0116";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C+!(D)))))" *) LUT4 i1_3_lut_4_lut_adj_429 (.A(\SM_DAC_Out[0] ), 
            .B(\SM_DAC_Out[3] ), .C(\SM_DAC_Out[2] ), .D(\SM_DAC_Out[1] ), 
            .Z(n2411));
    defparam i1_3_lut_4_lut_adj_429.INIT = "0x0102";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i4_4_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[3]), .C(Current_Bit[4]), .D(n6), .Z(n1965));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4_4_lut.INIT = "0x2000";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5279_3_lut (.A(r_Data_To_Send[16]), 
            .B(r_Data_To_Send[17]), .C(Current_Bit[0]), .Z(n8239));
    defparam i5279_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n8754_bdd_4_lut (.A(n8754), 
            .B(r_Data_To_Send[3]), .C(r_Data_To_Send[2]), .D(Current_Bit[2]), 
            .Z(n8757));
    defparam n8754_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i2_3_lut (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .C(n2411), .Z(n15));
    defparam i2_3_lut.INIT = "0xdfdf";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(Current_Bit[2]), .B(Current_Bit[0]), 
            .Z(n6));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[0]_bdd_4_lut  (.A(Current_Bit[0]), 
            .B(r_Data_To_Send[6]), .C(r_Data_To_Send[7]), .D(Current_Bit[2]), 
            .Z(n8754));
    defparam \Current_Bit[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(!(A+!(B)))" *) LUT4 i3701_2_lut (.A(DAC_Send), .B(\SM_DAC_Out[0] ), 
            .Z(n2361[0]));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i3701_2_lut.INIT = "0x4444";
    (* lut_function="(A+(B))" *) LUT4 i3869_2_lut (.A(\SM_DAC_Out[0] ), .B(n1965), 
            .Z(n6308));
    defparam i3869_2_lut.INIT = "0xeeee";
    (* lut_function="((B (C (D)))+!A)" *) LUT4 i1_4_lut_4_lut_adj_430 (.A(reset_n_c), 
            .B(Clock_Counter), .C(n15), .D(n4), .Z(n5469));
    defparam i1_4_lut_4_lut_adj_430.INIT = "0xd555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i3 (.D(n5813), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[3] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i3.REGSET = "RESET";
    defparam SM_DAC_Out_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i750_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(n2411), .Z(n2910));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i750_2_lut.INIT = "0x2222";
    (* lut_function="((B (C)+!B !((D)+!C))+!A)" *) LUT4 i396_4_lut_4_lut (.A(reset_n_c), 
            .B(n6304), .C(Clock_Counter), .D(n4882), .Z(n1925));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i396_4_lut_4_lut.INIT = "0xd5f5";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i2_3_lut_4_lut_adj_431 (.A(reset_n_c), 
            .B(n6304), .C(n4886), .D(Clock_Counter), .Z(n1948));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i2_3_lut_4_lut_adj_431.INIT = "0x2000";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5288_3_lut (.A(r_Data_To_Send[12]), 
            .B(r_Data_To_Send[13]), .C(Current_Bit[0]), .Z(n8248));
    defparam i5288_3_lut.INIT = "0xcaca";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i2_3_lut_adj_432 (.A(n2411), 
            .B(o_SPI_Data_N_1100), .C(\SM_DAC_Out[0] ), .Z(n7471));
    defparam i2_3_lut_adj_432.INIT = "0x0808";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i1 (.D(n7481), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[1] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i1.REGSET = "RESET";
    defparam SM_DAC_Out_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5289_3_lut (.A(r_Data_To_Send[14]), 
            .B(r_Data_To_Send[15]), .C(Current_Bit[0]), .Z(n8249));
    defparam i5289_3_lut.INIT = "0xcaca";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i0 (.D(n1932), 
            .SP(n1925), .CK(Main_Clock), .SR(n5589), .Q(\SM_DAC_Out[0] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i0.REGSET = "RESET";
    defparam SM_DAC_Out_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 Current_Bit_4__I_0_i31_4_lut (.A(n15_adj_1131), 
            .B(n8751), .C(Current_Bit[4]), .D(Current_Bit[3]), .Z(o_SPI_Data_N_1100));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i31_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5286_3_lut (.A(r_Data_To_Send[10]), 
            .B(r_Data_To_Send[11]), .C(Current_Bit[0]), .Z(n8246));
    defparam i5286_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 Current_Bit_4__I_0_i15_4_lut (.A(n8757), 
            .B(n8745), .C(Current_Bit[3]), .D(Current_Bit[1]), .Z(n15_adj_1131));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i15_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5285_3_lut (.A(r_Data_To_Send[8]), 
            .B(r_Data_To_Send[9]), .C(Current_Bit[0]), .Z(n8245));
    defparam i5285_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_Ready (.D(o_Ready_N_1102), 
            .SP(n5387), .CK(Main_Clock), .SR(reset_n_N_203), .Q(DAC_Ready));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_Ready.REGSET = "SET";
    defparam o_Ready.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_878__i0 (.D(n25[0]), .SP(n5509), .CK(Main_Clock), 
            .SR(n5707), .Q(Current_Bit[0]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_878__i0.REGSET = "RESET";
    defparam Current_Bit_878__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3151_2_lut (.A(n1925), .B(n1948), 
            .Z(n5589));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i3151_2_lut.INIT = "0x8888";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 i5584_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(n6310), .D(n5247), .Z(n1932));   /* synthesis lineinfo="@4(26[3],82[6])"*/
    defparam i5584_4_lut.INIT = "0xfdff";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i10 (.D(\Output_Data[13] ), 
            .SP(n3051), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[10]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i10.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i4153_3_lut (.A(Current_Bit[4]), 
            .B(Current_Bit[3]), .C(n6591), .Z(n25[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4153_3_lut.INIT = "0x6a6a";
    (* lut_function="((B (C)+!B (C+!(D)))+!A)" *) LUT4 i1_4_lut_adj_433 (.A(Clock_Counter), 
            .B(n7984), .C(n22), .D(n7970), .Z(o_DAC_SCK_c));
    defparam i1_4_lut_adj_433.INIT = "0xf5f7";
    (* lut_function="(A+(B+(C)))" *) LUT4 i5104_3_lut (.A(Current_Bit[2]), 
            .B(Current_Bit[1]), .C(Current_Bit[4]), .Z(n7984));
    defparam i5104_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i2 (.D(\Output_Data[21] ), 
            .SP(n3051), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[2]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i2.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i4_4_lut_adj_434 (.A(reset_n_c), 
            .B(\SM_DAC_Out[2] ), .C(Clock_Counter), .D(n6_adj_1132), .Z(n5509));
    defparam i4_4_lut_adj_434.INIT = "0x2000";
    (* lut_function="(A+(B))" *) LUT4 i5090_2_lut (.A(Current_Bit[3]), .B(Current_Bit[0]), 
            .Z(n7970));
    defparam i5090_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i3 (.D(\Output_Data[20] ), 
            .SP(n3051), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[3]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i3.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i3871_2_lut (.A(\SM_DAC_Out[0] ), .B(\SM_DAC_Out[3] ), 
            .Z(n6310));
    defparam i3871_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i6 (.D(\Output_Data[17] ), 
            .SP(n3051), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[6]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i6.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i7 (.D(\Output_Data[16] ), 
            .SP(n3051), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[7]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i7.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i8 (.D(\Output_Data[15] ), 
            .SP(n3051), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[8]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i8.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ Clock_Counter_c (.D(n5807), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Counter));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam Clock_Counter_c.REGSET = "RESET";
    defparam Clock_Counter_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B (C)+!B !(C (D)))))" *) LUT4 i1_4_lut_adj_435 (.A(\SM_DAC_Out[3] ), 
            .B(\SM_DAC_Out[1] ), .C(\SM_DAC_Out[0] ), .D(DAC_Send), .Z(n6_adj_1132));
    defparam i1_4_lut_adj_435.INIT = "0x1404";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_SPI_CS (.D(n2910), 
            .SP(n5469), .CK(Main_Clock), .SR(reset_n_N_203), .Q(o_DAC_CS_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_CS.REGSET = "SET";
    defparam o_SPI_CS.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i3865_2_lut (.A(\SM_DAC_Out[3] ), .B(\SM_DAC_Out[2] ), 
            .Z(n6304));
    defparam i3865_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i11 (.D(\Output_Data[12] ), 
            .SP(n3051), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[11]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i11.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i3_4_lut (.A(\SM_DAC_Out[3] ), 
            .B(n5254), .C(n5247), .D(n6084), .Z(n3051));
    defparam i3_4_lut.INIT = "0x0040";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_436 (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .Z(n5254));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_adj_436.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_437 (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n5247));
    defparam i1_2_lut_adj_437.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i3645_2_lut (.A(\SM_DAC_Out[2] ), .B(\SM_DAC_Out[1] ), 
            .Z(n6084));
    defparam i3645_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+((D)+!C)))" *) LUT4 i3269_4_lut (.A(n5509), .B(n8), 
            .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[0] ), .Z(n5707));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i3269_4_lut.INIT = "0xaa8a";
    (* lut_function="(A+(B))" *) LUT4 SM_DAC_Out_4__I_0_67_i8_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[3] ), .Z(n8));   /* synthesis lineinfo="@4(44[6],44[13])"*/
    defparam SM_DAC_Out_4__I_0_67_i8_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A))" *) LUT4 i4130_1_lut (.A(Current_Bit[0]), .Z(n25[0]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4130_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i4132_2_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .Z(n25[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4132_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i12 (.D(\Output_Data[11] ), 
            .SP(n3051), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[12]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i12.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i12.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module Adder
//

module Adder (output \Adder_Total[1][15] , input Main_Clock, input Adder_Clear, 
            input reset_n_c, output \Adder_Total[1][14] , output \Adder_Total[1][13] , 
            output \Adder_Total[1][12] , output \Adder_Total[1][17] , output \Adder_Total[1][16] , 
            output \Adder_Total[1][11] , output \Adder_Total[1][10] , output \Adder_Total[1][9] , 
            output \Adder_Total[1][8] , input \SM_Adder[0] , input [1:0]Adder_Start, 
            output n3047, output \Adder_Total[1][7] , output \Adder_Total[1][6] , 
            output \Adder_Total[1][0] , output \Adder_Total[1][5] , output \Adder_Total[1][4] , 
            output \Adder_Total[1][3] , output \Adder_Total[1][2] , output \Adder_Total[1][1] , 
            input GND_net, output \Working_Total[26] , output \Working_Total[27] , 
            output \Working_Total[24] , output \Working_Total[25] , output \Working_Total[22] , 
            output \Working_Total[23] , output \Working_Total[20] , output \Working_Total[21] , 
            output \Working_Total[18] , output \Working_Total[19] , output \Working_Total[16] , 
            output \Working_Total[17] , output \Working_Total[14] , output \Working_Total[15] , 
            output \Working_Total[12] , output \Working_Total[13] , output \Working_Total[10] , 
            output \Working_Total[11] , output \Working_Total[9] , input n5847, 
            input n5846, input n5845, input n5844, input n5843, input n5842, 
            input n5841, input n5840, input n5839, input n5838, input n5837, 
            input n5836, input n5835, input n5834, input n5833, input n5832, 
            input n5831, input n5830, input n5783, output n3049);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    wire n5739, n3085;
    wire [31:0]n167;
    
    wire n5737, n5735, n5733, n5745;
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@12(72[21],72[32])"*/
    
    wire n5743, n5741, n5731, n5729, n5727, n5725;
    wire [1:0]n8;
    wire [1:0]SM_Adder;   /* synthesis lineinfo="@3(20[12],20[20])"*/
    
    wire n5723, n5721, n5604, n5719, n5717, n5715, n5713, n5711, 
        n6731, n9439, n6729, n9409, n6727, n9406, n6725, n9403, 
        n6723, n9400, n6721, n9397, n6719, n9394, n6717, n9391, 
        n6715, n9388, n9385, VCC_net, GND_net_c;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i14 (.D(n5737), 
            .SP(n3085), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][14] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i3828_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n5737));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3828_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i13 (.D(n5735), 
            .SP(n3085), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][13] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i12 (.D(n5733), 
            .SP(n3085), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][12] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i3827_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n5735));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3827_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i18 (.D(n5745), 
            .SP(n3085), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [18]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i17 (.D(n5743), 
            .SP(n3085), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][17] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i16 (.D(n5741), 
            .SP(n3085), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][16] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i11 (.D(n5731), 
            .SP(n3085), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][11] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i10 (.D(n5729), 
            .SP(n3085), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][10] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i9 (.D(n5727), 
            .SP(n3085), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][9] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i8 (.D(n5725), 
            .SP(n3085), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][8] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ SM_Adder__i0 (.D(n8[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(SM_Adder[0]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut (.A(reset_n_c), 
            .B(Adder_Clear), .C(\SM_Adder[0] ), .D(Adder_Start[0]), .Z(n3047));
    defparam i2_3_lut_4_lut.INIT = "0x0200";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i7 (.D(n5723), 
            .SP(n3085), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][7] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i6 (.D(n5721), 
            .SP(n3085), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][6] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i0 (.D(n5604), 
            .SP(n3085), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][0] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i5 (.D(n5719), 
            .SP(n3085), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][5] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i4 (.D(n5717), 
            .SP(n3085), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][4] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i3 (.D(n5715), 
            .SP(n3085), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][3] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i2 (.D(n5713), 
            .SP(n3085), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][2] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i1 (.D(n5711), 
            .SP(n3085), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][1] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i2 (.D(n5847), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[10] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i2.REGSET = "RESET";
    defparam Working_Total__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3818_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n5717));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3818_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3717_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n5604));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3717_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3832_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n5745));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3832_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3819_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n5719));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3819_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3831_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n5743));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3831_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3820_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n5721));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3820_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3830_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n5741));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3830_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i3642_3_lut_3_lut (.A(SM_Adder[0]), 
            .B(reset_n_c), .C(Adder_Start[1]), .Z(n8[0]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3642_3_lut_3_lut.INIT = "0x4040";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[1][17] ), .C0(\Working_Total[26] ), 
        .D0(n6731), .CI0(n6731), .A1(GND_net), .B1(\Adder_Total[1] [18]), 
        .C1(\Working_Total[27] ), .D1(n9439), .CI1(n9439), .CO0(n9439), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[1][15] ), .C0(\Working_Total[24] ), 
        .D0(n6729), .CI0(n6729), .A1(GND_net), .B1(\Adder_Total[1][16] ), 
        .C1(\Working_Total[25] ), .D1(n9409), .CI1(n9409), .CO0(n9409), 
        .CO1(n6731), .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[1][13] ), .C0(\Working_Total[22] ), 
        .D0(n6727), .CI0(n6727), .A1(GND_net), .B1(\Adder_Total[1][14] ), 
        .C1(\Working_Total[23] ), .D1(n9406), .CI1(n9406), .CO0(n9406), 
        .CO1(n6729), .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[1][11] ), .C0(\Working_Total[20] ), 
        .D0(n6725), .CI0(n6725), .A1(GND_net), .B1(\Adder_Total[1][12] ), 
        .C1(\Working_Total[21] ), .D1(n9403), .CI1(n9403), .CO0(n9403), 
        .CO1(n6727), .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[1][9] ), .C0(\Working_Total[18] ), 
        .D0(n6723), .CI0(n6723), .A1(GND_net), .B1(\Adder_Total[1][10] ), 
        .C1(\Working_Total[19] ), .D1(n9400), .CI1(n9400), .CO0(n9400), 
        .CO1(n6725), .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i3826_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n5733));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3826_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[1][7] ), .C0(\Working_Total[16] ), 
        .D0(n6721), .CI0(n6721), .A1(GND_net), .B1(\Adder_Total[1][8] ), 
        .C1(\Working_Total[17] ), .D1(n9397), .CI1(n9397), .CO0(n9397), 
        .CO1(n6723), .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[1][5] ), .C0(\Working_Total[14] ), 
        .D0(n6719), .CI0(n6719), .A1(GND_net), .B1(\Adder_Total[1][6] ), 
        .C1(\Working_Total[15] ), .D1(n9394), .CI1(n9394), .CO0(n9394), 
        .CO1(n6721), .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[1][3] ), .C0(\Working_Total[12] ), 
        .D0(n6717), .CI0(n6717), .A1(GND_net), .B1(\Adder_Total[1][4] ), 
        .C1(\Working_Total[13] ), .D1(n9391), .CI1(n9391), .CO0(n9391), 
        .CO1(n6719), .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[1][1] ), .C0(\Working_Total[10] ), 
        .D0(n6715), .CI0(n6715), .A1(GND_net), .B1(\Adder_Total[1][2] ), 
        .C1(\Working_Total[11] ), .D1(n9388), .CI1(n9388), .CO0(n9388), 
        .CO1(n6717), .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[1][0] ), .C1(\Working_Total[9] ), .D1(n9385), 
        .CI1(n9385), .CO0(n9385), .CO1(n6715), .S1(n167[0]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i3825_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n5731));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3825_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i3 (.D(n5846), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[11] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i3.REGSET = "RESET";
    defparam Working_Total__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i4 (.D(n5845), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[12] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i4.REGSET = "RESET";
    defparam Working_Total__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i5 (.D(n5844), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[13] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i5.REGSET = "RESET";
    defparam Working_Total__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i6 (.D(n5843), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[14] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i6.REGSET = "RESET";
    defparam Working_Total__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i7 (.D(n5842), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[15] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i7.REGSET = "RESET";
    defparam Working_Total__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i8 (.D(n5841), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[16] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i8.REGSET = "RESET";
    defparam Working_Total__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i9 (.D(n5840), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[17] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i9.REGSET = "RESET";
    defparam Working_Total__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i10 (.D(n5839), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[18] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i10.REGSET = "RESET";
    defparam Working_Total__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i11 (.D(n5838), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[19] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i11.REGSET = "RESET";
    defparam Working_Total__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i12 (.D(n5837), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[20] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i12.REGSET = "RESET";
    defparam Working_Total__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i13 (.D(n5836), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[21] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i13.REGSET = "RESET";
    defparam Working_Total__i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3817_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n5715));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3817_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3816_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n5713));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3816_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3815_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n5711));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3815_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i14 (.D(n5835), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[22] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i14.REGSET = "RESET";
    defparam Working_Total__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i15 (.D(n5834), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[23] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i15.REGSET = "RESET";
    defparam Working_Total__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i16 (.D(n5833), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[24] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i16.REGSET = "RESET";
    defparam Working_Total__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i17 (.D(n5832), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[25] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i17.REGSET = "RESET";
    defparam Working_Total__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i18 (.D(n5831), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[26] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i18.REGSET = "RESET";
    defparam Working_Total__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i19 (.D(n5830), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[27] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i19.REGSET = "RESET";
    defparam Working_Total__i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i1 (.D(n5783), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[9] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i1.REGSET = "RESET";
    defparam Working_Total__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3824_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n5729));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3824_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3823_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n5727));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3823_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3822_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n5725));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3822_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3829_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n5739));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3829_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))" *) LUT4 i2337_2_lut (.A(SM_Adder[0]), .B(reset_n_c), 
            .Z(n3085));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i2337_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B))" *) LUT4 i3821_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n5723));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3821_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut_adj_427 (.A(reset_n_c), 
            .B(Adder_Clear), .C(SM_Adder[0]), .D(Adder_Start[1]), .Z(n3049));
    defparam i2_3_lut_4_lut_adj_427.INIT = "0x0200";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i15 (.D(n5739), 
            .SP(n3085), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][15] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module Adder_U0
//

module Adder_U0 (output \Adder_Total[0][10] , input Main_Clock, input Adder_Clear, 
            output \SM_Adder[0] , output \Adder_Total[0][11] , input reset_n_c, 
            output \Adder_Total[0][12] , output \Adder_Total[0][13] , output \Adder_Total[0][14] , 
            output \Adder_Total[0][15] , output \Adder_Total[0][16] , output \Adder_Total[0][17] , 
            output \Adder_Total[0][9] , input GND_net, output \Working_Total[26] , 
            output \Working_Total[27] , output \Adder_Total[0][0] , output \Working_Total[24] , 
            output \Working_Total[25] , output \Working_Total[22] , output \Working_Total[23] , 
            output \Working_Total[20] , output \Working_Total[21] , output \Working_Total[18] , 
            output \Working_Total[19] , output \Adder_Total[0][7] , output \Working_Total[16] , 
            output \Adder_Total[0][8] , output \Working_Total[17] , output \Adder_Total[0][5] , 
            output \Working_Total[14] , output \Adder_Total[0][6] , output \Working_Total[15] , 
            output \Adder_Total[0][3] , output \Working_Total[12] , output \Adder_Total[0][4] , 
            output \Working_Total[13] , output \Adder_Total[0][1] , output \Working_Total[10] , 
            output \Adder_Total[0][2] , output \Working_Total[11] , output \Working_Total[9] , 
            input [8:0]\Adder_Mult[0] , input [15:0]Sample_Value, output n25, 
            output n24, output n23, output n22, output n21, output n20, 
            output n19, output n18, output n17, output n16, output n15, 
            output n14, output n13, output n12, output n11, output n10, 
            output n9, output n8, output n7, input \Adder_Start[0] , 
            input n5806, input n5805, input n5804, input n5803, input n5802, 
            input n5801, input n5800, input n5799, input n5798, input n5797, 
            input n5796, input n5795, input n5794, input n5793, input n5792, 
            input n5791, input n5790, input n5789, input n5782);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    wire n5684, n3080;
    wire [1:0]n8_c;
    
    wire n5682;
    wire [31:0]n167;
    
    wire n5688, n5680, n5678, n5676, n5674, n5668, n5672, n5670, 
        n5702;
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@12(72[21],72[32])"*/
    
    wire n5586, n5700, n5686, n5698, n6698, n9502, n6696, n9499, 
        n6694, n9496, n6692, n9436, n6690, n9430, n6688, n9427, 
        n5696, n6686, n9424, n6684, n9421, n6682, n9418, n9415, 
        n5694, n5692, n5690, VCC_net, GND_net_c;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ SM_Adder__i0 (.D(n8_c[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(\SM_Adder[0] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i11 (.D(n5682), 
            .SP(n3080), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][11] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i12 (.D(n5680), 
            .SP(n3080), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][12] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i3776_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n5688));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3776_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i13 (.D(n5678), 
            .SP(n3080), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][13] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i14 (.D(n5676), 
            .SP(n3080), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][14] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i15 (.D(n5674), 
            .SP(n3080), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][15] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i16 (.D(n5672), 
            .SP(n3080), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][16] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i3766_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n5668));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3766_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i17 (.D(n5670), 
            .SP(n3080), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][17] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i18 (.D(n5668), 
            .SP(n3080), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [18]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i3773_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n5682));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3773_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3789_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n5702));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3789_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i9 (.D(n5686), 
            .SP(n3080), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][9] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lut_function="(A+!(B))" *) LUT4 i915_2_lut_2_lut (.A(\SM_Adder[0] ), 
            .B(reset_n_c), .Z(n3080));
    defparam i915_2_lut_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B))" *) LUT4 i3672_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n5586));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3672_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3787_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n5700));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3787_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i0 (.D(n5586), 
            .SP(n3080), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][0] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i3785_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n5698));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3785_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[0][17] ), .C0(\Working_Total[26] ), 
        .D0(n6698), .CI0(n6698), .A1(GND_net), .B1(\Adder_Total[0] [18]), 
        .C1(\Working_Total[27] ), .D1(n9502), .CI1(n9502), .CO0(n9502), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i1 (.D(n5702), 
            .SP(n3080), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][1] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[0][15] ), .C0(\Working_Total[24] ), 
        .D0(n6696), .CI0(n6696), .A1(GND_net), .B1(\Adder_Total[0][16] ), 
        .C1(\Working_Total[25] ), .D1(n9499), .CI1(n9499), .CO0(n9499), 
        .CO1(n6698), .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[0][13] ), .C0(\Working_Total[22] ), 
        .D0(n6694), .CI0(n6694), .A1(GND_net), .B1(\Adder_Total[0][14] ), 
        .C1(\Working_Total[23] ), .D1(n9496), .CI1(n9496), .CO0(n9496), 
        .CO1(n6696), .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[0][11] ), .C0(\Working_Total[20] ), 
        .D0(n6692), .CI0(n6692), .A1(GND_net), .B1(\Adder_Total[0][12] ), 
        .C1(\Working_Total[21] ), .D1(n9436), .CI1(n9436), .CO0(n9436), 
        .CO1(n6694), .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[0][9] ), .C0(\Working_Total[18] ), 
        .D0(n6690), .CI0(n6690), .A1(GND_net), .B1(\Adder_Total[0][10] ), 
        .C1(\Working_Total[19] ), .D1(n9430), .CI1(n9430), .CO0(n9430), 
        .CO1(n6692), .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[0][7] ), .C0(\Working_Total[16] ), 
        .D0(n6688), .CI0(n6688), .A1(GND_net), .B1(\Adder_Total[0][8] ), 
        .C1(\Working_Total[17] ), .D1(n9427), .CI1(n9427), .CO0(n9427), 
        .CO1(n6690), .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i3780_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n5696));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3780_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[0][5] ), .C0(\Working_Total[14] ), 
        .D0(n6686), .CI0(n6686), .A1(GND_net), .B1(\Adder_Total[0][6] ), 
        .C1(\Working_Total[15] ), .D1(n9424), .CI1(n9424), .CO0(n9424), 
        .CO1(n6688), .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[0][3] ), .C0(\Working_Total[12] ), 
        .D0(n6684), .CI0(n6684), .A1(GND_net), .B1(\Adder_Total[0][4] ), 
        .C1(\Working_Total[13] ), .D1(n9421), .CI1(n9421), .CO0(n9421), 
        .CO1(n6686), .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[0][1] ), .C0(\Working_Total[10] ), 
        .D0(n6682), .CI0(n6682), .A1(GND_net), .B1(\Adder_Total[0][2] ), 
        .C1(\Working_Total[11] ), .D1(n9418), .CI1(n9418), .CO0(n9418), 
        .CO1(n6684), .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[0][0] ), .C1(\Working_Total[9] ), .D1(n9415), 
        .CI1(n9415), .CO0(n9415), .CO1(n6682), .S1(n167[0]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i3779_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n5694));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3779_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i2 (.D(n5700), 
            .SP(n3080), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][2] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i3 (.D(n5698), 
            .SP(n3080), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][3] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i4 (.D(n5696), 
            .SP(n3080), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][4] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i5 (.D(n5694), 
            .SP(n3080), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][5] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i6 (.D(n5692), 
            .SP(n3080), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][6] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
          .A11(GND_net), .A10(GND_net), .A9(GND_net), .A8(\Adder_Mult[0] [8]), 
          .A7(\Adder_Mult[0] [7]), .A6(\Adder_Mult[0] [6]), .A5(\Adder_Mult[0] [5]), 
          .A4(\Adder_Mult[0] [4]), .A3(\Adder_Mult[0] [3]), .A2(\Adder_Mult[0] [2]), 
          .A1(\Adder_Mult[0] [1]), .A0(\Adder_Mult[0] [0]), .B15(Sample_Value[15]), 
          .B14(Sample_Value[14]), .B13(Sample_Value[13]), .B12(Sample_Value[12]), 
          .B11(Sample_Value[11]), .B10(Sample_Value[10]), .B9(Sample_Value[9]), 
          .B8(Sample_Value[8]), .B7(Sample_Value[7]), .B6(Sample_Value[6]), 
          .B5(Sample_Value[5]), .B4(Sample_Value[4]), .B3(Sample_Value[3]), 
          .B2(Sample_Value[2]), .B1(Sample_Value[1]), .B0(Sample_Value[0]), 
          .D15(GND_net), .D14(GND_net), .D13(GND_net), .D12(GND_net), 
          .D11(GND_net), .D10(GND_net), .D9(GND_net), .D8(GND_net), 
          .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), .D3(GND_net), 
          .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O27(n7), .O26(n8), .O25(n9), .O24(n10), 
          .O23(n11), .O22(n12), .O21(n13), .O20(n14), .O19(n15), .O18(n16), 
          .O17(n17), .O16(n18), .O15(n19), .O14(n20), .O13(n21), .O12(n22), 
          .O11(n23), .O10(n24), .O9(n25));   /* synthesis lineinfo="@3(40[25],40[46])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    (* lut_function="(A (B))" *) LUT4 i3772_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n5680));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3772_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i7 (.D(n5690), 
            .SP(n3080), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][7] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i2 (.D(n5806), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[10] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i2.REGSET = "RESET";
    defparam Working_Total__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i3634_3_lut_3_lut_3_lut (.A(\SM_Adder[0] ), 
            .B(reset_n_c), .C(\Adder_Start[0] ), .Z(n8_c[0]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3634_3_lut_3_lut_3_lut.INIT = "0x4040";
    (* lut_function="(A (B))" *) LUT4 i3771_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n5678));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3771_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3778_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n5692));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3778_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3777_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n5690));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3777_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i3 (.D(n5805), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[11] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i3.REGSET = "RESET";
    defparam Working_Total__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i4 (.D(n5804), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[12] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i4.REGSET = "RESET";
    defparam Working_Total__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i5 (.D(n5803), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[13] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i5.REGSET = "RESET";
    defparam Working_Total__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i6 (.D(n5802), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[14] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i6.REGSET = "RESET";
    defparam Working_Total__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i7 (.D(n5801), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[15] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i7.REGSET = "RESET";
    defparam Working_Total__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i8 (.D(n5800), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[16] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i8.REGSET = "RESET";
    defparam Working_Total__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i9 (.D(n5799), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[17] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i9.REGSET = "RESET";
    defparam Working_Total__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i10 (.D(n5798), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[18] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i10.REGSET = "RESET";
    defparam Working_Total__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i11 (.D(n5797), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[19] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i11.REGSET = "RESET";
    defparam Working_Total__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i12 (.D(n5796), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[20] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i12.REGSET = "RESET";
    defparam Working_Total__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i13 (.D(n5795), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[21] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i13.REGSET = "RESET";
    defparam Working_Total__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i14 (.D(n5794), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[22] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i14.REGSET = "RESET";
    defparam Working_Total__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i8 (.D(n5688), 
            .SP(n3080), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][8] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i15 (.D(n5793), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[23] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i15.REGSET = "RESET";
    defparam Working_Total__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i16 (.D(n5792), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[24] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i16.REGSET = "RESET";
    defparam Working_Total__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i17 (.D(n5791), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[25] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i17.REGSET = "RESET";
    defparam Working_Total__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i18 (.D(n5790), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[26] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i18.REGSET = "RESET";
    defparam Working_Total__i18.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3770_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n5676));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3770_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i19 (.D(n5789), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[27] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i19.REGSET = "RESET";
    defparam Working_Total__i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ Working_Total__i1 (.D(n5782), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[9] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i1.REGSET = "RESET";
    defparam Working_Total__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3769_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n5674));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3769_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3774_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n5684));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3774_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3775_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n5686));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3775_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3768_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n5672));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3768_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3767_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n5670));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3767_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i10 (.D(n5684), 
            .SP(n3080), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][10] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module ADC_SPI_In
//

module ADC_SPI_In (output CS_Stable, output SM_ADC_In, output [15:0]\ADC_Data[0] , 
            input reset_n_c, input Main_Clock, output \Receive_Byte[3] , 
            output \Receive_Byte[2] , output \Receive_Byte[1] , output \Receive_Byte[0] , 
            output \ADC_Data[1][0] , output \ADC_Data[1][1] , output \ADC_Data[1][2] , 
            output \ADC_Data[1][3] , output \ADC_Data[1][4] , output \ADC_Data[1][5] , 
            output \ADC_Data[1][6] , output n5374, output \ADC_Data[1][7] , 
            output \ADC_Data[1][8] , output \ADC_Data[2][0] , output \ADC_Data[2][1] , 
            output \ADC_Data[2][2] , output \ADC_Data[2][3] , output \ADC_Data[2][4] , 
            input i_ADC_Clock_c, input i_ADC_Data_c, output \ADC_Data[2][5] , 
            output \ADC_Data[2][6] , output \ADC_Data[2][7] , output \ADC_Data[2][8] , 
            output n5596, output n6086, input n5781, output ADC_Data_Received, 
            input n5822, input i_ADC_CS, input reset_n_N_203);
    
    (* is_clock=1 *) wire Clock_Stable;   /* synthesis lineinfo="@2(31[6],31[18])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@12(48[7],48[24])"*/
    
    wire n5256, Data_State, n5336;
    wire [2:0]n17;
    wire [2:0]Count_Stable;   /* synthesis lineinfo="@2(35[12],35[24])"*/
    
    wire n5773, n5335, n5342;
    wire [3:0]Receive_Bit;   /* synthesis lineinfo="@2(21[12],21[23])"*/
    
    wire o_Data_Received_N_626;
    wire [3:0]n402;
    
    wire n3072, n5622, n10, n4214, n5316, n5333, n5311, n5332, 
        n9, n5340, n5341, n5331, n5705, n5330, n5329, n5328, 
        n7417, n12, n5308, n5310, n5315, n5326, n5325, n5317;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(22[12],22[24])"*/
    wire [3:0]n409;
    
    wire n5339, n8, n9_adj_1124, n5324, i_ADC_CS_c, CS_State, CS_State_N_635, 
        n6167, n5313, n1, n12_adj_1125, Clock_State, CS_Stable_N_645, 
        n3870, n5323, n10_adj_1126, n5346, n5322, n7, n5321, n7416, 
        n6078, n9_adj_1127, n5344, n5345, n5337, n5309, n7427, 
        n7956, n5299, n12_adj_1128, n9_adj_1129, n5343, n5318, n3859, 
        n3868, n2, n4792, n5312, n5338, GND_net, VCC_net;
    
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n5256));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i1_2_lut.INIT = "0xbbbb";
    FD1P3XZ Count_Stable_876__i2 (.D(n17[2]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n5773), .Q(Count_Stable[2]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam Count_Stable_876__i2.REGSET = "RESET";
    defparam Count_Stable_876__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_876__i1 (.D(n17[1]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n5773), .Q(Count_Stable[1]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam Count_Stable_876__i1.REGSET = "RESET";
    defparam Count_Stable_876__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i15  (.D(Data_State), 
            .SP(n5335), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [14]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i15 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i15 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i7  (.D(Data_State), 
            .SP(n5342), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [6]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i7 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Receive_Bit_i0_i1 (.D(n402[1]), 
            .SP(n3072), .CK(Clock_Stable), .SR(n5622), .Q(Receive_Bit[1]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Bit_i0_i1.REGSET = "RESET";
    defparam Receive_Bit_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[3]), .D(Receive_Bit[2]), 
            .Z(o_Data_Received_N_626));   /* synthesis lineinfo="@2(92[22],92[40])"*/
    defparam i3_3_lut_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Receive_Bit_i0_i2 (.D(n402[2]), 
            .SP(n3072), .CK(Clock_Stable), .SR(n5622), .Q(Receive_Bit[2]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Bit_i0_i2.REGSET = "RESET";
    defparam Receive_Bit_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i4117_3_lut (.A(Count_Stable[2]), 
            .B(Count_Stable[1]), .C(Count_Stable[0]), .Z(n17[2]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam i4117_3_lut.INIT = "0x6a6a";
    (* lut_function="(A+(B))" *) LUT4 equal_851_i10_2_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .Z(n10));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_851_i10_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Receive_Bit_i0_i3 (.D(n402[3]), 
            .SP(n3072), .CK(Clock_Stable), .SR(n5622), .Q(Receive_Bit[3]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Bit_i0_i3.REGSET = "RESET";
    defparam Receive_Bit_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i16  (.D(Data_State), 
            .SP(n4214), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [15]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i16 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i16 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i17  (.D(Data_State), 
            .SP(n5316), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][0] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i17 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i17 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i18  (.D(Data_State), 
            .SP(n5333), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][1] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i18 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i18 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i19  (.D(Data_State), 
            .SP(n5311), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][2] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i19 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i19 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i20  (.D(Data_State), 
            .SP(n5332), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][3] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i20 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i20 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1022_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .Z(n402[2]));   /* synthesis lineinfo="@2(92[22],92[40])"*/
    defparam i1022_2_lut_3_lut.INIT = "0x7878";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i21  (.D(Data_State), 
            .SP(n5331), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][4] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i21 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i21 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i5671_2_lut (.A(n9), .B(n5340), 
            .Z(n5341));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5671_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i22  (.D(Data_State), 
            .SP(n5330), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][5] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i22 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i22 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3335_2_lut (.A(reset_n_c), .B(n5705), 
            .Z(n5773));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam i3335_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i23  (.D(Data_State), 
            .SP(n5329), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][6] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i23 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i23 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i24  (.D(Data_State), 
            .SP(n5328), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][7] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i24 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i24 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A (B+(C))))" *) LUT4 i1_3_lut_3_lut (.A(o_Data_Received_N_626), 
            .B(CS_Stable), .C(SM_ADC_In), .Z(n5374));
    defparam i1_3_lut_3_lut.INIT = "0x2323";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i25  (.D(Data_State), 
            .SP(n7417), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][8] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i25 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i25 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i33  (.D(Data_State), 
            .SP(n5315), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][0] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i33 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i33 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i5608_2_lut (.A(n12), .B(n5308), 
            .Z(n5310));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5608_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i34  (.D(Data_State), 
            .SP(n5326), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][1] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i34 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i34 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i8  (.D(Data_State), 
            .SP(n5341), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [7]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i8 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i35  (.D(Data_State), 
            .SP(n5310), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][2] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i35 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i35 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i36  (.D(Data_State), 
            .SP(n5325), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][3] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i36 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i36 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i9  (.D(Data_State), 
            .SP(n5317), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [8]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i9 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i10  (.D(Data_State), 
            .SP(n5339), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [9]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i10 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1051_2_lut_3_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .Z(n409[2]));   /* synthesis lineinfo="@2(95[24],95[43])"*/
    defparam i1051_2_lut_3_lut.INIT = "0x7878";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i37  (.D(Data_State), 
            .SP(n5324), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][4] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i37 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i37 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(Receive_Bit[0]), .D(n8), .Z(n5308));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xffbf";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1058_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[3]), 
            .Z(n409[3]));   /* synthesis lineinfo="@2(95[24],95[43])"*/
    defparam i1058_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A+(B+!(C)))" *) LUT4 equal_818_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1124));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_818_i9_2_lut_3_lut.INIT = "0xefef";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i38  (.D(Data_State), 
            .SP(n5323), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][5] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i38 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i38 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_CS_I_0_2_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .Z(CS_State_N_635));   /* synthesis lineinfo="@2(56[8],56[28])"*/
    defparam i_SPI_CS_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(A+!(B (C (D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_423 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(Receive_Bit[0]), .D(n6167), .Z(n5313));
    defparam i1_2_lut_3_lut_4_lut_adj_423.INIT = "0xbfff";
    (* lut_function="(!(A))" *) LUT4 i3899_1_lut (.A(Receive_Bit[0]), .Z(n1));
    defparam i3899_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+(B)))" *) LUT4 i5668_2_lut (.A(n12_adj_1125), .B(n5313), 
            .Z(n5317));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5668_2_lut.INIT = "0x1111";
    (* lut_function="(A+(B+(C)))" *) LUT4 equal_824_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_824_i9_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A ((C+(D))+!B)+!A (B+(C+(D))))" *) LUT4 i2_3_lut_4_lut (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(CS_Stable_N_645), .D(CS_State_N_635), 
            .Z(n5705));   /* synthesis lineinfo="@2(50[8],50[34])"*/
    defparam i2_3_lut_4_lut.INIT = "0xfff6";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_Data_I_0_2_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .Z(CS_Stable_N_645));   /* synthesis lineinfo="@2(53[8],53[32])"*/
    defparam i_SPI_Data_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1479_2_lut_3_lut (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(reset_n_c), .Z(n3870));   /* synthesis lineinfo="@2(50[8],50[34])"*/
    defparam i1479_2_lut_3_lut.INIT = "0x6060";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i39  (.D(Data_State), 
            .SP(n5322), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][6] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i39 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i39 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1029_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .D(Receive_Bit[3]), 
            .Z(n402[3]));   /* synthesis lineinfo="@2(92[22],92[40])"*/
    defparam i1029_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="((B)+!A)" *) LUT4 equal_801_i10_2_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .Z(n10_adj_1126));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_801_i10_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1015_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .Z(n402[1]));   /* synthesis lineinfo="@2(92[22],92[40])"*/
    defparam i1015_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i5689_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5340), .Z(n5346));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i5689_2_lut_3_lut_4_lut.INIT = "0x0040";
    (* lut_function="(!(A))" *) LUT4 i910_1_lut (.A(CS_Stable), .Z(n3072));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam i910_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i40  (.D(Data_State), 
            .SP(n5321), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][7] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i40 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i40 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B ((D)+!C)+!B !(C))))" *) LUT4 i5647_4_lut (.A(CS_Stable), 
            .B(n7), .C(SM_ADC_In), .D(o_Data_Received_N_626), .Z(n5622));
    defparam i5647_4_lut.INIT = "0x4505";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i4110_2_lut (.A(Count_Stable[1]), 
            .B(Count_Stable[0]), .Z(n17[1]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam i4110_2_lut.INIT = "0x6666";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 i3_4_lut (.A(\Receive_Byte[0] ), 
            .B(Receive_Byte[3]), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n7));
    defparam i3_4_lut.INIT = "0xfdff";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i41  (.D(Data_State), 
            .SP(n7416), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][8] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i41 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i41 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Receive_Byte_i0_i1 (.D(n409[1]), 
            .SP(n5374), .CK(Clock_Stable), .SR(n5596), .Q(Receive_Byte[1]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Byte_i0_i1.REGSET = "RESET";
    defparam Receive_Byte_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Receive_Byte_i0_i2 (.D(n409[2]), 
            .SP(n5374), .CK(Clock_Stable), .SR(n5596), .Q(Receive_Byte[2]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Byte_i0_i2.REGSET = "RESET";
    defparam Receive_Byte_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i5562_2_lut (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n6078));
    defparam i5562_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))" *) LUT4 i5614_2_lut (.A(n12), .B(n5313), 
            .Z(n5315));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5614_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Receive_Byte_i0_i3 (.D(n409[3]), 
            .SP(n5374), .CK(Clock_Stable), .SR(n5596), .Q(Receive_Byte[3]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Byte_i0_i3.REGSET = "RESET";
    defparam Receive_Byte_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ o_Data_Received (.D(n5781), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(ADC_Data_Received));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam o_Data_Received.REGSET = "RESET";
    defparam o_Data_Received.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i5680_2_lut (.A(n9_adj_1127), .B(n5340), 
            .Z(n5344));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5680_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i5683_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5340), .Z(n5345));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i5683_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(A+!(B))" *) LUT4 i3647_2_lut (.A(n7), .B(o_Data_Received_N_626), 
            .Z(n6086));
    defparam i3647_2_lut.INIT = "0xbbbb";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i11  (.D(Data_State), 
            .SP(n5309), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [10]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i11 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+(C))+!A (B+(C (D)))))" *) LUT4 i5644_4_lut (.A(n9), 
            .B(CS_Stable), .C(SM_ADC_In), .D(n12_adj_1125), .Z(n4214));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5644_4_lut.INIT = "0x0313";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5656_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1125), .D(n9_adj_1127), .Z(n5337));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5656_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Receive_Byte_i0_i0 (.D(n5822), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\Receive_Byte[0] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Byte_i0_i0.REGSET = "RESET";
    defparam Receive_Byte_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)))" *) LUT4 i5590_2_lut (.A(n7427), .B(reset_n_c), 
            .Z(n7956));
    defparam i5590_2_lut.INIT = "0x7777";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i1  (.D(Data_State), 
            .SP(n5318), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [0]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i1 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_adj_424 (.A(Receive_Bit[3]), 
            .B(n5299), .Z(n12_adj_1128));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i1_2_lut_adj_424.INIT = "0xdddd";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i3_4_lut_adj_425 (.A(Count_Stable[2]), 
            .B(Count_Stable[0]), .C(n5705), .D(Count_Stable[1]), .Z(n7427));
    defparam i3_4_lut_adj_425.INIT = "0xfeff";
    (* lut_function="(!(A+(B)))" *) LUT4 i5677_2_lut (.A(n9_adj_1129), .B(n5340), 
            .Z(n5343));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5677_2_lut.INIT = "0x1111";
    IB i_ADC_CS_pad (.I(i_ADC_CS), .O(i_ADC_CS_c));   /* synthesis lineinfo="@12(9[14],9[22])"*/
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5650_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1125), .D(n9_adj_1124), .Z(n5335));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5650_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5653_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1125), .D(n9_adj_1129), .Z(n5336));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5653_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ CS_Stable_c (.D(i_ADC_CS_c), 
            .SP(n7956), .CK(Main_Clock), .SR(reset_n_N_203), .Q(CS_Stable));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam CS_Stable_c.REGSET = "SET";
    defparam CS_Stable_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_876__i0 (.D(n17[0]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n5773), .Q(Count_Stable[0]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam Count_Stable_876__i0.REGSET = "RESET";
    defparam Count_Stable_876__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 equal_843_i12_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Bit[3]), .D(\Receive_Byte[0] ), 
            .Z(n12_adj_1125));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_843_i12_2_lut_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i3728_2_lut (.A(Receive_Bit[1]), .B(Receive_Bit[2]), 
            .Z(n6167));
    defparam i3728_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i5629_2_lut_3_lut (.A(n5256), 
            .B(n12_adj_1128), .C(n9_adj_1127), .Z(n5331));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5629_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i5635_2_lut_3_lut (.A(Receive_Bit[3]), 
            .B(n5299), .C(n5308), .Z(n5311));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5635_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1468_2_lut_3_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .C(reset_n_c), .Z(n3859));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam i1468_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i5580_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n10), .D(n5313), .Z(n7416));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i5580_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1477_2_lut_3_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .C(reset_n_c), .Z(n3868));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam i1477_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="((B+((D)+!C))+!A)" *) LUT4 equal_799_i12_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Bit[3]), .D(\Receive_Byte[0] ), 
            .Z(n12));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_799_i12_2_lut_3_lut_4_lut.INIT = "0xffdf";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i5626_2_lut_3_lut (.A(n5256), 
            .B(n12_adj_1128), .C(n9_adj_1129), .Z(n5330));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5626_2_lut_3_lut.INIT = "0x0101";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i2  (.D(Data_State), 
            .SP(n5346), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [1]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i2 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5587_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9), .Z(n5321));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5587_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i5641_2_lut_3_lut (.A(Receive_Bit[3]), 
            .B(n5299), .C(n5313), .Z(n5316));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5641_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5593_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1124), .Z(n5322));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5593_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i5558_2_lut_3_lut (.A(SM_ADC_In), 
            .B(n7), .C(o_Data_Received_N_626), .Z(n2));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5558_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5596_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1129), .Z(n5323));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5596_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i5623_2_lut_3_lut (.A(n5256), 
            .B(n12_adj_1128), .C(n9_adj_1124), .Z(n5329));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5623_2_lut_3_lut.INIT = "0x0101";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ SM_ADC_In_c (.D(n2), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(CS_Stable), .Q(SM_ADC_In));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam SM_ADC_In_c.REGSET = "RESET";
    defparam SM_ADC_In_c.SRMODE = "ASYNC";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5599_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1127), .Z(n5324));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5599_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B)))" *) LUT4 i5662_2_lut (.A(n12_adj_1125), .B(n5308), 
            .Z(n5309));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5662_2_lut.INIT = "0x1111";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Clock_State_c (.D(i_ADC_Clock_c), 
            .SP(n3870), .CK(Main_Clock), .SR(GND_net), .Q(Clock_State));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam Clock_State_c.REGSET = "RESET";
    defparam Clock_State_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i5620_2_lut_3_lut (.A(n5256), 
            .B(n12_adj_1128), .C(n9), .Z(n5328));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5620_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="((B+(C))+!A)" *) LUT4 equal_812_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1129));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_812_i9_2_lut_3_lut.INIT = "0xfdfd";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Data_State_c (.D(i_ADC_Data_c), 
            .SP(n3868), .CK(Main_Clock), .SR(GND_net), .Q(Data_State));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam Data_State_c.REGSET = "RESET";
    defparam Data_State_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ CS_State_c (.D(i_ADC_CS_c), 
            .SP(n3859), .CK(Main_Clock), .SR(GND_net), .Q(CS_State));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam CS_State_c.REGSET = "RESET";
    defparam CS_State_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Clock_Stable_c (.D(i_ADC_Clock_c), 
            .SP(n4792), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Stable));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam Clock_Stable_c.REGSET = "RESET";
    defparam Clock_Stable_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i3  (.D(Data_State), 
            .SP(n5312), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [2]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i3 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i5632_2_lut_3_lut_4_lut (.A(n5256), 
            .B(n12_adj_1128), .C(n8), .D(Receive_Bit[0]), .Z(n5332));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5632_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="((B+!(C))+!A)" *) LUT4 equal_850_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1127));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_850_i9_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5638_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n6167), .C(n12_adj_1128), .D(n5256), .Z(n5333));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i5638_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A+!(B))" *) LUT4 equal_798_i8_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .Z(n8));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_798_i8_2_lut.INIT = "0xbbbb";
    (* lut_function="(!((B)+!A))" *) LUT4 i2_2_lut (.A(reset_n_c), .B(n7427), 
            .Z(n4792));
    defparam i2_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5665_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n6167), .C(n12_adj_1125), .D(n5256), .Z(n5339));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i5665_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A+(B+!(C)))" *) LUT4 i1_2_lut_3_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(\Receive_Byte[0] ), .Z(n5299));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i1_2_lut_3_lut.INIT = "0xefef";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i5686_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n5308), .D(n10_adj_1126), .Z(n5312));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i5686_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i12  (.D(Data_State), 
            .SP(n5338), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [11]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i12 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i4  (.D(Data_State), 
            .SP(n5345), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [3]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i4 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i5568_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n5313), .D(n10_adj_1126), .Z(n5318));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i5568_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_426 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n5256), .D(n10_adj_1126), .Z(n5340));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_426.INIT = "0xfffe";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5611_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n6167), .C(n12), .D(n5256), .Z(n5326));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i5611_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i13  (.D(Data_State), 
            .SP(n5337), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [12]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i13 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i13 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Receive_Bit_i0_i0 (.D(n1), 
            .SP(n3072), .CK(Clock_Stable), .SR(n6078), .Q(Receive_Bit[0]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Bit_i0_i0.REGSET = "SET";
    defparam Receive_Bit_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i5602_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8), .C(n12), .D(n5256), .Z(n5325));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i5602_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i5  (.D(Data_State), 
            .SP(n5344), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [4]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i5 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i5617_3_lut (.A(n5299), .B(n5313), 
            .C(Receive_Bit[3]), .Z(n7417));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5617_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i5659_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8), .C(n12_adj_1125), .D(n5256), .Z(n5338));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i5659_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A))" *) LUT4 i4108_1_lut (.A(Count_Stable[0]), .Z(n17[0]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam i4108_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i6  (.D(Data_State), 
            .SP(n5343), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [5]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i6 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1044_2_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .Z(n409[1]));   /* synthesis lineinfo="@2(95[24],95[43])"*/
    defparam i1044_2_lut.INIT = "0x6666";
    (* lut_function="(!((B (C))+!A))" *) LUT4 i3145_3_lut (.A(n5374), .B(n7), 
            .C(SM_ADC_In), .Z(n5596));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i3145_3_lut.INIT = "0x2a2a";
    (* lut_function="(!(A+(B)))" *) LUT4 i5674_2_lut (.A(n9_adj_1124), .B(n5340), 
            .Z(n5342));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5674_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i14  (.D(Data_State), 
            .SP(n5336), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [13]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i14 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i14 .SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module Sample_Position
//

module Sample_Position (input n5937, input Main_Clock, input reset_n_N_203, 
            input n6448, input \SM_Sample_Position_2__N_328[0] , output [2:0]SM_Sample_Position, 
            input n7, input n7475, output Freq_Too_High, input reset_n_c, 
            input [15:0]Frequency, input Next_Sample, input n7948, output \Accumulated_Frequency[2] , 
            output \Accumulated_Frequency[0] , output \Accumulated_Frequency[13] , 
            output \Accumulated_Frequency[14] , output \Accumulated_Frequency[11] , 
            output \Accumulated_Frequency[12] , output Sample_Ready, output \Accumulated_Frequency[9] , 
            output \Accumulated_Frequency[10] , input GND_net, output \Accumulated_Frequency[15] , 
            output \Accumulated_Frequency[7] , output \Accumulated_Frequency[8] , 
            output \Accumulated_Frequency[5] , output \Accumulated_Frequency[6] , 
            output n8, input VCC_net, input [7:0]Harmonic, output [15:0]Sample_Value);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    wire [15:0]n87;
    wire [15:0]Sample_Position;   /* synthesis lineinfo="@9(23[13],23[28])"*/
    wire [10:0]LUT_Pos;   /* synthesis lineinfo="@9(24[13],24[20])"*/
    
    wire n5357, n7631, n3, Sample_Pos_WE, n5290, n7110, n7627, 
        n7071;
    wire [15:0]Accumulated_Frequency;   /* synthesis lineinfo="@9(49[13],49[34])"*/
    
    wire n6540, n6538, n6544, n6542, n7114, n6546, n7108, n7099, 
        n7081, n2, n6520;
    wire [2:0]SM_Sample_Position_2__N_328;
    
    wire n5447, n6518, n6524, n6522, n7102, n5359, n7105, n7093, 
        n7097, n7087, n6528, n6526;
    wire [15:0]n69;
    
    wire n7090, n6679, n9541;
    wire [15:0]Sample_Pos_Read;   /* synthesis lineinfo="@9(22[14],22[29])"*/
    
    wire n7079, n6677, n9538, n6675, n9535, n6673, n9532, n7084, 
        n6671, n9529, n6669, n9526, n6667, n9523, n6665, n9520, 
        n9412, n6662, n9619, n7073, n6516, n6660, n9616, n6658, 
        n9613, n6656, n9610, n6654, n9607, n6532, n6530, n6652, 
        n9604, n6536, n6534, n6650, n9601, n6648, n9598, n9544, 
        n7068, n2_adj_1123, VCC_net_c, GND_net_c;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i0 (.D(Sample_Position[5]), 
            .SP(n6448), .CK(Main_Clock), .SR(reset_n_N_203), .Q(LUT_Pos[0]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i0.REGSET = "RESET";
    defparam LUT_Pos__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ SM_Sample_Position__i0 (.D(\SM_Sample_Position_2__N_328[0] ), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_203), .Q(SM_Sample_Position[0]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam SM_Sample_Position__i0.REGSET = "RESET";
    defparam SM_Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ SM_Sample_Position__i2 (.D(SM_Sample_Position[0]), 
            .SP(n5357), .CK(Main_Clock), .SR(n7631), .Q(SM_Sample_Position[2]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam SM_Sample_Position__i2.REGSET = "RESET";
    defparam SM_Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Pos_WE_c (.D(n3), 
            .SP(n7), .CK(Main_Clock), .SR(reset_n_N_203), .Q(Sample_Pos_WE));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Pos_WE_c.REGSET = "RESET";
    defparam Sample_Pos_WE_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ o_Freq_Too_High (.D(SM_Sample_Position[2]), 
            .SP(n7475), .CK(Main_Clock), .SR(reset_n_N_203), .Q(Freq_Too_High));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam o_Freq_Too_High.REGSET = "RESET";
    defparam o_Freq_Too_High.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ SM_Sample_Position__i1 (.D(SM_Sample_Position_2__N_328[1]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_203), .Q(SM_Sample_Position[1]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam SM_Sample_Position__i1.REGSET = "RESET";
    defparam SM_Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(SM_Sample_Position[0]), 
            .Z(n5290));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4391_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[13]), .Z(n7110));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4391_2_lut.INIT = "0x4444";
    (* lut_function="(A (((D)+!C)+!B)+!A ((D)+!C))" *) LUT4 i2_3_lut_4_lut (.A(Next_Sample), 
            .B(n7948), .C(SM_Sample_Position[2]), .D(reset_n_N_203), .Z(n5357));
    defparam i2_3_lut_4_lut.INIT = "0xff2f";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A (C))" *) LUT4 i1_3_lut_4_lut (.A(Next_Sample), 
            .B(n7948), .C(reset_n_N_203), .D(SM_Sample_Position[2]), .Z(n7627));
    defparam i1_3_lut_4_lut.INIT = "0xf2f0";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4352_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[14]), .Z(n7071));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4352_2_lut.INIT = "0x4444";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4366_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5290), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[3]), 
            .Z(n6540));
    defparam i4366_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4369_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5290), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[4]), 
            .Z(n6538));
    defparam i4369_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4358_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5290), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[1]), 
            .Z(n6544));
    defparam i4358_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4363_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5290), .C(SM_Sample_Position[2]), .D(\Accumulated_Frequency[2] ), 
            .Z(n6542));
    defparam i4363_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4395_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[11]), .Z(n7114));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4395_2_lut.INIT = "0x4444";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4396_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5290), .C(SM_Sample_Position[2]), .D(\Accumulated_Frequency[0] ), 
            .Z(n6546));
    defparam i4396_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4389_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[12]), .Z(n7108));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4389_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4380_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[9]), .Z(n7099));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4380_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4362_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[10]), .Z(n7081));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4362_2_lut.INIT = "0x4444";
    (* lut_function="(!((B)+!A))" *) LUT4 i3744_2_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .Z(n3));   /* synthesis lineinfo="@9(71[4],127[11])"*/
    defparam i3744_2_lut.INIT = "0x2222";
    (* lut_function="(A+!(B+!(C+!(D))))" *) LUT4 i1_4_lut (.A(reset_n_N_203), 
            .B(SM_Sample_Position[1]), .C(n2), .D(SM_Sample_Position[2]), 
            .Z(n7631));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i1_4_lut.INIT = "0xbabb";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4357_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5290), .C(SM_Sample_Position[2]), .D(\Accumulated_Frequency[13] ), 
            .Z(n6520));
    defparam i4357_2_lut_4_lut.INIT = "0xfe00";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ o_Sample_Ready (.D(SM_Sample_Position[1]), 
            .SP(n5359), .CK(Main_Clock), .SR(n7627), .Q(Sample_Ready));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam o_Sample_Ready.REGSET = "RESET";
    defparam o_Sample_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+((D)+!C))+!A (B)))" *) LUT4 i5605_4_lut (.A(SM_Sample_Position[2]), 
            .B(n5290), .C(Next_Sample), .D(SM_Sample_Position[1]), .Z(n5447));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i5605_4_lut.INIT = "0x1131";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4392_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5290), .C(SM_Sample_Position[2]), .D(\Accumulated_Frequency[14] ), 
            .Z(n6518));
    defparam i4392_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4376_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5290), .C(SM_Sample_Position[2]), .D(\Accumulated_Frequency[11] ), 
            .Z(n6524));
    defparam i4376_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4350_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5290), .C(SM_Sample_Position[2]), .D(\Accumulated_Frequency[12] ), 
            .Z(n6522));
    defparam i4350_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4383_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[7]), .Z(n7102));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4383_2_lut.INIT = "0x4444";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i10 (.D(Sample_Position[15]), 
            .SP(n6448), .CK(Main_Clock), .SR(reset_n_N_203), .Q(LUT_Pos[10]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i10.REGSET = "RESET";
    defparam LUT_Pos__i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4386_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[8]), .Z(n7105));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4386_2_lut.INIT = "0x4444";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i9 (.D(Sample_Position[14]), 
            .SP(n6448), .CK(Main_Clock), .SR(reset_n_N_203), .Q(LUT_Pos[9]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i9.REGSET = "RESET";
    defparam LUT_Pos__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i8 (.D(Sample_Position[13]), 
            .SP(n6448), .CK(Main_Clock), .SR(reset_n_N_203), .Q(LUT_Pos[8]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i8.REGSET = "RESET";
    defparam LUT_Pos__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i7 (.D(Sample_Position[12]), 
            .SP(n6448), .CK(Main_Clock), .SR(reset_n_N_203), .Q(LUT_Pos[7]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i7.REGSET = "RESET";
    defparam LUT_Pos__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(Next_Sample), .B(SM_Sample_Position[0]), 
            .Z(n2));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i1_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i6 (.D(Sample_Position[11]), 
            .SP(n6448), .CK(Main_Clock), .SR(reset_n_N_203), .Q(LUT_Pos[6]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i6.REGSET = "RESET";
    defparam LUT_Pos__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i5 (.D(Sample_Position[10]), 
            .SP(n6448), .CK(Main_Clock), .SR(reset_n_N_203), .Q(LUT_Pos[5]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i5.REGSET = "RESET";
    defparam LUT_Pos__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i4 (.D(Sample_Position[9]), 
            .SP(n6448), .CK(Main_Clock), .SR(reset_n_N_203), .Q(LUT_Pos[4]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i4.REGSET = "RESET";
    defparam LUT_Pos__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i3 (.D(Sample_Position[8]), 
            .SP(n6448), .CK(Main_Clock), .SR(reset_n_N_203), .Q(LUT_Pos[3]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i3.REGSET = "RESET";
    defparam LUT_Pos__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i2 (.D(Sample_Position[7]), 
            .SP(n6448), .CK(Main_Clock), .SR(reset_n_N_203), .Q(LUT_Pos[2]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i2.REGSET = "RESET";
    defparam LUT_Pos__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i1 (.D(Sample_Position[6]), 
            .SP(n6448), .CK(Main_Clock), .SR(reset_n_N_203), .Q(LUT_Pos[1]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i1.REGSET = "RESET";
    defparam LUT_Pos__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i15 (.D(n87[15]), 
            .SP(n5937), .CK(Main_Clock), .SR(reset_n_N_203), .Q(Sample_Position[15]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i15.REGSET = "RESET";
    defparam Sample_Position__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i14 (.D(n87[14]), 
            .SP(n5937), .CK(Main_Clock), .SR(reset_n_N_203), .Q(Sample_Position[14]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i14.REGSET = "RESET";
    defparam Sample_Position__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i13 (.D(n87[13]), 
            .SP(n5937), .CK(Main_Clock), .SR(reset_n_N_203), .Q(Sample_Position[13]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i13.REGSET = "RESET";
    defparam Sample_Position__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i12 (.D(n87[12]), 
            .SP(n5937), .CK(Main_Clock), .SR(reset_n_N_203), .Q(Sample_Position[12]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i12.REGSET = "RESET";
    defparam Sample_Position__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i11 (.D(n87[11]), 
            .SP(n5937), .CK(Main_Clock), .SR(reset_n_N_203), .Q(Sample_Position[11]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i11.REGSET = "RESET";
    defparam Sample_Position__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i10 (.D(n87[10]), 
            .SP(n5937), .CK(Main_Clock), .SR(reset_n_N_203), .Q(Sample_Position[10]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i10.REGSET = "RESET";
    defparam Sample_Position__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i9 (.D(n87[9]), 
            .SP(n5937), .CK(Main_Clock), .SR(reset_n_N_203), .Q(Sample_Position[9]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i9.REGSET = "RESET";
    defparam Sample_Position__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i8 (.D(n87[8]), 
            .SP(n5937), .CK(Main_Clock), .SR(reset_n_N_203), .Q(Sample_Position[8]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i8.REGSET = "RESET";
    defparam Sample_Position__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i7 (.D(n87[7]), 
            .SP(n5937), .CK(Main_Clock), .SR(reset_n_N_203), .Q(Sample_Position[7]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i7.REGSET = "RESET";
    defparam Sample_Position__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i6 (.D(n87[6]), 
            .SP(n5937), .CK(Main_Clock), .SR(reset_n_N_203), .Q(Sample_Position[6]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i6.REGSET = "RESET";
    defparam Sample_Position__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i5 (.D(n87[5]), 
            .SP(n5937), .CK(Main_Clock), .SR(reset_n_N_203), .Q(Sample_Position[5]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i5.REGSET = "RESET";
    defparam Sample_Position__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i4 (.D(n87[4]), 
            .SP(n5937), .CK(Main_Clock), .SR(reset_n_N_203), .Q(Sample_Position[4]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i4.REGSET = "RESET";
    defparam Sample_Position__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i3 (.D(n87[3]), 
            .SP(n5937), .CK(Main_Clock), .SR(reset_n_N_203), .Q(Sample_Position[3]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i3.REGSET = "RESET";
    defparam Sample_Position__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i2 (.D(n87[2]), 
            .SP(n5937), .CK(Main_Clock), .SR(reset_n_N_203), .Q(Sample_Position[2]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i2.REGSET = "RESET";
    defparam Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i1 (.D(n87[1]), 
            .SP(n5937), .CK(Main_Clock), .SR(reset_n_N_203), .Q(Sample_Position[1]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i1.REGSET = "RESET";
    defparam Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_877__i0 (.D(n69[0]), 
            .SP(n5447), .CK(Main_Clock), .SR(GND_net_c), .Q(\Accumulated_Frequency[0] ));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877__i0.REGSET = "RESET";
    defparam Accumulated_Frequency_877__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4374_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[5]), .Z(n7093));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4374_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4378_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[6]), .Z(n7097));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4378_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4368_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[3]), .Z(n7087));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4368_2_lut.INIT = "0x4444";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4347_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5290), .C(SM_Sample_Position[2]), .D(\Accumulated_Frequency[9] ), 
            .Z(n6528));
    defparam i4347_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4387_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5290), .C(SM_Sample_Position[2]), .D(\Accumulated_Frequency[10] ), 
            .Z(n6526));
    defparam i4387_2_lut_4_lut.INIT = "0xfe00";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_877__i1 (.D(n69[1]), 
            .SP(n5447), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[1]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877__i1.REGSET = "RESET";
    defparam Accumulated_Frequency_877__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4371_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[4]), .Z(n7090));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4371_2_lut.INIT = "0x4444";
    FA2 add_3_add_5_17 (.A0(GND_net), .B0(Sample_Pos_Read[15]), .C0(\Accumulated_Frequency[15] ), 
        .D0(n6679), .CI0(n6679), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9541), .CI1(n9541), .CO0(n9541), .S0(n87[15]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_17.INIT0 = "0xc33c";
    defparam add_3_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4360_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[1]), .Z(n7079));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4360_2_lut.INIT = "0x4444";
    FA2 add_3_add_5_15 (.A0(GND_net), .B0(Sample_Pos_Read[13]), .C0(\Accumulated_Frequency[13] ), 
        .D0(n6677), .CI0(n6677), .A1(GND_net), .B1(Sample_Pos_Read[14]), 
        .C1(\Accumulated_Frequency[14] ), .D1(n9538), .CI1(n9538), .CO0(n9538), 
        .CO1(n6679), .S0(n87[13]), .S1(n87[14]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_15.INIT0 = "0xc33c";
    defparam add_3_add_5_15.INIT1 = "0xc33c";
    FA2 add_3_add_5_13 (.A0(GND_net), .B0(Sample_Pos_Read[11]), .C0(\Accumulated_Frequency[11] ), 
        .D0(n6675), .CI0(n6675), .A1(GND_net), .B1(Sample_Pos_Read[12]), 
        .C1(\Accumulated_Frequency[12] ), .D1(n9535), .CI1(n9535), .CO0(n9535), 
        .CO1(n6677), .S0(n87[11]), .S1(n87[12]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_13.INIT0 = "0xc33c";
    defparam add_3_add_5_13.INIT1 = "0xc33c";
    FA2 add_3_add_5_11 (.A0(GND_net), .B0(Sample_Pos_Read[9]), .C0(\Accumulated_Frequency[9] ), 
        .D0(n6673), .CI0(n6673), .A1(GND_net), .B1(Sample_Pos_Read[10]), 
        .C1(\Accumulated_Frequency[10] ), .D1(n9532), .CI1(n9532), .CO0(n9532), 
        .CO1(n6675), .S0(n87[9]), .S1(n87[10]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_11.INIT0 = "0xc33c";
    defparam add_3_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4365_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[2]), .Z(n7084));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4365_2_lut.INIT = "0x4444";
    FA2 add_3_add_5_9 (.A0(GND_net), .B0(Sample_Pos_Read[7]), .C0(\Accumulated_Frequency[7] ), 
        .D0(n6671), .CI0(n6671), .A1(GND_net), .B1(Sample_Pos_Read[8]), 
        .C1(\Accumulated_Frequency[8] ), .D1(n9529), .CI1(n9529), .CO0(n9529), 
        .CO1(n6673), .S0(n87[7]), .S1(n87[8]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_9.INIT0 = "0xc33c";
    defparam add_3_add_5_9.INIT1 = "0xc33c";
    FA2 add_3_add_5_7 (.A0(GND_net), .B0(Sample_Pos_Read[5]), .C0(\Accumulated_Frequency[5] ), 
        .D0(n6669), .CI0(n6669), .A1(GND_net), .B1(Sample_Pos_Read[6]), 
        .C1(\Accumulated_Frequency[6] ), .D1(n9526), .CI1(n9526), .CO0(n9526), 
        .CO1(n6671), .S0(n87[5]), .S1(n87[6]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_7.INIT0 = "0xc33c";
    defparam add_3_add_5_7.INIT1 = "0xc33c";
    FA2 add_3_add_5_5 (.A0(GND_net), .B0(Sample_Pos_Read[3]), .C0(Accumulated_Frequency[3]), 
        .D0(n6667), .CI0(n6667), .A1(GND_net), .B1(Sample_Pos_Read[4]), 
        .C1(Accumulated_Frequency[4]), .D1(n9523), .CI1(n9523), .CO0(n9523), 
        .CO1(n6669), .S0(n87[3]), .S1(n87[4]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_5.INIT0 = "0xc33c";
    defparam add_3_add_5_5.INIT1 = "0xc33c";
    FA2 add_3_add_5_3 (.A0(GND_net), .B0(Sample_Pos_Read[1]), .C0(Accumulated_Frequency[1]), 
        .D0(n6665), .CI0(n6665), .A1(GND_net), .B1(Sample_Pos_Read[2]), 
        .C1(\Accumulated_Frequency[2] ), .D1(n9520), .CI1(n9520), .CO0(n9520), 
        .CO1(n6667), .S0(n87[1]), .S1(n87[2]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_3.INIT0 = "0xc33c";
    defparam add_3_add_5_3.INIT1 = "0xc33c";
    FA2 add_3_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Pos_Read[0]), .C1(\Accumulated_Frequency[0] ), .D1(n9412), 
        .CI1(n9412), .CO0(n9412), .CO1(n6665), .S1(n87[0]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_1.INIT0 = "0xc33c";
    defparam add_3_add_5_1.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_877_add_4_17 (.A0(GND_net), .B0(n7073), .C0(n6516), 
        .D0(n6662), .CI0(n6662), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9619), .CI1(n9619), .CO0(n9619), .S0(n69[15]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877_add_4_17.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_877_add_4_17.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_877_add_4_15 (.A0(GND_net), .B0(n7110), .C0(n6520), 
        .D0(n6660), .CI0(n6660), .A1(GND_net), .B1(n7071), .C1(n6518), 
        .D1(n9616), .CI1(n9616), .CO0(n9616), .CO1(n6662), .S0(n69[13]), 
        .S1(n69[14]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877_add_4_15.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_877_add_4_15.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_877_add_4_13 (.A0(GND_net), .B0(n7114), .C0(n6524), 
        .D0(n6658), .CI0(n6658), .A1(GND_net), .B1(n7108), .C1(n6522), 
        .D1(n9613), .CI1(n9613), .CO0(n9613), .CO1(n6660), .S0(n69[11]), 
        .S1(n69[12]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877_add_4_13.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_877_add_4_13.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_877_add_4_11 (.A0(GND_net), .B0(n7099), .C0(n6528), 
        .D0(n6656), .CI0(n6656), .A1(GND_net), .B1(n7081), .C1(n6526), 
        .D1(n9610), .CI1(n9610), .CO0(n9610), .CO1(n6658), .S0(n69[9]), 
        .S1(n69[10]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877_add_4_11.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_877_add_4_11.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_877_add_4_9 (.A0(GND_net), .B0(n7102), .C0(n6532), 
        .D0(n6654), .CI0(n6654), .A1(GND_net), .B1(n7105), .C1(n6530), 
        .D1(n9607), .CI1(n9607), .CO0(n9607), .CO1(n6656), .S0(n69[7]), 
        .S1(n69[8]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877_add_4_9.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_877_add_4_9.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_877_add_4_7 (.A0(GND_net), .B0(n7093), .C0(n6536), 
        .D0(n6652), .CI0(n6652), .A1(GND_net), .B1(n7097), .C1(n6534), 
        .D1(n9604), .CI1(n9604), .CO0(n9604), .CO1(n6654), .S0(n69[5]), 
        .S1(n69[6]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877_add_4_7.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_877_add_4_7.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_877_add_4_5 (.A0(GND_net), .B0(n7087), .C0(n6540), 
        .D0(n6650), .CI0(n6650), .A1(GND_net), .B1(n7090), .C1(n6538), 
        .D1(n9601), .CI1(n9601), .CO0(n9601), .CO1(n6652), .S0(n69[3]), 
        .S1(n69[4]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877_add_4_5.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_877_add_4_5.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_877_add_4_3 (.A0(GND_net), .B0(n7079), .C0(n6544), 
        .D0(n6648), .CI0(n6648), .A1(GND_net), .B1(n7084), .C1(n6542), 
        .D1(n9598), .CI1(n9598), .CO0(n9598), .CO1(n6650), .S0(n69[1]), 
        .S1(n69[2]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877_add_4_3.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_877_add_4_3.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_877_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(n7068), .C1(n6546), .D1(n9544), .CI1(n9544), 
        .CO0(n9544), .CO1(n6648), .S1(n69[0]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877_add_4_1.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_877_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4381_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5290), .C(SM_Sample_Position[2]), .D(\Accumulated_Frequency[7] ), 
            .Z(n6532));
    defparam i4381_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4349_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[0]), .Z(n7068));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4349_2_lut.INIT = "0x4444";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_877__i2 (.D(n69[2]), 
            .SP(n5447), .CK(Main_Clock), .SR(GND_net_c), .Q(\Accumulated_Frequency[2] ));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877__i2.REGSET = "RESET";
    defparam Accumulated_Frequency_877__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B !(C))+!A (B))" *) LUT4 mux_23_Mux_1_i7_3_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .Z(SM_Sample_Position_2__N_328[1]));   /* synthesis lineinfo="@9(71[4],127[11])"*/
    defparam mux_23_Mux_1_i7_3_lut.INIT = "0xc6c6";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_877__i3 (.D(n69[3]), 
            .SP(n5447), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[3]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877__i3.REGSET = "RESET";
    defparam Accumulated_Frequency_877__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_877__i4 (.D(n69[4]), 
            .SP(n5447), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[4]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877__i4.REGSET = "RESET";
    defparam Accumulated_Frequency_877__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_877__i5 (.D(n69[5]), 
            .SP(n5447), .CK(Main_Clock), .SR(GND_net_c), .Q(\Accumulated_Frequency[5] ));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877__i5.REGSET = "RESET";
    defparam Accumulated_Frequency_877__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_877__i6 (.D(n69[6]), 
            .SP(n5447), .CK(Main_Clock), .SR(GND_net_c), .Q(\Accumulated_Frequency[6] ));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877__i6.REGSET = "RESET";
    defparam Accumulated_Frequency_877__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_877__i7 (.D(n69[7]), 
            .SP(n5447), .CK(Main_Clock), .SR(GND_net_c), .Q(\Accumulated_Frequency[7] ));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877__i7.REGSET = "RESET";
    defparam Accumulated_Frequency_877__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_877__i8 (.D(n69[8]), 
            .SP(n5447), .CK(Main_Clock), .SR(GND_net_c), .Q(\Accumulated_Frequency[8] ));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877__i8.REGSET = "RESET";
    defparam Accumulated_Frequency_877__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_877__i9 (.D(n69[9]), 
            .SP(n5447), .CK(Main_Clock), .SR(GND_net_c), .Q(\Accumulated_Frequency[9] ));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877__i9.REGSET = "RESET";
    defparam Accumulated_Frequency_877__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_877__i10 (.D(n69[10]), 
            .SP(n5447), .CK(Main_Clock), .SR(GND_net_c), .Q(\Accumulated_Frequency[10] ));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877__i10.REGSET = "RESET";
    defparam Accumulated_Frequency_877__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_877__i11 (.D(n69[11]), 
            .SP(n5447), .CK(Main_Clock), .SR(GND_net_c), .Q(\Accumulated_Frequency[11] ));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877__i11.REGSET = "RESET";
    defparam Accumulated_Frequency_877__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_877__i12 (.D(n69[12]), 
            .SP(n5447), .CK(Main_Clock), .SR(GND_net_c), .Q(\Accumulated_Frequency[12] ));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877__i12.REGSET = "RESET";
    defparam Accumulated_Frequency_877__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_877__i13 (.D(n69[13]), 
            .SP(n5447), .CK(Main_Clock), .SR(GND_net_c), .Q(\Accumulated_Frequency[13] ));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877__i13.REGSET = "RESET";
    defparam Accumulated_Frequency_877__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_877__i14 (.D(n69[14]), 
            .SP(n5447), .CK(Main_Clock), .SR(GND_net_c), .Q(\Accumulated_Frequency[14] ));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877__i14.REGSET = "RESET";
    defparam Accumulated_Frequency_877__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_877__i15 (.D(n69[15]), 
            .SP(n5447), .CK(Main_Clock), .SR(GND_net_c), .Q(\Accumulated_Frequency[15] ));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_877__i15.REGSET = "RESET";
    defparam Accumulated_Frequency_877__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B+!(C+!(D))))" *) LUT4 i1_4_lut_adj_421 (.A(reset_n_N_203), 
            .B(SM_Sample_Position[0]), .C(n2_adj_1123), .D(SM_Sample_Position[2]), 
            .Z(n5359));
    defparam i1_4_lut_adj_421.INIT = "0xbabb";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_422 (.A(Next_Sample), 
            .B(SM_Sample_Position[1]), .Z(n2_adj_1123));
    defparam i1_2_lut_adj_422.INIT = "0x2222";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4393_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5290), .C(SM_Sample_Position[2]), .D(\Accumulated_Frequency[15] ), 
            .Z(n6516));
    defparam i4393_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4384_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5290), .C(SM_Sample_Position[2]), .D(\Accumulated_Frequency[8] ), 
            .Z(n6530));
    defparam i4384_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut (.A(Accumulated_Frequency[4]), 
            .B(Accumulated_Frequency[3]), .C(Accumulated_Frequency[1]), 
            .Z(n8));
    defparam i3_3_lut.INIT = "0xfefe";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4372_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5290), .C(SM_Sample_Position[2]), .D(\Accumulated_Frequency[5] ), 
            .Z(n6536));
    defparam i4372_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4375_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5290), .C(SM_Sample_Position[2]), .D(\Accumulated_Frequency[6] ), 
            .Z(n6534));
    defparam i4375_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4354_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[15]), .Z(n7073));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4354_2_lut.INIT = "0x4444";
    SamplePos_RAM sp_ram (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Pos_WE(Sample_Pos_WE), .Sample_Pos_Read({Sample_Pos_Read}), 
            .Harmonic({Harmonic}), .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@9(28[16],36[3])"*/
    Sine_LUT sin_lut (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Value({Sample_Value}), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@9(40[12],47[3])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i0 (.D(n87[0]), 
            .SP(n5937), .CK(Main_Clock), .SR(reset_n_N_203), .Q(Sample_Position[0]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i0.REGSET = "RESET";
    defparam Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module SamplePos_RAM
//

module SamplePos_RAM (input GND_net, input Main_Clock, input VCC_net, 
            input Sample_Pos_WE, output [15:0]Sample_Pos_Read, input [7:0]Harmonic, 
            input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  lscc_ram_dq_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@7(104[99],114[34])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  inst0 (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@7(376[44],386[47])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@7(820[222],828[71])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    wire wr_en_i_N_389;
    
    (* lut_function="(!(A))" *) LUT4 wr_en_i_I_0_1_lut (.A(Sample_Pos_WE), 
            .Z(wr_en_i_N_389));   /* synthesis lineinfo="@7(1952[37],1952[47])"*/
    defparam wr_en_i_I_0_1_lut.INIT = "0x5555";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=64, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=820, LSE_RLINE=828 *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(GND_net), .RADDR7(Harmonic[7]), 
            .RADDR6(Harmonic[6]), .RADDR5(Harmonic[5]), .RADDR4(Harmonic[4]), 
            .RADDR3(Harmonic[3]), .RADDR2(Harmonic[2]), .RADDR1(Harmonic[1]), 
            .RADDR0(Harmonic[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(Harmonic[7]), .WADDR6(Harmonic[6]), 
            .WADDR5(Harmonic[5]), .WADDR4(Harmonic[4]), .WADDR3(Harmonic[3]), 
            .WADDR2(Harmonic[2]), .WADDR1(Harmonic[1]), .WADDR0(Harmonic[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(Sample_Position[15]), 
            .WDATA14(Sample_Position[14]), .WDATA13(Sample_Position[13]), 
            .WDATA12(Sample_Position[12]), .WDATA11(Sample_Position[11]), 
            .WDATA10(Sample_Position[10]), .WDATA9(Sample_Position[9]), 
            .WDATA8(Sample_Position[8]), .WDATA7(Sample_Position[7]), .WDATA6(Sample_Position[6]), 
            .WDATA5(Sample_Position[5]), .WDATA4(Sample_Position[4]), .WDATA3(Sample_Position[3]), 
            .WDATA2(Sample_Position[2]), .WDATA1(Sample_Position[1]), .WDATA0(Sample_Position[0]), 
            .RCLKE(VCC_net), .RCLK(Main_Clock), .RE(wr_en_i_N_389), .WCLKE(VCC_net), 
            .WCLK(Main_Clock), .WE(Sample_Pos_WE), .RDATA15(Sample_Pos_Read[15]), 
            .RDATA14(Sample_Pos_Read[14]), .RDATA13(Sample_Pos_Read[13]), 
            .RDATA12(Sample_Pos_Read[12]), .RDATA11(Sample_Pos_Read[11]), 
            .RDATA10(Sample_Pos_Read[10]), .RDATA9(Sample_Pos_Read[9]), 
            .RDATA8(Sample_Pos_Read[8]), .RDATA7(Sample_Pos_Read[7]), .RDATA6(Sample_Pos_Read[6]), 
            .RDATA5(Sample_Pos_Read[5]), .RDATA4(Sample_Pos_Read[4]), .RDATA3(Sample_Pos_Read[3]), 
            .RDATA2(Sample_Pos_Read[2]), .RDATA1(Sample_Pos_Read[1]), .RDATA0(Sample_Pos_Read[0]));   /* synthesis lineinfo="@7(820[222],828[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28";
    defparam \iCE40UP.sp4k .INIT_3 = "0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85";
    defparam \iCE40UP.sp4k .INIT_4 = "0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E";
    defparam \iCE40UP.sp4k .INIT_5 = "0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2";
    defparam \iCE40UP.sp4k .INIT_6 = "0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB";
    defparam \iCE40UP.sp4k .INIT_A = "0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28";
    defparam \iCE40UP.sp4k .INIT_B = "0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7";
    defparam \iCE40UP.sp4k .INIT_C = "0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147";
    defparam \iCE40UP.sp4k .INIT_D = "0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28";
    defparam \iCE40UP.sp4k .INIT_E = "0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E";
    defparam \iCE40UP.sp4k .INIT_F = "0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "16";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "16";
    
endmodule

//
// Verilog Description of module Sine_LUT
//

module Sine_LUT (input GND_net, input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  lscc_rom_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(99[99],107[34])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  u_rom (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(340[44],350[47])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[15] (Sample_Value[15]), 
            .\Sample_Value[14] (Sample_Value[14]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[6].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[13] (Sample_Value[13]), 
            .\Sample_Value[12] (Sample_Value[12]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[5].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[11] (Sample_Value[11]), 
            .\Sample_Value[10] (Sample_Value[10]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[4].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[9] (Sample_Value[9]), 
            .\Sample_Value[8] (Sample_Value[8]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[3].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[7] (Sample_Value[7]), 
            .\Sample_Value[6] (Sample_Value[6]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[5] (Sample_Value[5]), 
            .\Sample_Value[4] (Sample_Value[4]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[3] (Sample_Value[3]), 
            .\Sample_Value[2] (Sample_Value[2]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[1] (Sample_Value[1]), 
            .\Sample_Value[0] (Sample_Value[0]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[15] , 
            output \Sample_Value[14] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[15] ), .RDATA3(\Sample_Value[14] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E";
    defparam \iCE40UP.sp4k .INIT_1 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_3 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_5 = "0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_6 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_8 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_A = "0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_B = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_C = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_D = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_E = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_F = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[13] , 
            output \Sample_Value[12] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[13] ), .RDATA3(\Sample_Value[12] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_4 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_A = "0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_C = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_D = "0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_E = "0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[11] , 
            output \Sample_Value[10] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[11] ), .RDATA3(\Sample_Value[10] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5";
    defparam \iCE40UP.sp4k .INIT_3 = "0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E";
    defparam \iCE40UP.sp4k .INIT_4 = "0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1";
    defparam \iCE40UP.sp4k .INIT_A = "0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369";
    defparam \iCE40UP.sp4k .INIT_B = "0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
    defparam \iCE40UP.sp4k .INIT_C = "0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3";
    defparam \iCE40UP.sp4k .INIT_D = "0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387";
    defparam \iCE40UP.sp4k .INIT_E = "0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[9] , 
            output \Sample_Value[8] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[9] ), .RDATA3(\Sample_Value[8] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C";
    defparam \iCE40UP.sp4k .INIT_2 = "0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C";
    defparam \iCE40UP.sp4k .INIT_5 = "0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B";
    defparam \iCE40UP.sp4k .INIT_6 = "0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1";
    defparam \iCE40UP.sp4k .INIT_7 = "0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3";
    defparam \iCE40UP.sp4k .INIT_8 = "0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C";
    defparam \iCE40UP.sp4k .INIT_A = "0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278";
    defparam \iCE40UP.sp4k .INIT_B = "0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D";
    defparam \iCE40UP.sp4k .INIT_C = "0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3";
    defparam \iCE40UP.sp4k .INIT_D = "0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0";
    defparam \iCE40UP.sp4k .INIT_E = "0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[7] , 
            output \Sample_Value[6] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[7] ), .RDATA3(\Sample_Value[6] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396";
    defparam \iCE40UP.sp4k .INIT_3 = "0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3";
    defparam \iCE40UP.sp4k .INIT_4 = "0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A";
    defparam \iCE40UP.sp4k .INIT_6 = "0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0";
    defparam \iCE40UP.sp4k .INIT_8 = "0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0";
    defparam \iCE40UP.sp4k .INIT_A = "0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487";
    defparam \iCE40UP.sp4k .INIT_B = "0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5";
    defparam \iCE40UP.sp4k .INIT_C = "0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C";
    defparam \iCE40UP.sp4k .INIT_D = "0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C";
    defparam \iCE40UP.sp4k .INIT_E = "0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96";
    defparam \iCE40UP.sp4k .INIT_F = "0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[5] , 
            output \Sample_Value[4] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[5] ), .RDATA3(\Sample_Value[4] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369";
    defparam \iCE40UP.sp4k .INIT_5 = "0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D";
    defparam \iCE40UP.sp4k .INIT_A = "0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278";
    defparam \iCE40UP.sp4k .INIT_C = "0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69";
    defparam \iCE40UP.sp4k .INIT_D = "0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3";
    defparam \iCE40UP.sp4k .INIT_E = "0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5";
    defparam \iCE40UP.sp4k .INIT_F = "0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[3] , 
            output \Sample_Value[2] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[3] ), .RDATA3(\Sample_Value[2] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A";
    defparam \iCE40UP.sp4k .INIT_2 = "0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1";
    defparam \iCE40UP.sp4k .INIT_3 = "0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78";
    defparam \iCE40UP.sp4k .INIT_6 = "0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7";
    defparam \iCE40UP.sp4k .INIT_8 = "0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E";
    defparam \iCE40UP.sp4k .INIT_A = "0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63";
    defparam \iCE40UP.sp4k .INIT_B = "0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1";
    defparam \iCE40UP.sp4k .INIT_C = "0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5";
    defparam \iCE40UP.sp4k .INIT_D = "0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27";
    defparam \iCE40UP.sp4k .INIT_E = "0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8";
    defparam \iCE40UP.sp4k .INIT_F = "0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[1] , 
            output \Sample_Value[0] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[1] ), .RDATA3(\Sample_Value[0] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA";
    defparam \iCE40UP.sp4k .INIT_2 = "0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE";
    defparam \iCE40UP.sp4k .INIT_3 = "0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA";
    defparam \iCE40UP.sp4k .INIT_4 = "0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077";
    defparam \iCE40UP.sp4k .INIT_5 = "0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966";
    defparam \iCE40UP.sp4k .INIT_6 = "0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00";
    defparam \iCE40UP.sp4k .INIT_7 = "0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933";
    defparam \iCE40UP.sp4k .INIT_8 = "0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF";
    defparam \iCE40UP.sp4k .INIT_9 = "0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC";
    defparam \iCE40UP.sp4k .INIT_A = "0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500";
    defparam \iCE40UP.sp4k .INIT_B = "0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966";
    defparam \iCE40UP.sp4k .INIT_C = "0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE";
    defparam \iCE40UP.sp4k .INIT_D = "0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555";
    defparam \iCE40UP.sp4k .INIT_E = "0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177";
    defparam \iCE40UP.sp4k .INIT_F = "0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule
