Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Sat Dec  3 11:16:30 2022
| Host             : LAPTOP-D4PKTBDK running 64-bit major release  (build 9200)
| Command          : report_power -file display_power_routed.rpt -pb display_power_summary_routed.pb -rpx display_power_routed.rpx
| Design           : display
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.097        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.029        |
| Device Static (W)        | 0.068        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.009 |        3 |       --- |             --- |
| Slice Logic              |     0.007 |     3893 |       --- |             --- |
|   LUT as Logic           |     0.005 |     1417 |     20800 |            6.81 |
|   LUT as Distributed RAM |     0.002 |      256 |      9600 |            2.67 |
|   CARRY4                 |    <0.001 |       79 |      8150 |            0.97 |
|   Register               |    <0.001 |     1604 |     41600 |            3.86 |
|   F7/F8 Muxes            |    <0.001 |      384 |     32600 |            1.18 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |       20 |       --- |             --- |
| Signals                  |     0.012 |     2766 |       --- |             --- |
| I/O                      |    <0.001 |       15 |       106 |           14.15 |
| Static Power             |     0.068 |          |           |                 |
| Total                    |     0.097 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.038 |       0.029 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| display                            |     0.029 |
|   nolabel_line74                   |     0.027 |
|     add1                           |    <0.001 |
|     bnop                           |    <0.001 |
|     d1                             |     0.005 |
|       datamemory_reg_0_127_0_0     |    <0.001 |
|       datamemory_reg_0_127_10_10   |    <0.001 |
|       datamemory_reg_0_127_11_11   |    <0.001 |
|       datamemory_reg_0_127_12_12   |    <0.001 |
|       datamemory_reg_0_127_13_13   |    <0.001 |
|       datamemory_reg_0_127_14_14   |    <0.001 |
|       datamemory_reg_0_127_15_15   |    <0.001 |
|       datamemory_reg_0_127_16_16   |    <0.001 |
|       datamemory_reg_0_127_17_17   |    <0.001 |
|       datamemory_reg_0_127_18_18   |    <0.001 |
|       datamemory_reg_0_127_19_19   |    <0.001 |
|       datamemory_reg_0_127_1_1     |    <0.001 |
|       datamemory_reg_0_127_20_20   |    <0.001 |
|       datamemory_reg_0_127_21_21   |    <0.001 |
|       datamemory_reg_0_127_22_22   |    <0.001 |
|       datamemory_reg_0_127_23_23   |    <0.001 |
|       datamemory_reg_0_127_24_24   |    <0.001 |
|       datamemory_reg_0_127_25_25   |    <0.001 |
|       datamemory_reg_0_127_26_26   |    <0.001 |
|       datamemory_reg_0_127_27_27   |    <0.001 |
|       datamemory_reg_0_127_28_28   |    <0.001 |
|       datamemory_reg_0_127_29_29   |    <0.001 |
|       datamemory_reg_0_127_2_2     |    <0.001 |
|       datamemory_reg_0_127_30_30   |    <0.001 |
|       datamemory_reg_0_127_31_31   |    <0.001 |
|       datamemory_reg_0_127_3_3     |    <0.001 |
|       datamemory_reg_0_127_4_4     |    <0.001 |
|       datamemory_reg_0_127_5_5     |    <0.001 |
|       datamemory_reg_0_127_6_6     |    <0.001 |
|       datamemory_reg_0_127_7_7     |    <0.001 |
|       datamemory_reg_0_127_8_8     |    <0.001 |
|       datamemory_reg_0_127_9_9     |    <0.001 |
|       datamemory_reg_128_255_0_0   |    <0.001 |
|       datamemory_reg_128_255_10_10 |    <0.001 |
|       datamemory_reg_128_255_11_11 |    <0.001 |
|       datamemory_reg_128_255_12_12 |    <0.001 |
|       datamemory_reg_128_255_13_13 |    <0.001 |
|       datamemory_reg_128_255_14_14 |    <0.001 |
|       datamemory_reg_128_255_15_15 |    <0.001 |
|       datamemory_reg_128_255_16_16 |    <0.001 |
|       datamemory_reg_128_255_17_17 |    <0.001 |
|       datamemory_reg_128_255_18_18 |    <0.001 |
|       datamemory_reg_128_255_19_19 |    <0.001 |
|       datamemory_reg_128_255_1_1   |    <0.001 |
|       datamemory_reg_128_255_20_20 |    <0.001 |
|       datamemory_reg_128_255_21_21 |    <0.001 |
|       datamemory_reg_128_255_22_22 |    <0.001 |
|       datamemory_reg_128_255_23_23 |    <0.001 |
|       datamemory_reg_128_255_24_24 |    <0.001 |
|       datamemory_reg_128_255_25_25 |    <0.001 |
|       datamemory_reg_128_255_26_26 |    <0.001 |
|       datamemory_reg_128_255_27_27 |    <0.001 |
|       datamemory_reg_128_255_28_28 |    <0.001 |
|       datamemory_reg_128_255_29_29 |    <0.001 |
|       datamemory_reg_128_255_2_2   |    <0.001 |
|       datamemory_reg_128_255_30_30 |    <0.001 |
|       datamemory_reg_128_255_31_31 |    <0.001 |
|       datamemory_reg_128_255_3_3   |    <0.001 |
|       datamemory_reg_128_255_4_4   |    <0.001 |
|       datamemory_reg_128_255_5_5   |    <0.001 |
|       datamemory_reg_128_255_6_6   |    <0.001 |
|       datamemory_reg_128_255_7_7   |    <0.001 |
|       datamemory_reg_128_255_8_8   |    <0.001 |
|       datamemory_reg_128_255_9_9   |    <0.001 |
|     ex1                            |     0.005 |
|     fu                             |    <0.001 |
|       fu2_1                        |    <0.001 |
|     hdu1                           |     0.001 |
|     idex                           |     0.002 |
|     ifid                           |     0.004 |
|     jnop                           |    <0.001 |
|     m4                             |    <0.001 |
|     mem1                           |     0.002 |
|     p1                             |     0.002 |
|     p2                             |    <0.001 |
|     r1                             |     0.005 |
+------------------------------------+-----------+


