#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf476a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf51560 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xf3a270 .functor NOT 1, L_0xf8b160, C4<0>, C4<0>, C4<0>;
L_0xf8ae70 .functor XOR 2, L_0xf8ac80, L_0xf8add0, C4<00>, C4<00>;
L_0xf8b050 .functor XOR 2, L_0xf8ae70, L_0xf8af80, C4<00>, C4<00>;
v0xf889c0_0 .net *"_ivl_10", 1 0, L_0xf8af80;  1 drivers
v0xf88ac0_0 .net *"_ivl_12", 1 0, L_0xf8b050;  1 drivers
v0xf88ba0_0 .net *"_ivl_2", 1 0, L_0xf8abc0;  1 drivers
v0xf88c60_0 .net *"_ivl_4", 1 0, L_0xf8ac80;  1 drivers
v0xf88d40_0 .net *"_ivl_6", 1 0, L_0xf8add0;  1 drivers
v0xf88e70_0 .net *"_ivl_8", 1 0, L_0xf8ae70;  1 drivers
v0xf88f50_0 .net "a", 0 0, v0xf87790_0;  1 drivers
v0xf88ff0_0 .net "b", 0 0, v0xf87830_0;  1 drivers
v0xf89090_0 .net "c", 0 0, v0xf878d0_0;  1 drivers
v0xf891c0_0 .var "clk", 0 0;
v0xf89260_0 .net "d", 0 0, v0xf87a10_0;  1 drivers
v0xf89300_0 .net "out_pos_dut", 0 0, v0xf88550_0;  1 drivers
v0xf893a0_0 .net "out_pos_ref", 0 0, L_0xf8aa10;  1 drivers
v0xf89440_0 .net "out_sop_dut", 0 0, v0xf88640_0;  1 drivers
v0xf894e0_0 .net "out_sop_ref", 0 0, L_0xf61b80;  1 drivers
v0xf895b0_0 .var/2u "stats1", 223 0;
v0xf89650_0 .var/2u "strobe", 0 0;
v0xf89800_0 .net "tb_match", 0 0, L_0xf8b160;  1 drivers
v0xf898d0_0 .net "tb_mismatch", 0 0, L_0xf3a270;  1 drivers
v0xf89970_0 .net "wavedrom_enable", 0 0, v0xf87ce0_0;  1 drivers
v0xf89a40_0 .net "wavedrom_title", 511 0, v0xf87d80_0;  1 drivers
L_0xf8abc0 .concat [ 1 1 0 0], L_0xf8aa10, L_0xf61b80;
L_0xf8ac80 .concat [ 1 1 0 0], L_0xf8aa10, L_0xf61b80;
L_0xf8add0 .concat [ 1 1 0 0], v0xf88550_0, v0xf88640_0;
L_0xf8af80 .concat [ 1 1 0 0], L_0xf8aa10, L_0xf61b80;
L_0xf8b160 .cmp/eeq 2, L_0xf8abc0, L_0xf8b050;
S_0xf516f0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xf51560;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xf3a650 .functor AND 1, v0xf878d0_0, v0xf87a10_0, C4<1>, C4<1>;
L_0xf3aa30 .functor NOT 1, v0xf87790_0, C4<0>, C4<0>, C4<0>;
L_0xf3ae10 .functor NOT 1, v0xf87830_0, C4<0>, C4<0>, C4<0>;
L_0xf3b090 .functor AND 1, L_0xf3aa30, L_0xf3ae10, C4<1>, C4<1>;
L_0xf52240 .functor AND 1, L_0xf3b090, v0xf878d0_0, C4<1>, C4<1>;
L_0xf61b80 .functor OR 1, L_0xf3a650, L_0xf52240, C4<0>, C4<0>;
L_0xf89e90 .functor NOT 1, v0xf87830_0, C4<0>, C4<0>, C4<0>;
L_0xf89f00 .functor OR 1, L_0xf89e90, v0xf87a10_0, C4<0>, C4<0>;
L_0xf8a010 .functor AND 1, v0xf878d0_0, L_0xf89f00, C4<1>, C4<1>;
L_0xf8a0d0 .functor NOT 1, v0xf87790_0, C4<0>, C4<0>, C4<0>;
L_0xf8a1a0 .functor OR 1, L_0xf8a0d0, v0xf87830_0, C4<0>, C4<0>;
L_0xf8a210 .functor AND 1, L_0xf8a010, L_0xf8a1a0, C4<1>, C4<1>;
L_0xf8a390 .functor NOT 1, v0xf87830_0, C4<0>, C4<0>, C4<0>;
L_0xf8a400 .functor OR 1, L_0xf8a390, v0xf87a10_0, C4<0>, C4<0>;
L_0xf8a320 .functor AND 1, v0xf878d0_0, L_0xf8a400, C4<1>, C4<1>;
L_0xf8a590 .functor NOT 1, v0xf87790_0, C4<0>, C4<0>, C4<0>;
L_0xf8a690 .functor OR 1, L_0xf8a590, v0xf87a10_0, C4<0>, C4<0>;
L_0xf8a750 .functor AND 1, L_0xf8a320, L_0xf8a690, C4<1>, C4<1>;
L_0xf8a900 .functor XNOR 1, L_0xf8a210, L_0xf8a750, C4<0>, C4<0>;
v0xf39ba0_0 .net *"_ivl_0", 0 0, L_0xf3a650;  1 drivers
v0xf39fa0_0 .net *"_ivl_12", 0 0, L_0xf89e90;  1 drivers
v0xf3a380_0 .net *"_ivl_14", 0 0, L_0xf89f00;  1 drivers
v0xf3a760_0 .net *"_ivl_16", 0 0, L_0xf8a010;  1 drivers
v0xf3ab40_0 .net *"_ivl_18", 0 0, L_0xf8a0d0;  1 drivers
v0xf3af20_0 .net *"_ivl_2", 0 0, L_0xf3aa30;  1 drivers
v0xf3b1a0_0 .net *"_ivl_20", 0 0, L_0xf8a1a0;  1 drivers
v0xf85d00_0 .net *"_ivl_24", 0 0, L_0xf8a390;  1 drivers
v0xf85de0_0 .net *"_ivl_26", 0 0, L_0xf8a400;  1 drivers
v0xf85ec0_0 .net *"_ivl_28", 0 0, L_0xf8a320;  1 drivers
v0xf85fa0_0 .net *"_ivl_30", 0 0, L_0xf8a590;  1 drivers
v0xf86080_0 .net *"_ivl_32", 0 0, L_0xf8a690;  1 drivers
v0xf86160_0 .net *"_ivl_36", 0 0, L_0xf8a900;  1 drivers
L_0x7fa1f11dd018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xf86220_0 .net *"_ivl_38", 0 0, L_0x7fa1f11dd018;  1 drivers
v0xf86300_0 .net *"_ivl_4", 0 0, L_0xf3ae10;  1 drivers
v0xf863e0_0 .net *"_ivl_6", 0 0, L_0xf3b090;  1 drivers
v0xf864c0_0 .net *"_ivl_8", 0 0, L_0xf52240;  1 drivers
v0xf865a0_0 .net "a", 0 0, v0xf87790_0;  alias, 1 drivers
v0xf86660_0 .net "b", 0 0, v0xf87830_0;  alias, 1 drivers
v0xf86720_0 .net "c", 0 0, v0xf878d0_0;  alias, 1 drivers
v0xf867e0_0 .net "d", 0 0, v0xf87a10_0;  alias, 1 drivers
v0xf868a0_0 .net "out_pos", 0 0, L_0xf8aa10;  alias, 1 drivers
v0xf86960_0 .net "out_sop", 0 0, L_0xf61b80;  alias, 1 drivers
v0xf86a20_0 .net "pos0", 0 0, L_0xf8a210;  1 drivers
v0xf86ae0_0 .net "pos1", 0 0, L_0xf8a750;  1 drivers
L_0xf8aa10 .functor MUXZ 1, L_0x7fa1f11dd018, L_0xf8a210, L_0xf8a900, C4<>;
S_0xf86c60 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xf51560;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xf87790_0 .var "a", 0 0;
v0xf87830_0 .var "b", 0 0;
v0xf878d0_0 .var "c", 0 0;
v0xf87970_0 .net "clk", 0 0, v0xf891c0_0;  1 drivers
v0xf87a10_0 .var "d", 0 0;
v0xf87b00_0 .var/2u "fail", 0 0;
v0xf87ba0_0 .var/2u "fail1", 0 0;
v0xf87c40_0 .net "tb_match", 0 0, L_0xf8b160;  alias, 1 drivers
v0xf87ce0_0 .var "wavedrom_enable", 0 0;
v0xf87d80_0 .var "wavedrom_title", 511 0;
E_0xf45e30/0 .event negedge, v0xf87970_0;
E_0xf45e30/1 .event posedge, v0xf87970_0;
E_0xf45e30 .event/or E_0xf45e30/0, E_0xf45e30/1;
S_0xf86f90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xf86c60;
 .timescale -12 -12;
v0xf871d0_0 .var/2s "i", 31 0;
E_0xf45cd0 .event posedge, v0xf87970_0;
S_0xf872d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xf86c60;
 .timescale -12 -12;
v0xf874d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xf875b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xf86c60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xf87f60 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xf51560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
v0xf88150_0 .net "a", 0 0, v0xf87790_0;  alias, 1 drivers
v0xf88260_0 .net "b", 0 0, v0xf87830_0;  alias, 1 drivers
v0xf88370_0 .net "c", 0 0, v0xf878d0_0;  alias, 1 drivers
v0xf88460_0 .net "d", 0 0, v0xf87a10_0;  alias, 1 drivers
v0xf88550_0 .var "out_pos", 0 0;
v0xf88640_0 .var "out_sop", 0 0;
E_0xf68030 .event anyedge, v0xf867e0_0, v0xf86720_0, v0xf86660_0, v0xf865a0_0;
S_0xf887a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xf51560;
 .timescale -12 -12;
E_0xf2f9f0 .event anyedge, v0xf89650_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf89650_0;
    %nor/r;
    %assign/vec4 v0xf89650_0, 0;
    %wait E_0xf2f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf86c60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf87b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf87ba0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xf86c60;
T_4 ;
    %wait E_0xf45e30;
    %load/vec4 v0xf87c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf87b00_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xf86c60;
T_5 ;
    %wait E_0xf45cd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf87a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf878d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf87830_0, 0;
    %assign/vec4 v0xf87790_0, 0;
    %wait E_0xf45cd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf87a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf878d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf87830_0, 0;
    %assign/vec4 v0xf87790_0, 0;
    %wait E_0xf45cd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf87a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf878d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf87830_0, 0;
    %assign/vec4 v0xf87790_0, 0;
    %wait E_0xf45cd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf87a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf878d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf87830_0, 0;
    %assign/vec4 v0xf87790_0, 0;
    %wait E_0xf45cd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf87a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf878d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf87830_0, 0;
    %assign/vec4 v0xf87790_0, 0;
    %wait E_0xf45cd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf87a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf878d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf87830_0, 0;
    %assign/vec4 v0xf87790_0, 0;
    %wait E_0xf45cd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf87a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf878d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf87830_0, 0;
    %assign/vec4 v0xf87790_0, 0;
    %wait E_0xf45cd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf87a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf878d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf87830_0, 0;
    %assign/vec4 v0xf87790_0, 0;
    %wait E_0xf45cd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf87a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf878d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf87830_0, 0;
    %assign/vec4 v0xf87790_0, 0;
    %wait E_0xf45cd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf87a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf878d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf87830_0, 0;
    %assign/vec4 v0xf87790_0, 0;
    %wait E_0xf45cd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf87a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf878d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf87830_0, 0;
    %assign/vec4 v0xf87790_0, 0;
    %wait E_0xf45cd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf87a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf878d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf87830_0, 0;
    %assign/vec4 v0xf87790_0, 0;
    %wait E_0xf45cd0;
    %load/vec4 v0xf87b00_0;
    %store/vec4 v0xf87ba0_0, 0, 1;
    %fork t_1, S_0xf86f90;
    %jmp t_0;
    .scope S_0xf86f90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf871d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xf871d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xf45cd0;
    %load/vec4 v0xf871d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf87a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf878d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf87830_0, 0;
    %assign/vec4 v0xf87790_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf871d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xf871d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xf86c60;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf45e30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf87a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf878d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf87830_0, 0;
    %assign/vec4 v0xf87790_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xf87b00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xf87ba0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xf87f60;
T_6 ;
    %wait E_0xf68030;
    %load/vec4 v0xf88370_0;
    %load/vec4 v0xf88460_0;
    %and;
    %load/vec4 v0xf88150_0;
    %inv;
    %load/vec4 v0xf88260_0;
    %inv;
    %and;
    %load/vec4 v0xf88370_0;
    %and;
    %or;
    %store/vec4 v0xf88640_0, 0, 1;
    %load/vec4 v0xf88370_0;
    %load/vec4 v0xf88260_0;
    %inv;
    %load/vec4 v0xf88460_0;
    %or;
    %load/vec4 v0xf88150_0;
    %inv;
    %load/vec4 v0xf88260_0;
    %and;
    %or;
    %and;
    %load/vec4 v0xf88370_0;
    %load/vec4 v0xf88460_0;
    %inv;
    %load/vec4 v0xf88150_0;
    %inv;
    %or;
    %and;
    %and;
    %store/vec4 v0xf88550_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xf51560;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf891c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf89650_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0xf51560;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0xf891c0_0;
    %inv;
    %store/vec4 v0xf891c0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0xf51560;
T_9 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf87970_0, v0xf898d0_0, v0xf88f50_0, v0xf88ff0_0, v0xf89090_0, v0xf89260_0, v0xf894e0_0, v0xf89440_0, v0xf893a0_0, v0xf89300_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xf51560;
T_10 ;
    %load/vec4 v0xf895b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0xf895b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf895b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_10.1 ;
    %load/vec4 v0xf895b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0xf895b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf895b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_10.3 ;
    %load/vec4 v0xf895b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf895b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf895b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf895b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0xf51560;
T_11 ;
    %wait E_0xf45e30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf895b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf895b0_0, 4, 32;
    %load/vec4 v0xf89800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xf895b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf895b0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf895b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf895b0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0xf894e0_0;
    %load/vec4 v0xf894e0_0;
    %load/vec4 v0xf89440_0;
    %xor;
    %load/vec4 v0xf894e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0xf895b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf895b0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0xf895b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf895b0_0, 4, 32;
T_11.4 ;
    %load/vec4 v0xf893a0_0;
    %load/vec4 v0xf893a0_0;
    %load/vec4 v0xf89300_0;
    %xor;
    %load/vec4 v0xf893a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0xf895b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf895b0_0, 4, 32;
T_11.10 ;
    %load/vec4 v0xf895b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf895b0_0, 4, 32;
T_11.8 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth1/machine/ece241_2013_q2/iter1/response0/top_module.sv";
