/* Generated by Yosys 0.55+8 (git sha1 9334a5c27, clang++ 18.1.8 -fPIC -O3) */

module append_auth_tag_0clk_08de2a73(clk, clock_enable, \global_to_module[append_auth_tag_axis_in] , \global_to_module[append_auth_tag_axis_out_ready] , \global_to_module[append_auth_tag_auth_tag_in] , \module_to_global[append_auth_tag_axis_in_ready] , \module_to_global[append_auth_tag_auth_tag_in_ready] , \module_to_global[append_auth_tag_axis_out] );
  wire _0_;
  wire append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_90f9_cond;
  wire append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_90f9_iffalse;
  wire append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_90f9_iftrue;
  wire append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_90f9_return_output;
  wire append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_90f9_cond;
  wire append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_90f9_iffalse;
  wire append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_90f9_iftrue;
  wire append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_90f9_return_output;
  wire append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_90f9_cond;
  wire [145:0] append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_90f9_iffalse;
  wire [145:0] append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_90f9_iftrue;
  wire [145:0] append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_90f9_return_output;
  wire bin_op_and_append_auth_tag_c_l39_c8_b53a_left;
  wire bin_op_and_append_auth_tag_c_l39_c8_b53a_return_output;
  wire bin_op_and_append_auth_tag_c_l39_c8_b53a_right;
  wire bin_op_and_append_auth_tag_c_l39_c8_b562_left;
  wire bin_op_and_append_auth_tag_c_l39_c8_b562_return_output;
  wire bin_op_and_append_auth_tag_c_l39_c8_b562_right;
  wire bin_op_and_append_auth_tag_c_l53_c8_d479_left;
  wire bin_op_and_append_auth_tag_c_l53_c8_d479_return_output;
  wire bin_op_and_append_auth_tag_c_l53_c8_d479_right;
  reg bin_op_eq_append_auth_tag_c_l32_c6_3fe2_left = 1'h0;
  wire bin_op_eq_append_auth_tag_c_l32_c6_3fe2_return_output;
  wire bin_op_eq_append_auth_tag_c_l32_c6_3fe2_right;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_0_const_sr_0_append_auth_tag_c_l48_c174_ec17_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_0_const_sr_0_append_auth_tag_c_l48_c174_ec17_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_10_const_sr_80_append_auth_tag_c_l48_c174_ec17_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_10_const_sr_80_append_auth_tag_c_l48_c174_ec17_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_11_const_sr_88_append_auth_tag_c_l48_c174_ec17_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_11_const_sr_88_append_auth_tag_c_l48_c174_ec17_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_12_const_sr_96_append_auth_tag_c_l48_c174_ec17_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_12_const_sr_96_append_auth_tag_c_l48_c174_ec17_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_13_const_sr_104_append_auth_tag_c_l48_c174_ec17_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_13_const_sr_104_append_auth_tag_c_l48_c174_ec17_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_14_const_sr_112_append_auth_tag_c_l48_c174_ec17_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_14_const_sr_112_append_auth_tag_c_l48_c174_ec17_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_15_const_sr_120_append_auth_tag_c_l48_c174_ec17_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_15_const_sr_120_append_auth_tag_c_l48_c174_ec17_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_1_const_sr_8_append_auth_tag_c_l48_c174_ec17_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_1_const_sr_8_append_auth_tag_c_l48_c174_ec17_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_2_const_sr_16_append_auth_tag_c_l48_c174_ec17_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_2_const_sr_16_append_auth_tag_c_l48_c174_ec17_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_3_const_sr_24_append_auth_tag_c_l48_c174_ec17_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_3_const_sr_24_append_auth_tag_c_l48_c174_ec17_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_4_const_sr_32_append_auth_tag_c_l48_c174_ec17_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_4_const_sr_32_append_auth_tag_c_l48_c174_ec17_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_5_const_sr_40_append_auth_tag_c_l48_c174_ec17_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_5_const_sr_40_append_auth_tag_c_l48_c174_ec17_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_6_const_sr_48_append_auth_tag_c_l48_c174_ec17_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_6_const_sr_48_append_auth_tag_c_l48_c174_ec17_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_7_const_sr_56_append_auth_tag_c_l48_c174_ec17_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_7_const_sr_56_append_auth_tag_c_l48_c174_ec17_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_8_const_sr_64_append_auth_tag_c_l48_c174_ec17_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_8_const_sr_64_append_auth_tag_c_l48_c174_ec17_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_9_const_sr_72_append_auth_tag_c_l48_c174_ec17_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_5ec7_iter_9_const_sr_72_append_auth_tag_c_l48_c174_ec17_x;
  input [128:0] \global_to_module[append_auth_tag_auth_tag_in] ;
  wire [128:0] \global_to_module[append_auth_tag_auth_tag_in] ;
  input [145:0] \global_to_module[append_auth_tag_axis_in] ;
  wire [145:0] \global_to_module[append_auth_tag_axis_in] ;
  input \global_to_module[append_auth_tag_axis_out_ready] ;
  wire \global_to_module[append_auth_tag_axis_out_ready] ;
  output \module_to_global[append_auth_tag_auth_tag_in_ready] ;
  wire \module_to_global[append_auth_tag_auth_tag_in_ready] ;
  output \module_to_global[append_auth_tag_axis_in_ready] ;
  wire \module_to_global[append_auth_tag_axis_in_ready] ;
  output [145:0] \module_to_global[append_auth_tag_axis_out] ;
  wire [145:0] \module_to_global[append_auth_tag_axis_out] ;
  wire reg_comb_state;
  wire state;
  wire state_mux_append_auth_tag_c_l32_c3_90f9_cond;
  wire state_mux_append_auth_tag_c_l32_c3_90f9_iffalse;
  wire state_mux_append_auth_tag_c_l32_c3_90f9_iftrue;
  wire state_mux_append_auth_tag_c_l32_c3_90f9_return_output;
  wire state_mux_append_auth_tag_c_l39_c5_a685_cond;
  wire state_mux_append_auth_tag_c_l39_c5_a685_iffalse;
  wire state_mux_append_auth_tag_c_l39_c5_a685_iftrue;
  wire state_mux_append_auth_tag_c_l39_c5_a685_return_output;
  wire state_mux_append_auth_tag_c_l53_c5_ee88_cond;
  wire state_mux_append_auth_tag_c_l53_c5_ee88_iffalse;
  wire state_mux_append_auth_tag_c_l53_c5_ee88_iftrue;
  wire state_mux_append_auth_tag_c_l53_c5_ee88_return_output;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_append_auth_tag_c_l32_c6_3fe2_left <= _0_;
  assign \module_to_global[append_auth_tag_axis_in_ready]  = clock_enable ? append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_90f9_return_output : 1'h0;
  assign \module_to_global[append_auth_tag_auth_tag_in_ready]  = clock_enable ? append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_90f9_return_output : 1'h0;
  assign \module_to_global[append_auth_tag_axis_out]  = clock_enable ? append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_90f9_return_output : 146'h0000000000000000000000000000000000000;
  assign _0_ = clock_enable ? reg_comb_state : 1'hx;
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_90f9 (
    .cond(append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_90f9_cond),
    .iffalse(\global_to_module[append_auth_tag_axis_out_ready] ),
    .iftrue(1'h0),
    .return_output(append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_90f9_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_90f9 (
    .cond(append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_90f9_cond),
    .iffalse(1'h0),
    .iftrue(\global_to_module[append_auth_tag_axis_out_ready] ),
    .return_output(append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_90f9_return_output)
  );
  mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78 append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_90f9 (
    .cond(append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_90f9_cond),
    .\iffalse[data] ({ 17'h1ffff, for_append_auth_tag_c_l48_c36_5ec7_iter_0_const_sr_0_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_1_const_sr_8_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_2_const_sr_16_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_3_const_sr_24_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_4_const_sr_32_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_5_const_sr_40_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_6_const_sr_48_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_7_const_sr_56_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_8_const_sr_64_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_9_const_sr_72_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_10_const_sr_80_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_11_const_sr_88_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_12_const_sr_96_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_13_const_sr_104_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_14_const_sr_112_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_15_const_sr_120_append_auth_tag_c_l48_c174_ec17_return_output[7:0] }),
    .\iffalse[valid] (\global_to_module[append_auth_tag_auth_tag_in] [128]),
    .\iftrue[data] ({ 1'h0, \global_to_module[append_auth_tag_axis_in] [143:0] }),
    .\iftrue[valid] (\global_to_module[append_auth_tag_axis_in] [145]),
    .\return_output[data] (append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_90f9_return_output[144:0]),
    .\return_output[valid] (append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_90f9_return_output[145])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_append_auth_tag_c_l39_c8_b53a (
    .left(\global_to_module[append_auth_tag_axis_in] [144]),
    .return_output(bin_op_and_append_auth_tag_c_l39_c8_b562_left),
    .right(\global_to_module[append_auth_tag_axis_in] [145])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_append_auth_tag_c_l39_c8_b562 (
    .left(bin_op_and_append_auth_tag_c_l39_c8_b562_left),
    .return_output(state_mux_append_auth_tag_c_l39_c5_a685_cond),
    .right(\global_to_module[append_auth_tag_axis_out_ready] )
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_append_auth_tag_c_l53_c8_d479 (
    .left(\global_to_module[append_auth_tag_auth_tag_in] [128]),
    .return_output(state_mux_append_auth_tag_c_l53_c5_ee88_cond),
    .right(\global_to_module[append_auth_tag_axis_out_ready] )
  );
  bin_op_eq_uint1_t_uint1_t_0clk_de264c78 bin_op_eq_append_auth_tag_c_l32_c6_3fe2 (
    .left(bin_op_eq_append_auth_tag_c_l32_c6_3fe2_left),
    .return_output(append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_90f9_cond),
    .right(1'h0)
  );
  const_sr_0_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_5ec7_iter_0_const_sr_0_append_auth_tag_c_l48_c174_ec17 (
    .return_output(for_append_auth_tag_c_l48_c36_5ec7_iter_0_const_sr_0_append_auth_tag_c_l48_c174_ec17_return_output),
    .x(\global_to_module[append_auth_tag_auth_tag_in] [127:0])
  );
  const_sr_80_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_5ec7_iter_10_const_sr_80_append_auth_tag_c_l48_c174_ec17 (
    .return_output(for_append_auth_tag_c_l48_c36_5ec7_iter_10_const_sr_80_append_auth_tag_c_l48_c174_ec17_return_output),
    .x(\global_to_module[append_auth_tag_auth_tag_in] [127:0])
  );
  const_sr_88_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_5ec7_iter_11_const_sr_88_append_auth_tag_c_l48_c174_ec17 (
    .return_output(for_append_auth_tag_c_l48_c36_5ec7_iter_11_const_sr_88_append_auth_tag_c_l48_c174_ec17_return_output),
    .x(\global_to_module[append_auth_tag_auth_tag_in] [127:0])
  );
  const_sr_96_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_5ec7_iter_12_const_sr_96_append_auth_tag_c_l48_c174_ec17 (
    .return_output(for_append_auth_tag_c_l48_c36_5ec7_iter_12_const_sr_96_append_auth_tag_c_l48_c174_ec17_return_output),
    .x(\global_to_module[append_auth_tag_auth_tag_in] [127:0])
  );
  const_sr_104_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_5ec7_iter_13_const_sr_104_append_auth_tag_c_l48_c174_ec17 (
    .return_output(for_append_auth_tag_c_l48_c36_5ec7_iter_13_const_sr_104_append_auth_tag_c_l48_c174_ec17_return_output),
    .x(\global_to_module[append_auth_tag_auth_tag_in] [127:0])
  );
  const_sr_112_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_5ec7_iter_14_const_sr_112_append_auth_tag_c_l48_c174_ec17 (
    .return_output(for_append_auth_tag_c_l48_c36_5ec7_iter_14_const_sr_112_append_auth_tag_c_l48_c174_ec17_return_output),
    .x(\global_to_module[append_auth_tag_auth_tag_in] [127:0])
  );
  const_sr_120_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_5ec7_iter_15_const_sr_120_append_auth_tag_c_l48_c174_ec17 (
    .return_output(for_append_auth_tag_c_l48_c36_5ec7_iter_15_const_sr_120_append_auth_tag_c_l48_c174_ec17_return_output),
    .x(\global_to_module[append_auth_tag_auth_tag_in] [127:0])
  );
  const_sr_8_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_5ec7_iter_1_const_sr_8_append_auth_tag_c_l48_c174_ec17 (
    .return_output(for_append_auth_tag_c_l48_c36_5ec7_iter_1_const_sr_8_append_auth_tag_c_l48_c174_ec17_return_output),
    .x(\global_to_module[append_auth_tag_auth_tag_in] [127:0])
  );
  const_sr_16_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_5ec7_iter_2_const_sr_16_append_auth_tag_c_l48_c174_ec17 (
    .return_output(for_append_auth_tag_c_l48_c36_5ec7_iter_2_const_sr_16_append_auth_tag_c_l48_c174_ec17_return_output),
    .x(\global_to_module[append_auth_tag_auth_tag_in] [127:0])
  );
  const_sr_24_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_5ec7_iter_3_const_sr_24_append_auth_tag_c_l48_c174_ec17 (
    .return_output(for_append_auth_tag_c_l48_c36_5ec7_iter_3_const_sr_24_append_auth_tag_c_l48_c174_ec17_return_output),
    .x(\global_to_module[append_auth_tag_auth_tag_in] [127:0])
  );
  const_sr_32_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_5ec7_iter_4_const_sr_32_append_auth_tag_c_l48_c174_ec17 (
    .return_output(for_append_auth_tag_c_l48_c36_5ec7_iter_4_const_sr_32_append_auth_tag_c_l48_c174_ec17_return_output),
    .x(\global_to_module[append_auth_tag_auth_tag_in] [127:0])
  );
  const_sr_40_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_5ec7_iter_5_const_sr_40_append_auth_tag_c_l48_c174_ec17 (
    .return_output(for_append_auth_tag_c_l48_c36_5ec7_iter_5_const_sr_40_append_auth_tag_c_l48_c174_ec17_return_output),
    .x(\global_to_module[append_auth_tag_auth_tag_in] [127:0])
  );
  const_sr_48_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_5ec7_iter_6_const_sr_48_append_auth_tag_c_l48_c174_ec17 (
    .return_output(for_append_auth_tag_c_l48_c36_5ec7_iter_6_const_sr_48_append_auth_tag_c_l48_c174_ec17_return_output),
    .x(\global_to_module[append_auth_tag_auth_tag_in] [127:0])
  );
  const_sr_56_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_5ec7_iter_7_const_sr_56_append_auth_tag_c_l48_c174_ec17 (
    .return_output(for_append_auth_tag_c_l48_c36_5ec7_iter_7_const_sr_56_append_auth_tag_c_l48_c174_ec17_return_output),
    .x(\global_to_module[append_auth_tag_auth_tag_in] [127:0])
  );
  const_sr_64_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_5ec7_iter_8_const_sr_64_append_auth_tag_c_l48_c174_ec17 (
    .return_output(for_append_auth_tag_c_l48_c36_5ec7_iter_8_const_sr_64_append_auth_tag_c_l48_c174_ec17_return_output),
    .x(\global_to_module[append_auth_tag_auth_tag_in] [127:0])
  );
  const_sr_72_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_5ec7_iter_9_const_sr_72_append_auth_tag_c_l48_c174_ec17 (
    .return_output(for_append_auth_tag_c_l48_c36_5ec7_iter_9_const_sr_72_append_auth_tag_c_l48_c174_ec17_return_output),
    .x(\global_to_module[append_auth_tag_auth_tag_in] [127:0])
  );
  mux_uint1_t_append_auth_tag_state_t_append_auth_tag_state_t_0clk_de264c78 state_mux_append_auth_tag_c_l32_c3_90f9 (
    .cond(append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_90f9_cond),
    .iffalse(state_mux_append_auth_tag_c_l32_c3_90f9_iffalse),
    .iftrue(state_mux_append_auth_tag_c_l32_c3_90f9_iftrue),
    .return_output(reg_comb_state)
  );
  mux_uint1_t_append_auth_tag_state_t_append_auth_tag_state_t_0clk_de264c78 state_mux_append_auth_tag_c_l39_c5_a685 (
    .cond(state_mux_append_auth_tag_c_l39_c5_a685_cond),
    .iffalse(bin_op_eq_append_auth_tag_c_l32_c6_3fe2_left),
    .iftrue(1'h1),
    .return_output(state_mux_append_auth_tag_c_l32_c3_90f9_iftrue)
  );
  mux_uint1_t_append_auth_tag_state_t_append_auth_tag_state_t_0clk_de264c78 state_mux_append_auth_tag_c_l53_c5_ee88 (
    .cond(state_mux_append_auth_tag_c_l53_c5_ee88_cond),
    .iffalse(bin_op_eq_append_auth_tag_c_l32_c6_3fe2_left),
    .iftrue(1'h0),
    .return_output(state_mux_append_auth_tag_c_l32_c3_90f9_iffalse)
  );
  assign append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_90f9_iffalse = \global_to_module[append_auth_tag_axis_out_ready] ;
  assign append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_90f9_iftrue = 1'h0;
  assign append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_90f9_cond = append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_90f9_cond;
  assign append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_90f9_iffalse = 1'h0;
  assign append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_90f9_iftrue = \global_to_module[append_auth_tag_axis_out_ready] ;
  assign append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_90f9_cond = append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_90f9_cond;
  assign append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_90f9_iffalse = { \global_to_module[append_auth_tag_auth_tag_in] [128], 17'h1ffff, for_append_auth_tag_c_l48_c36_5ec7_iter_0_const_sr_0_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_1_const_sr_8_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_2_const_sr_16_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_3_const_sr_24_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_4_const_sr_32_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_5_const_sr_40_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_6_const_sr_48_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_7_const_sr_56_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_8_const_sr_64_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_9_const_sr_72_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_10_const_sr_80_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_11_const_sr_88_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_12_const_sr_96_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_13_const_sr_104_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_14_const_sr_112_append_auth_tag_c_l48_c174_ec17_return_output[7:0], for_append_auth_tag_c_l48_c36_5ec7_iter_15_const_sr_120_append_auth_tag_c_l48_c174_ec17_return_output[7:0] };
  assign append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_90f9_iftrue = { \global_to_module[append_auth_tag_axis_in] [145], 1'h0, \global_to_module[append_auth_tag_axis_in] [143:0] };
  assign bin_op_and_append_auth_tag_c_l39_c8_b53a_left = \global_to_module[append_auth_tag_axis_in] [144];
  assign bin_op_and_append_auth_tag_c_l39_c8_b53a_return_output = bin_op_and_append_auth_tag_c_l39_c8_b562_left;
  assign bin_op_and_append_auth_tag_c_l39_c8_b53a_right = \global_to_module[append_auth_tag_axis_in] [145];
  assign bin_op_and_append_auth_tag_c_l39_c8_b562_return_output = state_mux_append_auth_tag_c_l39_c5_a685_cond;
  assign bin_op_and_append_auth_tag_c_l39_c8_b562_right = \global_to_module[append_auth_tag_axis_out_ready] ;
  assign bin_op_and_append_auth_tag_c_l53_c8_d479_left = \global_to_module[append_auth_tag_auth_tag_in] [128];
  assign bin_op_and_append_auth_tag_c_l53_c8_d479_return_output = state_mux_append_auth_tag_c_l53_c5_ee88_cond;
  assign bin_op_and_append_auth_tag_c_l53_c8_d479_right = \global_to_module[append_auth_tag_axis_out_ready] ;
  assign bin_op_eq_append_auth_tag_c_l32_c6_3fe2_return_output = append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_90f9_cond;
  assign bin_op_eq_append_auth_tag_c_l32_c6_3fe2_right = 1'h0;
  assign clk_en_internal = clock_enable;
  assign for_append_auth_tag_c_l48_c36_5ec7_iter_0_const_sr_0_append_auth_tag_c_l48_c174_ec17_x = \global_to_module[append_auth_tag_auth_tag_in] [127:0];
  assign for_append_auth_tag_c_l48_c36_5ec7_iter_10_const_sr_80_append_auth_tag_c_l48_c174_ec17_x = \global_to_module[append_auth_tag_auth_tag_in] [127:0];
  assign for_append_auth_tag_c_l48_c36_5ec7_iter_11_const_sr_88_append_auth_tag_c_l48_c174_ec17_x = \global_to_module[append_auth_tag_auth_tag_in] [127:0];
  assign for_append_auth_tag_c_l48_c36_5ec7_iter_12_const_sr_96_append_auth_tag_c_l48_c174_ec17_x = \global_to_module[append_auth_tag_auth_tag_in] [127:0];
  assign for_append_auth_tag_c_l48_c36_5ec7_iter_13_const_sr_104_append_auth_tag_c_l48_c174_ec17_x = \global_to_module[append_auth_tag_auth_tag_in] [127:0];
  assign for_append_auth_tag_c_l48_c36_5ec7_iter_14_const_sr_112_append_auth_tag_c_l48_c174_ec17_x = \global_to_module[append_auth_tag_auth_tag_in] [127:0];
  assign for_append_auth_tag_c_l48_c36_5ec7_iter_15_const_sr_120_append_auth_tag_c_l48_c174_ec17_x = \global_to_module[append_auth_tag_auth_tag_in] [127:0];
  assign for_append_auth_tag_c_l48_c36_5ec7_iter_1_const_sr_8_append_auth_tag_c_l48_c174_ec17_x = \global_to_module[append_auth_tag_auth_tag_in] [127:0];
  assign for_append_auth_tag_c_l48_c36_5ec7_iter_2_const_sr_16_append_auth_tag_c_l48_c174_ec17_x = \global_to_module[append_auth_tag_auth_tag_in] [127:0];
  assign for_append_auth_tag_c_l48_c36_5ec7_iter_3_const_sr_24_append_auth_tag_c_l48_c174_ec17_x = \global_to_module[append_auth_tag_auth_tag_in] [127:0];
  assign for_append_auth_tag_c_l48_c36_5ec7_iter_4_const_sr_32_append_auth_tag_c_l48_c174_ec17_x = \global_to_module[append_auth_tag_auth_tag_in] [127:0];
  assign for_append_auth_tag_c_l48_c36_5ec7_iter_5_const_sr_40_append_auth_tag_c_l48_c174_ec17_x = \global_to_module[append_auth_tag_auth_tag_in] [127:0];
  assign for_append_auth_tag_c_l48_c36_5ec7_iter_6_const_sr_48_append_auth_tag_c_l48_c174_ec17_x = \global_to_module[append_auth_tag_auth_tag_in] [127:0];
  assign for_append_auth_tag_c_l48_c36_5ec7_iter_7_const_sr_56_append_auth_tag_c_l48_c174_ec17_x = \global_to_module[append_auth_tag_auth_tag_in] [127:0];
  assign for_append_auth_tag_c_l48_c36_5ec7_iter_8_const_sr_64_append_auth_tag_c_l48_c174_ec17_x = \global_to_module[append_auth_tag_auth_tag_in] [127:0];
  assign for_append_auth_tag_c_l48_c36_5ec7_iter_9_const_sr_72_append_auth_tag_c_l48_c174_ec17_x = \global_to_module[append_auth_tag_auth_tag_in] [127:0];
  assign state = bin_op_eq_append_auth_tag_c_l32_c6_3fe2_left;
  assign state_mux_append_auth_tag_c_l32_c3_90f9_cond = append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_90f9_cond;
  assign state_mux_append_auth_tag_c_l32_c3_90f9_return_output = reg_comb_state;
  assign state_mux_append_auth_tag_c_l39_c5_a685_iffalse = bin_op_eq_append_auth_tag_c_l32_c6_3fe2_left;
  assign state_mux_append_auth_tag_c_l39_c5_a685_iftrue = 1'h1;
  assign state_mux_append_auth_tag_c_l39_c5_a685_return_output = state_mux_append_auth_tag_c_l32_c3_90f9_iftrue;
  assign state_mux_append_auth_tag_c_l53_c5_ee88_iffalse = bin_op_eq_append_auth_tag_c_l32_c6_3fe2_left;
  assign state_mux_append_auth_tag_c_l53_c5_ee88_iftrue = 1'h0;
  assign state_mux_append_auth_tag_c_l53_c5_ee88_return_output = state_mux_append_auth_tag_c_l32_c3_90f9_iffalse;
endmodule

module axis128_array_to_axis512_0clk_fcdf4ca0(axis_chunks, \return_output[tdata] , \return_output[tkeep] , \return_output[tlast] );
  input [583:0] axis_chunks;
  wire [583:0] axis_chunks;
  wire for_axis_h_l335_c3_7ee2_iter_0_bin_op_and_axis_h_l338_c20_3f4a_left;
  wire for_axis_h_l335_c3_7ee2_iter_0_bin_op_and_axis_h_l338_c20_3f4a_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_0_bin_op_and_axis_h_l338_c20_3f4a_right;
  wire for_axis_h_l335_c3_7ee2_iter_0_bin_op_or_axis_h_l338_c5_b9c7_left;
  wire for_axis_h_l335_c3_7ee2_iter_0_bin_op_or_axis_h_l338_c5_b9c7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_0_bin_op_or_axis_h_l338_c5_b9c7_right;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_1_bin_op_and_axis_h_l338_c20_3f4a_left;
  wire for_axis_h_l335_c3_7ee2_iter_1_bin_op_and_axis_h_l338_c20_3f4a_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_1_bin_op_and_axis_h_l338_c20_3f4a_right;
  wire for_axis_h_l335_c3_7ee2_iter_1_bin_op_or_axis_h_l338_c5_998b_left;
  wire for_axis_h_l335_c3_7ee2_iter_1_bin_op_or_axis_h_l338_c5_998b_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_1_bin_op_or_axis_h_l338_c5_998b_right;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_2_bin_op_and_axis_h_l338_c20_3f4a_left;
  wire for_axis_h_l335_c3_7ee2_iter_2_bin_op_and_axis_h_l338_c20_3f4a_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_2_bin_op_and_axis_h_l338_c20_3f4a_right;
  wire for_axis_h_l335_c3_7ee2_iter_2_bin_op_or_axis_h_l338_c5_ed7f_left;
  wire for_axis_h_l335_c3_7ee2_iter_2_bin_op_or_axis_h_l338_c5_ed7f_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_2_bin_op_or_axis_h_l338_c5_ed7f_right;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_3_bin_op_and_axis_h_l338_c20_3f4a_left;
  wire for_axis_h_l335_c3_7ee2_iter_3_bin_op_and_axis_h_l338_c20_3f4a_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_3_bin_op_and_axis_h_l338_c20_3f4a_right;
  wire for_axis_h_l335_c3_7ee2_iter_3_bin_op_or_axis_h_l338_c5_c8bb_left;
  wire for_axis_h_l335_c3_7ee2_iter_3_bin_op_or_axis_h_l338_c5_c8bb_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_3_bin_op_or_axis_h_l338_c5_c8bb_right;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_right;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_left;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_return_output;
  wire for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_right;
  output [511:0] \return_output[tdata] ;
  wire [511:0] \return_output[tdata] ;
  output [63:0] \return_output[tkeep] ;
  wire [63:0] \return_output[tkeep] ;
  output \return_output[tlast] ;
  wire \return_output[tlast] ;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_0_bin_op_and_axis_h_l338_c20_3f4a (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_0_bin_op_or_axis_h_l338_c5_b9c7_right),
    .right(axis_chunks[582])
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_0_bin_op_or_axis_h_l338_c5_b9c7 (
    .left(1'h0),
    .return_output(for_axis_h_l335_c3_7ee2_iter_1_bin_op_or_axis_h_l338_c5_998b_left),
    .right(for_axis_h_l335_c3_7ee2_iter_0_bin_op_or_axis_h_l338_c5_b9c7_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[581])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[571])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[570])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[569])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[568])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[567])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[566])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[580])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[579])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[578])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[577])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[576])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[575])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[574])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[573])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[572])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_1_bin_op_and_axis_h_l338_c20_3f4a (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_1_bin_op_or_axis_h_l338_c5_998b_right),
    .right(axis_chunks[436])
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_1_bin_op_or_axis_h_l338_c5_998b (
    .left(for_axis_h_l335_c3_7ee2_iter_1_bin_op_or_axis_h_l338_c5_998b_left),
    .return_output(for_axis_h_l335_c3_7ee2_iter_2_bin_op_or_axis_h_l338_c5_ed7f_left),
    .right(for_axis_h_l335_c3_7ee2_iter_1_bin_op_or_axis_h_l338_c5_998b_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[435])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[425])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[424])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[423])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[422])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[421])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[420])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[434])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[433])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[432])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[431])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[430])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[429])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[428])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[427])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[426])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_2_bin_op_and_axis_h_l338_c20_3f4a (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_2_bin_op_or_axis_h_l338_c5_ed7f_right),
    .right(axis_chunks[290])
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_2_bin_op_or_axis_h_l338_c5_ed7f (
    .left(for_axis_h_l335_c3_7ee2_iter_2_bin_op_or_axis_h_l338_c5_ed7f_left),
    .return_output(for_axis_h_l335_c3_7ee2_iter_3_bin_op_or_axis_h_l338_c5_c8bb_left),
    .right(for_axis_h_l335_c3_7ee2_iter_2_bin_op_or_axis_h_l338_c5_ed7f_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[289])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[279])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[278])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[277])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[276])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[275])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[274])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[288])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[287])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[286])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[285])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[284])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[283])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[282])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[281])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[280])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_3_bin_op_and_axis_h_l338_c20_3f4a (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_3_bin_op_or_axis_h_l338_c5_c8bb_right),
    .right(axis_chunks[144])
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_3_bin_op_or_axis_h_l338_c5_c8bb (
    .left(for_axis_h_l335_c3_7ee2_iter_3_bin_op_or_axis_h_l338_c5_c8bb_left),
    .return_output(\return_output[tlast] ),
    .right(for_axis_h_l335_c3_7ee2_iter_3_bin_op_or_axis_h_l338_c5_c8bb_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[143])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[133])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[132])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[131])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[130])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[129])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[128])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[142])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[141])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[140])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[139])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[138])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[137])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[136])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[135])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_return_output),
    .right(axis_chunks[134])
  );
  assign for_axis_h_l335_c3_7ee2_iter_0_bin_op_and_axis_h_l338_c20_3f4a_left = axis_chunks[583];
  assign for_axis_h_l335_c3_7ee2_iter_0_bin_op_and_axis_h_l338_c20_3f4a_return_output = for_axis_h_l335_c3_7ee2_iter_0_bin_op_or_axis_h_l338_c5_b9c7_right;
  assign for_axis_h_l335_c3_7ee2_iter_0_bin_op_and_axis_h_l338_c20_3f4a_right = axis_chunks[582];
  assign for_axis_h_l335_c3_7ee2_iter_0_bin_op_or_axis_h_l338_c5_b9c7_left = 1'h0;
  assign for_axis_h_l335_c3_7ee2_iter_0_bin_op_or_axis_h_l338_c5_b9c7_return_output = for_axis_h_l335_c3_7ee2_iter_1_bin_op_or_axis_h_l338_c5_998b_left;
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[583];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[581];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[583];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[571];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[583];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[570];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[583];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[569];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[583];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[568];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[583];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[567];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[583];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[566];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[583];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[580];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[583];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[579];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[583];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[578];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[583];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[577];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[583];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[576];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[583];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[575];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[583];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[574];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[583];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[573];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[583];
  assign for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[572];
  assign for_axis_h_l335_c3_7ee2_iter_1_bin_op_and_axis_h_l338_c20_3f4a_left = axis_chunks[437];
  assign for_axis_h_l335_c3_7ee2_iter_1_bin_op_and_axis_h_l338_c20_3f4a_return_output = for_axis_h_l335_c3_7ee2_iter_1_bin_op_or_axis_h_l338_c5_998b_right;
  assign for_axis_h_l335_c3_7ee2_iter_1_bin_op_and_axis_h_l338_c20_3f4a_right = axis_chunks[436];
  assign for_axis_h_l335_c3_7ee2_iter_1_bin_op_or_axis_h_l338_c5_998b_return_output = for_axis_h_l335_c3_7ee2_iter_2_bin_op_or_axis_h_l338_c5_ed7f_left;
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[437];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[435];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[437];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[425];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[437];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[424];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[437];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[423];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[437];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[422];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[437];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[421];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[437];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[420];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[437];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[434];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[437];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[433];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[437];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[432];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[437];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[431];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[437];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[430];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[437];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[429];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[437];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[428];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[437];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[427];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[437];
  assign for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[426];
  assign for_axis_h_l335_c3_7ee2_iter_2_bin_op_and_axis_h_l338_c20_3f4a_left = axis_chunks[291];
  assign for_axis_h_l335_c3_7ee2_iter_2_bin_op_and_axis_h_l338_c20_3f4a_return_output = for_axis_h_l335_c3_7ee2_iter_2_bin_op_or_axis_h_l338_c5_ed7f_right;
  assign for_axis_h_l335_c3_7ee2_iter_2_bin_op_and_axis_h_l338_c20_3f4a_right = axis_chunks[290];
  assign for_axis_h_l335_c3_7ee2_iter_2_bin_op_or_axis_h_l338_c5_ed7f_return_output = for_axis_h_l335_c3_7ee2_iter_3_bin_op_or_axis_h_l338_c5_c8bb_left;
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[291];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[289];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[291];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[279];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[291];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[278];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[291];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[277];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[291];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[276];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[291];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[275];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[291];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[274];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[291];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[288];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[291];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[287];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[291];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[286];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[291];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[285];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[291];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[284];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[291];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[283];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[291];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[282];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[291];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[281];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[291];
  assign for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[280];
  assign for_axis_h_l335_c3_7ee2_iter_3_bin_op_and_axis_h_l338_c20_3f4a_left = axis_chunks[145];
  assign for_axis_h_l335_c3_7ee2_iter_3_bin_op_and_axis_h_l338_c20_3f4a_return_output = for_axis_h_l335_c3_7ee2_iter_3_bin_op_or_axis_h_l338_c5_c8bb_right;
  assign for_axis_h_l335_c3_7ee2_iter_3_bin_op_and_axis_h_l338_c20_3f4a_right = axis_chunks[144];
  assign for_axis_h_l335_c3_7ee2_iter_3_bin_op_or_axis_h_l338_c5_c8bb_return_output = \return_output[tlast] ;
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[145];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[143];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[145];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[133];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[145];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[132];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[145];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[131];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[145];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[130];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[145];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[129];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[145];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[128];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[145];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[142];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[145];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[141];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[145];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[140];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[145];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[139];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[145];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[138];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[145];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[137];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[145];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[136];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[145];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[135];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_left = axis_chunks[145];
  assign for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_right = axis_chunks[134];
  assign \return_output[tdata]  = { axis_chunks[565:438], axis_chunks[419:292], axis_chunks[273:146], axis_chunks[127:0] };
  assign \return_output[tkeep]  = { for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_0_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_1_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_2_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_0_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_1_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_2_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_3_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_4_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_5_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_6_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_7_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_8_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_9_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_10_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_11_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_12_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_13_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_14_bin_op_and_axis_h_l343_c39_8ab7_return_output, for_axis_h_l335_c3_7ee2_iter_3_for_axis_h_l339_c5_f9c8_iter_15_bin_op_and_axis_h_l343_c39_8ab7_return_output };
endmodule

module axis128_keep_count_0clk_08de2a73(\axis[tdata] , \axis[tkeep] , \axis[tlast] , return_output);
  input [127:0] \axis[tdata] ;
  wire [127:0] \axis[tdata] ;
  input [15:0] \axis[tkeep] ;
  wire [15:0] \axis[tkeep] ;
  input \axis[tlast] ;
  wire \axis[tlast] ;
  wire [4:0] for_axis_h_l91_c3_9ba9_iter_0_bin_op_plus_axis_h_l92_c5_3c7e_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l91_c3_9ba9_iter_0_bin_op_plus_axis_h_l92_c5_3c7e_return_output;
  wire for_axis_h_l91_c3_9ba9_iter_0_bin_op_plus_axis_h_l92_c5_3c7e_right;
  wire [4:0] for_axis_h_l91_c3_9ba9_iter_10_bin_op_plus_axis_h_l92_c5_7659_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l91_c3_9ba9_iter_10_bin_op_plus_axis_h_l92_c5_7659_return_output;
  wire for_axis_h_l91_c3_9ba9_iter_10_bin_op_plus_axis_h_l92_c5_7659_right;
  wire [4:0] for_axis_h_l91_c3_9ba9_iter_11_bin_op_plus_axis_h_l92_c5_7f08_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l91_c3_9ba9_iter_11_bin_op_plus_axis_h_l92_c5_7f08_return_output;
  wire for_axis_h_l91_c3_9ba9_iter_11_bin_op_plus_axis_h_l92_c5_7f08_right;
  wire [4:0] for_axis_h_l91_c3_9ba9_iter_12_bin_op_plus_axis_h_l92_c5_6678_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l91_c3_9ba9_iter_12_bin_op_plus_axis_h_l92_c5_6678_return_output;
  wire for_axis_h_l91_c3_9ba9_iter_12_bin_op_plus_axis_h_l92_c5_6678_right;
  wire [4:0] for_axis_h_l91_c3_9ba9_iter_13_bin_op_plus_axis_h_l92_c5_0b7a_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l91_c3_9ba9_iter_13_bin_op_plus_axis_h_l92_c5_0b7a_return_output;
  wire for_axis_h_l91_c3_9ba9_iter_13_bin_op_plus_axis_h_l92_c5_0b7a_right;
  wire [4:0] for_axis_h_l91_c3_9ba9_iter_14_bin_op_plus_axis_h_l92_c5_d93e_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l91_c3_9ba9_iter_14_bin_op_plus_axis_h_l92_c5_d93e_return_output;
  wire for_axis_h_l91_c3_9ba9_iter_14_bin_op_plus_axis_h_l92_c5_d93e_right;
  wire [4:0] for_axis_h_l91_c3_9ba9_iter_15_bin_op_plus_axis_h_l92_c5_04f5_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l91_c3_9ba9_iter_15_bin_op_plus_axis_h_l92_c5_04f5_return_output;
  wire for_axis_h_l91_c3_9ba9_iter_15_bin_op_plus_axis_h_l92_c5_04f5_right;
  wire [4:0] for_axis_h_l91_c3_9ba9_iter_1_bin_op_plus_axis_h_l92_c5_279c_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l91_c3_9ba9_iter_1_bin_op_plus_axis_h_l92_c5_279c_return_output;
  wire for_axis_h_l91_c3_9ba9_iter_1_bin_op_plus_axis_h_l92_c5_279c_right;
  wire [4:0] for_axis_h_l91_c3_9ba9_iter_2_bin_op_plus_axis_h_l92_c5_511b_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l91_c3_9ba9_iter_2_bin_op_plus_axis_h_l92_c5_511b_return_output;
  wire for_axis_h_l91_c3_9ba9_iter_2_bin_op_plus_axis_h_l92_c5_511b_right;
  wire [4:0] for_axis_h_l91_c3_9ba9_iter_3_bin_op_plus_axis_h_l92_c5_5fff_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l91_c3_9ba9_iter_3_bin_op_plus_axis_h_l92_c5_5fff_return_output;
  wire for_axis_h_l91_c3_9ba9_iter_3_bin_op_plus_axis_h_l92_c5_5fff_right;
  wire [4:0] for_axis_h_l91_c3_9ba9_iter_4_bin_op_plus_axis_h_l92_c5_f5ae_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l91_c3_9ba9_iter_4_bin_op_plus_axis_h_l92_c5_f5ae_return_output;
  wire for_axis_h_l91_c3_9ba9_iter_4_bin_op_plus_axis_h_l92_c5_f5ae_right;
  wire [4:0] for_axis_h_l91_c3_9ba9_iter_5_bin_op_plus_axis_h_l92_c5_debd_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l91_c3_9ba9_iter_5_bin_op_plus_axis_h_l92_c5_debd_return_output;
  wire for_axis_h_l91_c3_9ba9_iter_5_bin_op_plus_axis_h_l92_c5_debd_right;
  wire [4:0] for_axis_h_l91_c3_9ba9_iter_6_bin_op_plus_axis_h_l92_c5_5403_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l91_c3_9ba9_iter_6_bin_op_plus_axis_h_l92_c5_5403_return_output;
  wire for_axis_h_l91_c3_9ba9_iter_6_bin_op_plus_axis_h_l92_c5_5403_right;
  wire [4:0] for_axis_h_l91_c3_9ba9_iter_7_bin_op_plus_axis_h_l92_c5_c163_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l91_c3_9ba9_iter_7_bin_op_plus_axis_h_l92_c5_c163_return_output;
  wire for_axis_h_l91_c3_9ba9_iter_7_bin_op_plus_axis_h_l92_c5_c163_right;
  wire [4:0] for_axis_h_l91_c3_9ba9_iter_8_bin_op_plus_axis_h_l92_c5_3642_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l91_c3_9ba9_iter_8_bin_op_plus_axis_h_l92_c5_3642_return_output;
  wire for_axis_h_l91_c3_9ba9_iter_8_bin_op_plus_axis_h_l92_c5_3642_right;
  wire [4:0] for_axis_h_l91_c3_9ba9_iter_9_bin_op_plus_axis_h_l92_c5_e50c_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l91_c3_9ba9_iter_9_bin_op_plus_axis_h_l92_c5_e50c_return_output;
  wire for_axis_h_l91_c3_9ba9_iter_9_bin_op_plus_axis_h_l92_c5_e50c_right;
  output [4:0] return_output;
  wire [4:0] return_output;
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l91_c3_9ba9_iter_0_bin_op_plus_axis_h_l92_c5_3c7e (
    .left(5'h00),
    .return_output(for_axis_h_l91_c3_9ba9_iter_0_bin_op_plus_axis_h_l92_c5_3c7e_return_output),
    .right(\axis[tkeep] [15])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l91_c3_9ba9_iter_10_bin_op_plus_axis_h_l92_c5_7659 (
    .left(for_axis_h_l91_c3_9ba9_iter_9_bin_op_plus_axis_h_l92_c5_e50c_return_output[4:0]),
    .return_output(for_axis_h_l91_c3_9ba9_iter_10_bin_op_plus_axis_h_l92_c5_7659_return_output),
    .right(\axis[tkeep] [5])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l91_c3_9ba9_iter_11_bin_op_plus_axis_h_l92_c5_7f08 (
    .left(for_axis_h_l91_c3_9ba9_iter_10_bin_op_plus_axis_h_l92_c5_7659_return_output[4:0]),
    .return_output(for_axis_h_l91_c3_9ba9_iter_11_bin_op_plus_axis_h_l92_c5_7f08_return_output),
    .right(\axis[tkeep] [4])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l91_c3_9ba9_iter_12_bin_op_plus_axis_h_l92_c5_6678 (
    .left(for_axis_h_l91_c3_9ba9_iter_11_bin_op_plus_axis_h_l92_c5_7f08_return_output[4:0]),
    .return_output(for_axis_h_l91_c3_9ba9_iter_12_bin_op_plus_axis_h_l92_c5_6678_return_output),
    .right(\axis[tkeep] [3])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l91_c3_9ba9_iter_13_bin_op_plus_axis_h_l92_c5_0b7a (
    .left(for_axis_h_l91_c3_9ba9_iter_12_bin_op_plus_axis_h_l92_c5_6678_return_output[4:0]),
    .return_output(for_axis_h_l91_c3_9ba9_iter_13_bin_op_plus_axis_h_l92_c5_0b7a_return_output),
    .right(\axis[tkeep] [2])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l91_c3_9ba9_iter_14_bin_op_plus_axis_h_l92_c5_d93e (
    .left(for_axis_h_l91_c3_9ba9_iter_13_bin_op_plus_axis_h_l92_c5_0b7a_return_output[4:0]),
    .return_output(for_axis_h_l91_c3_9ba9_iter_14_bin_op_plus_axis_h_l92_c5_d93e_return_output),
    .right(\axis[tkeep] [1])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l91_c3_9ba9_iter_15_bin_op_plus_axis_h_l92_c5_04f5 (
    .left(for_axis_h_l91_c3_9ba9_iter_14_bin_op_plus_axis_h_l92_c5_d93e_return_output[4:0]),
    .return_output(for_axis_h_l91_c3_9ba9_iter_15_bin_op_plus_axis_h_l92_c5_04f5_return_output),
    .right(\axis[tkeep] [0])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l91_c3_9ba9_iter_1_bin_op_plus_axis_h_l92_c5_279c (
    .left(for_axis_h_l91_c3_9ba9_iter_0_bin_op_plus_axis_h_l92_c5_3c7e_return_output[4:0]),
    .return_output(for_axis_h_l91_c3_9ba9_iter_1_bin_op_plus_axis_h_l92_c5_279c_return_output),
    .right(\axis[tkeep] [14])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l91_c3_9ba9_iter_2_bin_op_plus_axis_h_l92_c5_511b (
    .left(for_axis_h_l91_c3_9ba9_iter_1_bin_op_plus_axis_h_l92_c5_279c_return_output[4:0]),
    .return_output(for_axis_h_l91_c3_9ba9_iter_2_bin_op_plus_axis_h_l92_c5_511b_return_output),
    .right(\axis[tkeep] [13])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l91_c3_9ba9_iter_3_bin_op_plus_axis_h_l92_c5_5fff (
    .left(for_axis_h_l91_c3_9ba9_iter_2_bin_op_plus_axis_h_l92_c5_511b_return_output[4:0]),
    .return_output(for_axis_h_l91_c3_9ba9_iter_3_bin_op_plus_axis_h_l92_c5_5fff_return_output),
    .right(\axis[tkeep] [12])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l91_c3_9ba9_iter_4_bin_op_plus_axis_h_l92_c5_f5ae (
    .left(for_axis_h_l91_c3_9ba9_iter_3_bin_op_plus_axis_h_l92_c5_5fff_return_output[4:0]),
    .return_output(for_axis_h_l91_c3_9ba9_iter_4_bin_op_plus_axis_h_l92_c5_f5ae_return_output),
    .right(\axis[tkeep] [11])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l91_c3_9ba9_iter_5_bin_op_plus_axis_h_l92_c5_debd (
    .left(for_axis_h_l91_c3_9ba9_iter_4_bin_op_plus_axis_h_l92_c5_f5ae_return_output[4:0]),
    .return_output(for_axis_h_l91_c3_9ba9_iter_5_bin_op_plus_axis_h_l92_c5_debd_return_output),
    .right(\axis[tkeep] [10])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l91_c3_9ba9_iter_6_bin_op_plus_axis_h_l92_c5_5403 (
    .left(for_axis_h_l91_c3_9ba9_iter_5_bin_op_plus_axis_h_l92_c5_debd_return_output[4:0]),
    .return_output(for_axis_h_l91_c3_9ba9_iter_6_bin_op_plus_axis_h_l92_c5_5403_return_output),
    .right(\axis[tkeep] [9])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l91_c3_9ba9_iter_7_bin_op_plus_axis_h_l92_c5_c163 (
    .left(for_axis_h_l91_c3_9ba9_iter_6_bin_op_plus_axis_h_l92_c5_5403_return_output[4:0]),
    .return_output(for_axis_h_l91_c3_9ba9_iter_7_bin_op_plus_axis_h_l92_c5_c163_return_output),
    .right(\axis[tkeep] [8])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l91_c3_9ba9_iter_8_bin_op_plus_axis_h_l92_c5_3642 (
    .left(for_axis_h_l91_c3_9ba9_iter_7_bin_op_plus_axis_h_l92_c5_c163_return_output[4:0]),
    .return_output(for_axis_h_l91_c3_9ba9_iter_8_bin_op_plus_axis_h_l92_c5_3642_return_output),
    .right(\axis[tkeep] [7])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l91_c3_9ba9_iter_9_bin_op_plus_axis_h_l92_c5_e50c (
    .left(for_axis_h_l91_c3_9ba9_iter_8_bin_op_plus_axis_h_l92_c5_3642_return_output[4:0]),
    .return_output(for_axis_h_l91_c3_9ba9_iter_9_bin_op_plus_axis_h_l92_c5_e50c_return_output),
    .right(\axis[tkeep] [6])
  );
  assign for_axis_h_l91_c3_9ba9_iter_0_bin_op_plus_axis_h_l92_c5_3c7e_left = 5'h00;
  assign for_axis_h_l91_c3_9ba9_iter_0_bin_op_plus_axis_h_l92_c5_3c7e_right = \axis[tkeep] [15];
  assign for_axis_h_l91_c3_9ba9_iter_10_bin_op_plus_axis_h_l92_c5_7659_left = for_axis_h_l91_c3_9ba9_iter_9_bin_op_plus_axis_h_l92_c5_e50c_return_output[4:0];
  assign for_axis_h_l91_c3_9ba9_iter_10_bin_op_plus_axis_h_l92_c5_7659_right = \axis[tkeep] [5];
  assign for_axis_h_l91_c3_9ba9_iter_11_bin_op_plus_axis_h_l92_c5_7f08_left = for_axis_h_l91_c3_9ba9_iter_10_bin_op_plus_axis_h_l92_c5_7659_return_output[4:0];
  assign for_axis_h_l91_c3_9ba9_iter_11_bin_op_plus_axis_h_l92_c5_7f08_right = \axis[tkeep] [4];
  assign for_axis_h_l91_c3_9ba9_iter_12_bin_op_plus_axis_h_l92_c5_6678_left = for_axis_h_l91_c3_9ba9_iter_11_bin_op_plus_axis_h_l92_c5_7f08_return_output[4:0];
  assign for_axis_h_l91_c3_9ba9_iter_12_bin_op_plus_axis_h_l92_c5_6678_right = \axis[tkeep] [3];
  assign for_axis_h_l91_c3_9ba9_iter_13_bin_op_plus_axis_h_l92_c5_0b7a_left = for_axis_h_l91_c3_9ba9_iter_12_bin_op_plus_axis_h_l92_c5_6678_return_output[4:0];
  assign for_axis_h_l91_c3_9ba9_iter_13_bin_op_plus_axis_h_l92_c5_0b7a_right = \axis[tkeep] [2];
  assign for_axis_h_l91_c3_9ba9_iter_14_bin_op_plus_axis_h_l92_c5_d93e_left = for_axis_h_l91_c3_9ba9_iter_13_bin_op_plus_axis_h_l92_c5_0b7a_return_output[4:0];
  assign for_axis_h_l91_c3_9ba9_iter_14_bin_op_plus_axis_h_l92_c5_d93e_right = \axis[tkeep] [1];
  assign for_axis_h_l91_c3_9ba9_iter_15_bin_op_plus_axis_h_l92_c5_04f5_left = for_axis_h_l91_c3_9ba9_iter_14_bin_op_plus_axis_h_l92_c5_d93e_return_output[4:0];
  assign for_axis_h_l91_c3_9ba9_iter_15_bin_op_plus_axis_h_l92_c5_04f5_right = \axis[tkeep] [0];
  assign for_axis_h_l91_c3_9ba9_iter_1_bin_op_plus_axis_h_l92_c5_279c_left = for_axis_h_l91_c3_9ba9_iter_0_bin_op_plus_axis_h_l92_c5_3c7e_return_output[4:0];
  assign for_axis_h_l91_c3_9ba9_iter_1_bin_op_plus_axis_h_l92_c5_279c_right = \axis[tkeep] [14];
  assign for_axis_h_l91_c3_9ba9_iter_2_bin_op_plus_axis_h_l92_c5_511b_left = for_axis_h_l91_c3_9ba9_iter_1_bin_op_plus_axis_h_l92_c5_279c_return_output[4:0];
  assign for_axis_h_l91_c3_9ba9_iter_2_bin_op_plus_axis_h_l92_c5_511b_right = \axis[tkeep] [13];
  assign for_axis_h_l91_c3_9ba9_iter_3_bin_op_plus_axis_h_l92_c5_5fff_left = for_axis_h_l91_c3_9ba9_iter_2_bin_op_plus_axis_h_l92_c5_511b_return_output[4:0];
  assign for_axis_h_l91_c3_9ba9_iter_3_bin_op_plus_axis_h_l92_c5_5fff_right = \axis[tkeep] [12];
  assign for_axis_h_l91_c3_9ba9_iter_4_bin_op_plus_axis_h_l92_c5_f5ae_left = for_axis_h_l91_c3_9ba9_iter_3_bin_op_plus_axis_h_l92_c5_5fff_return_output[4:0];
  assign for_axis_h_l91_c3_9ba9_iter_4_bin_op_plus_axis_h_l92_c5_f5ae_right = \axis[tkeep] [11];
  assign for_axis_h_l91_c3_9ba9_iter_5_bin_op_plus_axis_h_l92_c5_debd_left = for_axis_h_l91_c3_9ba9_iter_4_bin_op_plus_axis_h_l92_c5_f5ae_return_output[4:0];
  assign for_axis_h_l91_c3_9ba9_iter_5_bin_op_plus_axis_h_l92_c5_debd_right = \axis[tkeep] [10];
  assign for_axis_h_l91_c3_9ba9_iter_6_bin_op_plus_axis_h_l92_c5_5403_left = for_axis_h_l91_c3_9ba9_iter_5_bin_op_plus_axis_h_l92_c5_debd_return_output[4:0];
  assign for_axis_h_l91_c3_9ba9_iter_6_bin_op_plus_axis_h_l92_c5_5403_right = \axis[tkeep] [9];
  assign for_axis_h_l91_c3_9ba9_iter_7_bin_op_plus_axis_h_l92_c5_c163_left = for_axis_h_l91_c3_9ba9_iter_6_bin_op_plus_axis_h_l92_c5_5403_return_output[4:0];
  assign for_axis_h_l91_c3_9ba9_iter_7_bin_op_plus_axis_h_l92_c5_c163_right = \axis[tkeep] [8];
  assign for_axis_h_l91_c3_9ba9_iter_8_bin_op_plus_axis_h_l92_c5_3642_left = for_axis_h_l91_c3_9ba9_iter_7_bin_op_plus_axis_h_l92_c5_c163_return_output[4:0];
  assign for_axis_h_l91_c3_9ba9_iter_8_bin_op_plus_axis_h_l92_c5_3642_right = \axis[tkeep] [7];
  assign for_axis_h_l91_c3_9ba9_iter_9_bin_op_plus_axis_h_l92_c5_e50c_left = for_axis_h_l91_c3_9ba9_iter_8_bin_op_plus_axis_h_l92_c5_3642_return_output[4:0];
  assign for_axis_h_l91_c3_9ba9_iter_9_bin_op_plus_axis_h_l92_c5_e50c_right = \axis[tkeep] [6];
  assign return_output = for_axis_h_l91_c3_9ba9_iter_15_bin_op_plus_axis_h_l92_c5_04f5_return_output[4:0];
endmodule

module axis128_to_axis512_0clk_c1f85885(clk, clock_enable, \axis_in[data] , \axis_in[valid] , axis_out_ready, \return_output[axis_out] , \return_output[axis_in_ready] );
  wire [145:0] _0_;
  wire [577:0] _1_;
  wire [583:0] axis128_array_to_axis512_axis_h_l417_c25_4ac3_axis_chunks;
  wire [576:0] axis128_array_to_axis512_axis_h_l417_c25_4ac3_return_output;
  wire [576:0] axis512_to_axis128_array_axis_h_l386_c43_1c88_axis;
  (* unused_bits = "438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583" *)
  wire [583:0] axis512_to_axis128_array_axis_h_l386_c43_1c88_return_output;
  input [144:0] \axis_in[data] ;
  wire [144:0] \axis_in[data] ;
  input \axis_in[valid] ;
  wire \axis_in[valid] ;
  reg [145:0] axis_in_reg = 146'h0000000000000000000000000000000000000;
  wire axis_in_reg_data_tkeep_mux_axis_h_l382_c3_4f20_cond;
  wire [15:0] axis_in_reg_data_tkeep_mux_axis_h_l382_c3_4f20_iffalse;
  wire [15:0] axis_in_reg_data_tkeep_mux_axis_h_l382_c3_4f20_iftrue;
  wire [15:0] axis_in_reg_data_tkeep_mux_axis_h_l382_c3_4f20_return_output;
  wire axis_in_reg_data_tlast_mux_axis_h_l382_c3_4f20_cond;
  wire axis_in_reg_data_tlast_mux_axis_h_l382_c3_4f20_iffalse;
  wire axis_in_reg_data_tlast_mux_axis_h_l382_c3_4f20_iftrue;
  wire axis_in_reg_data_tlast_mux_axis_h_l382_c3_4f20_return_output;
  wire axis_in_reg_mux_axis_h_l426_c3_54c4_cond;
  wire [145:0] axis_in_reg_mux_axis_h_l426_c3_54c4_iffalse;
  wire [145:0] axis_in_reg_mux_axis_h_l426_c3_54c4_iftrue;
  wire [145:0] axis_in_reg_mux_axis_h_l426_c3_54c4_return_output;
  wire axis_in_reg_valid_mux_axis_h_l382_c3_4f20_cond;
  wire axis_in_reg_valid_mux_axis_h_l382_c3_4f20_iffalse;
  wire axis_in_reg_valid_mux_axis_h_l382_c3_4f20_iftrue;
  wire axis_in_reg_valid_mux_axis_h_l382_c3_4f20_return_output;
  wire axis_out_as_chunks_mux_axis_h_l400_c5_f537_cond;
  wire [583:0] axis_out_as_chunks_mux_axis_h_l400_c5_f537_iffalse;
  wire [583:0] axis_out_as_chunks_mux_axis_h_l400_c5_f537_iftrue;
  wire [583:0] axis_out_as_chunks_mux_axis_h_l400_c5_f537_return_output;
  input axis_out_ready;
  wire axis_out_ready;
  wire [577:0] axis_out_reg;
  wire axis_out_reg_data_tkeep_mux_axis_h_l370_c3_5388_cond;
  wire [63:0] axis_out_reg_data_tkeep_mux_axis_h_l370_c3_5388_iffalse;
  wire [63:0] axis_out_reg_data_tkeep_mux_axis_h_l370_c3_5388_iftrue;
  wire [63:0] axis_out_reg_data_tkeep_mux_axis_h_l370_c3_5388_return_output;
  wire axis_out_reg_data_tlast_mux_axis_h_l370_c3_5388_cond;
  wire axis_out_reg_data_tlast_mux_axis_h_l370_c3_5388_iffalse;
  wire axis_out_reg_data_tlast_mux_axis_h_l370_c3_5388_iftrue;
  wire axis_out_reg_data_tlast_mux_axis_h_l370_c3_5388_return_output;
  wire axis_out_reg_mux_axis_h_l382_c3_4f20_cond;
  wire [577:0] axis_out_reg_mux_axis_h_l382_c3_4f20_iffalse;
  wire [577:0] axis_out_reg_mux_axis_h_l382_c3_4f20_iftrue;
  wire [577:0] axis_out_reg_mux_axis_h_l382_c3_4f20_return_output;
  wire axis_out_reg_valid_mux_axis_h_l370_c3_5388_cond;
  wire axis_out_reg_valid_mux_axis_h_l370_c3_5388_iffalse;
  wire axis_out_reg_valid_mux_axis_h_l370_c3_5388_iftrue;
  wire axis_out_reg_valid_mux_axis_h_l370_c3_5388_return_output;
  wire bin_op_and_axis_h_l370_c6_795d_left;
  wire bin_op_and_axis_h_l370_c6_795d_return_output;
  wire bin_op_and_axis_h_l370_c6_795d_right;
  wire bin_op_and_axis_h_l382_c6_0682_left;
  wire bin_op_and_axis_h_l382_c6_0682_return_output;
  wire bin_op_and_axis_h_l382_c6_0682_right;
  wire bin_op_and_axis_h_l426_c6_57ee_left;
  wire bin_op_and_axis_h_l426_c6_57ee_return_output;
  wire bin_op_and_axis_h_l426_c6_57ee_right;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire for_axis_h_l404_c7_f0e9_iter_0_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_cond;
  wire [583:0] for_axis_h_l404_c7_f0e9_iter_0_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iffalse;
  wire [583:0] for_axis_h_l404_c7_f0e9_iter_0_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iftrue;
  wire [583:0] for_axis_h_l404_c7_f0e9_iter_0_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_return_output;
  wire for_axis_h_l404_c7_f0e9_iter_0_unary_op_not_axis_h_l408_c13_70a5_expr;
  wire for_axis_h_l404_c7_f0e9_iter_0_unary_op_not_axis_h_l408_c13_70a5_return_output;
  wire for_axis_h_l404_c7_f0e9_iter_1_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_cond;
  wire [583:0] for_axis_h_l404_c7_f0e9_iter_1_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iffalse;
  wire [583:0] for_axis_h_l404_c7_f0e9_iter_1_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iftrue;
  wire [583:0] for_axis_h_l404_c7_f0e9_iter_1_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_return_output;
  wire for_axis_h_l404_c7_f0e9_iter_1_unary_op_not_axis_h_l408_c13_70a5_expr;
  wire for_axis_h_l404_c7_f0e9_iter_1_unary_op_not_axis_h_l408_c13_70a5_return_output;
  wire for_axis_h_l404_c7_f0e9_iter_2_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_cond;
  wire [583:0] for_axis_h_l404_c7_f0e9_iter_2_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iffalse;
  wire [583:0] for_axis_h_l404_c7_f0e9_iter_2_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iftrue;
  wire [583:0] for_axis_h_l404_c7_f0e9_iter_2_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_return_output;
  wire for_axis_h_l404_c7_f0e9_iter_2_unary_op_not_axis_h_l408_c13_70a5_expr;
  wire for_axis_h_l404_c7_f0e9_iter_2_unary_op_not_axis_h_l408_c13_70a5_return_output;
  wire [145:0] reg_comb_axis_in_reg;
  wire [577:0] reg_comb_axis_out_reg;
  output \return_output[axis_in_ready] ;
  wire \return_output[axis_in_ready] ;
  output [577:0] \return_output[axis_out] ;
  reg [577:0] \return_output[axis_out]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire unary_op_not_axis_h_l381_c28_7c16_expr;
  wire unary_op_not_axis_h_l381_c28_7c16_return_output;
  wire unary_op_not_axis_h_l425_c22_0786_expr;
  wire unary_op_not_axis_h_l425_c22_0786_return_output;
  always @(posedge clk)
    if (clock_enable) axis_in_reg <= _0_;
  always @(posedge clk)
    if (clock_enable) \return_output[axis_out]  <= _1_;
  assign _0_ = clock_enable ? reg_comb_axis_in_reg : 146'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _1_ = clock_enable ? reg_comb_axis_out_reg : 578'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  axis128_array_to_axis512_0clk_fcdf4ca0 axis128_array_to_axis512_axis_h_l417_c25_4ac3 (
    .axis_chunks(axis128_array_to_axis512_axis_h_l417_c25_4ac3_axis_chunks),
    .\return_output[tdata] (axis_out_reg_mux_axis_h_l382_c3_4f20_iftrue[511:0]),
    .\return_output[tkeep] (axis_out_reg_mux_axis_h_l382_c3_4f20_iftrue[575:512]),
    .\return_output[tlast] (axis_out_reg_mux_axis_h_l382_c3_4f20_iftrue[576])
  );
  axis512_to_axis128_array_0clk_4b8d8b28 axis512_to_axis128_array_axis_h_l386_c43_1c88 (
    .\axis[tdata] (\return_output[axis_out] [511:0]),
    .\axis[tkeep] (axis_out_reg_data_tkeep_mux_axis_h_l370_c3_5388_return_output),
    .\axis[tlast] (axis_out_reg_data_tlast_mux_axis_h_l370_c3_5388_return_output),
    .\return_output[axis_chunks] (axis512_to_axis128_array_axis_h_l386_c43_1c88_return_output)
  );
  mux_uint1_t_uint1_t_16_uint1_t_16_0clk_de264c78 axis_in_reg_data_tkeep_mux_axis_h_l382_c3_4f20 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l382_c3_4f20_cond),
    .iffalse(axis_in_reg[143:128]),
    .iftrue(16'h0000),
    .return_output(axis_in_reg_data_tkeep_mux_axis_h_l382_c3_4f20_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_in_reg_data_tlast_mux_axis_h_l382_c3_4f20 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l382_c3_4f20_cond),
    .iffalse(axis_in_reg[144]),
    .iftrue(1'h0),
    .return_output(axis_in_reg_data_tlast_mux_axis_h_l382_c3_4f20_return_output)
  );
  mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78 axis_in_reg_mux_axis_h_l426_c3_54c4 (
    .cond(axis_in_reg_mux_axis_h_l426_c3_54c4_cond),
    .\iffalse[data] ({ axis_in_reg_data_tlast_mux_axis_h_l382_c3_4f20_return_output, axis_in_reg_data_tkeep_mux_axis_h_l382_c3_4f20_return_output, axis_in_reg[127:0] }),
    .\iffalse[valid] (unary_op_not_axis_h_l425_c22_0786_expr),
    .\iftrue[data] (\axis_in[data] ),
    .\iftrue[valid] (\axis_in[valid] ),
    .\return_output[data] (reg_comb_axis_in_reg[144:0]),
    .\return_output[valid] (reg_comb_axis_in_reg[145])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_in_reg_valid_mux_axis_h_l382_c3_4f20 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l382_c3_4f20_cond),
    .iffalse(axis_in_reg[145]),
    .iftrue(1'h0),
    .return_output(unary_op_not_axis_h_l425_c22_0786_expr)
  );
  mux_uint1_t_axis128_t_stream_t_4_axis128_t_stream_t_4_0clk_de264c78 axis_out_as_chunks_mux_axis_h_l400_c5_f537 (
    .cond(axis_in_reg[144]),
    .iffalse({ axis512_to_axis128_array_axis_h_l386_c43_1c88_return_output[437:0], axis_in_reg }),
    .iftrue(axis_out_as_chunks_mux_axis_h_l400_c5_f537_iftrue),
    .return_output(axis128_array_to_axis512_axis_h_l417_c25_4ac3_axis_chunks)
  );
  mux_uint1_t_uint1_t_64_uint1_t_64_0clk_de264c78 axis_out_reg_data_tkeep_mux_axis_h_l370_c3_5388 (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l370_c3_5388_cond),
    .iffalse(\return_output[axis_out] [575:512]),
    .iftrue(64'h0000000000000000),
    .return_output(axis_out_reg_data_tkeep_mux_axis_h_l370_c3_5388_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_out_reg_data_tlast_mux_axis_h_l370_c3_5388 (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l370_c3_5388_cond),
    .iffalse(\return_output[axis_out] [576]),
    .iftrue(1'h0),
    .return_output(axis_out_reg_data_tlast_mux_axis_h_l370_c3_5388_return_output)
  );
  mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78 axis_out_reg_mux_axis_h_l382_c3_4f20 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l382_c3_4f20_cond),
    .\iffalse[data] ({ axis_out_reg_data_tlast_mux_axis_h_l370_c3_5388_return_output, axis_out_reg_data_tkeep_mux_axis_h_l370_c3_5388_return_output, \return_output[axis_out] [511:0] }),
    .\iffalse[valid] (unary_op_not_axis_h_l381_c28_7c16_expr),
    .\iftrue[data] (axis_out_reg_mux_axis_h_l382_c3_4f20_iftrue[576:0]),
    .\iftrue[valid] (axis128_array_to_axis512_axis_h_l417_c25_4ac3_axis_chunks[583]),
    .\return_output[data] (reg_comb_axis_out_reg[576:0]),
    .\return_output[valid] (reg_comb_axis_out_reg[577])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_out_reg_valid_mux_axis_h_l370_c3_5388 (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l370_c3_5388_cond),
    .iffalse(\return_output[axis_out] [577]),
    .iftrue(1'h0),
    .return_output(unary_op_not_axis_h_l381_c28_7c16_expr)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l370_c6_795d (
    .left(\return_output[axis_out] [577]),
    .return_output(axis_out_reg_data_tkeep_mux_axis_h_l370_c3_5388_cond),
    .right(axis_out_ready)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l382_c6_0682 (
    .left(axis_in_reg[145]),
    .return_output(axis_in_reg_data_tkeep_mux_axis_h_l382_c3_4f20_cond),
    .right(bin_op_and_axis_h_l382_c6_0682_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l426_c6_57ee (
    .left(\axis_in[valid] ),
    .return_output(axis_in_reg_mux_axis_h_l426_c3_54c4_cond),
    .right(bin_op_and_axis_h_l426_c6_57ee_right)
  );
  mux_uint1_t_axis128_t_stream_t_4_axis128_t_stream_t_4_0clk_de264c78 for_axis_h_l404_c7_f0e9_iter_0_axis_out_as_chunks_mux_axis_h_l408_c9_26c5 (
    .cond(for_axis_h_l404_c7_f0e9_iter_0_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_cond),
    .iffalse({ axis512_to_axis128_array_axis_h_l386_c43_1c88_return_output[437:0], axis_in_reg }),
    .iftrue({ axis512_to_axis128_array_axis_h_l386_c43_1c88_return_output[291:0], axis_in_reg, 146'h0000000000000000000000000000000000000 }),
    .return_output(for_axis_h_l404_c7_f0e9_iter_1_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iffalse)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l404_c7_f0e9_iter_0_unary_op_not_axis_h_l408_c13_70a5 (
    .expr(axis512_to_axis128_array_axis_h_l386_c43_1c88_return_output[437]),
    .return_output(for_axis_h_l404_c7_f0e9_iter_0_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_cond)
  );
  mux_uint1_t_axis128_t_stream_t_4_axis128_t_stream_t_4_0clk_de264c78 for_axis_h_l404_c7_f0e9_iter_1_axis_out_as_chunks_mux_axis_h_l408_c9_26c5 (
    .cond(for_axis_h_l404_c7_f0e9_iter_1_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_cond),
    .iffalse(for_axis_h_l404_c7_f0e9_iter_1_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iffalse),
    .iftrue({ for_axis_h_l404_c7_f0e9_iter_1_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iffalse[437:0], 146'h0000000000000000000000000000000000000 }),
    .return_output(for_axis_h_l404_c7_f0e9_iter_2_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iffalse)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l404_c7_f0e9_iter_1_unary_op_not_axis_h_l408_c13_70a5 (
    .expr(for_axis_h_l404_c7_f0e9_iter_1_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iffalse[583]),
    .return_output(for_axis_h_l404_c7_f0e9_iter_1_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_cond)
  );
  mux_uint1_t_axis128_t_stream_t_4_axis128_t_stream_t_4_0clk_de264c78 for_axis_h_l404_c7_f0e9_iter_2_axis_out_as_chunks_mux_axis_h_l408_c9_26c5 (
    .cond(for_axis_h_l404_c7_f0e9_iter_2_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_cond),
    .iffalse(for_axis_h_l404_c7_f0e9_iter_2_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iffalse),
    .iftrue({ for_axis_h_l404_c7_f0e9_iter_2_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iffalse[437:0], 146'h0000000000000000000000000000000000000 }),
    .return_output(axis_out_as_chunks_mux_axis_h_l400_c5_f537_iftrue)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l404_c7_f0e9_iter_2_unary_op_not_axis_h_l408_c13_70a5 (
    .expr(for_axis_h_l404_c7_f0e9_iter_2_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iffalse[583]),
    .return_output(for_axis_h_l404_c7_f0e9_iter_2_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_cond)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_axis_h_l381_c28_7c16 (
    .expr(unary_op_not_axis_h_l381_c28_7c16_expr),
    .return_output(bin_op_and_axis_h_l382_c6_0682_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_axis_h_l425_c22_0786 (
    .expr(unary_op_not_axis_h_l425_c22_0786_expr),
    .return_output(bin_op_and_axis_h_l426_c6_57ee_right)
  );
  assign axis128_array_to_axis512_axis_h_l417_c25_4ac3_return_output = axis_out_reg_mux_axis_h_l382_c3_4f20_iftrue[576:0];
  assign axis512_to_axis128_array_axis_h_l386_c43_1c88_axis = { axis_out_reg_data_tlast_mux_axis_h_l370_c3_5388_return_output, axis_out_reg_data_tkeep_mux_axis_h_l370_c3_5388_return_output, \return_output[axis_out] [511:0] };
  assign axis_in_reg_data_tkeep_mux_axis_h_l382_c3_4f20_iffalse = axis_in_reg[143:128];
  assign axis_in_reg_data_tkeep_mux_axis_h_l382_c3_4f20_iftrue = 16'h0000;
  assign axis_in_reg_data_tlast_mux_axis_h_l382_c3_4f20_cond = axis_in_reg_data_tkeep_mux_axis_h_l382_c3_4f20_cond;
  assign axis_in_reg_data_tlast_mux_axis_h_l382_c3_4f20_iffalse = axis_in_reg[144];
  assign axis_in_reg_data_tlast_mux_axis_h_l382_c3_4f20_iftrue = 1'h0;
  assign axis_in_reg_mux_axis_h_l426_c3_54c4_iffalse = { unary_op_not_axis_h_l425_c22_0786_expr, axis_in_reg_data_tlast_mux_axis_h_l382_c3_4f20_return_output, axis_in_reg_data_tkeep_mux_axis_h_l382_c3_4f20_return_output, axis_in_reg[127:0] };
  assign axis_in_reg_mux_axis_h_l426_c3_54c4_iftrue = { \axis_in[valid] , \axis_in[data]  };
  assign axis_in_reg_mux_axis_h_l426_c3_54c4_return_output = reg_comb_axis_in_reg;
  assign axis_in_reg_valid_mux_axis_h_l382_c3_4f20_cond = axis_in_reg_data_tkeep_mux_axis_h_l382_c3_4f20_cond;
  assign axis_in_reg_valid_mux_axis_h_l382_c3_4f20_iffalse = axis_in_reg[145];
  assign axis_in_reg_valid_mux_axis_h_l382_c3_4f20_iftrue = 1'h0;
  assign axis_in_reg_valid_mux_axis_h_l382_c3_4f20_return_output = unary_op_not_axis_h_l425_c22_0786_expr;
  assign axis_out_as_chunks_mux_axis_h_l400_c5_f537_cond = axis_in_reg[144];
  assign axis_out_as_chunks_mux_axis_h_l400_c5_f537_iffalse = { axis512_to_axis128_array_axis_h_l386_c43_1c88_return_output[437:0], axis_in_reg };
  assign axis_out_as_chunks_mux_axis_h_l400_c5_f537_return_output = axis128_array_to_axis512_axis_h_l417_c25_4ac3_axis_chunks;
  assign axis_out_reg = \return_output[axis_out] ;
  assign axis_out_reg_data_tkeep_mux_axis_h_l370_c3_5388_iffalse = \return_output[axis_out] [575:512];
  assign axis_out_reg_data_tkeep_mux_axis_h_l370_c3_5388_iftrue = 64'h0000000000000000;
  assign axis_out_reg_data_tlast_mux_axis_h_l370_c3_5388_cond = axis_out_reg_data_tkeep_mux_axis_h_l370_c3_5388_cond;
  assign axis_out_reg_data_tlast_mux_axis_h_l370_c3_5388_iffalse = \return_output[axis_out] [576];
  assign axis_out_reg_data_tlast_mux_axis_h_l370_c3_5388_iftrue = 1'h0;
  assign axis_out_reg_mux_axis_h_l382_c3_4f20_cond = axis_in_reg_data_tkeep_mux_axis_h_l382_c3_4f20_cond;
  assign axis_out_reg_mux_axis_h_l382_c3_4f20_iffalse = { unary_op_not_axis_h_l381_c28_7c16_expr, axis_out_reg_data_tlast_mux_axis_h_l370_c3_5388_return_output, axis_out_reg_data_tkeep_mux_axis_h_l370_c3_5388_return_output, \return_output[axis_out] [511:0] };
  assign axis_out_reg_mux_axis_h_l382_c3_4f20_iftrue[577] = axis128_array_to_axis512_axis_h_l417_c25_4ac3_axis_chunks[583];
  assign axis_out_reg_mux_axis_h_l382_c3_4f20_return_output = reg_comb_axis_out_reg;
  assign axis_out_reg_valid_mux_axis_h_l370_c3_5388_cond = axis_out_reg_data_tkeep_mux_axis_h_l370_c3_5388_cond;
  assign axis_out_reg_valid_mux_axis_h_l370_c3_5388_iffalse = \return_output[axis_out] [577];
  assign axis_out_reg_valid_mux_axis_h_l370_c3_5388_iftrue = 1'h0;
  assign axis_out_reg_valid_mux_axis_h_l370_c3_5388_return_output = unary_op_not_axis_h_l381_c28_7c16_expr;
  assign bin_op_and_axis_h_l370_c6_795d_left = \return_output[axis_out] [577];
  assign bin_op_and_axis_h_l370_c6_795d_return_output = axis_out_reg_data_tkeep_mux_axis_h_l370_c3_5388_cond;
  assign bin_op_and_axis_h_l370_c6_795d_right = axis_out_ready;
  assign bin_op_and_axis_h_l382_c6_0682_left = axis_in_reg[145];
  assign bin_op_and_axis_h_l382_c6_0682_return_output = axis_in_reg_data_tkeep_mux_axis_h_l382_c3_4f20_cond;
  assign bin_op_and_axis_h_l426_c6_57ee_left = \axis_in[valid] ;
  assign bin_op_and_axis_h_l426_c6_57ee_return_output = axis_in_reg_mux_axis_h_l426_c3_54c4_cond;
  assign clk_en_internal = clock_enable;
  assign for_axis_h_l404_c7_f0e9_iter_0_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iffalse = { axis512_to_axis128_array_axis_h_l386_c43_1c88_return_output[437:0], axis_in_reg };
  assign for_axis_h_l404_c7_f0e9_iter_0_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iftrue = { axis512_to_axis128_array_axis_h_l386_c43_1c88_return_output[291:0], axis_in_reg, 146'h0000000000000000000000000000000000000 };
  assign for_axis_h_l404_c7_f0e9_iter_0_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_return_output = for_axis_h_l404_c7_f0e9_iter_1_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iffalse;
  assign for_axis_h_l404_c7_f0e9_iter_0_unary_op_not_axis_h_l408_c13_70a5_expr = axis512_to_axis128_array_axis_h_l386_c43_1c88_return_output[437];
  assign for_axis_h_l404_c7_f0e9_iter_0_unary_op_not_axis_h_l408_c13_70a5_return_output = for_axis_h_l404_c7_f0e9_iter_0_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_cond;
  assign for_axis_h_l404_c7_f0e9_iter_1_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iftrue = { for_axis_h_l404_c7_f0e9_iter_1_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iffalse[437:0], 146'h0000000000000000000000000000000000000 };
  assign for_axis_h_l404_c7_f0e9_iter_1_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_return_output = for_axis_h_l404_c7_f0e9_iter_2_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iffalse;
  assign for_axis_h_l404_c7_f0e9_iter_1_unary_op_not_axis_h_l408_c13_70a5_expr = for_axis_h_l404_c7_f0e9_iter_1_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iffalse[583];
  assign for_axis_h_l404_c7_f0e9_iter_1_unary_op_not_axis_h_l408_c13_70a5_return_output = for_axis_h_l404_c7_f0e9_iter_1_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_cond;
  assign for_axis_h_l404_c7_f0e9_iter_2_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iftrue = { for_axis_h_l404_c7_f0e9_iter_2_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iffalse[437:0], 146'h0000000000000000000000000000000000000 };
  assign for_axis_h_l404_c7_f0e9_iter_2_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_return_output = axis_out_as_chunks_mux_axis_h_l400_c5_f537_iftrue;
  assign for_axis_h_l404_c7_f0e9_iter_2_unary_op_not_axis_h_l408_c13_70a5_expr = for_axis_h_l404_c7_f0e9_iter_2_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_iffalse[583];
  assign for_axis_h_l404_c7_f0e9_iter_2_unary_op_not_axis_h_l408_c13_70a5_return_output = for_axis_h_l404_c7_f0e9_iter_2_axis_out_as_chunks_mux_axis_h_l408_c9_26c5_cond;
  assign \return_output[axis_in_ready]  = bin_op_and_axis_h_l426_c6_57ee_right;
  assign unary_op_not_axis_h_l381_c28_7c16_return_output = bin_op_and_axis_h_l382_c6_0682_right;
  assign unary_op_not_axis_h_l425_c22_0786_return_output = bin_op_and_axis_h_l426_c6_57ee_right;
endmodule

module axis512_to_axis128_0clk_79a197f4(clk, clock_enable, \axis_in[data] , \axis_in[valid] , axis_out_ready, \return_output[axis_out] , \return_output[axis_in_ready] );
  wire [577:0] _0_;
  wire [145:0] _1_;
  wire [583:0] axis128_array_to_axis512_axis_h_l482_c24_9cfe_axis_chunks;
  wire [576:0] axis128_array_to_axis512_axis_h_l482_c24_9cfe_return_output;
  wire [576:0] axis512_to_axis128_array_axis_h_l471_c43_2d6f_axis;
  wire [583:0] axis512_to_axis128_array_axis_h_l471_c43_2d6f_return_output;
  input [576:0] \axis_in[data] ;
  wire [576:0] \axis_in[data] ;
  input \axis_in[valid] ;
  wire \axis_in[valid] ;
  wire [577:0] axis_in_reg;
  wire axis_in_reg_data_tkeep_mux_axis_h_l486_c5_5139_cond;
  wire [63:0] axis_in_reg_data_tkeep_mux_axis_h_l486_c5_5139_iffalse;
  wire [63:0] axis_in_reg_data_tkeep_mux_axis_h_l486_c5_5139_iftrue;
  wire [63:0] axis_in_reg_data_tkeep_mux_axis_h_l486_c5_5139_return_output;
  wire axis_in_reg_data_tlast_mux_axis_h_l486_c5_5139_cond;
  wire axis_in_reg_data_tlast_mux_axis_h_l486_c5_5139_iffalse;
  wire axis_in_reg_data_tlast_mux_axis_h_l486_c5_5139_iftrue;
  wire axis_in_reg_data_tlast_mux_axis_h_l486_c5_5139_return_output;
  wire axis_in_reg_mux_axis_h_l467_c3_2cf7_cond;
  reg [577:0] axis_in_reg_mux_axis_h_l467_c3_2cf7_iffalse = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [577:0] axis_in_reg_mux_axis_h_l467_c3_2cf7_iftrue;
  wire [577:0] axis_in_reg_mux_axis_h_l467_c3_2cf7_return_output;
  wire axis_in_reg_mux_axis_h_l500_c3_4205_cond;
  wire [577:0] axis_in_reg_mux_axis_h_l500_c3_4205_iffalse;
  wire [577:0] axis_in_reg_mux_axis_h_l500_c3_4205_iftrue;
  wire [577:0] axis_in_reg_mux_axis_h_l500_c3_4205_return_output;
  wire axis_in_reg_valid_mux_axis_h_l486_c5_5139_cond;
  wire axis_in_reg_valid_mux_axis_h_l486_c5_5139_iffalse;
  wire axis_in_reg_valid_mux_axis_h_l486_c5_5139_iftrue;
  wire axis_in_reg_valid_mux_axis_h_l486_c5_5139_return_output;
  input axis_out_ready;
  wire axis_out_ready;
  wire [145:0] axis_out_reg;
  wire axis_out_reg_data_tkeep_mux_axis_h_l455_c3_d05f_cond;
  wire [15:0] axis_out_reg_data_tkeep_mux_axis_h_l455_c3_d05f_iffalse;
  wire [15:0] axis_out_reg_data_tkeep_mux_axis_h_l455_c3_d05f_iftrue;
  wire [15:0] axis_out_reg_data_tkeep_mux_axis_h_l455_c3_d05f_return_output;
  wire axis_out_reg_data_tlast_mux_axis_h_l455_c3_d05f_cond;
  wire axis_out_reg_data_tlast_mux_axis_h_l455_c3_d05f_iffalse;
  wire axis_out_reg_data_tlast_mux_axis_h_l455_c3_d05f_iftrue;
  wire axis_out_reg_data_tlast_mux_axis_h_l455_c3_d05f_return_output;
  wire axis_out_reg_mux_axis_h_l467_c3_2cf7_cond;
  wire [145:0] axis_out_reg_mux_axis_h_l467_c3_2cf7_iffalse;
  wire [145:0] axis_out_reg_mux_axis_h_l467_c3_2cf7_iftrue;
  wire [145:0] axis_out_reg_mux_axis_h_l467_c3_2cf7_return_output;
  wire axis_out_reg_valid_mux_axis_h_l455_c3_d05f_cond;
  wire axis_out_reg_valid_mux_axis_h_l455_c3_d05f_iffalse;
  wire axis_out_reg_valid_mux_axis_h_l455_c3_d05f_iftrue;
  wire axis_out_reg_valid_mux_axis_h_l455_c3_d05f_return_output;
  wire bin_op_and_axis_h_l455_c6_f11c_left;
  wire bin_op_and_axis_h_l455_c6_f11c_return_output;
  wire bin_op_and_axis_h_l455_c6_f11c_right;
  wire bin_op_and_axis_h_l467_c6_d911_left;
  wire bin_op_and_axis_h_l467_c6_d911_return_output;
  wire bin_op_and_axis_h_l467_c6_d911_right;
  wire bin_op_and_axis_h_l500_c6_5820_left;
  wire bin_op_and_axis_h_l500_c6_5820_return_output;
  wire bin_op_and_axis_h_l500_c6_5820_right;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire [577:0] reg_comb_axis_in_reg;
  wire [145:0] reg_comb_axis_out_reg;
  output \return_output[axis_in_ready] ;
  wire \return_output[axis_in_ready] ;
  output [145:0] \return_output[axis_out] ;
  reg [145:0] \return_output[axis_out]  = 146'h0000000000000000000000000000000000000;
  wire unary_op_not_axis_h_l466_c28_7193_expr;
  wire unary_op_not_axis_h_l466_c28_7193_return_output;
  wire unary_op_not_axis_h_l486_c9_8822_expr;
  wire unary_op_not_axis_h_l486_c9_8822_return_output;
  wire unary_op_not_axis_h_l499_c22_b5cb_expr;
  wire unary_op_not_axis_h_l499_c22_b5cb_return_output;
  always @(posedge clk)
    if (clock_enable) axis_in_reg_mux_axis_h_l467_c3_2cf7_iffalse <= _0_;
  always @(posedge clk)
    if (clock_enable) \return_output[axis_out]  <= _1_;
  assign _0_ = clock_enable ? reg_comb_axis_in_reg : 578'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _1_ = clock_enable ? reg_comb_axis_out_reg : 146'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  axis128_array_to_axis512_0clk_fcdf4ca0 axis128_array_to_axis512_axis_h_l482_c24_9cfe (
    .axis_chunks({ axis512_to_axis128_array_axis_h_l471_c43_2d6f_return_output[437:0], 146'h0000000000000000000000000000000000000 }),
    .\return_output[tdata] (axis_in_reg_mux_axis_h_l467_c3_2cf7_iftrue[511:0]),
    .\return_output[tkeep] (axis_in_reg_data_tkeep_mux_axis_h_l486_c5_5139_iffalse),
    .\return_output[tlast] (axis_in_reg_data_tlast_mux_axis_h_l486_c5_5139_iffalse)
  );
  axis512_to_axis128_array_0clk_4b8d8b28 axis512_to_axis128_array_axis_h_l471_c43_2d6f (
    .\axis[tdata] (axis_in_reg_mux_axis_h_l467_c3_2cf7_iffalse[511:0]),
    .\axis[tkeep] (axis_in_reg_mux_axis_h_l467_c3_2cf7_iffalse[575:512]),
    .\axis[tlast] (axis_in_reg_mux_axis_h_l467_c3_2cf7_iffalse[576]),
    .\return_output[axis_chunks] (axis512_to_axis128_array_axis_h_l471_c43_2d6f_return_output)
  );
  mux_uint1_t_uint1_t_64_uint1_t_64_0clk_de264c78 axis_in_reg_data_tkeep_mux_axis_h_l486_c5_5139 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l486_c5_5139_cond),
    .iffalse(axis_in_reg_data_tkeep_mux_axis_h_l486_c5_5139_iffalse),
    .iftrue(64'h0000000000000000),
    .return_output(axis_in_reg_data_tkeep_mux_axis_h_l486_c5_5139_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_in_reg_data_tlast_mux_axis_h_l486_c5_5139 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l486_c5_5139_cond),
    .iffalse(axis_in_reg_data_tlast_mux_axis_h_l486_c5_5139_iffalse),
    .iftrue(1'h0),
    .return_output(axis_in_reg_data_tlast_mux_axis_h_l486_c5_5139_return_output)
  );
  mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78 axis_in_reg_mux_axis_h_l467_c3_2cf7 (
    .cond(axis_in_reg_mux_axis_h_l467_c3_2cf7_cond),
    .\iffalse[data] (axis_in_reg_mux_axis_h_l467_c3_2cf7_iffalse[576:0]),
    .\iffalse[valid] (axis_in_reg_mux_axis_h_l467_c3_2cf7_iffalse[577]),
    .\iftrue[data] ({ axis_in_reg_data_tlast_mux_axis_h_l486_c5_5139_return_output, axis_in_reg_data_tkeep_mux_axis_h_l486_c5_5139_return_output, axis_in_reg_mux_axis_h_l467_c3_2cf7_iftrue[511:0] }),
    .\iftrue[valid] (axis_in_reg_valid_mux_axis_h_l486_c5_5139_return_output),
    .\return_output[data] (axis_in_reg_mux_axis_h_l500_c3_4205_iffalse[576:0]),
    .\return_output[valid] (unary_op_not_axis_h_l499_c22_b5cb_expr)
  );
  mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78 axis_in_reg_mux_axis_h_l500_c3_4205 (
    .cond(axis_in_reg_mux_axis_h_l500_c3_4205_cond),
    .\iffalse[data] (axis_in_reg_mux_axis_h_l500_c3_4205_iffalse[576:0]),
    .\iffalse[valid] (unary_op_not_axis_h_l499_c22_b5cb_expr),
    .\iftrue[data] (\axis_in[data] ),
    .\iftrue[valid] (\axis_in[valid] ),
    .\return_output[data] (reg_comb_axis_in_reg[576:0]),
    .\return_output[valid] (reg_comb_axis_in_reg[577])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_in_reg_valid_mux_axis_h_l486_c5_5139 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l486_c5_5139_cond),
    .iffalse(axis_in_reg_mux_axis_h_l467_c3_2cf7_iffalse[577]),
    .iftrue(1'h0),
    .return_output(axis_in_reg_valid_mux_axis_h_l486_c5_5139_return_output)
  );
  mux_uint1_t_uint1_t_16_uint1_t_16_0clk_de264c78 axis_out_reg_data_tkeep_mux_axis_h_l455_c3_d05f (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l455_c3_d05f_cond),
    .iffalse(\return_output[axis_out] [143:128]),
    .iftrue(16'h0000),
    .return_output(axis_out_reg_data_tkeep_mux_axis_h_l455_c3_d05f_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_out_reg_data_tlast_mux_axis_h_l455_c3_d05f (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l455_c3_d05f_cond),
    .iffalse(\return_output[axis_out] [144]),
    .iftrue(1'h0),
    .return_output(axis_out_reg_data_tlast_mux_axis_h_l455_c3_d05f_return_output)
  );
  mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78 axis_out_reg_mux_axis_h_l467_c3_2cf7 (
    .cond(axis_in_reg_mux_axis_h_l467_c3_2cf7_cond),
    .\iffalse[data] ({ axis_out_reg_data_tlast_mux_axis_h_l455_c3_d05f_return_output, axis_out_reg_data_tkeep_mux_axis_h_l455_c3_d05f_return_output, \return_output[axis_out] [127:0] }),
    .\iffalse[valid] (unary_op_not_axis_h_l466_c28_7193_expr),
    .\iftrue[data] (axis512_to_axis128_array_axis_h_l471_c43_2d6f_return_output[582:438]),
    .\iftrue[valid] (axis512_to_axis128_array_axis_h_l471_c43_2d6f_return_output[583]),
    .\return_output[data] (reg_comb_axis_out_reg[144:0]),
    .\return_output[valid] (reg_comb_axis_out_reg[145])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_out_reg_valid_mux_axis_h_l455_c3_d05f (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l455_c3_d05f_cond),
    .iffalse(\return_output[axis_out] [145]),
    .iftrue(1'h0),
    .return_output(unary_op_not_axis_h_l466_c28_7193_expr)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l455_c6_f11c (
    .left(\return_output[axis_out] [145]),
    .return_output(axis_out_reg_data_tkeep_mux_axis_h_l455_c3_d05f_cond),
    .right(axis_out_ready)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l467_c6_d911 (
    .left(axis_in_reg_mux_axis_h_l467_c3_2cf7_iffalse[577]),
    .return_output(axis_in_reg_mux_axis_h_l467_c3_2cf7_cond),
    .right(bin_op_and_axis_h_l467_c6_d911_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l500_c6_5820 (
    .left(\axis_in[valid] ),
    .return_output(axis_in_reg_mux_axis_h_l500_c3_4205_cond),
    .right(bin_op_and_axis_h_l500_c6_5820_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_axis_h_l466_c28_7193 (
    .expr(unary_op_not_axis_h_l466_c28_7193_expr),
    .return_output(bin_op_and_axis_h_l467_c6_d911_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_axis_h_l486_c9_8822 (
    .expr(axis512_to_axis128_array_axis_h_l471_c43_2d6f_return_output[437]),
    .return_output(axis_in_reg_data_tkeep_mux_axis_h_l486_c5_5139_cond)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_axis_h_l499_c22_b5cb (
    .expr(unary_op_not_axis_h_l499_c22_b5cb_expr),
    .return_output(bin_op_and_axis_h_l500_c6_5820_right)
  );
  assign axis128_array_to_axis512_axis_h_l482_c24_9cfe_axis_chunks = { axis512_to_axis128_array_axis_h_l471_c43_2d6f_return_output[437:0], 146'h0000000000000000000000000000000000000 };
  assign axis128_array_to_axis512_axis_h_l482_c24_9cfe_return_output = { axis_in_reg_data_tlast_mux_axis_h_l486_c5_5139_iffalse, axis_in_reg_data_tkeep_mux_axis_h_l486_c5_5139_iffalse, axis_in_reg_mux_axis_h_l467_c3_2cf7_iftrue[511:0] };
  assign axis512_to_axis128_array_axis_h_l471_c43_2d6f_axis = axis_in_reg_mux_axis_h_l467_c3_2cf7_iffalse[576:0];
  assign axis_in_reg = axis_in_reg_mux_axis_h_l467_c3_2cf7_iffalse;
  assign axis_in_reg_data_tkeep_mux_axis_h_l486_c5_5139_iftrue = 64'h0000000000000000;
  assign axis_in_reg_data_tlast_mux_axis_h_l486_c5_5139_cond = axis_in_reg_data_tkeep_mux_axis_h_l486_c5_5139_cond;
  assign axis_in_reg_data_tlast_mux_axis_h_l486_c5_5139_iftrue = 1'h0;
  assign axis_in_reg_mux_axis_h_l467_c3_2cf7_iftrue[577:512] = { axis_in_reg_valid_mux_axis_h_l486_c5_5139_return_output, axis_in_reg_data_tlast_mux_axis_h_l486_c5_5139_return_output, axis_in_reg_data_tkeep_mux_axis_h_l486_c5_5139_return_output };
  assign axis_in_reg_mux_axis_h_l467_c3_2cf7_return_output = { unary_op_not_axis_h_l499_c22_b5cb_expr, axis_in_reg_mux_axis_h_l500_c3_4205_iffalse[576:0] };
  assign axis_in_reg_mux_axis_h_l500_c3_4205_iffalse[577] = unary_op_not_axis_h_l499_c22_b5cb_expr;
  assign axis_in_reg_mux_axis_h_l500_c3_4205_iftrue = { \axis_in[valid] , \axis_in[data]  };
  assign axis_in_reg_mux_axis_h_l500_c3_4205_return_output = reg_comb_axis_in_reg;
  assign axis_in_reg_valid_mux_axis_h_l486_c5_5139_cond = axis_in_reg_data_tkeep_mux_axis_h_l486_c5_5139_cond;
  assign axis_in_reg_valid_mux_axis_h_l486_c5_5139_iffalse = axis_in_reg_mux_axis_h_l467_c3_2cf7_iffalse[577];
  assign axis_in_reg_valid_mux_axis_h_l486_c5_5139_iftrue = 1'h0;
  assign axis_out_reg = \return_output[axis_out] ;
  assign axis_out_reg_data_tkeep_mux_axis_h_l455_c3_d05f_iffalse = \return_output[axis_out] [143:128];
  assign axis_out_reg_data_tkeep_mux_axis_h_l455_c3_d05f_iftrue = 16'h0000;
  assign axis_out_reg_data_tlast_mux_axis_h_l455_c3_d05f_cond = axis_out_reg_data_tkeep_mux_axis_h_l455_c3_d05f_cond;
  assign axis_out_reg_data_tlast_mux_axis_h_l455_c3_d05f_iffalse = \return_output[axis_out] [144];
  assign axis_out_reg_data_tlast_mux_axis_h_l455_c3_d05f_iftrue = 1'h0;
  assign axis_out_reg_mux_axis_h_l467_c3_2cf7_cond = axis_in_reg_mux_axis_h_l467_c3_2cf7_cond;
  assign axis_out_reg_mux_axis_h_l467_c3_2cf7_iffalse = { unary_op_not_axis_h_l466_c28_7193_expr, axis_out_reg_data_tlast_mux_axis_h_l455_c3_d05f_return_output, axis_out_reg_data_tkeep_mux_axis_h_l455_c3_d05f_return_output, \return_output[axis_out] [127:0] };
  assign axis_out_reg_mux_axis_h_l467_c3_2cf7_iftrue = axis512_to_axis128_array_axis_h_l471_c43_2d6f_return_output[583:438];
  assign axis_out_reg_mux_axis_h_l467_c3_2cf7_return_output = reg_comb_axis_out_reg;
  assign axis_out_reg_valid_mux_axis_h_l455_c3_d05f_cond = axis_out_reg_data_tkeep_mux_axis_h_l455_c3_d05f_cond;
  assign axis_out_reg_valid_mux_axis_h_l455_c3_d05f_iffalse = \return_output[axis_out] [145];
  assign axis_out_reg_valid_mux_axis_h_l455_c3_d05f_iftrue = 1'h0;
  assign axis_out_reg_valid_mux_axis_h_l455_c3_d05f_return_output = unary_op_not_axis_h_l466_c28_7193_expr;
  assign bin_op_and_axis_h_l455_c6_f11c_left = \return_output[axis_out] [145];
  assign bin_op_and_axis_h_l455_c6_f11c_return_output = axis_out_reg_data_tkeep_mux_axis_h_l455_c3_d05f_cond;
  assign bin_op_and_axis_h_l455_c6_f11c_right = axis_out_ready;
  assign bin_op_and_axis_h_l467_c6_d911_left = axis_in_reg_mux_axis_h_l467_c3_2cf7_iffalse[577];
  assign bin_op_and_axis_h_l467_c6_d911_return_output = axis_in_reg_mux_axis_h_l467_c3_2cf7_cond;
  assign bin_op_and_axis_h_l500_c6_5820_left = \axis_in[valid] ;
  assign bin_op_and_axis_h_l500_c6_5820_return_output = axis_in_reg_mux_axis_h_l500_c3_4205_cond;
  assign clk_en_internal = clock_enable;
  assign \return_output[axis_in_ready]  = bin_op_and_axis_h_l500_c6_5820_right;
  assign unary_op_not_axis_h_l466_c28_7193_return_output = bin_op_and_axis_h_l467_c6_d911_right;
  assign unary_op_not_axis_h_l486_c9_8822_expr = axis512_to_axis128_array_axis_h_l471_c43_2d6f_return_output[437];
  assign unary_op_not_axis_h_l486_c9_8822_return_output = axis_in_reg_data_tkeep_mux_axis_h_l486_c5_5139_cond;
  assign unary_op_not_axis_h_l499_c22_b5cb_return_output = bin_op_and_axis_h_l500_c6_5820_right;
endmodule

module axis512_to_axis128_array_0clk_4b8d8b28(\axis[tdata] , \axis[tkeep] , \axis[tlast] , \return_output[axis_chunks] );
  input [511:0] \axis[tdata] ;
  wire [511:0] \axis[tdata] ;
  input [63:0] \axis[tkeep] ;
  wire [63:0] \axis[tkeep] ;
  input \axis[tlast] ;
  wire \axis[tlast] ;
  wire for_axis_h_l320_c3_f794_iter_0_bin_op_and_axis_h_l323_c35_aa99_left;
  wire for_axis_h_l320_c3_f794_iter_0_bin_op_and_axis_h_l323_c35_aa99_return_output;
  wire for_axis_h_l320_c3_f794_iter_0_bin_op_and_axis_h_l323_c35_aa99_right;
  wire for_axis_h_l320_c3_f794_iter_0_unary_op_not_axis_h_l322_c36_4d21_expr;
  wire for_axis_h_l320_c3_f794_iter_0_unary_op_not_axis_h_l322_c36_4d21_return_output;
  wire for_axis_h_l320_c3_f794_iter_1_bin_op_and_axis_h_l323_c35_aa99_left;
  wire for_axis_h_l320_c3_f794_iter_1_bin_op_and_axis_h_l323_c35_aa99_return_output;
  wire for_axis_h_l320_c3_f794_iter_1_bin_op_and_axis_h_l323_c35_aa99_right;
  wire for_axis_h_l320_c3_f794_iter_1_unary_op_not_axis_h_l322_c36_4d21_expr;
  wire for_axis_h_l320_c3_f794_iter_1_unary_op_not_axis_h_l322_c36_4d21_return_output;
  wire for_axis_h_l320_c3_f794_iter_2_bin_op_and_axis_h_l323_c35_aa99_left;
  wire for_axis_h_l320_c3_f794_iter_2_bin_op_and_axis_h_l323_c35_aa99_return_output;
  wire for_axis_h_l320_c3_f794_iter_2_bin_op_and_axis_h_l323_c35_aa99_right;
  wire for_axis_h_l320_c3_f794_iter_2_unary_op_not_axis_h_l322_c36_4d21_expr;
  wire for_axis_h_l320_c3_f794_iter_2_unary_op_not_axis_h_l322_c36_4d21_return_output;
  output [583:0] \return_output[axis_chunks] ;
  wire [583:0] \return_output[axis_chunks] ;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l320_c3_f794_iter_0_bin_op_and_axis_h_l323_c35_aa99 (
    .left(\axis[tlast] ),
    .return_output(for_axis_h_l320_c3_f794_iter_0_bin_op_and_axis_h_l323_c35_aa99_return_output),
    .right(for_axis_h_l320_c3_f794_iter_0_bin_op_and_axis_h_l323_c35_aa99_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l320_c3_f794_iter_0_unary_op_not_axis_h_l322_c36_4d21 (
    .expr(\axis[tkeep] [47]),
    .return_output(for_axis_h_l320_c3_f794_iter_0_bin_op_and_axis_h_l323_c35_aa99_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l320_c3_f794_iter_1_bin_op_and_axis_h_l323_c35_aa99 (
    .left(\axis[tlast] ),
    .return_output(for_axis_h_l320_c3_f794_iter_1_bin_op_and_axis_h_l323_c35_aa99_return_output),
    .right(for_axis_h_l320_c3_f794_iter_1_bin_op_and_axis_h_l323_c35_aa99_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l320_c3_f794_iter_1_unary_op_not_axis_h_l322_c36_4d21 (
    .expr(\axis[tkeep] [31]),
    .return_output(for_axis_h_l320_c3_f794_iter_1_bin_op_and_axis_h_l323_c35_aa99_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l320_c3_f794_iter_2_bin_op_and_axis_h_l323_c35_aa99 (
    .left(\axis[tlast] ),
    .return_output(for_axis_h_l320_c3_f794_iter_2_bin_op_and_axis_h_l323_c35_aa99_return_output),
    .right(for_axis_h_l320_c3_f794_iter_2_bin_op_and_axis_h_l323_c35_aa99_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l320_c3_f794_iter_2_unary_op_not_axis_h_l322_c36_4d21 (
    .expr(\axis[tkeep] [15]),
    .return_output(for_axis_h_l320_c3_f794_iter_2_bin_op_and_axis_h_l323_c35_aa99_right)
  );
  assign for_axis_h_l320_c3_f794_iter_0_bin_op_and_axis_h_l323_c35_aa99_left = \axis[tlast] ;
  assign for_axis_h_l320_c3_f794_iter_0_unary_op_not_axis_h_l322_c36_4d21_expr = \axis[tkeep] [47];
  assign for_axis_h_l320_c3_f794_iter_0_unary_op_not_axis_h_l322_c36_4d21_return_output = for_axis_h_l320_c3_f794_iter_0_bin_op_and_axis_h_l323_c35_aa99_right;
  assign for_axis_h_l320_c3_f794_iter_1_bin_op_and_axis_h_l323_c35_aa99_left = \axis[tlast] ;
  assign for_axis_h_l320_c3_f794_iter_1_unary_op_not_axis_h_l322_c36_4d21_expr = \axis[tkeep] [31];
  assign for_axis_h_l320_c3_f794_iter_1_unary_op_not_axis_h_l322_c36_4d21_return_output = for_axis_h_l320_c3_f794_iter_1_bin_op_and_axis_h_l323_c35_aa99_right;
  assign for_axis_h_l320_c3_f794_iter_2_bin_op_and_axis_h_l323_c35_aa99_left = \axis[tlast] ;
  assign for_axis_h_l320_c3_f794_iter_2_unary_op_not_axis_h_l322_c36_4d21_expr = \axis[tkeep] [15];
  assign for_axis_h_l320_c3_f794_iter_2_unary_op_not_axis_h_l322_c36_4d21_return_output = for_axis_h_l320_c3_f794_iter_2_bin_op_and_axis_h_l323_c35_aa99_right;
  assign \return_output[axis_chunks]  = { \axis[tkeep] [63], for_axis_h_l320_c3_f794_iter_0_bin_op_and_axis_h_l323_c35_aa99_return_output, \axis[tkeep] [63:48], \axis[tdata] [511:384], \axis[tkeep] [47], for_axis_h_l320_c3_f794_iter_1_bin_op_and_axis_h_l323_c35_aa99_return_output, \axis[tkeep] [47:32], \axis[tdata] [383:256], \axis[tkeep] [31], for_axis_h_l320_c3_f794_iter_2_bin_op_and_axis_h_l323_c35_aa99_return_output, \axis[tkeep] [31:16], \axis[tdata] [255:128], \axis[tkeep] [15], \axis[tlast] , \axis[tkeep] [15:0], \axis[tdata] [127:0] };
endmodule

module bin_op_and_uint1_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [4:0] \:11670.read_pipe ;
  input left;
  wire left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign return_output = left & right;
  assign \:11670.read_pipe  = { left, right, 3'hx };
endmodule

module bin_op_and_uint64_t_uint64_t_0clk_de264c78(left, right, return_output);
  wire [319:0] \:20774.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [63:0] return_output;
  wire [63:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  assign return_output = left & right;
  assign \:20774.read_pipe  = { left, right, 192'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_and_uint8_t_uint4_t_0clk_de264c78(left, right, return_output);
  wire [35:0] \:19071.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [3:0] right;
  wire [3:0] right;
  assign return_output = left & { 4'h0, right };
  assign \:19071.read_pipe  = { left, right, 24'hxxxxxx };
endmodule

module bin_op_and_uint8_t_uint8_t_0clk_de264c78(left, right, return_output);
  wire [39:0] \:19098.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] right;
  wire [7:0] right;
  assign return_output = left & right;
  assign \:19098.read_pipe  = { left, right, 24'hxxxxxx };
endmodule

module bin_op_eq_uint11_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [35:0] \:17846.read_pipe ;
  input [10:0] left;
  wire [10:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 10'h000, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \:17846.read_pipe  = { left, right, 24'bx01111111111111111111111 };
endmodule

module bin_op_eq_uint16_t_uint16_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [65:0] \:17770.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \:17770.read_pipe  = { left, right, 34'bx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_eq_uint1_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [5:0] \:12117.read_pipe ;
  input left;
  wire left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \:12117.read_pipe  = { left, right, 4'bx011 };
endmodule

module bin_op_eq_uint2_t_uint2_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [9:0] \:12675.read_pipe ;
  input [1:0] left;
  wire [1:0] left;
  output return_output;
  wire return_output;
  input [1:0] right;
  wire [1:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \:12675.read_pipe  = { left, right, 6'bx01111 };
endmodule

module bin_op_eq_uint3_t_uint3_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [13:0] \:13715.read_pipe ;
  input [2:0] left;
  wire [2:0] left;
  output return_output;
  wire return_output;
  input [2:0] right;
  wire [2:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \:13715.read_pipe  = { left, right, 8'bx0111111 };
endmodule

module bin_op_eq_uint4_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [14:0] \:22964.read_pipe ;
  input [3:0] left;
  wire [3:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 3'h0, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \:22964.read_pipe  = { left, right, 10'bx011111111 };
endmodule

module bin_op_eq_uint4_t_uint2_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [15:0] \:23077.read_pipe ;
  input [3:0] left;
  wire [3:0] left;
  output return_output;
  wire return_output;
  input [1:0] right;
  wire [1:0] right;
  assign _0_ = left == { 2'h0, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \:23077.read_pipe  = { left, right, 10'bx011111111 };
endmodule

module bin_op_eq_uint4_t_uint3_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [16:0] \:23002.read_pipe ;
  input [3:0] left;
  wire [3:0] left;
  output return_output;
  wire return_output;
  input [2:0] right;
  wire [2:0] right;
  assign _0_ = left == { 1'h0, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \:23002.read_pipe  = { left, right, 10'bx011111111 };
endmodule

module bin_op_eq_uint4_t_uint4_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [17:0] \:23040.read_pipe ;
  input [3:0] left;
  wire [3:0] left;
  output return_output;
  wire return_output;
  input [3:0] right;
  wire [3:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \:23040.read_pipe  = { left, right, 10'bx011111111 };
endmodule

module bin_op_eq_uint64_t_uint64_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [257:0] \:20979.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input [63:0] right;
  wire [63:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \:20979.read_pipe  = { left, right, 130'bx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_eq_uint7_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [23:0] \:17653.read_pipe ;
  input [6:0] left;
  wire [6:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 6'h00, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \:17653.read_pipe  = { left, right, 16'bx011111111111111 };
endmodule

module bin_op_eq_uint9_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [29:0] \:16220.read_pipe ;
  input [8:0] left;
  wire [8:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 8'h00, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \:16220.read_pipe  = { left, right, 20'bx0111111111111111111 };
endmodule

module bin_op_gt_int17_t_int32_t_0clk_794ce60a(left, right, return_output);
  wire [15:0] bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_d394_left;
  wire bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_d394_return_output;
  wire [15:0] bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_d394_right;
  wire [15:0] bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_4578_left;
  wire bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_4578_return_output;
  wire [15:0] bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_4578_right;
  (* unused_bits = "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_3e8e_return_output;
  wire [31:0] const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_3e8e_x;
  (* unused_bits = "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_652a_return_output;
  wire [31:0] const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_652a_x;
  input [16:0] left;
  wire [16:0] left;
  output return_output;
  wire return_output;
  input [31:0] right;
  wire [31:0] right;
  wire rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_7d6b_cond;
  wire rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_7d6b_iffalse;
  wire rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_7d6b_iftrue;
  wire rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_7d6b_return_output;
  bin_op_eq_uint16_t_uint16_t_0clk_de264c78 bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_d394 (
    .left(const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_3e8e_return_output[15:0]),
    .return_output(rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_7d6b_cond),
    .right(const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_652a_return_output[15:0])
  );
  bin_op_gt_uint16_t_uint16_t_0clk_380ecc95 bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_4578 (
    .left(left[15:0]),
    .return_output(rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_7d6b_iftrue),
    .right(right[15:0])
  );
  const_sr_16_int32_t_0clk_de264c78 const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_3e8e (
    .return_output(const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_3e8e_return_output),
    .x(right)
  );
  const_sr_16_int32_t_0clk_de264c78 const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_652a (
    .return_output(const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_652a_return_output),
    .x({ left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left })
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_7d6b (
    .cond(rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_7d6b_cond),
    .iffalse(right[31]),
    .iftrue(rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_7d6b_iftrue),
    .return_output(return_output)
  );
  assign bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_d394_left = const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_3e8e_return_output[15:0];
  assign bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_d394_return_output = rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_7d6b_cond;
  assign bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_d394_right = const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_652a_return_output[15:0];
  assign bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_4578_left = left[15:0];
  assign bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_4578_return_output = rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_7d6b_iftrue;
  assign bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_4578_right = right[15:0];
  assign const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_3e8e_x = right;
  assign const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_652a_x = { left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left };
  assign rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_7d6b_iffalse = right[31];
  assign rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_7d6b_return_output = return_output;
endmodule

module bin_op_gt_uint16_t_uint16_t_0clk_380ecc95(left, right, return_output);
  wire [16:0] bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_0876_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 17" *)
  wire [17:0] bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_0876_return_output;
  wire [16:0] bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_0876_right;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [15:0] right;
  wire [15:0] right;
  bin_op_minus_int17_t_int17_t_0clk_de264c78 bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_0876 (
    .left({ 1'h0, right }),
    .return_output(bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_0876_return_output),
    .right({ 1'h0, left })
  );
  assign bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_0876_left = { 1'h0, right };
  assign bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_0876_right = { 1'h0, left };
  assign return_output = bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_0876_return_output[16];
endmodule

module bin_op_gt_uint16_t_uint5_t_0clk_5af1a430(left, right, return_output);
  wire [10:0] bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_642d_left;
  wire bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_642d_return_output;
  wire bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_642d_right;
  wire [5:0] bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_1d86_left;
  (* unused_bits = "0 1 2 3 4 6" *)
  wire [6:0] bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_1d86_return_output;
  wire [5:0] bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_1d86_right;
  (* unused_bits = "11 12 13 14 15" *)
  wire [15:0] const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_9618_return_output;
  wire [15:0] const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_9618_x;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [4:0] right;
  wire [4:0] right;
  wire rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_92e8_cond;
  wire rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_92e8_iffalse;
  wire rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_92e8_iftrue;
  wire rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_92e8_return_output;
  bin_op_eq_uint11_t_uint1_t_0clk_de264c78 bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_642d (
    .left(const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_9618_return_output[10:0]),
    .return_output(rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_92e8_cond),
    .right(1'h0)
  );
  bin_op_minus_int6_t_int6_t_0clk_de264c78 bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_1d86 (
    .left({ 1'h0, right }),
    .return_output(bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_1d86_return_output),
    .right({ 1'h0, left[4:0] })
  );
  const_sr_5_uint16_t_0clk_de264c78 const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_9618 (
    .return_output(const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_9618_return_output),
    .x(left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_92e8 (
    .cond(rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_92e8_cond),
    .iffalse(1'h1),
    .iftrue(bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_1d86_return_output[5]),
    .return_output(return_output)
  );
  assign bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_642d_left = const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_9618_return_output[10:0];
  assign bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_642d_return_output = rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_92e8_cond;
  assign bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_642d_right = 1'h0;
  assign bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_1d86_left = { 1'h0, right };
  assign bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_1d86_right = { 1'h0, left[4:0] };
  assign const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_9618_x = left;
  assign rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_92e8_iffalse = 1'h1;
  assign rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_92e8_iftrue = bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_1d86_return_output[5];
  assign rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_92e8_return_output = return_output;
endmodule

module bin_op_gt_uint64_t_uint64_t_0clk_380ecc95(left, right, return_output);
  wire [64:0] bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_e993_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 65" *)
  wire [65:0] bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_e993_return_output;
  wire [64:0] bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_e993_right;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input [63:0] right;
  wire [63:0] right;
  bin_op_minus_int65_t_int65_t_0clk_de264c78 bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_e993 (
    .left({ 1'h0, right }),
    .return_output(bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_e993_return_output),
    .right({ 1'h0, left })
  );
  assign bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_e993_left = { 1'h0, right };
  assign bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_e993_right = { 1'h0, left };
  assign return_output = bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_e993_return_output[64];
endmodule

module bin_op_gt_uint8_t_uint1_t_0clk_5af1a430(left, right, return_output);
  wire [6:0] bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_d469_left;
  wire bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_d469_return_output;
  wire bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_d469_right;
  wire [1:0] bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_0cab_left;
  (* unused_bits = "0 2" *)
  wire [2:0] bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_0cab_return_output;
  wire [1:0] bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_0cab_right;
  (* unused_bits = "7" *)
  wire [7:0] const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_3aad_return_output;
  wire [7:0] const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_3aad_x;
  input [7:0] left;
  wire [7:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  wire rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_dffa_cond;
  wire rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_dffa_iffalse;
  wire rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_dffa_iftrue;
  wire rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_dffa_return_output;
  bin_op_eq_uint7_t_uint1_t_0clk_de264c78 bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_d469 (
    .left(const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_3aad_return_output[6:0]),
    .return_output(rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_dffa_cond),
    .right(1'h0)
  );
  bin_op_minus_int2_t_int2_t_0clk_de264c78 bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_0cab (
    .left({ 1'h0, right }),
    .return_output(bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_0cab_return_output),
    .right({ 1'h0, left[0] })
  );
  const_sr_1_uint8_t_0clk_de264c78 const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_3aad (
    .return_output(const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_3aad_return_output),
    .x(left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_dffa (
    .cond(rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_dffa_cond),
    .iffalse(1'h1),
    .iftrue(bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_0cab_return_output[1]),
    .return_output(return_output)
  );
  assign bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_d469_left = const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_3aad_return_output[6:0];
  assign bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_d469_return_output = rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_dffa_cond;
  assign bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_d469_right = 1'h0;
  assign bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_0cab_left = { 1'h0, right };
  assign bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_0cab_right = { 1'h0, left[0] };
  assign const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_3aad_x = left;
  assign rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_dffa_iffalse = 1'h1;
  assign rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_dffa_iftrue = bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_0cab_return_output[1];
  assign rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_dffa_return_output = return_output;
endmodule

module bin_op_gte_uint64_t_uint64_t_0clk_6f2c5aad(left, right, return_output);
  wire [64:0] bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_52e1_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 65" *)
  wire [65:0] bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_52e1_return_output;
  wire [64:0] bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_52e1_right;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input [63:0] right;
  wire [63:0] right;
  wire unary_op_not_bin_op_gte_uint64_t_uint64_t_c_l16_c11_f762_expr;
  wire unary_op_not_bin_op_gte_uint64_t_uint64_t_c_l16_c11_f762_return_output;
  bin_op_minus_int65_t_int65_t_0clk_de264c78 bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_52e1 (
    .left({ 1'h0, left }),
    .return_output(bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_52e1_return_output),
    .right({ 1'h0, right })
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_bin_op_gte_uint64_t_uint64_t_c_l16_c11_f762 (
    .expr(bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_52e1_return_output[64]),
    .return_output(return_output)
  );
  assign bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_52e1_left = { 1'h0, left };
  assign bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_52e1_right = { 1'h0, right };
  assign unary_op_not_bin_op_gte_uint64_t_uint64_t_c_l16_c11_f762_expr = bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_52e1_return_output[64];
  assign unary_op_not_bin_op_gte_uint64_t_uint64_t_c_l16_c11_f762_return_output = return_output;
endmodule

module bin_op_inferred_mult_uint64_t_uint3_t_0clk_de264c78(left, right, return_output);
  wire [133:0] \:20858.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [66:0] return_output;
  wire [66:0] return_output;
  input [2:0] right;
  wire [2:0] right;
  assign return_output = { 3'h0, left } * { 64'h0000000000000000, right };
  assign \:20858.read_pipe  = { 67'hxxxxxxxxxxxxxxxxx, right, left };
endmodule

module bin_op_inferred_mult_uint64_t_uint64_t_1clk_eda9d07c(clk, left, right, return_output);
  wire [255:0] \:19910.read_pipe ;
  input clk;
  wire clk;
  input [63:0] left;
  wire [63:0] left;
  wire [511:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [511:0] manual_registers_r;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  reg [383:0] _0_;
  always @(posedge clk)
    _0_ <= { right, left, return_output, manual_registers_r[383:256] };
  assign manual_registers_r[383:0] = _0_;
  assign return_output = { 64'h0000000000000000, manual_registers_r[319:256] } * { 64'h0000000000000000, manual_registers_r[383:320] };
  assign \:19910.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, manual_registers_r[383:256] };
  assign manual_registers = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, right, left, return_output, manual_registers_r[383:256] };
  assign manual_registers_r[511:384] = 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
endmodule

module bin_op_lt_uint16_t_uint7_t_0clk_5af1a430(left, right, return_output);
  wire [8:0] bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_1a39_left;
  wire bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_1a39_return_output;
  wire bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_1a39_right;
  wire [7:0] bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_54fa_left;
  (* unused_bits = "0 1 2 3 4 5 6 8" *)
  wire [8:0] bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_54fa_return_output;
  wire [7:0] bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_54fa_right;
  (* unused_bits = "9 10 11 12 13 14 15" *)
  wire [15:0] const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_32c3_return_output;
  wire [15:0] const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_32c3_x;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [6:0] right;
  wire [6:0] right;
  wire rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_7321_cond;
  wire rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_7321_iffalse;
  wire rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_7321_iftrue;
  wire rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_7321_return_output;
  bin_op_eq_uint9_t_uint1_t_0clk_de264c78 bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_1a39 (
    .left(const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_32c3_return_output[8:0]),
    .return_output(rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_7321_cond),
    .right(1'h0)
  );
  bin_op_minus_int8_t_int8_t_0clk_de264c78 bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_54fa (
    .left({ 1'h0, left[6:0] }),
    .return_output(bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_54fa_return_output),
    .right({ 1'h0, right })
  );
  const_sr_7_uint16_t_0clk_de264c78 const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_32c3 (
    .return_output(const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_32c3_return_output),
    .x(left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_7321 (
    .cond(rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_7321_cond),
    .iffalse(1'h0),
    .iftrue(bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_54fa_return_output[7]),
    .return_output(return_output)
  );
  assign bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_1a39_left = const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_32c3_return_output[8:0];
  assign bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_1a39_return_output = rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_7321_cond;
  assign bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_1a39_right = 1'h0;
  assign bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_54fa_left = { 1'h0, left[6:0] };
  assign bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_54fa_right = { 1'h0, right };
  assign const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_32c3_x = left;
  assign rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_7321_iffalse = 1'h0;
  assign rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_7321_iftrue = bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_54fa_return_output[7];
  assign rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_7321_return_output = return_output;
endmodule

module bin_op_lt_uint64_t_uint64_t_0clk_380ecc95(left, right, return_output);
  wire [64:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 65" *)
  wire [65:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17_return_output;
  wire [64:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17_right;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input [63:0] right;
  wire [63:0] right;
  bin_op_minus_int65_t_int65_t_0clk_de264c78 bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17 (
    .left({ 1'h0, left }),
    .return_output(bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17_return_output),
    .right({ 1'h0, right })
  );
  assign bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17_left = { 1'h0, left };
  assign bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17_right = { 1'h0, right };
  assign return_output = bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17_return_output[64];
endmodule

module bin_op_lt_uint64_t_uint64_t_1clk_1ab9994f(clk, left, right, return_output);
  wire [64:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 65" *)
  wire [65:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17_return_output;
  wire [64:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17_right;
  input clk;
  wire clk;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input [63:0] right;
  wire [63:0] right;
  bin_op_minus_int65_t_int65_t_1clk_dacc0421 bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17 (
    .clk(clk),
    .left({ 1'h0, left }),
    .return_output(bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17_return_output),
    .right({ 1'h0, right })
  );
  assign bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17_left = { 1'h0, left };
  assign bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17_right = { 1'h0, right };
  assign return_output = bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17_return_output[64];
endmodule

module bin_op_lt_uint64_t_uint64_t_1clk_bd0fd33a(clk, left, right, return_output);
  wire [64:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 65" *)
  wire [65:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17_return_output;
  wire [64:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17_right;
  input clk;
  wire clk;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input [63:0] right;
  wire [63:0] right;
  bin_op_minus_int65_t_int65_t_1clk_da2cb5ad bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17 (
    .clk(clk),
    .left({ 1'h0, left }),
    .return_output(bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17_return_output),
    .right({ 1'h0, right })
  );
  assign bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17_left = { 1'h0, left };
  assign bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17_right = { 1'h0, right };
  assign return_output = bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_fd17_return_output[64];
endmodule

module bin_op_minus_int17_t_int17_t_0clk_de264c78(left, right, return_output);
  wire [156:0] \:19849.read_pipe ;
  input [16:0] left;
  wire [16:0] left;
  output [17:0] return_output;
  wire [17:0] return_output;
  input [16:0] right;
  wire [16:0] right;
  assign return_output = { left[16], left } - { right[16], right };
  assign \:19849.read_pipe  = { left, right, 123'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_int2_t_int2_t_0clk_de264c78(left, right, return_output);
  wire [21:0] \:17691.read_pipe ;
  input [1:0] left;
  wire [1:0] left;
  output [2:0] return_output;
  wire [2:0] return_output;
  input [1:0] right;
  wire [1:0] right;
  assign return_output = { left[1], left } - { right[1], right };
  assign \:17691.read_pipe  = { left, right, 18'hxxxxx };
endmodule

module bin_op_minus_int65_t_int65_t_0clk_de264c78(left, right, return_output);
  wire [588:0] \:21970.read_pipe ;
  input [64:0] left;
  wire [64:0] left;
  output [65:0] return_output;
  wire [65:0] return_output;
  input [64:0] right;
  wire [64:0] right;
  assign return_output = { left[64], left } - { right[64], right };
  assign \:21970.read_pipe  = { left, right, 459'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_int65_t_int65_t_1clk_da2cb5ad(clk, left, right, return_output);
  wire [37:0] _0_;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289" *)
  wire [588:0] \:22031.read_pipe ;
  input clk;
  wire clk;
  input [64:0] left;
  wire [64:0] left;
  wire [1177:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878" *)
  wire [1177:0] manual_registers_r;
  output [65:0] return_output;
  wire [65:0] return_output;
  input [64:0] right;
  wire [64:0] right;
  reg [878:0] _1_;
  always @(posedge clk)
    _1_ <= { left, right, manual_registers[943:916], right[27:0], left[27:0], right, left, manual_registers[618], manual_registers[943:916], manual_registers[618], manual_registers_r[1177:1048], manual_registers[458:421], manual_registers_r[943:916], manual_registers[458:421], manual_registers_r[943:916], manual_registers_r[785:749], manual_registers_r[720:684], manual_registers_r[785:656], manual_registers[458:421], manual_registers[458] };
  assign { manual_registers_r[1177:1048], manual_registers_r[943:916], manual_registers_r[878:851], manual_registers_r[813:656], manual_registers_r[618:327], manual_registers_r[298:262], manual_registers_r[233:67], manual_registers_r[38:0] } = _1_;
  assign { manual_registers[618], manual_registers[943:916] } = { 1'h0, left[27:0] } - { 1'h0, right[27:0] };
  assign _0_ = { manual_registers_r[720], manual_registers_r[720:684] } - { manual_registers_r[785], manual_registers_r[785:749] };
  assign manual_registers[458:421] = _0_ - { 37'h0000000000, manual_registers_r[589] };
  assign \:22031.read_pipe  = { manual_registers_r[1177:1048], 104'h00000000000000000000000000, manual_registers_r[943:916], 37'h0000000000, manual_registers_r[878:851], 37'h0000000000, manual_registers_r[813:656], 37'h0000000000, manual_registers_r[618:589] };
  assign { manual_registers[1177:944], manual_registers[915:619], manual_registers[617:459], manual_registers[420:0] } = { left, right, 141'h000000000000000000000000000000000000, right[27:0], 37'h0000000000, left[27:0], right, left, 37'h0000000000, manual_registers[943:916], manual_registers[618], manual_registers_r[1177:1048], manual_registers_r[943:916], manual_registers[458:421], manual_registers_r[943:916], 28'h0000000, manual_registers_r[785:749], 28'h0000000, manual_registers_r[720:684], manual_registers_r[785:656], 28'h0000000, manual_registers[458:421], manual_registers[458] };
  assign { manual_registers_r[1047:944], manual_registers_r[915:879], manual_registers_r[850:814], manual_registers_r[655:619], manual_registers_r[326:299], manual_registers_r[261:234], manual_registers_r[66:39] } = 299'h000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign return_output = { manual_registers[458:421], manual_registers_r[943:916] };
endmodule

module bin_op_minus_int65_t_int65_t_1clk_dacc0421(clk, left, right, return_output);
  wire [58:0] _0_;
  (* unused_bits = "1 2 3 4 5 6 7 8 197 198 199 200 201 202 203 262 263 264 265 266 267 268" *)
  wire [588:0] \:22144.read_pipe ;
  input clk;
  wire clk;
  input [64:0] left;
  wire [64:0] left;
  wire [1177:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 590 591 592 593 594 595 596 597 786 787 788 789 790 791 792 851 852 853 854 855 856 857" *)
  wire [1177:0] manual_registers_r;
  output [65:0] return_output;
  wire [65:0] return_output;
  input [64:0] right;
  wire [64:0] right;
  reg [857:0] _1_;
  always @(posedge clk)
    _1_ <= { left, right, manual_registers[922:916], right[6:0], left[6:0], right, left, manual_registers[597], manual_registers[922:916], manual_registers[597], manual_registers_r[1177:1048], manual_registers[458:400], manual_registers_r[922:916], manual_registers[458:400], manual_registers_r[922:916], manual_registers_r[785:728], manual_registers_r[720:663], manual_registers_r[785:656], manual_registers[458:400], manual_registers[458] };
  assign { manual_registers_r[1177:1048], manual_registers_r[922:916], manual_registers_r[857:851], manual_registers_r[792:656], manual_registers_r[597:327], manual_registers_r[319:262], manual_registers_r[254:67], manual_registers_r[59:0] } = _1_;
  assign { manual_registers[597], manual_registers[922:916] } = { 1'h0, left[6:0] } - { 1'h0, right[6:0] };
  assign _0_ = { manual_registers_r[720], manual_registers_r[720:663] } - { manual_registers_r[785], manual_registers_r[785:728] };
  assign manual_registers[458:400] = _0_ - { 58'h000000000000000, manual_registers_r[589] };
  assign \:22144.read_pipe  = { manual_registers_r[1177:1048], 125'h00000000000000000000000000000000, manual_registers_r[922:916], 58'h000000000000000, manual_registers_r[857:851], 58'h000000000000000, manual_registers_r[792:656], 58'h000000000000000, manual_registers_r[597:589] };
  assign { manual_registers[1177:923], manual_registers[915:598], manual_registers[596:459], manual_registers[399:0] } = { left, right, 183'h0000000000000000000000000000000000000000000000, right[6:0], 58'h000000000000000, left[6:0], right, left, 58'h000000000000000, manual_registers[922:916], manual_registers[597], manual_registers_r[1177:1048], manual_registers_r[922:916], manual_registers[458:400], manual_registers_r[922:916], 7'h00, manual_registers_r[785:728], 7'h00, manual_registers_r[720:663], manual_registers_r[785:656], 7'h00, manual_registers[458:400], manual_registers[458] };
  assign { manual_registers_r[1047:923], manual_registers_r[915:858], manual_registers_r[850:793], manual_registers_r[655:598], manual_registers_r[326:320], manual_registers_r[261:255], manual_registers_r[66:60] } = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign return_output = { manual_registers[458:400], manual_registers_r[922:916] };
endmodule

module bin_op_minus_int6_t_int6_t_0clk_de264c78(left, right, return_output);
  wire [57:0] \:17884.read_pipe ;
  input [5:0] left;
  wire [5:0] left;
  output [6:0] return_output;
  wire [6:0] return_output;
  input [5:0] right;
  wire [5:0] right;
  assign return_output = { left[5], left } - { right[5], right };
  assign \:17884.read_pipe  = { left, right, 46'hxxxxxxxxxxxx };
endmodule

module bin_op_minus_int8_t_int8_t_0clk_de264c78(left, right, return_output);
  wire [75:0] \:16258.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output [8:0] return_output;
  wire [8:0] return_output;
  input [7:0] right;
  wire [7:0] right;
  assign return_output = { left[7], left } - { right[7], right };
  assign \:16258.read_pipe  = { left, right, 60'hxxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_uint16_t_uint1_t_0clk_de264c78(left, right, return_output);
  (* unused_bits = "16" *)
  wire [16:0] _0_;
  wire [130:0] \:11696.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [15:0] return_output;
  wire [15:0] return_output;
  input right;
  wire right;
  assign { _0_[16], return_output } = { 1'h0, left } - { 16'h0000, right };
  assign _0_[15:0] = return_output;
  assign \:11696.read_pipe  = { left, right, 114'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_uint16_t_uint5_t_0clk_de264c78(left, right, return_output);
  (* unused_bits = "16" *)
  wire [16:0] _0_;
  wire [134:0] \:12977.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [4:0] right;
  wire [4:0] right;
  assign { _0_[16], return_output } = { 1'h0, left } - { 12'h000, right };
  assign _0_[15:0] = return_output;
  assign \:12977.read_pipe  = { left, right, 114'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_uint64_t_uint64_t_0clk_de264c78(left, right, return_output);
  (* unused_bits = "64" *)
  wire [64:0] _0_;
  wire [577:0] \:21058.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [63:0] return_output;
  wire [63:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  assign { _0_[64], return_output } = { 1'h0, left } - { 1'h0, right };
  assign _0_[63:0] = return_output;
  assign \:21058.read_pipe  = { left, right, 450'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_neq_uint64_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [194:0] \:20800.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 63'h0000000000000000, right };
  assign return_output = _0_ ? 1'h0 : 1'h1;
  assign \:20800.read_pipe  = { left, right, 130'bx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_or_uint1_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [4:0] \:14232.read_pipe ;
  input left;
  wire left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign return_output = left | right;
  assign \:14232.read_pipe  = { left, right, 3'hx };
endmodule

module bin_op_or_uint64_t_uint4_t_0clk_de264c78(left, right, return_output);
  wire [259:0] \:17997.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [63:0] return_output;
  wire [63:0] return_output;
  input [3:0] right;
  wire [3:0] right;
  assign return_output = left | { 60'h000000000000000, right };
  assign \:17997.read_pipe  = { left, right, 192'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint16_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [132:0] \:11617.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [16:0] return_output;
  wire [16:0] return_output;
  input right;
  wire right;
  assign return_output = { 1'h0, left } + { 16'h0000, right };
  assign \:11617.read_pipe  = { left, right, 116'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint16_t_uint5_t_0clk_de264c78(left, right, return_output);
  wire [136:0] \:13198.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [16:0] return_output;
  wire [16:0] return_output;
  input [4:0] right;
  wire [4:0] right;
  assign return_output = { 1'h0, left } + { 12'h000, right };
  assign \:13198.read_pipe  = { left, right, 116'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint320_t_uint320_t_0clk_de264c78(left, right, return_output);
  wire [2883:0] \:19337.read_pipe ;
  input [319:0] left;
  wire [319:0] left;
  output [320:0] return_output;
  wire [320:0] return_output;
  input [319:0] right;
  wire [319:0] right;
  assign return_output = { 1'h0, left } + { 1'h0, right };
  assign \:19337.read_pipe  = { left, right, 2244'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint320_t_uint320_t_1clk_55f4b291(clk, left, right, return_output);
  wire [33:0] _0_;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1889" *)
  wire [2883:0] \:22257.read_pipe ;
  input clk;
  wire clk;
  input [319:0] left;
  wire [319:0] left;
  wire [5767:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3846 3847 3848 3849 3850 3851 3852 3853 3854 3855 3856 3857 3858 3859 3860 3861 3862 3863 3864 3865 3866 3867 3868 3869 3870 3871 3872 3873 3874 3875 3876 3877 3878 3879 3880 3881 3882 3883 3884 3885 3886 3887 3888 3889 3890 3891 3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904 3905 3906 3907 3908 3909 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4014 4015 4016 4017 4018 4019 4020 4021 4022 4023 4024 4025 4026 4027 4028 4029 4030 4031 4032 4033 4034 4035 4036 4037 4038 4039 4040 4041 4042 4043 4044 4045 4046 4047 4048 4049 4050 4051 4052 4053 4054 4055 4056 4057 4058 4059 4060 4061 4062 4063 4064 4065 4066 4067 4068 4069 4070 4071 4072 4073 4074 4075 4076 4077 4078 4079 4080 4081 4082 4083 4084 4085 4086 4087 4088 4089 4090 4091 4092 4093 4094 4095 4096 4097 4098 4099 4100 4101 4102 4103 4104 4105 4106 4107 4108 4109 4110 4111 4112 4113 4114 4115 4116 4117 4118 4119 4120 4121 4122 4123 4124 4125 4126 4127 4128 4129 4130 4131 4132 4166 4167 4168 4169 4170 4171 4172 4173 4174 4175 4176 4177 4178 4179 4180 4181 4182 4183 4184 4185 4186 4187 4188 4189 4190 4191 4192 4193 4194 4195 4196 4197 4198 4199 4200 4201 4202 4203 4204 4205 4206 4207 4208 4209 4210 4211 4212 4213 4214 4215 4216 4217 4218 4219 4220 4221 4222 4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237 4238 4239 4240 4241 4242 4243 4244 4245 4246 4247 4248 4249 4250 4251 4252 4253 4254 4255 4256 4257 4258 4259 4260 4261 4262 4263 4264 4265 4266 4267 4268 4269 4270 4271 4272 4273 4274 4275 4276 4277 4278 4279 4280 4281 4282 4283 4284 4285 4286 4287 4288 4289 4290 4291 4292 4293 4294 4295 4296 4297 4298 4299 4300 4301 4302 4303 4304 4305 4306 4307 4308 4309 4310 4311 4312 4313 4314 4315 4316 4317 4318 4319 4320 4321 4322 4323 4324 4325 4326 4327 4328 4329 4330 4331 4332 4333 4334 4335 4336 4337 4338 4339 4340 4341 4342 4343 4344 4345 4346 4347 4348 4349 4350 4351 4352 4353 4354 4355 4356 4357 4358 4359 4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381 4382 4383 4384 4385 4386 4387 4388 4389 4390 4391 4392 4393 4394 4395 4396 4397 4398 4399 4400 4401 4402 4403 4404 4405 4406 4407 4408 4409 4410 4411 4412 4413 4414 4415 4416 4417 4418 4419 4420 4421 4422 4423 4424 4425 4426 4427 4428 4429 4430 4431 4432 4433 4434 4435 4436 4437 4438 4439 4440 4441 4442 4443 4444 4445 4446 4447 4448 4449 4450 4451 4452 4773" *)
  wire [5767:0] manual_registers_r;
  output [320:0] return_output;
  wire [320:0] return_output;
  input [319:0] right;
  wire [319:0] right;
  reg [4453:0] _1_;
  always @(posedge clk)
    _1_ <= { left, right, manual_registers[4773:4486], right[286:0], left[286:0], right, left, manual_registers[4773:4486], manual_registers[4773], manual_registers_r[5767:5128], manual_registers[2243:2210], manual_registers_r[4772:4486], manual_registers[2243:2210], manual_registers_r[4772:4486], manual_registers_r[3845:3813], manual_registers_r[3525:3493], manual_registers_r[3845:3206], manual_registers[2243:2210], manual_registers[2243] };
  assign { manual_registers_r[5767:5128], manual_registers_r[4773:4486], manual_registers_r[4452:4166], manual_registers_r[4132:3206], manual_registers_r[3172:1602], manual_registers_r[1314:1282], manual_registers_r[994:322], manual_registers_r[34:0] } = _1_;
  assign manual_registers[4773:4486] = { 1'h0, left[286:0] } + { 1'h0, right[286:0] };
  assign _0_ = { 1'h0, manual_registers_r[3525:3493] } + { 1'h0, manual_registers_r[3845:3813] };
  assign manual_registers[2243:2210] = _0_ + { 33'h000000000, manual_registers_r[2884] };
  assign \:22257.read_pipe  = { manual_registers_r[5767:5128], 354'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, manual_registers_r[4773:4486], 33'h000000000, manual_registers_r[4452:4166], 33'h000000000, manual_registers_r[4132:3206], 33'h000000000, manual_registers_r[3172:2884] };
  assign { manual_registers[5767:4774], manual_registers[4485:2244], manual_registers[2209:0] } = { left, right, 387'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, right[286:0], 33'h000000000, left[286:0], right, left, 33'h000000000, manual_registers[4773:4486], manual_registers[4773], manual_registers_r[5767:5128], manual_registers_r[4772:4486], manual_registers[2243:2210], manual_registers_r[4772:4486], 287'h000000000000000000000000000000000000000000000000000000000000000000000000, manual_registers_r[3845:3813], 287'h000000000000000000000000000000000000000000000000000000000000000000000000, manual_registers_r[3525:3493], manual_registers_r[3845:3206], 287'h000000000000000000000000000000000000000000000000000000000000000000000000, manual_registers[2243:2210], manual_registers[2243] };
  assign { manual_registers_r[5127:4774], manual_registers_r[4485:4453], manual_registers_r[4165:4133], manual_registers_r[3205:3173], manual_registers_r[1601:1315], manual_registers_r[1281:995], manual_registers_r[321:35] } = 1314'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign return_output = { manual_registers[2243:2210], manual_registers_r[4772:4486] };
endmodule

module bin_op_plus_uint32_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [260:0] \:12291.read_pipe ;
  input [31:0] left;
  wire [31:0] left;
  output [32:0] return_output;
  wire [32:0] return_output;
  input right;
  wire right;
  assign return_output = { 1'h0, left } + { 32'h00000000, right };
  assign \:12291.read_pipe  = { left, right, 228'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint32_t_uint32_t_0clk_de264c78(left, right, return_output);
  wire [291:0] \:19738.read_pipe ;
  input [31:0] left;
  wire [31:0] left;
  output [32:0] return_output;
  wire [32:0] return_output;
  input [31:0] right;
  wire [31:0] right;
  assign return_output = { 1'h0, left } + { 1'h0, right };
  assign \:19738.read_pipe  = { left, right, 228'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint5_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [44:0] \:17944.read_pipe ;
  input [4:0] left;
  wire [4:0] left;
  output [5:0] return_output;
  wire [5:0] return_output;
  input right;
  wire right;
  assign return_output = { 1'h0, left } + { 5'h00, right };
  assign \:17944.read_pipe  = { left, right, 39'hxxxxxxxxxx };
endmodule

module bin_op_plus_uint64_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [516:0] \:20086.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [64:0] return_output;
  wire [64:0] return_output;
  input right;
  wire right;
  assign return_output = { 1'h0, left } + { 64'h0000000000000000, right };
  assign \:20086.read_pipe  = { left, right, 452'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint64_t_uint1_t_1clk_b814adb6(clk, left, right, return_output);
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 258 354" *)
  wire [516:0] \:20286.read_pipe ;
  input clk;
  wire clk;
  input [63:0] left;
  wire [63:0] left;
  wire [1033:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 775 871" *)
  wire [1033:0] manual_registers_r;
  output [64:0] return_output;
  wire [64:0] return_output;
  input right;
  wire right;
  reg [555:0] _0_;
  always @(posedge clk)
    _0_ <= { left, right, manual_registers[871:839], right, left[31:0], right, left, manual_registers[871:839], manual_registers[871], manual_registers_r[1033:969], manual_registers[451:419], manual_registers_r[870:839], manual_registers[451:419], manual_registers_r[870:839], manual_registers_r[646:615], manual_registers_r[647:583], manual_registers[451:419], manual_registers[451] };
  assign { manual_registers_r[1033:969], manual_registers_r[871:839], manual_registers_r[775], manual_registers_r[742:711], manual_registers_r[647:583], manual_registers_r[550:322], manual_registers_r[225:194], manual_registers_r[130:66], manual_registers_r[33:0] } = _0_;
  assign manual_registers[871:839] = { 1'h0, left[31:0] } + { 32'h00000000, right };
  assign manual_registers[451:419] = { 1'h0, manual_registers_r[646:615] } + { 32'h00000000, manual_registers_r[517] };
  assign \:20286.read_pipe  = { manual_registers_r[1033:969], 97'h0000000000000000000000000, manual_registers_r[871:839], 63'h0000000000000000, manual_registers_r[775], 32'h00000000, manual_registers_r[742:711], 63'h0000000000000000, manual_registers_r[647:583], 32'h00000000, manual_registers_r[550:517] };
  assign { manual_registers[1033:872], manual_registers[838:452], manual_registers[418:0] } = { left, right, 160'h0000000000000000000000000000000000000000, right, 32'h00000000, left[31:0], 63'h0000000000000000, right, left, 32'h00000000, manual_registers[871:839], manual_registers[871], manual_registers_r[1033:969], manual_registers_r[870:839], manual_registers[451:419], manual_registers_r[870:839], 96'h000000000000000000000000, manual_registers_r[646:615], 63'h0000000000000000, manual_registers_r[647:583], 32'h00000000, manual_registers[451:419], manual_registers[451] };
  assign { manual_registers_r[968:872], manual_registers_r[838:776], manual_registers_r[774:743], manual_registers_r[710:648], manual_registers_r[582:551], manual_registers_r[321:226], manual_registers_r[193:131], manual_registers_r[65:34] } = 478'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign return_output = { manual_registers[451:419], manual_registers_r[870:839] };
endmodule

module bin_op_plus_uint64_t_uint64_t_0clk_de264c78(left, right, return_output);
  wire [579:0] \:19941.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [64:0] return_output;
  wire [64:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  assign return_output = { 1'h0, left } + { 1'h0, right };
  assign \:19941.read_pipe  = { left, right, 452'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint64_t_uint64_t_1clk_115253f8(clk, left, right, return_output);
  wire [27:0] _0_;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 359" *)
  wire [579:0] \:20183.read_pipe ;
  input clk;
  wire clk;
  input [63:0] left;
  wire [63:0] left;
  wire [1159:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 939" *)
  wire [1159:0] manual_registers_r;
  output [64:0] return_output;
  wire [64:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  reg [875:0] _1_;
  always @(posedge clk)
    _1_ <= { left, right, manual_registers[939:902], right[36:0], left[36:0], right, left, manual_registers[939:902], manual_registers[939], manual_registers_r[1159:1032], manual_registers[451:424], manual_registers_r[938:902], manual_registers[451:424], manual_registers_r[938:902], manual_registers_r[773:747], manual_registers_r[709:683], manual_registers_r[773:646], manual_registers[451:424], manual_registers[451] };
  assign { manual_registers_r[1159:1032], manual_registers_r[939:902], manual_registers_r[874:838], manual_registers_r[810:646], manual_registers_r[618:322], manual_registers_r[284:258], manual_registers_r[220:66], manual_registers_r[28:0] } = _1_;
  assign manual_registers[939:902] = { 1'h0, left[36:0] } + { 1'h0, right[36:0] };
  assign _0_ = { 1'h0, manual_registers_r[709:683] } + { 1'h0, manual_registers_r[773:747] };
  assign manual_registers[451:424] = _0_ + { 27'h0000000, manual_registers_r[580] };
  assign \:20183.read_pipe  = { manual_registers_r[1159:1032], 92'h00000000000000000000000, manual_registers_r[939:902], 27'h0000000, manual_registers_r[874:838], 27'h0000000, manual_registers_r[810:646], 27'h0000000, manual_registers_r[618:580] };
  assign { manual_registers[1159:940], manual_registers[901:452], manual_registers[423:0] } = { left, right, 119'h000000000000000000000000000000, right[36:0], 27'h0000000, left[36:0], right, left, 27'h0000000, manual_registers[939:902], manual_registers[939], manual_registers_r[1159:1032], manual_registers_r[938:902], manual_registers[451:424], manual_registers_r[938:902], 37'h0000000000, manual_registers_r[773:747], 37'h0000000000, manual_registers_r[709:683], manual_registers_r[773:646], 37'h0000000000, manual_registers[451:424], manual_registers[451] };
  assign { manual_registers_r[1031:940], manual_registers_r[901:875], manual_registers_r[837:811], manual_registers_r[645:619], manual_registers_r[321:285], manual_registers_r[257:221], manual_registers_r[65:29] } = 284'h00000000000000000000000000000000000000000000000000000000000000000000000;
  assign return_output = { manual_registers[451:424], manual_registers_r[938:902] };
endmodule

module bin_op_plus_uint64_t_uint64_t_1clk_5f0e39d6(clk, left, right, return_output);
  wire [14:0] _0_;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 372" *)
  wire [579:0] \:20672.read_pipe ;
  input clk;
  wire clk;
  input [63:0] left;
  wire [63:0] left;
  wire [1159:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 258 259 260 261 262 263 264 265 266 267 268 269 270 271 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 952" *)
  wire [1159:0] manual_registers_r;
  output [64:0] return_output;
  wire [64:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  reg [888:0] _1_;
  always @(posedge clk)
    _1_ <= { left, right, manual_registers[952:902], right[49:0], left[49:0], right, left, manual_registers[952:902], manual_registers[952], manual_registers_r[1159:1032], manual_registers[451:437], manual_registers_r[951:902], manual_registers[451:437], manual_registers_r[951:902], manual_registers_r[773:760], manual_registers_r[709:696], manual_registers_r[773:646], manual_registers[451:437], manual_registers[451] };
  assign { manual_registers_r[1159:1032], manual_registers_r[952:902], manual_registers_r[887:838], manual_registers_r[823:646], manual_registers_r[631:322], manual_registers_r[271:258], manual_registers_r[207:66], manual_registers_r[15:0] } = _1_;
  assign manual_registers[952:902] = { 1'h0, left[49:0] } + { 1'h0, right[49:0] };
  assign _0_ = { 1'h0, manual_registers_r[709:696] } + { 1'h0, manual_registers_r[773:760] };
  assign manual_registers[451:437] = _0_ + { 14'h0000, manual_registers_r[580] };
  assign \:20672.read_pipe  = { manual_registers_r[1159:1032], 79'h00000000000000000000, manual_registers_r[952:902], 14'h0000, manual_registers_r[887:838], 14'h0000, manual_registers_r[823:646], 14'h0000, manual_registers_r[631:580] };
  assign { manual_registers[1159:953], manual_registers[901:452], manual_registers[436:0] } = { left, right, 93'h000000000000000000000000, right[49:0], 14'h0000, left[49:0], right, left, 14'h0000, manual_registers[952:902], manual_registers[952], manual_registers_r[1159:1032], manual_registers_r[951:902], manual_registers[451:437], manual_registers_r[951:902], 50'h0000000000000, manual_registers_r[773:760], 50'h0000000000000, manual_registers_r[709:696], manual_registers_r[773:646], 50'h0000000000000, manual_registers[451:437], manual_registers[451] };
  assign { manual_registers_r[1031:953], manual_registers_r[901:888], manual_registers_r[837:824], manual_registers_r[645:632], manual_registers_r[321:272], manual_registers_r[257:208], manual_registers_r[65:16] } = 271'h00000000000000000000000000000000000000000000000000000000000000000000;
  assign return_output = { manual_registers[451:437], manual_registers_r[951:902] };
endmodule

module bin_op_plus_uint64_t_uint64_t_1clk_da2cb5ad(clk, left, right, return_output);
  wire [36:0] _0_;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 350" *)
  wire [579:0] \:20390.read_pipe ;
  input clk;
  wire clk;
  input [63:0] left;
  wire [63:0] left;
  wire [1159:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 930" *)
  wire [1159:0] manual_registers_r;
  output [64:0] return_output;
  wire [64:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  reg [866:0] _1_;
  always @(posedge clk)
    _1_ <= { left, right, manual_registers[930:902], right[27:0], left[27:0], right, left, manual_registers[930:902], manual_registers[930], manual_registers_r[1159:1032], manual_registers[451:415], manual_registers_r[929:902], manual_registers[451:415], manual_registers_r[929:902], manual_registers_r[773:738], manual_registers_r[709:674], manual_registers_r[773:646], manual_registers[451:415], manual_registers[451] };
  assign { manual_registers_r[1159:1032], manual_registers_r[930:902], manual_registers_r[865:838], manual_registers_r[801:646], manual_registers_r[609:322], manual_registers_r[293:258], manual_registers_r[229:66], manual_registers_r[37:0] } = _1_;
  assign manual_registers[930:902] = { 1'h0, left[27:0] } + { 1'h0, right[27:0] };
  assign _0_ = { 1'h0, manual_registers_r[709:674] } + { 1'h0, manual_registers_r[773:738] };
  assign manual_registers[451:415] = _0_ + { 36'h000000000, manual_registers_r[580] };
  assign \:20390.read_pipe  = { manual_registers_r[1159:1032], 101'h00000000000000000000000000, manual_registers_r[930:902], 36'h000000000, manual_registers_r[865:838], 36'h000000000, manual_registers_r[801:646], 36'h000000000, manual_registers_r[609:580] };
  assign { manual_registers[1159:931], manual_registers[901:452], manual_registers[414:0] } = { left, right, 137'h00000000000000000000000000000000000, right[27:0], 36'h000000000, left[27:0], right, left, 36'h000000000, manual_registers[930:902], manual_registers[930], manual_registers_r[1159:1032], manual_registers_r[929:902], manual_registers[451:415], manual_registers_r[929:902], 28'h0000000, manual_registers_r[773:738], 28'h0000000, manual_registers_r[709:674], manual_registers_r[773:646], 28'h0000000, manual_registers[451:415], manual_registers[451] };
  assign { manual_registers_r[1031:931], manual_registers_r[901:866], manual_registers_r[837:802], manual_registers_r[645:610], manual_registers_r[321:294], manual_registers_r[257:230], manual_registers_r[65:38] } = 293'h00000000000000000000000000000000000000000000000000000000000000000000000000;
  assign return_output = { manual_registers[451:415], manual_registers_r[929:902] };
endmodule

module bin_op_plus_uint64_t_uint64_t_1clk_dacc0421(clk, left, right, return_output);
  wire [57:0] _0_;
  (* unused_bits = "1 2 3 4 5 6 7 8 194 195 196 197 198 199 200 258 259 260 261 262 263 264 329" *)
  wire [579:0] \:20569.read_pipe ;
  input clk;
  wire clk;
  input [63:0] left;
  wire [63:0] left;
  wire [1159:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 581 582 583 584 585 586 587 588 774 775 776 777 778 779 780 838 839 840 841 842 843 844 909" *)
  wire [1159:0] manual_registers_r;
  output [64:0] return_output;
  wire [64:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  reg [845:0] _1_;
  always @(posedge clk)
    _1_ <= { left, right, manual_registers[909:902], right[6:0], left[6:0], right, left, manual_registers[909:902], manual_registers[909], manual_registers_r[1159:1032], manual_registers[451:394], manual_registers_r[908:902], manual_registers[451:394], manual_registers_r[908:902], manual_registers_r[773:717], manual_registers_r[709:653], manual_registers_r[773:646], manual_registers[451:394], manual_registers[451] };
  assign { manual_registers_r[1159:1032], manual_registers_r[909:902], manual_registers_r[844:838], manual_registers_r[780:646], manual_registers_r[588:322], manual_registers_r[314:258], manual_registers_r[250:66], manual_registers_r[58:0] } = _1_;
  assign manual_registers[909:902] = { 1'h0, left[6:0] } + { 1'h0, right[6:0] };
  assign _0_ = { 1'h0, manual_registers_r[709:653] } + { 1'h0, manual_registers_r[773:717] };
  assign manual_registers[451:394] = _0_ + { 57'h000000000000000, manual_registers_r[580] };
  assign \:20569.read_pipe  = { manual_registers_r[1159:1032], 122'h0000000000000000000000000000000, manual_registers_r[909:902], 57'h000000000000000, manual_registers_r[844:838], 57'h000000000000000, manual_registers_r[780:646], 57'h000000000000000, manual_registers_r[588:580] };
  assign { manual_registers[1159:910], manual_registers[901:452], manual_registers[393:0] } = { left, right, 179'h000000000000000000000000000000000000000000000, right[6:0], 57'h000000000000000, left[6:0], right, left, 57'h000000000000000, manual_registers[909:902], manual_registers[909], manual_registers_r[1159:1032], manual_registers_r[908:902], manual_registers[451:394], manual_registers_r[908:902], 7'h00, manual_registers_r[773:717], 7'h00, manual_registers_r[709:653], manual_registers_r[773:646], 7'h00, manual_registers[451:394], manual_registers[451] };
  assign { manual_registers_r[1031:910], manual_registers_r[901:845], manual_registers_r[837:781], manual_registers_r[645:589], manual_registers_r[321:315], manual_registers_r[257:251], manual_registers_r[65:59] } = 314'h0000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign return_output = { manual_registers[451:394], manual_registers_r[908:902] };
endmodule

module bin_op_xor_uint32_t_uint32_t_0clk_de264c78(left, right, return_output);
  wire [159:0] \:22447.read_pipe ;
  input [31:0] left;
  wire [31:0] left;
  output [31:0] return_output;
  wire [31:0] return_output;
  input [31:0] right;
  wire [31:0] right;
  assign return_output = left ^ right;
  assign \:22447.read_pipe  = { left, right, 96'hxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_xor_uint8_t_uint8_t_0clk_de264c78(left, right, return_output);
  wire [39:0] \:16194.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] right;
  wire [7:0] right;
  assign return_output = left ^ right;
  assign \:16194.read_pipe  = { left, right, 24'hxxxxxx };
endmodule

module bytes_to_u320_t_0clk_4bbc8984(bytes, \return_output[limbs] );
  input [319:0] bytes;
  wire [319:0] bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_fdb8_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_fdb8_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_fdb8_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_fdb8_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_fdb8_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_fdb8_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_fdb8_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_fdb8_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_fdb8_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_fdb8_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_return_output;
  output [319:0] \return_output[limbs] ;
  wire [319:0] \return_output[limbs] ;
  bytes_to_uint64_t_0clk_36723c85 for_u320_t_bytes_t_h_l44_c1_fdb8_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46 (
    .bytes(bytes[319:256]),
    .return_output(for_u320_t_bytes_t_h_l44_c1_fdb8_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_return_output)
  );
  bytes_to_uint64_t_0clk_36723c85 for_u320_t_bytes_t_h_l44_c1_fdb8_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46 (
    .bytes(bytes[255:192]),
    .return_output(for_u320_t_bytes_t_h_l44_c1_fdb8_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_return_output)
  );
  bytes_to_uint64_t_0clk_36723c85 for_u320_t_bytes_t_h_l44_c1_fdb8_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46 (
    .bytes(bytes[191:128]),
    .return_output(for_u320_t_bytes_t_h_l44_c1_fdb8_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_return_output)
  );
  bytes_to_uint64_t_0clk_36723c85 for_u320_t_bytes_t_h_l44_c1_fdb8_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46 (
    .bytes(bytes[127:64]),
    .return_output(for_u320_t_bytes_t_h_l44_c1_fdb8_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_return_output)
  );
  bytes_to_uint64_t_0clk_36723c85 for_u320_t_bytes_t_h_l44_c1_fdb8_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46 (
    .bytes(bytes[63:0]),
    .return_output(for_u320_t_bytes_t_h_l44_c1_fdb8_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_return_output)
  );
  assign for_u320_t_bytes_t_h_l44_c1_fdb8_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_bytes = bytes[319:256];
  assign for_u320_t_bytes_t_h_l44_c1_fdb8_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_bytes = bytes[255:192];
  assign for_u320_t_bytes_t_h_l44_c1_fdb8_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_bytes = bytes[191:128];
  assign for_u320_t_bytes_t_h_l44_c1_fdb8_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_bytes = bytes[127:64];
  assign for_u320_t_bytes_t_h_l44_c1_fdb8_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_bytes = bytes[63:0];
  assign \return_output[limbs]  = { for_u320_t_bytes_t_h_l44_c1_fdb8_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_return_output, for_u320_t_bytes_t_h_l44_c1_fdb8_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_return_output, for_u320_t_bytes_t_h_l44_c1_fdb8_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_return_output, for_u320_t_bytes_t_h_l44_c1_fdb8_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_return_output, for_u320_t_bytes_t_h_l44_c1_fdb8_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_7c46_return_output };
endmodule

module bytes_to_uint320_0clk_b3848d7a(src, \return_output[limbs] );
  wire [319:0] bytes_to_u320_t_poly1305_h_l76_c12_9cb9_bytes;
  wire [319:0] bytes_to_u320_t_poly1305_h_l76_c12_9cb9_return_output;
  output [319:0] \return_output[limbs] ;
  wire [319:0] \return_output[limbs] ;
  input [319:0] src;
  wire [319:0] src;
  bytes_to_u320_t_0clk_4bbc8984 bytes_to_u320_t_poly1305_h_l76_c12_9cb9 (
    .bytes(src),
    .\return_output[limbs] (\return_output[limbs] )
  );
  assign bytes_to_u320_t_poly1305_h_l76_c12_9cb9_bytes = src;
  assign bytes_to_u320_t_poly1305_h_l76_c12_9cb9_return_output = \return_output[limbs] ;
endmodule

module bytes_to_uint64_t_0clk_36723c85(bytes, return_output);
  input [63:0] bytes;
  wire [63:0] bytes;
  output [63:0] return_output;
  wire [63:0] return_output;
  assign return_output = { bytes[7:0], bytes[15:8], bytes[23:16], bytes[31:24], bytes[39:32], bytes[47:40], bytes[55:48], bytes[63:56] };
endmodule

module chacha20_block_30clk_e6e1d2ce(clk, \state[state] , \return_output[state] );
  wire [511:0] chacha20_block_step_chacha20_h_l72_c28_d9d4_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l72_c28_d9d4_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l73_c28_42dd_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l73_c28_42dd_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l74_c28_137f_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l74_c28_137f_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l75_c28_da5a_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l75_c28_da5a_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l76_c28_7e1e_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l76_c28_7e1e_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l77_c28_0f0a_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l77_c28_0f0a_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l78_c28_75b8_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l78_c28_75b8_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l79_c28_0133_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l79_c28_0133_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l80_c28_0df7_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l80_c28_0df7_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l81_c29_fed5_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l81_c29_fed5_state0;
  input clk;
  wire clk;
  wire [31:0] comb_stage0_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] comb_stage0_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] comb_stage0_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] comb_stage0_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] comb_stage0_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] comb_stage0_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] comb_stage0_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] comb_stage0_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] comb_stage0_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] comb_stage0_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] comb_stage0_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] comb_stage0_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] comb_stage0_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] comb_stage0_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] comb_stage0_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] comb_stage0_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage10_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage10_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage10_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage10_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage10_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage10_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage10_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage10_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage10_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage10_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage10_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage10_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage10_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage10_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage10_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage10_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage11_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage11_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage11_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage11_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage11_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage11_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage11_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage11_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage11_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage11_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage11_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage11_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage11_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage11_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage11_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage11_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage12_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage12_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage12_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage12_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage12_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage12_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage12_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage12_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage12_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage12_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage12_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage12_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage12_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage12_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage12_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage12_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage13_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage13_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage13_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage13_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage13_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage13_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage13_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage13_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage13_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage13_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage13_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage13_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage13_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage13_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage13_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage13_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage14_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage14_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage14_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage14_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage14_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage14_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage14_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage14_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage14_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage14_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage14_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage14_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage14_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage14_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage14_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage14_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage15_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage15_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage15_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage15_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage15_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage15_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage15_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage15_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage15_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage15_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage15_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage15_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage15_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage15_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage15_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage15_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage16_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage16_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage16_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage16_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage16_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage16_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage16_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage16_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage16_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage16_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage16_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage16_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage16_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage16_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage16_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage16_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage17_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage17_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage17_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage17_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage17_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage17_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage17_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage17_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage17_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage17_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage17_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage17_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage17_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage17_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage17_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage17_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage18_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage18_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage18_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage18_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage18_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage18_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage18_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage18_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage18_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage18_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage18_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage18_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage18_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage18_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage18_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage18_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage19_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage19_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage19_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage19_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage19_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage19_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage19_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage19_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage19_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage19_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage19_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage19_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage19_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage19_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage19_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage19_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage1_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage1_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage1_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage1_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage1_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage1_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage1_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage1_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage1_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage1_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage1_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage1_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage1_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage1_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage1_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage1_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage20_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage20_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage20_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage20_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage20_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage20_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage20_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage20_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage20_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage20_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage20_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage20_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage20_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage20_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage20_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage20_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage21_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage21_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage21_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage21_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage21_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage21_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage21_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage21_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage21_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage21_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage21_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage21_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage21_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage21_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage21_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage21_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage22_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage22_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage22_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage22_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage22_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage22_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage22_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage22_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage22_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage22_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage22_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage22_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage22_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage22_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage22_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage22_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage23_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage23_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage23_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage23_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage23_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage23_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage23_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage23_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage23_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage23_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage23_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage23_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage23_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage23_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage23_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage23_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage24_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage24_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage24_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage24_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage24_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage24_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage24_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage24_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage24_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage24_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage24_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage24_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage24_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage24_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage24_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage24_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage25_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage25_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage25_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage25_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage25_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage25_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage25_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage25_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage25_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage25_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage25_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage25_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage25_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage25_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage25_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage25_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage26_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage26_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage26_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage26_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage26_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage26_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage26_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage26_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage26_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage26_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage26_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage26_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage26_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage26_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage26_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage26_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage27_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage27_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage27_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage27_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage27_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage27_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage27_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage27_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage27_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage27_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage27_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage27_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage27_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage27_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage27_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage27_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage28_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage28_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage28_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage28_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage28_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage28_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage28_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage28_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage28_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage28_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage28_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage28_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage28_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage28_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage28_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage28_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage29_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage29_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage29_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage29_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage29_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage29_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage29_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage29_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage29_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage29_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage29_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage29_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage29_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage29_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage29_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage29_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage2_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage2_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage2_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage2_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage2_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage2_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage2_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage2_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage2_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage2_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage2_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage2_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage2_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage2_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage2_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage2_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage3_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage3_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage3_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage3_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage3_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage3_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage3_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage3_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage3_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage3_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage3_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage3_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage3_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage3_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage3_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage3_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage4_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage4_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage4_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage4_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage4_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage4_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage4_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage4_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage4_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage4_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage4_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage4_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage4_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage4_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage4_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage4_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage5_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage5_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage5_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage5_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage5_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage5_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage5_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage5_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage5_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage5_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage5_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage5_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage5_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage5_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage5_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage5_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage6_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage6_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage6_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage6_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage6_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage6_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage6_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage6_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage6_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage6_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage6_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage6_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage6_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage6_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage6_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage6_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage7_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage7_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage7_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage7_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage7_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage7_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage7_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage7_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage7_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage7_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage7_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage7_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage7_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage7_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage7_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage7_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage8_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage8_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage8_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage8_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage8_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage8_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage8_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage8_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage8_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage8_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage8_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage8_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage8_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage8_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage8_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage8_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage9_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage9_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage9_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage9_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage9_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage9_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage9_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage9_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage9_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage9_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage9_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage9_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage9_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage9_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage9_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  reg [31:0] comb_stage9_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_return_output;
  reg [31:0] for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_return_output;
  reg [31:0] for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_return_output;
  reg [31:0] for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_return_output;
  reg [31:0] for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_return_output;
  reg [31:0] for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_return_output;
  reg [31:0] for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_return_output;
  reg [31:0] for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_return_output;
  reg [31:0] for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_return_output;
  reg [31:0] for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_return_output;
  reg [31:0] for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_return_output;
  reg [31:0] for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_return_output;
  reg [31:0] for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_return_output;
  reg [31:0] for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_return_output;
  reg [31:0] for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_return_output;
  reg [31:0] for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_return_output;
  reg [31:0] for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage0_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage0_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage0_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage0_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage0_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage0_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage0_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage0_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage0_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage0_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage0_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage0_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage0_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage0_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage0_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage0_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage10_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage10_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage10_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage10_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage10_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage10_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage10_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage10_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage10_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage10_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage10_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage10_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage10_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage10_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage10_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage10_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage11_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage11_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage11_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage11_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage11_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage11_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage11_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage11_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage11_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage11_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage11_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage11_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage11_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage11_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage11_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage11_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage12_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage12_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage12_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage12_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage12_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage12_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage12_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage12_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage12_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage12_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage12_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage12_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage12_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage12_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage12_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage12_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage13_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage13_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage13_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage13_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage13_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage13_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage13_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage13_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage13_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage13_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage13_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage13_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage13_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage13_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage13_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage13_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage14_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage14_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage14_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage14_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage14_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage14_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage14_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage14_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage14_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage14_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage14_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage14_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage14_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage14_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage14_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage14_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage15_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage15_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage15_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage15_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage15_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage15_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage15_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage15_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage15_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage15_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage15_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage15_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage15_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage15_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage15_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage15_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage16_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage16_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage16_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage16_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage16_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage16_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage16_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage16_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage16_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage16_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage16_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage16_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage16_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage16_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage16_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage16_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage17_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage17_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage17_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage17_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage17_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage17_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage17_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage17_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage17_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage17_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage17_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage17_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage17_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage17_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage17_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage17_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage18_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage18_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage18_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage18_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage18_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage18_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage18_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage18_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage18_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage18_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage18_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage18_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage18_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage18_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage18_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage18_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage19_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage19_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage19_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage19_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage19_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage19_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage19_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage19_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage19_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage19_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage19_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage19_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage19_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage19_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage19_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage19_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage1_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage1_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage1_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage1_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage1_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage1_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage1_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage1_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage1_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage1_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage1_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage1_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage1_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage1_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage1_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage1_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage20_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage20_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage20_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage20_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage20_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage20_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage20_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage20_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage20_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage20_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage20_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage20_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage20_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage20_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage20_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage20_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage21_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage21_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage21_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage21_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage21_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage21_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage21_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage21_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage21_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage21_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage21_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage21_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage21_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage21_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage21_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage21_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage22_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage22_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage22_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage22_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage22_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage22_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage22_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage22_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage22_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage22_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage22_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage22_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage22_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage22_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage22_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage22_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage23_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage23_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage23_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage23_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage23_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage23_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage23_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage23_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage23_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage23_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage23_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage23_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage23_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage23_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage23_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage23_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage24_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage24_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage24_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage24_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage24_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage24_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage24_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage24_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage24_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage24_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage24_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage24_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage24_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage24_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage24_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage24_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage25_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage25_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage25_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage25_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage25_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage25_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage25_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage25_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage25_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage25_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage25_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage25_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage25_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage25_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage25_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage25_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage26_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage26_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage26_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage26_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage26_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage26_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage26_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage26_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage26_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage26_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage26_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage26_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage26_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage26_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage26_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage26_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage27_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage27_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage27_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage27_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage27_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage27_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage27_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage27_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage27_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage27_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage27_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage27_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage27_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage27_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage27_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage27_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage28_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage28_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage28_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage28_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage28_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage28_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage28_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage28_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage28_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage28_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage28_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage28_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage28_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage28_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage28_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage28_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage29_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage29_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage29_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage29_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage29_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage29_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage29_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage29_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage29_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage29_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage29_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage29_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage29_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage29_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage29_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage29_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage2_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage2_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage2_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage2_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage2_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage2_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage2_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage2_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage2_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage2_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage2_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage2_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage2_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage2_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage2_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage2_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage3_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage3_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage3_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage3_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage3_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage3_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage3_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage3_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage3_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage3_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage3_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage3_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage3_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage3_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage3_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage3_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage4_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage4_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage4_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage4_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage4_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage4_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage4_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage4_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage4_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage4_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage4_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage4_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage4_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage4_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage4_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage4_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage5_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage5_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage5_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage5_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage5_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage5_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage5_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage5_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage5_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage5_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage5_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage5_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage5_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage5_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage5_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage5_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage6_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage6_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage6_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage6_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage6_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage6_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage6_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage6_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage6_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage6_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage6_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage6_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage6_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage6_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage6_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage6_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage7_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage7_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage7_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage7_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage7_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage7_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage7_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage7_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage7_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage7_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage7_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage7_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage7_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage7_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage7_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage7_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage8_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage8_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage8_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage8_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage8_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage8_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage8_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage8_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage8_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage8_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage8_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage8_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage8_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage8_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage8_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage8_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage9_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage9_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage9_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage9_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage9_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage9_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage9_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage9_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage9_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage9_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage9_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage9_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage9_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage9_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage9_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  wire [31:0] reg_stage9_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  output [511:0] \return_output[state] ;
  wire [511:0] \return_output[state] ;
  input [511:0] \state[state] ;
  wire [511:0] \state[state] ;
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= \state[state] [511:480];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= \state[state] [479:448];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= \state[state] [447:416];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= \state[state] [415:384];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= \state[state] [383:352];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= \state[state] [351:320];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= \state[state] [319:288];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= \state[state] [287:256];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= \state[state] [255:224];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= \state[state] [223:192];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= \state[state] [191:160];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= \state[state] [159:128];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= \state[state] [127:96];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= \state[state] [95:64];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= \state[state] [63:32];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= \state[state] [31:0];
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage1_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage1_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage1_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage1_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage1_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage1_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage1_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage1_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage1_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage1_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage1_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage1_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage1_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage1_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage1_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage1_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage2_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage2_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage2_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage2_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage2_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage2_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage2_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage2_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage2_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage2_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage2_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage2_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage2_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage2_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage2_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage2_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage3_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage3_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage3_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage3_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage3_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage3_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage3_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage3_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage3_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage3_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage3_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage3_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage3_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage3_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage3_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage3_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage4_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage4_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage4_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage4_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage4_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage4_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage4_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage4_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage4_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage4_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage4_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage4_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage4_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage4_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage4_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage4_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage5_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage5_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage5_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage5_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage5_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage5_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage5_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage5_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage5_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage5_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage5_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage5_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage5_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage5_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage5_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage5_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage6_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage6_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage6_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage6_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage6_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage6_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage6_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage6_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage6_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage6_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage6_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage6_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage6_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage6_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage6_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage6_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage7_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage7_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage7_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage7_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage7_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage7_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage7_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage7_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage7_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage7_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage7_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage7_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage7_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage7_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage7_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage7_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage8_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage8_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage8_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage8_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage8_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage8_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage8_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage8_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage8_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage8_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage8_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage8_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage8_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage8_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage8_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage8_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage9_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage9_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage9_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage9_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage9_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage9_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage9_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage9_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage9_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage9_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage9_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage9_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage9_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage9_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage9_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage9_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage10_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage10_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage10_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage10_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage10_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage10_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage10_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage10_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage10_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage10_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage10_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage10_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage10_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage10_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage10_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage10_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage11_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage11_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage11_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage11_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage11_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage11_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage11_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage11_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage11_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage11_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage11_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage11_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage11_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage11_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage11_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage11_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage12_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage12_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage12_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage12_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage12_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage12_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage12_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage12_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage12_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage12_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage12_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage12_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage12_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage12_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage12_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage12_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage13_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage13_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage13_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage13_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage13_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage13_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage13_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage13_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage13_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage13_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage13_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage13_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage13_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage13_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage13_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage13_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage14_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage14_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage14_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage14_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage14_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage14_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage14_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage14_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage14_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage14_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage14_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage14_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage14_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage14_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage14_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage14_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage15_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage15_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage15_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage15_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage15_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage15_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage15_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage15_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage15_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage15_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage15_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage15_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage15_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage15_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage15_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage15_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage16_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage16_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage16_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage16_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage16_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage16_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage16_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage16_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage16_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage16_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage16_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage16_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage16_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage16_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage16_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage16_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage17_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage17_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage17_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage17_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage17_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage17_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage17_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage17_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage17_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage17_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage17_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage17_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage17_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage17_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage17_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage17_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage18_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage18_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage18_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage18_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage18_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage18_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage18_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage18_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage18_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage18_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage18_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage18_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage18_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage18_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage18_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage18_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage19_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage19_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage19_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage19_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage19_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage19_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage19_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage19_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage19_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage19_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage19_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage19_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage19_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage19_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage19_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage19_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage20_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage20_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage20_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage20_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage20_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage20_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage20_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage20_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage20_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage20_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage20_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage20_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage20_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage20_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage20_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage20_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage21_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage21_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage21_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage21_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage21_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage21_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage21_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage21_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage21_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage21_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage21_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage21_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage21_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage21_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage21_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage21_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage22_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage22_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage22_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage22_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage22_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage22_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage22_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage22_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage22_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage22_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage22_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage22_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage22_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage22_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage22_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage22_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage23_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage23_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage23_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage23_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage23_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage23_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage23_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage23_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage23_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage23_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage23_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage23_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage23_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage23_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage23_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage23_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage24_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage24_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage24_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage24_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage24_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage24_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage24_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage24_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage24_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage24_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage24_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage24_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage24_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage24_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage24_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage24_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage25_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage25_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage25_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage25_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage25_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage25_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage25_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage25_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage25_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage25_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage25_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage25_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage25_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage25_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage25_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage25_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage26_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage26_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage26_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage26_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage26_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage26_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage26_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage26_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage26_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage26_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage26_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage26_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage26_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage26_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage26_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage26_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage27_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage27_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage27_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage27_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage27_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage27_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage27_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage27_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage27_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage27_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage27_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage27_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage27_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage27_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage27_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage27_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage28_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage28_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage28_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage28_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage28_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage28_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage28_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage28_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage28_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage28_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage28_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage28_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage28_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage28_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage28_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage28_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage29_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage29_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage29_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage29_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage29_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage29_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage29_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage29_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage29_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage29_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage29_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage29_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage29_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage29_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage29_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  always @(posedge clk)
    for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right <= comb_stage29_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l72_c28_d9d4 (
    .clk(clk),
    .\return_output[state] (chacha20_block_step_chacha20_h_l73_c28_42dd_state0),
    .\state0[state] (\state[state] )
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l73_c28_42dd (
    .clk(clk),
    .\return_output[state] (chacha20_block_step_chacha20_h_l74_c28_137f_state0),
    .\state0[state] (chacha20_block_step_chacha20_h_l73_c28_42dd_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l74_c28_137f (
    .clk(clk),
    .\return_output[state] (chacha20_block_step_chacha20_h_l75_c28_da5a_state0),
    .\state0[state] (chacha20_block_step_chacha20_h_l74_c28_137f_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l75_c28_da5a (
    .clk(clk),
    .\return_output[state] (chacha20_block_step_chacha20_h_l76_c28_7e1e_state0),
    .\state0[state] (chacha20_block_step_chacha20_h_l75_c28_da5a_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l76_c28_7e1e (
    .clk(clk),
    .\return_output[state] (chacha20_block_step_chacha20_h_l77_c28_0f0a_state0),
    .\state0[state] (chacha20_block_step_chacha20_h_l76_c28_7e1e_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l77_c28_0f0a (
    .clk(clk),
    .\return_output[state] (chacha20_block_step_chacha20_h_l78_c28_75b8_state0),
    .\state0[state] (chacha20_block_step_chacha20_h_l77_c28_0f0a_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l78_c28_75b8 (
    .clk(clk),
    .\return_output[state] (chacha20_block_step_chacha20_h_l79_c28_0133_state0),
    .\state0[state] (chacha20_block_step_chacha20_h_l78_c28_75b8_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l79_c28_0133 (
    .clk(clk),
    .\return_output[state] (chacha20_block_step_chacha20_h_l80_c28_0df7_state0),
    .\state0[state] (chacha20_block_step_chacha20_h_l79_c28_0133_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l80_c28_0df7 (
    .clk(clk),
    .\return_output[state] (chacha20_block_step_chacha20_h_l81_c29_fed5_state0),
    .\state0[state] (chacha20_block_step_chacha20_h_l80_c28_0df7_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l81_c29_fed5 (
    .clk(clk),
    .\return_output[state] (chacha20_block_step_chacha20_h_l81_c29_fed5_return_output),
    .\state0[state] (chacha20_block_step_chacha20_h_l81_c29_fed5_state0)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30 (
    .left(chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[511:480]),
    .return_output(for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_return_output),
    .right(for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30 (
    .left(chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[191:160]),
    .return_output(for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_return_output),
    .right(for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30 (
    .left(chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[159:128]),
    .return_output(for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_return_output),
    .right(for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30 (
    .left(chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[127:96]),
    .return_output(for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_return_output),
    .right(for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30 (
    .left(chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[95:64]),
    .return_output(for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_return_output),
    .right(for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30 (
    .left(chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[63:32]),
    .return_output(for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_return_output),
    .right(for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30 (
    .left(chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[31:0]),
    .return_output(for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_return_output),
    .right(for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30 (
    .left(chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[479:448]),
    .return_output(for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_return_output),
    .right(for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30 (
    .left(chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[447:416]),
    .return_output(for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_return_output),
    .right(for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30 (
    .left(chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[415:384]),
    .return_output(for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_return_output),
    .right(for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30 (
    .left(chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[383:352]),
    .return_output(for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_return_output),
    .right(for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30 (
    .left(chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[351:320]),
    .return_output(for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_return_output),
    .right(for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30 (
    .left(chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[319:288]),
    .return_output(for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_return_output),
    .right(for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30 (
    .left(chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[287:256]),
    .return_output(for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_return_output),
    .right(for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30 (
    .left(chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[255:224]),
    .return_output(for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_return_output),
    .right(for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30 (
    .left(chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[223:192]),
    .return_output(for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_return_output),
    .right(for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right)
  );
  assign chacha20_block_step_chacha20_h_l72_c28_d9d4_return_output = chacha20_block_step_chacha20_h_l73_c28_42dd_state0;
  assign chacha20_block_step_chacha20_h_l72_c28_d9d4_state0 = \state[state] ;
  assign chacha20_block_step_chacha20_h_l73_c28_42dd_return_output = chacha20_block_step_chacha20_h_l74_c28_137f_state0;
  assign chacha20_block_step_chacha20_h_l74_c28_137f_return_output = chacha20_block_step_chacha20_h_l75_c28_da5a_state0;
  assign chacha20_block_step_chacha20_h_l75_c28_da5a_return_output = chacha20_block_step_chacha20_h_l76_c28_7e1e_state0;
  assign chacha20_block_step_chacha20_h_l76_c28_7e1e_return_output = chacha20_block_step_chacha20_h_l77_c28_0f0a_state0;
  assign chacha20_block_step_chacha20_h_l77_c28_0f0a_return_output = chacha20_block_step_chacha20_h_l78_c28_75b8_state0;
  assign chacha20_block_step_chacha20_h_l78_c28_75b8_return_output = chacha20_block_step_chacha20_h_l79_c28_0133_state0;
  assign chacha20_block_step_chacha20_h_l79_c28_0133_return_output = chacha20_block_step_chacha20_h_l80_c28_0df7_state0;
  assign chacha20_block_step_chacha20_h_l80_c28_0df7_return_output = chacha20_block_step_chacha20_h_l81_c29_fed5_state0;
  assign comb_stage0_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = \state[state] [511:480];
  assign comb_stage0_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = \state[state] [191:160];
  assign comb_stage0_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = \state[state] [159:128];
  assign comb_stage0_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = \state[state] [127:96];
  assign comb_stage0_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = \state[state] [95:64];
  assign comb_stage0_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = \state[state] [63:32];
  assign comb_stage0_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = \state[state] [31:0];
  assign comb_stage0_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = \state[state] [479:448];
  assign comb_stage0_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = \state[state] [447:416];
  assign comb_stage0_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = \state[state] [415:384];
  assign comb_stage0_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = \state[state] [383:352];
  assign comb_stage0_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = \state[state] [351:320];
  assign comb_stage0_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = \state[state] [319:288];
  assign comb_stage0_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = \state[state] [287:256];
  assign comb_stage0_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = \state[state] [255:224];
  assign comb_stage0_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = \state[state] [223:192];
  assign for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_left = chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[511:480];
  assign for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_left = chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[191:160];
  assign for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_left = chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[159:128];
  assign for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_left = chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[127:96];
  assign for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_left = chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[95:64];
  assign for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_left = chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[63:32];
  assign for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_left = chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[31:0];
  assign for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_left = chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[479:448];
  assign for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_left = chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[447:416];
  assign for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_left = chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[415:384];
  assign for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_left = chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[383:352];
  assign for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_left = chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[351:320];
  assign for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_left = chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[319:288];
  assign for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_left = chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[287:256];
  assign for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_left = chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[255:224];
  assign for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_left = chacha20_block_step_chacha20_h_l81_c29_fed5_return_output[223:192];
  assign reg_stage0_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage1_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage0_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage1_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage0_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage1_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage0_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage1_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage0_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage1_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage0_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage1_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage0_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage1_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage0_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage1_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage0_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage1_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage0_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage1_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage0_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage1_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage0_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage1_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage0_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage1_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage0_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage1_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage0_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage1_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage0_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage1_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage10_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage11_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage10_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage11_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage10_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage11_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage10_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage11_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage10_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage11_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage10_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage11_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage10_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage11_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage10_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage11_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage10_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage11_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage10_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage11_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage10_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage11_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage10_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage11_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage10_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage11_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage10_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage11_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage10_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage11_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage10_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage11_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage11_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage12_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage11_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage12_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage11_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage12_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage11_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage12_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage11_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage12_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage11_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage12_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage11_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage12_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage11_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage12_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage11_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage12_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage11_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage12_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage11_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage12_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage11_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage12_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage11_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage12_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage11_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage12_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage11_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage12_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage11_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage12_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage12_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage13_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage12_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage13_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage12_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage13_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage12_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage13_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage12_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage13_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage12_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage13_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage12_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage13_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage12_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage13_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage12_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage13_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage12_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage13_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage12_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage13_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage12_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage13_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage12_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage13_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage12_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage13_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage12_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage13_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage12_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage13_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage13_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage14_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage13_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage14_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage13_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage14_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage13_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage14_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage13_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage14_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage13_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage14_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage13_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage14_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage13_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage14_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage13_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage14_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage13_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage14_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage13_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage14_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage13_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage14_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage13_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage14_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage13_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage14_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage13_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage14_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage13_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage14_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage14_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage15_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage14_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage15_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage14_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage15_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage14_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage15_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage14_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage15_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage14_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage15_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage14_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage15_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage14_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage15_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage14_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage15_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage14_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage15_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage14_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage15_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage14_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage15_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage14_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage15_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage14_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage15_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage14_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage15_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage14_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage15_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage15_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage16_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage15_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage16_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage15_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage16_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage15_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage16_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage15_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage16_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage15_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage16_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage15_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage16_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage15_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage16_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage15_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage16_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage15_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage16_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage15_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage16_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage15_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage16_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage15_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage16_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage15_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage16_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage15_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage16_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage15_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage16_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage16_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage17_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage16_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage17_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage16_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage17_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage16_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage17_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage16_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage17_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage16_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage17_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage16_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage17_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage16_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage17_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage16_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage17_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage16_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage17_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage16_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage17_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage16_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage17_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage16_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage17_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage16_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage17_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage16_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage17_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage16_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage17_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage17_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage18_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage17_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage18_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage17_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage18_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage17_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage18_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage17_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage18_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage17_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage18_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage17_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage18_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage17_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage18_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage17_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage18_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage17_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage18_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage17_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage18_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage17_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage18_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage17_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage18_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage17_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage18_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage17_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage18_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage17_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage18_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage18_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage19_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage18_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage19_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage18_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage19_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage18_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage19_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage18_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage19_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage18_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage19_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage18_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage19_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage18_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage19_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage18_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage19_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage18_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage19_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage18_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage19_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage18_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage19_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage18_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage19_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage18_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage19_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage18_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage19_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage18_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage19_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage19_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage20_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage19_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage20_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage19_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage20_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage19_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage20_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage19_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage20_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage19_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage20_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage19_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage20_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage19_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage20_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage19_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage20_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage19_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage20_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage19_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage20_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage19_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage20_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage19_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage20_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage19_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage20_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage19_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage20_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage19_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage20_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage1_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage2_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage1_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage2_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage1_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage2_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage1_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage2_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage1_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage2_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage1_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage2_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage1_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage2_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage1_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage2_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage1_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage2_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage1_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage2_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage1_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage2_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage1_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage2_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage1_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage2_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage1_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage2_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage1_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage2_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage1_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage2_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage20_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage21_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage20_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage21_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage20_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage21_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage20_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage21_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage20_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage21_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage20_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage21_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage20_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage21_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage20_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage21_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage20_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage21_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage20_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage21_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage20_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage21_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage20_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage21_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage20_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage21_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage20_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage21_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage20_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage21_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage20_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage21_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage21_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage22_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage21_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage22_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage21_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage22_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage21_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage22_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage21_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage22_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage21_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage22_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage21_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage22_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage21_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage22_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage21_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage22_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage21_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage22_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage21_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage22_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage21_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage22_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage21_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage22_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage21_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage22_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage21_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage22_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage21_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage22_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage22_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage23_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage22_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage23_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage22_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage23_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage22_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage23_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage22_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage23_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage22_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage23_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage22_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage23_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage22_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage23_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage22_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage23_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage22_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage23_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage22_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage23_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage22_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage23_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage22_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage23_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage22_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage23_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage22_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage23_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage22_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage23_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage23_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage24_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage23_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage24_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage23_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage24_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage23_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage24_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage23_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage24_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage23_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage24_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage23_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage24_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage23_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage24_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage23_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage24_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage23_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage24_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage23_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage24_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage23_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage24_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage23_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage24_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage23_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage24_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage23_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage24_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage23_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage24_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage24_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage25_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage24_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage25_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage24_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage25_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage24_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage25_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage24_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage25_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage24_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage25_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage24_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage25_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage24_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage25_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage24_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage25_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage24_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage25_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage24_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage25_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage24_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage25_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage24_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage25_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage24_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage25_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage24_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage25_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage24_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage25_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage25_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage26_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage25_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage26_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage25_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage26_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage25_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage26_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage25_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage26_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage25_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage26_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage25_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage26_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage25_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage26_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage25_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage26_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage25_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage26_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage25_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage26_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage25_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage26_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage25_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage26_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage25_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage26_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage25_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage26_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage25_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage26_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage26_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage27_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage26_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage27_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage26_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage27_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage26_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage27_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage26_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage27_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage26_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage27_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage26_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage27_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage26_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage27_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage26_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage27_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage26_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage27_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage26_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage27_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage26_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage27_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage26_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage27_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage26_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage27_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage26_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage27_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage26_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage27_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage27_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage28_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage27_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage28_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage27_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage28_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage27_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage28_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage27_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage28_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage27_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage28_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage27_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage28_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage27_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage28_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage27_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage28_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage27_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage28_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage27_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage28_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage27_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage28_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage27_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage28_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage27_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage28_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage27_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage28_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage27_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage28_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage28_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage29_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage28_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage29_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage28_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage29_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage28_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage29_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage28_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage29_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage28_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage29_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage28_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage29_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage28_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage29_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage28_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage29_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage28_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage29_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage28_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage29_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage28_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage29_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage28_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage29_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage28_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage29_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage28_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage29_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage28_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage29_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage29_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage29_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage29_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage29_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage29_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage29_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage29_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage29_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage29_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage29_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage29_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage29_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage29_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage29_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage29_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage29_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage2_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage3_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage2_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage3_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage2_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage3_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage2_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage3_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage2_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage3_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage2_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage3_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage2_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage3_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage2_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage3_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage2_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage3_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage2_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage3_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage2_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage3_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage2_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage3_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage2_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage3_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage2_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage3_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage2_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage3_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage2_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage3_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage3_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage4_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage3_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage4_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage3_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage4_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage3_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage4_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage3_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage4_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage3_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage4_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage3_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage4_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage3_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage4_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage3_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage4_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage3_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage4_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage3_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage4_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage3_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage4_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage3_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage4_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage3_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage4_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage3_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage4_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage3_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage4_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage4_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage5_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage4_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage5_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage4_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage5_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage4_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage5_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage4_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage5_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage4_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage5_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage4_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage5_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage4_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage5_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage4_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage5_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage4_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage5_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage4_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage5_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage4_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage5_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage4_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage5_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage4_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage5_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage4_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage5_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage4_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage5_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage5_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage6_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage5_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage6_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage5_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage6_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage5_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage6_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage5_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage6_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage5_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage6_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage5_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage6_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage5_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage6_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage5_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage6_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage5_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage6_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage5_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage6_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage5_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage6_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage5_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage6_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage5_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage6_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage5_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage6_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage5_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage6_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage6_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage7_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage6_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage7_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage6_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage7_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage6_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage7_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage6_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage7_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage6_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage7_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage6_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage7_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage6_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage7_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage6_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage7_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage6_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage7_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage6_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage7_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage6_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage7_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage6_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage7_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage6_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage7_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage6_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage7_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage6_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage7_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage7_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage8_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage7_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage8_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage7_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage8_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage7_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage8_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage7_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage8_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage7_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage8_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage7_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage8_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage7_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage8_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage7_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage8_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage7_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage8_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage7_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage8_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage7_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage8_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage7_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage8_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage7_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage8_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage7_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage8_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage7_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage8_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage8_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage9_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage8_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage9_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage8_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage9_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage8_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage9_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage8_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage9_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage8_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage9_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage8_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage9_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage8_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage9_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage8_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage9_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage8_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage9_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage8_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage9_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage8_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage9_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage8_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage9_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage8_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage9_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage8_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage9_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage8_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage9_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage9_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage10_for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage9_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage10_for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage9_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage10_for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage9_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage10_for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage9_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage10_for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage9_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage10_for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage9_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage10_for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage9_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage10_for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage9_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage10_for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage9_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage10_for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage9_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage10_for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage9_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage10_for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage9_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage10_for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage9_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage10_for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage9_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage10_for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign reg_stage9_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right = comb_stage10_for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_right;
  assign \return_output[state]  = { for_chacha20_h_l85_c5_40c9_iter_0_bin_op_plus_chacha20_h_l87_c27_7e30_return_output[31:0], for_chacha20_h_l85_c5_40c9_iter_1_bin_op_plus_chacha20_h_l87_c27_7e30_return_output[31:0], for_chacha20_h_l85_c5_40c9_iter_2_bin_op_plus_chacha20_h_l87_c27_7e30_return_output[31:0], for_chacha20_h_l85_c5_40c9_iter_3_bin_op_plus_chacha20_h_l87_c27_7e30_return_output[31:0], for_chacha20_h_l85_c5_40c9_iter_4_bin_op_plus_chacha20_h_l87_c27_7e30_return_output[31:0], for_chacha20_h_l85_c5_40c9_iter_5_bin_op_plus_chacha20_h_l87_c27_7e30_return_output[31:0], for_chacha20_h_l85_c5_40c9_iter_6_bin_op_plus_chacha20_h_l87_c27_7e30_return_output[31:0], for_chacha20_h_l85_c5_40c9_iter_7_bin_op_plus_chacha20_h_l87_c27_7e30_return_output[31:0], for_chacha20_h_l85_c5_40c9_iter_8_bin_op_plus_chacha20_h_l87_c27_7e30_return_output[31:0], for_chacha20_h_l85_c5_40c9_iter_9_bin_op_plus_chacha20_h_l87_c27_7e30_return_output[31:0], for_chacha20_h_l85_c5_40c9_iter_10_bin_op_plus_chacha20_h_l87_c27_7e30_return_output[31:0], for_chacha20_h_l85_c5_40c9_iter_11_bin_op_plus_chacha20_h_l87_c27_7e30_return_output[31:0], for_chacha20_h_l85_c5_40c9_iter_12_bin_op_plus_chacha20_h_l87_c27_7e30_return_output[31:0], for_chacha20_h_l85_c5_40c9_iter_13_bin_op_plus_chacha20_h_l87_c27_7e30_return_output[31:0], for_chacha20_h_l85_c5_40c9_iter_14_bin_op_plus_chacha20_h_l87_c27_7e30_return_output[31:0], for_chacha20_h_l85_c5_40c9_iter_15_bin_op_plus_chacha20_h_l87_c27_7e30_return_output[31:0] };
endmodule

module chacha20_block_step_3clk_8bb6be71(clk, \state0[state] , \return_output[state] );
  input clk;
  wire clk;
  wire [1023:0] io_registers;
  reg [1023:0] io_registers_r = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [3:0] quarter_round_chacha20_h_l54_c29_9adf_a;
  wire [3:0] quarter_round_chacha20_h_l54_c29_9adf_b;
  wire [3:0] quarter_round_chacha20_h_l54_c29_9adf_c;
  wire [3:0] quarter_round_chacha20_h_l54_c29_9adf_d;
  wire [511:0] quarter_round_chacha20_h_l54_c29_9adf_return_output;
  wire [511:0] quarter_round_chacha20_h_l54_c29_9adf_s;
  wire [3:0] quarter_round_chacha20_h_l55_c29_f7f4_a;
  wire [3:0] quarter_round_chacha20_h_l55_c29_f7f4_b;
  wire [3:0] quarter_round_chacha20_h_l55_c29_f7f4_c;
  wire [3:0] quarter_round_chacha20_h_l55_c29_f7f4_d;
  wire [511:0] quarter_round_chacha20_h_l55_c29_f7f4_return_output;
  wire [511:0] quarter_round_chacha20_h_l55_c29_f7f4_s;
  wire [3:0] quarter_round_chacha20_h_l56_c29_923f_a;
  wire [3:0] quarter_round_chacha20_h_l56_c29_923f_b;
  wire [3:0] quarter_round_chacha20_h_l56_c29_923f_c;
  wire [3:0] quarter_round_chacha20_h_l56_c29_923f_d;
  wire [511:0] quarter_round_chacha20_h_l56_c29_923f_return_output;
  wire [511:0] quarter_round_chacha20_h_l56_c29_923f_s;
  wire [3:0] quarter_round_chacha20_h_l57_c29_b395_a;
  wire [3:0] quarter_round_chacha20_h_l57_c29_b395_b;
  wire [3:0] quarter_round_chacha20_h_l57_c29_b395_c;
  wire [3:0] quarter_round_chacha20_h_l57_c29_b395_d;
  wire [511:0] quarter_round_chacha20_h_l57_c29_b395_return_output;
  wire [511:0] quarter_round_chacha20_h_l57_c29_b395_s;
  wire [3:0] quarter_round_chacha20_h_l58_c29_2cc0_a;
  wire [3:0] quarter_round_chacha20_h_l58_c29_2cc0_b;
  wire [3:0] quarter_round_chacha20_h_l58_c29_2cc0_c;
  wire [3:0] quarter_round_chacha20_h_l58_c29_2cc0_d;
  wire [511:0] quarter_round_chacha20_h_l58_c29_2cc0_return_output;
  wire [511:0] quarter_round_chacha20_h_l58_c29_2cc0_s;
  wire [3:0] quarter_round_chacha20_h_l59_c29_aaa1_a;
  wire [3:0] quarter_round_chacha20_h_l59_c29_aaa1_b;
  wire [3:0] quarter_round_chacha20_h_l59_c29_aaa1_c;
  wire [3:0] quarter_round_chacha20_h_l59_c29_aaa1_d;
  wire [511:0] quarter_round_chacha20_h_l59_c29_aaa1_return_output;
  wire [511:0] quarter_round_chacha20_h_l59_c29_aaa1_s;
  wire [3:0] quarter_round_chacha20_h_l60_c29_e1f5_a;
  wire [3:0] quarter_round_chacha20_h_l60_c29_e1f5_b;
  wire [3:0] quarter_round_chacha20_h_l60_c29_e1f5_c;
  wire [3:0] quarter_round_chacha20_h_l60_c29_e1f5_d;
  wire [511:0] quarter_round_chacha20_h_l60_c29_e1f5_return_output;
  wire [511:0] quarter_round_chacha20_h_l60_c29_e1f5_s;
  wire [3:0] quarter_round_chacha20_h_l61_c29_f3ab_a;
  wire [3:0] quarter_round_chacha20_h_l61_c29_f3ab_b;
  wire [3:0] quarter_round_chacha20_h_l61_c29_f3ab_c;
  wire [3:0] quarter_round_chacha20_h_l61_c29_f3ab_d;
  wire [511:0] quarter_round_chacha20_h_l61_c29_f3ab_return_output;
  wire [511:0] quarter_round_chacha20_h_l61_c29_f3ab_s;
  output [511:0] \return_output[state] ;
  wire [511:0] \return_output[state] ;
  input [511:0] \state0[state] ;
  wire [511:0] \state0[state] ;
  always @(posedge clk)
    io_registers_r <= { quarter_round_chacha20_h_l61_c29_f3ab_return_output, \state0[state]  };
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l54_c29_9adf (
    .a(4'h0),
    .b(4'h4),
    .c(4'h8),
    .d(4'hc),
    .\return_output[state] (quarter_round_chacha20_h_l55_c29_f7f4_s),
    .\s[state] (io_registers_r[511:0])
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l55_c29_f7f4 (
    .a(4'h1),
    .b(4'h5),
    .c(4'h9),
    .d(4'hd),
    .\return_output[state] (quarter_round_chacha20_h_l56_c29_923f_s),
    .\s[state] (quarter_round_chacha20_h_l55_c29_f7f4_s)
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l56_c29_923f (
    .a(4'h2),
    .b(4'h6),
    .c(4'ha),
    .d(4'he),
    .\return_output[state] (quarter_round_chacha20_h_l57_c29_b395_s),
    .\s[state] (quarter_round_chacha20_h_l56_c29_923f_s)
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l57_c29_b395 (
    .a(4'h3),
    .b(4'h7),
    .c(4'hb),
    .d(4'hf),
    .\return_output[state] (quarter_round_chacha20_h_l58_c29_2cc0_s),
    .\s[state] (quarter_round_chacha20_h_l57_c29_b395_s)
  );
  quarter_round_1clk_76f45219 quarter_round_chacha20_h_l58_c29_2cc0 (
    .a(4'h0),
    .b(4'h5),
    .c(4'ha),
    .clk(clk),
    .d(4'hf),
    .\return_output[state] (quarter_round_chacha20_h_l59_c29_aaa1_s),
    .\s[state] (quarter_round_chacha20_h_l58_c29_2cc0_s)
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l59_c29_aaa1 (
    .a(4'h1),
    .b(4'h6),
    .c(4'hb),
    .d(4'hc),
    .\return_output[state] (quarter_round_chacha20_h_l60_c29_e1f5_s),
    .\s[state] (quarter_round_chacha20_h_l59_c29_aaa1_s)
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l60_c29_e1f5 (
    .a(4'h2),
    .b(4'h7),
    .c(4'h8),
    .d(4'hd),
    .\return_output[state] (quarter_round_chacha20_h_l61_c29_f3ab_s),
    .\s[state] (quarter_round_chacha20_h_l60_c29_e1f5_s)
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l61_c29_f3ab (
    .a(4'h3),
    .b(4'h4),
    .c(4'h9),
    .d(4'he),
    .\return_output[state] (quarter_round_chacha20_h_l61_c29_f3ab_return_output),
    .\s[state] (quarter_round_chacha20_h_l61_c29_f3ab_s)
  );
  assign io_registers = { quarter_round_chacha20_h_l61_c29_f3ab_return_output, \state0[state]  };
  assign quarter_round_chacha20_h_l54_c29_9adf_a = 4'h0;
  assign quarter_round_chacha20_h_l54_c29_9adf_b = 4'h4;
  assign quarter_round_chacha20_h_l54_c29_9adf_c = 4'h8;
  assign quarter_round_chacha20_h_l54_c29_9adf_d = 4'hc;
  assign quarter_round_chacha20_h_l54_c29_9adf_return_output = quarter_round_chacha20_h_l55_c29_f7f4_s;
  assign quarter_round_chacha20_h_l54_c29_9adf_s = io_registers_r[511:0];
  assign quarter_round_chacha20_h_l55_c29_f7f4_a = 4'h1;
  assign quarter_round_chacha20_h_l55_c29_f7f4_b = 4'h5;
  assign quarter_round_chacha20_h_l55_c29_f7f4_c = 4'h9;
  assign quarter_round_chacha20_h_l55_c29_f7f4_d = 4'hd;
  assign quarter_round_chacha20_h_l55_c29_f7f4_return_output = quarter_round_chacha20_h_l56_c29_923f_s;
  assign quarter_round_chacha20_h_l56_c29_923f_a = 4'h2;
  assign quarter_round_chacha20_h_l56_c29_923f_b = 4'h6;
  assign quarter_round_chacha20_h_l56_c29_923f_c = 4'ha;
  assign quarter_round_chacha20_h_l56_c29_923f_d = 4'he;
  assign quarter_round_chacha20_h_l56_c29_923f_return_output = quarter_round_chacha20_h_l57_c29_b395_s;
  assign quarter_round_chacha20_h_l57_c29_b395_a = 4'h3;
  assign quarter_round_chacha20_h_l57_c29_b395_b = 4'h7;
  assign quarter_round_chacha20_h_l57_c29_b395_c = 4'hb;
  assign quarter_round_chacha20_h_l57_c29_b395_d = 4'hf;
  assign quarter_round_chacha20_h_l57_c29_b395_return_output = quarter_round_chacha20_h_l58_c29_2cc0_s;
  assign quarter_round_chacha20_h_l58_c29_2cc0_a = 4'h0;
  assign quarter_round_chacha20_h_l58_c29_2cc0_b = 4'h5;
  assign quarter_round_chacha20_h_l58_c29_2cc0_c = 4'ha;
  assign quarter_round_chacha20_h_l58_c29_2cc0_d = 4'hf;
  assign quarter_round_chacha20_h_l58_c29_2cc0_return_output = quarter_round_chacha20_h_l59_c29_aaa1_s;
  assign quarter_round_chacha20_h_l59_c29_aaa1_a = 4'h1;
  assign quarter_round_chacha20_h_l59_c29_aaa1_b = 4'h6;
  assign quarter_round_chacha20_h_l59_c29_aaa1_c = 4'hb;
  assign quarter_round_chacha20_h_l59_c29_aaa1_d = 4'hc;
  assign quarter_round_chacha20_h_l59_c29_aaa1_return_output = quarter_round_chacha20_h_l60_c29_e1f5_s;
  assign quarter_round_chacha20_h_l60_c29_e1f5_a = 4'h2;
  assign quarter_round_chacha20_h_l60_c29_e1f5_b = 4'h7;
  assign quarter_round_chacha20_h_l60_c29_e1f5_c = 4'h8;
  assign quarter_round_chacha20_h_l60_c29_e1f5_d = 4'hd;
  assign quarter_round_chacha20_h_l60_c29_e1f5_return_output = quarter_round_chacha20_h_l61_c29_f3ab_s;
  assign quarter_round_chacha20_h_l61_c29_f3ab_a = 4'h3;
  assign quarter_round_chacha20_h_l61_c29_f3ab_b = 4'h4;
  assign quarter_round_chacha20_h_l61_c29_f3ab_c = 4'h9;
  assign quarter_round_chacha20_h_l61_c29_f3ab_d = 4'he;
  assign \return_output[state]  = io_registers_r[1023:512];
endmodule

module chacha20_encrypt_input_side_0clk_2b50ef98(clk, clock_enable, \global_to_module[chacha20_encrypt_axis_in] , \global_to_module[chacha20_encrypt_key] , \global_to_module[chacha20_encrypt_nonce] , \global_to_module[chacha20_encrypt_pipeline_in_ready] , \module_to_global[chacha20_encrypt_axis_in_ready] , \module_to_global[chacha20_encrypt_pipeline_in] );
  wire _0_;
  wire [31:0] _1_;
  wire [145:0] axis128_to_axis512_chacha20_encrypt_c_l45_c38_3e76_axis_in;
  wire axis128_to_axis512_chacha20_encrypt_c_l45_c38_3e76_axis_out_ready;
  wire axis128_to_axis512_chacha20_encrypt_c_l45_c38_3e76_clock_enable;
  wire [578:0] axis128_to_axis512_chacha20_encrypt_c_l45_c38_3e76_return_output;
  wire bin_op_and_chacha20_encrypt_c_l80_c8_2d5b_left;
  wire bin_op_and_chacha20_encrypt_c_l80_c8_2d5b_return_output;
  wire bin_op_and_chacha20_encrypt_c_l80_c8_2d5b_right;
  reg bin_op_eq_chacha20_encrypt_c_l61_c6_4e67_left = 1'h0;
  wire bin_op_eq_chacha20_encrypt_c_l61_c6_4e67_return_output;
  wire bin_op_eq_chacha20_encrypt_c_l61_c6_4e67_right;
  reg [31:0] bin_op_plus_chacha20_encrypt_c_l71_c9_a010_left = 32'd0;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_encrypt_c_l71_c9_a010_return_output;
  wire bin_op_plus_chacha20_encrypt_c_l71_c9_a010_right;
  wire [31:0] bin_op_plus_chacha20_encrypt_c_l81_c7_8cd7_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_encrypt_c_l81_c7_8cd7_return_output;
  wire bin_op_plus_chacha20_encrypt_c_l81_c7_8cd7_right;
  wire [31:0] block_count;
  wire block_count_mux_chacha20_encrypt_c_l61_c3_5d74_cond;
  wire [31:0] block_count_mux_chacha20_encrypt_c_l61_c3_5d74_iffalse;
  wire [31:0] block_count_mux_chacha20_encrypt_c_l61_c3_5d74_iftrue;
  wire [31:0] block_count_mux_chacha20_encrypt_c_l61_c3_5d74_return_output;
  wire block_count_mux_chacha20_encrypt_c_l63_c5_0a27_cond;
  wire [31:0] block_count_mux_chacha20_encrypt_c_l63_c5_0a27_iffalse;
  wire [31:0] block_count_mux_chacha20_encrypt_c_l63_c5_0a27_iftrue;
  wire [31:0] block_count_mux_chacha20_encrypt_c_l63_c5_0a27_return_output;
  wire block_count_mux_chacha20_encrypt_c_l70_c7_19e8_cond;
  wire [31:0] block_count_mux_chacha20_encrypt_c_l70_c7_19e8_iffalse;
  wire [31:0] block_count_mux_chacha20_encrypt_c_l70_c7_19e8_iftrue;
  wire [31:0] block_count_mux_chacha20_encrypt_c_l70_c7_19e8_return_output;
  wire block_count_mux_chacha20_encrypt_c_l80_c5_67ff_cond;
  wire [31:0] block_count_mux_chacha20_encrypt_c_l80_c5_67ff_iffalse;
  wire [31:0] block_count_mux_chacha20_encrypt_c_l80_c5_67ff_iftrue;
  wire [31:0] block_count_mux_chacha20_encrypt_c_l80_c5_67ff_return_output;
  wire block_count_mux_chacha20_encrypt_c_l83_c7_928c_cond;
  wire [31:0] block_count_mux_chacha20_encrypt_c_l83_c7_928c_iffalse;
  wire [31:0] block_count_mux_chacha20_encrypt_c_l83_c7_928c_iftrue;
  wire [31:0] block_count_mux_chacha20_encrypt_c_l83_c7_928c_return_output;
  wire block_in_ready_mux_chacha20_encrypt_c_l61_c3_5d74_cond;
  wire block_in_ready_mux_chacha20_encrypt_c_l61_c3_5d74_iffalse;
  wire block_in_ready_mux_chacha20_encrypt_c_l61_c3_5d74_iftrue;
  wire block_in_ready_mux_chacha20_encrypt_c_l61_c3_5d74_return_output;
  wire chacha20_encrypt_pipeline_in_data_axis_in_mux_chacha20_encrypt_c_l61_c3_5d74_cond;
  wire [576:0] chacha20_encrypt_pipeline_in_data_axis_in_mux_chacha20_encrypt_c_l61_c3_5d74_iffalse;
  wire [576:0] chacha20_encrypt_pipeline_in_data_axis_in_mux_chacha20_encrypt_c_l61_c3_5d74_iftrue;
  wire [576:0] chacha20_encrypt_pipeline_in_data_axis_in_mux_chacha20_encrypt_c_l61_c3_5d74_return_output;
  wire chacha20_encrypt_pipeline_in_data_axis_in_tdata_mux_chacha20_encrypt_c_l63_c5_0a27_cond;
  wire [511:0] chacha20_encrypt_pipeline_in_data_axis_in_tdata_mux_chacha20_encrypt_c_l63_c5_0a27_iffalse;
  wire [511:0] chacha20_encrypt_pipeline_in_data_axis_in_tdata_mux_chacha20_encrypt_c_l63_c5_0a27_iftrue;
  wire [511:0] chacha20_encrypt_pipeline_in_data_axis_in_tdata_mux_chacha20_encrypt_c_l63_c5_0a27_return_output;
  wire chacha20_encrypt_pipeline_in_data_axis_in_tkeep_mux_chacha20_encrypt_c_l63_c5_0a27_cond;
  wire [63:0] chacha20_encrypt_pipeline_in_data_axis_in_tkeep_mux_chacha20_encrypt_c_l63_c5_0a27_iffalse;
  wire [63:0] chacha20_encrypt_pipeline_in_data_axis_in_tkeep_mux_chacha20_encrypt_c_l63_c5_0a27_iftrue;
  wire [63:0] chacha20_encrypt_pipeline_in_data_axis_in_tkeep_mux_chacha20_encrypt_c_l63_c5_0a27_return_output;
  wire chacha20_encrypt_pipeline_in_valid_mux_chacha20_encrypt_c_l61_c3_5d74_cond;
  wire chacha20_encrypt_pipeline_in_valid_mux_chacha20_encrypt_c_l61_c3_5d74_iffalse;
  wire chacha20_encrypt_pipeline_in_valid_mux_chacha20_encrypt_c_l61_c3_5d74_iftrue;
  wire chacha20_encrypt_pipeline_in_valid_mux_chacha20_encrypt_c_l61_c3_5d74_return_output;
  wire chacha20_encrypt_pipeline_in_valid_mux_chacha20_encrypt_c_l63_c5_0a27_cond;
  wire chacha20_encrypt_pipeline_in_valid_mux_chacha20_encrypt_c_l63_c5_0a27_iffalse;
  wire chacha20_encrypt_pipeline_in_valid_mux_chacha20_encrypt_c_l63_c5_0a27_iftrue;
  wire chacha20_encrypt_pipeline_in_valid_mux_chacha20_encrypt_c_l63_c5_0a27_return_output;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire feedback_vars;
  input [145:0] \global_to_module[chacha20_encrypt_axis_in] ;
  wire [145:0] \global_to_module[chacha20_encrypt_axis_in] ;
  input [255:0] \global_to_module[chacha20_encrypt_key] ;
  wire [255:0] \global_to_module[chacha20_encrypt_key] ;
  input [95:0] \global_to_module[chacha20_encrypt_nonce] ;
  wire [95:0] \global_to_module[chacha20_encrypt_nonce] ;
  input \global_to_module[chacha20_encrypt_pipeline_in_ready] ;
  wire \global_to_module[chacha20_encrypt_pipeline_in_ready] ;
  wire input_side_state;
  wire input_side_state_mux_chacha20_encrypt_c_l61_c3_5d74_cond;
  wire input_side_state_mux_chacha20_encrypt_c_l61_c3_5d74_iffalse;
  wire input_side_state_mux_chacha20_encrypt_c_l61_c3_5d74_iftrue;
  wire input_side_state_mux_chacha20_encrypt_c_l61_c3_5d74_return_output;
  wire input_side_state_mux_chacha20_encrypt_c_l63_c5_0a27_cond;
  wire input_side_state_mux_chacha20_encrypt_c_l63_c5_0a27_iffalse;
  wire input_side_state_mux_chacha20_encrypt_c_l63_c5_0a27_iftrue;
  wire input_side_state_mux_chacha20_encrypt_c_l63_c5_0a27_return_output;
  wire input_side_state_mux_chacha20_encrypt_c_l70_c7_19e8_cond;
  wire input_side_state_mux_chacha20_encrypt_c_l70_c7_19e8_iffalse;
  wire input_side_state_mux_chacha20_encrypt_c_l70_c7_19e8_iftrue;
  wire input_side_state_mux_chacha20_encrypt_c_l70_c7_19e8_return_output;
  wire input_side_state_mux_chacha20_encrypt_c_l80_c5_67ff_cond;
  wire input_side_state_mux_chacha20_encrypt_c_l80_c5_67ff_iffalse;
  wire input_side_state_mux_chacha20_encrypt_c_l80_c5_67ff_iftrue;
  wire input_side_state_mux_chacha20_encrypt_c_l80_c5_67ff_return_output;
  wire input_side_state_mux_chacha20_encrypt_c_l83_c7_928c_cond;
  wire input_side_state_mux_chacha20_encrypt_c_l83_c7_928c_iffalse;
  wire input_side_state_mux_chacha20_encrypt_c_l83_c7_928c_iftrue;
  wire input_side_state_mux_chacha20_encrypt_c_l83_c7_928c_return_output;
  output \module_to_global[chacha20_encrypt_axis_in_ready] ;
  wire \module_to_global[chacha20_encrypt_axis_in_ready] ;
  output [961:0] \module_to_global[chacha20_encrypt_pipeline_in] ;
  wire [961:0] \module_to_global[chacha20_encrypt_pipeline_in] ;
  wire [31:0] reg_comb_block_count;
  wire reg_comb_input_side_state;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_chacha20_encrypt_c_l61_c6_4e67_left <= _0_;
  always @(posedge clk)
    if (clock_enable) bin_op_plus_chacha20_encrypt_c_l71_c9_a010_left <= _1_;
  assign \module_to_global[chacha20_encrypt_axis_in_ready]  = clock_enable ? axis128_to_axis512_chacha20_encrypt_c_l45_c38_3e76_return_output[578] : 1'h0;
  assign \module_to_global[chacha20_encrypt_pipeline_in]  = clock_enable ? { chacha20_encrypt_pipeline_in_valid_mux_chacha20_encrypt_c_l61_c3_5d74_return_output, bin_op_plus_chacha20_encrypt_c_l71_c9_a010_left, \global_to_module[chacha20_encrypt_nonce] , \global_to_module[chacha20_encrypt_key] , chacha20_encrypt_pipeline_in_data_axis_in_mux_chacha20_encrypt_c_l61_c3_5d74_return_output } : 962'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign _0_ = clock_enable ? reg_comb_input_side_state : 1'hx;
  assign _1_ = clock_enable ? reg_comb_block_count : 32'hxxxxxxxx;
  axis128_to_axis512_0clk_c1f85885 axis128_to_axis512_chacha20_encrypt_c_l45_c38_3e76 (
    .\axis_in[data] (\global_to_module[chacha20_encrypt_axis_in] [144:0]),
    .\axis_in[valid] (\global_to_module[chacha20_encrypt_axis_in] [145]),
    .axis_out_ready(axis128_to_axis512_chacha20_encrypt_c_l45_c38_3e76_axis_out_ready),
    .clk(clk),
    .clock_enable(clock_enable),
    .\return_output[axis_in_ready] (axis128_to_axis512_chacha20_encrypt_c_l45_c38_3e76_return_output[578]),
    .\return_output[axis_out] ({ bin_op_and_chacha20_encrypt_c_l80_c8_2d5b_left, block_count_mux_chacha20_encrypt_c_l83_c7_928c_cond, chacha20_encrypt_pipeline_in_data_axis_in_mux_chacha20_encrypt_c_l61_c3_5d74_iffalse[575:0] })
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_encrypt_c_l80_c8_2d5b (
    .left(bin_op_and_chacha20_encrypt_c_l80_c8_2d5b_left),
    .return_output(block_count_mux_chacha20_encrypt_c_l80_c5_67ff_cond),
    .right(\global_to_module[chacha20_encrypt_pipeline_in_ready] )
  );
  bin_op_eq_uint1_t_uint1_t_0clk_de264c78 bin_op_eq_chacha20_encrypt_c_l61_c6_4e67 (
    .left(bin_op_eq_chacha20_encrypt_c_l61_c6_4e67_left),
    .return_output(block_count_mux_chacha20_encrypt_c_l61_c3_5d74_cond),
    .right(1'h0)
  );
  bin_op_plus_uint32_t_uint1_t_0clk_de264c78 bin_op_plus_chacha20_encrypt_c_l71_c9_a010 (
    .left(bin_op_plus_chacha20_encrypt_c_l71_c9_a010_left),
    .return_output(bin_op_plus_chacha20_encrypt_c_l71_c9_a010_return_output),
    .right(1'h1)
  );
  bin_op_plus_uint32_t_uint1_t_0clk_de264c78 bin_op_plus_chacha20_encrypt_c_l81_c7_8cd7 (
    .left(bin_op_plus_chacha20_encrypt_c_l71_c9_a010_left),
    .return_output(bin_op_plus_chacha20_encrypt_c_l81_c7_8cd7_return_output),
    .right(1'h1)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 block_count_mux_chacha20_encrypt_c_l61_c3_5d74 (
    .cond(block_count_mux_chacha20_encrypt_c_l61_c3_5d74_cond),
    .iffalse(block_count_mux_chacha20_encrypt_c_l61_c3_5d74_iffalse),
    .iftrue(block_count_mux_chacha20_encrypt_c_l61_c3_5d74_iftrue),
    .return_output(reg_comb_block_count)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 block_count_mux_chacha20_encrypt_c_l63_c5_0a27 (
    .cond(bin_op_and_chacha20_encrypt_c_l80_c8_2d5b_left),
    .iffalse(bin_op_plus_chacha20_encrypt_c_l71_c9_a010_left),
    .iftrue(block_count_mux_chacha20_encrypt_c_l63_c5_0a27_iftrue),
    .return_output(block_count_mux_chacha20_encrypt_c_l61_c3_5d74_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 block_count_mux_chacha20_encrypt_c_l70_c7_19e8 (
    .cond(\global_to_module[chacha20_encrypt_pipeline_in_ready] ),
    .iffalse(bin_op_plus_chacha20_encrypt_c_l71_c9_a010_left),
    .iftrue(bin_op_plus_chacha20_encrypt_c_l71_c9_a010_return_output[31:0]),
    .return_output(block_count_mux_chacha20_encrypt_c_l63_c5_0a27_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 block_count_mux_chacha20_encrypt_c_l80_c5_67ff (
    .cond(block_count_mux_chacha20_encrypt_c_l80_c5_67ff_cond),
    .iffalse(bin_op_plus_chacha20_encrypt_c_l71_c9_a010_left),
    .iftrue(block_count_mux_chacha20_encrypt_c_l80_c5_67ff_iftrue),
    .return_output(block_count_mux_chacha20_encrypt_c_l61_c3_5d74_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 block_count_mux_chacha20_encrypt_c_l83_c7_928c (
    .cond(block_count_mux_chacha20_encrypt_c_l83_c7_928c_cond),
    .iffalse(bin_op_plus_chacha20_encrypt_c_l81_c7_8cd7_return_output[31:0]),
    .iftrue(32'd0),
    .return_output(block_count_mux_chacha20_encrypt_c_l80_c5_67ff_iftrue)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 block_in_ready_mux_chacha20_encrypt_c_l61_c3_5d74 (
    .cond(block_count_mux_chacha20_encrypt_c_l61_c3_5d74_cond),
    .iffalse(\global_to_module[chacha20_encrypt_pipeline_in_ready] ),
    .iftrue(1'h0),
    .return_output(axis128_to_axis512_chacha20_encrypt_c_l45_c38_3e76_axis_out_ready)
  );
  mux_uint1_t_axis512_t_axis512_t_0clk_de264c78 chacha20_encrypt_pipeline_in_data_axis_in_mux_chacha20_encrypt_c_l61_c3_5d74 (
    .cond(block_count_mux_chacha20_encrypt_c_l61_c3_5d74_cond),
    .\iffalse[tdata] (chacha20_encrypt_pipeline_in_data_axis_in_mux_chacha20_encrypt_c_l61_c3_5d74_iffalse[511:0]),
    .\iffalse[tkeep] (chacha20_encrypt_pipeline_in_data_axis_in_mux_chacha20_encrypt_c_l61_c3_5d74_iffalse[575:512]),
    .\iffalse[tlast] (block_count_mux_chacha20_encrypt_c_l83_c7_928c_cond),
    .\iftrue[tdata] (chacha20_encrypt_pipeline_in_data_axis_in_tdata_mux_chacha20_encrypt_c_l63_c5_0a27_return_output),
    .\iftrue[tkeep] (chacha20_encrypt_pipeline_in_data_axis_in_tkeep_mux_chacha20_encrypt_c_l63_c5_0a27_return_output),
    .\iftrue[tlast] (1'h0),
    .\return_output[tdata] (chacha20_encrypt_pipeline_in_data_axis_in_mux_chacha20_encrypt_c_l61_c3_5d74_return_output[511:0]),
    .\return_output[tkeep] (chacha20_encrypt_pipeline_in_data_axis_in_mux_chacha20_encrypt_c_l61_c3_5d74_return_output[575:512]),
    .\return_output[tlast] (chacha20_encrypt_pipeline_in_data_axis_in_mux_chacha20_encrypt_c_l61_c3_5d74_return_output[576])
  );
  mux_uint1_t_uint8_t_64_uint8_t_64_0clk_de264c78 chacha20_encrypt_pipeline_in_data_axis_in_tdata_mux_chacha20_encrypt_c_l63_c5_0a27 (
    .cond(bin_op_and_chacha20_encrypt_c_l80_c8_2d5b_left),
    .iffalse(512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .iftrue(512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .return_output(chacha20_encrypt_pipeline_in_data_axis_in_tdata_mux_chacha20_encrypt_c_l63_c5_0a27_return_output)
  );
  mux_uint1_t_uint1_t_64_uint1_t_64_0clk_de264c78 chacha20_encrypt_pipeline_in_data_axis_in_tkeep_mux_chacha20_encrypt_c_l63_c5_0a27 (
    .cond(bin_op_and_chacha20_encrypt_c_l80_c8_2d5b_left),
    .iffalse(64'h0000000000000000),
    .iftrue(64'hffffffffffffffff),
    .return_output(chacha20_encrypt_pipeline_in_data_axis_in_tkeep_mux_chacha20_encrypt_c_l63_c5_0a27_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 chacha20_encrypt_pipeline_in_valid_mux_chacha20_encrypt_c_l61_c3_5d74 (
    .cond(block_count_mux_chacha20_encrypt_c_l61_c3_5d74_cond),
    .iffalse(bin_op_and_chacha20_encrypt_c_l80_c8_2d5b_left),
    .iftrue(chacha20_encrypt_pipeline_in_valid_mux_chacha20_encrypt_c_l61_c3_5d74_iftrue),
    .return_output(chacha20_encrypt_pipeline_in_valid_mux_chacha20_encrypt_c_l61_c3_5d74_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 chacha20_encrypt_pipeline_in_valid_mux_chacha20_encrypt_c_l63_c5_0a27 (
    .cond(bin_op_and_chacha20_encrypt_c_l80_c8_2d5b_left),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(chacha20_encrypt_pipeline_in_valid_mux_chacha20_encrypt_c_l61_c3_5d74_iftrue)
  );
  mux_uint1_t_chacha20_encrypt_state_t_chacha20_encrypt_state_t_0clk_de264c78 input_side_state_mux_chacha20_encrypt_c_l61_c3_5d74 (
    .cond(block_count_mux_chacha20_encrypt_c_l61_c3_5d74_cond),
    .iffalse(input_side_state_mux_chacha20_encrypt_c_l61_c3_5d74_iffalse),
    .iftrue(input_side_state_mux_chacha20_encrypt_c_l61_c3_5d74_iftrue),
    .return_output(reg_comb_input_side_state)
  );
  mux_uint1_t_chacha20_encrypt_state_t_chacha20_encrypt_state_t_0clk_de264c78 input_side_state_mux_chacha20_encrypt_c_l63_c5_0a27 (
    .cond(bin_op_and_chacha20_encrypt_c_l80_c8_2d5b_left),
    .iffalse(bin_op_eq_chacha20_encrypt_c_l61_c6_4e67_left),
    .iftrue(input_side_state_mux_chacha20_encrypt_c_l63_c5_0a27_iftrue),
    .return_output(input_side_state_mux_chacha20_encrypt_c_l61_c3_5d74_iftrue)
  );
  mux_uint1_t_chacha20_encrypt_state_t_chacha20_encrypt_state_t_0clk_de264c78 input_side_state_mux_chacha20_encrypt_c_l70_c7_19e8 (
    .cond(\global_to_module[chacha20_encrypt_pipeline_in_ready] ),
    .iffalse(bin_op_eq_chacha20_encrypt_c_l61_c6_4e67_left),
    .iftrue(1'h1),
    .return_output(input_side_state_mux_chacha20_encrypt_c_l63_c5_0a27_iftrue)
  );
  mux_uint1_t_chacha20_encrypt_state_t_chacha20_encrypt_state_t_0clk_de264c78 input_side_state_mux_chacha20_encrypt_c_l80_c5_67ff (
    .cond(block_count_mux_chacha20_encrypt_c_l80_c5_67ff_cond),
    .iffalse(bin_op_eq_chacha20_encrypt_c_l61_c6_4e67_left),
    .iftrue(input_side_state_mux_chacha20_encrypt_c_l80_c5_67ff_iftrue),
    .return_output(input_side_state_mux_chacha20_encrypt_c_l61_c3_5d74_iffalse)
  );
  mux_uint1_t_chacha20_encrypt_state_t_chacha20_encrypt_state_t_0clk_de264c78 input_side_state_mux_chacha20_encrypt_c_l83_c7_928c (
    .cond(block_count_mux_chacha20_encrypt_c_l83_c7_928c_cond),
    .iffalse(bin_op_eq_chacha20_encrypt_c_l61_c6_4e67_left),
    .iftrue(1'h0),
    .return_output(input_side_state_mux_chacha20_encrypt_c_l80_c5_67ff_iftrue)
  );
  assign axis128_to_axis512_chacha20_encrypt_c_l45_c38_3e76_axis_in = \global_to_module[chacha20_encrypt_axis_in] ;
  assign axis128_to_axis512_chacha20_encrypt_c_l45_c38_3e76_clock_enable = clock_enable;
  assign axis128_to_axis512_chacha20_encrypt_c_l45_c38_3e76_return_output[577:0] = { bin_op_and_chacha20_encrypt_c_l80_c8_2d5b_left, block_count_mux_chacha20_encrypt_c_l83_c7_928c_cond, chacha20_encrypt_pipeline_in_data_axis_in_mux_chacha20_encrypt_c_l61_c3_5d74_iffalse[575:0] };
  assign bin_op_and_chacha20_encrypt_c_l80_c8_2d5b_return_output = block_count_mux_chacha20_encrypt_c_l80_c5_67ff_cond;
  assign bin_op_and_chacha20_encrypt_c_l80_c8_2d5b_right = \global_to_module[chacha20_encrypt_pipeline_in_ready] ;
  assign bin_op_eq_chacha20_encrypt_c_l61_c6_4e67_return_output = block_count_mux_chacha20_encrypt_c_l61_c3_5d74_cond;
  assign bin_op_eq_chacha20_encrypt_c_l61_c6_4e67_right = 1'h0;
  assign bin_op_plus_chacha20_encrypt_c_l71_c9_a010_right = 1'h1;
  assign bin_op_plus_chacha20_encrypt_c_l81_c7_8cd7_left = bin_op_plus_chacha20_encrypt_c_l71_c9_a010_left;
  assign bin_op_plus_chacha20_encrypt_c_l81_c7_8cd7_right = 1'h1;
  assign block_count = bin_op_plus_chacha20_encrypt_c_l71_c9_a010_left;
  assign block_count_mux_chacha20_encrypt_c_l61_c3_5d74_return_output = reg_comb_block_count;
  assign block_count_mux_chacha20_encrypt_c_l63_c5_0a27_cond = bin_op_and_chacha20_encrypt_c_l80_c8_2d5b_left;
  assign block_count_mux_chacha20_encrypt_c_l63_c5_0a27_iffalse = bin_op_plus_chacha20_encrypt_c_l71_c9_a010_left;
  assign block_count_mux_chacha20_encrypt_c_l63_c5_0a27_return_output = block_count_mux_chacha20_encrypt_c_l61_c3_5d74_iftrue;
  assign block_count_mux_chacha20_encrypt_c_l70_c7_19e8_cond = \global_to_module[chacha20_encrypt_pipeline_in_ready] ;
  assign block_count_mux_chacha20_encrypt_c_l70_c7_19e8_iffalse = bin_op_plus_chacha20_encrypt_c_l71_c9_a010_left;
  assign block_count_mux_chacha20_encrypt_c_l70_c7_19e8_iftrue = bin_op_plus_chacha20_encrypt_c_l71_c9_a010_return_output[31:0];
  assign block_count_mux_chacha20_encrypt_c_l70_c7_19e8_return_output = block_count_mux_chacha20_encrypt_c_l63_c5_0a27_iftrue;
  assign block_count_mux_chacha20_encrypt_c_l80_c5_67ff_iffalse = bin_op_plus_chacha20_encrypt_c_l71_c9_a010_left;
  assign block_count_mux_chacha20_encrypt_c_l80_c5_67ff_return_output = block_count_mux_chacha20_encrypt_c_l61_c3_5d74_iffalse;
  assign block_count_mux_chacha20_encrypt_c_l83_c7_928c_iffalse = bin_op_plus_chacha20_encrypt_c_l81_c7_8cd7_return_output[31:0];
  assign block_count_mux_chacha20_encrypt_c_l83_c7_928c_iftrue = 32'd0;
  assign block_count_mux_chacha20_encrypt_c_l83_c7_928c_return_output = block_count_mux_chacha20_encrypt_c_l80_c5_67ff_iftrue;
  assign block_in_ready_mux_chacha20_encrypt_c_l61_c3_5d74_cond = block_count_mux_chacha20_encrypt_c_l61_c3_5d74_cond;
  assign block_in_ready_mux_chacha20_encrypt_c_l61_c3_5d74_iffalse = \global_to_module[chacha20_encrypt_pipeline_in_ready] ;
  assign block_in_ready_mux_chacha20_encrypt_c_l61_c3_5d74_iftrue = 1'h0;
  assign block_in_ready_mux_chacha20_encrypt_c_l61_c3_5d74_return_output = axis128_to_axis512_chacha20_encrypt_c_l45_c38_3e76_axis_out_ready;
  assign chacha20_encrypt_pipeline_in_data_axis_in_mux_chacha20_encrypt_c_l61_c3_5d74_cond = block_count_mux_chacha20_encrypt_c_l61_c3_5d74_cond;
  assign chacha20_encrypt_pipeline_in_data_axis_in_mux_chacha20_encrypt_c_l61_c3_5d74_iffalse[576] = block_count_mux_chacha20_encrypt_c_l83_c7_928c_cond;
  assign chacha20_encrypt_pipeline_in_data_axis_in_mux_chacha20_encrypt_c_l61_c3_5d74_iftrue = { 1'h0, chacha20_encrypt_pipeline_in_data_axis_in_tkeep_mux_chacha20_encrypt_c_l63_c5_0a27_return_output, chacha20_encrypt_pipeline_in_data_axis_in_tdata_mux_chacha20_encrypt_c_l63_c5_0a27_return_output };
  assign chacha20_encrypt_pipeline_in_data_axis_in_tdata_mux_chacha20_encrypt_c_l63_c5_0a27_cond = bin_op_and_chacha20_encrypt_c_l80_c8_2d5b_left;
  assign chacha20_encrypt_pipeline_in_data_axis_in_tdata_mux_chacha20_encrypt_c_l63_c5_0a27_iffalse = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign chacha20_encrypt_pipeline_in_data_axis_in_tdata_mux_chacha20_encrypt_c_l63_c5_0a27_iftrue = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign chacha20_encrypt_pipeline_in_data_axis_in_tkeep_mux_chacha20_encrypt_c_l63_c5_0a27_cond = bin_op_and_chacha20_encrypt_c_l80_c8_2d5b_left;
  assign chacha20_encrypt_pipeline_in_data_axis_in_tkeep_mux_chacha20_encrypt_c_l63_c5_0a27_iffalse = 64'h0000000000000000;
  assign chacha20_encrypt_pipeline_in_data_axis_in_tkeep_mux_chacha20_encrypt_c_l63_c5_0a27_iftrue = 64'hffffffffffffffff;
  assign chacha20_encrypt_pipeline_in_valid_mux_chacha20_encrypt_c_l61_c3_5d74_cond = block_count_mux_chacha20_encrypt_c_l61_c3_5d74_cond;
  assign chacha20_encrypt_pipeline_in_valid_mux_chacha20_encrypt_c_l61_c3_5d74_iffalse = bin_op_and_chacha20_encrypt_c_l80_c8_2d5b_left;
  assign chacha20_encrypt_pipeline_in_valid_mux_chacha20_encrypt_c_l63_c5_0a27_cond = bin_op_and_chacha20_encrypt_c_l80_c8_2d5b_left;
  assign chacha20_encrypt_pipeline_in_valid_mux_chacha20_encrypt_c_l63_c5_0a27_iffalse = 1'h0;
  assign chacha20_encrypt_pipeline_in_valid_mux_chacha20_encrypt_c_l63_c5_0a27_iftrue = 1'h1;
  assign chacha20_encrypt_pipeline_in_valid_mux_chacha20_encrypt_c_l63_c5_0a27_return_output = chacha20_encrypt_pipeline_in_valid_mux_chacha20_encrypt_c_l61_c3_5d74_iftrue;
  assign clk_en_internal = clock_enable;
  assign feedback_vars = axis128_to_axis512_chacha20_encrypt_c_l45_c38_3e76_axis_out_ready;
  assign input_side_state = bin_op_eq_chacha20_encrypt_c_l61_c6_4e67_left;
  assign input_side_state_mux_chacha20_encrypt_c_l61_c3_5d74_cond = block_count_mux_chacha20_encrypt_c_l61_c3_5d74_cond;
  assign input_side_state_mux_chacha20_encrypt_c_l61_c3_5d74_return_output = reg_comb_input_side_state;
  assign input_side_state_mux_chacha20_encrypt_c_l63_c5_0a27_cond = bin_op_and_chacha20_encrypt_c_l80_c8_2d5b_left;
  assign input_side_state_mux_chacha20_encrypt_c_l63_c5_0a27_iffalse = bin_op_eq_chacha20_encrypt_c_l61_c6_4e67_left;
  assign input_side_state_mux_chacha20_encrypt_c_l63_c5_0a27_return_output = input_side_state_mux_chacha20_encrypt_c_l61_c3_5d74_iftrue;
  assign input_side_state_mux_chacha20_encrypt_c_l70_c7_19e8_cond = \global_to_module[chacha20_encrypt_pipeline_in_ready] ;
  assign input_side_state_mux_chacha20_encrypt_c_l70_c7_19e8_iffalse = bin_op_eq_chacha20_encrypt_c_l61_c6_4e67_left;
  assign input_side_state_mux_chacha20_encrypt_c_l70_c7_19e8_iftrue = 1'h1;
  assign input_side_state_mux_chacha20_encrypt_c_l70_c7_19e8_return_output = input_side_state_mux_chacha20_encrypt_c_l63_c5_0a27_iftrue;
  assign input_side_state_mux_chacha20_encrypt_c_l80_c5_67ff_cond = block_count_mux_chacha20_encrypt_c_l80_c5_67ff_cond;
  assign input_side_state_mux_chacha20_encrypt_c_l80_c5_67ff_iffalse = bin_op_eq_chacha20_encrypt_c_l61_c6_4e67_left;
  assign input_side_state_mux_chacha20_encrypt_c_l80_c5_67ff_return_output = input_side_state_mux_chacha20_encrypt_c_l61_c3_5d74_iffalse;
  assign input_side_state_mux_chacha20_encrypt_c_l83_c7_928c_cond = block_count_mux_chacha20_encrypt_c_l83_c7_928c_cond;
  assign input_side_state_mux_chacha20_encrypt_c_l83_c7_928c_iffalse = bin_op_eq_chacha20_encrypt_c_l61_c6_4e67_left;
  assign input_side_state_mux_chacha20_encrypt_c_l83_c7_928c_iftrue = 1'h0;
  assign input_side_state_mux_chacha20_encrypt_c_l83_c7_928c_return_output = input_side_state_mux_chacha20_encrypt_c_l80_c5_67ff_iftrue;
endmodule

module chacha20_encrypt_loop_body_30clk_d9fa0f4d(clk, \inputs[axis_in] , \inputs[key] , \inputs[nonce] , \inputs[counter] , \return_output[tdata] , \return_output[tkeep] , \return_output[tlast] );
  wire [511:0] chacha20_block_chacha20_h_l215_c26_6aed_return_output;
  wire [511:0] chacha20_block_chacha20_h_l215_c26_6aed_state;
  wire [31:0] chacha20_init_chacha20_h_l214_c26_4c39_counter;
  wire [255:0] chacha20_init_chacha20_h_l214_c26_4c39_key;
  wire [95:0] chacha20_init_chacha20_h_l214_c26_4c39_nonce;
  wire [511:0] chacha20_init_chacha20_h_l214_c26_4c39_return_output;
  wire [511:0] chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output;
  wire [511:0] chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_x;
  input clk;
  wire clk;
  wire [576:0] comb_stage0_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] comb_stage0_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage10_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage10_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage11_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage11_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage12_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage12_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage13_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage13_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage14_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage14_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage15_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage15_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage16_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage16_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage17_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage17_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage18_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage18_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage19_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage19_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage1_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage1_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage20_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage20_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage21_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage21_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage22_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage22_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage23_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage23_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage24_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage24_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage25_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage25_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage26_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage26_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage27_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage27_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage28_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage28_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage29_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage29_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage2_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage2_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage3_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage3_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage4_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage4_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage5_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage5_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage6_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage6_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage7_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage7_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage8_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage8_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [576:0] comb_stage9_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] comb_stage9_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  reg [7:0] for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output;
  wire [7:0] for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_right;
  input [576:0] \inputs[axis_in] ;
  wire [576:0] \inputs[axis_in] ;
  input [31:0] \inputs[counter] ;
  wire [31:0] \inputs[counter] ;
  input [255:0] \inputs[key] ;
  wire [255:0] \inputs[key] ;
  input [95:0] \inputs[nonce] ;
  wire [95:0] \inputs[nonce] ;
  wire [576:0] reg_stage0_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage0_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage10_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage10_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage11_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage11_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage12_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage12_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage13_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage13_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage14_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage14_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage15_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage15_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage16_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage16_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage17_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage17_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage18_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage18_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage19_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage19_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage1_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage1_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage20_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage20_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage21_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage21_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage22_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage22_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage23_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage23_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage24_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage24_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage25_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage25_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage26_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage26_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage27_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage27_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage28_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage28_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511" *)
  reg [576:0] reg_stage29_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage29_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage2_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage2_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage3_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage3_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage4_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage4_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage5_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage5_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage6_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage6_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage7_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage7_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage8_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage8_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [576:0] reg_stage9_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  wire [7:0] reg_stage9_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  output [511:0] \return_output[tdata] ;
  wire [511:0] \return_output[tdata] ;
  output [63:0] \return_output[tkeep] ;
  wire [63:0] \return_output[tkeep] ;
  output \return_output[tlast] ;
  wire \return_output[tlast] ;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage16_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage17_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage18_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage17_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage18_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage19_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage18_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage19_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage20_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage19_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage20_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage21_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage20_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage21_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage22_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage21_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage22_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage23_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage22_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage23_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage24_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage23_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage24_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage25_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage24_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage25_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage26_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage25_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage26_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage27_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage26_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage27_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage28_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage27_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage28_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage29_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage28_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage29_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    reg_stage29_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage29_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [511:504];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [503:496];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [495:488];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [487:480];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [479:472];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [471:464];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [463:456];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [455:448];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [447:440];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [439:432];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [431:424];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [423:416];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [415:408];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [407:400];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [399:392];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [391:384];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [383:376];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [375:368];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [367:360];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [359:352];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [351:344];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [343:336];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [335:328];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [327:320];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [319:312];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [311:304];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [303:296];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [295:288];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [287:280];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [279:272];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [271:264];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [263:256];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [255:248];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [247:240];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [239:232];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [231:224];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [223:216];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [215:208];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [207:200];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [199:192];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [191:184];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [183:176];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [175:168];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [167:160];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [159:152];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [151:144];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [143:136];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [135:128];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [127:120];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [119:112];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [111:104];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [103:96];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [95:88];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [87:80];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [79:72];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [71:64];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [63:56];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [55:48];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [47:40];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [39:32];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [31:24];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [23:16];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [15:8];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= \inputs[axis_in] [7:0];
  always @(posedge clk)
    comb_stage1_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= \inputs[axis_in] ;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage1_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage2_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage1_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage2_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage3_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage2_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage3_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage4_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage3_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage4_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage5_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage4_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage5_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage6_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage5_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage6_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage7_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage6_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage7_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage8_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage7_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage8_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage9_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage8_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage9_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage10_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage9_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage10_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage11_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage10_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage11_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage12_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage11_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage12_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage13_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage12_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage13_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage14_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage13_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage14_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage15_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage14_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage15_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage16_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output <= comb_stage15_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left <= comb_stage16_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  chacha20_block_30clk_e6e1d2ce chacha20_block_chacha20_h_l215_c26_6aed (
    .clk(clk),
    .\return_output[state] (chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_x),
    .\state[state] (chacha20_block_chacha20_h_l215_c26_6aed_state)
  );
  chacha20_init_0clk_50a1b8d0 chacha20_init_chacha20_h_l214_c26_4c39 (
    .counter(\inputs[counter] ),
    .key(\inputs[key] ),
    .nonce(\inputs[nonce] ),
    .\return_output[state] (chacha20_block_chacha20_h_l215_c26_6aed_state)
  );
  chacha20_state_to_bytes_0clk_d3fba2d7 chacha20_state_to_bytes_chacha20_h_l218_c38_72ed (
    .\return_output[data] (chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output),
    .\x[state] (chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_x)
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[511:504])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[431:424])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[423:416])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[415:408])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[407:400])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[399:392])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[391:384])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[383:376])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[375:368])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[367:360])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[359:352])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[503:496])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[351:344])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[343:336])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[335:328])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[327:320])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[319:312])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[311:304])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[303:296])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[295:288])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[287:280])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[279:272])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[495:488])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[271:264])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[263:256])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[255:248])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[247:240])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[239:232])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[231:224])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[223:216])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[215:208])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[207:200])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[199:192])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[487:480])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[191:184])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[183:176])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[175:168])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[167:160])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[159:152])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[151:144])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[143:136])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[135:128])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[127:120])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[119:112])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[479:472])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[111:104])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[103:96])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[95:88])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[87:80])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[79:72])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[71:64])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[63:56])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[55:48])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[47:40])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[39:32])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[471:464])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[31:24])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[23:16])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[15:8])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[7:0])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[463:456])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[455:448])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[447:440])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc (
    .left(for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left),
    .return_output(for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[439:432])
  );
  assign chacha20_block_chacha20_h_l215_c26_6aed_return_output = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_x;
  assign chacha20_init_chacha20_h_l214_c26_4c39_counter = \inputs[counter] ;
  assign chacha20_init_chacha20_h_l214_c26_4c39_key = \inputs[key] ;
  assign chacha20_init_chacha20_h_l214_c26_4c39_nonce = \inputs[nonce] ;
  assign chacha20_init_chacha20_h_l214_c26_4c39_return_output = chacha20_block_chacha20_h_l215_c26_6aed_state;
  assign comb_stage0_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = \inputs[axis_in] ;
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [511:504];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [431:424];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [423:416];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [415:408];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [407:400];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [399:392];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [391:384];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [383:376];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [375:368];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [367:360];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [359:352];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [503:496];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [351:344];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [343:336];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [335:328];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [327:320];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [319:312];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [311:304];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [303:296];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [295:288];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [287:280];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [279:272];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [495:488];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [271:264];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [263:256];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [255:248];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [247:240];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [239:232];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [231:224];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [223:216];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [215:208];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [207:200];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [199:192];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [487:480];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [191:184];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [183:176];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [175:168];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [167:160];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [159:152];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [151:144];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [143:136];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [135:128];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [127:120];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [119:112];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [479:472];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [111:104];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [103:96];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [95:88];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [87:80];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [79:72];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [71:64];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [63:56];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [55:48];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [47:40];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [39:32];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [471:464];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [31:24];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [23:16];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [15:8];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [7:0];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [463:456];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [455:448];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [447:440];
  assign comb_stage0_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = \inputs[axis_in] [439:432];
  assign for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[511:504];
  assign for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[431:424];
  assign for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[423:416];
  assign for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[415:408];
  assign for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[407:400];
  assign for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[399:392];
  assign for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[391:384];
  assign for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[383:376];
  assign for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[375:368];
  assign for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[367:360];
  assign for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[359:352];
  assign for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[503:496];
  assign for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[351:344];
  assign for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[343:336];
  assign for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[335:328];
  assign for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[327:320];
  assign for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[319:312];
  assign for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[311:304];
  assign for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[303:296];
  assign for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[295:288];
  assign for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[287:280];
  assign for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[279:272];
  assign for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[495:488];
  assign for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[271:264];
  assign for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[263:256];
  assign for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[255:248];
  assign for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[247:240];
  assign for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[239:232];
  assign for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[231:224];
  assign for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[223:216];
  assign for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[215:208];
  assign for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[207:200];
  assign for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[199:192];
  assign for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[487:480];
  assign for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[191:184];
  assign for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[183:176];
  assign for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[175:168];
  assign for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[167:160];
  assign for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[159:152];
  assign for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[151:144];
  assign for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[143:136];
  assign for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[135:128];
  assign for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[127:120];
  assign for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[119:112];
  assign for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[479:472];
  assign for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[111:104];
  assign for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[103:96];
  assign for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[95:88];
  assign for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[87:80];
  assign for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[79:72];
  assign for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[71:64];
  assign for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[63:56];
  assign for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[55:48];
  assign for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[47:40];
  assign for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[39:32];
  assign for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[471:464];
  assign for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[31:24];
  assign for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[23:16];
  assign for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[15:8];
  assign for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[7:0];
  assign for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[463:456];
  assign for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[455:448];
  assign for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[447:440];
  assign for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_right = chacha20_state_to_bytes_chacha20_h_l218_c38_72ed_return_output[439:432];
  assign reg_stage0_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage1_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage0_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage1_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage11_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage10_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage11_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage12_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage11_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage12_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage13_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage12_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage13_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage14_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage13_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage14_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage15_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage14_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage15_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage16_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage15_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage16_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage17_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage16_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage17_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage18_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage17_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage18_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage19_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage18_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage19_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage20_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage19_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage20_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage2_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage1_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage2_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage21_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage20_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage21_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage22_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage21_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage22_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage23_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage22_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage23_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage24_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage23_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage24_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage25_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage24_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage25_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage26_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage25_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage26_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage27_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage26_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage27_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage28_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage27_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage28_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage29_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage28_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage29_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage29_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage3_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage2_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage3_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage4_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage3_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage4_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage5_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage4_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage5_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage6_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage5_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage6_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage7_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage6_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage7_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage8_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage7_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage8_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage9_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage8_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage9_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output = comb_stage10_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign reg_stage9_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left = comb_stage10_for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_left;
  assign \return_output[tdata]  = { for_chacha20_h_l224_c3_5f02_iter_0_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_1_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_2_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_3_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_4_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_5_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_6_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_7_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_8_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_9_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_10_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_11_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_12_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_13_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_14_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_15_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_16_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_17_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_18_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_19_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_20_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_21_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_22_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_23_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_24_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_25_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_26_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_27_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_28_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_29_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_30_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_31_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_32_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_33_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_34_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_35_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_36_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_37_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_38_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_39_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_40_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_41_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_42_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_43_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_44_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_45_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_46_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_47_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_48_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_49_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_50_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_51_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_52_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_53_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_54_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_55_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_56_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_57_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_58_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_59_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_60_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_61_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_62_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output, for_chacha20_h_l224_c3_5f02_iter_63_bin_op_xor_chacha20_h_l226_c19_f0bc_return_output };
  assign \return_output[tkeep]  = reg_stage29_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output[575:512];
  assign \return_output[tlast]  = reg_stage29_const_ref_rd_axis512_t_chacha20_encrypt_loop_body_in_t_axis_in_d41d_chacha20_h_l229_c24_fee9_return_output[576];
endmodule

module chacha20_encrypt_output_side_0clk_c26c3aac(clk, clock_enable, \global_to_module[chacha20_encrypt_pipeline_out] , \global_to_module[chacha20_encrypt_poly_key_ready] , \global_to_module[chacha20_encrypt_axis_out_ready] , \module_to_global[chacha20_encrypt_poly_key] , \module_to_global[chacha20_encrypt_pipeline_out_ready] , \module_to_global[chacha20_encrypt_axis_out] );
  wire _0_;
  wire [577:0] axis512_to_axis128_chacha20_encrypt_c_l130_c39_e4fc_axis_in;
  wire axis512_to_axis128_chacha20_encrypt_c_l130_c39_e4fc_axis_out_ready;
  wire axis512_to_axis128_chacha20_encrypt_c_l130_c39_e4fc_clock_enable;
  wire [146:0] axis512_to_axis128_chacha20_encrypt_c_l130_c39_e4fc_return_output;
  wire bin_op_and_chacha20_encrypt_c_l114_c8_f3a4_left;
  wire bin_op_and_chacha20_encrypt_c_l114_c8_f3a4_return_output;
  wire bin_op_and_chacha20_encrypt_c_l114_c8_f3a4_right;
  wire bin_op_and_chacha20_encrypt_c_l121_c8_5495_left;
  wire bin_op_and_chacha20_encrypt_c_l121_c8_5495_return_output;
  wire bin_op_and_chacha20_encrypt_c_l121_c8_5495_right;
  reg bin_op_eq_chacha20_encrypt_c_l104_c6_d73b_left = 1'h0;
  wire bin_op_eq_chacha20_encrypt_c_l104_c6_d73b_return_output;
  wire bin_op_eq_chacha20_encrypt_c_l104_c6_d73b_right;
  wire block_to_out_axis_in_mux_chacha20_encrypt_c_l104_c3_f38a_cond;
  wire [577:0] block_to_out_axis_in_mux_chacha20_encrypt_c_l104_c3_f38a_iffalse;
  wire [577:0] block_to_out_axis_in_mux_chacha20_encrypt_c_l104_c3_f38a_iftrue;
  wire [577:0] block_to_out_axis_in_mux_chacha20_encrypt_c_l104_c3_f38a_return_output;
  wire chacha20_encrypt_pipeline_out_ready_mux_chacha20_encrypt_c_l104_c3_f38a_cond;
  wire chacha20_encrypt_pipeline_out_ready_mux_chacha20_encrypt_c_l104_c3_f38a_iffalse;
  wire chacha20_encrypt_pipeline_out_ready_mux_chacha20_encrypt_c_l104_c3_f38a_iftrue;
  wire chacha20_encrypt_pipeline_out_ready_mux_chacha20_encrypt_c_l104_c3_f38a_return_output;
  reg [256:0] chacha20_encrypt_poly_key = 257'h00000000000000000000000000000000000000000000000000000000000000000;
  wire chacha20_encrypt_poly_key_mux_chacha20_encrypt_c_l104_c3_f38a_cond;
  wire [256:0] chacha20_encrypt_poly_key_mux_chacha20_encrypt_c_l104_c3_f38a_iffalse;
  wire [256:0] chacha20_encrypt_poly_key_mux_chacha20_encrypt_c_l104_c3_f38a_iftrue;
  wire [256:0] chacha20_encrypt_poly_key_mux_chacha20_encrypt_c_l104_c3_f38a_return_output;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire feedback_vars;
  input \global_to_module[chacha20_encrypt_axis_out_ready] ;
  wire \global_to_module[chacha20_encrypt_axis_out_ready] ;
  input [577:0] \global_to_module[chacha20_encrypt_pipeline_out] ;
  wire [577:0] \global_to_module[chacha20_encrypt_pipeline_out] ;
  input \global_to_module[chacha20_encrypt_poly_key_ready] ;
  wire \global_to_module[chacha20_encrypt_poly_key_ready] ;
  output [145:0] \module_to_global[chacha20_encrypt_axis_out] ;
  wire [145:0] \module_to_global[chacha20_encrypt_axis_out] ;
  output \module_to_global[chacha20_encrypt_pipeline_out_ready] ;
  wire \module_to_global[chacha20_encrypt_pipeline_out_ready] ;
  output [256:0] \module_to_global[chacha20_encrypt_poly_key] ;
  wire [256:0] \module_to_global[chacha20_encrypt_poly_key] ;
  wire output_side_state;
  wire output_side_state_mux_chacha20_encrypt_c_l104_c3_f38a_cond;
  wire output_side_state_mux_chacha20_encrypt_c_l104_c3_f38a_iffalse;
  wire output_side_state_mux_chacha20_encrypt_c_l104_c3_f38a_iftrue;
  wire output_side_state_mux_chacha20_encrypt_c_l104_c3_f38a_return_output;
  wire output_side_state_mux_chacha20_encrypt_c_l114_c5_2145_cond;
  wire output_side_state_mux_chacha20_encrypt_c_l114_c5_2145_iffalse;
  wire output_side_state_mux_chacha20_encrypt_c_l114_c5_2145_iftrue;
  wire output_side_state_mux_chacha20_encrypt_c_l114_c5_2145_return_output;
  wire output_side_state_mux_chacha20_encrypt_c_l121_c5_d564_cond;
  wire output_side_state_mux_chacha20_encrypt_c_l121_c5_d564_iffalse;
  wire output_side_state_mux_chacha20_encrypt_c_l121_c5_d564_iftrue;
  wire output_side_state_mux_chacha20_encrypt_c_l121_c5_d564_return_output;
  wire output_side_state_mux_chacha20_encrypt_c_l123_c7_6d14_cond;
  wire output_side_state_mux_chacha20_encrypt_c_l123_c7_6d14_iffalse;
  wire output_side_state_mux_chacha20_encrypt_c_l123_c7_6d14_iftrue;
  wire output_side_state_mux_chacha20_encrypt_c_l123_c7_6d14_return_output;
  wire [256:0] reg_comb_chacha20_encrypt_poly_key;
  wire reg_comb_output_side_state;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_chacha20_encrypt_c_l104_c6_d73b_left <= _0_;
  assign \module_to_global[chacha20_encrypt_pipeline_out_ready]  = clock_enable ? chacha20_encrypt_pipeline_out_ready_mux_chacha20_encrypt_c_l104_c3_f38a_return_output : 1'h0;
  assign \module_to_global[chacha20_encrypt_axis_out]  = clock_enable ? axis512_to_axis128_chacha20_encrypt_c_l130_c39_e4fc_return_output[145:0] : 146'h0000000000000000000000000000000000000;
  assign _0_ = clock_enable ? reg_comb_output_side_state : 1'hx;
  assign \module_to_global[chacha20_encrypt_poly_key]  = clock_enable ? reg_comb_chacha20_encrypt_poly_key : chacha20_encrypt_poly_key;
  always @(posedge clk)
    chacha20_encrypt_poly_key <= \module_to_global[chacha20_encrypt_poly_key] ;
  axis512_to_axis128_0clk_79a197f4 axis512_to_axis128_chacha20_encrypt_c_l130_c39_e4fc (
    .\axis_in[data] (axis512_to_axis128_chacha20_encrypt_c_l130_c39_e4fc_axis_in[576:0]),
    .\axis_in[valid] (axis512_to_axis128_chacha20_encrypt_c_l130_c39_e4fc_axis_in[577]),
    .axis_out_ready(\global_to_module[chacha20_encrypt_axis_out_ready] ),
    .clk(clk),
    .clock_enable(clock_enable),
    .\return_output[axis_in_ready] (bin_op_and_chacha20_encrypt_c_l121_c8_5495_right),
    .\return_output[axis_out] (axis512_to_axis128_chacha20_encrypt_c_l130_c39_e4fc_return_output[145:0])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_encrypt_c_l114_c8_f3a4 (
    .left(\global_to_module[chacha20_encrypt_pipeline_out] [577]),
    .return_output(output_side_state_mux_chacha20_encrypt_c_l114_c5_2145_cond),
    .right(\global_to_module[chacha20_encrypt_poly_key_ready] )
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_encrypt_c_l121_c8_5495 (
    .left(\global_to_module[chacha20_encrypt_pipeline_out] [577]),
    .return_output(output_side_state_mux_chacha20_encrypt_c_l121_c5_d564_cond),
    .right(bin_op_and_chacha20_encrypt_c_l121_c8_5495_right)
  );
  bin_op_eq_uint1_t_uint1_t_0clk_de264c78 bin_op_eq_chacha20_encrypt_c_l104_c6_d73b (
    .left(bin_op_eq_chacha20_encrypt_c_l104_c6_d73b_left),
    .return_output(block_to_out_axis_in_mux_chacha20_encrypt_c_l104_c3_f38a_cond),
    .right(1'h0)
  );
  mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78 block_to_out_axis_in_mux_chacha20_encrypt_c_l104_c3_f38a (
    .cond(block_to_out_axis_in_mux_chacha20_encrypt_c_l104_c3_f38a_cond),
    .\iffalse[data] (\global_to_module[chacha20_encrypt_pipeline_out] [576:0]),
    .\iffalse[valid] (\global_to_module[chacha20_encrypt_pipeline_out] [577]),
    .\iftrue[data] (577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iftrue[valid] (1'h0),
    .\return_output[data] (axis512_to_axis128_chacha20_encrypt_c_l130_c39_e4fc_axis_in[576:0]),
    .\return_output[valid] (axis512_to_axis128_chacha20_encrypt_c_l130_c39_e4fc_axis_in[577])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 chacha20_encrypt_pipeline_out_ready_mux_chacha20_encrypt_c_l104_c3_f38a (
    .cond(block_to_out_axis_in_mux_chacha20_encrypt_c_l104_c3_f38a_cond),
    .iffalse(bin_op_and_chacha20_encrypt_c_l121_c8_5495_right),
    .iftrue(\global_to_module[chacha20_encrypt_poly_key_ready] ),
    .return_output(chacha20_encrypt_pipeline_out_ready_mux_chacha20_encrypt_c_l104_c3_f38a_return_output)
  );
  mux_uint1_t_uint256_t_stream_t_uint256_t_stream_t_0clk_de264c78 chacha20_encrypt_poly_key_mux_chacha20_encrypt_c_l104_c3_f38a (
    .cond(block_to_out_axis_in_mux_chacha20_encrypt_c_l104_c3_f38a_cond),
    .\iffalse[data] (chacha20_encrypt_poly_key[255:0]),
    .\iffalse[valid] (chacha20_encrypt_poly_key[256]),
    .\iftrue[data] ({ \global_to_module[chacha20_encrypt_pipeline_out] [263:256], \global_to_module[chacha20_encrypt_pipeline_out] [271:264], \global_to_module[chacha20_encrypt_pipeline_out] [279:272], \global_to_module[chacha20_encrypt_pipeline_out] [287:280], \global_to_module[chacha20_encrypt_pipeline_out] [295:288], \global_to_module[chacha20_encrypt_pipeline_out] [303:296], \global_to_module[chacha20_encrypt_pipeline_out] [311:304], \global_to_module[chacha20_encrypt_pipeline_out] [319:312], \global_to_module[chacha20_encrypt_pipeline_out] [327:320], \global_to_module[chacha20_encrypt_pipeline_out] [335:328], \global_to_module[chacha20_encrypt_pipeline_out] [343:336], \global_to_module[chacha20_encrypt_pipeline_out] [351:344], \global_to_module[chacha20_encrypt_pipeline_out] [359:352], \global_to_module[chacha20_encrypt_pipeline_out] [367:360], \global_to_module[chacha20_encrypt_pipeline_out] [375:368], \global_to_module[chacha20_encrypt_pipeline_out] [383:376], \global_to_module[chacha20_encrypt_pipeline_out] [391:384], \global_to_module[chacha20_encrypt_pipeline_out] [399:392], \global_to_module[chacha20_encrypt_pipeline_out] [407:400], \global_to_module[chacha20_encrypt_pipeline_out] [415:408], \global_to_module[chacha20_encrypt_pipeline_out] [423:416], \global_to_module[chacha20_encrypt_pipeline_out] [431:424], \global_to_module[chacha20_encrypt_pipeline_out] [439:432], \global_to_module[chacha20_encrypt_pipeline_out] [447:440], \global_to_module[chacha20_encrypt_pipeline_out] [455:448], \global_to_module[chacha20_encrypt_pipeline_out] [463:456], \global_to_module[chacha20_encrypt_pipeline_out] [471:464], \global_to_module[chacha20_encrypt_pipeline_out] [479:472], \global_to_module[chacha20_encrypt_pipeline_out] [487:480], \global_to_module[chacha20_encrypt_pipeline_out] [495:488], \global_to_module[chacha20_encrypt_pipeline_out] [503:496], \global_to_module[chacha20_encrypt_pipeline_out] [511:504] }),
    .\iftrue[valid] (\global_to_module[chacha20_encrypt_pipeline_out] [577]),
    .\return_output[data] (reg_comb_chacha20_encrypt_poly_key[255:0]),
    .\return_output[valid] (reg_comb_chacha20_encrypt_poly_key[256])
  );
  mux_uint1_t_chacha20_encrypt_state_t_chacha20_encrypt_state_t_0clk_de264c78 output_side_state_mux_chacha20_encrypt_c_l104_c3_f38a (
    .cond(block_to_out_axis_in_mux_chacha20_encrypt_c_l104_c3_f38a_cond),
    .iffalse(output_side_state_mux_chacha20_encrypt_c_l104_c3_f38a_iffalse),
    .iftrue(output_side_state_mux_chacha20_encrypt_c_l104_c3_f38a_iftrue),
    .return_output(reg_comb_output_side_state)
  );
  mux_uint1_t_chacha20_encrypt_state_t_chacha20_encrypt_state_t_0clk_de264c78 output_side_state_mux_chacha20_encrypt_c_l114_c5_2145 (
    .cond(output_side_state_mux_chacha20_encrypt_c_l114_c5_2145_cond),
    .iffalse(bin_op_eq_chacha20_encrypt_c_l104_c6_d73b_left),
    .iftrue(1'h1),
    .return_output(output_side_state_mux_chacha20_encrypt_c_l104_c3_f38a_iftrue)
  );
  mux_uint1_t_chacha20_encrypt_state_t_chacha20_encrypt_state_t_0clk_de264c78 output_side_state_mux_chacha20_encrypt_c_l121_c5_d564 (
    .cond(output_side_state_mux_chacha20_encrypt_c_l121_c5_d564_cond),
    .iffalse(bin_op_eq_chacha20_encrypt_c_l104_c6_d73b_left),
    .iftrue(output_side_state_mux_chacha20_encrypt_c_l121_c5_d564_iftrue),
    .return_output(output_side_state_mux_chacha20_encrypt_c_l104_c3_f38a_iffalse)
  );
  mux_uint1_t_chacha20_encrypt_state_t_chacha20_encrypt_state_t_0clk_de264c78 output_side_state_mux_chacha20_encrypt_c_l123_c7_6d14 (
    .cond(\global_to_module[chacha20_encrypt_pipeline_out] [576]),
    .iffalse(bin_op_eq_chacha20_encrypt_c_l104_c6_d73b_left),
    .iftrue(1'h0),
    .return_output(output_side_state_mux_chacha20_encrypt_c_l121_c5_d564_iftrue)
  );
  assign axis512_to_axis128_chacha20_encrypt_c_l130_c39_e4fc_axis_out_ready = \global_to_module[chacha20_encrypt_axis_out_ready] ;
  assign axis512_to_axis128_chacha20_encrypt_c_l130_c39_e4fc_clock_enable = clock_enable;
  assign axis512_to_axis128_chacha20_encrypt_c_l130_c39_e4fc_return_output[146] = bin_op_and_chacha20_encrypt_c_l121_c8_5495_right;
  assign bin_op_and_chacha20_encrypt_c_l114_c8_f3a4_left = \global_to_module[chacha20_encrypt_pipeline_out] [577];
  assign bin_op_and_chacha20_encrypt_c_l114_c8_f3a4_return_output = output_side_state_mux_chacha20_encrypt_c_l114_c5_2145_cond;
  assign bin_op_and_chacha20_encrypt_c_l114_c8_f3a4_right = \global_to_module[chacha20_encrypt_poly_key_ready] ;
  assign bin_op_and_chacha20_encrypt_c_l121_c8_5495_left = \global_to_module[chacha20_encrypt_pipeline_out] [577];
  assign bin_op_and_chacha20_encrypt_c_l121_c8_5495_return_output = output_side_state_mux_chacha20_encrypt_c_l121_c5_d564_cond;
  assign bin_op_eq_chacha20_encrypt_c_l104_c6_d73b_return_output = block_to_out_axis_in_mux_chacha20_encrypt_c_l104_c3_f38a_cond;
  assign bin_op_eq_chacha20_encrypt_c_l104_c6_d73b_right = 1'h0;
  assign block_to_out_axis_in_mux_chacha20_encrypt_c_l104_c3_f38a_iffalse = \global_to_module[chacha20_encrypt_pipeline_out] ;
  assign block_to_out_axis_in_mux_chacha20_encrypt_c_l104_c3_f38a_iftrue = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign block_to_out_axis_in_mux_chacha20_encrypt_c_l104_c3_f38a_return_output = axis512_to_axis128_chacha20_encrypt_c_l130_c39_e4fc_axis_in;
  assign chacha20_encrypt_pipeline_out_ready_mux_chacha20_encrypt_c_l104_c3_f38a_cond = block_to_out_axis_in_mux_chacha20_encrypt_c_l104_c3_f38a_cond;
  assign chacha20_encrypt_pipeline_out_ready_mux_chacha20_encrypt_c_l104_c3_f38a_iffalse = bin_op_and_chacha20_encrypt_c_l121_c8_5495_right;
  assign chacha20_encrypt_pipeline_out_ready_mux_chacha20_encrypt_c_l104_c3_f38a_iftrue = \global_to_module[chacha20_encrypt_poly_key_ready] ;
  assign chacha20_encrypt_poly_key_mux_chacha20_encrypt_c_l104_c3_f38a_cond = block_to_out_axis_in_mux_chacha20_encrypt_c_l104_c3_f38a_cond;
  assign chacha20_encrypt_poly_key_mux_chacha20_encrypt_c_l104_c3_f38a_iffalse = chacha20_encrypt_poly_key;
  assign chacha20_encrypt_poly_key_mux_chacha20_encrypt_c_l104_c3_f38a_iftrue = { \global_to_module[chacha20_encrypt_pipeline_out] [577], \global_to_module[chacha20_encrypt_pipeline_out] [263:256], \global_to_module[chacha20_encrypt_pipeline_out] [271:264], \global_to_module[chacha20_encrypt_pipeline_out] [279:272], \global_to_module[chacha20_encrypt_pipeline_out] [287:280], \global_to_module[chacha20_encrypt_pipeline_out] [295:288], \global_to_module[chacha20_encrypt_pipeline_out] [303:296], \global_to_module[chacha20_encrypt_pipeline_out] [311:304], \global_to_module[chacha20_encrypt_pipeline_out] [319:312], \global_to_module[chacha20_encrypt_pipeline_out] [327:320], \global_to_module[chacha20_encrypt_pipeline_out] [335:328], \global_to_module[chacha20_encrypt_pipeline_out] [343:336], \global_to_module[chacha20_encrypt_pipeline_out] [351:344], \global_to_module[chacha20_encrypt_pipeline_out] [359:352], \global_to_module[chacha20_encrypt_pipeline_out] [367:360], \global_to_module[chacha20_encrypt_pipeline_out] [375:368], \global_to_module[chacha20_encrypt_pipeline_out] [383:376], \global_to_module[chacha20_encrypt_pipeline_out] [391:384], \global_to_module[chacha20_encrypt_pipeline_out] [399:392], \global_to_module[chacha20_encrypt_pipeline_out] [407:400], \global_to_module[chacha20_encrypt_pipeline_out] [415:408], \global_to_module[chacha20_encrypt_pipeline_out] [423:416], \global_to_module[chacha20_encrypt_pipeline_out] [431:424], \global_to_module[chacha20_encrypt_pipeline_out] [439:432], \global_to_module[chacha20_encrypt_pipeline_out] [447:440], \global_to_module[chacha20_encrypt_pipeline_out] [455:448], \global_to_module[chacha20_encrypt_pipeline_out] [463:456], \global_to_module[chacha20_encrypt_pipeline_out] [471:464], \global_to_module[chacha20_encrypt_pipeline_out] [479:472], \global_to_module[chacha20_encrypt_pipeline_out] [487:480], \global_to_module[chacha20_encrypt_pipeline_out] [495:488], \global_to_module[chacha20_encrypt_pipeline_out] [503:496], \global_to_module[chacha20_encrypt_pipeline_out] [511:504] };
  assign chacha20_encrypt_poly_key_mux_chacha20_encrypt_c_l104_c3_f38a_return_output = reg_comb_chacha20_encrypt_poly_key;
  assign clk_en_internal = clock_enable;
  assign feedback_vars = bin_op_and_chacha20_encrypt_c_l121_c8_5495_right;
  assign output_side_state = bin_op_eq_chacha20_encrypt_c_l104_c6_d73b_left;
  assign output_side_state_mux_chacha20_encrypt_c_l104_c3_f38a_cond = block_to_out_axis_in_mux_chacha20_encrypt_c_l104_c3_f38a_cond;
  assign output_side_state_mux_chacha20_encrypt_c_l104_c3_f38a_return_output = reg_comb_output_side_state;
  assign output_side_state_mux_chacha20_encrypt_c_l114_c5_2145_iffalse = bin_op_eq_chacha20_encrypt_c_l104_c6_d73b_left;
  assign output_side_state_mux_chacha20_encrypt_c_l114_c5_2145_iftrue = 1'h1;
  assign output_side_state_mux_chacha20_encrypt_c_l114_c5_2145_return_output = output_side_state_mux_chacha20_encrypt_c_l104_c3_f38a_iftrue;
  assign output_side_state_mux_chacha20_encrypt_c_l121_c5_d564_iffalse = bin_op_eq_chacha20_encrypt_c_l104_c6_d73b_left;
  assign output_side_state_mux_chacha20_encrypt_c_l121_c5_d564_return_output = output_side_state_mux_chacha20_encrypt_c_l104_c3_f38a_iffalse;
  assign output_side_state_mux_chacha20_encrypt_c_l123_c7_6d14_cond = \global_to_module[chacha20_encrypt_pipeline_out] [576];
  assign output_side_state_mux_chacha20_encrypt_c_l123_c7_6d14_iffalse = bin_op_eq_chacha20_encrypt_c_l104_c6_d73b_left;
  assign output_side_state_mux_chacha20_encrypt_c_l123_c7_6d14_iftrue = 1'h0;
  assign output_side_state_mux_chacha20_encrypt_c_l123_c7_6d14_return_output = output_side_state_mux_chacha20_encrypt_c_l121_c5_d564_iftrue;
endmodule

module chacha20_encrypt_pipeline_fifo_0clk_b45f1687(clk, clock_enable, ready_for_data_out, \data_in[tdata] , \data_in[tkeep] , \data_in[tlast] , data_in_valid, \return_output[data_out] , \return_output[data_out_valid] , \return_output[data_in_ready] );
  wire _0_;
  wire _1_;
  input clk;
  wire clk;
  input clock_enable;
  wire clock_enable;
  input [511:0] \data_in[tdata] ;
  wire [511:0] \data_in[tdata] ;
  input [63:0] \data_in[tkeep] ;
  wire [63:0] \data_in[tkeep] ;
  input \data_in[tlast] ;
  wire \data_in[tlast] ;
  input data_in_valid;
  wire data_in_valid;
  wire [576:0] din_slv;
  wire [576:0] dout_slv;
  input ready_for_data_out;
  wire ready_for_data_out;
  output \return_output[data_in_ready] ;
  wire \return_output[data_in_ready] ;
  output [576:0] \return_output[data_out] ;
  wire [576:0] \return_output[data_out] ;
  output \return_output[data_out_valid] ;
  wire \return_output[data_out_valid] ;
  assign _0_ = data_in_valid & clock_enable;
  assign _1_ = ready_for_data_out & clock_enable;
  pipelinec_fifo_fwft_577_6 pipelinec_fifo_fwft_inst (
    .clk(clk),
    .data_in({ \data_in[tlast] , \data_in[tkeep] [0], \data_in[tkeep] [1], \data_in[tkeep] [2], \data_in[tkeep] [3], \data_in[tkeep] [4], \data_in[tkeep] [5], \data_in[tkeep] [6], \data_in[tkeep] [7], \data_in[tkeep] [8], \data_in[tkeep] [9], \data_in[tkeep] [10], \data_in[tkeep] [11], \data_in[tkeep] [12], \data_in[tkeep] [13], \data_in[tkeep] [14], \data_in[tkeep] [15], \data_in[tkeep] [16], \data_in[tkeep] [17], \data_in[tkeep] [18], \data_in[tkeep] [19], \data_in[tkeep] [20], \data_in[tkeep] [21], \data_in[tkeep] [22], \data_in[tkeep] [23], \data_in[tkeep] [24], \data_in[tkeep] [25], \data_in[tkeep] [26], \data_in[tkeep] [27], \data_in[tkeep] [28], \data_in[tkeep] [29], \data_in[tkeep] [30], \data_in[tkeep] [31], \data_in[tkeep] [32], \data_in[tkeep] [33], \data_in[tkeep] [34], \data_in[tkeep] [35], \data_in[tkeep] [36], \data_in[tkeep] [37], \data_in[tkeep] [38], \data_in[tkeep] [39], \data_in[tkeep] [40], \data_in[tkeep] [41], \data_in[tkeep] [42], \data_in[tkeep] [43], \data_in[tkeep] [44], \data_in[tkeep] [45], \data_in[tkeep] [46], \data_in[tkeep] [47], \data_in[tkeep] [48], \data_in[tkeep] [49], \data_in[tkeep] [50], \data_in[tkeep] [51], \data_in[tkeep] [52], \data_in[tkeep] [53], \data_in[tkeep] [54], \data_in[tkeep] [55], \data_in[tkeep] [56], \data_in[tkeep] [57], \data_in[tkeep] [58], \data_in[tkeep] [59], \data_in[tkeep] [60], \data_in[tkeep] [61], \data_in[tkeep] [62], \data_in[tkeep] [63], \data_in[tdata] [7:0], \data_in[tdata] [15:8], \data_in[tdata] [23:16], \data_in[tdata] [31:24], \data_in[tdata] [39:32], \data_in[tdata] [47:40], \data_in[tdata] [55:48], \data_in[tdata] [63:56], \data_in[tdata] [71:64], \data_in[tdata] [79:72], \data_in[tdata] [87:80], \data_in[tdata] [95:88], \data_in[tdata] [103:96], \data_in[tdata] [111:104], \data_in[tdata] [119:112], \data_in[tdata] [127:120], \data_in[tdata] [135:128], \data_in[tdata] [143:136], \data_in[tdata] [151:144], \data_in[tdata] [159:152], \data_in[tdata] [167:160], \data_in[tdata] [175:168], \data_in[tdata] [183:176], \data_in[tdata] [191:184], \data_in[tdata] [199:192], \data_in[tdata] [207:200], \data_in[tdata] [215:208], \data_in[tdata] [223:216], \data_in[tdata] [231:224], \data_in[tdata] [239:232], \data_in[tdata] [247:240], \data_in[tdata] [255:248], \data_in[tdata] [263:256], \data_in[tdata] [271:264], \data_in[tdata] [279:272], \data_in[tdata] [287:280], \data_in[tdata] [295:288], \data_in[tdata] [303:296], \data_in[tdata] [311:304], \data_in[tdata] [319:312], \data_in[tdata] [327:320], \data_in[tdata] [335:328], \data_in[tdata] [343:336], \data_in[tdata] [351:344], \data_in[tdata] [359:352], \data_in[tdata] [367:360], \data_in[tdata] [375:368], \data_in[tdata] [383:376], \data_in[tdata] [391:384], \data_in[tdata] [399:392], \data_in[tdata] [407:400], \data_in[tdata] [415:408], \data_in[tdata] [423:416], \data_in[tdata] [431:424], \data_in[tdata] [439:432], \data_in[tdata] [447:440], \data_in[tdata] [455:448], \data_in[tdata] [463:456], \data_in[tdata] [471:464], \data_in[tdata] [479:472], \data_in[tdata] [487:480], \data_in[tdata] [495:488], \data_in[tdata] [503:496], \data_in[tdata] [511:504] }),
    .data_out(dout_slv),
    .ready_in(_1_),
    .ready_out(\return_output[data_in_ready] ),
    .valid_in(_0_),
    .valid_out(\return_output[data_out_valid] )
  );
  assign din_slv = { \data_in[tlast] , \data_in[tkeep] [0], \data_in[tkeep] [1], \data_in[tkeep] [2], \data_in[tkeep] [3], \data_in[tkeep] [4], \data_in[tkeep] [5], \data_in[tkeep] [6], \data_in[tkeep] [7], \data_in[tkeep] [8], \data_in[tkeep] [9], \data_in[tkeep] [10], \data_in[tkeep] [11], \data_in[tkeep] [12], \data_in[tkeep] [13], \data_in[tkeep] [14], \data_in[tkeep] [15], \data_in[tkeep] [16], \data_in[tkeep] [17], \data_in[tkeep] [18], \data_in[tkeep] [19], \data_in[tkeep] [20], \data_in[tkeep] [21], \data_in[tkeep] [22], \data_in[tkeep] [23], \data_in[tkeep] [24], \data_in[tkeep] [25], \data_in[tkeep] [26], \data_in[tkeep] [27], \data_in[tkeep] [28], \data_in[tkeep] [29], \data_in[tkeep] [30], \data_in[tkeep] [31], \data_in[tkeep] [32], \data_in[tkeep] [33], \data_in[tkeep] [34], \data_in[tkeep] [35], \data_in[tkeep] [36], \data_in[tkeep] [37], \data_in[tkeep] [38], \data_in[tkeep] [39], \data_in[tkeep] [40], \data_in[tkeep] [41], \data_in[tkeep] [42], \data_in[tkeep] [43], \data_in[tkeep] [44], \data_in[tkeep] [45], \data_in[tkeep] [46], \data_in[tkeep] [47], \data_in[tkeep] [48], \data_in[tkeep] [49], \data_in[tkeep] [50], \data_in[tkeep] [51], \data_in[tkeep] [52], \data_in[tkeep] [53], \data_in[tkeep] [54], \data_in[tkeep] [55], \data_in[tkeep] [56], \data_in[tkeep] [57], \data_in[tkeep] [58], \data_in[tkeep] [59], \data_in[tkeep] [60], \data_in[tkeep] [61], \data_in[tkeep] [62], \data_in[tkeep] [63], \data_in[tdata] [7:0], \data_in[tdata] [15:8], \data_in[tdata] [23:16], \data_in[tdata] [31:24], \data_in[tdata] [39:32], \data_in[tdata] [47:40], \data_in[tdata] [55:48], \data_in[tdata] [63:56], \data_in[tdata] [71:64], \data_in[tdata] [79:72], \data_in[tdata] [87:80], \data_in[tdata] [95:88], \data_in[tdata] [103:96], \data_in[tdata] [111:104], \data_in[tdata] [119:112], \data_in[tdata] [127:120], \data_in[tdata] [135:128], \data_in[tdata] [143:136], \data_in[tdata] [151:144], \data_in[tdata] [159:152], \data_in[tdata] [167:160], \data_in[tdata] [175:168], \data_in[tdata] [183:176], \data_in[tdata] [191:184], \data_in[tdata] [199:192], \data_in[tdata] [207:200], \data_in[tdata] [215:208], \data_in[tdata] [223:216], \data_in[tdata] [231:224], \data_in[tdata] [239:232], \data_in[tdata] [247:240], \data_in[tdata] [255:248], \data_in[tdata] [263:256], \data_in[tdata] [271:264], \data_in[tdata] [279:272], \data_in[tdata] [287:280], \data_in[tdata] [295:288], \data_in[tdata] [303:296], \data_in[tdata] [311:304], \data_in[tdata] [319:312], \data_in[tdata] [327:320], \data_in[tdata] [335:328], \data_in[tdata] [343:336], \data_in[tdata] [351:344], \data_in[tdata] [359:352], \data_in[tdata] [367:360], \data_in[tdata] [375:368], \data_in[tdata] [383:376], \data_in[tdata] [391:384], \data_in[tdata] [399:392], \data_in[tdata] [407:400], \data_in[tdata] [415:408], \data_in[tdata] [423:416], \data_in[tdata] [431:424], \data_in[tdata] [439:432], \data_in[tdata] [447:440], \data_in[tdata] [455:448], \data_in[tdata] [463:456], \data_in[tdata] [471:464], \data_in[tdata] [479:472], \data_in[tdata] [487:480], \data_in[tdata] [495:488], \data_in[tdata] [503:496], \data_in[tdata] [511:504] };
  assign \return_output[data_out]  = { dout_slv[576], dout_slv[512], dout_slv[513], dout_slv[514], dout_slv[515], dout_slv[516], dout_slv[517], dout_slv[518], dout_slv[519], dout_slv[520], dout_slv[521], dout_slv[522], dout_slv[523], dout_slv[524], dout_slv[525], dout_slv[526], dout_slv[527], dout_slv[528], dout_slv[529], dout_slv[530], dout_slv[531], dout_slv[532], dout_slv[533], dout_slv[534], dout_slv[535], dout_slv[536], dout_slv[537], dout_slv[538], dout_slv[539], dout_slv[540], dout_slv[541], dout_slv[542], dout_slv[543], dout_slv[544], dout_slv[545], dout_slv[546], dout_slv[547], dout_slv[548], dout_slv[549], dout_slv[550], dout_slv[551], dout_slv[552], dout_slv[553], dout_slv[554], dout_slv[555], dout_slv[556], dout_slv[557], dout_slv[558], dout_slv[559], dout_slv[560], dout_slv[561], dout_slv[562], dout_slv[563], dout_slv[564], dout_slv[565], dout_slv[566], dout_slv[567], dout_slv[568], dout_slv[569], dout_slv[570], dout_slv[571], dout_slv[572], dout_slv[573], dout_slv[574], dout_slv[575], dout_slv[7:0], dout_slv[15:8], dout_slv[23:16], dout_slv[31:24], dout_slv[39:32], dout_slv[47:40], dout_slv[55:48], dout_slv[63:56], dout_slv[71:64], dout_slv[79:72], dout_slv[87:80], dout_slv[95:88], dout_slv[103:96], dout_slv[111:104], dout_slv[119:112], dout_slv[127:120], dout_slv[135:128], dout_slv[143:136], dout_slv[151:144], dout_slv[159:152], dout_slv[167:160], dout_slv[175:168], dout_slv[183:176], dout_slv[191:184], dout_slv[199:192], dout_slv[207:200], dout_slv[215:208], dout_slv[223:216], dout_slv[231:224], dout_slv[239:232], dout_slv[247:240], dout_slv[255:248], dout_slv[263:256], dout_slv[271:264], dout_slv[279:272], dout_slv[287:280], dout_slv[295:288], dout_slv[303:296], dout_slv[311:304], dout_slv[319:312], dout_slv[327:320], dout_slv[335:328], dout_slv[343:336], dout_slv[351:344], dout_slv[359:352], dout_slv[367:360], dout_slv[375:368], dout_slv[383:376], dout_slv[391:384], dout_slv[399:392], dout_slv[407:400], dout_slv[415:408], dout_slv[423:416], dout_slv[431:424], dout_slv[439:432], dout_slv[447:440], dout_slv[455:448], dout_slv[463:456], dout_slv[471:464], dout_slv[479:472], dout_slv[487:480], dout_slv[495:488], dout_slv[503:496], dout_slv[511:504] };
endmodule

module chacha20_encrypt_pipeline_handshake_0clk_61d00b9b(clk, clock_enable, \global_to_module[chacha20_encrypt_pipeline_in] , \global_to_module[chacha20_encrypt_pipeline_no_handshake_out_valid] , \global_to_module[chacha20_encrypt_pipeline_no_handshake_out] , \global_to_module[chacha20_encrypt_pipeline_out_ready] , \module_to_global[chacha20_encrypt_pipeline_in_ready] , \module_to_global[chacha20_encrypt_pipeline_no_handshake_in_valid] , \module_to_global[chacha20_encrypt_pipeline_no_handshake_in] , \module_to_global[chacha20_encrypt_pipeline_out] );
  wire [15:0] _0_;
  wire bin_op_and_chacha20_encrypt_c_l24_c855_dcc2_left;
  wire bin_op_and_chacha20_encrypt_c_l24_c855_dcc2_return_output;
  wire bin_op_and_chacha20_encrypt_c_l24_c855_dcc2_right;
  wire bin_op_and_uint1_t_uint1_t_chacha20_encrypt_c_l24_duplicate_c957_left;
  wire bin_op_and_uint1_t_uint1_t_chacha20_encrypt_c_l24_duplicate_c957_return_output;
  wire bin_op_and_uint1_t_uint1_t_chacha20_encrypt_c_l24_duplicate_c957_right;
  reg [15:0] bin_op_lt_chacha20_encrypt_c_l24_c111_c7f9_left = 16'h0000;
  wire bin_op_lt_chacha20_encrypt_c_l24_c111_c7f9_return_output;
  wire [6:0] bin_op_lt_chacha20_encrypt_c_l24_c111_c7f9_right;
  wire [15:0] bin_op_minus_chacha20_encrypt_c_l24_c931_044e_left;
  wire [15:0] bin_op_minus_chacha20_encrypt_c_l24_c931_044e_return_output;
  wire bin_op_minus_chacha20_encrypt_c_l24_c931_044e_right;
  wire [15:0] bin_op_plus_chacha20_encrypt_c_l24_c833_edc9_left;
  (* unused_bits = "16" *)
  wire [16:0] bin_op_plus_chacha20_encrypt_c_l24_c833_edc9_return_output;
  wire bin_op_plus_chacha20_encrypt_c_l24_c833_edc9_right;
  wire chacha20_encrypt_pipeline_fifo_chacha20_encrypt_c_l24_c571_8e45_clock_enable;
  wire [576:0] chacha20_encrypt_pipeline_fifo_chacha20_encrypt_c_l24_c571_8e45_data_in;
  wire chacha20_encrypt_pipeline_fifo_chacha20_encrypt_c_l24_c571_8e45_data_in_valid;
  wire chacha20_encrypt_pipeline_fifo_chacha20_encrypt_c_l24_c571_8e45_ready_for_data_out;
  (* unused_bits = "578" *)
  wire [578:0] chacha20_encrypt_pipeline_fifo_chacha20_encrypt_c_l24_c571_8e45_return_output;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire [15:0] fifo_count;
  wire fifo_count_mux_chacha20_encrypt_c_l24_c756_cfa7_cond;
  wire [15:0] fifo_count_mux_chacha20_encrypt_c_l24_c756_cfa7_iffalse;
  wire [15:0] fifo_count_mux_chacha20_encrypt_c_l24_c756_cfa7_iftrue;
  wire [15:0] fifo_count_mux_chacha20_encrypt_c_l24_c756_cfa7_return_output;
  wire fifo_count_mux_chacha20_encrypt_c_l24_c852_55cb_cond;
  wire [15:0] fifo_count_mux_chacha20_encrypt_c_l24_c852_55cb_iffalse;
  wire [15:0] fifo_count_mux_chacha20_encrypt_c_l24_c852_55cb_iftrue;
  wire [15:0] fifo_count_mux_chacha20_encrypt_c_l24_c852_55cb_return_output;
  input [961:0] \global_to_module[chacha20_encrypt_pipeline_in] ;
  wire [961:0] \global_to_module[chacha20_encrypt_pipeline_in] ;
  input [576:0] \global_to_module[chacha20_encrypt_pipeline_no_handshake_out] ;
  wire [576:0] \global_to_module[chacha20_encrypt_pipeline_no_handshake_out] ;
  input \global_to_module[chacha20_encrypt_pipeline_no_handshake_out_valid] ;
  wire \global_to_module[chacha20_encrypt_pipeline_no_handshake_out_valid] ;
  input \global_to_module[chacha20_encrypt_pipeline_out_ready] ;
  wire \global_to_module[chacha20_encrypt_pipeline_out_ready] ;
  output \module_to_global[chacha20_encrypt_pipeline_in_ready] ;
  wire \module_to_global[chacha20_encrypt_pipeline_in_ready] ;
  output [960:0] \module_to_global[chacha20_encrypt_pipeline_no_handshake_in] ;
  wire [960:0] \module_to_global[chacha20_encrypt_pipeline_no_handshake_in] ;
  output \module_to_global[chacha20_encrypt_pipeline_no_handshake_in_valid] ;
  wire \module_to_global[chacha20_encrypt_pipeline_no_handshake_in_valid] ;
  output [577:0] \module_to_global[chacha20_encrypt_pipeline_out] ;
  wire [577:0] \module_to_global[chacha20_encrypt_pipeline_out] ;
  wire [15:0] reg_comb_fifo_count;
  always @(posedge clk)
    if (clock_enable) bin_op_lt_chacha20_encrypt_c_l24_c111_c7f9_left <= _0_;
  assign \module_to_global[chacha20_encrypt_pipeline_in_ready]  = clock_enable ? bin_op_and_uint1_t_uint1_t_chacha20_encrypt_c_l24_duplicate_c957_right : 1'h0;
  assign \module_to_global[chacha20_encrypt_pipeline_no_handshake_in_valid]  = clock_enable ? bin_op_and_uint1_t_uint1_t_chacha20_encrypt_c_l24_duplicate_c957_return_output : 1'h0;
  assign \module_to_global[chacha20_encrypt_pipeline_no_handshake_in]  = clock_enable ? \global_to_module[chacha20_encrypt_pipeline_in] [960:0] : 961'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global[chacha20_encrypt_pipeline_out]  = clock_enable ? { bin_op_and_chacha20_encrypt_c_l24_c855_dcc2_left, chacha20_encrypt_pipeline_fifo_chacha20_encrypt_c_l24_c571_8e45_return_output[576:0] } : 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign _0_ = clock_enable ? reg_comb_fifo_count : 16'hxxxx;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_encrypt_c_l24_c855_dcc2 (
    .left(bin_op_and_chacha20_encrypt_c_l24_c855_dcc2_left),
    .return_output(fifo_count_mux_chacha20_encrypt_c_l24_c852_55cb_cond),
    .right(\global_to_module[chacha20_encrypt_pipeline_out_ready] )
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_uint1_t_uint1_t_chacha20_encrypt_c_l24_duplicate_c957 (
    .left(\global_to_module[chacha20_encrypt_pipeline_in] [961]),
    .return_output(bin_op_and_uint1_t_uint1_t_chacha20_encrypt_c_l24_duplicate_c957_return_output),
    .right(bin_op_and_uint1_t_uint1_t_chacha20_encrypt_c_l24_duplicate_c957_right)
  );
  bin_op_lt_uint16_t_uint7_t_0clk_5af1a430 bin_op_lt_chacha20_encrypt_c_l24_c111_c7f9 (
    .left(bin_op_lt_chacha20_encrypt_c_l24_c111_c7f9_left),
    .return_output(bin_op_and_uint1_t_uint1_t_chacha20_encrypt_c_l24_duplicate_c957_right),
    .right(7'h40)
  );
  bin_op_minus_uint16_t_uint1_t_0clk_de264c78 bin_op_minus_chacha20_encrypt_c_l24_c931_044e (
    .left(bin_op_minus_chacha20_encrypt_c_l24_c931_044e_left),
    .return_output(fifo_count_mux_chacha20_encrypt_c_l24_c852_55cb_iftrue),
    .right(1'h1)
  );
  bin_op_plus_uint16_t_uint1_t_0clk_de264c78 bin_op_plus_chacha20_encrypt_c_l24_c833_edc9 (
    .left(bin_op_lt_chacha20_encrypt_c_l24_c111_c7f9_left),
    .return_output(bin_op_plus_chacha20_encrypt_c_l24_c833_edc9_return_output),
    .right(1'h1)
  );
  chacha20_encrypt_pipeline_fifo_0clk_b45f1687 chacha20_encrypt_pipeline_fifo_chacha20_encrypt_c_l24_c571_8e45 (
    .clk(clk),
    .clock_enable(clock_enable),
    .\data_in[tdata] (\global_to_module[chacha20_encrypt_pipeline_no_handshake_out] [511:0]),
    .\data_in[tkeep] (\global_to_module[chacha20_encrypt_pipeline_no_handshake_out] [575:512]),
    .\data_in[tlast] (\global_to_module[chacha20_encrypt_pipeline_no_handshake_out] [576]),
    .data_in_valid(\global_to_module[chacha20_encrypt_pipeline_no_handshake_out_valid] ),
    .ready_for_data_out(\global_to_module[chacha20_encrypt_pipeline_out_ready] ),
    .\return_output[data_in_ready] (chacha20_encrypt_pipeline_fifo_chacha20_encrypt_c_l24_c571_8e45_return_output[578]),
    .\return_output[data_out] (chacha20_encrypt_pipeline_fifo_chacha20_encrypt_c_l24_c571_8e45_return_output[576:0]),
    .\return_output[data_out_valid] (bin_op_and_chacha20_encrypt_c_l24_c855_dcc2_left)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 fifo_count_mux_chacha20_encrypt_c_l24_c756_cfa7 (
    .cond(bin_op_and_uint1_t_uint1_t_chacha20_encrypt_c_l24_duplicate_c957_return_output),
    .iffalse(bin_op_lt_chacha20_encrypt_c_l24_c111_c7f9_left),
    .iftrue(bin_op_plus_chacha20_encrypt_c_l24_c833_edc9_return_output[15:0]),
    .return_output(bin_op_minus_chacha20_encrypt_c_l24_c931_044e_left)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 fifo_count_mux_chacha20_encrypt_c_l24_c852_55cb (
    .cond(fifo_count_mux_chacha20_encrypt_c_l24_c852_55cb_cond),
    .iffalse(bin_op_minus_chacha20_encrypt_c_l24_c931_044e_left),
    .iftrue(fifo_count_mux_chacha20_encrypt_c_l24_c852_55cb_iftrue),
    .return_output(reg_comb_fifo_count)
  );
  assign bin_op_and_chacha20_encrypt_c_l24_c855_dcc2_return_output = fifo_count_mux_chacha20_encrypt_c_l24_c852_55cb_cond;
  assign bin_op_and_chacha20_encrypt_c_l24_c855_dcc2_right = \global_to_module[chacha20_encrypt_pipeline_out_ready] ;
  assign bin_op_and_uint1_t_uint1_t_chacha20_encrypt_c_l24_duplicate_c957_left = \global_to_module[chacha20_encrypt_pipeline_in] [961];
  assign bin_op_lt_chacha20_encrypt_c_l24_c111_c7f9_return_output = bin_op_and_uint1_t_uint1_t_chacha20_encrypt_c_l24_duplicate_c957_right;
  assign bin_op_lt_chacha20_encrypt_c_l24_c111_c7f9_right = 7'h40;
  assign bin_op_minus_chacha20_encrypt_c_l24_c931_044e_return_output = fifo_count_mux_chacha20_encrypt_c_l24_c852_55cb_iftrue;
  assign bin_op_minus_chacha20_encrypt_c_l24_c931_044e_right = 1'h1;
  assign bin_op_plus_chacha20_encrypt_c_l24_c833_edc9_left = bin_op_lt_chacha20_encrypt_c_l24_c111_c7f9_left;
  assign bin_op_plus_chacha20_encrypt_c_l24_c833_edc9_right = 1'h1;
  assign chacha20_encrypt_pipeline_fifo_chacha20_encrypt_c_l24_c571_8e45_clock_enable = clock_enable;
  assign chacha20_encrypt_pipeline_fifo_chacha20_encrypt_c_l24_c571_8e45_data_in = \global_to_module[chacha20_encrypt_pipeline_no_handshake_out] ;
  assign chacha20_encrypt_pipeline_fifo_chacha20_encrypt_c_l24_c571_8e45_data_in_valid = \global_to_module[chacha20_encrypt_pipeline_no_handshake_out_valid] ;
  assign chacha20_encrypt_pipeline_fifo_chacha20_encrypt_c_l24_c571_8e45_ready_for_data_out = \global_to_module[chacha20_encrypt_pipeline_out_ready] ;
  assign chacha20_encrypt_pipeline_fifo_chacha20_encrypt_c_l24_c571_8e45_return_output[577] = bin_op_and_chacha20_encrypt_c_l24_c855_dcc2_left;
  assign clk_en_internal = clock_enable;
  assign fifo_count = bin_op_lt_chacha20_encrypt_c_l24_c111_c7f9_left;
  assign fifo_count_mux_chacha20_encrypt_c_l24_c756_cfa7_cond = bin_op_and_uint1_t_uint1_t_chacha20_encrypt_c_l24_duplicate_c957_return_output;
  assign fifo_count_mux_chacha20_encrypt_c_l24_c756_cfa7_iffalse = bin_op_lt_chacha20_encrypt_c_l24_c111_c7f9_left;
  assign fifo_count_mux_chacha20_encrypt_c_l24_c756_cfa7_iftrue = bin_op_plus_chacha20_encrypt_c_l24_c833_edc9_return_output[15:0];
  assign fifo_count_mux_chacha20_encrypt_c_l24_c756_cfa7_return_output = bin_op_minus_chacha20_encrypt_c_l24_c931_044e_left;
  assign fifo_count_mux_chacha20_encrypt_c_l24_c852_55cb_iffalse = bin_op_minus_chacha20_encrypt_c_l24_c931_044e_left;
  assign fifo_count_mux_chacha20_encrypt_c_l24_c852_55cb_return_output = reg_comb_fifo_count;
endmodule

module chacha20_encrypt_pipeline_no_handshake_30clk_37747f67(clk, clock_enable, \global_to_module[chacha20_encrypt_pipeline_no_handshake_in] , \global_to_module[chacha20_encrypt_pipeline_no_handshake_in_valid] , \module_to_global[chacha20_encrypt_pipeline_no_handshake_out] , \module_to_global[chacha20_encrypt_pipeline_no_handshake_out_valid] );
  wire [7:0] _000_;
  wire _001_;
  wire [7:0] _002_;
  wire _003_;
  wire [7:0] _004_;
  wire _005_;
  wire [7:0] _006_;
  wire _007_;
  wire [7:0] _008_;
  wire _009_;
  wire [7:0] _010_;
  wire _011_;
  wire [7:0] _012_;
  wire _013_;
  wire [7:0] _014_;
  wire _015_;
  wire [7:0] _016_;
  wire _017_;
  wire [7:0] _018_;
  wire _019_;
  wire [7:0] _020_;
  wire _021_;
  wire [7:0] _022_;
  wire _023_;
  wire [7:0] _024_;
  wire _025_;
  wire [7:0] _026_;
  wire _027_;
  wire [7:0] _028_;
  wire _029_;
  wire [7:0] _030_;
  wire _031_;
  wire [7:0] _032_;
  wire _033_;
  wire [7:0] _034_;
  wire _035_;
  wire [7:0] _036_;
  wire _037_;
  wire [7:0] _038_;
  wire _039_;
  wire [7:0] _040_;
  wire _041_;
  wire [7:0] _042_;
  wire _043_;
  wire [7:0] _044_;
  wire _045_;
  wire [7:0] _046_;
  wire _047_;
  wire [7:0] _048_;
  wire _049_;
  wire [7:0] _050_;
  wire _051_;
  wire [7:0] _052_;
  wire _053_;
  wire [7:0] _054_;
  wire _055_;
  wire [7:0] _056_;
  wire _057_;
  wire [7:0] _058_;
  wire _059_;
  wire [960:0] chacha20_encrypt_loop_body_chacha20_encrypt_c_l24_c308_d33b_inputs;
  wire [576:0] chacha20_encrypt_loop_body_chacha20_encrypt_c_l24_c308_d33b_return_output;
  wire chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_encrypt_c_l24_c102_89b8_clock_enable;
  wire [960:0] chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_encrypt_c_l24_c102_89b8_data;
  wire [7:0] chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_encrypt_c_l24_c102_89b8_id;
  wire [969:0] chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_encrypt_c_l24_c102_89b8_return_output;
  wire chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_encrypt_c_l24_c102_89b8_valid;
  wire chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [576:0] chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_data;
  reg [7:0] chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  (* unused_bits = "577 578 579 580 581 582 583 584" *)
  wire [585:0] chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_return_output;
  reg chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire comb_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] comb_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire comb_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire comb_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  reg [7:0] comb_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  reg comb_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  input [960:0] \global_to_module[chacha20_encrypt_pipeline_no_handshake_in] ;
  wire [960:0] \global_to_module[chacha20_encrypt_pipeline_no_handshake_in] ;
  input \global_to_module[chacha20_encrypt_pipeline_no_handshake_in_valid] ;
  wire \global_to_module[chacha20_encrypt_pipeline_no_handshake_in_valid] ;
  output [576:0] \module_to_global[chacha20_encrypt_pipeline_no_handshake_out] ;
  wire [576:0] \module_to_global[chacha20_encrypt_pipeline_no_handshake_out] ;
  output \module_to_global[chacha20_encrypt_pipeline_no_handshake_out_valid] ;
  wire \module_to_global[chacha20_encrypt_pipeline_no_handshake_out_valid] ;
  wire reg_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  wire reg_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable;
  wire [7:0] reg_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  wire reg_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  always @(posedge clk)
    if (clock_enable) comb_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _000_;
  always @(posedge clk)
    if (clock_enable) comb_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _001_;
  always @(posedge clk)
    if (clock_enable) comb_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _002_;
  always @(posedge clk)
    if (clock_enable) comb_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _003_;
  always @(posedge clk)
    if (clock_enable) comb_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _004_;
  always @(posedge clk)
    if (clock_enable) comb_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _005_;
  always @(posedge clk)
    if (clock_enable) comb_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _006_;
  always @(posedge clk)
    if (clock_enable) comb_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _007_;
  always @(posedge clk)
    if (clock_enable) comb_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _008_;
  always @(posedge clk)
    if (clock_enable) comb_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _009_;
  always @(posedge clk)
    if (clock_enable) comb_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _010_;
  always @(posedge clk)
    if (clock_enable) comb_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _011_;
  always @(posedge clk)
    if (clock_enable) comb_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _012_;
  always @(posedge clk)
    if (clock_enable) comb_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _013_;
  always @(posedge clk)
    if (clock_enable) comb_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _014_;
  always @(posedge clk)
    if (clock_enable) comb_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _015_;
  always @(posedge clk)
    if (clock_enable) comb_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _016_;
  always @(posedge clk)
    if (clock_enable) comb_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _017_;
  always @(posedge clk)
    if (clock_enable) comb_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _018_;
  always @(posedge clk)
    if (clock_enable) comb_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _019_;
  always @(posedge clk)
    if (clock_enable) comb_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _020_;
  always @(posedge clk)
    if (clock_enable) comb_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _021_;
  always @(posedge clk)
    if (clock_enable) comb_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _022_;
  always @(posedge clk)
    if (clock_enable) comb_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _023_;
  always @(posedge clk)
    if (clock_enable) comb_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _024_;
  always @(posedge clk)
    if (clock_enable) comb_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _025_;
  always @(posedge clk)
    if (clock_enable) comb_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _026_;
  always @(posedge clk)
    if (clock_enable) comb_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _027_;
  always @(posedge clk)
    if (clock_enable) comb_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _028_;
  always @(posedge clk)
    if (clock_enable) comb_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _029_;
  always @(posedge clk)
    if (clock_enable) comb_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _030_;
  always @(posedge clk)
    if (clock_enable) comb_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _031_;
  always @(posedge clk)
    if (clock_enable) comb_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _032_;
  always @(posedge clk)
    if (clock_enable) comb_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _033_;
  always @(posedge clk)
    if (clock_enable) comb_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _034_;
  always @(posedge clk)
    if (clock_enable) comb_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _035_;
  always @(posedge clk)
    if (clock_enable) comb_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _036_;
  always @(posedge clk)
    if (clock_enable) comb_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _037_;
  always @(posedge clk)
    if (clock_enable) comb_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _038_;
  always @(posedge clk)
    if (clock_enable) comb_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _039_;
  always @(posedge clk)
    if (clock_enable) comb_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _040_;
  always @(posedge clk)
    if (clock_enable) comb_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _041_;
  always @(posedge clk)
    if (clock_enable) comb_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _042_;
  always @(posedge clk)
    if (clock_enable) comb_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _043_;
  always @(posedge clk)
    if (clock_enable) comb_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _044_;
  always @(posedge clk)
    if (clock_enable) comb_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _045_;
  always @(posedge clk)
    if (clock_enable) comb_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _046_;
  always @(posedge clk)
    if (clock_enable) comb_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _047_;
  always @(posedge clk)
    if (clock_enable) comb_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _048_;
  always @(posedge clk)
    if (clock_enable) comb_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _049_;
  always @(posedge clk)
    if (clock_enable) comb_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _050_;
  always @(posedge clk)
    if (clock_enable) comb_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _051_;
  always @(posedge clk)
    if (clock_enable) comb_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _052_;
  always @(posedge clk)
    if (clock_enable) comb_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _053_;
  always @(posedge clk)
    if (clock_enable) comb_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _054_;
  always @(posedge clk)
    if (clock_enable) comb_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _055_;
  always @(posedge clk)
    if (clock_enable) comb_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _056_;
  always @(posedge clk)
    if (clock_enable) comb_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _057_;
  always @(posedge clk)
    if (clock_enable) chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id <= _058_;
  always @(posedge clk)
    if (clock_enable) chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid <= _059_;
  assign \module_to_global[chacha20_encrypt_pipeline_no_handshake_out]  = clock_enable ? chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_return_output[576:0] : 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global[chacha20_encrypt_pipeline_no_handshake_out_valid]  = clock_enable ? chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_return_output[585] : 1'h0;
  assign _000_ = clock_enable ? comb_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _001_ = clock_enable ? comb_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _002_ = clock_enable ? comb_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _003_ = clock_enable ? comb_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _004_ = clock_enable ? comb_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _005_ = clock_enable ? comb_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _006_ = clock_enable ? comb_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _007_ = clock_enable ? comb_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _008_ = clock_enable ? comb_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _009_ = clock_enable ? comb_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _010_ = clock_enable ? comb_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _011_ = clock_enable ? comb_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _012_ = clock_enable ? comb_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _013_ = clock_enable ? comb_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _014_ = clock_enable ? comb_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _015_ = clock_enable ? comb_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _016_ = clock_enable ? comb_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _017_ = clock_enable ? comb_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _018_ = clock_enable ? comb_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _019_ = clock_enable ? comb_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _020_ = clock_enable ? comb_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _021_ = clock_enable ? comb_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _022_ = clock_enable ? comb_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _023_ = clock_enable ? comb_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _024_ = clock_enable ? comb_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _025_ = clock_enable ? comb_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _026_ = clock_enable ? comb_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _027_ = clock_enable ? comb_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _028_ = clock_enable ? comb_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _029_ = clock_enable ? comb_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _030_ = clock_enable ? comb_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _031_ = clock_enable ? comb_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _032_ = clock_enable ? comb_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _033_ = clock_enable ? comb_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _034_ = clock_enable ? comb_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _035_ = clock_enable ? comb_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _036_ = clock_enable ? comb_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _037_ = clock_enable ? comb_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _038_ = clock_enable ? comb_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _039_ = clock_enable ? comb_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _040_ = clock_enable ? comb_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _041_ = clock_enable ? comb_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _042_ = clock_enable ? comb_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _043_ = clock_enable ? comb_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _044_ = clock_enable ? comb_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _045_ = clock_enable ? comb_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _046_ = clock_enable ? comb_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _047_ = clock_enable ? comb_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _048_ = clock_enable ? comb_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _049_ = clock_enable ? comb_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _050_ = clock_enable ? comb_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _051_ = clock_enable ? comb_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _052_ = clock_enable ? comb_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _053_ = clock_enable ? comb_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _054_ = clock_enable ? comb_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _055_ = clock_enable ? comb_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _056_ = clock_enable ? comb_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _057_ = clock_enable ? comb_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  assign _058_ = clock_enable ? comb_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id : 8'hxx;
  assign _059_ = clock_enable ? comb_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid : 1'hx;
  chacha20_encrypt_loop_body_30clk_d9fa0f4d chacha20_encrypt_loop_body_chacha20_encrypt_c_l24_c308_d33b (
    .clk(clk),
    .\inputs[axis_in] (chacha20_encrypt_loop_body_chacha20_encrypt_c_l24_c308_d33b_inputs[576:0]),
    .\inputs[counter] (chacha20_encrypt_loop_body_chacha20_encrypt_c_l24_c308_d33b_inputs[960:929]),
    .\inputs[key] (chacha20_encrypt_loop_body_chacha20_encrypt_c_l24_c308_d33b_inputs[832:577]),
    .\inputs[nonce] (chacha20_encrypt_loop_body_chacha20_encrypt_c_l24_c308_d33b_inputs[928:833]),
    .\return_output[tdata] (chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_data[511:0]),
    .\return_output[tkeep] (chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_data[575:512]),
    .\return_output[tlast] (chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_data[576])
  );
  chacha20_encrypt_pipeline_no_handshake_in_reg_func_0clk_b45f1687 chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_encrypt_c_l24_c102_89b8 (
    .clk(clk),
    .clock_enable(clock_enable),
    .\data[axis_in] (\global_to_module[chacha20_encrypt_pipeline_no_handshake_in] [576:0]),
    .\data[counter] (\global_to_module[chacha20_encrypt_pipeline_no_handshake_in] [960:929]),
    .\data[key] (\global_to_module[chacha20_encrypt_pipeline_no_handshake_in] [832:577]),
    .\data[nonce] (\global_to_module[chacha20_encrypt_pipeline_no_handshake_in] [928:833]),
    .id(8'h00),
    .\return_output[data] (chacha20_encrypt_loop_body_chacha20_encrypt_c_l24_c308_d33b_inputs),
    .\return_output[id] (comb_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id),
    .\return_output[valid] (comb_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid),
    .valid(\global_to_module[chacha20_encrypt_pipeline_no_handshake_in_valid] )
  );
  chacha20_encrypt_pipeline_no_handshake_out_reg_func_0clk_b45f1687 chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605 (
    .clk(clk),
    .clock_enable(1'h1),
    .\data[tdata] (chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_data[511:0]),
    .\data[tkeep] (chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_data[575:512]),
    .\data[tlast] (chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_data[576]),
    .id(chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id),
    .\return_output[data] (chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_return_output[576:0]),
    .\return_output[id] (chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_return_output[584:577]),
    .\return_output[valid] (chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_return_output[585]),
    .valid(chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid)
  );
  assign chacha20_encrypt_loop_body_chacha20_encrypt_c_l24_c308_d33b_return_output = chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_data;
  assign chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_encrypt_c_l24_c102_89b8_clock_enable = clock_enable;
  assign chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_encrypt_c_l24_c102_89b8_data = \global_to_module[chacha20_encrypt_pipeline_no_handshake_in] ;
  assign chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_encrypt_c_l24_c102_89b8_id = 8'h00;
  assign chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_encrypt_c_l24_c102_89b8_return_output = { comb_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid, comb_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id, chacha20_encrypt_loop_body_chacha20_encrypt_c_l24_c308_d33b_inputs };
  assign chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_encrypt_c_l24_c102_89b8_valid = \global_to_module[chacha20_encrypt_pipeline_no_handshake_in_valid] ;
  assign chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign clk_en_internal = clock_enable;
  assign comb_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = clock_enable;
  assign comb_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign comb_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
  assign reg_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_clock_enable = 1'h1;
  assign reg_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id = comb_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_id;
  assign reg_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid = comb_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_encrypt_c_l24_c397_2605_valid;
endmodule

module chacha20_encrypt_pipeline_no_handshake_in_reg_func_0clk_b45f1687(clk, clock_enable, \data[axis_in] , \data[key] , \data[nonce] , \data[counter] , id, valid, \return_output[data] , \return_output[id] , \return_output[valid] );
  wire [969:0] _0_;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [576:0] \data[axis_in] ;
  wire [576:0] \data[axis_in] ;
  input [31:0] \data[counter] ;
  wire [31:0] \data[counter] ;
  input [255:0] \data[key] ;
  wire [255:0] \data[key] ;
  input [95:0] \data[nonce] ;
  wire [95:0] \data[nonce] ;
  input [7:0] id;
  wire [7:0] id;
  wire [969:0] reg_comb_the_reg;
  output [960:0] \return_output[data] ;
  wire [960:0] \return_output[data] ;
  output [7:0] \return_output[id] ;
  wire [7:0] \return_output[id] ;
  output \return_output[valid] ;
  wire \return_output[valid] ;
  reg [969:0] the_reg = 970'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  input valid;
  wire valid;
  always @(posedge clk)
    if (clock_enable) the_reg <= _0_;
  assign _0_ = clock_enable ? { valid, id, \data[counter] , \data[nonce] , \data[key] , \data[axis_in]  } : 970'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign clk_en_internal = clock_enable;
  assign reg_comb_the_reg = { valid, id, \data[counter] , \data[nonce] , \data[key] , \data[axis_in]  };
  assign \return_output[data]  = the_reg[960:0];
  assign \return_output[id]  = the_reg[968:961];
  assign \return_output[valid]  = the_reg[969];
endmodule

module chacha20_encrypt_pipeline_no_handshake_out_reg_func_0clk_b45f1687(clk, clock_enable, \data[tdata] , \data[tkeep] , \data[tlast] , id, valid, \return_output[data] , \return_output[id] , \return_output[valid] );
  wire [585:0] _0_;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [511:0] \data[tdata] ;
  wire [511:0] \data[tdata] ;
  input [63:0] \data[tkeep] ;
  wire [63:0] \data[tkeep] ;
  input \data[tlast] ;
  wire \data[tlast] ;
  input [7:0] id;
  wire [7:0] id;
  wire [585:0] reg_comb_the_reg;
  output [576:0] \return_output[data] ;
  wire [576:0] \return_output[data] ;
  output [7:0] \return_output[id] ;
  wire [7:0] \return_output[id] ;
  output \return_output[valid] ;
  wire \return_output[valid] ;
  reg [585:0] the_reg = 586'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  input valid;
  wire valid;
  always @(posedge clk)
    if (clock_enable) the_reg <= _0_;
  assign _0_ = clock_enable ? { valid, id, \data[tlast] , \data[tkeep] , \data[tdata]  } : 586'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign clk_en_internal = clock_enable;
  assign reg_comb_the_reg = { valid, id, \data[tlast] , \data[tkeep] , \data[tdata]  };
  assign \return_output[data]  = the_reg[576:0];
  assign \return_output[id]  = the_reg[584:577];
  assign \return_output[valid]  = the_reg[585];
endmodule

module chacha20_init_0clk_50a1b8d0(key, nonce, counter, \return_output[state] );
  input [31:0] counter;
  wire [31:0] counter;
  input [255:0] key;
  wire [255:0] key;
  input [95:0] nonce;
  wire [95:0] nonce;
  output [511:0] \return_output[state] ;
  wire [511:0] \return_output[state] ;
  assign \return_output[state]  = { 128'h617078653320646e79622d326b206574, key[231:224], key[239:232], key[247:240], key[255:248], key[199:192], key[207:200], key[215:208], key[223:216], key[167:160], key[175:168], key[183:176], key[191:184], key[135:128], key[143:136], key[151:144], key[159:152], key[103:96], key[111:104], key[119:112], key[127:120], key[71:64], key[79:72], key[87:80], key[95:88], key[39:32], key[47:40], key[55:48], key[63:56], key[7:0], key[15:8], key[23:16], key[31:24], counter, nonce[71:64], nonce[79:72], nonce[87:80], nonce[95:88], nonce[39:32], nonce[47:40], nonce[55:48], nonce[63:56], nonce[7:0], nonce[15:8], nonce[23:16], nonce[31:24] };
endmodule

module chacha20_state_to_bytes_0clk_d3fba2d7(\x[state] , \return_output[data] );
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x;
  output [511:0] \return_output[data] ;
  wire [511:0] \return_output[data] ;
  input [511:0] \x[state] ;
  wire [511:0] \x[state] ;
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614 (
    .\return_output[data] (for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output),
    .x(\x[state] [511:480])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614 (
    .\return_output[data] (for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output),
    .x(\x[state] [191:160])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614 (
    .\return_output[data] (for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output),
    .x(\x[state] [159:128])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614 (
    .\return_output[data] (for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output),
    .x(\x[state] [127:96])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614 (
    .\return_output[data] (for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output),
    .x(\x[state] [95:64])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614 (
    .\return_output[data] (for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output),
    .x(\x[state] [63:32])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614 (
    .\return_output[data] (for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output),
    .x(\x[state] [31:0])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614 (
    .\return_output[data] (for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output),
    .x(\x[state] [479:448])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614 (
    .\return_output[data] (for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output),
    .x(\x[state] [447:416])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614 (
    .\return_output[data] (for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output),
    .x(\x[state] [415:384])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614 (
    .\return_output[data] (for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output),
    .x(\x[state] [383:352])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614 (
    .\return_output[data] (for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output),
    .x(\x[state] [351:320])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614 (
    .\return_output[data] (for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output),
    .x(\x[state] [319:288])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614 (
    .\return_output[data] (for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output),
    .x(\x[state] [287:256])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614 (
    .\return_output[data] (for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output),
    .x(\x[state] [255:224])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614 (
    .\return_output[data] (for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output),
    .x(\x[state] [223:192])
  );
  assign for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x = \x[state] [511:480];
  assign for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x = \x[state] [191:160];
  assign for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x = \x[state] [159:128];
  assign for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x = \x[state] [127:96];
  assign for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x = \x[state] [95:64];
  assign for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x = \x[state] [63:32];
  assign for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x = \x[state] [31:0];
  assign for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x = \x[state] [479:448];
  assign for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x = \x[state] [447:416];
  assign for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x = \x[state] [415:384];
  assign for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x = \x[state] [383:352];
  assign for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x = \x[state] [351:320];
  assign for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x = \x[state] [319:288];
  assign for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x = \x[state] [287:256];
  assign for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x = \x[state] [255:224];
  assign for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_x = \x[state] [223:192];
  assign \return_output[data]  = { for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output, for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output, for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output, for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output, for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output, for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output, for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output, for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output, for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output, for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output, for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output, for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output, for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output, for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output, for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output, for_chacha20_state_bytes_t_h_l16_c1_5d38_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_3614_return_output };
endmodule

module chacha20poly1305_encrypt(clk_80p0, key, nonce, aad, aad_len, s_axis_tdata, s_axis_tkeep, s_axis_tlast, s_axis_tvalid, m_axis_tready, s_axis_tready, m_axis_tdata, m_axis_tkeep, m_axis_tlast, m_axis_tvalid);
  input [255:0] aad;
  wire [255:0] aad;
  input [7:0] aad_len;
  wire [7:0] aad_len;
  input clk_80p0;
  wire clk_80p0;
  wire [8265:0] global_to_module;
  input [255:0] key;
  wire [255:0] key;
  output [127:0] m_axis_tdata;
  wire [127:0] m_axis_tdata;
  output [15:0] m_axis_tkeep;
  wire [15:0] m_axis_tkeep;
  output m_axis_tlast;
  wire m_axis_tlast;
  input m_axis_tready;
  wire m_axis_tready;
  output m_axis_tvalid;
  wire m_axis_tvalid;
  wire [7649:0] module_to_global;
  input [95:0] nonce;
  wire [95:0] nonce;
  input [127:0] s_axis_tdata;
  wire [127:0] s_axis_tdata;
  input [15:0] s_axis_tkeep;
  wire [15:0] s_axis_tkeep;
  input s_axis_tlast;
  wire s_axis_tlast;
  output s_axis_tready;
  wire s_axis_tready;
  input s_axis_tvalid;
  wire s_axis_tvalid;
  append_auth_tag_0clk_08de2a73 append_auth_tag_0clk_08de2a73 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module[append_auth_tag_auth_tag_in] (global_to_module[6672:6544]),
    .\global_to_module[append_auth_tag_axis_in] (global_to_module[6542:6397]),
    .\global_to_module[append_auth_tag_axis_out_ready] (global_to_module[6543]),
    .\module_to_global[append_auth_tag_auth_tag_in_ready] (global_to_module[8118]),
    .\module_to_global[append_auth_tag_axis_in_ready] (global_to_module[7577]),
    .\module_to_global[append_auth_tag_axis_out] (global_to_module[8264:8119])
  );
  chacha20_encrypt_input_side_0clk_2b50ef98 chacha20_encrypt_input_side_0clk_2b50ef98 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module[chacha20_encrypt_axis_in] (global_to_module[3558:3413]),
    .\global_to_module[chacha20_encrypt_key] (global_to_module[3814:3559]),
    .\global_to_module[chacha20_encrypt_nonce] (global_to_module[3910:3815]),
    .\global_to_module[chacha20_encrypt_pipeline_in_ready] (global_to_module[3911]),
    .\module_to_global[chacha20_encrypt_axis_in_ready] (global_to_module[6819]),
    .\module_to_global[chacha20_encrypt_pipeline_in] (global_to_module[2833:1872])
  );
  chacha20_encrypt_output_side_0clk_c26c3aac chacha20_encrypt_output_side_0clk_c26c3aac (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module[chacha20_encrypt_axis_out_ready] (global_to_module[4491]),
    .\global_to_module[chacha20_encrypt_pipeline_out] (global_to_module[4489:3912]),
    .\global_to_module[chacha20_encrypt_poly_key_ready] (global_to_module[4490]),
    .\module_to_global[chacha20_encrypt_axis_out] (global_to_module[7575:7430]),
    .\module_to_global[chacha20_encrypt_pipeline_out_ready] (global_to_module[3412]),
    .\module_to_global[chacha20_encrypt_poly_key] (global_to_module[7428:7172])
  );
  chacha20_encrypt_pipeline_handshake_0clk_61d00b9b chacha20_encrypt_pipeline_handshake_0clk_61d00b9b (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module[chacha20_encrypt_pipeline_in] (global_to_module[2833:1872]),
    .\global_to_module[chacha20_encrypt_pipeline_no_handshake_out] (global_to_module[3411:2835]),
    .\global_to_module[chacha20_encrypt_pipeline_no_handshake_out_valid] (global_to_module[2834]),
    .\global_to_module[chacha20_encrypt_pipeline_out_ready] (global_to_module[3412]),
    .\module_to_global[chacha20_encrypt_pipeline_in_ready] (global_to_module[3911]),
    .\module_to_global[chacha20_encrypt_pipeline_no_handshake_in] (global_to_module[1870:910]),
    .\module_to_global[chacha20_encrypt_pipeline_no_handshake_in_valid] (global_to_module[1871]),
    .\module_to_global[chacha20_encrypt_pipeline_out] (global_to_module[4489:3912])
  );
  chacha20_encrypt_pipeline_no_handshake_30clk_37747f67 chacha20_encrypt_pipeline_no_handshake_30clk_37747f67 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module[chacha20_encrypt_pipeline_no_handshake_in] (global_to_module[1870:910]),
    .\global_to_module[chacha20_encrypt_pipeline_no_handshake_in_valid] (global_to_module[1871]),
    .\module_to_global[chacha20_encrypt_pipeline_no_handshake_out] (global_to_module[3411:2835]),
    .\module_to_global[chacha20_encrypt_pipeline_no_handshake_out_valid] (global_to_module[2834])
  );
  chacha20poly1305_encrypt_io_wires_0clk_c89b169c chacha20poly1305_encrypt_io_wires_0clk_c89b169c (
    .\global_to_module[aad] (aad),
    .\global_to_module[aad_len] (aad_len),
    .\global_to_module[chacha20poly1305_encrypt_axis_in_ready] (global_to_module[146]),
    .\global_to_module[chacha20poly1305_encrypt_axis_out] (global_to_module[908:763]),
    .\global_to_module[key] (key),
    .\global_to_module[m_axis_tready] (m_axis_tready),
    .\global_to_module[nonce] (nonce),
    .\global_to_module[s_axis_tdata] (s_axis_tdata),
    .\global_to_module[s_axis_tkeep] (s_axis_tkeep),
    .\global_to_module[s_axis_tlast] (s_axis_tlast),
    .\global_to_module[s_axis_tvalid] (s_axis_tvalid),
    .\module_to_global[chacha20poly1305_encrypt_aad] (global_to_module[7833:7578]),
    .\module_to_global[chacha20poly1305_encrypt_aad_len] (global_to_module[7841:7834]),
    .\module_to_global[chacha20poly1305_encrypt_axis_in] (global_to_module[6818:6673]),
    .\module_to_global[chacha20poly1305_encrypt_axis_out_ready] (global_to_module[8265]),
    .\module_to_global[chacha20poly1305_encrypt_key] (global_to_module[7075:6820]),
    .\module_to_global[chacha20poly1305_encrypt_nonce] (global_to_module[7171:7076]),
    .\module_to_global[m_axis_tdata] (m_axis_tdata),
    .\module_to_global[m_axis_tkeep] (m_axis_tkeep),
    .\module_to_global[m_axis_tlast] (m_axis_tlast),
    .\module_to_global[m_axis_tvalid] (m_axis_tvalid),
    .\module_to_global[s_axis_tready] (s_axis_tready)
  );
  main_0clk_098d5770 main_0clk_098d5770 (
    .\global_to_module[append_auth_tag_auth_tag_in_ready] (global_to_module[8118]),
    .\global_to_module[append_auth_tag_axis_in_ready] (global_to_module[7577]),
    .\global_to_module[append_auth_tag_axis_out] (global_to_module[8264:8119]),
    .\global_to_module[chacha20_encrypt_axis_in_ready] (global_to_module[6819]),
    .\global_to_module[chacha20_encrypt_axis_out] (global_to_module[7575:7430]),
    .\global_to_module[chacha20_encrypt_poly_key] (global_to_module[7428:7172]),
    .\global_to_module[chacha20poly1305_encrypt_aad] (global_to_module[7833:7578]),
    .\global_to_module[chacha20poly1305_encrypt_aad_len] (global_to_module[7841:7834]),
    .\global_to_module[chacha20poly1305_encrypt_axis_in] (global_to_module[6818:6673]),
    .\global_to_module[chacha20poly1305_encrypt_axis_out_ready] (global_to_module[8265]),
    .\global_to_module[chacha20poly1305_encrypt_key] (global_to_module[7075:6820]),
    .\global_to_module[chacha20poly1305_encrypt_nonce] (global_to_module[7171:7076]),
    .\global_to_module[poly1305_mac_auth_tag] (global_to_module[8117:7989]),
    .\global_to_module[poly1305_mac_data_in_ready] (global_to_module[7988]),
    .\global_to_module[poly1305_mac_key_ready] (global_to_module[7429]),
    .\global_to_module[prep_auth_data_axis_in_ready] (global_to_module[7576]),
    .\global_to_module[prep_auth_data_axis_out] (global_to_module[7987:7842]),
    .\module_to_global[append_auth_tag_auth_tag_in] (global_to_module[6672:6544]),
    .\module_to_global[append_auth_tag_axis_in] (global_to_module[6542:6397]),
    .\module_to_global[append_auth_tag_axis_out_ready] (global_to_module[6543]),
    .\module_to_global[chacha20_encrypt_axis_in] (global_to_module[3558:3413]),
    .\module_to_global[chacha20_encrypt_axis_out_ready] (global_to_module[4491]),
    .\module_to_global[chacha20_encrypt_key] (global_to_module[3814:3559]),
    .\module_to_global[chacha20_encrypt_nonce] (global_to_module[3910:3815]),
    .\module_to_global[chacha20_encrypt_poly_key_ready] (global_to_module[4490]),
    .\module_to_global[chacha20poly1305_encrypt_axis_in_ready] (global_to_module[146]),
    .\module_to_global[chacha20poly1305_encrypt_axis_out] (global_to_module[908:763]),
    .\module_to_global[poly1305_mac_auth_tag_ready] (global_to_module[6396]),
    .\module_to_global[poly1305_mac_data_in] (global_to_module[6074:5929]),
    .\module_to_global[poly1305_mac_key] (global_to_module[5928:5672]),
    .\module_to_global[prep_auth_data_aad] (global_to_module[4901:4646]),
    .\module_to_global[prep_auth_data_aad_len] (global_to_module[4645:4638]),
    .\module_to_global[prep_auth_data_axis_in] (global_to_module[4637:4492]),
    .\module_to_global[prep_auth_data_axis_out_ready] (global_to_module[4902])
  );
  poly1305_mac_0clk_caa1d5f6 poly1305_mac_0clk_caa1d5f6 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module[poly1305_mac_auth_tag_ready] (global_to_module[6396]),
    .\global_to_module[poly1305_mac_data_in] (global_to_module[6074:5929]),
    .\global_to_module[poly1305_mac_key] (global_to_module[5928:5672]),
    .\global_to_module[poly1305_pipeline_out] (global_to_module[6395:6076]),
    .\global_to_module[poly1305_pipeline_out_valid] (global_to_module[6075]),
    .\module_to_global[poly1305_mac_auth_tag] (global_to_module[8117:7989]),
    .\module_to_global[poly1305_mac_data_in_ready] (global_to_module[7988]),
    .\module_to_global[poly1305_mac_key_ready] (global_to_module[7429]),
    .\module_to_global[poly1305_pipeline_in] (global_to_module[5670:4903]),
    .\module_to_global[poly1305_pipeline_in_valid] (global_to_module[5671])
  );
  poly1305_pipeline_6clk_a329bbb0 poly1305_pipeline_6clk_a329bbb0 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module[poly1305_pipeline_in] (global_to_module[5670:4903]),
    .\global_to_module[poly1305_pipeline_in_valid] (global_to_module[5671]),
    .\module_to_global[poly1305_pipeline_out] (global_to_module[6395:6076]),
    .\module_to_global[poly1305_pipeline_out_valid] (global_to_module[6075])
  );
  prep_auth_data_0clk_41669ea5 prep_auth_data_0clk_41669ea5 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module[prep_auth_data_aad] (global_to_module[4901:4646]),
    .\global_to_module[prep_auth_data_aad_len] (global_to_module[4645:4638]),
    .\global_to_module[prep_auth_data_axis_in] (global_to_module[4637:4492]),
    .\global_to_module[prep_auth_data_axis_out_ready] (global_to_module[4902]),
    .\module_to_global[prep_auth_data_axis_in_ready] (global_to_module[7576]),
    .\module_to_global[prep_auth_data_axis_out] (global_to_module[7987:7842])
  );
  assign { global_to_module[909], global_to_module[762:147], global_to_module[145:0] } = { m_axis_tready, aad_len, aad, nonce, key, s_axis_tvalid, s_axis_tlast, s_axis_tkeep, s_axis_tdata };
  assign module_to_global = { global_to_module[6543], global_to_module[908:763], global_to_module[6396], global_to_module[6672:6544], global_to_module[4902], global_to_module[6074:5929], global_to_module[4645:4638], global_to_module[4901:4646], global_to_module[4491], global_to_module[6542:6397], global_to_module[4637:4492], global_to_module[4490], global_to_module[5928:5672], global_to_module[3910:3559], global_to_module[146], global_to_module[3558:3413], global_to_module[8264:8118], global_to_module[7577], global_to_module[5671:4903], global_to_module[8117:7988], global_to_module[7429], global_to_module[6075], global_to_module[6395:6076], global_to_module[7987:7842], global_to_module[7576:7430], global_to_module[3412], global_to_module[7428:7172], global_to_module[2833:1872], global_to_module[6819], global_to_module[4489:3912], global_to_module[1870:910], global_to_module[1871], global_to_module[3911], global_to_module[2834], global_to_module[3411:2835], global_to_module[8265], m_axis_tvalid, m_axis_tlast, m_axis_tkeep, m_axis_tdata, global_to_module[7841:7578], global_to_module[7171:6820], s_axis_tready, global_to_module[6818:6673] };
endmodule

module chacha20poly1305_encrypt_io_wires_0clk_c89b169c(\global_to_module[s_axis_tdata] , \global_to_module[s_axis_tkeep] , \global_to_module[s_axis_tlast] , \global_to_module[s_axis_tvalid] , \global_to_module[chacha20poly1305_encrypt_axis_in_ready] , \global_to_module[key] , \global_to_module[nonce] , \global_to_module[aad] , \global_to_module[aad_len] , \global_to_module[chacha20poly1305_encrypt_axis_out] , \global_to_module[m_axis_tready] , \module_to_global[chacha20poly1305_encrypt_axis_in] , \module_to_global[s_axis_tready] , \module_to_global[chacha20poly1305_encrypt_key] , \module_to_global[chacha20poly1305_encrypt_nonce] , \module_to_global[chacha20poly1305_encrypt_aad] , \module_to_global[chacha20poly1305_encrypt_aad_len] , \module_to_global[m_axis_tdata] , \module_to_global[m_axis_tkeep] , \module_to_global[m_axis_tlast] , \module_to_global[m_axis_tvalid] 
, \module_to_global[chacha20poly1305_encrypt_axis_out_ready] );
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l48_c180_7522_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l48_c180_7522_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l48_c180_7522_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l48_c180_7522_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l48_c180_7522_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l48_c180_7522_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l48_c180_7522_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l48_c180_7522_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l48_c180_7522_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l48_c180_7522_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l48_c180_7522_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l48_c180_7522_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l48_c180_7522_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l48_c180_7522_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l48_c180_7522_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l48_c180_7522_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l48_c180_7522_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l48_c180_7522_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l48_c180_7522_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l48_c180_7522_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l48_c180_7522_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l48_c180_7522_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l48_c180_7522_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l48_c180_7522_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l48_c180_7522_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l48_c180_7522_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l48_c180_7522_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l48_c180_7522_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l48_c180_7522_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l48_c180_7522_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l48_c180_7522_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l48_c180_7522_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l49_c155_5912_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l49_c155_5912_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_10_const_sr_10_chacha20poly1305_encrypt_h_l49_c155_5912_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_10_const_sr_10_chacha20poly1305_encrypt_h_l49_c155_5912_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_11_const_sr_11_chacha20poly1305_encrypt_h_l49_c155_5912_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_11_const_sr_11_chacha20poly1305_encrypt_h_l49_c155_5912_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_12_const_sr_12_chacha20poly1305_encrypt_h_l49_c155_5912_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_12_const_sr_12_chacha20poly1305_encrypt_h_l49_c155_5912_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_13_const_sr_13_chacha20poly1305_encrypt_h_l49_c155_5912_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_13_const_sr_13_chacha20poly1305_encrypt_h_l49_c155_5912_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_14_const_sr_14_chacha20poly1305_encrypt_h_l49_c155_5912_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_14_const_sr_14_chacha20poly1305_encrypt_h_l49_c155_5912_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_15_const_sr_15_chacha20poly1305_encrypt_h_l49_c155_5912_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_15_const_sr_15_chacha20poly1305_encrypt_h_l49_c155_5912_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_1_const_sr_1_chacha20poly1305_encrypt_h_l49_c155_5912_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_1_const_sr_1_chacha20poly1305_encrypt_h_l49_c155_5912_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_2_const_sr_2_chacha20poly1305_encrypt_h_l49_c155_5912_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_2_const_sr_2_chacha20poly1305_encrypt_h_l49_c155_5912_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_3_const_sr_3_chacha20poly1305_encrypt_h_l49_c155_5912_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_3_const_sr_3_chacha20poly1305_encrypt_h_l49_c155_5912_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_4_const_sr_4_chacha20poly1305_encrypt_h_l49_c155_5912_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_4_const_sr_4_chacha20poly1305_encrypt_h_l49_c155_5912_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_5_const_sr_5_chacha20poly1305_encrypt_h_l49_c155_5912_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_5_const_sr_5_chacha20poly1305_encrypt_h_l49_c155_5912_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_6_const_sr_6_chacha20poly1305_encrypt_h_l49_c155_5912_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_6_const_sr_6_chacha20poly1305_encrypt_h_l49_c155_5912_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_7_const_sr_7_chacha20poly1305_encrypt_h_l49_c155_5912_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_7_const_sr_7_chacha20poly1305_encrypt_h_l49_c155_5912_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_8_const_sr_8_chacha20poly1305_encrypt_h_l49_c155_5912_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_8_const_sr_8_chacha20poly1305_encrypt_h_l49_c155_5912_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_9_const_sr_9_chacha20poly1305_encrypt_h_l49_c155_5912_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_9_const_sr_9_chacha20poly1305_encrypt_h_l49_c155_5912_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l53_c165_6adc_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l54_c167_aed6_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l54_c167_aed6_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l54_c167_aed6_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l54_c167_aed6_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l54_c167_aed6_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l54_c167_aed6_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l54_c167_aed6_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l54_c167_aed6_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l54_c167_aed6_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l54_c167_aed6_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l54_c167_aed6_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l54_c167_aed6_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l55_c165_7e70_x;
  input [255:0] \global_to_module[aad] ;
  wire [255:0] \global_to_module[aad] ;
  input [7:0] \global_to_module[aad_len] ;
  wire [7:0] \global_to_module[aad_len] ;
  input \global_to_module[chacha20poly1305_encrypt_axis_in_ready] ;
  wire \global_to_module[chacha20poly1305_encrypt_axis_in_ready] ;
  input [145:0] \global_to_module[chacha20poly1305_encrypt_axis_out] ;
  wire [145:0] \global_to_module[chacha20poly1305_encrypt_axis_out] ;
  input [255:0] \global_to_module[key] ;
  wire [255:0] \global_to_module[key] ;
  input \global_to_module[m_axis_tready] ;
  wire \global_to_module[m_axis_tready] ;
  input [95:0] \global_to_module[nonce] ;
  wire [95:0] \global_to_module[nonce] ;
  input [127:0] \global_to_module[s_axis_tdata] ;
  wire [127:0] \global_to_module[s_axis_tdata] ;
  input [15:0] \global_to_module[s_axis_tkeep] ;
  wire [15:0] \global_to_module[s_axis_tkeep] ;
  input \global_to_module[s_axis_tlast] ;
  wire \global_to_module[s_axis_tlast] ;
  input \global_to_module[s_axis_tvalid] ;
  wire \global_to_module[s_axis_tvalid] ;
  output [255:0] \module_to_global[chacha20poly1305_encrypt_aad] ;
  wire [255:0] \module_to_global[chacha20poly1305_encrypt_aad] ;
  output [7:0] \module_to_global[chacha20poly1305_encrypt_aad_len] ;
  wire [7:0] \module_to_global[chacha20poly1305_encrypt_aad_len] ;
  output [145:0] \module_to_global[chacha20poly1305_encrypt_axis_in] ;
  wire [145:0] \module_to_global[chacha20poly1305_encrypt_axis_in] ;
  output \module_to_global[chacha20poly1305_encrypt_axis_out_ready] ;
  wire \module_to_global[chacha20poly1305_encrypt_axis_out_ready] ;
  output [255:0] \module_to_global[chacha20poly1305_encrypt_key] ;
  wire [255:0] \module_to_global[chacha20poly1305_encrypt_key] ;
  output [95:0] \module_to_global[chacha20poly1305_encrypt_nonce] ;
  wire [95:0] \module_to_global[chacha20poly1305_encrypt_nonce] ;
  output [127:0] \module_to_global[m_axis_tdata] ;
  wire [127:0] \module_to_global[m_axis_tdata] ;
  output [15:0] \module_to_global[m_axis_tkeep] ;
  wire [15:0] \module_to_global[m_axis_tkeep] ;
  output \module_to_global[m_axis_tlast] ;
  wire \module_to_global[m_axis_tlast] ;
  output \module_to_global[m_axis_tvalid] ;
  wire \module_to_global[m_axis_tvalid] ;
  output \module_to_global[s_axis_tready] ;
  wire \module_to_global[s_axis_tready] ;
  const_sr_0_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l48_c180_7522 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l48_c180_7522_return_output),
    .x(\global_to_module[s_axis_tdata] )
  );
  const_sr_80_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l48_c180_7522 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l48_c180_7522_return_output),
    .x(\global_to_module[s_axis_tdata] )
  );
  const_sr_88_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l48_c180_7522 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l48_c180_7522_return_output),
    .x(\global_to_module[s_axis_tdata] )
  );
  const_sr_96_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l48_c180_7522 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l48_c180_7522_return_output),
    .x(\global_to_module[s_axis_tdata] )
  );
  const_sr_104_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l48_c180_7522 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l48_c180_7522_return_output),
    .x(\global_to_module[s_axis_tdata] )
  );
  const_sr_112_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l48_c180_7522 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l48_c180_7522_return_output),
    .x(\global_to_module[s_axis_tdata] )
  );
  const_sr_120_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l48_c180_7522 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l48_c180_7522_return_output),
    .x(\global_to_module[s_axis_tdata] )
  );
  const_sr_8_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l48_c180_7522 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l48_c180_7522_return_output),
    .x(\global_to_module[s_axis_tdata] )
  );
  const_sr_16_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l48_c180_7522 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l48_c180_7522_return_output),
    .x(\global_to_module[s_axis_tdata] )
  );
  const_sr_24_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l48_c180_7522 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l48_c180_7522_return_output),
    .x(\global_to_module[s_axis_tdata] )
  );
  const_sr_32_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l48_c180_7522 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l48_c180_7522_return_output),
    .x(\global_to_module[s_axis_tdata] )
  );
  const_sr_40_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l48_c180_7522 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l48_c180_7522_return_output),
    .x(\global_to_module[s_axis_tdata] )
  );
  const_sr_48_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l48_c180_7522 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l48_c180_7522_return_output),
    .x(\global_to_module[s_axis_tdata] )
  );
  const_sr_56_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l48_c180_7522 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l48_c180_7522_return_output),
    .x(\global_to_module[s_axis_tdata] )
  );
  const_sr_64_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l48_c180_7522 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l48_c180_7522_return_output),
    .x(\global_to_module[s_axis_tdata] )
  );
  const_sr_72_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l48_c180_7522 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l48_c180_7522_return_output),
    .x(\global_to_module[s_axis_tdata] )
  );
  const_sr_0_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l49_c155_5912 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l49_c155_5912_return_output),
    .x(\global_to_module[s_axis_tkeep] )
  );
  const_sr_10_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_10_const_sr_10_chacha20poly1305_encrypt_h_l49_c155_5912 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_10_const_sr_10_chacha20poly1305_encrypt_h_l49_c155_5912_return_output),
    .x(\global_to_module[s_axis_tkeep] )
  );
  const_sr_11_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_11_const_sr_11_chacha20poly1305_encrypt_h_l49_c155_5912 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_11_const_sr_11_chacha20poly1305_encrypt_h_l49_c155_5912_return_output),
    .x(\global_to_module[s_axis_tkeep] )
  );
  const_sr_12_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_12_const_sr_12_chacha20poly1305_encrypt_h_l49_c155_5912 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_12_const_sr_12_chacha20poly1305_encrypt_h_l49_c155_5912_return_output),
    .x(\global_to_module[s_axis_tkeep] )
  );
  const_sr_13_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_13_const_sr_13_chacha20poly1305_encrypt_h_l49_c155_5912 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_13_const_sr_13_chacha20poly1305_encrypt_h_l49_c155_5912_return_output),
    .x(\global_to_module[s_axis_tkeep] )
  );
  const_sr_14_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_14_const_sr_14_chacha20poly1305_encrypt_h_l49_c155_5912 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_14_const_sr_14_chacha20poly1305_encrypt_h_l49_c155_5912_return_output),
    .x(\global_to_module[s_axis_tkeep] )
  );
  const_sr_15_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_15_const_sr_15_chacha20poly1305_encrypt_h_l49_c155_5912 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_15_const_sr_15_chacha20poly1305_encrypt_h_l49_c155_5912_return_output),
    .x(\global_to_module[s_axis_tkeep] )
  );
  const_sr_1_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_1_const_sr_1_chacha20poly1305_encrypt_h_l49_c155_5912 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_1_const_sr_1_chacha20poly1305_encrypt_h_l49_c155_5912_return_output),
    .x(\global_to_module[s_axis_tkeep] )
  );
  const_sr_2_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_2_const_sr_2_chacha20poly1305_encrypt_h_l49_c155_5912 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_2_const_sr_2_chacha20poly1305_encrypt_h_l49_c155_5912_return_output),
    .x(\global_to_module[s_axis_tkeep] )
  );
  const_sr_3_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_3_const_sr_3_chacha20poly1305_encrypt_h_l49_c155_5912 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_3_const_sr_3_chacha20poly1305_encrypt_h_l49_c155_5912_return_output),
    .x(\global_to_module[s_axis_tkeep] )
  );
  const_sr_4_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_4_const_sr_4_chacha20poly1305_encrypt_h_l49_c155_5912 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_4_const_sr_4_chacha20poly1305_encrypt_h_l49_c155_5912_return_output),
    .x(\global_to_module[s_axis_tkeep] )
  );
  const_sr_5_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_5_const_sr_5_chacha20poly1305_encrypt_h_l49_c155_5912 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_5_const_sr_5_chacha20poly1305_encrypt_h_l49_c155_5912_return_output),
    .x(\global_to_module[s_axis_tkeep] )
  );
  const_sr_6_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_6_const_sr_6_chacha20poly1305_encrypt_h_l49_c155_5912 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_6_const_sr_6_chacha20poly1305_encrypt_h_l49_c155_5912_return_output),
    .x(\global_to_module[s_axis_tkeep] )
  );
  const_sr_7_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_7_const_sr_7_chacha20poly1305_encrypt_h_l49_c155_5912 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_7_const_sr_7_chacha20poly1305_encrypt_h_l49_c155_5912_return_output),
    .x(\global_to_module[s_axis_tkeep] )
  );
  const_sr_8_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_8_const_sr_8_chacha20poly1305_encrypt_h_l49_c155_5912 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_8_const_sr_8_chacha20poly1305_encrypt_h_l49_c155_5912_return_output),
    .x(\global_to_module[s_axis_tkeep] )
  );
  const_sr_9_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_9_const_sr_9_chacha20poly1305_encrypt_h_l49_c155_5912 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_9_const_sr_9_chacha20poly1305_encrypt_h_l49_c155_5912_return_output),
    .x(\global_to_module[s_axis_tkeep] )
  );
  const_sr_0_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_80_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_88_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_96_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_104_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_112_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_120_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_128_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_136_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_144_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_152_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_8_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_160_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_168_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_176_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_184_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_192_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_200_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_208_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_216_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_224_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_232_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_16_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_240_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_248_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_24_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_32_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_40_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_48_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_56_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_64_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_72_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l53_c165_6adc (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output),
    .x(\global_to_module[key] )
  );
  const_sr_0_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l54_c167_aed6 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output),
    .x(\global_to_module[nonce] )
  );
  const_sr_80_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l54_c167_aed6 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output),
    .x(\global_to_module[nonce] )
  );
  const_sr_88_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l54_c167_aed6 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output),
    .x(\global_to_module[nonce] )
  );
  const_sr_8_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l54_c167_aed6 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output),
    .x(\global_to_module[nonce] )
  );
  const_sr_16_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l54_c167_aed6 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output),
    .x(\global_to_module[nonce] )
  );
  const_sr_24_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l54_c167_aed6 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output),
    .x(\global_to_module[nonce] )
  );
  const_sr_32_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l54_c167_aed6 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output),
    .x(\global_to_module[nonce] )
  );
  const_sr_40_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l54_c167_aed6 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output),
    .x(\global_to_module[nonce] )
  );
  const_sr_48_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l54_c167_aed6 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output),
    .x(\global_to_module[nonce] )
  );
  const_sr_56_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l54_c167_aed6 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output),
    .x(\global_to_module[nonce] )
  );
  const_sr_64_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l54_c167_aed6 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output),
    .x(\global_to_module[nonce] )
  );
  const_sr_72_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l54_c167_aed6 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output),
    .x(\global_to_module[nonce] )
  );
  const_sr_0_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_80_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_88_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_96_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_104_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_112_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_120_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_128_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_136_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_144_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_152_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_8_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_160_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_168_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_176_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_184_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_192_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_200_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_208_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_216_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_224_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_232_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_16_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_240_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_248_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_24_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_32_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_40_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_48_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_56_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_64_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  const_sr_72_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l55_c165_7e70 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output),
    .x(\global_to_module[aad] )
  );
  assign for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l48_c180_7522_x = \global_to_module[s_axis_tdata] ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l48_c180_7522_x = \global_to_module[s_axis_tdata] ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l48_c180_7522_x = \global_to_module[s_axis_tdata] ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l48_c180_7522_x = \global_to_module[s_axis_tdata] ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l48_c180_7522_x = \global_to_module[s_axis_tdata] ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l48_c180_7522_x = \global_to_module[s_axis_tdata] ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l48_c180_7522_x = \global_to_module[s_axis_tdata] ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l48_c180_7522_x = \global_to_module[s_axis_tdata] ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l48_c180_7522_x = \global_to_module[s_axis_tdata] ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l48_c180_7522_x = \global_to_module[s_axis_tdata] ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l48_c180_7522_x = \global_to_module[s_axis_tdata] ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l48_c180_7522_x = \global_to_module[s_axis_tdata] ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l48_c180_7522_x = \global_to_module[s_axis_tdata] ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l48_c180_7522_x = \global_to_module[s_axis_tdata] ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l48_c180_7522_x = \global_to_module[s_axis_tdata] ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l48_c180_7522_x = \global_to_module[s_axis_tdata] ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l49_c155_5912_x = \global_to_module[s_axis_tkeep] ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_10_const_sr_10_chacha20poly1305_encrypt_h_l49_c155_5912_x = \global_to_module[s_axis_tkeep] ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_11_const_sr_11_chacha20poly1305_encrypt_h_l49_c155_5912_x = \global_to_module[s_axis_tkeep] ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_12_const_sr_12_chacha20poly1305_encrypt_h_l49_c155_5912_x = \global_to_module[s_axis_tkeep] ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_13_const_sr_13_chacha20poly1305_encrypt_h_l49_c155_5912_x = \global_to_module[s_axis_tkeep] ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_14_const_sr_14_chacha20poly1305_encrypt_h_l49_c155_5912_x = \global_to_module[s_axis_tkeep] ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_15_const_sr_15_chacha20poly1305_encrypt_h_l49_c155_5912_x = \global_to_module[s_axis_tkeep] ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_1_const_sr_1_chacha20poly1305_encrypt_h_l49_c155_5912_x = \global_to_module[s_axis_tkeep] ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_2_const_sr_2_chacha20poly1305_encrypt_h_l49_c155_5912_x = \global_to_module[s_axis_tkeep] ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_3_const_sr_3_chacha20poly1305_encrypt_h_l49_c155_5912_x = \global_to_module[s_axis_tkeep] ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_4_const_sr_4_chacha20poly1305_encrypt_h_l49_c155_5912_x = \global_to_module[s_axis_tkeep] ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_5_const_sr_5_chacha20poly1305_encrypt_h_l49_c155_5912_x = \global_to_module[s_axis_tkeep] ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_6_const_sr_6_chacha20poly1305_encrypt_h_l49_c155_5912_x = \global_to_module[s_axis_tkeep] ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_7_const_sr_7_chacha20poly1305_encrypt_h_l49_c155_5912_x = \global_to_module[s_axis_tkeep] ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_8_const_sr_8_chacha20poly1305_encrypt_h_l49_c155_5912_x = \global_to_module[s_axis_tkeep] ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_9_const_sr_9_chacha20poly1305_encrypt_h_l49_c155_5912_x = \global_to_module[s_axis_tkeep] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l53_c165_6adc_x = \global_to_module[key] ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l54_c167_aed6_x = \global_to_module[nonce] ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l54_c167_aed6_x = \global_to_module[nonce] ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l54_c167_aed6_x = \global_to_module[nonce] ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l54_c167_aed6_x = \global_to_module[nonce] ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l54_c167_aed6_x = \global_to_module[nonce] ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l54_c167_aed6_x = \global_to_module[nonce] ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l54_c167_aed6_x = \global_to_module[nonce] ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l54_c167_aed6_x = \global_to_module[nonce] ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l54_c167_aed6_x = \global_to_module[nonce] ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l54_c167_aed6_x = \global_to_module[nonce] ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l54_c167_aed6_x = \global_to_module[nonce] ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l54_c167_aed6_x = \global_to_module[nonce] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l55_c165_7e70_x = \global_to_module[aad] ;
  assign \module_to_global[chacha20poly1305_encrypt_aad]  = { for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_751a_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l55_c165_7e70_return_output[7:0] };
  assign \module_to_global[chacha20poly1305_encrypt_aad_len]  = \global_to_module[aad_len] ;
  assign \module_to_global[chacha20poly1305_encrypt_axis_in]  = { \global_to_module[s_axis_tvalid] , \global_to_module[s_axis_tlast] , for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l49_c155_5912_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_1_const_sr_1_chacha20poly1305_encrypt_h_l49_c155_5912_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_2_const_sr_2_chacha20poly1305_encrypt_h_l49_c155_5912_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_3_const_sr_3_chacha20poly1305_encrypt_h_l49_c155_5912_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_4_const_sr_4_chacha20poly1305_encrypt_h_l49_c155_5912_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_5_const_sr_5_chacha20poly1305_encrypt_h_l49_c155_5912_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_6_const_sr_6_chacha20poly1305_encrypt_h_l49_c155_5912_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_7_const_sr_7_chacha20poly1305_encrypt_h_l49_c155_5912_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_8_const_sr_8_chacha20poly1305_encrypt_h_l49_c155_5912_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_9_const_sr_9_chacha20poly1305_encrypt_h_l49_c155_5912_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_10_const_sr_10_chacha20poly1305_encrypt_h_l49_c155_5912_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_11_const_sr_11_chacha20poly1305_encrypt_h_l49_c155_5912_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_12_const_sr_12_chacha20poly1305_encrypt_h_l49_c155_5912_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_13_const_sr_13_chacha20poly1305_encrypt_h_l49_c155_5912_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_14_const_sr_14_chacha20poly1305_encrypt_h_l49_c155_5912_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_e413_iter_15_const_sr_15_chacha20poly1305_encrypt_h_l49_c155_5912_return_output[0], for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l48_c180_7522_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l48_c180_7522_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l48_c180_7522_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l48_c180_7522_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l48_c180_7522_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l48_c180_7522_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l48_c180_7522_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l48_c180_7522_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l48_c180_7522_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l48_c180_7522_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l48_c180_7522_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l48_c180_7522_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l48_c180_7522_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l48_c180_7522_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l48_c180_7522_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_f319_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l48_c180_7522_return_output[7:0] };
  assign \module_to_global[chacha20poly1305_encrypt_axis_out_ready]  = \global_to_module[m_axis_tready] ;
  assign \module_to_global[chacha20poly1305_encrypt_key]  = { for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_bb3e_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l53_c165_6adc_return_output[7:0] };
  assign \module_to_global[chacha20poly1305_encrypt_nonce]  = { for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_96ae_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l54_c167_aed6_return_output[7:0] };
  assign \module_to_global[m_axis_tdata]  = { \global_to_module[chacha20poly1305_encrypt_axis_out] [7:0], \global_to_module[chacha20poly1305_encrypt_axis_out] [15:8], \global_to_module[chacha20poly1305_encrypt_axis_out] [23:16], \global_to_module[chacha20poly1305_encrypt_axis_out] [31:24], \global_to_module[chacha20poly1305_encrypt_axis_out] [39:32], \global_to_module[chacha20poly1305_encrypt_axis_out] [47:40], \global_to_module[chacha20poly1305_encrypt_axis_out] [55:48], \global_to_module[chacha20poly1305_encrypt_axis_out] [63:56], \global_to_module[chacha20poly1305_encrypt_axis_out] [71:64], \global_to_module[chacha20poly1305_encrypt_axis_out] [79:72], \global_to_module[chacha20poly1305_encrypt_axis_out] [87:80], \global_to_module[chacha20poly1305_encrypt_axis_out] [95:88], \global_to_module[chacha20poly1305_encrypt_axis_out] [103:96], \global_to_module[chacha20poly1305_encrypt_axis_out] [111:104], \global_to_module[chacha20poly1305_encrypt_axis_out] [119:112], \global_to_module[chacha20poly1305_encrypt_axis_out] [127:120] };
  assign \module_to_global[m_axis_tkeep]  = { \global_to_module[chacha20poly1305_encrypt_axis_out] [128], \global_to_module[chacha20poly1305_encrypt_axis_out] [129], \global_to_module[chacha20poly1305_encrypt_axis_out] [130], \global_to_module[chacha20poly1305_encrypt_axis_out] [131], \global_to_module[chacha20poly1305_encrypt_axis_out] [132], \global_to_module[chacha20poly1305_encrypt_axis_out] [133], \global_to_module[chacha20poly1305_encrypt_axis_out] [134], \global_to_module[chacha20poly1305_encrypt_axis_out] [135], \global_to_module[chacha20poly1305_encrypt_axis_out] [136], \global_to_module[chacha20poly1305_encrypt_axis_out] [137], \global_to_module[chacha20poly1305_encrypt_axis_out] [138], \global_to_module[chacha20poly1305_encrypt_axis_out] [139], \global_to_module[chacha20poly1305_encrypt_axis_out] [140], \global_to_module[chacha20poly1305_encrypt_axis_out] [141], \global_to_module[chacha20poly1305_encrypt_axis_out] [142], \global_to_module[chacha20poly1305_encrypt_axis_out] [143] };
  assign \module_to_global[m_axis_tlast]  = \global_to_module[chacha20poly1305_encrypt_axis_out] [144];
  assign \module_to_global[m_axis_tvalid]  = \global_to_module[chacha20poly1305_encrypt_axis_out] [145];
  assign \module_to_global[s_axis_tready]  = \global_to_module[chacha20poly1305_encrypt_axis_in_ready] ;
endmodule

module clamp_0clk_295015b8(\r[bytes] , \return_output[bytes] );
  wire [7:0] bin_op_and_poly1305_h_l56_c5_0aca_left;
  wire [7:0] bin_op_and_poly1305_h_l56_c5_0aca_return_output;
  wire [3:0] bin_op_and_poly1305_h_l56_c5_0aca_right;
  wire [7:0] bin_op_and_poly1305_h_l57_c5_da3f_left;
  wire [7:0] bin_op_and_poly1305_h_l57_c5_da3f_return_output;
  wire [3:0] bin_op_and_poly1305_h_l57_c5_da3f_right;
  wire [7:0] bin_op_and_poly1305_h_l58_c5_01a7_left;
  wire [7:0] bin_op_and_poly1305_h_l58_c5_01a7_return_output;
  wire [3:0] bin_op_and_poly1305_h_l58_c5_01a7_right;
  wire [7:0] bin_op_and_poly1305_h_l59_c5_1229_left;
  wire [7:0] bin_op_and_poly1305_h_l59_c5_1229_return_output;
  wire [3:0] bin_op_and_poly1305_h_l59_c5_1229_right;
  wire [7:0] bin_op_and_poly1305_h_l60_c5_0ff4_left;
  wire [7:0] bin_op_and_poly1305_h_l60_c5_0ff4_return_output;
  wire [7:0] bin_op_and_poly1305_h_l60_c5_0ff4_right;
  wire [7:0] bin_op_and_poly1305_h_l61_c5_b21e_left;
  wire [7:0] bin_op_and_poly1305_h_l61_c5_b21e_return_output;
  wire [7:0] bin_op_and_poly1305_h_l61_c5_b21e_right;
  wire [7:0] bin_op_and_poly1305_h_l62_c5_8109_left;
  wire [7:0] bin_op_and_poly1305_h_l62_c5_8109_return_output;
  wire [7:0] bin_op_and_poly1305_h_l62_c5_8109_right;
  input [127:0] \r[bytes] ;
  wire [127:0] \r[bytes] ;
  output [127:0] \return_output[bytes] ;
  wire [127:0] \return_output[bytes] ;
  bin_op_and_uint8_t_uint4_t_0clk_de264c78 bin_op_and_poly1305_h_l56_c5_0aca (
    .left(\r[bytes] [103:96]),
    .return_output(bin_op_and_poly1305_h_l56_c5_0aca_return_output),
    .right(4'hf)
  );
  bin_op_and_uint8_t_uint4_t_0clk_de264c78 bin_op_and_poly1305_h_l57_c5_da3f (
    .left(\r[bytes] [71:64]),
    .return_output(bin_op_and_poly1305_h_l57_c5_da3f_return_output),
    .right(4'hf)
  );
  bin_op_and_uint8_t_uint4_t_0clk_de264c78 bin_op_and_poly1305_h_l58_c5_01a7 (
    .left(\r[bytes] [39:32]),
    .return_output(bin_op_and_poly1305_h_l58_c5_01a7_return_output),
    .right(4'hf)
  );
  bin_op_and_uint8_t_uint4_t_0clk_de264c78 bin_op_and_poly1305_h_l59_c5_1229 (
    .left(\r[bytes] [7:0]),
    .return_output(bin_op_and_poly1305_h_l59_c5_1229_return_output),
    .right(4'hf)
  );
  bin_op_and_uint8_t_uint8_t_0clk_de264c78 bin_op_and_poly1305_h_l60_c5_0ff4 (
    .left(\r[bytes] [95:88]),
    .return_output(bin_op_and_poly1305_h_l60_c5_0ff4_return_output),
    .right(8'hfc)
  );
  bin_op_and_uint8_t_uint8_t_0clk_de264c78 bin_op_and_poly1305_h_l61_c5_b21e (
    .left(\r[bytes] [63:56]),
    .return_output(bin_op_and_poly1305_h_l61_c5_b21e_return_output),
    .right(8'hfc)
  );
  bin_op_and_uint8_t_uint8_t_0clk_de264c78 bin_op_and_poly1305_h_l62_c5_8109 (
    .left(\r[bytes] [31:24]),
    .return_output(bin_op_and_poly1305_h_l62_c5_8109_return_output),
    .right(8'hfc)
  );
  assign bin_op_and_poly1305_h_l56_c5_0aca_left = \r[bytes] [103:96];
  assign bin_op_and_poly1305_h_l56_c5_0aca_right = 4'hf;
  assign bin_op_and_poly1305_h_l57_c5_da3f_left = \r[bytes] [71:64];
  assign bin_op_and_poly1305_h_l57_c5_da3f_right = 4'hf;
  assign bin_op_and_poly1305_h_l58_c5_01a7_left = \r[bytes] [39:32];
  assign bin_op_and_poly1305_h_l58_c5_01a7_right = 4'hf;
  assign bin_op_and_poly1305_h_l59_c5_1229_left = \r[bytes] [7:0];
  assign bin_op_and_poly1305_h_l59_c5_1229_right = 4'hf;
  assign bin_op_and_poly1305_h_l60_c5_0ff4_left = \r[bytes] [95:88];
  assign bin_op_and_poly1305_h_l60_c5_0ff4_right = 8'hfc;
  assign bin_op_and_poly1305_h_l61_c5_b21e_left = \r[bytes] [63:56];
  assign bin_op_and_poly1305_h_l61_c5_b21e_right = 8'hfc;
  assign bin_op_and_poly1305_h_l62_c5_8109_left = \r[bytes] [31:24];
  assign bin_op_and_poly1305_h_l62_c5_8109_right = 8'hfc;
  assign \return_output[bytes]  = { \r[bytes] [127:104], bin_op_and_poly1305_h_l56_c5_0aca_return_output, bin_op_and_poly1305_h_l60_c5_0ff4_return_output, \r[bytes] [87:72], bin_op_and_poly1305_h_l57_c5_da3f_return_output, bin_op_and_poly1305_h_l61_c5_b21e_return_output, \r[bytes] [55:40], bin_op_and_poly1305_h_l58_c5_01a7_return_output, bin_op_and_poly1305_h_l62_c5_8109_return_output, \r[bytes] [23:8], bin_op_and_poly1305_h_l59_c5_1229_return_output };
endmodule

module const_sr_0_uint128_t_0clk_de264c78(x, return_output);
  wire [255:0] \:4875.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \:4875.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = x;
endmodule

module const_sr_0_uint16_t_0clk_de264c78(x, return_output);
  wire [31:0] \:5179.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:5179.read_pipe  = { 16'hxxxx, x };
  assign return_output = x;
endmodule

module const_sr_0_uint256_t_0clk_de264c78(x, return_output);
  wire [511:0] \:5483.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5483.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = x;
endmodule

module const_sr_0_uint320_t_0clk_de264c78(x, return_output);
  wire [639:0] \:19389.read_pipe ;
  output [319:0] return_output;
  wire [319:0] return_output;
  input [319:0] x;
  wire [319:0] x;
  assign \:19389.read_pipe  = { 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = x;
endmodule

module const_sr_0_uint8_t_0clk_de264c78(x, return_output);
  wire [15:0] \:13251.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \:13251.read_pipe  = { 8'hxx, x };
  assign return_output = x;
endmodule

module const_sr_0_uint96_t_0clk_de264c78(x, return_output);
  wire [191:0] \:6091.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \:6091.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = x;
endmodule

module const_sr_104_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103" *)
  wire [255:0] \:5122.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \:5122.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 104'h00000000000000000000000000, x[127:104] };
endmodule

module const_sr_104_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103" *)
  wire [511:0] \:5730.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5730.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 104'h00000000000000000000000000, x[255:104] };
endmodule

module const_sr_10_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire [31:0] \:5369.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:5369.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 10'h000, x[15:10] };
endmodule

module const_sr_112_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111" *)
  wire [255:0] \:5141.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \:5141.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 112'h0000000000000000000000000000, x[127:112] };
endmodule

module const_sr_112_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111" *)
  wire [511:0] \:5749.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5749.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 112'h0000000000000000000000000000, x[255:112] };
endmodule

module const_sr_11_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10" *)
  wire [31:0] \:5388.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:5388.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 11'h000, x[15:11] };
endmodule

module const_sr_120_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119" *)
  wire [255:0] \:5160.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \:5160.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 120'h000000000000000000000000000000, x[127:120] };
endmodule

module const_sr_120_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119" *)
  wire [511:0] \:5768.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5768.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 120'h000000000000000000000000000000, x[255:120] };
endmodule

module const_sr_128_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [511:0] \:5787.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5787.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 128'h00000000000000000000000000000000, x[255:128] };
endmodule

module const_sr_128_uint320_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [639:0] \:19427.read_pipe ;
  output [319:0] return_output;
  wire [319:0] return_output;
  input [319:0] x;
  wire [319:0] x;
  assign \:19427.read_pipe  = { 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 128'h00000000000000000000000000000000, x[319:128] };
endmodule

module const_sr_12_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [31:0] \:5407.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:5407.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 12'h000, x[15:12] };
endmodule

module const_sr_136_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135" *)
  wire [511:0] \:5806.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5806.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 136'h0000000000000000000000000000000000, x[255:136] };
endmodule

module const_sr_13_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12" *)
  wire [31:0] \:5426.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:5426.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 13'h0000, x[15:13] };
endmodule

module const_sr_144_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143" *)
  wire [511:0] \:5825.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5825.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 144'h000000000000000000000000000000000000, x[255:144] };
endmodule

module const_sr_14_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13" *)
  wire [31:0] \:5445.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:5445.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 14'h0000, x[15:14] };
endmodule

module const_sr_152_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151" *)
  wire [511:0] \:5844.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5844.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 152'h00000000000000000000000000000000000000, x[255:152] };
endmodule

module const_sr_15_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14" *)
  wire [31:0] \:5464.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:5464.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 15'h0000, x[15] };
endmodule

module const_sr_160_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159" *)
  wire [511:0] \:5863.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5863.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 160'h0000000000000000000000000000000000000000, x[255:160] };
endmodule

module const_sr_168_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167" *)
  wire [511:0] \:5882.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5882.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 168'h000000000000000000000000000000000000000000, x[255:168] };
endmodule

module const_sr_16_int32_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [63:0] \:17751.read_pipe ;
  output [31:0] return_output;
  wire [31:0] return_output;
  input [31:0] x;
  wire [31:0] x;
  assign \:17751.read_pipe  = { 32'hxxxxxxxx, x };
  assign return_output = { x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31:16] };
endmodule

module const_sr_16_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [255:0] \:4913.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \:4913.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 16'h0000, x[127:16] };
endmodule

module const_sr_16_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \:13403.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:13403.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_16_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [511:0] \:5521.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5521.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 16'h0000, x[255:16] };
endmodule

module const_sr_16_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \:13289.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \:13289.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_16_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [191:0] \:6129.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \:6129.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 16'h0000, x[95:16] };
endmodule

module const_sr_176_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175" *)
  wire [511:0] \:5901.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5901.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 176'h00000000000000000000000000000000000000000000, x[255:176] };
endmodule

module const_sr_184_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183" *)
  wire [511:0] \:5920.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5920.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 184'h0000000000000000000000000000000000000000000000, x[255:184] };
endmodule

module const_sr_192_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191" *)
  wire [511:0] \:5939.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5939.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 192'h000000000000000000000000000000000000000000000000, x[255:192] };
endmodule

module const_sr_192_uint320_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191" *)
  wire [639:0] \:19446.read_pipe ;
  output [319:0] return_output;
  wire [319:0] return_output;
  input [319:0] x;
  wire [319:0] x;
  assign \:19446.read_pipe  = { 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 192'h000000000000000000000000000000000000000000000000, x[319:192] };
endmodule

module const_sr_1_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0" *)
  wire [31:0] \:5198.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:5198.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 1'h0, x[15:1] };
endmodule

module const_sr_1_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0" *)
  wire [15:0] \:17634.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \:17634.read_pipe  = { 8'hxx, x };
  assign return_output = { 1'h0, x[7:1] };
endmodule

module const_sr_200_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199" *)
  wire [511:0] \:5958.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5958.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 200'h00000000000000000000000000000000000000000000000000, x[255:200] };
endmodule

module const_sr_208_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207" *)
  wire [511:0] \:5977.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5977.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 208'h0000000000000000000000000000000000000000000000000000, x[255:208] };
endmodule

module const_sr_216_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215" *)
  wire [511:0] \:5996.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5996.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 216'h000000000000000000000000000000000000000000000000000000, x[255:216] };
endmodule

module const_sr_224_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223" *)
  wire [511:0] \:6015.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:6015.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 224'h00000000000000000000000000000000000000000000000000000000, x[255:224] };
endmodule

module const_sr_232_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231" *)
  wire [511:0] \:6034.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:6034.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 232'h0000000000000000000000000000000000000000000000000000000000, x[255:232] };
endmodule

module const_sr_240_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239" *)
  wire [511:0] \:6053.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:6053.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 240'h000000000000000000000000000000000000000000000000000000000000, x[255:240] };
endmodule

module const_sr_248_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247" *)
  wire [511:0] \:6072.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:6072.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 248'h00000000000000000000000000000000000000000000000000000000000000, x[255:248] };
endmodule

module const_sr_24_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [255:0] \:4932.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \:4932.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 24'h000000, x[127:24] };
endmodule

module const_sr_24_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \:13422.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:13422.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_24_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [511:0] \:5540.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5540.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 24'h000000, x[255:24] };
endmodule

module const_sr_24_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \:13308.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \:13308.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_24_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [191:0] \:6148.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \:6148.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 24'h000000, x[95:24] };
endmodule

module const_sr_256_uint320_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [639:0] \:19465.read_pipe ;
  output [319:0] return_output;
  wire [319:0] return_output;
  input [319:0] x;
  wire [319:0] x;
  assign \:19465.read_pipe  = { 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 256'h0000000000000000000000000000000000000000000000000000000000000000, x[319:256] };
endmodule

module const_sr_2_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1" *)
  wire [31:0] \:5217.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:5217.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 2'h0, x[15:2] };
endmodule

module const_sr_2_uint64_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1" *)
  wire [127:0] \:20839.read_pipe ;
  output [63:0] return_output;
  wire [63:0] return_output;
  input [63:0] x;
  wire [63:0] x;
  assign \:20839.read_pipe  = { 64'hxxxxxxxxxxxxxxxx, x };
  assign return_output = { 2'h0, x[63:2] };
endmodule

module const_sr_32_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [255:0] \:4951.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \:4951.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 32'h00000000, x[127:32] };
endmodule

module const_sr_32_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \:13441.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:13441.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_32_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [511:0] \:5559.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5559.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 32'h00000000, x[255:32] };
endmodule

module const_sr_32_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \:13327.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \:13327.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_32_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [191:0] \:6167.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \:6167.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 32'h00000000, x[95:32] };
endmodule

module const_sr_3_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2" *)
  wire [31:0] \:5236.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:5236.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 3'h0, x[15:3] };
endmodule

module const_sr_40_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [255:0] \:4970.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \:4970.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 40'h0000000000, x[127:40] };
endmodule

module const_sr_40_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \:13460.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:13460.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_40_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [511:0] \:5578.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5578.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 40'h0000000000, x[255:40] };
endmodule

module const_sr_40_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \:13346.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \:13346.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_40_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [191:0] \:6186.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \:6186.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 40'h0000000000, x[95:40] };
endmodule

module const_sr_48_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47" *)
  wire [255:0] \:4989.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \:4989.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 48'h000000000000, x[127:48] };
endmodule

module const_sr_48_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \:13479.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:13479.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_48_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47" *)
  wire [511:0] \:5597.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5597.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 48'h000000000000, x[255:48] };
endmodule

module const_sr_48_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \:13365.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \:13365.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_48_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47" *)
  wire [191:0] \:6205.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \:6205.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 48'h000000000000, x[95:48] };
endmodule

module const_sr_4_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3" *)
  wire [31:0] \:5255.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:5255.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 4'h0, x[15:4] };
endmodule

module const_sr_56_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55" *)
  wire [255:0] \:5008.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \:5008.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 56'h00000000000000, x[127:56] };
endmodule

module const_sr_56_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \:13498.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:13498.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_56_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55" *)
  wire [511:0] \:5616.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5616.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 56'h00000000000000, x[255:56] };
endmodule

module const_sr_56_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \:13384.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \:13384.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_56_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55" *)
  wire [191:0] \:6224.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \:6224.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 56'h00000000000000, x[95:56] };
endmodule

module const_sr_5_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4" *)
  wire [31:0] \:5274.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:5274.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 5'h00, x[15:5] };
endmodule

module const_sr_64_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [255:0] \:5027.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \:5027.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 64'h0000000000000000, x[127:64] };
endmodule

module const_sr_64_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [511:0] \:5635.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5635.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 64'h0000000000000000, x[255:64] };
endmodule

module const_sr_64_uint320_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [639:0] \:19408.read_pipe ;
  output [319:0] return_output;
  wire [319:0] return_output;
  input [319:0] x;
  wire [319:0] x;
  assign \:19408.read_pipe  = { 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 64'h0000000000000000, x[319:64] };
endmodule

module const_sr_64_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [191:0] \:6243.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \:6243.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 64'h0000000000000000, x[95:64] };
endmodule

module const_sr_6_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5" *)
  wire [31:0] \:5293.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:5293.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 6'h00, x[15:6] };
endmodule

module const_sr_72_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71" *)
  wire [255:0] \:5046.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \:5046.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 72'h000000000000000000, x[127:72] };
endmodule

module const_sr_72_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71" *)
  wire [511:0] \:5654.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5654.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 72'h000000000000000000, x[255:72] };
endmodule

module const_sr_72_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71" *)
  wire [191:0] \:6262.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \:6262.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 72'h000000000000000000, x[95:72] };
endmodule

module const_sr_7_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [31:0] \:5312.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:5312.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 7'h00, x[15:7] };
endmodule

module const_sr_80_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79" *)
  wire [255:0] \:5065.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \:5065.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 80'h00000000000000000000, x[127:80] };
endmodule

module const_sr_80_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79" *)
  wire [511:0] \:5673.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5673.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 80'h00000000000000000000, x[255:80] };
endmodule

module const_sr_80_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79" *)
  wire [191:0] \:6281.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \:6281.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 80'h00000000000000000000, x[95:80] };
endmodule

module const_sr_88_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87" *)
  wire [255:0] \:5084.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \:5084.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 88'h0000000000000000000000, x[127:88] };
endmodule

module const_sr_88_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87" *)
  wire [511:0] \:5692.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5692.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 88'h0000000000000000000000, x[255:88] };
endmodule

module const_sr_88_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87" *)
  wire [191:0] \:6300.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \:6300.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 88'h0000000000000000000000, x[95:88] };
endmodule

module const_sr_8_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [255:0] \:4894.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \:4894.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 8'h00, x[127:8] };
endmodule

module const_sr_8_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [31:0] \:5331.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:5331.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 8'h00, x[15:8] };
endmodule

module const_sr_8_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [511:0] \:5502.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5502.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 8'h00, x[255:8] };
endmodule

module const_sr_8_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \:13270.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \:13270.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_8_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [191:0] \:6110.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \:6110.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 8'h00, x[95:8] };
endmodule

module const_sr_96_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [255:0] \:5103.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \:5103.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 96'h000000000000000000000000, x[127:96] };
endmodule

module const_sr_96_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [511:0] \:5711.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \:5711.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 96'h000000000000000000000000, x[255:96] };
endmodule

module const_sr_9_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8" *)
  wire [31:0] \:5350.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \:5350.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 9'h000, x[15:9] };
endmodule

module main_0clk_098d5770(\global_to_module[chacha20poly1305_encrypt_axis_in] , \global_to_module[chacha20_encrypt_axis_in_ready] , \global_to_module[chacha20poly1305_encrypt_key] , \global_to_module[chacha20poly1305_encrypt_nonce] , \global_to_module[chacha20_encrypt_poly_key] , \global_to_module[poly1305_mac_key_ready] , \global_to_module[chacha20_encrypt_axis_out] , \global_to_module[prep_auth_data_axis_in_ready] , \global_to_module[append_auth_tag_axis_in_ready] , \global_to_module[chacha20poly1305_encrypt_aad] , \global_to_module[chacha20poly1305_encrypt_aad_len] , \global_to_module[prep_auth_data_axis_out] , \global_to_module[poly1305_mac_data_in_ready] , \global_to_module[poly1305_mac_auth_tag] , \global_to_module[append_auth_tag_auth_tag_in_ready] , \global_to_module[append_auth_tag_axis_out] , \global_to_module[chacha20poly1305_encrypt_axis_out_ready] , \module_to_global[chacha20_encrypt_axis_in] , \module_to_global[chacha20poly1305_encrypt_axis_in_ready] , \module_to_global[chacha20_encrypt_key] , \module_to_global[chacha20_encrypt_nonce] 
, \module_to_global[poly1305_mac_key] , \module_to_global[chacha20_encrypt_poly_key_ready] , \module_to_global[prep_auth_data_axis_in] , \module_to_global[append_auth_tag_axis_in] , \module_to_global[chacha20_encrypt_axis_out_ready] , \module_to_global[prep_auth_data_aad] , \module_to_global[prep_auth_data_aad_len] , \module_to_global[poly1305_mac_data_in] , \module_to_global[prep_auth_data_axis_out_ready] , \module_to_global[append_auth_tag_auth_tag_in] , \module_to_global[poly1305_mac_auth_tag_ready] , \module_to_global[chacha20poly1305_encrypt_axis_out] , \module_to_global[append_auth_tag_axis_out_ready] );
  wire append_auth_tag_axis_in_valid_mux_chacha20poly1305_encrypt_c_l46_c5_520b_cond;
  wire append_auth_tag_axis_in_valid_mux_chacha20poly1305_encrypt_c_l46_c5_520b_iffalse;
  wire append_auth_tag_axis_in_valid_mux_chacha20poly1305_encrypt_c_l46_c5_520b_iftrue;
  wire append_auth_tag_axis_in_valid_mux_chacha20poly1305_encrypt_c_l46_c5_520b_return_output;
  wire bin_op_and_chacha20poly1305_encrypt_c_l42_c39_6d1f_left;
  wire bin_op_and_chacha20poly1305_encrypt_c_l42_c39_6d1f_return_output;
  wire bin_op_and_chacha20poly1305_encrypt_c_l42_c39_6d1f_right;
  wire bin_op_or_chacha20poly1305_encrypt_c_l43_c8_a6ea_left;
  wire bin_op_or_chacha20poly1305_encrypt_c_l43_c8_a6ea_return_output;
  wire bin_op_or_chacha20poly1305_encrypt_c_l43_c8_a6ea_right;
  wire bin_op_or_chacha20poly1305_encrypt_c_l46_c8_296a_left;
  wire bin_op_or_chacha20poly1305_encrypt_c_l46_c8_296a_return_output;
  wire bin_op_or_chacha20poly1305_encrypt_c_l46_c8_296a_right;
  input \global_to_module[append_auth_tag_auth_tag_in_ready] ;
  wire \global_to_module[append_auth_tag_auth_tag_in_ready] ;
  input \global_to_module[append_auth_tag_axis_in_ready] ;
  wire \global_to_module[append_auth_tag_axis_in_ready] ;
  input [145:0] \global_to_module[append_auth_tag_axis_out] ;
  wire [145:0] \global_to_module[append_auth_tag_axis_out] ;
  input \global_to_module[chacha20_encrypt_axis_in_ready] ;
  wire \global_to_module[chacha20_encrypt_axis_in_ready] ;
  input [145:0] \global_to_module[chacha20_encrypt_axis_out] ;
  wire [145:0] \global_to_module[chacha20_encrypt_axis_out] ;
  input [256:0] \global_to_module[chacha20_encrypt_poly_key] ;
  wire [256:0] \global_to_module[chacha20_encrypt_poly_key] ;
  input [255:0] \global_to_module[chacha20poly1305_encrypt_aad] ;
  wire [255:0] \global_to_module[chacha20poly1305_encrypt_aad] ;
  input [7:0] \global_to_module[chacha20poly1305_encrypt_aad_len] ;
  wire [7:0] \global_to_module[chacha20poly1305_encrypt_aad_len] ;
  input [145:0] \global_to_module[chacha20poly1305_encrypt_axis_in] ;
  wire [145:0] \global_to_module[chacha20poly1305_encrypt_axis_in] ;
  input \global_to_module[chacha20poly1305_encrypt_axis_out_ready] ;
  wire \global_to_module[chacha20poly1305_encrypt_axis_out_ready] ;
  input [255:0] \global_to_module[chacha20poly1305_encrypt_key] ;
  wire [255:0] \global_to_module[chacha20poly1305_encrypt_key] ;
  input [95:0] \global_to_module[chacha20poly1305_encrypt_nonce] ;
  wire [95:0] \global_to_module[chacha20poly1305_encrypt_nonce] ;
  input [128:0] \global_to_module[poly1305_mac_auth_tag] ;
  wire [128:0] \global_to_module[poly1305_mac_auth_tag] ;
  input \global_to_module[poly1305_mac_data_in_ready] ;
  wire \global_to_module[poly1305_mac_data_in_ready] ;
  input \global_to_module[poly1305_mac_key_ready] ;
  wire \global_to_module[poly1305_mac_key_ready] ;
  input \global_to_module[prep_auth_data_axis_in_ready] ;
  wire \global_to_module[prep_auth_data_axis_in_ready] ;
  input [145:0] \global_to_module[prep_auth_data_axis_out] ;
  wire [145:0] \global_to_module[prep_auth_data_axis_out] ;
  output [128:0] \module_to_global[append_auth_tag_auth_tag_in] ;
  wire [128:0] \module_to_global[append_auth_tag_auth_tag_in] ;
  output [145:0] \module_to_global[append_auth_tag_axis_in] ;
  wire [145:0] \module_to_global[append_auth_tag_axis_in] ;
  output \module_to_global[append_auth_tag_axis_out_ready] ;
  wire \module_to_global[append_auth_tag_axis_out_ready] ;
  output [145:0] \module_to_global[chacha20_encrypt_axis_in] ;
  wire [145:0] \module_to_global[chacha20_encrypt_axis_in] ;
  output \module_to_global[chacha20_encrypt_axis_out_ready] ;
  wire \module_to_global[chacha20_encrypt_axis_out_ready] ;
  output [255:0] \module_to_global[chacha20_encrypt_key] ;
  wire [255:0] \module_to_global[chacha20_encrypt_key] ;
  output [95:0] \module_to_global[chacha20_encrypt_nonce] ;
  wire [95:0] \module_to_global[chacha20_encrypt_nonce] ;
  output \module_to_global[chacha20_encrypt_poly_key_ready] ;
  wire \module_to_global[chacha20_encrypt_poly_key_ready] ;
  output \module_to_global[chacha20poly1305_encrypt_axis_in_ready] ;
  wire \module_to_global[chacha20poly1305_encrypt_axis_in_ready] ;
  output [145:0] \module_to_global[chacha20poly1305_encrypt_axis_out] ;
  wire [145:0] \module_to_global[chacha20poly1305_encrypt_axis_out] ;
  output \module_to_global[poly1305_mac_auth_tag_ready] ;
  wire \module_to_global[poly1305_mac_auth_tag_ready] ;
  output [145:0] \module_to_global[poly1305_mac_data_in] ;
  wire [145:0] \module_to_global[poly1305_mac_data_in] ;
  output [256:0] \module_to_global[poly1305_mac_key] ;
  wire [256:0] \module_to_global[poly1305_mac_key] ;
  output [255:0] \module_to_global[prep_auth_data_aad] ;
  wire [255:0] \module_to_global[prep_auth_data_aad] ;
  output [7:0] \module_to_global[prep_auth_data_aad_len] ;
  wire [7:0] \module_to_global[prep_auth_data_aad_len] ;
  output [145:0] \module_to_global[prep_auth_data_axis_in] ;
  wire [145:0] \module_to_global[prep_auth_data_axis_in] ;
  output \module_to_global[prep_auth_data_axis_out_ready] ;
  wire \module_to_global[prep_auth_data_axis_out_ready] ;
  wire prep_auth_data_axis_in_valid_mux_chacha20poly1305_encrypt_c_l43_c5_b642_cond;
  wire prep_auth_data_axis_in_valid_mux_chacha20poly1305_encrypt_c_l43_c5_b642_iffalse;
  wire prep_auth_data_axis_in_valid_mux_chacha20poly1305_encrypt_c_l43_c5_b642_iftrue;
  wire prep_auth_data_axis_in_valid_mux_chacha20poly1305_encrypt_c_l43_c5_b642_return_output;
  wire unary_op_not_chacha20poly1305_encrypt_c_l43_c43_9dac_expr;
  wire unary_op_not_chacha20poly1305_encrypt_c_l43_c43_9dac_return_output;
  wire unary_op_not_chacha20poly1305_encrypt_c_l46_c43_f4a9_expr;
  wire unary_op_not_chacha20poly1305_encrypt_c_l46_c43_f4a9_return_output;
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 append_auth_tag_axis_in_valid_mux_chacha20poly1305_encrypt_c_l46_c5_520b (
    .cond(append_auth_tag_axis_in_valid_mux_chacha20poly1305_encrypt_c_l46_c5_520b_cond),
    .iffalse(1'h0),
    .iftrue(\global_to_module[chacha20_encrypt_axis_out] [145]),
    .return_output(append_auth_tag_axis_in_valid_mux_chacha20poly1305_encrypt_c_l46_c5_520b_return_output)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20poly1305_encrypt_c_l42_c39_6d1f (
    .left(\global_to_module[prep_auth_data_axis_in_ready] ),
    .return_output(bin_op_or_chacha20poly1305_encrypt_c_l43_c8_a6ea_left),
    .right(\global_to_module[append_auth_tag_axis_in_ready] )
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_chacha20poly1305_encrypt_c_l43_c8_a6ea (
    .left(bin_op_or_chacha20poly1305_encrypt_c_l43_c8_a6ea_left),
    .return_output(prep_auth_data_axis_in_valid_mux_chacha20poly1305_encrypt_c_l43_c5_b642_cond),
    .right(bin_op_or_chacha20poly1305_encrypt_c_l43_c8_a6ea_right)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_chacha20poly1305_encrypt_c_l46_c8_296a (
    .left(bin_op_or_chacha20poly1305_encrypt_c_l43_c8_a6ea_left),
    .return_output(append_auth_tag_axis_in_valid_mux_chacha20poly1305_encrypt_c_l46_c5_520b_cond),
    .right(bin_op_or_chacha20poly1305_encrypt_c_l46_c8_296a_right)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 prep_auth_data_axis_in_valid_mux_chacha20poly1305_encrypt_c_l43_c5_b642 (
    .cond(prep_auth_data_axis_in_valid_mux_chacha20poly1305_encrypt_c_l43_c5_b642_cond),
    .iffalse(1'h0),
    .iftrue(\global_to_module[chacha20_encrypt_axis_out] [145]),
    .return_output(prep_auth_data_axis_in_valid_mux_chacha20poly1305_encrypt_c_l43_c5_b642_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_chacha20poly1305_encrypt_c_l43_c43_9dac (
    .expr(\global_to_module[prep_auth_data_axis_in_ready] ),
    .return_output(bin_op_or_chacha20poly1305_encrypt_c_l43_c8_a6ea_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_chacha20poly1305_encrypt_c_l46_c43_f4a9 (
    .expr(\global_to_module[append_auth_tag_axis_in_ready] ),
    .return_output(bin_op_or_chacha20poly1305_encrypt_c_l46_c8_296a_right)
  );
  assign append_auth_tag_axis_in_valid_mux_chacha20poly1305_encrypt_c_l46_c5_520b_iffalse = 1'h0;
  assign append_auth_tag_axis_in_valid_mux_chacha20poly1305_encrypt_c_l46_c5_520b_iftrue = \global_to_module[chacha20_encrypt_axis_out] [145];
  assign bin_op_and_chacha20poly1305_encrypt_c_l42_c39_6d1f_left = \global_to_module[prep_auth_data_axis_in_ready] ;
  assign bin_op_and_chacha20poly1305_encrypt_c_l42_c39_6d1f_return_output = bin_op_or_chacha20poly1305_encrypt_c_l43_c8_a6ea_left;
  assign bin_op_and_chacha20poly1305_encrypt_c_l42_c39_6d1f_right = \global_to_module[append_auth_tag_axis_in_ready] ;
  assign bin_op_or_chacha20poly1305_encrypt_c_l43_c8_a6ea_return_output = prep_auth_data_axis_in_valid_mux_chacha20poly1305_encrypt_c_l43_c5_b642_cond;
  assign bin_op_or_chacha20poly1305_encrypt_c_l46_c8_296a_left = bin_op_or_chacha20poly1305_encrypt_c_l43_c8_a6ea_left;
  assign bin_op_or_chacha20poly1305_encrypt_c_l46_c8_296a_return_output = append_auth_tag_axis_in_valid_mux_chacha20poly1305_encrypt_c_l46_c5_520b_cond;
  assign \module_to_global[append_auth_tag_auth_tag_in]  = \global_to_module[poly1305_mac_auth_tag] ;
  assign \module_to_global[append_auth_tag_axis_in]  = { append_auth_tag_axis_in_valid_mux_chacha20poly1305_encrypt_c_l46_c5_520b_return_output, \global_to_module[chacha20_encrypt_axis_out] [144:0] };
  assign \module_to_global[append_auth_tag_axis_out_ready]  = \global_to_module[chacha20poly1305_encrypt_axis_out_ready] ;
  assign \module_to_global[chacha20_encrypt_axis_in]  = \global_to_module[chacha20poly1305_encrypt_axis_in] ;
  assign \module_to_global[chacha20_encrypt_axis_out_ready]  = bin_op_or_chacha20poly1305_encrypt_c_l43_c8_a6ea_left;
  assign \module_to_global[chacha20_encrypt_key]  = \global_to_module[chacha20poly1305_encrypt_key] ;
  assign \module_to_global[chacha20_encrypt_nonce]  = \global_to_module[chacha20poly1305_encrypt_nonce] ;
  assign \module_to_global[chacha20_encrypt_poly_key_ready]  = \global_to_module[poly1305_mac_key_ready] ;
  assign \module_to_global[chacha20poly1305_encrypt_axis_in_ready]  = \global_to_module[chacha20_encrypt_axis_in_ready] ;
  assign \module_to_global[chacha20poly1305_encrypt_axis_out]  = \global_to_module[append_auth_tag_axis_out] ;
  assign \module_to_global[poly1305_mac_auth_tag_ready]  = \global_to_module[append_auth_tag_auth_tag_in_ready] ;
  assign \module_to_global[poly1305_mac_data_in]  = \global_to_module[prep_auth_data_axis_out] ;
  assign \module_to_global[poly1305_mac_key]  = \global_to_module[chacha20_encrypt_poly_key] ;
  assign \module_to_global[prep_auth_data_aad]  = \global_to_module[chacha20poly1305_encrypt_aad] ;
  assign \module_to_global[prep_auth_data_aad_len]  = \global_to_module[chacha20poly1305_encrypt_aad_len] ;
  assign \module_to_global[prep_auth_data_axis_in]  = { prep_auth_data_axis_in_valid_mux_chacha20poly1305_encrypt_c_l43_c5_b642_return_output, \global_to_module[chacha20_encrypt_axis_out] [144:0] };
  assign \module_to_global[prep_auth_data_axis_out_ready]  = \global_to_module[poly1305_mac_data_in_ready] ;
  assign prep_auth_data_axis_in_valid_mux_chacha20poly1305_encrypt_c_l43_c5_b642_iffalse = 1'h0;
  assign prep_auth_data_axis_in_valid_mux_chacha20poly1305_encrypt_c_l43_c5_b642_iftrue = \global_to_module[chacha20_encrypt_axis_out] [145];
  assign unary_op_not_chacha20poly1305_encrypt_c_l43_c43_9dac_expr = \global_to_module[prep_auth_data_axis_in_ready] ;
  assign unary_op_not_chacha20poly1305_encrypt_c_l43_c43_9dac_return_output = bin_op_or_chacha20poly1305_encrypt_c_l43_c8_a6ea_right;
  assign unary_op_not_chacha20poly1305_encrypt_c_l46_c43_f4a9_expr = \global_to_module[append_auth_tag_axis_in_ready] ;
  assign unary_op_not_chacha20poly1305_encrypt_c_l46_c43_f4a9_return_output = bin_op_or_chacha20poly1305_encrypt_c_l46_c8_296a_right;
endmodule

module mux_uint1_t_append_auth_tag_state_t_append_auth_tag_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [3:0] \:14210.read_pipe ;
  input cond;
  wire cond;
  input iffalse;
  wire iffalse;
  input iftrue;
  wire iftrue;
  output return_output;
  wire return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \:14210.read_pipe  = { iffalse, iftrue, cond, 1'hx };
endmodule

module mux_uint1_t_axis128_t_stream_t_4_axis128_t_stream_t_4_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [1752:0] \:16885.read_pipe ;
  input cond;
  wire cond;
  input [583:0] iffalse;
  wire [583:0] iffalse;
  input [583:0] iftrue;
  wire [583:0] iftrue;
  output [583:0] return_output;
  wire [583:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \:16885.read_pipe  = { iffalse, iftrue, cond, 584'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78(cond, \iftrue[data] , \iftrue[valid] , \iffalse[data] , \iffalse[valid] , \return_output[data] , \return_output[valid] );
  wire [438:0] \:12716.read_pipe ;
  input cond;
  wire cond;
  input [144:0] \iffalse[data] ;
  wire [144:0] \iffalse[data] ;
  input \iffalse[valid] ;
  wire \iffalse[valid] ;
  input [144:0] \iftrue[data] ;
  wire [144:0] \iftrue[data] ;
  input \iftrue[valid] ;
  wire \iftrue[valid] ;
  output [144:0] \return_output[data] ;
  wire [144:0] \return_output[data] ;
  output \return_output[valid] ;
  wire \return_output[valid] ;
  assign { \return_output[valid] , \return_output[data]  } = cond ? { \iftrue[valid] , \iftrue[data]  } : { \iffalse[valid] , \iffalse[data]  };
  assign \:12716.read_pipe  = { \iffalse[valid] , \iffalse[data] , \iftrue[valid] , \iftrue[data] , cond, 146'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_axis512_t_axis512_t_0clk_de264c78(cond, \iftrue[tdata] , \iftrue[tkeep] , \iftrue[tlast] , \iffalse[tdata] , \iffalse[tkeep] , \iffalse[tlast] , \return_output[tdata] , \return_output[tkeep] , \return_output[tlast] );
  wire [1731:0] \:12203.read_pipe ;
  input cond;
  wire cond;
  input [511:0] \iffalse[tdata] ;
  wire [511:0] \iffalse[tdata] ;
  input [63:0] \iffalse[tkeep] ;
  wire [63:0] \iffalse[tkeep] ;
  input \iffalse[tlast] ;
  wire \iffalse[tlast] ;
  input [511:0] \iftrue[tdata] ;
  wire [511:0] \iftrue[tdata] ;
  input [63:0] \iftrue[tkeep] ;
  wire [63:0] \iftrue[tkeep] ;
  input \iftrue[tlast] ;
  wire \iftrue[tlast] ;
  output [511:0] \return_output[tdata] ;
  wire [511:0] \return_output[tdata] ;
  output [63:0] \return_output[tkeep] ;
  wire [63:0] \return_output[tkeep] ;
  output \return_output[tlast] ;
  wire \return_output[tlast] ;
  assign { \return_output[tlast] , \return_output[tkeep] , \return_output[tdata]  } = cond ? { \iftrue[tlast] , \iftrue[tkeep] , \iftrue[tdata]  } : { \iffalse[tlast] , \iffalse[tkeep] , \iffalse[tdata]  };
  assign \:12203.read_pipe  = { \iffalse[tlast] , \iffalse[tkeep] , \iffalse[tdata] , \iftrue[tlast] , \iftrue[tkeep] , \iftrue[tdata] , cond, 577'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78(cond, \iftrue[data] , \iftrue[valid] , \iffalse[data] , \iffalse[valid] , \return_output[data] , \return_output[valid] );
  wire [1734:0] \:12374.read_pipe ;
  input cond;
  wire cond;
  input [576:0] \iffalse[data] ;
  wire [576:0] \iffalse[data] ;
  input \iffalse[valid] ;
  wire \iffalse[valid] ;
  input [576:0] \iftrue[data] ;
  wire [576:0] \iftrue[data] ;
  input \iftrue[valid] ;
  wire \iftrue[valid] ;
  output [576:0] \return_output[data] ;
  wire [576:0] \return_output[data] ;
  output \return_output[valid] ;
  wire \return_output[valid] ;
  assign { \return_output[valid] , \return_output[data]  } = cond ? { \iftrue[valid] , \iftrue[data]  } : { \iffalse[valid] , \iffalse[data]  };
  assign \:12374.read_pipe  = { \iffalse[valid] , \iffalse[data] , \iftrue[valid] , \iftrue[data] , cond, 578'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_chacha20_encrypt_state_t_chacha20_encrypt_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [3:0] \:12225.read_pipe ;
  input cond;
  wire cond;
  input iffalse;
  wire iffalse;
  input iftrue;
  wire iftrue;
  output return_output;
  wire return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \:12225.read_pipe  = { iffalse, iftrue, cond, 1'hx };
endmodule

module mux_uint1_t_poly1305_mac_loop_body_in_t_poly1305_mac_loop_body_in_t_0clk_de264c78(cond, \iftrue[block_bytes] , \iftrue[r] , \iftrue[a] , \iffalse[block_bytes] , \iffalse[r] , \iffalse[a] , \return_output[block_bytes] , \return_output[r] , \return_output[a] );
  wire [2304:0] \:13828.read_pipe ;
  input cond;
  wire cond;
  input [319:0] \iffalse[a] ;
  wire [319:0] \iffalse[a] ;
  input [127:0] \iffalse[block_bytes] ;
  wire [127:0] \iffalse[block_bytes] ;
  input [319:0] \iffalse[r] ;
  wire [319:0] \iffalse[r] ;
  input [319:0] \iftrue[a] ;
  wire [319:0] \iftrue[a] ;
  input [127:0] \iftrue[block_bytes] ;
  wire [127:0] \iftrue[block_bytes] ;
  input [319:0] \iftrue[r] ;
  wire [319:0] \iftrue[r] ;
  output [319:0] \return_output[a] ;
  wire [319:0] \return_output[a] ;
  output [127:0] \return_output[block_bytes] ;
  wire [127:0] \return_output[block_bytes] ;
  output [319:0] \return_output[r] ;
  wire [319:0] \return_output[r] ;
  assign { \return_output[a] , \return_output[r] , \return_output[block_bytes]  } = cond ? { \iftrue[a] , \iftrue[r] , \iftrue[block_bytes]  } : { \iffalse[a] , \iffalse[r] , \iffalse[block_bytes]  };
  assign \:13828.read_pipe  = { \iffalse[a] , \iffalse[r] , \iffalse[block_bytes] , \iftrue[a] , \iftrue[r] , \iftrue[block_bytes] , cond, 768'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [9:0] \:13801.read_pipe ;
  input cond;
  wire cond;
  input [2:0] iffalse;
  wire [2:0] iffalse;
  input [2:0] iftrue;
  wire [2:0] iftrue;
  output [2:0] return_output;
  wire [2:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \:13801.read_pipe  = { iffalse, iftrue, cond, 3'hx };
endmodule

module mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [6:0] \:12738.read_pipe ;
  input cond;
  wire cond;
  input [1:0] iffalse;
  wire [1:0] iffalse;
  input [1:0] iftrue;
  wire [1:0] iftrue;
  output [1:0] return_output;
  wire [1:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \:12738.read_pipe  = { iffalse, iftrue, cond, 2'hx };
endmodule

module mux_uint1_t_u320_t_u320_t_0clk_de264c78(cond, \iftrue[limbs] , \iffalse[limbs] , \return_output[limbs] );
  wire [960:0] \:13753.read_pipe ;
  input cond;
  wire cond;
  input [319:0] \iffalse[limbs] ;
  wire [319:0] \iffalse[limbs] ;
  input [319:0] \iftrue[limbs] ;
  wire [319:0] \iftrue[limbs] ;
  output [319:0] \return_output[limbs] ;
  wire [319:0] \return_output[limbs] ;
  assign \return_output[limbs]  = cond ? \iftrue[limbs]  : \iffalse[limbs] ;
  assign \:13753.read_pipe  = { \iffalse[limbs] , \iftrue[limbs] , cond, 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78(cond, \iftrue[data] , \iftrue[valid] , \iffalse[data] , \iffalse[valid] , \return_output[data] , \return_output[valid] );
  wire [387:0] \:13779.read_pipe ;
  input cond;
  wire cond;
  input [127:0] \iffalse[data] ;
  wire [127:0] \iffalse[data] ;
  input \iffalse[valid] ;
  wire \iffalse[valid] ;
  input [127:0] \iftrue[data] ;
  wire [127:0] \iftrue[data] ;
  input \iftrue[valid] ;
  wire \iftrue[valid] ;
  output [127:0] \return_output[data] ;
  wire [127:0] \return_output[data] ;
  output \return_output[valid] ;
  wire \return_output[valid] ;
  assign { \return_output[valid] , \return_output[data]  } = cond ? { \iftrue[valid] , \iftrue[data]  } : { \iffalse[valid] , \iffalse[data]  };
  assign \:13779.read_pipe  = { \iffalse[valid] , \iffalse[data] , \iftrue[valid] , \iftrue[data] , cond, 129'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint16_t_uint16_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [48:0] \:11595.read_pipe ;
  input cond;
  wire cond;
  input [15:0] iffalse;
  wire [15:0] iffalse;
  input [15:0] iftrue;
  wire [15:0] iftrue;
  output [15:0] return_output;
  wire [15:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \:11595.read_pipe  = { iffalse, iftrue, cond, 16'hxxxx };
endmodule

module mux_uint1_t_uint1_t_16_uint1_t_16_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [48:0] \:16424.read_pipe ;
  input cond;
  wire cond;
  input [15:0] iffalse;
  wire [15:0] iffalse;
  input [15:0] iftrue;
  wire [15:0] iftrue;
  output [15:0] return_output;
  wire [15:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \:16424.read_pipe  = { iffalse, iftrue, cond, 16'hxxxx };
endmodule

module mux_uint1_t_uint1_t_64_uint1_t_64_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [192:0] \:12269.read_pipe ;
  input cond;
  wire cond;
  input [63:0] iffalse;
  wire [63:0] iffalse;
  input [63:0] iftrue;
  wire [63:0] iftrue;
  output [63:0] return_output;
  wire [63:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \:12269.read_pipe  = { iffalse, iftrue, cond, 64'hxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint1_t_uint1_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [3:0] \:12176.read_pipe ;
  input cond;
  wire cond;
  input iffalse;
  wire iffalse;
  input iftrue;
  wire iftrue;
  output return_output;
  wire return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \:12176.read_pipe  = { iffalse, iftrue, cond, 1'hx };
endmodule

module mux_uint1_t_uint1_t_uint1_t_1clk_3d622860(clk, cond, iftrue, iffalse, return_output);
  wire [3:0] \:20055.read_pipe ;
  input clk;
  wire clk;
  input cond;
  wire cond;
  input iffalse;
  wire iffalse;
  input iftrue;
  wire iftrue;
  wire [7:0] manual_registers;
  (* unused_bits = "0 1 2 3" *)
  reg [7:0] manual_registers_r;
  output return_output;
  wire return_output;
  assign manual_registers[4] = cond ? iftrue : iffalse;
  always @(posedge clk)
    manual_registers_r <= { iffalse, iftrue, cond, manual_registers[4], manual_registers_r[7:4] };
  assign \:20055.read_pipe  = manual_registers_r[7:4];
  assign { manual_registers[7:5], manual_registers[3:0] } = { iffalse, iftrue, cond, manual_registers_r[7:4] };
  assign return_output = manual_registers_r[4];
endmodule

module mux_uint1_t_uint1_t_uint1_t_1clk_5adf887d(clk, cond, iftrue, iffalse, return_output);
  wire [3:0] \:20493.read_pipe ;
  input clk;
  wire clk;
  input cond;
  wire cond;
  input iffalse;
  wire iffalse;
  input iftrue;
  wire iftrue;
  wire [7:0] manual_registers;
  (* unused_bits = "0 1 2 3" *)
  wire [7:0] manual_registers_r;
  output return_output;
  wire return_output;
  reg [6:0] _0_;
  always @(posedge clk)
    _0_ <= { iffalse, iftrue, cond, manual_registers_r[7:5], return_output };
  assign { manual_registers_r[7:5], manual_registers_r[3:0] } = _0_;
  assign return_output = manual_registers_r[5] ? manual_registers_r[6] : manual_registers_r[7];
  assign \:20493.read_pipe  = { manual_registers_r[7:5], 1'hx };
  assign manual_registers = { iffalse, iftrue, cond, 1'hx, manual_registers_r[7:5], return_output };
  assign manual_registers_r[4] = 1'hx;
endmodule

module mux_uint1_t_uint256_t_stream_t_uint256_t_stream_t_0clk_de264c78(cond, \iftrue[data] , \iftrue[valid] , \iffalse[data] , \iffalse[valid] , \return_output[data] , \return_output[valid] );
  wire [771:0] \:12348.read_pipe ;
  input cond;
  wire cond;
  input [255:0] \iffalse[data] ;
  wire [255:0] \iffalse[data] ;
  input \iffalse[valid] ;
  wire \iffalse[valid] ;
  input [255:0] \iftrue[data] ;
  wire [255:0] \iftrue[data] ;
  input \iftrue[valid] ;
  wire \iftrue[valid] ;
  output [255:0] \return_output[data] ;
  wire [255:0] \return_output[data] ;
  output \return_output[valid] ;
  wire \return_output[valid] ;
  assign { \return_output[valid] , \return_output[data]  } = cond ? { \iftrue[valid] , \iftrue[data]  } : { \iffalse[valid] , \iffalse[data]  };
  assign \:12348.read_pipe  = { \iffalse[valid] , \iffalse[data] , \iftrue[valid] , \iftrue[data] , cond, 257'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint32_t_uint32_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [96:0] \:12154.read_pipe ;
  input cond;
  wire cond;
  input [31:0] iffalse;
  wire [31:0] iffalse;
  input [31:0] iftrue;
  wire [31:0] iftrue;
  output [31:0] return_output;
  wire [31:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \:12154.read_pipe  = { iffalse, iftrue, cond, 32'hxxxxxxxx };
endmodule

module mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0(clk, cond, iftrue, iffalse, return_output);
  wire [96:0] \:23287.read_pipe ;
  input clk;
  wire clk;
  input cond;
  wire cond;
  input [31:0] iffalse;
  wire [31:0] iffalse;
  input [31:0] iftrue;
  wire [31:0] iftrue;
  wire [193:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96" *)
  wire [193:0] manual_registers_r;
  output [31:0] return_output;
  wire [31:0] return_output;
  reg [161:0] _0_;
  always @(posedge clk)
    _0_ <= { iffalse, iftrue, cond, manual_registers_r[193:129], return_output };
  assign { manual_registers_r[193:129], manual_registers_r[96:0] } = _0_;
  assign return_output = manual_registers_r[129] ? manual_registers_r[161:130] : manual_registers_r[193:162];
  assign \:23287.read_pipe  = { manual_registers_r[193:129], 32'hxxxxxxxx };
  assign manual_registers = { iffalse, iftrue, cond, 32'hxxxxxxxx, manual_registers_r[193:129], return_output };
  assign manual_registers_r[128:97] = 32'hxxxxxxxx;
endmodule

module mux_uint1_t_uint64_t_uint64_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [192:0] \:20032.read_pipe ;
  input cond;
  wire cond;
  input [63:0] iffalse;
  wire [63:0] iffalse;
  input [63:0] iftrue;
  wire [63:0] iftrue;
  output [63:0] return_output;
  wire [63:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \:20032.read_pipe  = { iffalse, iftrue, cond, 64'hxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint8_t_32_uint8_t_32_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [768:0] \:12760.read_pipe ;
  input cond;
  wire cond;
  input [255:0] iffalse;
  wire [255:0] iffalse;
  input [255:0] iftrue;
  wire [255:0] iftrue;
  output [255:0] return_output;
  wire [255:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \:12760.read_pipe  = { iffalse, iftrue, cond, 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint8_t_64_uint8_t_64_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [1536:0] \:12247.read_pipe ;
  input cond;
  wire cond;
  input [511:0] iffalse;
  wire [511:0] iffalse;
  input [511:0] iftrue;
  wire [511:0] iftrue;
  output [511:0] return_output;
  wire [511:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \:12247.read_pipe  = { iffalse, iftrue, cond, 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint8_t_uint8_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [24:0] \:12841.read_pipe ;
  input cond;
  wire cond;
  input [7:0] iffalse;
  wire [7:0] iffalse;
  input [7:0] iftrue;
  wire [7:0] iftrue;
  output [7:0] return_output;
  wire [7:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \:12841.read_pipe  = { iffalse, iftrue, cond, 8'hxx };
endmodule

module pipelinec_fifo_fwft_577_6(clk, valid_in, data_in, ready_in, ready_out, valid_out, data_out);
  wire [576:0] _000_;
  wire [6:0] _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire [6:0] _007_;
  wire [6:0] _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire [6:0] _013_;
  wire [6:0] _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire [576:0] _116_;
  wire [576:0] _117_;
  wire [576:0] _118_;
  wire [576:0] _119_;
  wire [576:0] _120_;
  wire [576:0] _121_;
  wire [576:0] _122_;
  wire [576:0] _123_;
  wire [576:0] _124_;
  wire [576:0] _125_;
  wire [576:0] _126_;
  wire [576:0] _127_;
  wire [576:0] _128_;
  wire [576:0] _129_;
  wire [576:0] _130_;
  wire [576:0] _131_;
  wire [576:0] _132_;
  wire [576:0] _133_;
  wire [576:0] _134_;
  wire [576:0] _135_;
  wire [576:0] _136_;
  wire [576:0] _137_;
  wire [576:0] _138_;
  wire [576:0] _139_;
  wire [576:0] _140_;
  wire [576:0] _141_;
  wire [576:0] _142_;
  wire [576:0] _143_;
  wire [576:0] _144_;
  wire [576:0] _145_;
  wire [576:0] _146_;
  wire [576:0] _147_;
  wire [576:0] _148_;
  wire [576:0] _149_;
  wire [576:0] _150_;
  wire [576:0] _151_;
  wire [576:0] _152_;
  wire [576:0] _153_;
  wire [576:0] _154_;
  wire [576:0] _155_;
  wire [576:0] _156_;
  wire [576:0] _157_;
  wire [576:0] _158_;
  wire [576:0] _159_;
  wire [576:0] _160_;
  wire [576:0] _161_;
  wire [576:0] _162_;
  wire [576:0] _163_;
  wire [576:0] _164_;
  wire [576:0] _165_;
  wire [576:0] _166_;
  wire [576:0] _167_;
  wire [576:0] _168_;
  wire [576:0] _169_;
  wire [576:0] _170_;
  wire [576:0] _171_;
  wire [576:0] _172_;
  wire [576:0] _173_;
  wire [576:0] _174_;
  wire [576:0] _175_;
  wire [576:0] _176_;
  wire [576:0] _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  input clk;
  wire clk;
  input [576:0] data_in;
  wire [576:0] data_in;
  output [576:0] data_out;
  reg [576:0] data_out;
  wire [576:0] data_out_pipe;
  wire [576:0] data_out_pipe_reg;
  wire empty;
  wire full;
  reg [576:0] \mem[0]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[10]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[11]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[12]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[13]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[14]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[15]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[16]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[17]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[18]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[19]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[1]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[20]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[21]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[22]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[23]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[24]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[25]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[26]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[27]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[28]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[29]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[2]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[30]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[31]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[32]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[33]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[34]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[35]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[36]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[37]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[38]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[39]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[3]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[40]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[41]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[42]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[43]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[44]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[45]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[46]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[47]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[48]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[49]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[4]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[50]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[51]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[52]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[53]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[54]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[55]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[56]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[57]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[58]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[59]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[5]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[60]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[61]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[62]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[63]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[6]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[7]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[8]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[9]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire pipe_ready;
  reg por = 1'h1;
  reg [6:0] rd_ptr_reg = 7'h00;
  input ready_in;
  wire ready_in;
  output ready_out;
  wire ready_out;
  wire ready_out_internal;
  input valid_in;
  wire valid_in;
  output valid_out;
  wire valid_out;
  wire valid_out_pipe;
  reg valid_out_pipe_reg = 1'h0;
  reg [6:0] wr_ptr_reg = 7'h00;
  always @(posedge clk)
    if (_021_) data_out <= _000_;
  always @(posedge clk)
    if (por) wr_ptr_reg <= 7'h00;
    else if (_006_) wr_ptr_reg <= _008_;
  always @(posedge clk)
    if (por) rd_ptr_reg <= 7'h00;
    else if (_016_) rd_ptr_reg <= _014_;
  always @(posedge clk)
    if (por) valid_out_pipe_reg <= 1'h0;
    else if (_020_) valid_out_pipe_reg <= _017_;
  always @(posedge clk)
    if (_241_) \mem[9]  <= data_in;
  always @(posedge clk)
    if (_240_) \mem[8]  <= data_in;
  always @(posedge clk)
    if (_239_) \mem[7]  <= data_in;
  always @(posedge clk)
    if (_238_) \mem[6]  <= data_in;
  always @(posedge clk)
    if (_237_) \mem[63]  <= data_in;
  always @(posedge clk)
    if (_236_) \mem[62]  <= data_in;
  always @(posedge clk)
    if (_235_) \mem[61]  <= data_in;
  always @(posedge clk)
    if (_234_) \mem[60]  <= data_in;
  always @(posedge clk)
    if (_233_) \mem[5]  <= data_in;
  always @(posedge clk)
    if (_232_) \mem[59]  <= data_in;
  always @(posedge clk)
    if (_231_) \mem[58]  <= data_in;
  always @(posedge clk)
    if (_230_) \mem[57]  <= data_in;
  always @(posedge clk)
    if (_229_) \mem[56]  <= data_in;
  always @(posedge clk)
    if (_228_) \mem[55]  <= data_in;
  always @(posedge clk)
    if (_227_) \mem[54]  <= data_in;
  always @(posedge clk)
    if (_226_) \mem[53]  <= data_in;
  always @(posedge clk)
    if (_225_) \mem[52]  <= data_in;
  always @(posedge clk)
    if (_224_) \mem[51]  <= data_in;
  always @(posedge clk)
    if (_223_) \mem[50]  <= data_in;
  always @(posedge clk)
    if (_222_) \mem[4]  <= data_in;
  always @(posedge clk)
    if (_221_) \mem[49]  <= data_in;
  always @(posedge clk)
    if (_220_) \mem[48]  <= data_in;
  always @(posedge clk)
    if (_219_) \mem[47]  <= data_in;
  always @(posedge clk)
    if (_218_) \mem[46]  <= data_in;
  always @(posedge clk)
    if (_217_) \mem[45]  <= data_in;
  always @(posedge clk)
    if (_216_) \mem[44]  <= data_in;
  always @(posedge clk)
    if (_215_) \mem[43]  <= data_in;
  always @(posedge clk)
    if (_214_) \mem[42]  <= data_in;
  always @(posedge clk)
    if (_213_) \mem[41]  <= data_in;
  always @(posedge clk)
    if (_212_) \mem[40]  <= data_in;
  always @(posedge clk)
    if (_211_) \mem[3]  <= data_in;
  always @(posedge clk)
    if (_210_) \mem[39]  <= data_in;
  always @(posedge clk)
    if (_209_) \mem[38]  <= data_in;
  always @(posedge clk)
    if (_208_) \mem[37]  <= data_in;
  always @(posedge clk)
    if (_207_) \mem[36]  <= data_in;
  always @(posedge clk)
    if (_206_) \mem[35]  <= data_in;
  always @(posedge clk)
    if (_205_) \mem[34]  <= data_in;
  always @(posedge clk)
    if (_204_) \mem[33]  <= data_in;
  always @(posedge clk)
    if (_203_) \mem[32]  <= data_in;
  always @(posedge clk)
    if (_202_) \mem[31]  <= data_in;
  always @(posedge clk)
    if (_201_) \mem[30]  <= data_in;
  always @(posedge clk)
    if (_200_) \mem[2]  <= data_in;
  always @(posedge clk)
    if (_199_) \mem[29]  <= data_in;
  always @(posedge clk)
    if (_198_) \mem[28]  <= data_in;
  always @(posedge clk)
    if (_197_) \mem[27]  <= data_in;
  always @(posedge clk)
    if (_196_) \mem[26]  <= data_in;
  always @(posedge clk)
    if (_195_) \mem[25]  <= data_in;
  always @(posedge clk)
    if (_194_) \mem[24]  <= data_in;
  always @(posedge clk)
    if (_193_) \mem[23]  <= data_in;
  always @(posedge clk)
    if (_192_) \mem[22]  <= data_in;
  always @(posedge clk)
    if (_191_) \mem[21]  <= data_in;
  always @(posedge clk)
    if (_190_) \mem[20]  <= data_in;
  always @(posedge clk)
    if (_189_) \mem[1]  <= data_in;
  always @(posedge clk)
    if (_188_) \mem[19]  <= data_in;
  always @(posedge clk)
    if (_187_) \mem[18]  <= data_in;
  always @(posedge clk)
    if (_186_) \mem[17]  <= data_in;
  always @(posedge clk)
    if (_185_) \mem[16]  <= data_in;
  always @(posedge clk)
    if (_184_) \mem[15]  <= data_in;
  always @(posedge clk)
    if (_183_) \mem[14]  <= data_in;
  always @(posedge clk)
    if (_182_) \mem[13]  <= data_in;
  always @(posedge clk)
    if (_181_) \mem[12]  <= data_in;
  always @(posedge clk)
    if (_180_) \mem[11]  <= data_in;
  always @(posedge clk)
    if (_179_) \mem[10]  <= data_in;
  always @(posedge clk)
    if (_178_) \mem[0]  <= data_in;
  assign _110_ = ~ wr_ptr_reg[0];
  assign _111_ = ~ wr_ptr_reg[1];
  assign _112_ = ~ wr_ptr_reg[2];
  assign _113_ = ~ wr_ptr_reg[3];
  assign _114_ = ~ wr_ptr_reg[4];
  assign _115_ = ~ wr_ptr_reg[5];
  assign _022_ = _111_ & _112_;
  assign _023_ = _110_ & _022_;
  assign _024_ = _114_ & _115_;
  assign _025_ = _113_ & _024_;
  assign _026_ = _023_ & _025_;
  assign _027_ = wr_ptr_reg[0] & _022_;
  assign _028_ = _027_ & _025_;
  assign _029_ = wr_ptr_reg[1] & _112_;
  assign _030_ = _110_ & _029_;
  assign _031_ = _030_ & _025_;
  assign _032_ = wr_ptr_reg[0] & _029_;
  assign _033_ = _032_ & _025_;
  assign _034_ = _111_ & wr_ptr_reg[2];
  assign _035_ = _110_ & _034_;
  assign _036_ = _035_ & _025_;
  assign _037_ = wr_ptr_reg[0] & _034_;
  assign _038_ = _037_ & _025_;
  assign _039_ = wr_ptr_reg[1] & wr_ptr_reg[2];
  assign _040_ = _110_ & _039_;
  assign _041_ = _040_ & _025_;
  assign _042_ = wr_ptr_reg[0] & _039_;
  assign _043_ = _042_ & _025_;
  assign _044_ = wr_ptr_reg[3] & _024_;
  assign _045_ = _023_ & _044_;
  assign _046_ = _027_ & _044_;
  assign _047_ = _030_ & _044_;
  assign _048_ = _032_ & _044_;
  assign _049_ = _035_ & _044_;
  assign _050_ = _037_ & _044_;
  assign _051_ = _040_ & _044_;
  assign _052_ = _042_ & _044_;
  assign _053_ = wr_ptr_reg[4] & _115_;
  assign _054_ = _113_ & _053_;
  assign _055_ = _023_ & _054_;
  assign _056_ = _027_ & _054_;
  assign _057_ = _030_ & _054_;
  assign _058_ = _032_ & _054_;
  assign _059_ = _035_ & _054_;
  assign _060_ = _037_ & _054_;
  assign _061_ = _040_ & _054_;
  assign _062_ = _042_ & _054_;
  assign _063_ = wr_ptr_reg[3] & _053_;
  assign _064_ = _023_ & _063_;
  assign _065_ = _027_ & _063_;
  assign _066_ = _030_ & _063_;
  assign _067_ = _032_ & _063_;
  assign _068_ = _035_ & _063_;
  assign _069_ = _037_ & _063_;
  assign _070_ = _040_ & _063_;
  assign _071_ = _042_ & _063_;
  assign _072_ = _114_ & wr_ptr_reg[5];
  assign _073_ = _113_ & _072_;
  assign _074_ = _023_ & _073_;
  assign _075_ = _027_ & _073_;
  assign _076_ = _030_ & _073_;
  assign _077_ = _032_ & _073_;
  assign _078_ = _035_ & _073_;
  assign _079_ = _037_ & _073_;
  assign _080_ = _040_ & _073_;
  assign _081_ = _042_ & _073_;
  assign _082_ = wr_ptr_reg[3] & _072_;
  assign _083_ = _023_ & _082_;
  assign _084_ = _027_ & _082_;
  assign _085_ = _030_ & _082_;
  assign _086_ = _032_ & _082_;
  assign _087_ = _035_ & _082_;
  assign _088_ = _037_ & _082_;
  assign _089_ = _040_ & _082_;
  assign _090_ = _042_ & _082_;
  assign _091_ = wr_ptr_reg[4] & wr_ptr_reg[5];
  assign _092_ = _113_ & _091_;
  assign _093_ = _023_ & _092_;
  assign _094_ = _027_ & _092_;
  assign _095_ = _030_ & _092_;
  assign _096_ = _032_ & _092_;
  assign _097_ = _035_ & _092_;
  assign _098_ = _037_ & _092_;
  assign _099_ = _040_ & _092_;
  assign _100_ = _042_ & _092_;
  assign _101_ = wr_ptr_reg[3] & _091_;
  assign _102_ = _023_ & _101_;
  assign _103_ = _027_ & _101_;
  assign _104_ = _030_ & _101_;
  assign _105_ = _032_ & _101_;
  assign _106_ = _035_ & _101_;
  assign _107_ = _037_ & _101_;
  assign _108_ = _040_ & _101_;
  assign _109_ = _042_ & _101_;
  assign _019_ = | { por, _011_ };
  assign _005_ = ~ por;
  assign _020_ = | { _011_, ready_in };
  assign _021_ = & { _019_, _005_ };
  assign _001_[6] = ~ rd_ptr_reg[6];
  assign _000_ = rd_ptr_reg[5] ? _117_ : _116_;
  assign _116_ = rd_ptr_reg[4] ? _119_ : _118_;
  assign _117_ = rd_ptr_reg[4] ? _121_ : _120_;
  assign _118_ = rd_ptr_reg[3] ? _123_ : _122_;
  assign _119_ = rd_ptr_reg[3] ? _125_ : _124_;
  assign _120_ = rd_ptr_reg[3] ? _127_ : _126_;
  assign _121_ = rd_ptr_reg[3] ? _129_ : _128_;
  assign _122_ = rd_ptr_reg[2] ? _131_ : _130_;
  assign _123_ = rd_ptr_reg[2] ? _133_ : _132_;
  assign _124_ = rd_ptr_reg[2] ? _135_ : _134_;
  assign _125_ = rd_ptr_reg[2] ? _137_ : _136_;
  assign _126_ = rd_ptr_reg[2] ? _139_ : _138_;
  assign _127_ = rd_ptr_reg[2] ? _141_ : _140_;
  assign _128_ = rd_ptr_reg[2] ? _143_ : _142_;
  assign _129_ = rd_ptr_reg[2] ? _145_ : _144_;
  assign _130_ = rd_ptr_reg[1] ? _147_ : _146_;
  assign _140_ = rd_ptr_reg[1] ? _149_ : _148_;
  assign _141_ = rd_ptr_reg[1] ? _151_ : _150_;
  assign _142_ = rd_ptr_reg[1] ? _153_ : _152_;
  assign _143_ = rd_ptr_reg[1] ? _155_ : _154_;
  assign _144_ = rd_ptr_reg[1] ? _157_ : _156_;
  assign _145_ = rd_ptr_reg[1] ? _159_ : _158_;
  assign _131_ = rd_ptr_reg[1] ? _161_ : _160_;
  assign _132_ = rd_ptr_reg[1] ? _163_ : _162_;
  assign _133_ = rd_ptr_reg[1] ? _165_ : _164_;
  assign _134_ = rd_ptr_reg[1] ? _167_ : _166_;
  assign _135_ = rd_ptr_reg[1] ? _169_ : _168_;
  assign _136_ = rd_ptr_reg[1] ? _171_ : _170_;
  assign _137_ = rd_ptr_reg[1] ? _173_ : _172_;
  assign _138_ = rd_ptr_reg[1] ? _175_ : _174_;
  assign _139_ = rd_ptr_reg[1] ? _177_ : _176_;
  assign _146_ = rd_ptr_reg[0] ? \mem[1]  : \mem[0] ;
  assign _168_ = rd_ptr_reg[0] ? \mem[21]  : \mem[20] ;
  assign _169_ = rd_ptr_reg[0] ? \mem[23]  : \mem[22] ;
  assign _170_ = rd_ptr_reg[0] ? \mem[25]  : \mem[24] ;
  assign _171_ = rd_ptr_reg[0] ? \mem[27]  : \mem[26] ;
  assign _172_ = rd_ptr_reg[0] ? \mem[29]  : \mem[28] ;
  assign _173_ = rd_ptr_reg[0] ? \mem[31]  : \mem[30] ;
  assign _174_ = rd_ptr_reg[0] ? \mem[33]  : \mem[32] ;
  assign _175_ = rd_ptr_reg[0] ? \mem[35]  : \mem[34] ;
  assign _176_ = rd_ptr_reg[0] ? \mem[37]  : \mem[36] ;
  assign _177_ = rd_ptr_reg[0] ? \mem[39]  : \mem[38] ;
  assign _147_ = rd_ptr_reg[0] ? \mem[3]  : \mem[2] ;
  assign _148_ = rd_ptr_reg[0] ? \mem[41]  : \mem[40] ;
  assign _149_ = rd_ptr_reg[0] ? \mem[43]  : \mem[42] ;
  assign _150_ = rd_ptr_reg[0] ? \mem[45]  : \mem[44] ;
  assign _151_ = rd_ptr_reg[0] ? \mem[47]  : \mem[46] ;
  assign _152_ = rd_ptr_reg[0] ? \mem[49]  : \mem[48] ;
  assign _153_ = rd_ptr_reg[0] ? \mem[51]  : \mem[50] ;
  assign _154_ = rd_ptr_reg[0] ? \mem[53]  : \mem[52] ;
  assign _155_ = rd_ptr_reg[0] ? \mem[55]  : \mem[54] ;
  assign _156_ = rd_ptr_reg[0] ? \mem[57]  : \mem[56] ;
  assign _157_ = rd_ptr_reg[0] ? \mem[59]  : \mem[58] ;
  assign _160_ = rd_ptr_reg[0] ? \mem[5]  : \mem[4] ;
  assign _158_ = rd_ptr_reg[0] ? \mem[61]  : \mem[60] ;
  assign _159_ = rd_ptr_reg[0] ? \mem[63]  : \mem[62] ;
  assign _161_ = rd_ptr_reg[0] ? \mem[7]  : \mem[6] ;
  assign _162_ = rd_ptr_reg[0] ? \mem[9]  : \mem[8] ;
  assign _163_ = rd_ptr_reg[0] ? \mem[11]  : \mem[10] ;
  assign _164_ = rd_ptr_reg[0] ? \mem[13]  : \mem[12] ;
  assign _165_ = rd_ptr_reg[0] ? \mem[15]  : \mem[14] ;
  assign _166_ = rd_ptr_reg[0] ? \mem[17]  : \mem[16] ;
  assign _167_ = rd_ptr_reg[0] ? \mem[19]  : \mem[18] ;
  assign _178_ = _026_ & _018_;
  assign _179_ = _047_ & _018_;
  assign _180_ = _048_ & _018_;
  assign _181_ = _049_ & _018_;
  assign _182_ = _050_ & _018_;
  assign _183_ = _051_ & _018_;
  assign _184_ = _052_ & _018_;
  assign _185_ = _055_ & _018_;
  assign _186_ = _056_ & _018_;
  assign _187_ = _057_ & _018_;
  assign _188_ = _058_ & _018_;
  assign _189_ = _028_ & _018_;
  assign _190_ = _059_ & _018_;
  assign _191_ = _060_ & _018_;
  assign _192_ = _061_ & _018_;
  assign _193_ = _062_ & _018_;
  assign _194_ = _064_ & _018_;
  assign _195_ = _065_ & _018_;
  assign _196_ = _066_ & _018_;
  assign _197_ = _067_ & _018_;
  assign _198_ = _068_ & _018_;
  assign _199_ = _069_ & _018_;
  assign _200_ = _031_ & _018_;
  assign _201_ = _070_ & _018_;
  assign _202_ = _071_ & _018_;
  assign _203_ = _074_ & _018_;
  assign _204_ = _075_ & _018_;
  assign _205_ = _076_ & _018_;
  assign _206_ = _077_ & _018_;
  assign _207_ = _078_ & _018_;
  assign _208_ = _079_ & _018_;
  assign _209_ = _080_ & _018_;
  assign _210_ = _081_ & _018_;
  assign _211_ = _033_ & _018_;
  assign _212_ = _083_ & _018_;
  assign _213_ = _084_ & _018_;
  assign _214_ = _085_ & _018_;
  assign _215_ = _086_ & _018_;
  assign _216_ = _087_ & _018_;
  assign _217_ = _088_ & _018_;
  assign _218_ = _089_ & _018_;
  assign _219_ = _090_ & _018_;
  assign _220_ = _093_ & _018_;
  assign _221_ = _094_ & _018_;
  assign _222_ = _036_ & _018_;
  assign _223_ = _095_ & _018_;
  assign _224_ = _096_ & _018_;
  assign _225_ = _097_ & _018_;
  assign _226_ = _098_ & _018_;
  assign _227_ = _099_ & _018_;
  assign _228_ = _100_ & _018_;
  assign _229_ = _102_ & _018_;
  assign _230_ = _103_ & _018_;
  assign _231_ = _104_ & _018_;
  assign _232_ = _105_ & _018_;
  assign _233_ = _038_ & _018_;
  assign _234_ = _106_ & _018_;
  assign _235_ = _107_ & _018_;
  assign _236_ = _108_ & _018_;
  assign _237_ = _109_ & _018_;
  assign _238_ = _041_ & _018_;
  assign _239_ = _043_ & _018_;
  assign _240_ = _045_ & _018_;
  assign _241_ = _046_ & _018_;
  assign _002_ = wr_ptr_reg == { _001_[6], rd_ptr_reg[5:0] };
  assign full = _002_ ? 1'h1 : 1'h0;
  assign _003_ = wr_ptr_reg == rd_ptr_reg;
  assign empty = _003_ ? 1'h1 : 1'h0;
  assign _004_ = ~ full;
  assign ready_out_internal = _004_ & _005_;
  assign _006_ = valid_in & ready_out_internal;
  assign _007_ = wr_ptr_reg + 7'h01;
  assign _008_ = _006_ ? _007_ : 7'hxx;
  assign _009_ = ready_in ? 1'h0 : 1'hx;
  assign _010_ = ~ valid_out_pipe_reg;
  assign _011_ = ready_in | _010_;
  assign _012_ = ~ empty;
  assign _013_ = rd_ptr_reg + 7'h01;
  assign _014_ = _016_ ? _013_ : 7'hxx;
  assign _015_ = empty ? 1'h0 : 1'h1;
  assign _016_ = _012_ & _011_;
  assign _017_ = _011_ ? _015_ : _009_;
  assign _018_ = _005_ & _006_;
  always @(posedge clk)
    por <= 1'h0;
  assign _001_[5:0] = rd_ptr_reg[5:0];
  assign data_out_pipe = data_out;
  assign data_out_pipe_reg = data_out;
  assign pipe_ready = 1'h1;
  assign ready_out = ready_out_internal;
  assign valid_out = valid_out_pipe_reg;
  assign valid_out_pipe = valid_out_pipe_reg;
endmodule

module poly1305_mac_0clk_caa1d5f6(clk, clock_enable, \global_to_module[poly1305_mac_key] , \global_to_module[poly1305_mac_data_in] , \global_to_module[poly1305_pipeline_out_valid] , \global_to_module[poly1305_pipeline_out] , \global_to_module[poly1305_mac_auth_tag_ready] , \module_to_global[poly1305_mac_key_ready] , \module_to_global[poly1305_mac_data_in_ready] , \module_to_global[poly1305_mac_auth_tag] , \module_to_global[poly1305_pipeline_in] , \module_to_global[poly1305_pipeline_in_valid] );
  wire [2:0] _0_;
  wire _1_;
  wire [319:0] _2_;
  wire [319:0] _3_;
  wire [319:0] _4_;
  wire [319:0] a;
  wire a_mux_poly1305_mac_c_l100_c9_a931_cond;
  wire [319:0] a_mux_poly1305_mac_c_l100_c9_a931_iffalse;
  wire [319:0] a_mux_poly1305_mac_c_l100_c9_a931_iftrue;
  wire [319:0] a_mux_poly1305_mac_c_l100_c9_a931_return_output;
  wire a_mux_poly1305_mac_c_l102_c5_38b0_cond;
  reg [319:0] a_mux_poly1305_mac_c_l102_c5_38b0_iffalse = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [319:0] a_mux_poly1305_mac_c_l102_c5_38b0_iftrue;
  wire [319:0] a_mux_poly1305_mac_c_l102_c5_38b0_return_output;
  wire a_mux_poly1305_mac_c_l114_c9_c90f_cond;
  wire [319:0] a_mux_poly1305_mac_c_l114_c9_c90f_iffalse;
  wire [319:0] a_mux_poly1305_mac_c_l114_c9_c90f_iftrue;
  wire [319:0] a_mux_poly1305_mac_c_l114_c9_c90f_return_output;
  wire a_mux_poly1305_mac_c_l58_c3_0fe9_cond;
  wire [319:0] a_mux_poly1305_mac_c_l58_c3_0fe9_iffalse;
  wire [319:0] a_mux_poly1305_mac_c_l58_c3_0fe9_iftrue;
  wire [319:0] a_mux_poly1305_mac_c_l58_c3_0fe9_return_output;
  wire a_mux_poly1305_mac_c_l86_c9_b34b_cond;
  wire [319:0] a_mux_poly1305_mac_c_l86_c9_b34b_iffalse;
  wire [319:0] a_mux_poly1305_mac_c_l86_c9_b34b_iftrue;
  wire [319:0] a_mux_poly1305_mac_c_l86_c9_b34b_return_output;
  wire bin_op_and_poly1305_mac_c_l126_c8_c00f_left;
  wire bin_op_and_poly1305_mac_c_l126_c8_c00f_return_output;
  wire bin_op_and_poly1305_mac_c_l126_c8_c00f_right;
  wire bin_op_and_poly1305_mac_c_l67_c8_5a41_left;
  wire bin_op_and_poly1305_mac_c_l67_c8_5a41_return_output;
  wire bin_op_and_poly1305_mac_c_l67_c8_5a41_right;
  wire bin_op_and_poly1305_mac_c_l93_c34_e722_left;
  wire bin_op_and_poly1305_mac_c_l93_c34_e722_return_output;
  wire bin_op_and_poly1305_mac_c_l93_c34_e722_right;
  wire bin_op_and_poly1305_mac_c_l97_c8_abd0_left;
  wire bin_op_and_poly1305_mac_c_l97_c8_abd0_return_output;
  wire bin_op_and_poly1305_mac_c_l97_c8_abd0_right;
  reg [2:0] bin_op_eq_poly1305_mac_c_l100_c12_c77a_left = 3'h0;
  wire bin_op_eq_poly1305_mac_c_l100_c12_c77a_return_output;
  wire [2:0] bin_op_eq_poly1305_mac_c_l100_c12_c77a_right;
  wire [2:0] bin_op_eq_poly1305_mac_c_l114_c12_80c6_left;
  wire bin_op_eq_poly1305_mac_c_l114_c12_80c6_return_output;
  wire [2:0] bin_op_eq_poly1305_mac_c_l114_c12_80c6_right;
  wire [2:0] bin_op_eq_poly1305_mac_c_l119_c12_2223_left;
  wire bin_op_eq_poly1305_mac_c_l119_c12_2223_return_output;
  wire [2:0] bin_op_eq_poly1305_mac_c_l119_c12_2223_right;
  wire [2:0] bin_op_eq_poly1305_mac_c_l58_c6_20a8_left;
  wire bin_op_eq_poly1305_mac_c_l58_c6_20a8_return_output;
  wire [2:0] bin_op_eq_poly1305_mac_c_l58_c6_20a8_right;
  wire [2:0] bin_op_eq_poly1305_mac_c_l86_c12_1034_left;
  wire bin_op_eq_poly1305_mac_c_l86_c12_1034_return_output;
  wire [2:0] bin_op_eq_poly1305_mac_c_l86_c12_1034_right;
  wire [319:0] bytes_to_uint320_poly1305_mac_c_l81_c11_0528_return_output;
  wire [319:0] bytes_to_uint320_poly1305_mac_c_l81_c11_0528_src;
  wire [319:0] bytes_to_uint320_poly1305_mac_c_l82_c11_aa44_return_output;
  wire [319:0] bytes_to_uint320_poly1305_mac_c_l82_c11_aa44_src;
  wire [127:0] clamp_poly1305_mac_c_l79_c17_575e_r;
  wire [127:0] clamp_poly1305_mac_c_l79_c17_575e_return_output;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_0_const_sr_0_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_0_const_sr_0_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_10_const_sr_80_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_10_const_sr_80_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_11_const_sr_88_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_11_const_sr_88_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_12_const_sr_96_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_12_const_sr_96_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_13_const_sr_104_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_13_const_sr_104_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_14_const_sr_112_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_14_const_sr_112_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_15_const_sr_120_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_15_const_sr_120_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_16_const_sr_128_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_16_const_sr_128_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_17_const_sr_136_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_17_const_sr_136_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_18_const_sr_144_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_18_const_sr_144_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_19_const_sr_152_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_19_const_sr_152_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_1_const_sr_8_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_1_const_sr_8_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_20_const_sr_160_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_20_const_sr_160_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_21_const_sr_168_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_21_const_sr_168_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_22_const_sr_176_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_22_const_sr_176_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_23_const_sr_184_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_23_const_sr_184_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_24_const_sr_192_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_24_const_sr_192_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_25_const_sr_200_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_25_const_sr_200_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_26_const_sr_208_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_26_const_sr_208_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_27_const_sr_216_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_27_const_sr_216_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_28_const_sr_224_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_28_const_sr_224_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_29_const_sr_232_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_29_const_sr_232_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_2_const_sr_16_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_2_const_sr_16_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_30_const_sr_240_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_30_const_sr_240_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_31_const_sr_248_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_31_const_sr_248_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_3_const_sr_24_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_3_const_sr_24_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_4_const_sr_32_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_4_const_sr_32_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_5_const_sr_40_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_5_const_sr_40_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_6_const_sr_48_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_6_const_sr_48_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_7_const_sr_56_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_7_const_sr_56_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_8_const_sr_64_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_8_const_sr_64_poly1305_mac_c_l69_c162_f0bb_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_9_const_sr_72_poly1305_mac_c_l69_c162_f0bb_return_output;
  wire [255:0] for_poly1305_mac_c_l69_c38_e4fb_iter_9_const_sr_72_poly1305_mac_c_l69_c162_f0bb_x;
  input \global_to_module[poly1305_mac_auth_tag_ready] ;
  wire \global_to_module[poly1305_mac_auth_tag_ready] ;
  input [145:0] \global_to_module[poly1305_mac_data_in] ;
  wire [145:0] \global_to_module[poly1305_mac_data_in] ;
  input [256:0] \global_to_module[poly1305_mac_key] ;
  wire [256:0] \global_to_module[poly1305_mac_key] ;
  input [319:0] \global_to_module[poly1305_pipeline_out] ;
  wire [319:0] \global_to_module[poly1305_pipeline_out] ;
  input \global_to_module[poly1305_pipeline_out_valid] ;
  wire \global_to_module[poly1305_pipeline_out_valid] ;
  wire is_last_block;
  wire is_last_block_mux_poly1305_mac_c_l58_c3_0fe9_cond;
  wire is_last_block_mux_poly1305_mac_c_l58_c3_0fe9_iffalse;
  wire is_last_block_mux_poly1305_mac_c_l58_c3_0fe9_iftrue;
  wire is_last_block_mux_poly1305_mac_c_l58_c3_0fe9_return_output;
  wire is_last_block_mux_poly1305_mac_c_l86_c9_b34b_cond;
  reg is_last_block_mux_poly1305_mac_c_l86_c9_b34b_iffalse = 1'h0;
  wire is_last_block_mux_poly1305_mac_c_l86_c9_b34b_iftrue;
  wire is_last_block_mux_poly1305_mac_c_l86_c9_b34b_return_output;
  output [128:0] \module_to_global[poly1305_mac_auth_tag] ;
  wire [128:0] \module_to_global[poly1305_mac_auth_tag] ;
  output \module_to_global[poly1305_mac_data_in_ready] ;
  wire \module_to_global[poly1305_mac_data_in_ready] ;
  output \module_to_global[poly1305_mac_key_ready] ;
  wire \module_to_global[poly1305_mac_key_ready] ;
  output [767:0] \module_to_global[poly1305_pipeline_in] ;
  wire [767:0] \module_to_global[poly1305_pipeline_in] ;
  output \module_to_global[poly1305_pipeline_in_valid] ;
  wire \module_to_global[poly1305_pipeline_in_valid] ;
  wire poly1305_mac_auth_tag_mux_poly1305_mac_c_l100_c9_a931_cond;
  wire [128:0] poly1305_mac_auth_tag_mux_poly1305_mac_c_l100_c9_a931_iffalse;
  wire [128:0] poly1305_mac_auth_tag_mux_poly1305_mac_c_l100_c9_a931_iftrue;
  wire [128:0] poly1305_mac_auth_tag_mux_poly1305_mac_c_l100_c9_a931_return_output;
  wire poly1305_mac_auth_tag_mux_poly1305_mac_c_l114_c9_c90f_cond;
  wire [128:0] poly1305_mac_auth_tag_mux_poly1305_mac_c_l114_c9_c90f_iffalse;
  wire [128:0] poly1305_mac_auth_tag_mux_poly1305_mac_c_l114_c9_c90f_iftrue;
  wire [128:0] poly1305_mac_auth_tag_mux_poly1305_mac_c_l114_c9_c90f_return_output;
  wire poly1305_mac_auth_tag_mux_poly1305_mac_c_l119_c9_5d88_cond;
  wire [128:0] poly1305_mac_auth_tag_mux_poly1305_mac_c_l119_c9_5d88_iffalse;
  wire [128:0] poly1305_mac_auth_tag_mux_poly1305_mac_c_l119_c9_5d88_iftrue;
  wire [128:0] poly1305_mac_auth_tag_mux_poly1305_mac_c_l119_c9_5d88_return_output;
  wire poly1305_mac_auth_tag_mux_poly1305_mac_c_l58_c3_0fe9_cond;
  wire [128:0] poly1305_mac_auth_tag_mux_poly1305_mac_c_l58_c3_0fe9_iffalse;
  wire [128:0] poly1305_mac_auth_tag_mux_poly1305_mac_c_l58_c3_0fe9_iftrue;
  wire [128:0] poly1305_mac_auth_tag_mux_poly1305_mac_c_l58_c3_0fe9_return_output;
  wire poly1305_mac_auth_tag_mux_poly1305_mac_c_l86_c9_b34b_cond;
  wire [128:0] poly1305_mac_auth_tag_mux_poly1305_mac_c_l86_c9_b34b_iffalse;
  wire [128:0] poly1305_mac_auth_tag_mux_poly1305_mac_c_l86_c9_b34b_iftrue;
  wire [128:0] poly1305_mac_auth_tag_mux_poly1305_mac_c_l86_c9_b34b_return_output;
  wire poly1305_mac_data_in_ready_mux_poly1305_mac_c_l58_c3_0fe9_cond;
  wire poly1305_mac_data_in_ready_mux_poly1305_mac_c_l58_c3_0fe9_iffalse;
  wire poly1305_mac_data_in_ready_mux_poly1305_mac_c_l58_c3_0fe9_iftrue;
  wire poly1305_mac_data_in_ready_mux_poly1305_mac_c_l58_c3_0fe9_return_output;
  wire poly1305_mac_data_in_ready_mux_poly1305_mac_c_l86_c9_b34b_cond;
  wire poly1305_mac_data_in_ready_mux_poly1305_mac_c_l86_c9_b34b_iffalse;
  wire poly1305_mac_data_in_ready_mux_poly1305_mac_c_l86_c9_b34b_iftrue;
  wire poly1305_mac_data_in_ready_mux_poly1305_mac_c_l86_c9_b34b_return_output;
  wire poly1305_mac_key_ready_mux_poly1305_mac_c_l58_c3_0fe9_cond;
  wire poly1305_mac_key_ready_mux_poly1305_mac_c_l58_c3_0fe9_iffalse;
  wire poly1305_mac_key_ready_mux_poly1305_mac_c_l58_c3_0fe9_iftrue;
  wire poly1305_mac_key_ready_mux_poly1305_mac_c_l58_c3_0fe9_return_output;
  wire poly1305_pipeline_in_mux_poly1305_mac_c_l58_c3_0fe9_cond;
  wire [767:0] poly1305_pipeline_in_mux_poly1305_mac_c_l58_c3_0fe9_iffalse;
  wire [767:0] poly1305_pipeline_in_mux_poly1305_mac_c_l58_c3_0fe9_iftrue;
  wire [767:0] poly1305_pipeline_in_mux_poly1305_mac_c_l58_c3_0fe9_return_output;
  wire poly1305_pipeline_in_mux_poly1305_mac_c_l86_c9_b34b_cond;
  wire [767:0] poly1305_pipeline_in_mux_poly1305_mac_c_l86_c9_b34b_iffalse;
  wire [767:0] poly1305_pipeline_in_mux_poly1305_mac_c_l86_c9_b34b_iftrue;
  wire [767:0] poly1305_pipeline_in_mux_poly1305_mac_c_l86_c9_b34b_return_output;
  wire poly1305_pipeline_in_valid_mux_poly1305_mac_c_l58_c3_0fe9_cond;
  wire poly1305_pipeline_in_valid_mux_poly1305_mac_c_l58_c3_0fe9_iffalse;
  wire poly1305_pipeline_in_valid_mux_poly1305_mac_c_l58_c3_0fe9_iftrue;
  wire poly1305_pipeline_in_valid_mux_poly1305_mac_c_l58_c3_0fe9_return_output;
  wire poly1305_pipeline_in_valid_mux_poly1305_mac_c_l86_c9_b34b_cond;
  wire poly1305_pipeline_in_valid_mux_poly1305_mac_c_l86_c9_b34b_iffalse;
  wire poly1305_pipeline_in_valid_mux_poly1305_mac_c_l86_c9_b34b_iftrue;
  wire poly1305_pipeline_in_valid_mux_poly1305_mac_c_l86_c9_b34b_return_output;
  wire [319:0] r;
  wire r_mux_poly1305_mac_c_l58_c3_0fe9_cond;
  reg [319:0] r_mux_poly1305_mac_c_l58_c3_0fe9_iffalse = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [319:0] r_mux_poly1305_mac_c_l58_c3_0fe9_iftrue;
  wire [319:0] r_mux_poly1305_mac_c_l58_c3_0fe9_return_output;
  wire r_mux_poly1305_mac_c_l67_c5_1eae_cond;
  wire [319:0] r_mux_poly1305_mac_c_l67_c5_1eae_iffalse;
  wire [319:0] r_mux_poly1305_mac_c_l67_c5_1eae_iftrue;
  wire [319:0] r_mux_poly1305_mac_c_l67_c5_1eae_return_output;
  wire [319:0] reg_comb_a;
  wire reg_comb_is_last_block;
  wire [319:0] reg_comb_r;
  wire [319:0] reg_comb_s;
  wire [2:0] reg_comb_state;
  wire [319:0] s;
  wire s_mux_poly1305_mac_c_l58_c3_0fe9_cond;
  reg [319:0] s_mux_poly1305_mac_c_l58_c3_0fe9_iffalse = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [319:0] s_mux_poly1305_mac_c_l58_c3_0fe9_iftrue;
  wire [319:0] s_mux_poly1305_mac_c_l58_c3_0fe9_return_output;
  wire s_mux_poly1305_mac_c_l67_c5_1eae_cond;
  wire [319:0] s_mux_poly1305_mac_c_l67_c5_1eae_iffalse;
  wire [319:0] s_mux_poly1305_mac_c_l67_c5_1eae_iftrue;
  wire [319:0] s_mux_poly1305_mac_c_l67_c5_1eae_return_output;
  wire [2:0] state;
  wire state_mux_poly1305_mac_c_l100_c9_a931_cond;
  wire [2:0] state_mux_poly1305_mac_c_l100_c9_a931_iffalse;
  wire [2:0] state_mux_poly1305_mac_c_l100_c9_a931_iftrue;
  wire [2:0] state_mux_poly1305_mac_c_l100_c9_a931_return_output;
  wire state_mux_poly1305_mac_c_l102_c5_38b0_cond;
  wire [2:0] state_mux_poly1305_mac_c_l102_c5_38b0_iffalse;
  wire [2:0] state_mux_poly1305_mac_c_l102_c5_38b0_iftrue;
  wire [2:0] state_mux_poly1305_mac_c_l102_c5_38b0_return_output;
  wire state_mux_poly1305_mac_c_l107_c7_6f33_cond;
  wire [2:0] state_mux_poly1305_mac_c_l107_c7_6f33_iffalse;
  wire [2:0] state_mux_poly1305_mac_c_l107_c7_6f33_iftrue;
  wire [2:0] state_mux_poly1305_mac_c_l107_c7_6f33_return_output;
  wire state_mux_poly1305_mac_c_l114_c9_c90f_cond;
  wire [2:0] state_mux_poly1305_mac_c_l114_c9_c90f_iffalse;
  wire [2:0] state_mux_poly1305_mac_c_l114_c9_c90f_iftrue;
  wire [2:0] state_mux_poly1305_mac_c_l114_c9_c90f_return_output;
  wire state_mux_poly1305_mac_c_l119_c9_5d88_cond;
  wire [2:0] state_mux_poly1305_mac_c_l119_c9_5d88_iffalse;
  wire [2:0] state_mux_poly1305_mac_c_l119_c9_5d88_iftrue;
  wire [2:0] state_mux_poly1305_mac_c_l119_c9_5d88_return_output;
  wire state_mux_poly1305_mac_c_l126_c5_ae61_cond;
  wire [2:0] state_mux_poly1305_mac_c_l126_c5_ae61_iffalse;
  wire [2:0] state_mux_poly1305_mac_c_l126_c5_ae61_iftrue;
  wire [2:0] state_mux_poly1305_mac_c_l126_c5_ae61_return_output;
  wire state_mux_poly1305_mac_c_l58_c3_0fe9_cond;
  wire [2:0] state_mux_poly1305_mac_c_l58_c3_0fe9_iffalse;
  wire [2:0] state_mux_poly1305_mac_c_l58_c3_0fe9_iftrue;
  wire [2:0] state_mux_poly1305_mac_c_l58_c3_0fe9_return_output;
  wire state_mux_poly1305_mac_c_l67_c5_1eae_cond;
  wire [2:0] state_mux_poly1305_mac_c_l67_c5_1eae_iffalse;
  wire [2:0] state_mux_poly1305_mac_c_l67_c5_1eae_iftrue;
  wire [2:0] state_mux_poly1305_mac_c_l67_c5_1eae_return_output;
  wire state_mux_poly1305_mac_c_l86_c9_b34b_cond;
  wire [2:0] state_mux_poly1305_mac_c_l86_c9_b34b_iffalse;
  wire [2:0] state_mux_poly1305_mac_c_l86_c9_b34b_iftrue;
  wire [2:0] state_mux_poly1305_mac_c_l86_c9_b34b_return_output;
  wire state_mux_poly1305_mac_c_l97_c5_04c3_cond;
  wire [2:0] state_mux_poly1305_mac_c_l97_c5_04c3_iffalse;
  wire [2:0] state_mux_poly1305_mac_c_l97_c5_04c3_iftrue;
  wire [2:0] state_mux_poly1305_mac_c_l97_c5_04c3_return_output;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191" *)
  wire [319:0] u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output;
  wire [319:0] u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_x;
  wire [319:0] uint320_add_poly1305_mac_c_l116_c9_0faf_a;
  wire [319:0] uint320_add_poly1305_mac_c_l116_c9_0faf_b;
  wire [319:0] uint320_add_poly1305_mac_c_l116_c9_0faf_return_output;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_poly1305_mac_c_l100_c12_c77a_left <= _0_;
  always @(posedge clk)
    if (clock_enable) is_last_block_mux_poly1305_mac_c_l86_c9_b34b_iffalse <= _1_;
  always @(posedge clk)
    if (clock_enable) a_mux_poly1305_mac_c_l102_c5_38b0_iffalse <= _2_;
  always @(posedge clk)
    if (clock_enable) r_mux_poly1305_mac_c_l58_c3_0fe9_iffalse <= _3_;
  always @(posedge clk)
    if (clock_enable) s_mux_poly1305_mac_c_l58_c3_0fe9_iffalse <= _4_;
  assign \module_to_global[poly1305_mac_key_ready]  = clock_enable ? poly1305_mac_key_ready_mux_poly1305_mac_c_l58_c3_0fe9_return_output : 1'h0;
  assign \module_to_global[poly1305_mac_data_in_ready]  = clock_enable ? poly1305_mac_data_in_ready_mux_poly1305_mac_c_l58_c3_0fe9_return_output : 1'h0;
  assign \module_to_global[poly1305_mac_auth_tag]  = clock_enable ? poly1305_mac_auth_tag_mux_poly1305_mac_c_l58_c3_0fe9_return_output : 129'h000000000000000000000000000000000;
  assign \module_to_global[poly1305_pipeline_in]  = clock_enable ? poly1305_pipeline_in_mux_poly1305_mac_c_l58_c3_0fe9_return_output : 768'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global[poly1305_pipeline_in_valid]  = clock_enable ? poly1305_pipeline_in_valid_mux_poly1305_mac_c_l58_c3_0fe9_return_output : 1'h0;
  assign _0_ = clock_enable ? reg_comb_state : 3'hx;
  assign _1_ = clock_enable ? reg_comb_is_last_block : 1'hx;
  assign _2_ = clock_enable ? reg_comb_a : 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _3_ = clock_enable ? reg_comb_r : 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _4_ = clock_enable ? reg_comb_s : 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_mac_c_l100_c9_a931 (
    .cond(a_mux_poly1305_mac_c_l100_c9_a931_cond),
    .\iffalse[limbs] (a_mux_poly1305_mac_c_l100_c9_a931_iffalse),
    .\iftrue[limbs] (a_mux_poly1305_mac_c_l100_c9_a931_iftrue),
    .\return_output[limbs] (a_mux_poly1305_mac_c_l86_c9_b34b_iffalse)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_mac_c_l102_c5_38b0 (
    .cond(\global_to_module[poly1305_pipeline_out_valid] ),
    .\iffalse[limbs] (a_mux_poly1305_mac_c_l102_c5_38b0_iffalse),
    .\iftrue[limbs] (\global_to_module[poly1305_pipeline_out] ),
    .\return_output[limbs] (a_mux_poly1305_mac_c_l100_c9_a931_iftrue)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_mac_c_l114_c9_c90f (
    .cond(a_mux_poly1305_mac_c_l114_c9_c90f_cond),
    .\iffalse[limbs] (a_mux_poly1305_mac_c_l102_c5_38b0_iffalse),
    .\iftrue[limbs] (a_mux_poly1305_mac_c_l114_c9_c90f_iftrue),
    .\return_output[limbs] (a_mux_poly1305_mac_c_l100_c9_a931_iffalse)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_mac_c_l58_c3_0fe9 (
    .cond(a_mux_poly1305_mac_c_l58_c3_0fe9_cond),
    .\iffalse[limbs] (a_mux_poly1305_mac_c_l58_c3_0fe9_iffalse),
    .\iftrue[limbs] (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\return_output[limbs] (reg_comb_a)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_mac_c_l86_c9_b34b (
    .cond(a_mux_poly1305_mac_c_l86_c9_b34b_cond),
    .\iffalse[limbs] (a_mux_poly1305_mac_c_l86_c9_b34b_iffalse),
    .\iftrue[limbs] (a_mux_poly1305_mac_c_l102_c5_38b0_iffalse),
    .\return_output[limbs] (a_mux_poly1305_mac_c_l58_c3_0fe9_iffalse)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_mac_c_l126_c8_c00f (
    .left(1'h1),
    .return_output(state_mux_poly1305_mac_c_l126_c5_ae61_cond),
    .right(\global_to_module[poly1305_mac_auth_tag_ready] )
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_mac_c_l67_c8_5a41 (
    .left(\global_to_module[poly1305_mac_key] [256]),
    .return_output(r_mux_poly1305_mac_c_l67_c5_1eae_cond),
    .right(1'h1)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_mac_c_l93_c34_e722 (
    .left(\global_to_module[poly1305_mac_data_in] [145]),
    .return_output(bin_op_and_poly1305_mac_c_l97_c8_abd0_left),
    .right(1'h1)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_mac_c_l97_c8_abd0 (
    .left(bin_op_and_poly1305_mac_c_l97_c8_abd0_left),
    .return_output(state_mux_poly1305_mac_c_l97_c5_04c3_cond),
    .right(1'h1)
  );
  bin_op_eq_uint3_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_mac_c_l100_c12_c77a (
    .left(bin_op_eq_poly1305_mac_c_l100_c12_c77a_left),
    .return_output(a_mux_poly1305_mac_c_l100_c9_a931_cond),
    .right(3'h2)
  );
  bin_op_eq_uint3_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_mac_c_l114_c12_80c6 (
    .left(bin_op_eq_poly1305_mac_c_l100_c12_c77a_left),
    .return_output(a_mux_poly1305_mac_c_l114_c9_c90f_cond),
    .right(3'h3)
  );
  bin_op_eq_uint3_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_mac_c_l119_c12_2223 (
    .left(bin_op_eq_poly1305_mac_c_l100_c12_c77a_left),
    .return_output(poly1305_mac_auth_tag_mux_poly1305_mac_c_l119_c9_5d88_cond),
    .right(3'h4)
  );
  bin_op_eq_uint3_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_mac_c_l58_c6_20a8 (
    .left(bin_op_eq_poly1305_mac_c_l100_c12_c77a_left),
    .return_output(a_mux_poly1305_mac_c_l58_c3_0fe9_cond),
    .right(3'h0)
  );
  bin_op_eq_uint3_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_mac_c_l86_c12_1034 (
    .left(bin_op_eq_poly1305_mac_c_l100_c12_c77a_left),
    .return_output(a_mux_poly1305_mac_c_l86_c9_b34b_cond),
    .right(3'h1)
  );
  bytes_to_uint320_0clk_b3848d7a bytes_to_uint320_poly1305_mac_c_l81_c11_0528 (
    .\return_output[limbs] (r_mux_poly1305_mac_c_l67_c5_1eae_iftrue),
    .src({ clamp_poly1305_mac_c_l79_c17_575e_return_output, 192'h000000000000000000000000000000000000000000000000 })
  );
  bytes_to_uint320_0clk_b3848d7a bytes_to_uint320_poly1305_mac_c_l82_c11_aa44 (
    .\return_output[limbs] (s_mux_poly1305_mac_c_l67_c5_1eae_iftrue),
    .src({ for_poly1305_mac_c_l69_c38_e4fb_iter_16_const_sr_128_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_17_const_sr_136_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_18_const_sr_144_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_19_const_sr_152_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_20_const_sr_160_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_21_const_sr_168_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_22_const_sr_176_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_23_const_sr_184_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_24_const_sr_192_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_25_const_sr_200_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_26_const_sr_208_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_27_const_sr_216_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_28_const_sr_224_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_29_const_sr_232_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_30_const_sr_240_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_31_const_sr_248_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], 192'h000000000000000000000000000000000000000000000000 })
  );
  clamp_0clk_295015b8 clamp_poly1305_mac_c_l79_c17_575e (
    .\r[bytes] ({ for_poly1305_mac_c_l69_c38_e4fb_iter_0_const_sr_0_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_1_const_sr_8_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_2_const_sr_16_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_3_const_sr_24_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_4_const_sr_32_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_5_const_sr_40_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_6_const_sr_48_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_7_const_sr_56_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_8_const_sr_64_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_9_const_sr_72_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_10_const_sr_80_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_11_const_sr_88_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_12_const_sr_96_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_13_const_sr_104_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_14_const_sr_112_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_15_const_sr_120_poly1305_mac_c_l69_c162_f0bb_return_output[7:0] }),
    .\return_output[bytes] (clamp_poly1305_mac_c_l79_c17_575e_return_output)
  );
  const_sr_0_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_0_const_sr_0_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_0_const_sr_0_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_80_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_10_const_sr_80_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_10_const_sr_80_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_88_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_11_const_sr_88_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_11_const_sr_88_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_96_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_12_const_sr_96_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_12_const_sr_96_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_104_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_13_const_sr_104_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_13_const_sr_104_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_112_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_14_const_sr_112_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_14_const_sr_112_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_120_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_15_const_sr_120_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_15_const_sr_120_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_128_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_16_const_sr_128_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_16_const_sr_128_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_136_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_17_const_sr_136_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_17_const_sr_136_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_144_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_18_const_sr_144_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_18_const_sr_144_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_152_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_19_const_sr_152_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_19_const_sr_152_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_8_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_1_const_sr_8_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_1_const_sr_8_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_160_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_20_const_sr_160_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_20_const_sr_160_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_168_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_21_const_sr_168_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_21_const_sr_168_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_176_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_22_const_sr_176_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_22_const_sr_176_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_184_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_23_const_sr_184_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_23_const_sr_184_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_192_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_24_const_sr_192_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_24_const_sr_192_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_200_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_25_const_sr_200_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_25_const_sr_200_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_208_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_26_const_sr_208_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_26_const_sr_208_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_216_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_27_const_sr_216_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_27_const_sr_216_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_224_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_28_const_sr_224_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_28_const_sr_224_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_232_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_29_const_sr_232_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_29_const_sr_232_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_16_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_2_const_sr_16_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_2_const_sr_16_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_240_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_30_const_sr_240_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_30_const_sr_240_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_248_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_31_const_sr_248_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_31_const_sr_248_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_24_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_3_const_sr_24_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_3_const_sr_24_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_32_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_4_const_sr_32_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_4_const_sr_32_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_40_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_5_const_sr_40_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_5_const_sr_40_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_48_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_6_const_sr_48_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_6_const_sr_48_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_56_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_7_const_sr_56_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_7_const_sr_56_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_64_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_8_const_sr_64_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_8_const_sr_64_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  const_sr_72_uint256_t_0clk_de264c78 for_poly1305_mac_c_l69_c38_e4fb_iter_9_const_sr_72_poly1305_mac_c_l69_c162_f0bb (
    .return_output(for_poly1305_mac_c_l69_c38_e4fb_iter_9_const_sr_72_poly1305_mac_c_l69_c162_f0bb_return_output),
    .x(\global_to_module[poly1305_mac_key] [255:0])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 is_last_block_mux_poly1305_mac_c_l58_c3_0fe9 (
    .cond(a_mux_poly1305_mac_c_l58_c3_0fe9_cond),
    .iffalse(is_last_block_mux_poly1305_mac_c_l58_c3_0fe9_iffalse),
    .iftrue(1'h0),
    .return_output(reg_comb_is_last_block)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 is_last_block_mux_poly1305_mac_c_l86_c9_b34b (
    .cond(a_mux_poly1305_mac_c_l86_c9_b34b_cond),
    .iffalse(is_last_block_mux_poly1305_mac_c_l86_c9_b34b_iffalse),
    .iftrue(\global_to_module[poly1305_mac_data_in] [144]),
    .return_output(is_last_block_mux_poly1305_mac_c_l58_c3_0fe9_iffalse)
  );
  mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78 poly1305_mac_auth_tag_mux_poly1305_mac_c_l100_c9_a931 (
    .cond(a_mux_poly1305_mac_c_l100_c9_a931_cond),
    .\iffalse[data] (poly1305_mac_auth_tag_mux_poly1305_mac_c_l100_c9_a931_iffalse[127:0]),
    .\iffalse[valid] (poly1305_mac_auth_tag_mux_poly1305_mac_c_l100_c9_a931_iffalse[128]),
    .\iftrue[data] (128'h00000000000000000000000000000000),
    .\iftrue[valid] (1'h0),
    .\return_output[data] (poly1305_mac_auth_tag_mux_poly1305_mac_c_l86_c9_b34b_iffalse[127:0]),
    .\return_output[valid] (poly1305_mac_auth_tag_mux_poly1305_mac_c_l86_c9_b34b_iffalse[128])
  );
  mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78 poly1305_mac_auth_tag_mux_poly1305_mac_c_l114_c9_c90f (
    .cond(a_mux_poly1305_mac_c_l114_c9_c90f_cond),
    .\iffalse[data] (poly1305_mac_auth_tag_mux_poly1305_mac_c_l114_c9_c90f_iffalse[127:0]),
    .\iffalse[valid] (poly1305_mac_auth_tag_mux_poly1305_mac_c_l114_c9_c90f_iffalse[128]),
    .\iftrue[data] (128'h00000000000000000000000000000000),
    .\iftrue[valid] (1'h0),
    .\return_output[data] (poly1305_mac_auth_tag_mux_poly1305_mac_c_l100_c9_a931_iffalse[127:0]),
    .\return_output[valid] (poly1305_mac_auth_tag_mux_poly1305_mac_c_l100_c9_a931_iffalse[128])
  );
  mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78 poly1305_mac_auth_tag_mux_poly1305_mac_c_l119_c9_5d88 (
    .cond(poly1305_mac_auth_tag_mux_poly1305_mac_c_l119_c9_5d88_cond),
    .\iffalse[data] (128'h00000000000000000000000000000000),
    .\iffalse[valid] (1'h0),
    .\iftrue[data] ({ u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[199:192], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[207:200], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[215:208], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[223:216], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[231:224], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[239:232], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[247:240], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[255:248], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[263:256], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[271:264], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[279:272], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[287:280], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[295:288], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[303:296], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[311:304], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[319:312] }),
    .\iftrue[valid] (1'h1),
    .\return_output[data] (poly1305_mac_auth_tag_mux_poly1305_mac_c_l114_c9_c90f_iffalse[127:0]),
    .\return_output[valid] (poly1305_mac_auth_tag_mux_poly1305_mac_c_l114_c9_c90f_iffalse[128])
  );
  mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78 poly1305_mac_auth_tag_mux_poly1305_mac_c_l58_c3_0fe9 (
    .cond(a_mux_poly1305_mac_c_l58_c3_0fe9_cond),
    .\iffalse[data] (poly1305_mac_auth_tag_mux_poly1305_mac_c_l58_c3_0fe9_iffalse[127:0]),
    .\iffalse[valid] (poly1305_mac_auth_tag_mux_poly1305_mac_c_l58_c3_0fe9_iffalse[128]),
    .\iftrue[data] (128'h00000000000000000000000000000000),
    .\iftrue[valid] (1'h0),
    .\return_output[data] (poly1305_mac_auth_tag_mux_poly1305_mac_c_l58_c3_0fe9_return_output[127:0]),
    .\return_output[valid] (poly1305_mac_auth_tag_mux_poly1305_mac_c_l58_c3_0fe9_return_output[128])
  );
  mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78 poly1305_mac_auth_tag_mux_poly1305_mac_c_l86_c9_b34b (
    .cond(a_mux_poly1305_mac_c_l86_c9_b34b_cond),
    .\iffalse[data] (poly1305_mac_auth_tag_mux_poly1305_mac_c_l86_c9_b34b_iffalse[127:0]),
    .\iffalse[valid] (poly1305_mac_auth_tag_mux_poly1305_mac_c_l86_c9_b34b_iffalse[128]),
    .\iftrue[data] (128'h00000000000000000000000000000000),
    .\iftrue[valid] (1'h0),
    .\return_output[data] (poly1305_mac_auth_tag_mux_poly1305_mac_c_l58_c3_0fe9_iffalse[127:0]),
    .\return_output[valid] (poly1305_mac_auth_tag_mux_poly1305_mac_c_l58_c3_0fe9_iffalse[128])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 poly1305_mac_data_in_ready_mux_poly1305_mac_c_l58_c3_0fe9 (
    .cond(a_mux_poly1305_mac_c_l58_c3_0fe9_cond),
    .iffalse(poly1305_mac_data_in_ready_mux_poly1305_mac_c_l58_c3_0fe9_iffalse),
    .iftrue(1'h0),
    .return_output(poly1305_mac_data_in_ready_mux_poly1305_mac_c_l58_c3_0fe9_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 poly1305_mac_data_in_ready_mux_poly1305_mac_c_l86_c9_b34b (
    .cond(a_mux_poly1305_mac_c_l86_c9_b34b_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(poly1305_mac_data_in_ready_mux_poly1305_mac_c_l58_c3_0fe9_iffalse)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 poly1305_mac_key_ready_mux_poly1305_mac_c_l58_c3_0fe9 (
    .cond(a_mux_poly1305_mac_c_l58_c3_0fe9_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(poly1305_mac_key_ready_mux_poly1305_mac_c_l58_c3_0fe9_return_output)
  );
  mux_uint1_t_poly1305_mac_loop_body_in_t_poly1305_mac_loop_body_in_t_0clk_de264c78 poly1305_pipeline_in_mux_poly1305_mac_c_l58_c3_0fe9 (
    .cond(a_mux_poly1305_mac_c_l58_c3_0fe9_cond),
    .\iffalse[a] (poly1305_pipeline_in_mux_poly1305_mac_c_l58_c3_0fe9_iffalse[767:448]),
    .\iffalse[block_bytes] (poly1305_pipeline_in_mux_poly1305_mac_c_l58_c3_0fe9_iffalse[127:0]),
    .\iffalse[r] (poly1305_pipeline_in_mux_poly1305_mac_c_l58_c3_0fe9_iffalse[447:128]),
    .\iftrue[a] (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iftrue[block_bytes] (128'h00000000000000000000000000000000),
    .\iftrue[r] (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\return_output[a] (poly1305_pipeline_in_mux_poly1305_mac_c_l58_c3_0fe9_return_output[767:448]),
    .\return_output[block_bytes] (poly1305_pipeline_in_mux_poly1305_mac_c_l58_c3_0fe9_return_output[127:0]),
    .\return_output[r] (poly1305_pipeline_in_mux_poly1305_mac_c_l58_c3_0fe9_return_output[447:128])
  );
  mux_uint1_t_poly1305_mac_loop_body_in_t_poly1305_mac_loop_body_in_t_0clk_de264c78 poly1305_pipeline_in_mux_poly1305_mac_c_l86_c9_b34b (
    .cond(a_mux_poly1305_mac_c_l86_c9_b34b_cond),
    .\iffalse[a] (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iffalse[block_bytes] (128'h00000000000000000000000000000000),
    .\iffalse[r] (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iftrue[a] (a_mux_poly1305_mac_c_l102_c5_38b0_iffalse),
    .\iftrue[block_bytes] (\global_to_module[poly1305_mac_data_in] [127:0]),
    .\iftrue[r] (r_mux_poly1305_mac_c_l58_c3_0fe9_iffalse),
    .\return_output[a] (poly1305_pipeline_in_mux_poly1305_mac_c_l58_c3_0fe9_iffalse[767:448]),
    .\return_output[block_bytes] (poly1305_pipeline_in_mux_poly1305_mac_c_l58_c3_0fe9_iffalse[127:0]),
    .\return_output[r] (poly1305_pipeline_in_mux_poly1305_mac_c_l58_c3_0fe9_iffalse[447:128])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 poly1305_pipeline_in_valid_mux_poly1305_mac_c_l58_c3_0fe9 (
    .cond(a_mux_poly1305_mac_c_l58_c3_0fe9_cond),
    .iffalse(poly1305_pipeline_in_valid_mux_poly1305_mac_c_l58_c3_0fe9_iffalse),
    .iftrue(1'h0),
    .return_output(poly1305_pipeline_in_valid_mux_poly1305_mac_c_l58_c3_0fe9_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 poly1305_pipeline_in_valid_mux_poly1305_mac_c_l86_c9_b34b (
    .cond(a_mux_poly1305_mac_c_l86_c9_b34b_cond),
    .iffalse(1'h0),
    .iftrue(bin_op_and_poly1305_mac_c_l97_c8_abd0_left),
    .return_output(poly1305_pipeline_in_valid_mux_poly1305_mac_c_l58_c3_0fe9_iffalse)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 r_mux_poly1305_mac_c_l58_c3_0fe9 (
    .cond(a_mux_poly1305_mac_c_l58_c3_0fe9_cond),
    .\iffalse[limbs] (r_mux_poly1305_mac_c_l58_c3_0fe9_iffalse),
    .\iftrue[limbs] (r_mux_poly1305_mac_c_l58_c3_0fe9_iftrue),
    .\return_output[limbs] (reg_comb_r)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 r_mux_poly1305_mac_c_l67_c5_1eae (
    .cond(r_mux_poly1305_mac_c_l67_c5_1eae_cond),
    .\iffalse[limbs] (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iftrue[limbs] (r_mux_poly1305_mac_c_l67_c5_1eae_iftrue),
    .\return_output[limbs] (r_mux_poly1305_mac_c_l58_c3_0fe9_iftrue)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 s_mux_poly1305_mac_c_l58_c3_0fe9 (
    .cond(a_mux_poly1305_mac_c_l58_c3_0fe9_cond),
    .\iffalse[limbs] (s_mux_poly1305_mac_c_l58_c3_0fe9_iffalse),
    .\iftrue[limbs] (s_mux_poly1305_mac_c_l58_c3_0fe9_iftrue),
    .\return_output[limbs] (reg_comb_s)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 s_mux_poly1305_mac_c_l67_c5_1eae (
    .cond(r_mux_poly1305_mac_c_l67_c5_1eae_cond),
    .\iffalse[limbs] (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iftrue[limbs] (s_mux_poly1305_mac_c_l67_c5_1eae_iftrue),
    .\return_output[limbs] (s_mux_poly1305_mac_c_l58_c3_0fe9_iftrue)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_mac_c_l100_c9_a931 (
    .cond(a_mux_poly1305_mac_c_l100_c9_a931_cond),
    .iffalse(state_mux_poly1305_mac_c_l100_c9_a931_iffalse),
    .iftrue(state_mux_poly1305_mac_c_l100_c9_a931_iftrue),
    .return_output(state_mux_poly1305_mac_c_l86_c9_b34b_iffalse)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_mac_c_l102_c5_38b0 (
    .cond(\global_to_module[poly1305_pipeline_out_valid] ),
    .iffalse(bin_op_eq_poly1305_mac_c_l100_c12_c77a_left),
    .iftrue(state_mux_poly1305_mac_c_l102_c5_38b0_iftrue),
    .return_output(state_mux_poly1305_mac_c_l100_c9_a931_iftrue)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_mac_c_l107_c7_6f33 (
    .cond(is_last_block_mux_poly1305_mac_c_l86_c9_b34b_iffalse),
    .iffalse(3'h1),
    .iftrue(3'h3),
    .return_output(state_mux_poly1305_mac_c_l102_c5_38b0_iftrue)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_mac_c_l114_c9_c90f (
    .cond(a_mux_poly1305_mac_c_l114_c9_c90f_cond),
    .iffalse(state_mux_poly1305_mac_c_l114_c9_c90f_iffalse),
    .iftrue(3'h4),
    .return_output(state_mux_poly1305_mac_c_l100_c9_a931_iffalse)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_mac_c_l119_c9_5d88 (
    .cond(poly1305_mac_auth_tag_mux_poly1305_mac_c_l119_c9_5d88_cond),
    .iffalse(bin_op_eq_poly1305_mac_c_l100_c12_c77a_left),
    .iftrue(state_mux_poly1305_mac_c_l119_c9_5d88_iftrue),
    .return_output(state_mux_poly1305_mac_c_l114_c9_c90f_iffalse)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_mac_c_l126_c5_ae61 (
    .cond(state_mux_poly1305_mac_c_l126_c5_ae61_cond),
    .iffalse(bin_op_eq_poly1305_mac_c_l100_c12_c77a_left),
    .iftrue(3'h0),
    .return_output(state_mux_poly1305_mac_c_l119_c9_5d88_iftrue)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_mac_c_l58_c3_0fe9 (
    .cond(a_mux_poly1305_mac_c_l58_c3_0fe9_cond),
    .iffalse(state_mux_poly1305_mac_c_l58_c3_0fe9_iffalse),
    .iftrue(state_mux_poly1305_mac_c_l58_c3_0fe9_iftrue),
    .return_output(reg_comb_state)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_mac_c_l67_c5_1eae (
    .cond(r_mux_poly1305_mac_c_l67_c5_1eae_cond),
    .iffalse(bin_op_eq_poly1305_mac_c_l100_c12_c77a_left),
    .iftrue(3'h1),
    .return_output(state_mux_poly1305_mac_c_l58_c3_0fe9_iftrue)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_mac_c_l86_c9_b34b (
    .cond(a_mux_poly1305_mac_c_l86_c9_b34b_cond),
    .iffalse(state_mux_poly1305_mac_c_l86_c9_b34b_iffalse),
    .iftrue(state_mux_poly1305_mac_c_l86_c9_b34b_iftrue),
    .return_output(state_mux_poly1305_mac_c_l58_c3_0fe9_iffalse)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_mac_c_l97_c5_04c3 (
    .cond(state_mux_poly1305_mac_c_l97_c5_04c3_cond),
    .iffalse(bin_op_eq_poly1305_mac_c_l100_c12_c77a_left),
    .iftrue(3'h2),
    .return_output(state_mux_poly1305_mac_c_l86_c9_b34b_iftrue)
  );
  u320_t_to_bytes_0clk_801a240b u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2 (
    .\return_output[data] (u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output),
    .\x[limbs] (a_mux_poly1305_mac_c_l102_c5_38b0_iffalse)
  );
  uint320_add_0clk_10d8c973 uint320_add_poly1305_mac_c_l116_c9_0faf (
    .\a[limbs] (a_mux_poly1305_mac_c_l102_c5_38b0_iffalse),
    .\b[limbs] (s_mux_poly1305_mac_c_l58_c3_0fe9_iffalse),
    .\return_output[limbs] (a_mux_poly1305_mac_c_l114_c9_c90f_iftrue)
  );
  assign a = a_mux_poly1305_mac_c_l102_c5_38b0_iffalse;
  assign a_mux_poly1305_mac_c_l100_c9_a931_return_output = a_mux_poly1305_mac_c_l86_c9_b34b_iffalse;
  assign a_mux_poly1305_mac_c_l102_c5_38b0_cond = \global_to_module[poly1305_pipeline_out_valid] ;
  assign a_mux_poly1305_mac_c_l102_c5_38b0_iftrue = \global_to_module[poly1305_pipeline_out] ;
  assign a_mux_poly1305_mac_c_l102_c5_38b0_return_output = a_mux_poly1305_mac_c_l100_c9_a931_iftrue;
  assign a_mux_poly1305_mac_c_l114_c9_c90f_iffalse = a_mux_poly1305_mac_c_l102_c5_38b0_iffalse;
  assign a_mux_poly1305_mac_c_l114_c9_c90f_return_output = a_mux_poly1305_mac_c_l100_c9_a931_iffalse;
  assign a_mux_poly1305_mac_c_l58_c3_0fe9_iftrue = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign a_mux_poly1305_mac_c_l58_c3_0fe9_return_output = reg_comb_a;
  assign a_mux_poly1305_mac_c_l86_c9_b34b_iftrue = a_mux_poly1305_mac_c_l102_c5_38b0_iffalse;
  assign a_mux_poly1305_mac_c_l86_c9_b34b_return_output = a_mux_poly1305_mac_c_l58_c3_0fe9_iffalse;
  assign bin_op_and_poly1305_mac_c_l126_c8_c00f_left = 1'h1;
  assign bin_op_and_poly1305_mac_c_l126_c8_c00f_return_output = state_mux_poly1305_mac_c_l126_c5_ae61_cond;
  assign bin_op_and_poly1305_mac_c_l126_c8_c00f_right = \global_to_module[poly1305_mac_auth_tag_ready] ;
  assign bin_op_and_poly1305_mac_c_l67_c8_5a41_left = \global_to_module[poly1305_mac_key] [256];
  assign bin_op_and_poly1305_mac_c_l67_c8_5a41_return_output = r_mux_poly1305_mac_c_l67_c5_1eae_cond;
  assign bin_op_and_poly1305_mac_c_l67_c8_5a41_right = 1'h1;
  assign bin_op_and_poly1305_mac_c_l93_c34_e722_left = \global_to_module[poly1305_mac_data_in] [145];
  assign bin_op_and_poly1305_mac_c_l93_c34_e722_return_output = bin_op_and_poly1305_mac_c_l97_c8_abd0_left;
  assign bin_op_and_poly1305_mac_c_l93_c34_e722_right = 1'h1;
  assign bin_op_and_poly1305_mac_c_l97_c8_abd0_return_output = state_mux_poly1305_mac_c_l97_c5_04c3_cond;
  assign bin_op_and_poly1305_mac_c_l97_c8_abd0_right = 1'h1;
  assign bin_op_eq_poly1305_mac_c_l100_c12_c77a_return_output = a_mux_poly1305_mac_c_l100_c9_a931_cond;
  assign bin_op_eq_poly1305_mac_c_l100_c12_c77a_right = 3'h2;
  assign bin_op_eq_poly1305_mac_c_l114_c12_80c6_left = bin_op_eq_poly1305_mac_c_l100_c12_c77a_left;
  assign bin_op_eq_poly1305_mac_c_l114_c12_80c6_return_output = a_mux_poly1305_mac_c_l114_c9_c90f_cond;
  assign bin_op_eq_poly1305_mac_c_l114_c12_80c6_right = 3'h3;
  assign bin_op_eq_poly1305_mac_c_l119_c12_2223_left = bin_op_eq_poly1305_mac_c_l100_c12_c77a_left;
  assign bin_op_eq_poly1305_mac_c_l119_c12_2223_return_output = poly1305_mac_auth_tag_mux_poly1305_mac_c_l119_c9_5d88_cond;
  assign bin_op_eq_poly1305_mac_c_l119_c12_2223_right = 3'h4;
  assign bin_op_eq_poly1305_mac_c_l58_c6_20a8_left = bin_op_eq_poly1305_mac_c_l100_c12_c77a_left;
  assign bin_op_eq_poly1305_mac_c_l58_c6_20a8_return_output = a_mux_poly1305_mac_c_l58_c3_0fe9_cond;
  assign bin_op_eq_poly1305_mac_c_l58_c6_20a8_right = 3'h0;
  assign bin_op_eq_poly1305_mac_c_l86_c12_1034_left = bin_op_eq_poly1305_mac_c_l100_c12_c77a_left;
  assign bin_op_eq_poly1305_mac_c_l86_c12_1034_return_output = a_mux_poly1305_mac_c_l86_c9_b34b_cond;
  assign bin_op_eq_poly1305_mac_c_l86_c12_1034_right = 3'h1;
  assign bytes_to_uint320_poly1305_mac_c_l81_c11_0528_return_output = r_mux_poly1305_mac_c_l67_c5_1eae_iftrue;
  assign bytes_to_uint320_poly1305_mac_c_l81_c11_0528_src = { clamp_poly1305_mac_c_l79_c17_575e_return_output, 192'h000000000000000000000000000000000000000000000000 };
  assign bytes_to_uint320_poly1305_mac_c_l82_c11_aa44_return_output = s_mux_poly1305_mac_c_l67_c5_1eae_iftrue;
  assign bytes_to_uint320_poly1305_mac_c_l82_c11_aa44_src = { for_poly1305_mac_c_l69_c38_e4fb_iter_16_const_sr_128_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_17_const_sr_136_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_18_const_sr_144_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_19_const_sr_152_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_20_const_sr_160_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_21_const_sr_168_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_22_const_sr_176_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_23_const_sr_184_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_24_const_sr_192_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_25_const_sr_200_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_26_const_sr_208_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_27_const_sr_216_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_28_const_sr_224_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_29_const_sr_232_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_30_const_sr_240_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_31_const_sr_248_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], 192'h000000000000000000000000000000000000000000000000 };
  assign clamp_poly1305_mac_c_l79_c17_575e_r = { for_poly1305_mac_c_l69_c38_e4fb_iter_0_const_sr_0_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_1_const_sr_8_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_2_const_sr_16_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_3_const_sr_24_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_4_const_sr_32_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_5_const_sr_40_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_6_const_sr_48_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_7_const_sr_56_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_8_const_sr_64_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_9_const_sr_72_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_10_const_sr_80_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_11_const_sr_88_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_12_const_sr_96_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_13_const_sr_104_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_14_const_sr_112_poly1305_mac_c_l69_c162_f0bb_return_output[7:0], for_poly1305_mac_c_l69_c38_e4fb_iter_15_const_sr_120_poly1305_mac_c_l69_c162_f0bb_return_output[7:0] };
  assign clk_en_internal = clock_enable;
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_0_const_sr_0_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_10_const_sr_80_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_11_const_sr_88_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_12_const_sr_96_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_13_const_sr_104_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_14_const_sr_112_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_15_const_sr_120_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_16_const_sr_128_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_17_const_sr_136_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_18_const_sr_144_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_19_const_sr_152_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_1_const_sr_8_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_20_const_sr_160_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_21_const_sr_168_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_22_const_sr_176_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_23_const_sr_184_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_24_const_sr_192_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_25_const_sr_200_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_26_const_sr_208_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_27_const_sr_216_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_28_const_sr_224_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_29_const_sr_232_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_2_const_sr_16_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_30_const_sr_240_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_31_const_sr_248_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_3_const_sr_24_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_4_const_sr_32_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_5_const_sr_40_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_6_const_sr_48_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_7_const_sr_56_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_8_const_sr_64_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign for_poly1305_mac_c_l69_c38_e4fb_iter_9_const_sr_72_poly1305_mac_c_l69_c162_f0bb_x = \global_to_module[poly1305_mac_key] [255:0];
  assign is_last_block = is_last_block_mux_poly1305_mac_c_l86_c9_b34b_iffalse;
  assign is_last_block_mux_poly1305_mac_c_l58_c3_0fe9_cond = a_mux_poly1305_mac_c_l58_c3_0fe9_cond;
  assign is_last_block_mux_poly1305_mac_c_l58_c3_0fe9_iftrue = 1'h0;
  assign is_last_block_mux_poly1305_mac_c_l58_c3_0fe9_return_output = reg_comb_is_last_block;
  assign is_last_block_mux_poly1305_mac_c_l86_c9_b34b_cond = a_mux_poly1305_mac_c_l86_c9_b34b_cond;
  assign is_last_block_mux_poly1305_mac_c_l86_c9_b34b_iftrue = \global_to_module[poly1305_mac_data_in] [144];
  assign is_last_block_mux_poly1305_mac_c_l86_c9_b34b_return_output = is_last_block_mux_poly1305_mac_c_l58_c3_0fe9_iffalse;
  assign poly1305_mac_auth_tag_mux_poly1305_mac_c_l100_c9_a931_cond = a_mux_poly1305_mac_c_l100_c9_a931_cond;
  assign poly1305_mac_auth_tag_mux_poly1305_mac_c_l100_c9_a931_iftrue = 129'h000000000000000000000000000000000;
  assign poly1305_mac_auth_tag_mux_poly1305_mac_c_l100_c9_a931_return_output = poly1305_mac_auth_tag_mux_poly1305_mac_c_l86_c9_b34b_iffalse;
  assign poly1305_mac_auth_tag_mux_poly1305_mac_c_l114_c9_c90f_cond = a_mux_poly1305_mac_c_l114_c9_c90f_cond;
  assign poly1305_mac_auth_tag_mux_poly1305_mac_c_l114_c9_c90f_iftrue = 129'h000000000000000000000000000000000;
  assign poly1305_mac_auth_tag_mux_poly1305_mac_c_l114_c9_c90f_return_output = poly1305_mac_auth_tag_mux_poly1305_mac_c_l100_c9_a931_iffalse;
  assign poly1305_mac_auth_tag_mux_poly1305_mac_c_l119_c9_5d88_iffalse = 129'h000000000000000000000000000000000;
  assign poly1305_mac_auth_tag_mux_poly1305_mac_c_l119_c9_5d88_iftrue = { 1'h1, u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[199:192], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[207:200], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[215:208], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[223:216], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[231:224], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[239:232], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[247:240], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[255:248], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[263:256], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[271:264], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[279:272], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[287:280], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[295:288], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[303:296], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[311:304], u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_return_output[319:312] };
  assign poly1305_mac_auth_tag_mux_poly1305_mac_c_l119_c9_5d88_return_output = poly1305_mac_auth_tag_mux_poly1305_mac_c_l114_c9_c90f_iffalse;
  assign poly1305_mac_auth_tag_mux_poly1305_mac_c_l58_c3_0fe9_cond = a_mux_poly1305_mac_c_l58_c3_0fe9_cond;
  assign poly1305_mac_auth_tag_mux_poly1305_mac_c_l58_c3_0fe9_iftrue = 129'h000000000000000000000000000000000;
  assign poly1305_mac_auth_tag_mux_poly1305_mac_c_l86_c9_b34b_cond = a_mux_poly1305_mac_c_l86_c9_b34b_cond;
  assign poly1305_mac_auth_tag_mux_poly1305_mac_c_l86_c9_b34b_iftrue = 129'h000000000000000000000000000000000;
  assign poly1305_mac_auth_tag_mux_poly1305_mac_c_l86_c9_b34b_return_output = poly1305_mac_auth_tag_mux_poly1305_mac_c_l58_c3_0fe9_iffalse;
  assign poly1305_mac_data_in_ready_mux_poly1305_mac_c_l58_c3_0fe9_cond = a_mux_poly1305_mac_c_l58_c3_0fe9_cond;
  assign poly1305_mac_data_in_ready_mux_poly1305_mac_c_l58_c3_0fe9_iftrue = 1'h0;
  assign poly1305_mac_data_in_ready_mux_poly1305_mac_c_l86_c9_b34b_cond = a_mux_poly1305_mac_c_l86_c9_b34b_cond;
  assign poly1305_mac_data_in_ready_mux_poly1305_mac_c_l86_c9_b34b_iffalse = 1'h0;
  assign poly1305_mac_data_in_ready_mux_poly1305_mac_c_l86_c9_b34b_iftrue = 1'h1;
  assign poly1305_mac_data_in_ready_mux_poly1305_mac_c_l86_c9_b34b_return_output = poly1305_mac_data_in_ready_mux_poly1305_mac_c_l58_c3_0fe9_iffalse;
  assign poly1305_mac_key_ready_mux_poly1305_mac_c_l58_c3_0fe9_cond = a_mux_poly1305_mac_c_l58_c3_0fe9_cond;
  assign poly1305_mac_key_ready_mux_poly1305_mac_c_l58_c3_0fe9_iffalse = 1'h0;
  assign poly1305_mac_key_ready_mux_poly1305_mac_c_l58_c3_0fe9_iftrue = 1'h1;
  assign poly1305_pipeline_in_mux_poly1305_mac_c_l58_c3_0fe9_cond = a_mux_poly1305_mac_c_l58_c3_0fe9_cond;
  assign poly1305_pipeline_in_mux_poly1305_mac_c_l58_c3_0fe9_iftrue = 768'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign poly1305_pipeline_in_mux_poly1305_mac_c_l86_c9_b34b_cond = a_mux_poly1305_mac_c_l86_c9_b34b_cond;
  assign poly1305_pipeline_in_mux_poly1305_mac_c_l86_c9_b34b_iffalse = 768'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign poly1305_pipeline_in_mux_poly1305_mac_c_l86_c9_b34b_iftrue = { a_mux_poly1305_mac_c_l102_c5_38b0_iffalse, r_mux_poly1305_mac_c_l58_c3_0fe9_iffalse, \global_to_module[poly1305_mac_data_in] [127:0] };
  assign poly1305_pipeline_in_mux_poly1305_mac_c_l86_c9_b34b_return_output = poly1305_pipeline_in_mux_poly1305_mac_c_l58_c3_0fe9_iffalse;
  assign poly1305_pipeline_in_valid_mux_poly1305_mac_c_l58_c3_0fe9_cond = a_mux_poly1305_mac_c_l58_c3_0fe9_cond;
  assign poly1305_pipeline_in_valid_mux_poly1305_mac_c_l58_c3_0fe9_iftrue = 1'h0;
  assign poly1305_pipeline_in_valid_mux_poly1305_mac_c_l86_c9_b34b_cond = a_mux_poly1305_mac_c_l86_c9_b34b_cond;
  assign poly1305_pipeline_in_valid_mux_poly1305_mac_c_l86_c9_b34b_iffalse = 1'h0;
  assign poly1305_pipeline_in_valid_mux_poly1305_mac_c_l86_c9_b34b_iftrue = bin_op_and_poly1305_mac_c_l97_c8_abd0_left;
  assign poly1305_pipeline_in_valid_mux_poly1305_mac_c_l86_c9_b34b_return_output = poly1305_pipeline_in_valid_mux_poly1305_mac_c_l58_c3_0fe9_iffalse;
  assign r = r_mux_poly1305_mac_c_l58_c3_0fe9_iffalse;
  assign r_mux_poly1305_mac_c_l58_c3_0fe9_cond = a_mux_poly1305_mac_c_l58_c3_0fe9_cond;
  assign r_mux_poly1305_mac_c_l58_c3_0fe9_return_output = reg_comb_r;
  assign r_mux_poly1305_mac_c_l67_c5_1eae_iffalse = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign r_mux_poly1305_mac_c_l67_c5_1eae_return_output = r_mux_poly1305_mac_c_l58_c3_0fe9_iftrue;
  assign s = s_mux_poly1305_mac_c_l58_c3_0fe9_iffalse;
  assign s_mux_poly1305_mac_c_l58_c3_0fe9_cond = a_mux_poly1305_mac_c_l58_c3_0fe9_cond;
  assign s_mux_poly1305_mac_c_l58_c3_0fe9_return_output = reg_comb_s;
  assign s_mux_poly1305_mac_c_l67_c5_1eae_cond = r_mux_poly1305_mac_c_l67_c5_1eae_cond;
  assign s_mux_poly1305_mac_c_l67_c5_1eae_iffalse = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign s_mux_poly1305_mac_c_l67_c5_1eae_return_output = s_mux_poly1305_mac_c_l58_c3_0fe9_iftrue;
  assign state = bin_op_eq_poly1305_mac_c_l100_c12_c77a_left;
  assign state_mux_poly1305_mac_c_l100_c9_a931_cond = a_mux_poly1305_mac_c_l100_c9_a931_cond;
  assign state_mux_poly1305_mac_c_l100_c9_a931_return_output = state_mux_poly1305_mac_c_l86_c9_b34b_iffalse;
  assign state_mux_poly1305_mac_c_l102_c5_38b0_cond = \global_to_module[poly1305_pipeline_out_valid] ;
  assign state_mux_poly1305_mac_c_l102_c5_38b0_iffalse = bin_op_eq_poly1305_mac_c_l100_c12_c77a_left;
  assign state_mux_poly1305_mac_c_l102_c5_38b0_return_output = state_mux_poly1305_mac_c_l100_c9_a931_iftrue;
  assign state_mux_poly1305_mac_c_l107_c7_6f33_cond = is_last_block_mux_poly1305_mac_c_l86_c9_b34b_iffalse;
  assign state_mux_poly1305_mac_c_l107_c7_6f33_iffalse = 3'h1;
  assign state_mux_poly1305_mac_c_l107_c7_6f33_iftrue = 3'h3;
  assign state_mux_poly1305_mac_c_l107_c7_6f33_return_output = state_mux_poly1305_mac_c_l102_c5_38b0_iftrue;
  assign state_mux_poly1305_mac_c_l114_c9_c90f_cond = a_mux_poly1305_mac_c_l114_c9_c90f_cond;
  assign state_mux_poly1305_mac_c_l114_c9_c90f_iftrue = 3'h4;
  assign state_mux_poly1305_mac_c_l114_c9_c90f_return_output = state_mux_poly1305_mac_c_l100_c9_a931_iffalse;
  assign state_mux_poly1305_mac_c_l119_c9_5d88_cond = poly1305_mac_auth_tag_mux_poly1305_mac_c_l119_c9_5d88_cond;
  assign state_mux_poly1305_mac_c_l119_c9_5d88_iffalse = bin_op_eq_poly1305_mac_c_l100_c12_c77a_left;
  assign state_mux_poly1305_mac_c_l119_c9_5d88_return_output = state_mux_poly1305_mac_c_l114_c9_c90f_iffalse;
  assign state_mux_poly1305_mac_c_l126_c5_ae61_iffalse = bin_op_eq_poly1305_mac_c_l100_c12_c77a_left;
  assign state_mux_poly1305_mac_c_l126_c5_ae61_iftrue = 3'h0;
  assign state_mux_poly1305_mac_c_l126_c5_ae61_return_output = state_mux_poly1305_mac_c_l119_c9_5d88_iftrue;
  assign state_mux_poly1305_mac_c_l58_c3_0fe9_cond = a_mux_poly1305_mac_c_l58_c3_0fe9_cond;
  assign state_mux_poly1305_mac_c_l58_c3_0fe9_return_output = reg_comb_state;
  assign state_mux_poly1305_mac_c_l67_c5_1eae_cond = r_mux_poly1305_mac_c_l67_c5_1eae_cond;
  assign state_mux_poly1305_mac_c_l67_c5_1eae_iffalse = bin_op_eq_poly1305_mac_c_l100_c12_c77a_left;
  assign state_mux_poly1305_mac_c_l67_c5_1eae_iftrue = 3'h1;
  assign state_mux_poly1305_mac_c_l67_c5_1eae_return_output = state_mux_poly1305_mac_c_l58_c3_0fe9_iftrue;
  assign state_mux_poly1305_mac_c_l86_c9_b34b_cond = a_mux_poly1305_mac_c_l86_c9_b34b_cond;
  assign state_mux_poly1305_mac_c_l86_c9_b34b_return_output = state_mux_poly1305_mac_c_l58_c3_0fe9_iffalse;
  assign state_mux_poly1305_mac_c_l97_c5_04c3_iffalse = bin_op_eq_poly1305_mac_c_l100_c12_c77a_left;
  assign state_mux_poly1305_mac_c_l97_c5_04c3_iftrue = 3'h2;
  assign state_mux_poly1305_mac_c_l97_c5_04c3_return_output = state_mux_poly1305_mac_c_l86_c9_b34b_iftrue;
  assign u320_t_to_bytes_poly1305_mac_c_l121_c34_afa2_x = a_mux_poly1305_mac_c_l102_c5_38b0_iffalse;
  assign uint320_add_poly1305_mac_c_l116_c9_0faf_a = a_mux_poly1305_mac_c_l102_c5_38b0_iffalse;
  assign uint320_add_poly1305_mac_c_l116_c9_0faf_b = s_mux_poly1305_mac_c_l58_c3_0fe9_iffalse;
  assign uint320_add_poly1305_mac_c_l116_c9_0faf_return_output = a_mux_poly1305_mac_c_l114_c9_c90f_iftrue;
endmodule

module poly1305_mac_loop_body_6clk_0cfe06b6(clk, \inputs[block_bytes] , \inputs[r] , \inputs[a] , \return_output[limbs] );
  wire [63:0] bin_op_or_poly1305_h_l312_c5_a3a2_left;
  wire [63:0] bin_op_or_poly1305_h_l312_c5_a3a2_return_output;
  wire [3:0] bin_op_or_poly1305_h_l312_c5_a3a2_right;
  wire [319:0] bytes_to_uint320_poly1305_h_l309_c16_32b3_return_output;
  wire [319:0] bytes_to_uint320_poly1305_h_l309_c16_32b3_src;
  input clk;
  wire clk;
  input [319:0] \inputs[a] ;
  wire [319:0] \inputs[a] ;
  input [127:0] \inputs[block_bytes] ;
  wire [127:0] \inputs[block_bytes] ;
  input [319:0] \inputs[r] ;
  wire [319:0] \inputs[r] ;
  output [319:0] \return_output[limbs] ;
  wire [319:0] \return_output[limbs] ;
  wire [319:0] uint320_add_poly1305_h_l315_c9_6a57_a;
  wire [319:0] uint320_add_poly1305_h_l315_c9_6a57_b;
  wire [319:0] uint320_add_poly1305_h_l315_c9_6a57_return_output;
  wire [319:0] uint320_mod_prime_poly1305_h_l322_c9_cf80_a;
  wire [319:0] uint320_mod_prime_poly1305_h_l322_c9_cf80_return_output;
  wire [319:0] uint320_mul_poly1305_h_l319_c9_6131_a;
  wire [319:0] uint320_mul_poly1305_h_l319_c9_6131_b;
  wire [319:0] uint320_mul_poly1305_h_l319_c9_6131_return_output;
  bin_op_or_uint64_t_uint4_t_0clk_de264c78 bin_op_or_poly1305_h_l312_c5_a3a2 (
    .left(bytes_to_uint320_poly1305_h_l309_c16_32b3_return_output[191:128]),
    .return_output(bin_op_or_poly1305_h_l312_c5_a3a2_return_output),
    .right(4'h1)
  );
  bytes_to_uint320_0clk_b3848d7a bytes_to_uint320_poly1305_h_l309_c16_32b3 (
    .\return_output[limbs] (bytes_to_uint320_poly1305_h_l309_c16_32b3_return_output),
    .src({ \inputs[block_bytes] , 192'h000000000000000000000000000000000000000000000000 })
  );
  uint320_add_0clk_10d8c973 uint320_add_poly1305_h_l315_c9_6a57 (
    .\a[limbs] (\inputs[a] ),
    .\b[limbs] ({ bytes_to_uint320_poly1305_h_l309_c16_32b3_return_output[319:192], bin_op_or_poly1305_h_l312_c5_a3a2_return_output, bytes_to_uint320_poly1305_h_l309_c16_32b3_return_output[127:0] }),
    .\return_output[limbs] (uint320_mul_poly1305_h_l319_c9_6131_a)
  );
  uint320_mod_prime_1clk_528dcb9b uint320_mod_prime_poly1305_h_l322_c9_cf80 (
    .\a[limbs] (uint320_mod_prime_poly1305_h_l322_c9_cf80_a),
    .clk(clk),
    .\return_output[limbs] (\return_output[limbs] )
  );
  uint320_mul_5clk_8f1162f7 uint320_mul_poly1305_h_l319_c9_6131 (
    .\a[limbs] (uint320_mul_poly1305_h_l319_c9_6131_a),
    .\b[limbs] (\inputs[r] ),
    .clk(clk),
    .\return_output[limbs] (uint320_mod_prime_poly1305_h_l322_c9_cf80_a)
  );
  assign bin_op_or_poly1305_h_l312_c5_a3a2_left = bytes_to_uint320_poly1305_h_l309_c16_32b3_return_output[191:128];
  assign bin_op_or_poly1305_h_l312_c5_a3a2_right = 4'h1;
  assign bytes_to_uint320_poly1305_h_l309_c16_32b3_src = { \inputs[block_bytes] , 192'h000000000000000000000000000000000000000000000000 };
  assign uint320_add_poly1305_h_l315_c9_6a57_a = \inputs[a] ;
  assign uint320_add_poly1305_h_l315_c9_6a57_b = { bytes_to_uint320_poly1305_h_l309_c16_32b3_return_output[319:192], bin_op_or_poly1305_h_l312_c5_a3a2_return_output, bytes_to_uint320_poly1305_h_l309_c16_32b3_return_output[127:0] };
  assign uint320_add_poly1305_h_l315_c9_6a57_return_output = uint320_mul_poly1305_h_l319_c9_6131_a;
  assign uint320_mod_prime_poly1305_h_l322_c9_cf80_return_output = \return_output[limbs] ;
  assign uint320_mul_poly1305_h_l319_c9_6131_b = \inputs[r] ;
  assign uint320_mul_poly1305_h_l319_c9_6131_return_output = uint320_mod_prime_poly1305_h_l322_c9_cf80_a;
endmodule

module poly1305_pipeline_6clk_a329bbb0(clk, clock_enable, \global_to_module[poly1305_pipeline_in] , \global_to_module[poly1305_pipeline_in_valid] , \module_to_global[poly1305_pipeline_out] , \module_to_global[poly1305_pipeline_out_valid] );
  wire [7:0] _00_;
  wire _01_;
  wire [7:0] _02_;
  wire _03_;
  wire [7:0] _04_;
  wire _05_;
  wire [7:0] _06_;
  wire _07_;
  wire [7:0] _08_;
  wire _09_;
  wire [7:0] _10_;
  wire _11_;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire comb_stage0_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable;
  wire [7:0] comb_stage0_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id;
  wire comb_stage0_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid;
  wire comb_stage1_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable;
  reg [7:0] comb_stage1_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id;
  reg comb_stage1_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid;
  wire comb_stage2_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable;
  reg [7:0] comb_stage2_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id;
  reg comb_stage2_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid;
  wire comb_stage3_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable;
  reg [7:0] comb_stage3_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id;
  reg comb_stage3_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid;
  wire comb_stage4_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable;
  reg [7:0] comb_stage4_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id;
  reg comb_stage4_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid;
  wire comb_stage5_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable;
  reg [7:0] comb_stage5_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id;
  reg comb_stage5_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid;
  input [767:0] \global_to_module[poly1305_pipeline_in] ;
  wire [767:0] \global_to_module[poly1305_pipeline_in] ;
  input \global_to_module[poly1305_pipeline_in_valid] ;
  wire \global_to_module[poly1305_pipeline_in_valid] ;
  output [319:0] \module_to_global[poly1305_pipeline_out] ;
  wire [319:0] \module_to_global[poly1305_pipeline_out] ;
  output \module_to_global[poly1305_pipeline_out_valid] ;
  wire \module_to_global[poly1305_pipeline_out_valid] ;
  wire [767:0] poly1305_mac_loop_body_poly1305_mac_c_l16_c179_eb15_inputs;
  wire [319:0] poly1305_mac_loop_body_poly1305_mac_c_l16_c179_eb15_return_output;
  wire poly1305_pipeline_in_reg_func_poly1305_mac_c_l16_c60_b7a2_clock_enable;
  wire [767:0] poly1305_pipeline_in_reg_func_poly1305_mac_c_l16_c60_b7a2_data;
  wire [7:0] poly1305_pipeline_in_reg_func_poly1305_mac_c_l16_c60_b7a2_id;
  wire [776:0] poly1305_pipeline_in_reg_func_poly1305_mac_c_l16_c60_b7a2_return_output;
  wire poly1305_pipeline_in_reg_func_poly1305_mac_c_l16_c60_b7a2_valid;
  wire poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable;
  wire [319:0] poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_data;
  reg [7:0] poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id;
  (* unused_bits = "320 321 322 323 324 325 326 327" *)
  wire [328:0] poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_return_output;
  reg poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid;
  wire reg_stage0_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable;
  wire [7:0] reg_stage0_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id;
  wire reg_stage0_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid;
  wire reg_stage1_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable;
  wire [7:0] reg_stage1_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id;
  wire reg_stage1_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid;
  wire reg_stage2_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable;
  wire [7:0] reg_stage2_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id;
  wire reg_stage2_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid;
  wire reg_stage3_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable;
  wire [7:0] reg_stage3_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id;
  wire reg_stage3_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid;
  wire reg_stage4_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable;
  wire [7:0] reg_stage4_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id;
  wire reg_stage4_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid;
  wire reg_stage5_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable;
  wire [7:0] reg_stage5_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id;
  wire reg_stage5_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid;
  always @(posedge clk)
    if (clock_enable) comb_stage1_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id <= _00_;
  always @(posedge clk)
    if (clock_enable) comb_stage1_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid <= _01_;
  always @(posedge clk)
    if (clock_enable) comb_stage2_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id <= _02_;
  always @(posedge clk)
    if (clock_enable) comb_stage2_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid <= _03_;
  always @(posedge clk)
    if (clock_enable) comb_stage3_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id <= _04_;
  always @(posedge clk)
    if (clock_enable) comb_stage3_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid <= _05_;
  always @(posedge clk)
    if (clock_enable) comb_stage4_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id <= _06_;
  always @(posedge clk)
    if (clock_enable) comb_stage4_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid <= _07_;
  always @(posedge clk)
    if (clock_enable) comb_stage5_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id <= _08_;
  always @(posedge clk)
    if (clock_enable) comb_stage5_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid <= _09_;
  always @(posedge clk)
    if (clock_enable) poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id <= _10_;
  always @(posedge clk)
    if (clock_enable) poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid <= _11_;
  assign \module_to_global[poly1305_pipeline_out]  = clock_enable ? poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_return_output[319:0] : 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global[poly1305_pipeline_out_valid]  = clock_enable ? poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_return_output[328] : 1'h0;
  assign _00_ = clock_enable ? comb_stage0_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id : 8'hxx;
  assign _01_ = clock_enable ? comb_stage0_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid : 1'hx;
  assign _02_ = clock_enable ? comb_stage1_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id : 8'hxx;
  assign _03_ = clock_enable ? comb_stage1_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid : 1'hx;
  assign _04_ = clock_enable ? comb_stage2_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id : 8'hxx;
  assign _05_ = clock_enable ? comb_stage2_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid : 1'hx;
  assign _06_ = clock_enable ? comb_stage3_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id : 8'hxx;
  assign _07_ = clock_enable ? comb_stage3_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid : 1'hx;
  assign _08_ = clock_enable ? comb_stage4_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id : 8'hxx;
  assign _09_ = clock_enable ? comb_stage4_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid : 1'hx;
  assign _10_ = clock_enable ? comb_stage5_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id : 8'hxx;
  assign _11_ = clock_enable ? comb_stage5_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid : 1'hx;
  poly1305_mac_loop_body_6clk_0cfe06b6 poly1305_mac_loop_body_poly1305_mac_c_l16_c179_eb15 (
    .clk(clk),
    .\inputs[a] (poly1305_mac_loop_body_poly1305_mac_c_l16_c179_eb15_inputs[767:448]),
    .\inputs[block_bytes] (poly1305_mac_loop_body_poly1305_mac_c_l16_c179_eb15_inputs[127:0]),
    .\inputs[r] (poly1305_mac_loop_body_poly1305_mac_c_l16_c179_eb15_inputs[447:128]),
    .\return_output[limbs] (poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_data)
  );
  poly1305_pipeline_in_reg_func_0clk_b45f1687 poly1305_pipeline_in_reg_func_poly1305_mac_c_l16_c60_b7a2 (
    .clk(clk),
    .clock_enable(clock_enable),
    .\data[a] (\global_to_module[poly1305_pipeline_in] [767:448]),
    .\data[block_bytes] (\global_to_module[poly1305_pipeline_in] [127:0]),
    .\data[r] (\global_to_module[poly1305_pipeline_in] [447:128]),
    .id(8'h00),
    .\return_output[data] (poly1305_mac_loop_body_poly1305_mac_c_l16_c179_eb15_inputs),
    .\return_output[id] (comb_stage0_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id),
    .\return_output[valid] (comb_stage0_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid),
    .valid(\global_to_module[poly1305_pipeline_in_valid] )
  );
  poly1305_pipeline_out_reg_func_0clk_b45f1687 poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0 (
    .clk(clk),
    .clock_enable(1'h1),
    .\data[limbs] (poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_data),
    .id(poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id),
    .\return_output[data] (poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_return_output[319:0]),
    .\return_output[id] (poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_return_output[327:320]),
    .\return_output[valid] (poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_return_output[328]),
    .valid(poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid)
  );
  assign clk_en_internal = clock_enable;
  assign comb_stage0_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable = clock_enable;
  assign comb_stage1_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable = 1'h1;
  assign comb_stage2_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable = 1'h1;
  assign comb_stage3_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable = 1'h1;
  assign comb_stage4_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable = 1'h1;
  assign comb_stage5_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable = 1'h1;
  assign poly1305_mac_loop_body_poly1305_mac_c_l16_c179_eb15_return_output = poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_data;
  assign poly1305_pipeline_in_reg_func_poly1305_mac_c_l16_c60_b7a2_clock_enable = clock_enable;
  assign poly1305_pipeline_in_reg_func_poly1305_mac_c_l16_c60_b7a2_data = \global_to_module[poly1305_pipeline_in] ;
  assign poly1305_pipeline_in_reg_func_poly1305_mac_c_l16_c60_b7a2_id = 8'h00;
  assign poly1305_pipeline_in_reg_func_poly1305_mac_c_l16_c60_b7a2_return_output = { comb_stage0_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid, comb_stage0_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id, poly1305_mac_loop_body_poly1305_mac_c_l16_c179_eb15_inputs };
  assign poly1305_pipeline_in_reg_func_poly1305_mac_c_l16_c60_b7a2_valid = \global_to_module[poly1305_pipeline_in_valid] ;
  assign poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable = 1'h1;
  assign reg_stage0_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable = 1'h1;
  assign reg_stage0_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id = comb_stage1_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id;
  assign reg_stage0_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid = comb_stage1_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid;
  assign reg_stage1_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable = 1'h1;
  assign reg_stage1_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id = comb_stage2_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id;
  assign reg_stage1_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid = comb_stage2_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid;
  assign reg_stage2_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable = 1'h1;
  assign reg_stage2_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id = comb_stage3_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id;
  assign reg_stage2_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid = comb_stage3_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid;
  assign reg_stage3_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable = 1'h1;
  assign reg_stage3_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id = comb_stage4_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id;
  assign reg_stage3_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid = comb_stage4_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid;
  assign reg_stage4_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable = 1'h1;
  assign reg_stage4_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id = comb_stage5_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id;
  assign reg_stage4_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid = comb_stage5_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid;
  assign reg_stage5_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_clock_enable = 1'h1;
  assign reg_stage5_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id = poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_id;
  assign reg_stage5_poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid = poly1305_pipeline_out_reg_func_poly1305_mac_c_l16_c243_88d0_valid;
endmodule

module poly1305_pipeline_in_reg_func_0clk_b45f1687(clk, clock_enable, \data[block_bytes] , \data[r] , \data[a] , id, valid, \return_output[data] , \return_output[id] , \return_output[valid] );
  wire [776:0] _0_;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [319:0] \data[a] ;
  wire [319:0] \data[a] ;
  input [127:0] \data[block_bytes] ;
  wire [127:0] \data[block_bytes] ;
  input [319:0] \data[r] ;
  wire [319:0] \data[r] ;
  input [7:0] id;
  wire [7:0] id;
  wire [776:0] reg_comb_the_reg;
  output [767:0] \return_output[data] ;
  wire [767:0] \return_output[data] ;
  output [7:0] \return_output[id] ;
  wire [7:0] \return_output[id] ;
  output \return_output[valid] ;
  wire \return_output[valid] ;
  reg [776:0] the_reg = 777'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  input valid;
  wire valid;
  always @(posedge clk)
    if (clock_enable) the_reg <= _0_;
  assign _0_ = clock_enable ? { valid, id, \data[a] , \data[r] , \data[block_bytes]  } : 777'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign clk_en_internal = clock_enable;
  assign reg_comb_the_reg = { valid, id, \data[a] , \data[r] , \data[block_bytes]  };
  assign \return_output[data]  = the_reg[767:0];
  assign \return_output[id]  = the_reg[775:768];
  assign \return_output[valid]  = the_reg[776];
endmodule

module poly1305_pipeline_out_reg_func_0clk_b45f1687(clk, clock_enable, \data[limbs] , id, valid, \return_output[data] , \return_output[id] , \return_output[valid] );
  wire [328:0] _0_;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [319:0] \data[limbs] ;
  wire [319:0] \data[limbs] ;
  input [7:0] id;
  wire [7:0] id;
  wire [328:0] reg_comb_the_reg;
  output [319:0] \return_output[data] ;
  wire [319:0] \return_output[data] ;
  output [7:0] \return_output[id] ;
  wire [7:0] \return_output[id] ;
  output \return_output[valid] ;
  wire \return_output[valid] ;
  reg [328:0] the_reg = 329'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  input valid;
  wire valid;
  always @(posedge clk)
    if (clock_enable) the_reg <= _0_;
  assign _0_ = clock_enable ? { valid, id, \data[limbs]  } : 329'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign clk_en_internal = clock_enable;
  assign reg_comb_the_reg = { valid, id, \data[limbs]  };
  assign \return_output[data]  = the_reg[319:0];
  assign \return_output[id]  = the_reg[327:320];
  assign \return_output[valid]  = the_reg[328];
endmodule

module prep_auth_data_0clk_41669ea5(clk, clock_enable, \global_to_module[prep_auth_data_axis_in] , \global_to_module[prep_auth_data_aad_len] , \global_to_module[prep_auth_data_aad] , \global_to_module[prep_auth_data_axis_out_ready] , \module_to_global[prep_auth_data_axis_in_ready] , \module_to_global[prep_auth_data_axis_out] );
  wire [1:0] _0_;
  wire [255:0] _1_;
  wire [15:0] _2_;
  wire [255:0] aad_reg;
  wire aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  wire [7:0] aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_iffalse;
  wire [7:0] aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_iftrue;
  wire [7:0] aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_return_output;
  wire aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond;
  wire [7:0] aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  wire [7:0] aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  wire [7:0] aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_return_output;
  wire aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond;
  wire [7:0] aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_iffalse;
  wire [7:0] aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  wire [7:0] aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_return_output;
  wire aad_reg_10_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  wire [7:0] aad_reg_10_mux_prep_auth_data_c_l102_c7_8ec3_iffalse;
  wire [7:0] aad_reg_10_mux_prep_auth_data_c_l102_c7_8ec3_iftrue;
  wire [7:0] aad_reg_10_mux_prep_auth_data_c_l102_c7_8ec3_return_output;
  wire aad_reg_10_mux_prep_auth_data_c_l84_c8_c0da_cond;
  wire [7:0] aad_reg_10_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  wire [7:0] aad_reg_10_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  wire [7:0] aad_reg_10_mux_prep_auth_data_c_l84_c8_c0da_return_output;
  wire aad_reg_10_mux_prep_auth_data_c_l99_c5_ef49_cond;
  wire [7:0] aad_reg_10_mux_prep_auth_data_c_l99_c5_ef49_iffalse;
  wire [7:0] aad_reg_10_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  wire [7:0] aad_reg_10_mux_prep_auth_data_c_l99_c5_ef49_return_output;
  wire aad_reg_11_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  wire [7:0] aad_reg_11_mux_prep_auth_data_c_l102_c7_8ec3_iffalse;
  wire [7:0] aad_reg_11_mux_prep_auth_data_c_l102_c7_8ec3_iftrue;
  wire [7:0] aad_reg_11_mux_prep_auth_data_c_l102_c7_8ec3_return_output;
  wire aad_reg_11_mux_prep_auth_data_c_l84_c8_c0da_cond;
  wire [7:0] aad_reg_11_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  wire [7:0] aad_reg_11_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  wire [7:0] aad_reg_11_mux_prep_auth_data_c_l84_c8_c0da_return_output;
  wire aad_reg_11_mux_prep_auth_data_c_l99_c5_ef49_cond;
  wire [7:0] aad_reg_11_mux_prep_auth_data_c_l99_c5_ef49_iffalse;
  wire [7:0] aad_reg_11_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  wire [7:0] aad_reg_11_mux_prep_auth_data_c_l99_c5_ef49_return_output;
  wire aad_reg_12_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  wire [7:0] aad_reg_12_mux_prep_auth_data_c_l102_c7_8ec3_iffalse;
  wire [7:0] aad_reg_12_mux_prep_auth_data_c_l102_c7_8ec3_iftrue;
  wire [7:0] aad_reg_12_mux_prep_auth_data_c_l102_c7_8ec3_return_output;
  wire aad_reg_12_mux_prep_auth_data_c_l84_c8_c0da_cond;
  wire [7:0] aad_reg_12_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  wire [7:0] aad_reg_12_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  wire [7:0] aad_reg_12_mux_prep_auth_data_c_l84_c8_c0da_return_output;
  wire aad_reg_12_mux_prep_auth_data_c_l99_c5_ef49_cond;
  wire [7:0] aad_reg_12_mux_prep_auth_data_c_l99_c5_ef49_iffalse;
  wire [7:0] aad_reg_12_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  wire [7:0] aad_reg_12_mux_prep_auth_data_c_l99_c5_ef49_return_output;
  wire aad_reg_13_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  wire [7:0] aad_reg_13_mux_prep_auth_data_c_l102_c7_8ec3_iffalse;
  wire [7:0] aad_reg_13_mux_prep_auth_data_c_l102_c7_8ec3_iftrue;
  wire [7:0] aad_reg_13_mux_prep_auth_data_c_l102_c7_8ec3_return_output;
  wire aad_reg_13_mux_prep_auth_data_c_l84_c8_c0da_cond;
  wire [7:0] aad_reg_13_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  wire [7:0] aad_reg_13_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  wire [7:0] aad_reg_13_mux_prep_auth_data_c_l84_c8_c0da_return_output;
  wire aad_reg_13_mux_prep_auth_data_c_l99_c5_ef49_cond;
  wire [7:0] aad_reg_13_mux_prep_auth_data_c_l99_c5_ef49_iffalse;
  wire [7:0] aad_reg_13_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  wire [7:0] aad_reg_13_mux_prep_auth_data_c_l99_c5_ef49_return_output;
  wire aad_reg_14_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  wire [7:0] aad_reg_14_mux_prep_auth_data_c_l102_c7_8ec3_iffalse;
  wire [7:0] aad_reg_14_mux_prep_auth_data_c_l102_c7_8ec3_iftrue;
  wire [7:0] aad_reg_14_mux_prep_auth_data_c_l102_c7_8ec3_return_output;
  wire aad_reg_14_mux_prep_auth_data_c_l84_c8_c0da_cond;
  wire [7:0] aad_reg_14_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  wire [7:0] aad_reg_14_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  wire [7:0] aad_reg_14_mux_prep_auth_data_c_l84_c8_c0da_return_output;
  wire aad_reg_14_mux_prep_auth_data_c_l99_c5_ef49_cond;
  wire [7:0] aad_reg_14_mux_prep_auth_data_c_l99_c5_ef49_iffalse;
  wire [7:0] aad_reg_14_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  wire [7:0] aad_reg_14_mux_prep_auth_data_c_l99_c5_ef49_return_output;
  wire aad_reg_15_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  wire [7:0] aad_reg_15_mux_prep_auth_data_c_l102_c7_8ec3_iffalse;
  wire [7:0] aad_reg_15_mux_prep_auth_data_c_l102_c7_8ec3_iftrue;
  wire [7:0] aad_reg_15_mux_prep_auth_data_c_l102_c7_8ec3_return_output;
  wire aad_reg_15_mux_prep_auth_data_c_l84_c8_c0da_cond;
  wire [7:0] aad_reg_15_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  wire [7:0] aad_reg_15_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  wire [7:0] aad_reg_15_mux_prep_auth_data_c_l84_c8_c0da_return_output;
  wire aad_reg_15_mux_prep_auth_data_c_l99_c5_ef49_cond;
  wire [7:0] aad_reg_15_mux_prep_auth_data_c_l99_c5_ef49_iffalse;
  wire [7:0] aad_reg_15_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  wire [7:0] aad_reg_15_mux_prep_auth_data_c_l99_c5_ef49_return_output;
  wire aad_reg_1_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  wire [7:0] aad_reg_1_mux_prep_auth_data_c_l102_c7_8ec3_iffalse;
  wire [7:0] aad_reg_1_mux_prep_auth_data_c_l102_c7_8ec3_iftrue;
  wire [7:0] aad_reg_1_mux_prep_auth_data_c_l102_c7_8ec3_return_output;
  wire aad_reg_1_mux_prep_auth_data_c_l84_c8_c0da_cond;
  wire [7:0] aad_reg_1_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  wire [7:0] aad_reg_1_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  wire [7:0] aad_reg_1_mux_prep_auth_data_c_l84_c8_c0da_return_output;
  wire aad_reg_1_mux_prep_auth_data_c_l99_c5_ef49_cond;
  wire [7:0] aad_reg_1_mux_prep_auth_data_c_l99_c5_ef49_iffalse;
  wire [7:0] aad_reg_1_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  wire [7:0] aad_reg_1_mux_prep_auth_data_c_l99_c5_ef49_return_output;
  wire aad_reg_2_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  wire [7:0] aad_reg_2_mux_prep_auth_data_c_l102_c7_8ec3_iffalse;
  wire [7:0] aad_reg_2_mux_prep_auth_data_c_l102_c7_8ec3_iftrue;
  wire [7:0] aad_reg_2_mux_prep_auth_data_c_l102_c7_8ec3_return_output;
  wire aad_reg_2_mux_prep_auth_data_c_l84_c8_c0da_cond;
  wire [7:0] aad_reg_2_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  wire [7:0] aad_reg_2_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  wire [7:0] aad_reg_2_mux_prep_auth_data_c_l84_c8_c0da_return_output;
  wire aad_reg_2_mux_prep_auth_data_c_l99_c5_ef49_cond;
  wire [7:0] aad_reg_2_mux_prep_auth_data_c_l99_c5_ef49_iffalse;
  wire [7:0] aad_reg_2_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  wire [7:0] aad_reg_2_mux_prep_auth_data_c_l99_c5_ef49_return_output;
  wire aad_reg_3_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  wire [7:0] aad_reg_3_mux_prep_auth_data_c_l102_c7_8ec3_iffalse;
  wire [7:0] aad_reg_3_mux_prep_auth_data_c_l102_c7_8ec3_iftrue;
  wire [7:0] aad_reg_3_mux_prep_auth_data_c_l102_c7_8ec3_return_output;
  wire aad_reg_3_mux_prep_auth_data_c_l84_c8_c0da_cond;
  wire [7:0] aad_reg_3_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  wire [7:0] aad_reg_3_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  wire [7:0] aad_reg_3_mux_prep_auth_data_c_l84_c8_c0da_return_output;
  wire aad_reg_3_mux_prep_auth_data_c_l99_c5_ef49_cond;
  wire [7:0] aad_reg_3_mux_prep_auth_data_c_l99_c5_ef49_iffalse;
  wire [7:0] aad_reg_3_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  wire [7:0] aad_reg_3_mux_prep_auth_data_c_l99_c5_ef49_return_output;
  wire aad_reg_4_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  wire [7:0] aad_reg_4_mux_prep_auth_data_c_l102_c7_8ec3_iffalse;
  wire [7:0] aad_reg_4_mux_prep_auth_data_c_l102_c7_8ec3_iftrue;
  wire [7:0] aad_reg_4_mux_prep_auth_data_c_l102_c7_8ec3_return_output;
  wire aad_reg_4_mux_prep_auth_data_c_l84_c8_c0da_cond;
  wire [7:0] aad_reg_4_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  wire [7:0] aad_reg_4_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  wire [7:0] aad_reg_4_mux_prep_auth_data_c_l84_c8_c0da_return_output;
  wire aad_reg_4_mux_prep_auth_data_c_l99_c5_ef49_cond;
  wire [7:0] aad_reg_4_mux_prep_auth_data_c_l99_c5_ef49_iffalse;
  wire [7:0] aad_reg_4_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  wire [7:0] aad_reg_4_mux_prep_auth_data_c_l99_c5_ef49_return_output;
  wire aad_reg_5_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  wire [7:0] aad_reg_5_mux_prep_auth_data_c_l102_c7_8ec3_iffalse;
  wire [7:0] aad_reg_5_mux_prep_auth_data_c_l102_c7_8ec3_iftrue;
  wire [7:0] aad_reg_5_mux_prep_auth_data_c_l102_c7_8ec3_return_output;
  wire aad_reg_5_mux_prep_auth_data_c_l84_c8_c0da_cond;
  wire [7:0] aad_reg_5_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  wire [7:0] aad_reg_5_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  wire [7:0] aad_reg_5_mux_prep_auth_data_c_l84_c8_c0da_return_output;
  wire aad_reg_5_mux_prep_auth_data_c_l99_c5_ef49_cond;
  wire [7:0] aad_reg_5_mux_prep_auth_data_c_l99_c5_ef49_iffalse;
  wire [7:0] aad_reg_5_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  wire [7:0] aad_reg_5_mux_prep_auth_data_c_l99_c5_ef49_return_output;
  wire aad_reg_6_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  wire [7:0] aad_reg_6_mux_prep_auth_data_c_l102_c7_8ec3_iffalse;
  wire [7:0] aad_reg_6_mux_prep_auth_data_c_l102_c7_8ec3_iftrue;
  wire [7:0] aad_reg_6_mux_prep_auth_data_c_l102_c7_8ec3_return_output;
  wire aad_reg_6_mux_prep_auth_data_c_l84_c8_c0da_cond;
  wire [7:0] aad_reg_6_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  wire [7:0] aad_reg_6_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  wire [7:0] aad_reg_6_mux_prep_auth_data_c_l84_c8_c0da_return_output;
  wire aad_reg_6_mux_prep_auth_data_c_l99_c5_ef49_cond;
  wire [7:0] aad_reg_6_mux_prep_auth_data_c_l99_c5_ef49_iffalse;
  wire [7:0] aad_reg_6_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  wire [7:0] aad_reg_6_mux_prep_auth_data_c_l99_c5_ef49_return_output;
  wire aad_reg_7_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  wire [7:0] aad_reg_7_mux_prep_auth_data_c_l102_c7_8ec3_iffalse;
  wire [7:0] aad_reg_7_mux_prep_auth_data_c_l102_c7_8ec3_iftrue;
  wire [7:0] aad_reg_7_mux_prep_auth_data_c_l102_c7_8ec3_return_output;
  wire aad_reg_7_mux_prep_auth_data_c_l84_c8_c0da_cond;
  wire [7:0] aad_reg_7_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  wire [7:0] aad_reg_7_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  wire [7:0] aad_reg_7_mux_prep_auth_data_c_l84_c8_c0da_return_output;
  wire aad_reg_7_mux_prep_auth_data_c_l99_c5_ef49_cond;
  wire [7:0] aad_reg_7_mux_prep_auth_data_c_l99_c5_ef49_iffalse;
  wire [7:0] aad_reg_7_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  wire [7:0] aad_reg_7_mux_prep_auth_data_c_l99_c5_ef49_return_output;
  wire aad_reg_8_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  wire [7:0] aad_reg_8_mux_prep_auth_data_c_l102_c7_8ec3_iffalse;
  wire [7:0] aad_reg_8_mux_prep_auth_data_c_l102_c7_8ec3_iftrue;
  wire [7:0] aad_reg_8_mux_prep_auth_data_c_l102_c7_8ec3_return_output;
  wire aad_reg_8_mux_prep_auth_data_c_l84_c8_c0da_cond;
  wire [7:0] aad_reg_8_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  wire [7:0] aad_reg_8_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  wire [7:0] aad_reg_8_mux_prep_auth_data_c_l84_c8_c0da_return_output;
  wire aad_reg_8_mux_prep_auth_data_c_l99_c5_ef49_cond;
  wire [7:0] aad_reg_8_mux_prep_auth_data_c_l99_c5_ef49_iffalse;
  wire [7:0] aad_reg_8_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  wire [7:0] aad_reg_8_mux_prep_auth_data_c_l99_c5_ef49_return_output;
  wire aad_reg_9_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  wire [7:0] aad_reg_9_mux_prep_auth_data_c_l102_c7_8ec3_iffalse;
  wire [7:0] aad_reg_9_mux_prep_auth_data_c_l102_c7_8ec3_iftrue;
  wire [7:0] aad_reg_9_mux_prep_auth_data_c_l102_c7_8ec3_return_output;
  wire aad_reg_9_mux_prep_auth_data_c_l84_c8_c0da_cond;
  wire [7:0] aad_reg_9_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  wire [7:0] aad_reg_9_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  wire [7:0] aad_reg_9_mux_prep_auth_data_c_l84_c8_c0da_return_output;
  wire aad_reg_9_mux_prep_auth_data_c_l99_c5_ef49_cond;
  wire [7:0] aad_reg_9_mux_prep_auth_data_c_l99_c5_ef49_iffalse;
  wire [7:0] aad_reg_9_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  wire [7:0] aad_reg_9_mux_prep_auth_data_c_l99_c5_ef49_return_output;
  wire aad_reg_mux_prep_auth_data_c_l61_c3_61e8_cond;
  wire [255:0] aad_reg_mux_prep_auth_data_c_l61_c3_61e8_iffalse;
  wire [255:0] aad_reg_mux_prep_auth_data_c_l61_c3_61e8_iftrue;
  wire [255:0] aad_reg_mux_prep_auth_data_c_l61_c3_61e8_return_output;
  wire aad_reg_mux_prep_auth_data_c_l64_c5_0db0_cond;
  reg [255:0] aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  wire [255:0] aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iftrue;
  wire [255:0] aad_reg_mux_prep_auth_data_c_l64_c5_0db0_return_output;
  wire aad_reg_mux_prep_auth_data_c_l68_c7_05f1_cond;
  wire [255:0] aad_reg_mux_prep_auth_data_c_l68_c7_05f1_iffalse;
  wire [255:0] aad_reg_mux_prep_auth_data_c_l68_c7_05f1_iftrue;
  wire [255:0] aad_reg_mux_prep_auth_data_c_l68_c7_05f1_return_output;
  wire [144:0] axis128_keep_count_prep_auth_data_c_l135_c18_6322_axis;
  wire [4:0] axis128_keep_count_prep_auth_data_c_l135_c18_6322_return_output;
  wire bin_op_and_prep_auth_data_c_l134_c8_e35a_left;
  wire bin_op_and_prep_auth_data_c_l134_c8_e35a_return_output;
  wire bin_op_and_prep_auth_data_c_l134_c8_e35a_right;
  wire bin_op_and_prep_auth_data_c_l166_c8_b775_left;
  wire bin_op_and_prep_auth_data_c_l166_c8_b775_return_output;
  wire bin_op_and_prep_auth_data_c_l166_c8_b775_right;
  wire bin_op_and_prep_auth_data_c_l99_c8_4abc_left;
  wire bin_op_and_prep_auth_data_c_l99_c8_4abc_return_output;
  wire bin_op_and_prep_auth_data_c_l99_c8_4abc_right;
  reg [1:0] bin_op_eq_prep_auth_data_c_l116_c11_9934_left = 2'h0;
  wire bin_op_eq_prep_auth_data_c_l116_c11_9934_return_output;
  wire [1:0] bin_op_eq_prep_auth_data_c_l116_c11_9934_right;
  wire [1:0] bin_op_eq_prep_auth_data_c_l61_c6_5ef5_left;
  wire bin_op_eq_prep_auth_data_c_l61_c6_5ef5_return_output;
  wire [1:0] bin_op_eq_prep_auth_data_c_l61_c6_5ef5_right;
  wire [1:0] bin_op_eq_prep_auth_data_c_l84_c11_e4f1_left;
  wire bin_op_eq_prep_auth_data_c_l84_c11_e4f1_return_output;
  wire [1:0] bin_op_eq_prep_auth_data_c_l84_c11_e4f1_right;
  reg [15:0] bin_op_gt_prep_auth_data_c_l102_c10_1c61_left = 16'h0000;
  wire bin_op_gt_prep_auth_data_c_l102_c10_1c61_return_output;
  wire [4:0] bin_op_gt_prep_auth_data_c_l102_c10_1c61_right;
  wire [7:0] bin_op_gt_prep_auth_data_c_l68_c10_4ae1_left;
  wire bin_op_gt_prep_auth_data_c_l68_c10_4ae1_return_output;
  wire bin_op_gt_prep_auth_data_c_l68_c10_4ae1_right;
  wire [15:0] bin_op_minus_prep_auth_data_c_l106_c9_9c3a_left;
  wire [15:0] bin_op_minus_prep_auth_data_c_l106_c9_9c3a_return_output;
  wire [4:0] bin_op_minus_prep_auth_data_c_l106_c9_9c3a_right;
  wire [15:0] bin_op_plus_prep_auth_data_c_l135_c7_83b0_left;
  (* unused_bits = "16" *)
  wire [16:0] bin_op_plus_prep_auth_data_c_l135_c7_83b0_return_output;
  wire [4:0] bin_op_plus_prep_auth_data_c_l135_c7_83b0_right;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire [15:0] counter;
  wire counter_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  wire [15:0] counter_mux_prep_auth_data_c_l102_c7_8ec3_iffalse;
  wire [15:0] counter_mux_prep_auth_data_c_l102_c7_8ec3_iftrue;
  wire [15:0] counter_mux_prep_auth_data_c_l102_c7_8ec3_return_output;
  wire counter_mux_prep_auth_data_c_l116_c8_0638_cond;
  wire [15:0] counter_mux_prep_auth_data_c_l116_c8_0638_iffalse;
  wire [15:0] counter_mux_prep_auth_data_c_l116_c8_0638_iftrue;
  wire [15:0] counter_mux_prep_auth_data_c_l116_c8_0638_return_output;
  wire counter_mux_prep_auth_data_c_l134_c5_bc9e_cond;
  wire [15:0] counter_mux_prep_auth_data_c_l134_c5_bc9e_iffalse;
  wire [15:0] counter_mux_prep_auth_data_c_l134_c5_bc9e_iftrue;
  wire [15:0] counter_mux_prep_auth_data_c_l134_c5_bc9e_return_output;
  wire counter_mux_prep_auth_data_c_l61_c3_61e8_cond;
  wire [15:0] counter_mux_prep_auth_data_c_l61_c3_61e8_iffalse;
  wire [15:0] counter_mux_prep_auth_data_c_l61_c3_61e8_iftrue;
  wire [15:0] counter_mux_prep_auth_data_c_l61_c3_61e8_return_output;
  wire counter_mux_prep_auth_data_c_l64_c5_0db0_cond;
  wire [15:0] counter_mux_prep_auth_data_c_l64_c5_0db0_iffalse;
  wire [15:0] counter_mux_prep_auth_data_c_l64_c5_0db0_iftrue;
  wire [15:0] counter_mux_prep_auth_data_c_l64_c5_0db0_return_output;
  wire counter_mux_prep_auth_data_c_l68_c7_05f1_cond;
  wire [15:0] counter_mux_prep_auth_data_c_l68_c7_05f1_iffalse;
  wire [15:0] counter_mux_prep_auth_data_c_l68_c7_05f1_iftrue;
  wire [15:0] counter_mux_prep_auth_data_c_l68_c7_05f1_return_output;
  wire counter_mux_prep_auth_data_c_l84_c8_c0da_cond;
  wire [15:0] counter_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  wire [15:0] counter_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  wire [15:0] counter_mux_prep_auth_data_c_l84_c8_c0da_return_output;
  wire counter_mux_prep_auth_data_c_l99_c5_ef49_cond;
  wire [15:0] counter_mux_prep_auth_data_c_l99_c5_ef49_iffalse;
  wire [15:0] counter_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  wire [15:0] counter_mux_prep_auth_data_c_l99_c5_ef49_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l128_c7_f95f_cond;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l128_c7_f95f_iffalse;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l128_c7_f95f_iftrue;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l128_c7_f95f_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_0_unary_op_not_prep_auth_data_c_l128_c11_150a_expr;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_0_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l128_c7_f95f_cond;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l128_c7_f95f_iffalse;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l128_c7_f95f_iftrue;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l128_c7_f95f_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_10_unary_op_not_prep_auth_data_c_l128_c11_150a_expr;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_10_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l128_c7_f95f_cond;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l128_c7_f95f_iffalse;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l128_c7_f95f_iftrue;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l128_c7_f95f_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_11_unary_op_not_prep_auth_data_c_l128_c11_150a_expr;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_11_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l128_c7_f95f_cond;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l128_c7_f95f_iffalse;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l128_c7_f95f_iftrue;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l128_c7_f95f_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_12_unary_op_not_prep_auth_data_c_l128_c11_150a_expr;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_12_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l128_c7_f95f_cond;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l128_c7_f95f_iffalse;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l128_c7_f95f_iftrue;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l128_c7_f95f_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_13_unary_op_not_prep_auth_data_c_l128_c11_150a_expr;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_13_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l128_c7_f95f_cond;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l128_c7_f95f_iffalse;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l128_c7_f95f_iftrue;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l128_c7_f95f_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_14_unary_op_not_prep_auth_data_c_l128_c11_150a_expr;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_14_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l128_c7_f95f_cond;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l128_c7_f95f_iffalse;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l128_c7_f95f_iftrue;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l128_c7_f95f_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_15_unary_op_not_prep_auth_data_c_l128_c11_150a_expr;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_15_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l128_c7_f95f_cond;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l128_c7_f95f_iffalse;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l128_c7_f95f_iftrue;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l128_c7_f95f_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_1_unary_op_not_prep_auth_data_c_l128_c11_150a_expr;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_1_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l128_c7_f95f_cond;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l128_c7_f95f_iffalse;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l128_c7_f95f_iftrue;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l128_c7_f95f_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_2_unary_op_not_prep_auth_data_c_l128_c11_150a_expr;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_2_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l128_c7_f95f_cond;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l128_c7_f95f_iffalse;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l128_c7_f95f_iftrue;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l128_c7_f95f_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_3_unary_op_not_prep_auth_data_c_l128_c11_150a_expr;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_3_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l128_c7_f95f_cond;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l128_c7_f95f_iffalse;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l128_c7_f95f_iftrue;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l128_c7_f95f_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_4_unary_op_not_prep_auth_data_c_l128_c11_150a_expr;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_4_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l128_c7_f95f_cond;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l128_c7_f95f_iffalse;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l128_c7_f95f_iftrue;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l128_c7_f95f_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_5_unary_op_not_prep_auth_data_c_l128_c11_150a_expr;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_5_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l128_c7_f95f_cond;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l128_c7_f95f_iffalse;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l128_c7_f95f_iftrue;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l128_c7_f95f_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_6_unary_op_not_prep_auth_data_c_l128_c11_150a_expr;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_6_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l128_c7_f95f_cond;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l128_c7_f95f_iffalse;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l128_c7_f95f_iftrue;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l128_c7_f95f_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_7_unary_op_not_prep_auth_data_c_l128_c11_150a_expr;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_7_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l128_c7_f95f_cond;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l128_c7_f95f_iffalse;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l128_c7_f95f_iftrue;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l128_c7_f95f_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_8_unary_op_not_prep_auth_data_c_l128_c11_150a_expr;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_8_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l128_c7_f95f_cond;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l128_c7_f95f_iffalse;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l128_c7_f95f_iftrue;
  wire [7:0] for_prep_auth_data_c_l125_c5_7c7c_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l128_c7_f95f_return_output;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_9_unary_op_not_prep_auth_data_c_l128_c11_150a_expr;
  wire for_prep_auth_data_c_l125_c5_7c7c_iter_9_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output;
  wire [7:0] for_prep_auth_data_c_l148_c5_5ab9_iter_0_const_sr_0_prep_auth_data_c_l150_c49_61d9_return_output;
  wire [7:0] for_prep_auth_data_c_l148_c5_5ab9_iter_0_const_sr_0_prep_auth_data_c_l150_c49_61d9_x;
  wire [7:0] for_prep_auth_data_c_l148_c5_5ab9_iter_1_const_sr_8_prep_auth_data_c_l150_c49_61d9_return_output;
  wire [7:0] for_prep_auth_data_c_l148_c5_5ab9_iter_1_const_sr_8_prep_auth_data_c_l150_c49_61d9_x;
  wire [7:0] for_prep_auth_data_c_l148_c5_5ab9_iter_2_const_sr_16_prep_auth_data_c_l150_c49_61d9_return_output;
  wire [7:0] for_prep_auth_data_c_l148_c5_5ab9_iter_2_const_sr_16_prep_auth_data_c_l150_c49_61d9_x;
  wire [7:0] for_prep_auth_data_c_l148_c5_5ab9_iter_3_const_sr_24_prep_auth_data_c_l150_c49_61d9_return_output;
  wire [7:0] for_prep_auth_data_c_l148_c5_5ab9_iter_3_const_sr_24_prep_auth_data_c_l150_c49_61d9_x;
  wire [7:0] for_prep_auth_data_c_l148_c5_5ab9_iter_4_const_sr_32_prep_auth_data_c_l150_c49_61d9_return_output;
  wire [7:0] for_prep_auth_data_c_l148_c5_5ab9_iter_4_const_sr_32_prep_auth_data_c_l150_c49_61d9_x;
  wire [7:0] for_prep_auth_data_c_l148_c5_5ab9_iter_5_const_sr_40_prep_auth_data_c_l150_c49_61d9_return_output;
  wire [7:0] for_prep_auth_data_c_l148_c5_5ab9_iter_5_const_sr_40_prep_auth_data_c_l150_c49_61d9_x;
  wire [7:0] for_prep_auth_data_c_l148_c5_5ab9_iter_6_const_sr_48_prep_auth_data_c_l150_c49_61d9_return_output;
  wire [7:0] for_prep_auth_data_c_l148_c5_5ab9_iter_6_const_sr_48_prep_auth_data_c_l150_c49_61d9_x;
  wire [7:0] for_prep_auth_data_c_l148_c5_5ab9_iter_7_const_sr_56_prep_auth_data_c_l150_c49_61d9_return_output;
  wire [7:0] for_prep_auth_data_c_l148_c5_5ab9_iter_7_const_sr_56_prep_auth_data_c_l150_c49_61d9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_c_l155_c5_7cc2_iter_0_const_sr_0_prep_auth_data_c_l157_c49_f181_return_output;
  wire [15:0] for_prep_auth_data_c_l155_c5_7cc2_iter_0_const_sr_0_prep_auth_data_c_l157_c49_f181_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_c_l155_c5_7cc2_iter_1_const_sr_8_prep_auth_data_c_l157_c49_f181_return_output;
  wire [15:0] for_prep_auth_data_c_l155_c5_7cc2_iter_1_const_sr_8_prep_auth_data_c_l157_c49_f181_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_c_l155_c5_7cc2_iter_2_const_sr_16_prep_auth_data_c_l157_c49_f181_return_output;
  wire [15:0] for_prep_auth_data_c_l155_c5_7cc2_iter_2_const_sr_16_prep_auth_data_c_l157_c49_f181_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_c_l155_c5_7cc2_iter_3_const_sr_24_prep_auth_data_c_l157_c49_f181_return_output;
  wire [15:0] for_prep_auth_data_c_l155_c5_7cc2_iter_3_const_sr_24_prep_auth_data_c_l157_c49_f181_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_c_l155_c5_7cc2_iter_4_const_sr_32_prep_auth_data_c_l157_c49_f181_return_output;
  wire [15:0] for_prep_auth_data_c_l155_c5_7cc2_iter_4_const_sr_32_prep_auth_data_c_l157_c49_f181_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_c_l155_c5_7cc2_iter_5_const_sr_40_prep_auth_data_c_l157_c49_f181_return_output;
  wire [15:0] for_prep_auth_data_c_l155_c5_7cc2_iter_5_const_sr_40_prep_auth_data_c_l157_c49_f181_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_c_l155_c5_7cc2_iter_6_const_sr_48_prep_auth_data_c_l157_c49_f181_return_output;
  wire [15:0] for_prep_auth_data_c_l155_c5_7cc2_iter_6_const_sr_48_prep_auth_data_c_l157_c49_f181_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_c_l155_c5_7cc2_iter_7_const_sr_56_prep_auth_data_c_l157_c49_f181_return_output;
  wire [15:0] for_prep_auth_data_c_l155_c5_7cc2_iter_7_const_sr_56_prep_auth_data_c_l157_c49_f181_x;
  wire [16:0] for_prep_auth_data_c_l89_c5_9a39_iter_0_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_0_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output;
  wire [31:0] for_prep_auth_data_c_l89_c5_9a39_iter_0_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l91_c7_74a9_cond;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l91_c7_74a9_iffalse;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l91_c7_74a9_iftrue;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l91_c7_74a9_return_output;
  wire [16:0] for_prep_auth_data_c_l89_c5_9a39_iter_10_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_10_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output;
  wire [31:0] for_prep_auth_data_c_l89_c5_9a39_iter_10_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l91_c7_74a9_cond;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l91_c7_74a9_iffalse;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l91_c7_74a9_iftrue;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l91_c7_74a9_return_output;
  wire [16:0] for_prep_auth_data_c_l89_c5_9a39_iter_11_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_11_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output;
  wire [31:0] for_prep_auth_data_c_l89_c5_9a39_iter_11_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l91_c7_74a9_cond;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l91_c7_74a9_iffalse;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l91_c7_74a9_iftrue;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l91_c7_74a9_return_output;
  wire [16:0] for_prep_auth_data_c_l89_c5_9a39_iter_12_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_12_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output;
  wire [31:0] for_prep_auth_data_c_l89_c5_9a39_iter_12_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l91_c7_74a9_cond;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l91_c7_74a9_iffalse;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l91_c7_74a9_iftrue;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l91_c7_74a9_return_output;
  wire [16:0] for_prep_auth_data_c_l89_c5_9a39_iter_13_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_13_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output;
  wire [31:0] for_prep_auth_data_c_l89_c5_9a39_iter_13_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l91_c7_74a9_cond;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l91_c7_74a9_iffalse;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l91_c7_74a9_iftrue;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l91_c7_74a9_return_output;
  wire [16:0] for_prep_auth_data_c_l89_c5_9a39_iter_14_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_14_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output;
  wire [31:0] for_prep_auth_data_c_l89_c5_9a39_iter_14_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l91_c7_74a9_cond;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l91_c7_74a9_iffalse;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l91_c7_74a9_iftrue;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l91_c7_74a9_return_output;
  wire [16:0] for_prep_auth_data_c_l89_c5_9a39_iter_15_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_15_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output;
  wire [31:0] for_prep_auth_data_c_l89_c5_9a39_iter_15_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l91_c7_74a9_cond;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l91_c7_74a9_iffalse;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l91_c7_74a9_iftrue;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l91_c7_74a9_return_output;
  wire [16:0] for_prep_auth_data_c_l89_c5_9a39_iter_1_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_1_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output;
  wire [31:0] for_prep_auth_data_c_l89_c5_9a39_iter_1_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l91_c7_74a9_cond;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l91_c7_74a9_iffalse;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l91_c7_74a9_iftrue;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l91_c7_74a9_return_output;
  wire [16:0] for_prep_auth_data_c_l89_c5_9a39_iter_2_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_2_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output;
  wire [31:0] for_prep_auth_data_c_l89_c5_9a39_iter_2_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l91_c7_74a9_cond;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l91_c7_74a9_iffalse;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l91_c7_74a9_iftrue;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l91_c7_74a9_return_output;
  wire [16:0] for_prep_auth_data_c_l89_c5_9a39_iter_3_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_3_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output;
  wire [31:0] for_prep_auth_data_c_l89_c5_9a39_iter_3_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l91_c7_74a9_cond;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l91_c7_74a9_iffalse;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l91_c7_74a9_iftrue;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l91_c7_74a9_return_output;
  wire [16:0] for_prep_auth_data_c_l89_c5_9a39_iter_4_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_4_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output;
  wire [31:0] for_prep_auth_data_c_l89_c5_9a39_iter_4_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l91_c7_74a9_cond;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l91_c7_74a9_iffalse;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l91_c7_74a9_iftrue;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l91_c7_74a9_return_output;
  wire [16:0] for_prep_auth_data_c_l89_c5_9a39_iter_5_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_5_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output;
  wire [31:0] for_prep_auth_data_c_l89_c5_9a39_iter_5_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l91_c7_74a9_cond;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l91_c7_74a9_iffalse;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l91_c7_74a9_iftrue;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l91_c7_74a9_return_output;
  wire [16:0] for_prep_auth_data_c_l89_c5_9a39_iter_6_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_6_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output;
  wire [31:0] for_prep_auth_data_c_l89_c5_9a39_iter_6_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l91_c7_74a9_cond;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l91_c7_74a9_iffalse;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l91_c7_74a9_iftrue;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l91_c7_74a9_return_output;
  wire [16:0] for_prep_auth_data_c_l89_c5_9a39_iter_7_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_7_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output;
  wire [31:0] for_prep_auth_data_c_l89_c5_9a39_iter_7_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l91_c7_74a9_cond;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l91_c7_74a9_iffalse;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l91_c7_74a9_iftrue;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l91_c7_74a9_return_output;
  wire [16:0] for_prep_auth_data_c_l89_c5_9a39_iter_8_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_8_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output;
  wire [31:0] for_prep_auth_data_c_l89_c5_9a39_iter_8_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l91_c7_74a9_cond;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l91_c7_74a9_iffalse;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l91_c7_74a9_iftrue;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l91_c7_74a9_return_output;
  wire [16:0] for_prep_auth_data_c_l89_c5_9a39_iter_9_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_9_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output;
  wire [31:0] for_prep_auth_data_c_l89_c5_9a39_iter_9_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right;
  wire for_prep_auth_data_c_l89_c5_9a39_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l91_c7_74a9_cond;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l91_c7_74a9_iffalse;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l91_c7_74a9_iftrue;
  wire [7:0] for_prep_auth_data_c_l89_c5_9a39_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l91_c7_74a9_return_output;
  input [255:0] \global_to_module[prep_auth_data_aad] ;
  wire [255:0] \global_to_module[prep_auth_data_aad] ;
  input [7:0] \global_to_module[prep_auth_data_aad_len] ;
  wire [7:0] \global_to_module[prep_auth_data_aad_len] ;
  input [145:0] \global_to_module[prep_auth_data_axis_in] ;
  wire [145:0] \global_to_module[prep_auth_data_axis_in] ;
  input \global_to_module[prep_auth_data_axis_out_ready] ;
  wire \global_to_module[prep_auth_data_axis_out_ready] ;
  output \module_to_global[prep_auth_data_axis_in_ready] ;
  wire \module_to_global[prep_auth_data_axis_in_ready] ;
  output [145:0] \module_to_global[prep_auth_data_axis_out] ;
  wire [145:0] \module_to_global[prep_auth_data_axis_out] ;
  wire prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l116_c8_0638_cond;
  wire prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l116_c8_0638_iffalse;
  wire prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l116_c8_0638_iftrue;
  wire prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l116_c8_0638_return_output;
  wire prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l61_c3_61e8_cond;
  wire prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l61_c3_61e8_iffalse;
  wire prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l61_c3_61e8_iftrue;
  wire prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l61_c3_61e8_return_output;
  wire prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l84_c8_c0da_cond;
  wire prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  wire prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  wire prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l84_c8_c0da_return_output;
  wire prep_auth_data_axis_out_mux_prep_auth_data_c_l116_c8_0638_cond;
  wire [145:0] prep_auth_data_axis_out_mux_prep_auth_data_c_l116_c8_0638_iffalse;
  wire [145:0] prep_auth_data_axis_out_mux_prep_auth_data_c_l116_c8_0638_iftrue;
  wire [145:0] prep_auth_data_axis_out_mux_prep_auth_data_c_l116_c8_0638_return_output;
  wire prep_auth_data_axis_out_mux_prep_auth_data_c_l61_c3_61e8_cond;
  wire [145:0] prep_auth_data_axis_out_mux_prep_auth_data_c_l61_c3_61e8_iffalse;
  wire [145:0] prep_auth_data_axis_out_mux_prep_auth_data_c_l61_c3_61e8_iftrue;
  wire [145:0] prep_auth_data_axis_out_mux_prep_auth_data_c_l61_c3_61e8_return_output;
  wire prep_auth_data_axis_out_mux_prep_auth_data_c_l84_c8_c0da_cond;
  wire [145:0] prep_auth_data_axis_out_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  wire [145:0] prep_auth_data_axis_out_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  wire [145:0] prep_auth_data_axis_out_mux_prep_auth_data_c_l84_c8_c0da_return_output;
  wire [255:0] reg_comb_aad_reg;
  wire [15:0] reg_comb_counter;
  wire [1:0] reg_comb_state;
  wire [1:0] state;
  wire state_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  wire [1:0] state_mux_prep_auth_data_c_l102_c7_8ec3_iffalse;
  wire [1:0] state_mux_prep_auth_data_c_l102_c7_8ec3_iftrue;
  wire [1:0] state_mux_prep_auth_data_c_l102_c7_8ec3_return_output;
  wire state_mux_prep_auth_data_c_l116_c8_0638_cond;
  wire [1:0] state_mux_prep_auth_data_c_l116_c8_0638_iffalse;
  wire [1:0] state_mux_prep_auth_data_c_l116_c8_0638_iftrue;
  wire [1:0] state_mux_prep_auth_data_c_l116_c8_0638_return_output;
  wire state_mux_prep_auth_data_c_l134_c5_bc9e_cond;
  wire [1:0] state_mux_prep_auth_data_c_l134_c5_bc9e_iffalse;
  wire [1:0] state_mux_prep_auth_data_c_l134_c5_bc9e_iftrue;
  wire [1:0] state_mux_prep_auth_data_c_l134_c5_bc9e_return_output;
  wire state_mux_prep_auth_data_c_l137_c7_1849_cond;
  wire [1:0] state_mux_prep_auth_data_c_l137_c7_1849_iffalse;
  wire [1:0] state_mux_prep_auth_data_c_l137_c7_1849_iftrue;
  wire [1:0] state_mux_prep_auth_data_c_l137_c7_1849_return_output;
  wire state_mux_prep_auth_data_c_l166_c5_d5d0_cond;
  wire [1:0] state_mux_prep_auth_data_c_l166_c5_d5d0_iffalse;
  wire [1:0] state_mux_prep_auth_data_c_l166_c5_d5d0_iftrue;
  wire [1:0] state_mux_prep_auth_data_c_l166_c5_d5d0_return_output;
  wire state_mux_prep_auth_data_c_l61_c3_61e8_cond;
  wire [1:0] state_mux_prep_auth_data_c_l61_c3_61e8_iffalse;
  wire [1:0] state_mux_prep_auth_data_c_l61_c3_61e8_iftrue;
  wire [1:0] state_mux_prep_auth_data_c_l61_c3_61e8_return_output;
  wire state_mux_prep_auth_data_c_l64_c5_0db0_cond;
  wire [1:0] state_mux_prep_auth_data_c_l64_c5_0db0_iffalse;
  wire [1:0] state_mux_prep_auth_data_c_l64_c5_0db0_iftrue;
  wire [1:0] state_mux_prep_auth_data_c_l64_c5_0db0_return_output;
  wire state_mux_prep_auth_data_c_l68_c7_05f1_cond;
  wire [1:0] state_mux_prep_auth_data_c_l68_c7_05f1_iffalse;
  wire [1:0] state_mux_prep_auth_data_c_l68_c7_05f1_iftrue;
  wire [1:0] state_mux_prep_auth_data_c_l68_c7_05f1_return_output;
  wire state_mux_prep_auth_data_c_l84_c8_c0da_cond;
  wire [1:0] state_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  wire [1:0] state_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  wire [1:0] state_mux_prep_auth_data_c_l84_c8_c0da_return_output;
  wire state_mux_prep_auth_data_c_l99_c5_ef49_cond;
  wire [1:0] state_mux_prep_auth_data_c_l99_c5_ef49_iffalse;
  wire [1:0] state_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  wire [1:0] state_mux_prep_auth_data_c_l99_c5_ef49_return_output;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_prep_auth_data_c_l116_c11_9934_left <= _0_;
  always @(posedge clk)
    if (clock_enable) aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse <= _1_;
  always @(posedge clk)
    if (clock_enable) bin_op_gt_prep_auth_data_c_l102_c10_1c61_left <= _2_;
  assign \module_to_global[prep_auth_data_axis_in_ready]  = clock_enable ? prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l61_c3_61e8_return_output : 1'h0;
  assign \module_to_global[prep_auth_data_axis_out]  = clock_enable ? prep_auth_data_axis_out_mux_prep_auth_data_c_l61_c3_61e8_return_output : 146'h0000000000000000000000000000000000000;
  assign _0_ = clock_enable ? reg_comb_state : 2'hx;
  assign _1_ = clock_enable ? reg_comb_aad_reg : 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _2_ = clock_enable ? reg_comb_counter : 16'hxxxx;
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[255:248]),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[127:120]),
    .return_output(aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da (
    .cond(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[255:248]),
    .iftrue(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_iftrue),
    .return_output(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[255:248]),
    .iftrue(aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_iftrue),
    .return_output(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_10_mux_prep_auth_data_c_l102_c7_8ec3 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[175:168]),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[47:40]),
    .return_output(aad_reg_10_mux_prep_auth_data_c_l99_c5_ef49_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_10_mux_prep_auth_data_c_l84_c8_c0da (
    .cond(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[175:168]),
    .iftrue(aad_reg_10_mux_prep_auth_data_c_l84_c8_c0da_iftrue),
    .return_output(aad_reg_10_mux_prep_auth_data_c_l84_c8_c0da_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_10_mux_prep_auth_data_c_l99_c5_ef49 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[175:168]),
    .iftrue(aad_reg_10_mux_prep_auth_data_c_l99_c5_ef49_iftrue),
    .return_output(aad_reg_10_mux_prep_auth_data_c_l84_c8_c0da_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_11_mux_prep_auth_data_c_l102_c7_8ec3 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[167:160]),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[39:32]),
    .return_output(aad_reg_11_mux_prep_auth_data_c_l99_c5_ef49_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_11_mux_prep_auth_data_c_l84_c8_c0da (
    .cond(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[167:160]),
    .iftrue(aad_reg_11_mux_prep_auth_data_c_l84_c8_c0da_iftrue),
    .return_output(aad_reg_11_mux_prep_auth_data_c_l84_c8_c0da_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_11_mux_prep_auth_data_c_l99_c5_ef49 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[167:160]),
    .iftrue(aad_reg_11_mux_prep_auth_data_c_l99_c5_ef49_iftrue),
    .return_output(aad_reg_11_mux_prep_auth_data_c_l84_c8_c0da_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_12_mux_prep_auth_data_c_l102_c7_8ec3 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[159:152]),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[31:24]),
    .return_output(aad_reg_12_mux_prep_auth_data_c_l99_c5_ef49_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_12_mux_prep_auth_data_c_l84_c8_c0da (
    .cond(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[159:152]),
    .iftrue(aad_reg_12_mux_prep_auth_data_c_l84_c8_c0da_iftrue),
    .return_output(aad_reg_12_mux_prep_auth_data_c_l84_c8_c0da_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_12_mux_prep_auth_data_c_l99_c5_ef49 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[159:152]),
    .iftrue(aad_reg_12_mux_prep_auth_data_c_l99_c5_ef49_iftrue),
    .return_output(aad_reg_12_mux_prep_auth_data_c_l84_c8_c0da_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_13_mux_prep_auth_data_c_l102_c7_8ec3 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[151:144]),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[23:16]),
    .return_output(aad_reg_13_mux_prep_auth_data_c_l99_c5_ef49_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_13_mux_prep_auth_data_c_l84_c8_c0da (
    .cond(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[151:144]),
    .iftrue(aad_reg_13_mux_prep_auth_data_c_l84_c8_c0da_iftrue),
    .return_output(aad_reg_13_mux_prep_auth_data_c_l84_c8_c0da_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_13_mux_prep_auth_data_c_l99_c5_ef49 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[151:144]),
    .iftrue(aad_reg_13_mux_prep_auth_data_c_l99_c5_ef49_iftrue),
    .return_output(aad_reg_13_mux_prep_auth_data_c_l84_c8_c0da_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_14_mux_prep_auth_data_c_l102_c7_8ec3 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[143:136]),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[15:8]),
    .return_output(aad_reg_14_mux_prep_auth_data_c_l99_c5_ef49_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_14_mux_prep_auth_data_c_l84_c8_c0da (
    .cond(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[143:136]),
    .iftrue(aad_reg_14_mux_prep_auth_data_c_l84_c8_c0da_iftrue),
    .return_output(aad_reg_14_mux_prep_auth_data_c_l84_c8_c0da_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_14_mux_prep_auth_data_c_l99_c5_ef49 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[143:136]),
    .iftrue(aad_reg_14_mux_prep_auth_data_c_l99_c5_ef49_iftrue),
    .return_output(aad_reg_14_mux_prep_auth_data_c_l84_c8_c0da_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_15_mux_prep_auth_data_c_l102_c7_8ec3 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[135:128]),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[7:0]),
    .return_output(aad_reg_15_mux_prep_auth_data_c_l99_c5_ef49_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_15_mux_prep_auth_data_c_l84_c8_c0da (
    .cond(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[135:128]),
    .iftrue(aad_reg_15_mux_prep_auth_data_c_l84_c8_c0da_iftrue),
    .return_output(aad_reg_15_mux_prep_auth_data_c_l84_c8_c0da_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_15_mux_prep_auth_data_c_l99_c5_ef49 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[135:128]),
    .iftrue(aad_reg_15_mux_prep_auth_data_c_l99_c5_ef49_iftrue),
    .return_output(aad_reg_15_mux_prep_auth_data_c_l84_c8_c0da_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_1_mux_prep_auth_data_c_l102_c7_8ec3 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[247:240]),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[119:112]),
    .return_output(aad_reg_1_mux_prep_auth_data_c_l99_c5_ef49_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_1_mux_prep_auth_data_c_l84_c8_c0da (
    .cond(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[247:240]),
    .iftrue(aad_reg_1_mux_prep_auth_data_c_l84_c8_c0da_iftrue),
    .return_output(aad_reg_1_mux_prep_auth_data_c_l84_c8_c0da_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_1_mux_prep_auth_data_c_l99_c5_ef49 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[247:240]),
    .iftrue(aad_reg_1_mux_prep_auth_data_c_l99_c5_ef49_iftrue),
    .return_output(aad_reg_1_mux_prep_auth_data_c_l84_c8_c0da_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_2_mux_prep_auth_data_c_l102_c7_8ec3 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[239:232]),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[111:104]),
    .return_output(aad_reg_2_mux_prep_auth_data_c_l99_c5_ef49_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_2_mux_prep_auth_data_c_l84_c8_c0da (
    .cond(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[239:232]),
    .iftrue(aad_reg_2_mux_prep_auth_data_c_l84_c8_c0da_iftrue),
    .return_output(aad_reg_2_mux_prep_auth_data_c_l84_c8_c0da_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_2_mux_prep_auth_data_c_l99_c5_ef49 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[239:232]),
    .iftrue(aad_reg_2_mux_prep_auth_data_c_l99_c5_ef49_iftrue),
    .return_output(aad_reg_2_mux_prep_auth_data_c_l84_c8_c0da_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_3_mux_prep_auth_data_c_l102_c7_8ec3 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[231:224]),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[103:96]),
    .return_output(aad_reg_3_mux_prep_auth_data_c_l99_c5_ef49_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_3_mux_prep_auth_data_c_l84_c8_c0da (
    .cond(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[231:224]),
    .iftrue(aad_reg_3_mux_prep_auth_data_c_l84_c8_c0da_iftrue),
    .return_output(aad_reg_3_mux_prep_auth_data_c_l84_c8_c0da_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_3_mux_prep_auth_data_c_l99_c5_ef49 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[231:224]),
    .iftrue(aad_reg_3_mux_prep_auth_data_c_l99_c5_ef49_iftrue),
    .return_output(aad_reg_3_mux_prep_auth_data_c_l84_c8_c0da_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_4_mux_prep_auth_data_c_l102_c7_8ec3 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[223:216]),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[95:88]),
    .return_output(aad_reg_4_mux_prep_auth_data_c_l99_c5_ef49_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_4_mux_prep_auth_data_c_l84_c8_c0da (
    .cond(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[223:216]),
    .iftrue(aad_reg_4_mux_prep_auth_data_c_l84_c8_c0da_iftrue),
    .return_output(aad_reg_4_mux_prep_auth_data_c_l84_c8_c0da_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_4_mux_prep_auth_data_c_l99_c5_ef49 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[223:216]),
    .iftrue(aad_reg_4_mux_prep_auth_data_c_l99_c5_ef49_iftrue),
    .return_output(aad_reg_4_mux_prep_auth_data_c_l84_c8_c0da_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_5_mux_prep_auth_data_c_l102_c7_8ec3 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[215:208]),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[87:80]),
    .return_output(aad_reg_5_mux_prep_auth_data_c_l99_c5_ef49_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_5_mux_prep_auth_data_c_l84_c8_c0da (
    .cond(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[215:208]),
    .iftrue(aad_reg_5_mux_prep_auth_data_c_l84_c8_c0da_iftrue),
    .return_output(aad_reg_5_mux_prep_auth_data_c_l84_c8_c0da_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_5_mux_prep_auth_data_c_l99_c5_ef49 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[215:208]),
    .iftrue(aad_reg_5_mux_prep_auth_data_c_l99_c5_ef49_iftrue),
    .return_output(aad_reg_5_mux_prep_auth_data_c_l84_c8_c0da_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_6_mux_prep_auth_data_c_l102_c7_8ec3 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[207:200]),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[79:72]),
    .return_output(aad_reg_6_mux_prep_auth_data_c_l99_c5_ef49_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_6_mux_prep_auth_data_c_l84_c8_c0da (
    .cond(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[207:200]),
    .iftrue(aad_reg_6_mux_prep_auth_data_c_l84_c8_c0da_iftrue),
    .return_output(aad_reg_6_mux_prep_auth_data_c_l84_c8_c0da_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_6_mux_prep_auth_data_c_l99_c5_ef49 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[207:200]),
    .iftrue(aad_reg_6_mux_prep_auth_data_c_l99_c5_ef49_iftrue),
    .return_output(aad_reg_6_mux_prep_auth_data_c_l84_c8_c0da_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_7_mux_prep_auth_data_c_l102_c7_8ec3 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[199:192]),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[71:64]),
    .return_output(aad_reg_7_mux_prep_auth_data_c_l99_c5_ef49_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_7_mux_prep_auth_data_c_l84_c8_c0da (
    .cond(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[199:192]),
    .iftrue(aad_reg_7_mux_prep_auth_data_c_l84_c8_c0da_iftrue),
    .return_output(aad_reg_7_mux_prep_auth_data_c_l84_c8_c0da_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_7_mux_prep_auth_data_c_l99_c5_ef49 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[199:192]),
    .iftrue(aad_reg_7_mux_prep_auth_data_c_l99_c5_ef49_iftrue),
    .return_output(aad_reg_7_mux_prep_auth_data_c_l84_c8_c0da_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_8_mux_prep_auth_data_c_l102_c7_8ec3 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[191:184]),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[63:56]),
    .return_output(aad_reg_8_mux_prep_auth_data_c_l99_c5_ef49_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_8_mux_prep_auth_data_c_l84_c8_c0da (
    .cond(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[191:184]),
    .iftrue(aad_reg_8_mux_prep_auth_data_c_l84_c8_c0da_iftrue),
    .return_output(aad_reg_8_mux_prep_auth_data_c_l84_c8_c0da_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_8_mux_prep_auth_data_c_l99_c5_ef49 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[191:184]),
    .iftrue(aad_reg_8_mux_prep_auth_data_c_l99_c5_ef49_iftrue),
    .return_output(aad_reg_8_mux_prep_auth_data_c_l84_c8_c0da_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_9_mux_prep_auth_data_c_l102_c7_8ec3 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[183:176]),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[55:48]),
    .return_output(aad_reg_9_mux_prep_auth_data_c_l99_c5_ef49_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_9_mux_prep_auth_data_c_l84_c8_c0da (
    .cond(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[183:176]),
    .iftrue(aad_reg_9_mux_prep_auth_data_c_l84_c8_c0da_iftrue),
    .return_output(aad_reg_9_mux_prep_auth_data_c_l84_c8_c0da_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_9_mux_prep_auth_data_c_l99_c5_ef49 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[183:176]),
    .iftrue(aad_reg_9_mux_prep_auth_data_c_l99_c5_ef49_iftrue),
    .return_output(aad_reg_9_mux_prep_auth_data_c_l84_c8_c0da_iftrue)
  );
  mux_uint1_t_uint8_t_32_uint8_t_32_0clk_de264c78 aad_reg_mux_prep_auth_data_c_l61_c3_61e8 (
    .cond(aad_reg_mux_prep_auth_data_c_l61_c3_61e8_cond),
    .iffalse({ aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_1_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_2_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_3_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_4_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_5_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_6_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_7_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_8_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_9_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_10_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_11_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_12_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_13_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_14_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_15_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[127:0] }),
    .iftrue(aad_reg_mux_prep_auth_data_c_l61_c3_61e8_iftrue),
    .return_output(reg_comb_aad_reg)
  );
  mux_uint1_t_uint8_t_32_uint8_t_32_0clk_de264c78 aad_reg_mux_prep_auth_data_c_l64_c5_0db0 (
    .cond(\global_to_module[prep_auth_data_axis_in] [145]),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iftrue),
    .return_output(aad_reg_mux_prep_auth_data_c_l61_c3_61e8_iftrue)
  );
  mux_uint1_t_uint8_t_32_uint8_t_32_0clk_de264c78 aad_reg_mux_prep_auth_data_c_l68_c7_05f1 (
    .cond(aad_reg_mux_prep_auth_data_c_l68_c7_05f1_cond),
    .iffalse(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse),
    .iftrue(\global_to_module[prep_auth_data_aad] ),
    .return_output(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iftrue)
  );
  axis128_keep_count_0clk_08de2a73 axis128_keep_count_prep_auth_data_c_l135_c18_6322 (
    .\axis[tdata] (\global_to_module[prep_auth_data_axis_in] [127:0]),
    .\axis[tkeep] (\global_to_module[prep_auth_data_axis_in] [143:128]),
    .\axis[tlast] (\global_to_module[prep_auth_data_axis_in] [144]),
    .return_output(bin_op_plus_prep_auth_data_c_l135_c7_83b0_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_prep_auth_data_c_l134_c8_e35a (
    .left(\global_to_module[prep_auth_data_axis_in] [145]),
    .return_output(counter_mux_prep_auth_data_c_l134_c5_bc9e_cond),
    .right(\global_to_module[prep_auth_data_axis_out_ready] )
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_prep_auth_data_c_l166_c8_b775 (
    .left(1'h1),
    .return_output(state_mux_prep_auth_data_c_l166_c5_d5d0_cond),
    .right(\global_to_module[prep_auth_data_axis_out_ready] )
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_prep_auth_data_c_l99_c8_4abc (
    .left(1'h1),
    .return_output(aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond),
    .right(\global_to_module[prep_auth_data_axis_out_ready] )
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_prep_auth_data_c_l116_c11_9934 (
    .left(bin_op_eq_prep_auth_data_c_l116_c11_9934_left),
    .return_output(counter_mux_prep_auth_data_c_l116_c8_0638_cond),
    .right(2'h2)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_prep_auth_data_c_l61_c6_5ef5 (
    .left(bin_op_eq_prep_auth_data_c_l116_c11_9934_left),
    .return_output(aad_reg_mux_prep_auth_data_c_l61_c3_61e8_cond),
    .right(2'h0)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_prep_auth_data_c_l84_c11_e4f1 (
    .left(bin_op_eq_prep_auth_data_c_l116_c11_9934_left),
    .return_output(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond),
    .right(2'h1)
  );
  bin_op_gt_uint16_t_uint5_t_0clk_5af1a430 bin_op_gt_prep_auth_data_c_l102_c10_1c61 (
    .left(bin_op_gt_prep_auth_data_c_l102_c10_1c61_left),
    .return_output(aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond),
    .right(5'h10)
  );
  bin_op_gt_uint8_t_uint1_t_0clk_5af1a430 bin_op_gt_prep_auth_data_c_l68_c10_4ae1 (
    .left(\global_to_module[prep_auth_data_aad_len] ),
    .return_output(aad_reg_mux_prep_auth_data_c_l68_c7_05f1_cond),
    .right(1'h0)
  );
  bin_op_minus_uint16_t_uint5_t_0clk_de264c78 bin_op_minus_prep_auth_data_c_l106_c9_9c3a (
    .left(bin_op_gt_prep_auth_data_c_l102_c10_1c61_left),
    .return_output(counter_mux_prep_auth_data_c_l102_c7_8ec3_iftrue),
    .right(5'h10)
  );
  bin_op_plus_uint16_t_uint5_t_0clk_de264c78 bin_op_plus_prep_auth_data_c_l135_c7_83b0 (
    .left(bin_op_gt_prep_auth_data_c_l102_c10_1c61_left),
    .return_output(bin_op_plus_prep_auth_data_c_l135_c7_83b0_return_output),
    .right(bin_op_plus_prep_auth_data_c_l135_c7_83b0_right)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_c_l102_c7_8ec3 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond),
    .iffalse(16'h0000),
    .iftrue(counter_mux_prep_auth_data_c_l102_c7_8ec3_iftrue),
    .return_output(counter_mux_prep_auth_data_c_l99_c5_ef49_iftrue)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_c_l116_c8_0638 (
    .cond(counter_mux_prep_auth_data_c_l116_c8_0638_cond),
    .iffalse(bin_op_gt_prep_auth_data_c_l102_c10_1c61_left),
    .iftrue(counter_mux_prep_auth_data_c_l116_c8_0638_iftrue),
    .return_output(counter_mux_prep_auth_data_c_l84_c8_c0da_iffalse)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_c_l134_c5_bc9e (
    .cond(counter_mux_prep_auth_data_c_l134_c5_bc9e_cond),
    .iffalse(bin_op_gt_prep_auth_data_c_l102_c10_1c61_left),
    .iftrue(bin_op_plus_prep_auth_data_c_l135_c7_83b0_return_output[15:0]),
    .return_output(counter_mux_prep_auth_data_c_l116_c8_0638_iftrue)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_c_l61_c3_61e8 (
    .cond(aad_reg_mux_prep_auth_data_c_l61_c3_61e8_cond),
    .iffalse(counter_mux_prep_auth_data_c_l61_c3_61e8_iffalse),
    .iftrue(counter_mux_prep_auth_data_c_l61_c3_61e8_iftrue),
    .return_output(reg_comb_counter)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_c_l64_c5_0db0 (
    .cond(\global_to_module[prep_auth_data_axis_in] [145]),
    .iffalse(bin_op_gt_prep_auth_data_c_l102_c10_1c61_left),
    .iftrue(counter_mux_prep_auth_data_c_l64_c5_0db0_iftrue),
    .return_output(counter_mux_prep_auth_data_c_l61_c3_61e8_iftrue)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_c_l68_c7_05f1 (
    .cond(aad_reg_mux_prep_auth_data_c_l68_c7_05f1_cond),
    .iffalse(16'h0000),
    .iftrue({ 8'h00, \global_to_module[prep_auth_data_aad_len]  }),
    .return_output(counter_mux_prep_auth_data_c_l64_c5_0db0_iftrue)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_c_l84_c8_c0da (
    .cond(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond),
    .iffalse(counter_mux_prep_auth_data_c_l84_c8_c0da_iffalse),
    .iftrue(counter_mux_prep_auth_data_c_l84_c8_c0da_iftrue),
    .return_output(counter_mux_prep_auth_data_c_l61_c3_61e8_iffalse)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_c_l99_c5_ef49 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond),
    .iffalse(bin_op_gt_prep_auth_data_c_l102_c10_1c61_left),
    .iftrue(counter_mux_prep_auth_data_c_l99_c5_ef49_iftrue),
    .return_output(counter_mux_prep_auth_data_c_l84_c8_c0da_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l128_c7_f95f (
    .cond(for_prep_auth_data_c_l125_c5_7c7c_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l128_c7_f95f_cond),
    .iffalse(\global_to_module[prep_auth_data_axis_in] [127:120]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l128_c7_f95f_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_0_unary_op_not_prep_auth_data_c_l128_c11_150a (
    .expr(\global_to_module[prep_auth_data_axis_in] [143]),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l128_c7_f95f_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l128_c7_f95f (
    .cond(for_prep_auth_data_c_l125_c5_7c7c_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l128_c7_f95f_cond),
    .iffalse(\global_to_module[prep_auth_data_axis_in] [47:40]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l128_c7_f95f_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_10_unary_op_not_prep_auth_data_c_l128_c11_150a (
    .expr(\global_to_module[prep_auth_data_axis_in] [133]),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l128_c7_f95f_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l128_c7_f95f (
    .cond(for_prep_auth_data_c_l125_c5_7c7c_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l128_c7_f95f_cond),
    .iffalse(\global_to_module[prep_auth_data_axis_in] [39:32]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l128_c7_f95f_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_11_unary_op_not_prep_auth_data_c_l128_c11_150a (
    .expr(\global_to_module[prep_auth_data_axis_in] [132]),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l128_c7_f95f_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l128_c7_f95f (
    .cond(for_prep_auth_data_c_l125_c5_7c7c_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l128_c7_f95f_cond),
    .iffalse(\global_to_module[prep_auth_data_axis_in] [31:24]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l128_c7_f95f_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_12_unary_op_not_prep_auth_data_c_l128_c11_150a (
    .expr(\global_to_module[prep_auth_data_axis_in] [131]),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l128_c7_f95f_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l128_c7_f95f (
    .cond(for_prep_auth_data_c_l125_c5_7c7c_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l128_c7_f95f_cond),
    .iffalse(\global_to_module[prep_auth_data_axis_in] [23:16]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l128_c7_f95f_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_13_unary_op_not_prep_auth_data_c_l128_c11_150a (
    .expr(\global_to_module[prep_auth_data_axis_in] [130]),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l128_c7_f95f_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l128_c7_f95f (
    .cond(for_prep_auth_data_c_l125_c5_7c7c_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l128_c7_f95f_cond),
    .iffalse(\global_to_module[prep_auth_data_axis_in] [15:8]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l128_c7_f95f_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_14_unary_op_not_prep_auth_data_c_l128_c11_150a (
    .expr(\global_to_module[prep_auth_data_axis_in] [129]),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l128_c7_f95f_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l128_c7_f95f (
    .cond(for_prep_auth_data_c_l125_c5_7c7c_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l128_c7_f95f_cond),
    .iffalse(\global_to_module[prep_auth_data_axis_in] [7:0]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l128_c7_f95f_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_15_unary_op_not_prep_auth_data_c_l128_c11_150a (
    .expr(\global_to_module[prep_auth_data_axis_in] [128]),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l128_c7_f95f_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l128_c7_f95f (
    .cond(for_prep_auth_data_c_l125_c5_7c7c_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l128_c7_f95f_cond),
    .iffalse(\global_to_module[prep_auth_data_axis_in] [119:112]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l128_c7_f95f_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_1_unary_op_not_prep_auth_data_c_l128_c11_150a (
    .expr(\global_to_module[prep_auth_data_axis_in] [142]),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l128_c7_f95f_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l128_c7_f95f (
    .cond(for_prep_auth_data_c_l125_c5_7c7c_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l128_c7_f95f_cond),
    .iffalse(\global_to_module[prep_auth_data_axis_in] [111:104]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l128_c7_f95f_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_2_unary_op_not_prep_auth_data_c_l128_c11_150a (
    .expr(\global_to_module[prep_auth_data_axis_in] [141]),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l128_c7_f95f_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l128_c7_f95f (
    .cond(for_prep_auth_data_c_l125_c5_7c7c_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l128_c7_f95f_cond),
    .iffalse(\global_to_module[prep_auth_data_axis_in] [103:96]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l128_c7_f95f_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_3_unary_op_not_prep_auth_data_c_l128_c11_150a (
    .expr(\global_to_module[prep_auth_data_axis_in] [140]),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l128_c7_f95f_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l128_c7_f95f (
    .cond(for_prep_auth_data_c_l125_c5_7c7c_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l128_c7_f95f_cond),
    .iffalse(\global_to_module[prep_auth_data_axis_in] [95:88]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l128_c7_f95f_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_4_unary_op_not_prep_auth_data_c_l128_c11_150a (
    .expr(\global_to_module[prep_auth_data_axis_in] [139]),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l128_c7_f95f_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l128_c7_f95f (
    .cond(for_prep_auth_data_c_l125_c5_7c7c_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l128_c7_f95f_cond),
    .iffalse(\global_to_module[prep_auth_data_axis_in] [87:80]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l128_c7_f95f_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_5_unary_op_not_prep_auth_data_c_l128_c11_150a (
    .expr(\global_to_module[prep_auth_data_axis_in] [138]),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l128_c7_f95f_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l128_c7_f95f (
    .cond(for_prep_auth_data_c_l125_c5_7c7c_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l128_c7_f95f_cond),
    .iffalse(\global_to_module[prep_auth_data_axis_in] [79:72]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l128_c7_f95f_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_6_unary_op_not_prep_auth_data_c_l128_c11_150a (
    .expr(\global_to_module[prep_auth_data_axis_in] [137]),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l128_c7_f95f_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l128_c7_f95f (
    .cond(for_prep_auth_data_c_l125_c5_7c7c_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l128_c7_f95f_cond),
    .iffalse(\global_to_module[prep_auth_data_axis_in] [71:64]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l128_c7_f95f_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_7_unary_op_not_prep_auth_data_c_l128_c11_150a (
    .expr(\global_to_module[prep_auth_data_axis_in] [136]),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l128_c7_f95f_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l128_c7_f95f (
    .cond(for_prep_auth_data_c_l125_c5_7c7c_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l128_c7_f95f_cond),
    .iffalse(\global_to_module[prep_auth_data_axis_in] [63:56]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l128_c7_f95f_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_8_unary_op_not_prep_auth_data_c_l128_c11_150a (
    .expr(\global_to_module[prep_auth_data_axis_in] [135]),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l128_c7_f95f_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l128_c7_f95f (
    .cond(for_prep_auth_data_c_l125_c5_7c7c_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l128_c7_f95f_cond),
    .iffalse(\global_to_module[prep_auth_data_axis_in] [55:48]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l128_c7_f95f_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_c_l125_c5_7c7c_iter_9_unary_op_not_prep_auth_data_c_l128_c11_150a (
    .expr(\global_to_module[prep_auth_data_axis_in] [134]),
    .return_output(for_prep_auth_data_c_l125_c5_7c7c_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l128_c7_f95f_cond)
  );
  const_sr_0_uint8_t_0clk_de264c78 for_prep_auth_data_c_l148_c5_5ab9_iter_0_const_sr_0_prep_auth_data_c_l150_c49_61d9 (
    .return_output(for_prep_auth_data_c_l148_c5_5ab9_iter_0_const_sr_0_prep_auth_data_c_l150_c49_61d9_return_output),
    .x(\global_to_module[prep_auth_data_aad_len] )
  );
  const_sr_8_uint8_t_0clk_de264c78 for_prep_auth_data_c_l148_c5_5ab9_iter_1_const_sr_8_prep_auth_data_c_l150_c49_61d9 (
    .return_output(for_prep_auth_data_c_l148_c5_5ab9_iter_1_const_sr_8_prep_auth_data_c_l150_c49_61d9_return_output),
    .x(\global_to_module[prep_auth_data_aad_len] )
  );
  const_sr_16_uint8_t_0clk_de264c78 for_prep_auth_data_c_l148_c5_5ab9_iter_2_const_sr_16_prep_auth_data_c_l150_c49_61d9 (
    .return_output(for_prep_auth_data_c_l148_c5_5ab9_iter_2_const_sr_16_prep_auth_data_c_l150_c49_61d9_return_output),
    .x(\global_to_module[prep_auth_data_aad_len] )
  );
  const_sr_24_uint8_t_0clk_de264c78 for_prep_auth_data_c_l148_c5_5ab9_iter_3_const_sr_24_prep_auth_data_c_l150_c49_61d9 (
    .return_output(for_prep_auth_data_c_l148_c5_5ab9_iter_3_const_sr_24_prep_auth_data_c_l150_c49_61d9_return_output),
    .x(\global_to_module[prep_auth_data_aad_len] )
  );
  const_sr_32_uint8_t_0clk_de264c78 for_prep_auth_data_c_l148_c5_5ab9_iter_4_const_sr_32_prep_auth_data_c_l150_c49_61d9 (
    .return_output(for_prep_auth_data_c_l148_c5_5ab9_iter_4_const_sr_32_prep_auth_data_c_l150_c49_61d9_return_output),
    .x(\global_to_module[prep_auth_data_aad_len] )
  );
  const_sr_40_uint8_t_0clk_de264c78 for_prep_auth_data_c_l148_c5_5ab9_iter_5_const_sr_40_prep_auth_data_c_l150_c49_61d9 (
    .return_output(for_prep_auth_data_c_l148_c5_5ab9_iter_5_const_sr_40_prep_auth_data_c_l150_c49_61d9_return_output),
    .x(\global_to_module[prep_auth_data_aad_len] )
  );
  const_sr_48_uint8_t_0clk_de264c78 for_prep_auth_data_c_l148_c5_5ab9_iter_6_const_sr_48_prep_auth_data_c_l150_c49_61d9 (
    .return_output(for_prep_auth_data_c_l148_c5_5ab9_iter_6_const_sr_48_prep_auth_data_c_l150_c49_61d9_return_output),
    .x(\global_to_module[prep_auth_data_aad_len] )
  );
  const_sr_56_uint8_t_0clk_de264c78 for_prep_auth_data_c_l148_c5_5ab9_iter_7_const_sr_56_prep_auth_data_c_l150_c49_61d9 (
    .return_output(for_prep_auth_data_c_l148_c5_5ab9_iter_7_const_sr_56_prep_auth_data_c_l150_c49_61d9_return_output),
    .x(\global_to_module[prep_auth_data_aad_len] )
  );
  const_sr_0_uint16_t_0clk_de264c78 for_prep_auth_data_c_l155_c5_7cc2_iter_0_const_sr_0_prep_auth_data_c_l157_c49_f181 (
    .return_output(for_prep_auth_data_c_l155_c5_7cc2_iter_0_const_sr_0_prep_auth_data_c_l157_c49_f181_return_output),
    .x(bin_op_gt_prep_auth_data_c_l102_c10_1c61_left)
  );
  const_sr_8_uint16_t_0clk_de264c78 for_prep_auth_data_c_l155_c5_7cc2_iter_1_const_sr_8_prep_auth_data_c_l157_c49_f181 (
    .return_output(for_prep_auth_data_c_l155_c5_7cc2_iter_1_const_sr_8_prep_auth_data_c_l157_c49_f181_return_output),
    .x(bin_op_gt_prep_auth_data_c_l102_c10_1c61_left)
  );
  const_sr_16_uint16_t_0clk_de264c78 for_prep_auth_data_c_l155_c5_7cc2_iter_2_const_sr_16_prep_auth_data_c_l157_c49_f181 (
    .return_output(for_prep_auth_data_c_l155_c5_7cc2_iter_2_const_sr_16_prep_auth_data_c_l157_c49_f181_return_output),
    .x(bin_op_gt_prep_auth_data_c_l102_c10_1c61_left)
  );
  const_sr_24_uint16_t_0clk_de264c78 for_prep_auth_data_c_l155_c5_7cc2_iter_3_const_sr_24_prep_auth_data_c_l157_c49_f181 (
    .return_output(for_prep_auth_data_c_l155_c5_7cc2_iter_3_const_sr_24_prep_auth_data_c_l157_c49_f181_return_output),
    .x(bin_op_gt_prep_auth_data_c_l102_c10_1c61_left)
  );
  const_sr_32_uint16_t_0clk_de264c78 for_prep_auth_data_c_l155_c5_7cc2_iter_4_const_sr_32_prep_auth_data_c_l157_c49_f181 (
    .return_output(for_prep_auth_data_c_l155_c5_7cc2_iter_4_const_sr_32_prep_auth_data_c_l157_c49_f181_return_output),
    .x(bin_op_gt_prep_auth_data_c_l102_c10_1c61_left)
  );
  const_sr_40_uint16_t_0clk_de264c78 for_prep_auth_data_c_l155_c5_7cc2_iter_5_const_sr_40_prep_auth_data_c_l157_c49_f181 (
    .return_output(for_prep_auth_data_c_l155_c5_7cc2_iter_5_const_sr_40_prep_auth_data_c_l157_c49_f181_return_output),
    .x(bin_op_gt_prep_auth_data_c_l102_c10_1c61_left)
  );
  const_sr_48_uint16_t_0clk_de264c78 for_prep_auth_data_c_l155_c5_7cc2_iter_6_const_sr_48_prep_auth_data_c_l157_c49_f181 (
    .return_output(for_prep_auth_data_c_l155_c5_7cc2_iter_6_const_sr_48_prep_auth_data_c_l157_c49_f181_return_output),
    .x(bin_op_gt_prep_auth_data_c_l102_c10_1c61_left)
  );
  const_sr_56_uint16_t_0clk_de264c78 for_prep_auth_data_c_l155_c5_7cc2_iter_7_const_sr_56_prep_auth_data_c_l157_c49_f181 (
    .return_output(for_prep_auth_data_c_l155_c5_7cc2_iter_7_const_sr_56_prep_auth_data_c_l157_c49_f181_return_output),
    .x(bin_op_gt_prep_auth_data_c_l102_c10_1c61_left)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_c_l89_c5_9a39_iter_0_bin_op_gt_prep_auth_data_c_l91_c10_9f1d (
    .left({ 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left }),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .right(32'd0)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l89_c5_9a39_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l91_c7_74a9 (
    .cond(for_prep_auth_data_c_l89_c5_9a39_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[255:248]),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l91_c7_74a9_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_c_l89_c5_9a39_iter_10_bin_op_gt_prep_auth_data_c_l91_c10_9f1d (
    .left({ 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left }),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .right(32'd10)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l89_c5_9a39_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l91_c7_74a9 (
    .cond(for_prep_auth_data_c_l89_c5_9a39_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[175:168]),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l91_c7_74a9_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_c_l89_c5_9a39_iter_11_bin_op_gt_prep_auth_data_c_l91_c10_9f1d (
    .left({ 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left }),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .right(32'd11)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l89_c5_9a39_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l91_c7_74a9 (
    .cond(for_prep_auth_data_c_l89_c5_9a39_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[167:160]),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l91_c7_74a9_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_c_l89_c5_9a39_iter_12_bin_op_gt_prep_auth_data_c_l91_c10_9f1d (
    .left({ 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left }),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .right(32'd12)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l89_c5_9a39_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l91_c7_74a9 (
    .cond(for_prep_auth_data_c_l89_c5_9a39_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[159:152]),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l91_c7_74a9_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_c_l89_c5_9a39_iter_13_bin_op_gt_prep_auth_data_c_l91_c10_9f1d (
    .left({ 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left }),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .right(32'd13)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l89_c5_9a39_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l91_c7_74a9 (
    .cond(for_prep_auth_data_c_l89_c5_9a39_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[151:144]),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l91_c7_74a9_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_c_l89_c5_9a39_iter_14_bin_op_gt_prep_auth_data_c_l91_c10_9f1d (
    .left({ 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left }),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .right(32'd14)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l89_c5_9a39_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l91_c7_74a9 (
    .cond(for_prep_auth_data_c_l89_c5_9a39_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[143:136]),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l91_c7_74a9_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_c_l89_c5_9a39_iter_15_bin_op_gt_prep_auth_data_c_l91_c10_9f1d (
    .left({ 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left }),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .right(32'd15)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l89_c5_9a39_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l91_c7_74a9 (
    .cond(for_prep_auth_data_c_l89_c5_9a39_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[135:128]),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l91_c7_74a9_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_c_l89_c5_9a39_iter_1_bin_op_gt_prep_auth_data_c_l91_c10_9f1d (
    .left({ 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left }),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .right(32'd1)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l89_c5_9a39_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l91_c7_74a9 (
    .cond(for_prep_auth_data_c_l89_c5_9a39_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[247:240]),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l91_c7_74a9_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_c_l89_c5_9a39_iter_2_bin_op_gt_prep_auth_data_c_l91_c10_9f1d (
    .left({ 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left }),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .right(32'd2)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l89_c5_9a39_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l91_c7_74a9 (
    .cond(for_prep_auth_data_c_l89_c5_9a39_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[239:232]),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l91_c7_74a9_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_c_l89_c5_9a39_iter_3_bin_op_gt_prep_auth_data_c_l91_c10_9f1d (
    .left({ 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left }),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .right(32'd3)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l89_c5_9a39_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l91_c7_74a9 (
    .cond(for_prep_auth_data_c_l89_c5_9a39_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[231:224]),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l91_c7_74a9_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_c_l89_c5_9a39_iter_4_bin_op_gt_prep_auth_data_c_l91_c10_9f1d (
    .left({ 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left }),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .right(32'd4)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l89_c5_9a39_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l91_c7_74a9 (
    .cond(for_prep_auth_data_c_l89_c5_9a39_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[223:216]),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l91_c7_74a9_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_c_l89_c5_9a39_iter_5_bin_op_gt_prep_auth_data_c_l91_c10_9f1d (
    .left({ 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left }),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .right(32'd5)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l89_c5_9a39_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l91_c7_74a9 (
    .cond(for_prep_auth_data_c_l89_c5_9a39_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[215:208]),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l91_c7_74a9_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_c_l89_c5_9a39_iter_6_bin_op_gt_prep_auth_data_c_l91_c10_9f1d (
    .left({ 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left }),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .right(32'd6)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l89_c5_9a39_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l91_c7_74a9 (
    .cond(for_prep_auth_data_c_l89_c5_9a39_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[207:200]),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l91_c7_74a9_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_c_l89_c5_9a39_iter_7_bin_op_gt_prep_auth_data_c_l91_c10_9f1d (
    .left({ 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left }),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .right(32'd7)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l89_c5_9a39_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l91_c7_74a9 (
    .cond(for_prep_auth_data_c_l89_c5_9a39_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[199:192]),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l91_c7_74a9_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_c_l89_c5_9a39_iter_8_bin_op_gt_prep_auth_data_c_l91_c10_9f1d (
    .left({ 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left }),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .right(32'd8)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l89_c5_9a39_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l91_c7_74a9 (
    .cond(for_prep_auth_data_c_l89_c5_9a39_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[191:184]),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l91_c7_74a9_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_c_l89_c5_9a39_iter_9_bin_op_gt_prep_auth_data_c_l91_c10_9f1d (
    .left({ 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left }),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .right(32'd9)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_c_l89_c5_9a39_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l91_c7_74a9 (
    .cond(for_prep_auth_data_c_l89_c5_9a39_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l91_c7_74a9_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[183:176]),
    .return_output(for_prep_auth_data_c_l89_c5_9a39_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l91_c7_74a9_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l116_c8_0638 (
    .cond(counter_mux_prep_auth_data_c_l116_c8_0638_cond),
    .iffalse(1'h0),
    .iftrue(\global_to_module[prep_auth_data_axis_out_ready] ),
    .return_output(prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l84_c8_c0da_iffalse)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l61_c3_61e8 (
    .cond(aad_reg_mux_prep_auth_data_c_l61_c3_61e8_cond),
    .iffalse(prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l61_c3_61e8_iffalse),
    .iftrue(1'h0),
    .return_output(prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l61_c3_61e8_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l84_c8_c0da (
    .cond(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond),
    .iffalse(prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l84_c8_c0da_iffalse),
    .iftrue(1'h0),
    .return_output(prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l61_c3_61e8_iffalse)
  );
  mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78 prep_auth_data_axis_out_mux_prep_auth_data_c_l116_c8_0638 (
    .cond(counter_mux_prep_auth_data_c_l116_c8_0638_cond),
    .\iffalse[data] ({ 17'h1ffff, for_prep_auth_data_c_l148_c5_5ab9_iter_0_const_sr_0_prep_auth_data_c_l150_c49_61d9_return_output, for_prep_auth_data_c_l148_c5_5ab9_iter_1_const_sr_8_prep_auth_data_c_l150_c49_61d9_return_output, for_prep_auth_data_c_l148_c5_5ab9_iter_2_const_sr_16_prep_auth_data_c_l150_c49_61d9_return_output, for_prep_auth_data_c_l148_c5_5ab9_iter_3_const_sr_24_prep_auth_data_c_l150_c49_61d9_return_output, for_prep_auth_data_c_l148_c5_5ab9_iter_4_const_sr_32_prep_auth_data_c_l150_c49_61d9_return_output, for_prep_auth_data_c_l148_c5_5ab9_iter_5_const_sr_40_prep_auth_data_c_l150_c49_61d9_return_output, for_prep_auth_data_c_l148_c5_5ab9_iter_6_const_sr_48_prep_auth_data_c_l150_c49_61d9_return_output, for_prep_auth_data_c_l148_c5_5ab9_iter_7_const_sr_56_prep_auth_data_c_l150_c49_61d9_return_output, for_prep_auth_data_c_l155_c5_7cc2_iter_0_const_sr_0_prep_auth_data_c_l157_c49_f181_return_output[7:0], for_prep_auth_data_c_l155_c5_7cc2_iter_1_const_sr_8_prep_auth_data_c_l157_c49_f181_return_output[7:0], for_prep_auth_data_c_l155_c5_7cc2_iter_2_const_sr_16_prep_auth_data_c_l157_c49_f181_return_output[7:0], for_prep_auth_data_c_l155_c5_7cc2_iter_3_const_sr_24_prep_auth_data_c_l157_c49_f181_return_output[7:0], for_prep_auth_data_c_l155_c5_7cc2_iter_4_const_sr_32_prep_auth_data_c_l157_c49_f181_return_output[7:0], for_prep_auth_data_c_l155_c5_7cc2_iter_5_const_sr_40_prep_auth_data_c_l157_c49_f181_return_output[7:0], for_prep_auth_data_c_l155_c5_7cc2_iter_6_const_sr_48_prep_auth_data_c_l157_c49_f181_return_output[7:0], for_prep_auth_data_c_l155_c5_7cc2_iter_7_const_sr_56_prep_auth_data_c_l157_c49_f181_return_output[7:0] }),
    .\iffalse[valid] (1'h1),
    .\iftrue[data] ({ 17'h0ffff, for_prep_auth_data_c_l125_c5_7c7c_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l128_c7_f95f_return_output }),
    .\iftrue[valid] (\global_to_module[prep_auth_data_axis_in] [145]),
    .\return_output[data] (prep_auth_data_axis_out_mux_prep_auth_data_c_l84_c8_c0da_iffalse[144:0]),
    .\return_output[valid] (prep_auth_data_axis_out_mux_prep_auth_data_c_l84_c8_c0da_iffalse[145])
  );
  mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78 prep_auth_data_axis_out_mux_prep_auth_data_c_l61_c3_61e8 (
    .cond(aad_reg_mux_prep_auth_data_c_l61_c3_61e8_cond),
    .\iffalse[data] (prep_auth_data_axis_out_mux_prep_auth_data_c_l61_c3_61e8_iffalse[144:0]),
    .\iffalse[valid] (prep_auth_data_axis_out_mux_prep_auth_data_c_l61_c3_61e8_iffalse[145]),
    .\iftrue[data] (145'h0000000000000000000000000000000000000),
    .\iftrue[valid] (1'h0),
    .\return_output[data] (prep_auth_data_axis_out_mux_prep_auth_data_c_l61_c3_61e8_return_output[144:0]),
    .\return_output[valid] (prep_auth_data_axis_out_mux_prep_auth_data_c_l61_c3_61e8_return_output[145])
  );
  mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78 prep_auth_data_axis_out_mux_prep_auth_data_c_l84_c8_c0da (
    .cond(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond),
    .\iffalse[data] (prep_auth_data_axis_out_mux_prep_auth_data_c_l84_c8_c0da_iffalse[144:0]),
    .\iffalse[valid] (prep_auth_data_axis_out_mux_prep_auth_data_c_l84_c8_c0da_iffalse[145]),
    .\iftrue[data] ({ 17'h0ffff, for_prep_auth_data_c_l89_c5_9a39_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l91_c7_74a9_return_output }),
    .\iftrue[valid] (1'h1),
    .\return_output[data] (prep_auth_data_axis_out_mux_prep_auth_data_c_l61_c3_61e8_iffalse[144:0]),
    .\return_output[valid] (prep_auth_data_axis_out_mux_prep_auth_data_c_l61_c3_61e8_iffalse[145])
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_c_l102_c7_8ec3 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond),
    .iffalse(2'h2),
    .iftrue(bin_op_eq_prep_auth_data_c_l116_c11_9934_left),
    .return_output(state_mux_prep_auth_data_c_l99_c5_ef49_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_c_l116_c8_0638 (
    .cond(counter_mux_prep_auth_data_c_l116_c8_0638_cond),
    .iffalse(state_mux_prep_auth_data_c_l116_c8_0638_iffalse),
    .iftrue(state_mux_prep_auth_data_c_l116_c8_0638_iftrue),
    .return_output(state_mux_prep_auth_data_c_l84_c8_c0da_iffalse)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_c_l134_c5_bc9e (
    .cond(counter_mux_prep_auth_data_c_l134_c5_bc9e_cond),
    .iffalse(bin_op_eq_prep_auth_data_c_l116_c11_9934_left),
    .iftrue(state_mux_prep_auth_data_c_l134_c5_bc9e_iftrue),
    .return_output(state_mux_prep_auth_data_c_l116_c8_0638_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_c_l137_c7_1849 (
    .cond(\global_to_module[prep_auth_data_axis_in] [144]),
    .iffalse(bin_op_eq_prep_auth_data_c_l116_c11_9934_left),
    .iftrue(2'h3),
    .return_output(state_mux_prep_auth_data_c_l134_c5_bc9e_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_c_l166_c5_d5d0 (
    .cond(state_mux_prep_auth_data_c_l166_c5_d5d0_cond),
    .iffalse(bin_op_eq_prep_auth_data_c_l116_c11_9934_left),
    .iftrue(2'h0),
    .return_output(state_mux_prep_auth_data_c_l116_c8_0638_iffalse)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_c_l61_c3_61e8 (
    .cond(aad_reg_mux_prep_auth_data_c_l61_c3_61e8_cond),
    .iffalse(state_mux_prep_auth_data_c_l61_c3_61e8_iffalse),
    .iftrue(state_mux_prep_auth_data_c_l61_c3_61e8_iftrue),
    .return_output(reg_comb_state)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_c_l64_c5_0db0 (
    .cond(\global_to_module[prep_auth_data_axis_in] [145]),
    .iffalse(bin_op_eq_prep_auth_data_c_l116_c11_9934_left),
    .iftrue(state_mux_prep_auth_data_c_l64_c5_0db0_iftrue),
    .return_output(state_mux_prep_auth_data_c_l61_c3_61e8_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_c_l68_c7_05f1 (
    .cond(aad_reg_mux_prep_auth_data_c_l68_c7_05f1_cond),
    .iffalse(2'h2),
    .iftrue(2'h1),
    .return_output(state_mux_prep_auth_data_c_l64_c5_0db0_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_c_l84_c8_c0da (
    .cond(aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond),
    .iffalse(state_mux_prep_auth_data_c_l84_c8_c0da_iffalse),
    .iftrue(state_mux_prep_auth_data_c_l84_c8_c0da_iftrue),
    .return_output(state_mux_prep_auth_data_c_l61_c3_61e8_iffalse)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_c_l99_c5_ef49 (
    .cond(aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond),
    .iffalse(bin_op_eq_prep_auth_data_c_l116_c11_9934_left),
    .iftrue(state_mux_prep_auth_data_c_l99_c5_ef49_iftrue),
    .return_output(state_mux_prep_auth_data_c_l84_c8_c0da_iftrue)
  );
  assign aad_reg = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse;
  assign aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[255:248];
  assign aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[127:120];
  assign aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_return_output = aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  assign aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[255:248];
  assign aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[255:248];
  assign aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_return_output = aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  assign aad_reg_10_mux_prep_auth_data_c_l102_c7_8ec3_cond = aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  assign aad_reg_10_mux_prep_auth_data_c_l102_c7_8ec3_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[175:168];
  assign aad_reg_10_mux_prep_auth_data_c_l102_c7_8ec3_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[47:40];
  assign aad_reg_10_mux_prep_auth_data_c_l102_c7_8ec3_return_output = aad_reg_10_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  assign aad_reg_10_mux_prep_auth_data_c_l84_c8_c0da_cond = aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond;
  assign aad_reg_10_mux_prep_auth_data_c_l84_c8_c0da_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[175:168];
  assign aad_reg_10_mux_prep_auth_data_c_l99_c5_ef49_cond = aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond;
  assign aad_reg_10_mux_prep_auth_data_c_l99_c5_ef49_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[175:168];
  assign aad_reg_10_mux_prep_auth_data_c_l99_c5_ef49_return_output = aad_reg_10_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  assign aad_reg_11_mux_prep_auth_data_c_l102_c7_8ec3_cond = aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  assign aad_reg_11_mux_prep_auth_data_c_l102_c7_8ec3_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[167:160];
  assign aad_reg_11_mux_prep_auth_data_c_l102_c7_8ec3_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[39:32];
  assign aad_reg_11_mux_prep_auth_data_c_l102_c7_8ec3_return_output = aad_reg_11_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  assign aad_reg_11_mux_prep_auth_data_c_l84_c8_c0da_cond = aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond;
  assign aad_reg_11_mux_prep_auth_data_c_l84_c8_c0da_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[167:160];
  assign aad_reg_11_mux_prep_auth_data_c_l99_c5_ef49_cond = aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond;
  assign aad_reg_11_mux_prep_auth_data_c_l99_c5_ef49_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[167:160];
  assign aad_reg_11_mux_prep_auth_data_c_l99_c5_ef49_return_output = aad_reg_11_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  assign aad_reg_12_mux_prep_auth_data_c_l102_c7_8ec3_cond = aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  assign aad_reg_12_mux_prep_auth_data_c_l102_c7_8ec3_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[159:152];
  assign aad_reg_12_mux_prep_auth_data_c_l102_c7_8ec3_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[31:24];
  assign aad_reg_12_mux_prep_auth_data_c_l102_c7_8ec3_return_output = aad_reg_12_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  assign aad_reg_12_mux_prep_auth_data_c_l84_c8_c0da_cond = aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond;
  assign aad_reg_12_mux_prep_auth_data_c_l84_c8_c0da_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[159:152];
  assign aad_reg_12_mux_prep_auth_data_c_l99_c5_ef49_cond = aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond;
  assign aad_reg_12_mux_prep_auth_data_c_l99_c5_ef49_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[159:152];
  assign aad_reg_12_mux_prep_auth_data_c_l99_c5_ef49_return_output = aad_reg_12_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  assign aad_reg_13_mux_prep_auth_data_c_l102_c7_8ec3_cond = aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  assign aad_reg_13_mux_prep_auth_data_c_l102_c7_8ec3_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[151:144];
  assign aad_reg_13_mux_prep_auth_data_c_l102_c7_8ec3_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[23:16];
  assign aad_reg_13_mux_prep_auth_data_c_l102_c7_8ec3_return_output = aad_reg_13_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  assign aad_reg_13_mux_prep_auth_data_c_l84_c8_c0da_cond = aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond;
  assign aad_reg_13_mux_prep_auth_data_c_l84_c8_c0da_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[151:144];
  assign aad_reg_13_mux_prep_auth_data_c_l99_c5_ef49_cond = aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond;
  assign aad_reg_13_mux_prep_auth_data_c_l99_c5_ef49_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[151:144];
  assign aad_reg_13_mux_prep_auth_data_c_l99_c5_ef49_return_output = aad_reg_13_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  assign aad_reg_14_mux_prep_auth_data_c_l102_c7_8ec3_cond = aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  assign aad_reg_14_mux_prep_auth_data_c_l102_c7_8ec3_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[143:136];
  assign aad_reg_14_mux_prep_auth_data_c_l102_c7_8ec3_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[15:8];
  assign aad_reg_14_mux_prep_auth_data_c_l102_c7_8ec3_return_output = aad_reg_14_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  assign aad_reg_14_mux_prep_auth_data_c_l84_c8_c0da_cond = aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond;
  assign aad_reg_14_mux_prep_auth_data_c_l84_c8_c0da_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[143:136];
  assign aad_reg_14_mux_prep_auth_data_c_l99_c5_ef49_cond = aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond;
  assign aad_reg_14_mux_prep_auth_data_c_l99_c5_ef49_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[143:136];
  assign aad_reg_14_mux_prep_auth_data_c_l99_c5_ef49_return_output = aad_reg_14_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  assign aad_reg_15_mux_prep_auth_data_c_l102_c7_8ec3_cond = aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  assign aad_reg_15_mux_prep_auth_data_c_l102_c7_8ec3_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[135:128];
  assign aad_reg_15_mux_prep_auth_data_c_l102_c7_8ec3_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[7:0];
  assign aad_reg_15_mux_prep_auth_data_c_l102_c7_8ec3_return_output = aad_reg_15_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  assign aad_reg_15_mux_prep_auth_data_c_l84_c8_c0da_cond = aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond;
  assign aad_reg_15_mux_prep_auth_data_c_l84_c8_c0da_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[135:128];
  assign aad_reg_15_mux_prep_auth_data_c_l99_c5_ef49_cond = aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond;
  assign aad_reg_15_mux_prep_auth_data_c_l99_c5_ef49_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[135:128];
  assign aad_reg_15_mux_prep_auth_data_c_l99_c5_ef49_return_output = aad_reg_15_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  assign aad_reg_1_mux_prep_auth_data_c_l102_c7_8ec3_cond = aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  assign aad_reg_1_mux_prep_auth_data_c_l102_c7_8ec3_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[247:240];
  assign aad_reg_1_mux_prep_auth_data_c_l102_c7_8ec3_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[119:112];
  assign aad_reg_1_mux_prep_auth_data_c_l102_c7_8ec3_return_output = aad_reg_1_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  assign aad_reg_1_mux_prep_auth_data_c_l84_c8_c0da_cond = aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond;
  assign aad_reg_1_mux_prep_auth_data_c_l84_c8_c0da_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[247:240];
  assign aad_reg_1_mux_prep_auth_data_c_l99_c5_ef49_cond = aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond;
  assign aad_reg_1_mux_prep_auth_data_c_l99_c5_ef49_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[247:240];
  assign aad_reg_1_mux_prep_auth_data_c_l99_c5_ef49_return_output = aad_reg_1_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  assign aad_reg_2_mux_prep_auth_data_c_l102_c7_8ec3_cond = aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  assign aad_reg_2_mux_prep_auth_data_c_l102_c7_8ec3_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[239:232];
  assign aad_reg_2_mux_prep_auth_data_c_l102_c7_8ec3_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[111:104];
  assign aad_reg_2_mux_prep_auth_data_c_l102_c7_8ec3_return_output = aad_reg_2_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  assign aad_reg_2_mux_prep_auth_data_c_l84_c8_c0da_cond = aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond;
  assign aad_reg_2_mux_prep_auth_data_c_l84_c8_c0da_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[239:232];
  assign aad_reg_2_mux_prep_auth_data_c_l99_c5_ef49_cond = aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond;
  assign aad_reg_2_mux_prep_auth_data_c_l99_c5_ef49_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[239:232];
  assign aad_reg_2_mux_prep_auth_data_c_l99_c5_ef49_return_output = aad_reg_2_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  assign aad_reg_3_mux_prep_auth_data_c_l102_c7_8ec3_cond = aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  assign aad_reg_3_mux_prep_auth_data_c_l102_c7_8ec3_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[231:224];
  assign aad_reg_3_mux_prep_auth_data_c_l102_c7_8ec3_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[103:96];
  assign aad_reg_3_mux_prep_auth_data_c_l102_c7_8ec3_return_output = aad_reg_3_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  assign aad_reg_3_mux_prep_auth_data_c_l84_c8_c0da_cond = aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond;
  assign aad_reg_3_mux_prep_auth_data_c_l84_c8_c0da_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[231:224];
  assign aad_reg_3_mux_prep_auth_data_c_l99_c5_ef49_cond = aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond;
  assign aad_reg_3_mux_prep_auth_data_c_l99_c5_ef49_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[231:224];
  assign aad_reg_3_mux_prep_auth_data_c_l99_c5_ef49_return_output = aad_reg_3_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  assign aad_reg_4_mux_prep_auth_data_c_l102_c7_8ec3_cond = aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  assign aad_reg_4_mux_prep_auth_data_c_l102_c7_8ec3_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[223:216];
  assign aad_reg_4_mux_prep_auth_data_c_l102_c7_8ec3_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[95:88];
  assign aad_reg_4_mux_prep_auth_data_c_l102_c7_8ec3_return_output = aad_reg_4_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  assign aad_reg_4_mux_prep_auth_data_c_l84_c8_c0da_cond = aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond;
  assign aad_reg_4_mux_prep_auth_data_c_l84_c8_c0da_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[223:216];
  assign aad_reg_4_mux_prep_auth_data_c_l99_c5_ef49_cond = aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond;
  assign aad_reg_4_mux_prep_auth_data_c_l99_c5_ef49_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[223:216];
  assign aad_reg_4_mux_prep_auth_data_c_l99_c5_ef49_return_output = aad_reg_4_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  assign aad_reg_5_mux_prep_auth_data_c_l102_c7_8ec3_cond = aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  assign aad_reg_5_mux_prep_auth_data_c_l102_c7_8ec3_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[215:208];
  assign aad_reg_5_mux_prep_auth_data_c_l102_c7_8ec3_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[87:80];
  assign aad_reg_5_mux_prep_auth_data_c_l102_c7_8ec3_return_output = aad_reg_5_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  assign aad_reg_5_mux_prep_auth_data_c_l84_c8_c0da_cond = aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond;
  assign aad_reg_5_mux_prep_auth_data_c_l84_c8_c0da_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[215:208];
  assign aad_reg_5_mux_prep_auth_data_c_l99_c5_ef49_cond = aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond;
  assign aad_reg_5_mux_prep_auth_data_c_l99_c5_ef49_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[215:208];
  assign aad_reg_5_mux_prep_auth_data_c_l99_c5_ef49_return_output = aad_reg_5_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  assign aad_reg_6_mux_prep_auth_data_c_l102_c7_8ec3_cond = aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  assign aad_reg_6_mux_prep_auth_data_c_l102_c7_8ec3_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[207:200];
  assign aad_reg_6_mux_prep_auth_data_c_l102_c7_8ec3_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[79:72];
  assign aad_reg_6_mux_prep_auth_data_c_l102_c7_8ec3_return_output = aad_reg_6_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  assign aad_reg_6_mux_prep_auth_data_c_l84_c8_c0da_cond = aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond;
  assign aad_reg_6_mux_prep_auth_data_c_l84_c8_c0da_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[207:200];
  assign aad_reg_6_mux_prep_auth_data_c_l99_c5_ef49_cond = aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond;
  assign aad_reg_6_mux_prep_auth_data_c_l99_c5_ef49_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[207:200];
  assign aad_reg_6_mux_prep_auth_data_c_l99_c5_ef49_return_output = aad_reg_6_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  assign aad_reg_7_mux_prep_auth_data_c_l102_c7_8ec3_cond = aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  assign aad_reg_7_mux_prep_auth_data_c_l102_c7_8ec3_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[199:192];
  assign aad_reg_7_mux_prep_auth_data_c_l102_c7_8ec3_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[71:64];
  assign aad_reg_7_mux_prep_auth_data_c_l102_c7_8ec3_return_output = aad_reg_7_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  assign aad_reg_7_mux_prep_auth_data_c_l84_c8_c0da_cond = aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond;
  assign aad_reg_7_mux_prep_auth_data_c_l84_c8_c0da_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[199:192];
  assign aad_reg_7_mux_prep_auth_data_c_l99_c5_ef49_cond = aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond;
  assign aad_reg_7_mux_prep_auth_data_c_l99_c5_ef49_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[199:192];
  assign aad_reg_7_mux_prep_auth_data_c_l99_c5_ef49_return_output = aad_reg_7_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  assign aad_reg_8_mux_prep_auth_data_c_l102_c7_8ec3_cond = aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  assign aad_reg_8_mux_prep_auth_data_c_l102_c7_8ec3_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[191:184];
  assign aad_reg_8_mux_prep_auth_data_c_l102_c7_8ec3_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[63:56];
  assign aad_reg_8_mux_prep_auth_data_c_l102_c7_8ec3_return_output = aad_reg_8_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  assign aad_reg_8_mux_prep_auth_data_c_l84_c8_c0da_cond = aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond;
  assign aad_reg_8_mux_prep_auth_data_c_l84_c8_c0da_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[191:184];
  assign aad_reg_8_mux_prep_auth_data_c_l99_c5_ef49_cond = aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond;
  assign aad_reg_8_mux_prep_auth_data_c_l99_c5_ef49_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[191:184];
  assign aad_reg_8_mux_prep_auth_data_c_l99_c5_ef49_return_output = aad_reg_8_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  assign aad_reg_9_mux_prep_auth_data_c_l102_c7_8ec3_cond = aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  assign aad_reg_9_mux_prep_auth_data_c_l102_c7_8ec3_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[183:176];
  assign aad_reg_9_mux_prep_auth_data_c_l102_c7_8ec3_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[55:48];
  assign aad_reg_9_mux_prep_auth_data_c_l102_c7_8ec3_return_output = aad_reg_9_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  assign aad_reg_9_mux_prep_auth_data_c_l84_c8_c0da_cond = aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond;
  assign aad_reg_9_mux_prep_auth_data_c_l84_c8_c0da_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[183:176];
  assign aad_reg_9_mux_prep_auth_data_c_l99_c5_ef49_cond = aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond;
  assign aad_reg_9_mux_prep_auth_data_c_l99_c5_ef49_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[183:176];
  assign aad_reg_9_mux_prep_auth_data_c_l99_c5_ef49_return_output = aad_reg_9_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  assign aad_reg_mux_prep_auth_data_c_l61_c3_61e8_iffalse = { aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_1_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_2_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_3_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_4_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_5_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_6_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_7_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_8_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_9_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_10_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_11_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_12_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_13_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_14_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_15_mux_prep_auth_data_c_l84_c8_c0da_return_output, aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[127:0] };
  assign aad_reg_mux_prep_auth_data_c_l61_c3_61e8_return_output = reg_comb_aad_reg;
  assign aad_reg_mux_prep_auth_data_c_l64_c5_0db0_cond = \global_to_module[prep_auth_data_axis_in] [145];
  assign aad_reg_mux_prep_auth_data_c_l64_c5_0db0_return_output = aad_reg_mux_prep_auth_data_c_l61_c3_61e8_iftrue;
  assign aad_reg_mux_prep_auth_data_c_l68_c7_05f1_iffalse = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse;
  assign aad_reg_mux_prep_auth_data_c_l68_c7_05f1_iftrue = \global_to_module[prep_auth_data_aad] ;
  assign aad_reg_mux_prep_auth_data_c_l68_c7_05f1_return_output = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iftrue;
  assign axis128_keep_count_prep_auth_data_c_l135_c18_6322_axis = \global_to_module[prep_auth_data_axis_in] [144:0];
  assign axis128_keep_count_prep_auth_data_c_l135_c18_6322_return_output = bin_op_plus_prep_auth_data_c_l135_c7_83b0_right;
  assign bin_op_and_prep_auth_data_c_l134_c8_e35a_left = \global_to_module[prep_auth_data_axis_in] [145];
  assign bin_op_and_prep_auth_data_c_l134_c8_e35a_return_output = counter_mux_prep_auth_data_c_l134_c5_bc9e_cond;
  assign bin_op_and_prep_auth_data_c_l134_c8_e35a_right = \global_to_module[prep_auth_data_axis_out_ready] ;
  assign bin_op_and_prep_auth_data_c_l166_c8_b775_left = 1'h1;
  assign bin_op_and_prep_auth_data_c_l166_c8_b775_return_output = state_mux_prep_auth_data_c_l166_c5_d5d0_cond;
  assign bin_op_and_prep_auth_data_c_l166_c8_b775_right = \global_to_module[prep_auth_data_axis_out_ready] ;
  assign bin_op_and_prep_auth_data_c_l99_c8_4abc_left = 1'h1;
  assign bin_op_and_prep_auth_data_c_l99_c8_4abc_return_output = aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond;
  assign bin_op_and_prep_auth_data_c_l99_c8_4abc_right = \global_to_module[prep_auth_data_axis_out_ready] ;
  assign bin_op_eq_prep_auth_data_c_l116_c11_9934_return_output = counter_mux_prep_auth_data_c_l116_c8_0638_cond;
  assign bin_op_eq_prep_auth_data_c_l116_c11_9934_right = 2'h2;
  assign bin_op_eq_prep_auth_data_c_l61_c6_5ef5_left = bin_op_eq_prep_auth_data_c_l116_c11_9934_left;
  assign bin_op_eq_prep_auth_data_c_l61_c6_5ef5_return_output = aad_reg_mux_prep_auth_data_c_l61_c3_61e8_cond;
  assign bin_op_eq_prep_auth_data_c_l61_c6_5ef5_right = 2'h0;
  assign bin_op_eq_prep_auth_data_c_l84_c11_e4f1_left = bin_op_eq_prep_auth_data_c_l116_c11_9934_left;
  assign bin_op_eq_prep_auth_data_c_l84_c11_e4f1_return_output = aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond;
  assign bin_op_eq_prep_auth_data_c_l84_c11_e4f1_right = 2'h1;
  assign bin_op_gt_prep_auth_data_c_l102_c10_1c61_return_output = aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  assign bin_op_gt_prep_auth_data_c_l102_c10_1c61_right = 5'h10;
  assign bin_op_gt_prep_auth_data_c_l68_c10_4ae1_left = \global_to_module[prep_auth_data_aad_len] ;
  assign bin_op_gt_prep_auth_data_c_l68_c10_4ae1_return_output = aad_reg_mux_prep_auth_data_c_l68_c7_05f1_cond;
  assign bin_op_gt_prep_auth_data_c_l68_c10_4ae1_right = 1'h0;
  assign bin_op_minus_prep_auth_data_c_l106_c9_9c3a_left = bin_op_gt_prep_auth_data_c_l102_c10_1c61_left;
  assign bin_op_minus_prep_auth_data_c_l106_c9_9c3a_return_output = counter_mux_prep_auth_data_c_l102_c7_8ec3_iftrue;
  assign bin_op_minus_prep_auth_data_c_l106_c9_9c3a_right = 5'h10;
  assign bin_op_plus_prep_auth_data_c_l135_c7_83b0_left = bin_op_gt_prep_auth_data_c_l102_c10_1c61_left;
  assign clk_en_internal = clock_enable;
  assign counter = bin_op_gt_prep_auth_data_c_l102_c10_1c61_left;
  assign counter_mux_prep_auth_data_c_l102_c7_8ec3_cond = aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  assign counter_mux_prep_auth_data_c_l102_c7_8ec3_iffalse = 16'h0000;
  assign counter_mux_prep_auth_data_c_l102_c7_8ec3_return_output = counter_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  assign counter_mux_prep_auth_data_c_l116_c8_0638_iffalse = bin_op_gt_prep_auth_data_c_l102_c10_1c61_left;
  assign counter_mux_prep_auth_data_c_l116_c8_0638_return_output = counter_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  assign counter_mux_prep_auth_data_c_l134_c5_bc9e_iffalse = bin_op_gt_prep_auth_data_c_l102_c10_1c61_left;
  assign counter_mux_prep_auth_data_c_l134_c5_bc9e_iftrue = bin_op_plus_prep_auth_data_c_l135_c7_83b0_return_output[15:0];
  assign counter_mux_prep_auth_data_c_l134_c5_bc9e_return_output = counter_mux_prep_auth_data_c_l116_c8_0638_iftrue;
  assign counter_mux_prep_auth_data_c_l61_c3_61e8_cond = aad_reg_mux_prep_auth_data_c_l61_c3_61e8_cond;
  assign counter_mux_prep_auth_data_c_l61_c3_61e8_return_output = reg_comb_counter;
  assign counter_mux_prep_auth_data_c_l64_c5_0db0_cond = \global_to_module[prep_auth_data_axis_in] [145];
  assign counter_mux_prep_auth_data_c_l64_c5_0db0_iffalse = bin_op_gt_prep_auth_data_c_l102_c10_1c61_left;
  assign counter_mux_prep_auth_data_c_l64_c5_0db0_return_output = counter_mux_prep_auth_data_c_l61_c3_61e8_iftrue;
  assign counter_mux_prep_auth_data_c_l68_c7_05f1_cond = aad_reg_mux_prep_auth_data_c_l68_c7_05f1_cond;
  assign counter_mux_prep_auth_data_c_l68_c7_05f1_iffalse = 16'h0000;
  assign counter_mux_prep_auth_data_c_l68_c7_05f1_iftrue = { 8'h00, \global_to_module[prep_auth_data_aad_len]  };
  assign counter_mux_prep_auth_data_c_l68_c7_05f1_return_output = counter_mux_prep_auth_data_c_l64_c5_0db0_iftrue;
  assign counter_mux_prep_auth_data_c_l84_c8_c0da_cond = aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond;
  assign counter_mux_prep_auth_data_c_l84_c8_c0da_return_output = counter_mux_prep_auth_data_c_l61_c3_61e8_iffalse;
  assign counter_mux_prep_auth_data_c_l99_c5_ef49_cond = aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond;
  assign counter_mux_prep_auth_data_c_l99_c5_ef49_iffalse = bin_op_gt_prep_auth_data_c_l102_c10_1c61_left;
  assign counter_mux_prep_auth_data_c_l99_c5_ef49_return_output = counter_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l128_c7_f95f_iffalse = \global_to_module[prep_auth_data_axis_in] [127:120];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l128_c7_f95f_iftrue = 8'h00;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_0_unary_op_not_prep_auth_data_c_l128_c11_150a_expr = \global_to_module[prep_auth_data_axis_in] [143];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_0_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output = for_prep_auth_data_c_l125_c5_7c7c_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l128_c7_f95f_cond;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l128_c7_f95f_iffalse = \global_to_module[prep_auth_data_axis_in] [47:40];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l128_c7_f95f_iftrue = 8'h00;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_10_unary_op_not_prep_auth_data_c_l128_c11_150a_expr = \global_to_module[prep_auth_data_axis_in] [133];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_10_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output = for_prep_auth_data_c_l125_c5_7c7c_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l128_c7_f95f_cond;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l128_c7_f95f_iffalse = \global_to_module[prep_auth_data_axis_in] [39:32];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l128_c7_f95f_iftrue = 8'h00;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_11_unary_op_not_prep_auth_data_c_l128_c11_150a_expr = \global_to_module[prep_auth_data_axis_in] [132];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_11_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output = for_prep_auth_data_c_l125_c5_7c7c_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l128_c7_f95f_cond;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l128_c7_f95f_iffalse = \global_to_module[prep_auth_data_axis_in] [31:24];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l128_c7_f95f_iftrue = 8'h00;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_12_unary_op_not_prep_auth_data_c_l128_c11_150a_expr = \global_to_module[prep_auth_data_axis_in] [131];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_12_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output = for_prep_auth_data_c_l125_c5_7c7c_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l128_c7_f95f_cond;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l128_c7_f95f_iffalse = \global_to_module[prep_auth_data_axis_in] [23:16];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l128_c7_f95f_iftrue = 8'h00;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_13_unary_op_not_prep_auth_data_c_l128_c11_150a_expr = \global_to_module[prep_auth_data_axis_in] [130];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_13_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output = for_prep_auth_data_c_l125_c5_7c7c_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l128_c7_f95f_cond;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l128_c7_f95f_iffalse = \global_to_module[prep_auth_data_axis_in] [15:8];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l128_c7_f95f_iftrue = 8'h00;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_14_unary_op_not_prep_auth_data_c_l128_c11_150a_expr = \global_to_module[prep_auth_data_axis_in] [129];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_14_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output = for_prep_auth_data_c_l125_c5_7c7c_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l128_c7_f95f_cond;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l128_c7_f95f_iffalse = \global_to_module[prep_auth_data_axis_in] [7:0];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l128_c7_f95f_iftrue = 8'h00;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_15_unary_op_not_prep_auth_data_c_l128_c11_150a_expr = \global_to_module[prep_auth_data_axis_in] [128];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_15_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output = for_prep_auth_data_c_l125_c5_7c7c_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l128_c7_f95f_cond;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l128_c7_f95f_iffalse = \global_to_module[prep_auth_data_axis_in] [119:112];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l128_c7_f95f_iftrue = 8'h00;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_1_unary_op_not_prep_auth_data_c_l128_c11_150a_expr = \global_to_module[prep_auth_data_axis_in] [142];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_1_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output = for_prep_auth_data_c_l125_c5_7c7c_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l128_c7_f95f_cond;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l128_c7_f95f_iffalse = \global_to_module[prep_auth_data_axis_in] [111:104];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l128_c7_f95f_iftrue = 8'h00;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_2_unary_op_not_prep_auth_data_c_l128_c11_150a_expr = \global_to_module[prep_auth_data_axis_in] [141];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_2_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output = for_prep_auth_data_c_l125_c5_7c7c_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l128_c7_f95f_cond;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l128_c7_f95f_iffalse = \global_to_module[prep_auth_data_axis_in] [103:96];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l128_c7_f95f_iftrue = 8'h00;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_3_unary_op_not_prep_auth_data_c_l128_c11_150a_expr = \global_to_module[prep_auth_data_axis_in] [140];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_3_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output = for_prep_auth_data_c_l125_c5_7c7c_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l128_c7_f95f_cond;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l128_c7_f95f_iffalse = \global_to_module[prep_auth_data_axis_in] [95:88];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l128_c7_f95f_iftrue = 8'h00;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_4_unary_op_not_prep_auth_data_c_l128_c11_150a_expr = \global_to_module[prep_auth_data_axis_in] [139];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_4_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output = for_prep_auth_data_c_l125_c5_7c7c_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l128_c7_f95f_cond;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l128_c7_f95f_iffalse = \global_to_module[prep_auth_data_axis_in] [87:80];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l128_c7_f95f_iftrue = 8'h00;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_5_unary_op_not_prep_auth_data_c_l128_c11_150a_expr = \global_to_module[prep_auth_data_axis_in] [138];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_5_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output = for_prep_auth_data_c_l125_c5_7c7c_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l128_c7_f95f_cond;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l128_c7_f95f_iffalse = \global_to_module[prep_auth_data_axis_in] [79:72];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l128_c7_f95f_iftrue = 8'h00;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_6_unary_op_not_prep_auth_data_c_l128_c11_150a_expr = \global_to_module[prep_auth_data_axis_in] [137];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_6_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output = for_prep_auth_data_c_l125_c5_7c7c_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l128_c7_f95f_cond;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l128_c7_f95f_iffalse = \global_to_module[prep_auth_data_axis_in] [71:64];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l128_c7_f95f_iftrue = 8'h00;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_7_unary_op_not_prep_auth_data_c_l128_c11_150a_expr = \global_to_module[prep_auth_data_axis_in] [136];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_7_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output = for_prep_auth_data_c_l125_c5_7c7c_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l128_c7_f95f_cond;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l128_c7_f95f_iffalse = \global_to_module[prep_auth_data_axis_in] [63:56];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l128_c7_f95f_iftrue = 8'h00;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_8_unary_op_not_prep_auth_data_c_l128_c11_150a_expr = \global_to_module[prep_auth_data_axis_in] [135];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_8_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output = for_prep_auth_data_c_l125_c5_7c7c_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l128_c7_f95f_cond;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l128_c7_f95f_iffalse = \global_to_module[prep_auth_data_axis_in] [55:48];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l128_c7_f95f_iftrue = 8'h00;
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_9_unary_op_not_prep_auth_data_c_l128_c11_150a_expr = \global_to_module[prep_auth_data_axis_in] [134];
  assign for_prep_auth_data_c_l125_c5_7c7c_iter_9_unary_op_not_prep_auth_data_c_l128_c11_150a_return_output = for_prep_auth_data_c_l125_c5_7c7c_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l128_c7_f95f_cond;
  assign for_prep_auth_data_c_l148_c5_5ab9_iter_0_const_sr_0_prep_auth_data_c_l150_c49_61d9_x = \global_to_module[prep_auth_data_aad_len] ;
  assign for_prep_auth_data_c_l148_c5_5ab9_iter_1_const_sr_8_prep_auth_data_c_l150_c49_61d9_x = \global_to_module[prep_auth_data_aad_len] ;
  assign for_prep_auth_data_c_l148_c5_5ab9_iter_2_const_sr_16_prep_auth_data_c_l150_c49_61d9_x = \global_to_module[prep_auth_data_aad_len] ;
  assign for_prep_auth_data_c_l148_c5_5ab9_iter_3_const_sr_24_prep_auth_data_c_l150_c49_61d9_x = \global_to_module[prep_auth_data_aad_len] ;
  assign for_prep_auth_data_c_l148_c5_5ab9_iter_4_const_sr_32_prep_auth_data_c_l150_c49_61d9_x = \global_to_module[prep_auth_data_aad_len] ;
  assign for_prep_auth_data_c_l148_c5_5ab9_iter_5_const_sr_40_prep_auth_data_c_l150_c49_61d9_x = \global_to_module[prep_auth_data_aad_len] ;
  assign for_prep_auth_data_c_l148_c5_5ab9_iter_6_const_sr_48_prep_auth_data_c_l150_c49_61d9_x = \global_to_module[prep_auth_data_aad_len] ;
  assign for_prep_auth_data_c_l148_c5_5ab9_iter_7_const_sr_56_prep_auth_data_c_l150_c49_61d9_x = \global_to_module[prep_auth_data_aad_len] ;
  assign for_prep_auth_data_c_l155_c5_7cc2_iter_0_const_sr_0_prep_auth_data_c_l157_c49_f181_x = bin_op_gt_prep_auth_data_c_l102_c10_1c61_left;
  assign for_prep_auth_data_c_l155_c5_7cc2_iter_1_const_sr_8_prep_auth_data_c_l157_c49_f181_x = bin_op_gt_prep_auth_data_c_l102_c10_1c61_left;
  assign for_prep_auth_data_c_l155_c5_7cc2_iter_2_const_sr_16_prep_auth_data_c_l157_c49_f181_x = bin_op_gt_prep_auth_data_c_l102_c10_1c61_left;
  assign for_prep_auth_data_c_l155_c5_7cc2_iter_3_const_sr_24_prep_auth_data_c_l157_c49_f181_x = bin_op_gt_prep_auth_data_c_l102_c10_1c61_left;
  assign for_prep_auth_data_c_l155_c5_7cc2_iter_4_const_sr_32_prep_auth_data_c_l157_c49_f181_x = bin_op_gt_prep_auth_data_c_l102_c10_1c61_left;
  assign for_prep_auth_data_c_l155_c5_7cc2_iter_5_const_sr_40_prep_auth_data_c_l157_c49_f181_x = bin_op_gt_prep_auth_data_c_l102_c10_1c61_left;
  assign for_prep_auth_data_c_l155_c5_7cc2_iter_6_const_sr_48_prep_auth_data_c_l157_c49_f181_x = bin_op_gt_prep_auth_data_c_l102_c10_1c61_left;
  assign for_prep_auth_data_c_l155_c5_7cc2_iter_7_const_sr_56_prep_auth_data_c_l157_c49_f181_x = bin_op_gt_prep_auth_data_c_l102_c10_1c61_left;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_0_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left = { 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left };
  assign for_prep_auth_data_c_l89_c5_9a39_iter_0_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output = for_prep_auth_data_c_l89_c5_9a39_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l91_c7_74a9_cond;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_0_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right = 32'd0;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l91_c7_74a9_iffalse = 8'h00;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l91_c7_74a9_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[255:248];
  assign for_prep_auth_data_c_l89_c5_9a39_iter_10_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left = { 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left };
  assign for_prep_auth_data_c_l89_c5_9a39_iter_10_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output = for_prep_auth_data_c_l89_c5_9a39_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l91_c7_74a9_cond;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_10_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right = 32'd10;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l91_c7_74a9_iffalse = 8'h00;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l91_c7_74a9_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[175:168];
  assign for_prep_auth_data_c_l89_c5_9a39_iter_11_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left = { 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left };
  assign for_prep_auth_data_c_l89_c5_9a39_iter_11_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output = for_prep_auth_data_c_l89_c5_9a39_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l91_c7_74a9_cond;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_11_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right = 32'd11;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l91_c7_74a9_iffalse = 8'h00;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l91_c7_74a9_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[167:160];
  assign for_prep_auth_data_c_l89_c5_9a39_iter_12_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left = { 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left };
  assign for_prep_auth_data_c_l89_c5_9a39_iter_12_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output = for_prep_auth_data_c_l89_c5_9a39_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l91_c7_74a9_cond;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_12_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right = 32'd12;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l91_c7_74a9_iffalse = 8'h00;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l91_c7_74a9_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[159:152];
  assign for_prep_auth_data_c_l89_c5_9a39_iter_13_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left = { 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left };
  assign for_prep_auth_data_c_l89_c5_9a39_iter_13_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output = for_prep_auth_data_c_l89_c5_9a39_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l91_c7_74a9_cond;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_13_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right = 32'd13;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l91_c7_74a9_iffalse = 8'h00;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l91_c7_74a9_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[151:144];
  assign for_prep_auth_data_c_l89_c5_9a39_iter_14_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left = { 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left };
  assign for_prep_auth_data_c_l89_c5_9a39_iter_14_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output = for_prep_auth_data_c_l89_c5_9a39_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l91_c7_74a9_cond;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_14_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right = 32'd14;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l91_c7_74a9_iffalse = 8'h00;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l91_c7_74a9_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[143:136];
  assign for_prep_auth_data_c_l89_c5_9a39_iter_15_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left = { 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left };
  assign for_prep_auth_data_c_l89_c5_9a39_iter_15_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output = for_prep_auth_data_c_l89_c5_9a39_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l91_c7_74a9_cond;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_15_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right = 32'd15;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l91_c7_74a9_iffalse = 8'h00;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l91_c7_74a9_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[135:128];
  assign for_prep_auth_data_c_l89_c5_9a39_iter_1_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left = { 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left };
  assign for_prep_auth_data_c_l89_c5_9a39_iter_1_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output = for_prep_auth_data_c_l89_c5_9a39_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l91_c7_74a9_cond;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_1_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right = 32'd1;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l91_c7_74a9_iffalse = 8'h00;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l91_c7_74a9_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[247:240];
  assign for_prep_auth_data_c_l89_c5_9a39_iter_2_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left = { 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left };
  assign for_prep_auth_data_c_l89_c5_9a39_iter_2_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output = for_prep_auth_data_c_l89_c5_9a39_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l91_c7_74a9_cond;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_2_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right = 32'd2;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l91_c7_74a9_iffalse = 8'h00;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l91_c7_74a9_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[239:232];
  assign for_prep_auth_data_c_l89_c5_9a39_iter_3_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left = { 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left };
  assign for_prep_auth_data_c_l89_c5_9a39_iter_3_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output = for_prep_auth_data_c_l89_c5_9a39_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l91_c7_74a9_cond;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_3_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right = 32'd3;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l91_c7_74a9_iffalse = 8'h00;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l91_c7_74a9_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[231:224];
  assign for_prep_auth_data_c_l89_c5_9a39_iter_4_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left = { 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left };
  assign for_prep_auth_data_c_l89_c5_9a39_iter_4_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output = for_prep_auth_data_c_l89_c5_9a39_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l91_c7_74a9_cond;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_4_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right = 32'd4;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l91_c7_74a9_iffalse = 8'h00;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l91_c7_74a9_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[223:216];
  assign for_prep_auth_data_c_l89_c5_9a39_iter_5_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left = { 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left };
  assign for_prep_auth_data_c_l89_c5_9a39_iter_5_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output = for_prep_auth_data_c_l89_c5_9a39_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l91_c7_74a9_cond;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_5_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right = 32'd5;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l91_c7_74a9_iffalse = 8'h00;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l91_c7_74a9_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[215:208];
  assign for_prep_auth_data_c_l89_c5_9a39_iter_6_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left = { 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left };
  assign for_prep_auth_data_c_l89_c5_9a39_iter_6_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output = for_prep_auth_data_c_l89_c5_9a39_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l91_c7_74a9_cond;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_6_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right = 32'd6;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l91_c7_74a9_iffalse = 8'h00;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l91_c7_74a9_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[207:200];
  assign for_prep_auth_data_c_l89_c5_9a39_iter_7_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left = { 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left };
  assign for_prep_auth_data_c_l89_c5_9a39_iter_7_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output = for_prep_auth_data_c_l89_c5_9a39_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l91_c7_74a9_cond;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_7_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right = 32'd7;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l91_c7_74a9_iffalse = 8'h00;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l91_c7_74a9_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[199:192];
  assign for_prep_auth_data_c_l89_c5_9a39_iter_8_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left = { 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left };
  assign for_prep_auth_data_c_l89_c5_9a39_iter_8_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output = for_prep_auth_data_c_l89_c5_9a39_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l91_c7_74a9_cond;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_8_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right = 32'd8;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l91_c7_74a9_iffalse = 8'h00;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l91_c7_74a9_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[191:184];
  assign for_prep_auth_data_c_l89_c5_9a39_iter_9_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_left = { 1'h0, bin_op_gt_prep_auth_data_c_l102_c10_1c61_left };
  assign for_prep_auth_data_c_l89_c5_9a39_iter_9_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_return_output = for_prep_auth_data_c_l89_c5_9a39_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l91_c7_74a9_cond;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_9_bin_op_gt_prep_auth_data_c_l91_c10_9f1d_right = 32'd9;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l91_c7_74a9_iffalse = 8'h00;
  assign for_prep_auth_data_c_l89_c5_9a39_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l91_c7_74a9_iftrue = aad_reg_mux_prep_auth_data_c_l64_c5_0db0_iffalse[183:176];
  assign prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l116_c8_0638_cond = counter_mux_prep_auth_data_c_l116_c8_0638_cond;
  assign prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l116_c8_0638_iffalse = 1'h0;
  assign prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l116_c8_0638_iftrue = \global_to_module[prep_auth_data_axis_out_ready] ;
  assign prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l116_c8_0638_return_output = prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  assign prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l61_c3_61e8_cond = aad_reg_mux_prep_auth_data_c_l61_c3_61e8_cond;
  assign prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l61_c3_61e8_iftrue = 1'h0;
  assign prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l84_c8_c0da_cond = aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond;
  assign prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l84_c8_c0da_iftrue = 1'h0;
  assign prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l84_c8_c0da_return_output = prep_auth_data_axis_in_ready_mux_prep_auth_data_c_l61_c3_61e8_iffalse;
  assign prep_auth_data_axis_out_mux_prep_auth_data_c_l116_c8_0638_cond = counter_mux_prep_auth_data_c_l116_c8_0638_cond;
  assign prep_auth_data_axis_out_mux_prep_auth_data_c_l116_c8_0638_iffalse = { 18'h3ffff, for_prep_auth_data_c_l148_c5_5ab9_iter_0_const_sr_0_prep_auth_data_c_l150_c49_61d9_return_output, for_prep_auth_data_c_l148_c5_5ab9_iter_1_const_sr_8_prep_auth_data_c_l150_c49_61d9_return_output, for_prep_auth_data_c_l148_c5_5ab9_iter_2_const_sr_16_prep_auth_data_c_l150_c49_61d9_return_output, for_prep_auth_data_c_l148_c5_5ab9_iter_3_const_sr_24_prep_auth_data_c_l150_c49_61d9_return_output, for_prep_auth_data_c_l148_c5_5ab9_iter_4_const_sr_32_prep_auth_data_c_l150_c49_61d9_return_output, for_prep_auth_data_c_l148_c5_5ab9_iter_5_const_sr_40_prep_auth_data_c_l150_c49_61d9_return_output, for_prep_auth_data_c_l148_c5_5ab9_iter_6_const_sr_48_prep_auth_data_c_l150_c49_61d9_return_output, for_prep_auth_data_c_l148_c5_5ab9_iter_7_const_sr_56_prep_auth_data_c_l150_c49_61d9_return_output, for_prep_auth_data_c_l155_c5_7cc2_iter_0_const_sr_0_prep_auth_data_c_l157_c49_f181_return_output[7:0], for_prep_auth_data_c_l155_c5_7cc2_iter_1_const_sr_8_prep_auth_data_c_l157_c49_f181_return_output[7:0], for_prep_auth_data_c_l155_c5_7cc2_iter_2_const_sr_16_prep_auth_data_c_l157_c49_f181_return_output[7:0], for_prep_auth_data_c_l155_c5_7cc2_iter_3_const_sr_24_prep_auth_data_c_l157_c49_f181_return_output[7:0], for_prep_auth_data_c_l155_c5_7cc2_iter_4_const_sr_32_prep_auth_data_c_l157_c49_f181_return_output[7:0], for_prep_auth_data_c_l155_c5_7cc2_iter_5_const_sr_40_prep_auth_data_c_l157_c49_f181_return_output[7:0], for_prep_auth_data_c_l155_c5_7cc2_iter_6_const_sr_48_prep_auth_data_c_l157_c49_f181_return_output[7:0], for_prep_auth_data_c_l155_c5_7cc2_iter_7_const_sr_56_prep_auth_data_c_l157_c49_f181_return_output[7:0] };
  assign prep_auth_data_axis_out_mux_prep_auth_data_c_l116_c8_0638_iftrue = { \global_to_module[prep_auth_data_axis_in] [145], 17'h0ffff, for_prep_auth_data_c_l125_c5_7c7c_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l128_c7_f95f_return_output, for_prep_auth_data_c_l125_c5_7c7c_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l128_c7_f95f_return_output };
  assign prep_auth_data_axis_out_mux_prep_auth_data_c_l116_c8_0638_return_output = prep_auth_data_axis_out_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  assign prep_auth_data_axis_out_mux_prep_auth_data_c_l61_c3_61e8_cond = aad_reg_mux_prep_auth_data_c_l61_c3_61e8_cond;
  assign prep_auth_data_axis_out_mux_prep_auth_data_c_l61_c3_61e8_iftrue = 146'h0000000000000000000000000000000000000;
  assign prep_auth_data_axis_out_mux_prep_auth_data_c_l84_c8_c0da_cond = aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond;
  assign prep_auth_data_axis_out_mux_prep_auth_data_c_l84_c8_c0da_iftrue = { 18'h2ffff, for_prep_auth_data_c_l89_c5_9a39_iter_0_prep_auth_data_axis_out_data_tdata_0_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_1_prep_auth_data_axis_out_data_tdata_1_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_2_prep_auth_data_axis_out_data_tdata_2_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_3_prep_auth_data_axis_out_data_tdata_3_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_4_prep_auth_data_axis_out_data_tdata_4_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_5_prep_auth_data_axis_out_data_tdata_5_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_6_prep_auth_data_axis_out_data_tdata_6_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_7_prep_auth_data_axis_out_data_tdata_7_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_8_prep_auth_data_axis_out_data_tdata_8_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_9_prep_auth_data_axis_out_data_tdata_9_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_10_prep_auth_data_axis_out_data_tdata_10_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_11_prep_auth_data_axis_out_data_tdata_11_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_12_prep_auth_data_axis_out_data_tdata_12_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_13_prep_auth_data_axis_out_data_tdata_13_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_14_prep_auth_data_axis_out_data_tdata_14_mux_prep_auth_data_c_l91_c7_74a9_return_output, for_prep_auth_data_c_l89_c5_9a39_iter_15_prep_auth_data_axis_out_data_tdata_15_mux_prep_auth_data_c_l91_c7_74a9_return_output };
  assign prep_auth_data_axis_out_mux_prep_auth_data_c_l84_c8_c0da_return_output = prep_auth_data_axis_out_mux_prep_auth_data_c_l61_c3_61e8_iffalse;
  assign state = bin_op_eq_prep_auth_data_c_l116_c11_9934_left;
  assign state_mux_prep_auth_data_c_l102_c7_8ec3_cond = aad_reg_0_mux_prep_auth_data_c_l102_c7_8ec3_cond;
  assign state_mux_prep_auth_data_c_l102_c7_8ec3_iffalse = 2'h2;
  assign state_mux_prep_auth_data_c_l102_c7_8ec3_iftrue = bin_op_eq_prep_auth_data_c_l116_c11_9934_left;
  assign state_mux_prep_auth_data_c_l102_c7_8ec3_return_output = state_mux_prep_auth_data_c_l99_c5_ef49_iftrue;
  assign state_mux_prep_auth_data_c_l116_c8_0638_cond = counter_mux_prep_auth_data_c_l116_c8_0638_cond;
  assign state_mux_prep_auth_data_c_l116_c8_0638_return_output = state_mux_prep_auth_data_c_l84_c8_c0da_iffalse;
  assign state_mux_prep_auth_data_c_l134_c5_bc9e_cond = counter_mux_prep_auth_data_c_l134_c5_bc9e_cond;
  assign state_mux_prep_auth_data_c_l134_c5_bc9e_iffalse = bin_op_eq_prep_auth_data_c_l116_c11_9934_left;
  assign state_mux_prep_auth_data_c_l134_c5_bc9e_return_output = state_mux_prep_auth_data_c_l116_c8_0638_iftrue;
  assign state_mux_prep_auth_data_c_l137_c7_1849_cond = \global_to_module[prep_auth_data_axis_in] [144];
  assign state_mux_prep_auth_data_c_l137_c7_1849_iffalse = bin_op_eq_prep_auth_data_c_l116_c11_9934_left;
  assign state_mux_prep_auth_data_c_l137_c7_1849_iftrue = 2'h3;
  assign state_mux_prep_auth_data_c_l137_c7_1849_return_output = state_mux_prep_auth_data_c_l134_c5_bc9e_iftrue;
  assign state_mux_prep_auth_data_c_l166_c5_d5d0_iffalse = bin_op_eq_prep_auth_data_c_l116_c11_9934_left;
  assign state_mux_prep_auth_data_c_l166_c5_d5d0_iftrue = 2'h0;
  assign state_mux_prep_auth_data_c_l166_c5_d5d0_return_output = state_mux_prep_auth_data_c_l116_c8_0638_iffalse;
  assign state_mux_prep_auth_data_c_l61_c3_61e8_cond = aad_reg_mux_prep_auth_data_c_l61_c3_61e8_cond;
  assign state_mux_prep_auth_data_c_l61_c3_61e8_return_output = reg_comb_state;
  assign state_mux_prep_auth_data_c_l64_c5_0db0_cond = \global_to_module[prep_auth_data_axis_in] [145];
  assign state_mux_prep_auth_data_c_l64_c5_0db0_iffalse = bin_op_eq_prep_auth_data_c_l116_c11_9934_left;
  assign state_mux_prep_auth_data_c_l64_c5_0db0_return_output = state_mux_prep_auth_data_c_l61_c3_61e8_iftrue;
  assign state_mux_prep_auth_data_c_l68_c7_05f1_cond = aad_reg_mux_prep_auth_data_c_l68_c7_05f1_cond;
  assign state_mux_prep_auth_data_c_l68_c7_05f1_iffalse = 2'h2;
  assign state_mux_prep_auth_data_c_l68_c7_05f1_iftrue = 2'h1;
  assign state_mux_prep_auth_data_c_l68_c7_05f1_return_output = state_mux_prep_auth_data_c_l64_c5_0db0_iftrue;
  assign state_mux_prep_auth_data_c_l84_c8_c0da_cond = aad_reg_0_mux_prep_auth_data_c_l84_c8_c0da_cond;
  assign state_mux_prep_auth_data_c_l84_c8_c0da_return_output = state_mux_prep_auth_data_c_l61_c3_61e8_iffalse;
  assign state_mux_prep_auth_data_c_l99_c5_ef49_cond = aad_reg_0_mux_prep_auth_data_c_l99_c5_ef49_cond;
  assign state_mux_prep_auth_data_c_l99_c5_ef49_iffalse = bin_op_eq_prep_auth_data_c_l116_c11_9934_left;
  assign state_mux_prep_auth_data_c_l99_c5_ef49_return_output = state_mux_prep_auth_data_c_l84_c8_c0da_iftrue;
endmodule

module quarter_round_0clk_638872ab(\s[state] , a, b, c, d, \return_output[state] );
  input [3:0] a;
  wire [3:0] a;
  input [3:0] b;
  wire [3:0] b;
  wire [31:0] bin_op_plus_chacha20_h_l34_c19_1c69_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l34_c19_1c69_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l34_c19_1c69_right;
  wire [31:0] bin_op_plus_chacha20_h_l36_c19_c325_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l36_c19_c325_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l36_c19_c325_right;
  wire [31:0] bin_op_plus_chacha20_h_l38_c19_c59a_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l38_c19_c59a_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l38_c19_c59a_right;
  wire [31:0] bin_op_plus_chacha20_h_l40_c19_7fea_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l40_c19_7fea_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l40_c19_7fea_right;
  wire [31:0] bin_op_xor_chacha20_h_l35_c29_7830_left;
  wire [31:0] bin_op_xor_chacha20_h_l35_c29_7830_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l35_c29_7830_right;
  wire [31:0] bin_op_xor_chacha20_h_l37_c29_2e7e_left;
  wire [31:0] bin_op_xor_chacha20_h_l37_c29_2e7e_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l37_c29_2e7e_right;
  wire [31:0] bin_op_xor_chacha20_h_l39_c28_0c97_left;
  wire [31:0] bin_op_xor_chacha20_h_l39_c28_0c97_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l39_c28_0c97_right;
  wire [31:0] bin_op_xor_chacha20_h_l41_c28_94c0_left;
  wire [31:0] bin_op_xor_chacha20_h_l41_c28_94c0_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l41_c28_94c0_right;
  input [3:0] c;
  wire [3:0] c;
  input [3:0] d;
  wire [3:0] d;
  output [511:0] \return_output[state] ;
  wire [511:0] \return_output[state] ;
  input [511:0] \s[state] ;
  wire [511:0] \s[state] ;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_return_output;
  wire [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_return_output;
  wire [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_return_output;
  wire [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_return_output;
  wire [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_c19_79f9_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_c19_79f9_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_c19_79f9_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_l37_duplicate_7ebf_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_l37_duplicate_7ebf_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_l37_duplicate_7ebf_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c29_5e4c_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c29_5e4c_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c29_5e4c_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c19_0c48_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c19_0c48_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c19_0c48_var_dim_0;
  assign bin_op_plus_chacha20_h_l36_c19_c325_right = { bin_op_xor_chacha20_h_l35_c29_7830_return_output[15:0], 16'h0000 } | { 16'h0000, bin_op_xor_chacha20_h_l35_c29_7830_return_output[31:16] };
  assign bin_op_plus_chacha20_h_l38_c19_c59a_right = { bin_op_xor_chacha20_h_l37_c29_2e7e_return_output[19:0], 12'h000 } | { 20'h00000, bin_op_xor_chacha20_h_l37_c29_2e7e_return_output[31:20] };
  assign bin_op_plus_chacha20_h_l40_c19_7fea_right = { bin_op_xor_chacha20_h_l39_c28_0c97_return_output[23:0], 8'h00 } | { 24'h000000, bin_op_xor_chacha20_h_l39_c28_0c97_return_output[31:24] };
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_elem_val = { bin_op_xor_chacha20_h_l41_c28_94c0_return_output[24:0], 7'h00 } | { 25'h0000000, bin_op_xor_chacha20_h_l41_c28_94c0_return_output[31:25] };
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l34_c19_1c69 (
    .left(bin_op_plus_chacha20_h_l34_c19_1c69_left),
    .return_output(bin_op_plus_chacha20_h_l34_c19_1c69_return_output),
    .right(bin_op_plus_chacha20_h_l34_c19_1c69_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l36_c19_c325 (
    .left(bin_op_plus_chacha20_h_l36_c19_c325_left),
    .return_output(bin_op_plus_chacha20_h_l36_c19_c325_return_output),
    .right(bin_op_plus_chacha20_h_l36_c19_c325_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l38_c19_c59a (
    .left(bin_op_plus_chacha20_h_l34_c19_1c69_return_output[31:0]),
    .return_output(bin_op_plus_chacha20_h_l38_c19_c59a_return_output),
    .right(bin_op_plus_chacha20_h_l38_c19_c59a_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l40_c19_7fea (
    .left(bin_op_plus_chacha20_h_l36_c19_c325_return_output[31:0]),
    .return_output(bin_op_plus_chacha20_h_l40_c19_7fea_return_output),
    .right(bin_op_plus_chacha20_h_l40_c19_7fea_right)
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l35_c29_7830 (
    .left(bin_op_xor_chacha20_h_l35_c29_7830_left),
    .return_output(bin_op_xor_chacha20_h_l35_c29_7830_return_output),
    .right(bin_op_plus_chacha20_h_l34_c19_1c69_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l37_c29_2e7e (
    .left(bin_op_plus_chacha20_h_l34_c19_1c69_right),
    .return_output(bin_op_xor_chacha20_h_l37_c29_2e7e_return_output),
    .right(bin_op_plus_chacha20_h_l36_c19_c325_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l39_c28_0c97 (
    .left(bin_op_plus_chacha20_h_l36_c19_c325_right),
    .return_output(bin_op_xor_chacha20_h_l39_c28_0c97_return_output),
    .right(bin_op_plus_chacha20_h_l38_c19_c59a_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l41_c28_94c0 (
    .left(bin_op_plus_chacha20_h_l38_c19_c59a_right),
    .return_output(bin_op_xor_chacha20_h_l41_c28_94c0_return_output),
    .right(bin_op_plus_chacha20_h_l40_c19_7fea_return_output[31:0])
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b (
    .elem_val(bin_op_plus_chacha20_h_l38_c19_c59a_return_output[31:0]),
    .\ref_toks_0[state] (\s[state] ),
    .\return_output[data] (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_ref_toks_0),
    .var_dim_0(a)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703 (
    .elem_val(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_elem_val),
    .\ref_toks_0[state] (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_ref_toks_0),
    .\return_output[data] (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_ref_toks_0),
    .var_dim_0(b)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4 (
    .elem_val(bin_op_plus_chacha20_h_l40_c19_7fea_return_output[31:0]),
    .\ref_toks_0[state] (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_ref_toks_0),
    .\return_output[data] (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_ref_toks_0),
    .var_dim_0(c)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09 (
    .elem_val(bin_op_plus_chacha20_h_l40_c19_7fea_right),
    .\ref_toks_0[state] (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_ref_toks_0),
    .\return_output[data] (\return_output[state] ),
    .var_dim_0(d)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_0clk_763c90e8 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_c19_79f9 (
    .\ref_toks_0[state] (\s[state] ),
    .return_output(bin_op_plus_chacha20_h_l34_c19_1c69_left),
    .var_dim_0(a)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_0clk_763c90e8 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_l37_duplicate_7ebf (
    .\ref_toks_0[state] (\s[state] ),
    .return_output(bin_op_plus_chacha20_h_l34_c19_1c69_right),
    .var_dim_0(b)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_0clk_763c90e8 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c29_5e4c (
    .\ref_toks_0[state] (\s[state] ),
    .return_output(bin_op_xor_chacha20_h_l35_c29_7830_left),
    .var_dim_0(d)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_0clk_763c90e8 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c19_0c48 (
    .\ref_toks_0[state] (\s[state] ),
    .return_output(bin_op_plus_chacha20_h_l36_c19_c325_left),
    .var_dim_0(c)
  );
  assign bin_op_plus_chacha20_h_l38_c19_c59a_left = bin_op_plus_chacha20_h_l34_c19_1c69_return_output[31:0];
  assign bin_op_plus_chacha20_h_l40_c19_7fea_left = bin_op_plus_chacha20_h_l36_c19_c325_return_output[31:0];
  assign bin_op_xor_chacha20_h_l35_c29_7830_right = bin_op_plus_chacha20_h_l34_c19_1c69_return_output[31:0];
  assign bin_op_xor_chacha20_h_l37_c29_2e7e_left = bin_op_plus_chacha20_h_l34_c19_1c69_right;
  assign bin_op_xor_chacha20_h_l37_c29_2e7e_right = bin_op_plus_chacha20_h_l36_c19_c325_return_output[31:0];
  assign bin_op_xor_chacha20_h_l39_c28_0c97_left = bin_op_plus_chacha20_h_l36_c19_c325_right;
  assign bin_op_xor_chacha20_h_l39_c28_0c97_right = bin_op_plus_chacha20_h_l38_c19_c59a_return_output[31:0];
  assign bin_op_xor_chacha20_h_l41_c28_94c0_left = bin_op_plus_chacha20_h_l38_c19_c59a_right;
  assign bin_op_xor_chacha20_h_l41_c28_94c0_right = bin_op_plus_chacha20_h_l40_c19_7fea_return_output[31:0];
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_elem_val = bin_op_plus_chacha20_h_l38_c19_c59a_return_output[31:0];
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_ref_toks_0 = \s[state] ;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_var_dim_0 = a;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_var_dim_0 = b;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_elem_val = bin_op_plus_chacha20_h_l40_c19_7fea_return_output[31:0];
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_var_dim_0 = c;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_elem_val = bin_op_plus_chacha20_h_l40_c19_7fea_right;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_return_output = \return_output[state] ;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_var_dim_0 = d;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_c19_79f9_ref_toks_0 = \s[state] ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_c19_79f9_return_output = bin_op_plus_chacha20_h_l34_c19_1c69_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_c19_79f9_var_dim_0 = a;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_l37_duplicate_7ebf_ref_toks_0 = \s[state] ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_l37_duplicate_7ebf_return_output = bin_op_plus_chacha20_h_l34_c19_1c69_right;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_l37_duplicate_7ebf_var_dim_0 = b;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c29_5e4c_ref_toks_0 = \s[state] ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c29_5e4c_return_output = bin_op_xor_chacha20_h_l35_c29_7830_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c29_5e4c_var_dim_0 = d;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c19_0c48_ref_toks_0 = \s[state] ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c19_0c48_return_output = bin_op_plus_chacha20_h_l36_c19_c325_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c19_0c48_var_dim_0 = c;
endmodule

module quarter_round_1clk_76f45219(clk, \s[state] , a, b, c, d, \return_output[state] );
  input [3:0] a;
  wire [3:0] a;
  input [3:0] b;
  wire [3:0] b;
  wire [31:0] bin_op_plus_chacha20_h_l34_c19_1c69_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l34_c19_1c69_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l34_c19_1c69_right;
  wire [31:0] bin_op_plus_chacha20_h_l36_c19_c325_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l36_c19_c325_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l36_c19_c325_right;
  wire [31:0] bin_op_plus_chacha20_h_l38_c19_c59a_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l38_c19_c59a_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l38_c19_c59a_right;
  wire [31:0] bin_op_plus_chacha20_h_l40_c19_7fea_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l40_c19_7fea_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l40_c19_7fea_right;
  wire [31:0] bin_op_xor_chacha20_h_l35_c29_7830_left;
  wire [31:0] bin_op_xor_chacha20_h_l35_c29_7830_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l35_c29_7830_right;
  wire [31:0] bin_op_xor_chacha20_h_l37_c29_2e7e_left;
  wire [31:0] bin_op_xor_chacha20_h_l37_c29_2e7e_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l37_c29_2e7e_right;
  wire [31:0] bin_op_xor_chacha20_h_l39_c28_0c97_left;
  wire [31:0] bin_op_xor_chacha20_h_l39_c28_0c97_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l39_c28_0c97_right;
  wire [31:0] bin_op_xor_chacha20_h_l41_c28_94c0_left;
  wire [31:0] bin_op_xor_chacha20_h_l41_c28_94c0_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l41_c28_94c0_right;
  input [3:0] c;
  wire [3:0] c;
  input clk;
  wire clk;
  wire [511:0] comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_ref_toks_0;
  wire [3:0] comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_var_dim_0;
  wire [3:0] comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_var_dim_0;
  wire [3:0] comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_var_dim_0;
  wire [3:0] comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_var_dim_0;
  input [3:0] d;
  wire [3:0] d;
  wire [511:0] reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_ref_toks_0;
  wire [3:0] reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_var_dim_0;
  wire [3:0] reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_var_dim_0;
  wire [3:0] reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_var_dim_0;
  wire [3:0] reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_var_dim_0;
  output [511:0] \return_output[state] ;
  wire [511:0] \return_output[state] ;
  input [511:0] \s[state] ;
  wire [511:0] \s[state] ;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_elem_val;
  reg [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_return_output;
  reg [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_return_output;
  reg [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_return_output;
  reg [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_return_output;
  reg [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_c19_79f9_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_c19_79f9_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_c19_79f9_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_l37_duplicate_7ebf_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_l37_duplicate_7ebf_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_l37_duplicate_7ebf_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c29_5e4c_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c29_5e4c_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c29_5e4c_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c19_0c48_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c19_0c48_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c19_0c48_var_dim_0;
  always @(posedge clk)
    var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_ref_toks_0 <= \s[state] ;
  always @(posedge clk)
    var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_var_dim_0 <= a;
  always @(posedge clk)
    var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_var_dim_0 <= b;
  always @(posedge clk)
    var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_var_dim_0 <= c;
  always @(posedge clk)
    var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_var_dim_0 <= d;
  assign bin_op_plus_chacha20_h_l36_c19_c325_right = { bin_op_xor_chacha20_h_l35_c29_7830_return_output[15:0], 16'h0000 } | { 16'h0000, bin_op_xor_chacha20_h_l35_c29_7830_return_output[31:16] };
  assign bin_op_plus_chacha20_h_l38_c19_c59a_right = { bin_op_xor_chacha20_h_l37_c29_2e7e_return_output[19:0], 12'h000 } | { 20'h00000, bin_op_xor_chacha20_h_l37_c29_2e7e_return_output[31:20] };
  assign bin_op_plus_chacha20_h_l40_c19_7fea_right = { bin_op_xor_chacha20_h_l39_c28_0c97_return_output[23:0], 8'h00 } | { 24'h000000, bin_op_xor_chacha20_h_l39_c28_0c97_return_output[31:24] };
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_elem_val = { bin_op_xor_chacha20_h_l41_c28_94c0_return_output[24:0], 7'h00 } | { 25'h0000000, bin_op_xor_chacha20_h_l41_c28_94c0_return_output[31:25] };
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l34_c19_1c69 (
    .left(bin_op_plus_chacha20_h_l34_c19_1c69_left),
    .return_output(bin_op_plus_chacha20_h_l34_c19_1c69_return_output),
    .right(bin_op_plus_chacha20_h_l34_c19_1c69_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l36_c19_c325 (
    .left(bin_op_plus_chacha20_h_l36_c19_c325_left),
    .return_output(bin_op_plus_chacha20_h_l36_c19_c325_return_output),
    .right(bin_op_plus_chacha20_h_l36_c19_c325_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l38_c19_c59a (
    .left(bin_op_plus_chacha20_h_l34_c19_1c69_return_output[31:0]),
    .return_output(bin_op_plus_chacha20_h_l38_c19_c59a_return_output),
    .right(bin_op_plus_chacha20_h_l38_c19_c59a_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l40_c19_7fea (
    .left(bin_op_plus_chacha20_h_l36_c19_c325_return_output[31:0]),
    .return_output(bin_op_plus_chacha20_h_l40_c19_7fea_return_output),
    .right(bin_op_plus_chacha20_h_l40_c19_7fea_right)
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l35_c29_7830 (
    .left(bin_op_xor_chacha20_h_l35_c29_7830_left),
    .return_output(bin_op_xor_chacha20_h_l35_c29_7830_return_output),
    .right(bin_op_plus_chacha20_h_l34_c19_1c69_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l37_c29_2e7e (
    .left(bin_op_plus_chacha20_h_l34_c19_1c69_right),
    .return_output(bin_op_xor_chacha20_h_l37_c29_2e7e_return_output),
    .right(bin_op_plus_chacha20_h_l36_c19_c325_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l39_c28_0c97 (
    .left(bin_op_plus_chacha20_h_l36_c19_c325_right),
    .return_output(bin_op_xor_chacha20_h_l39_c28_0c97_return_output),
    .right(bin_op_plus_chacha20_h_l38_c19_c59a_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l41_c28_94c0 (
    .left(bin_op_plus_chacha20_h_l38_c19_c59a_right),
    .return_output(bin_op_xor_chacha20_h_l41_c28_94c0_return_output),
    .right(bin_op_plus_chacha20_h_l40_c19_7fea_return_output[31:0])
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b (
    .elem_val(bin_op_plus_chacha20_h_l38_c19_c59a_return_output[31:0]),
    .\ref_toks_0[state] (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_ref_toks_0),
    .\return_output[data] (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_ref_toks_0),
    .var_dim_0(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_var_dim_0)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703 (
    .elem_val(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_elem_val),
    .\ref_toks_0[state] (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_ref_toks_0),
    .\return_output[data] (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_ref_toks_0),
    .var_dim_0(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_var_dim_0)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4 (
    .elem_val(bin_op_plus_chacha20_h_l40_c19_7fea_return_output[31:0]),
    .\ref_toks_0[state] (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_ref_toks_0),
    .\return_output[data] (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_ref_toks_0),
    .var_dim_0(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_var_dim_0)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09 (
    .elem_val(bin_op_plus_chacha20_h_l40_c19_7fea_right),
    .\ref_toks_0[state] (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_ref_toks_0),
    .\return_output[data] (\return_output[state] ),
    .var_dim_0(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_var_dim_0)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_1clk_a3137e01 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_c19_79f9 (
    .clk(clk),
    .\ref_toks_0[state] (\s[state] ),
    .return_output(bin_op_plus_chacha20_h_l34_c19_1c69_left),
    .var_dim_0(a)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_1clk_a3137e01 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_l37_duplicate_7ebf (
    .clk(clk),
    .\ref_toks_0[state] (\s[state] ),
    .return_output(bin_op_plus_chacha20_h_l34_c19_1c69_right),
    .var_dim_0(b)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_1clk_a3137e01 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c29_5e4c (
    .clk(clk),
    .\ref_toks_0[state] (\s[state] ),
    .return_output(bin_op_xor_chacha20_h_l35_c29_7830_left),
    .var_dim_0(d)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_1clk_a3137e01 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c19_0c48 (
    .clk(clk),
    .\ref_toks_0[state] (\s[state] ),
    .return_output(bin_op_plus_chacha20_h_l36_c19_c325_left),
    .var_dim_0(c)
  );
  assign bin_op_plus_chacha20_h_l38_c19_c59a_left = bin_op_plus_chacha20_h_l34_c19_1c69_return_output[31:0];
  assign bin_op_plus_chacha20_h_l40_c19_7fea_left = bin_op_plus_chacha20_h_l36_c19_c325_return_output[31:0];
  assign bin_op_xor_chacha20_h_l35_c29_7830_right = bin_op_plus_chacha20_h_l34_c19_1c69_return_output[31:0];
  assign bin_op_xor_chacha20_h_l37_c29_2e7e_left = bin_op_plus_chacha20_h_l34_c19_1c69_right;
  assign bin_op_xor_chacha20_h_l37_c29_2e7e_right = bin_op_plus_chacha20_h_l36_c19_c325_return_output[31:0];
  assign bin_op_xor_chacha20_h_l39_c28_0c97_left = bin_op_plus_chacha20_h_l36_c19_c325_right;
  assign bin_op_xor_chacha20_h_l39_c28_0c97_right = bin_op_plus_chacha20_h_l38_c19_c59a_return_output[31:0];
  assign bin_op_xor_chacha20_h_l41_c28_94c0_left = bin_op_plus_chacha20_h_l38_c19_c59a_right;
  assign bin_op_xor_chacha20_h_l41_c28_94c0_right = bin_op_plus_chacha20_h_l40_c19_7fea_return_output[31:0];
  assign comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_ref_toks_0 = \s[state] ;
  assign comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_var_dim_0 = a;
  assign comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_var_dim_0 = b;
  assign comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_var_dim_0 = c;
  assign comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_var_dim_0 = d;
  assign reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_ref_toks_0 = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_ref_toks_0;
  assign reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_var_dim_0 = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_var_dim_0;
  assign reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_var_dim_0 = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_var_dim_0;
  assign reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_var_dim_0 = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_var_dim_0;
  assign reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_var_dim_0 = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_var_dim_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_elem_val = bin_op_plus_chacha20_h_l38_c19_c59a_return_output[31:0];
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l44_c5_433b_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_9703_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_elem_val = bin_op_plus_chacha20_h_l40_c19_7fea_return_output[31:0];
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_4bc4_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_elem_val = bin_op_plus_chacha20_h_l40_c19_7fea_right;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_ce09_return_output = \return_output[state] ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_c19_79f9_ref_toks_0 = \s[state] ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_c19_79f9_return_output = bin_op_plus_chacha20_h_l34_c19_1c69_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_c19_79f9_var_dim_0 = a;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_l37_duplicate_7ebf_ref_toks_0 = \s[state] ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_l37_duplicate_7ebf_return_output = bin_op_plus_chacha20_h_l34_c19_1c69_right;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l34_l37_duplicate_7ebf_var_dim_0 = b;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c29_5e4c_ref_toks_0 = \s[state] ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c29_5e4c_return_output = bin_op_xor_chacha20_h_l35_c29_7830_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c29_5e4c_var_dim_0 = d;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c19_0c48_ref_toks_0 = \s[state] ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c19_0c48_return_output = bin_op_plus_chacha20_h_l36_c19_c325_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c19_0c48_var_dim_0 = c;
endmodule

module u320_t_to_bytes_0clk_801a240b(\x[limbs] , \return_output[data] );
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_005e_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_005e_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_x;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_005e_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_005e_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_x;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_005e_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_005e_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_x;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_005e_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_005e_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_x;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_005e_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_005e_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_x;
  output [319:0] \return_output[data] ;
  wire [319:0] \return_output[data] ;
  input [319:0] \x[limbs] ;
  wire [319:0] \x[limbs] ;
  uint64_t_to_bytes_0clk_25f4cd11 for_u320_t_bytes_t_h_l16_c1_005e_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835 (
    .\return_output[data] (for_u320_t_bytes_t_h_l16_c1_005e_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_return_output),
    .x(\x[limbs] [319:256])
  );
  uint64_t_to_bytes_0clk_25f4cd11 for_u320_t_bytes_t_h_l16_c1_005e_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835 (
    .\return_output[data] (for_u320_t_bytes_t_h_l16_c1_005e_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_return_output),
    .x(\x[limbs] [255:192])
  );
  uint64_t_to_bytes_0clk_25f4cd11 for_u320_t_bytes_t_h_l16_c1_005e_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835 (
    .\return_output[data] (for_u320_t_bytes_t_h_l16_c1_005e_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_return_output),
    .x(\x[limbs] [191:128])
  );
  uint64_t_to_bytes_0clk_25f4cd11 for_u320_t_bytes_t_h_l16_c1_005e_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835 (
    .\return_output[data] (for_u320_t_bytes_t_h_l16_c1_005e_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_return_output),
    .x(\x[limbs] [127:64])
  );
  uint64_t_to_bytes_0clk_25f4cd11 for_u320_t_bytes_t_h_l16_c1_005e_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835 (
    .\return_output[data] (for_u320_t_bytes_t_h_l16_c1_005e_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_return_output),
    .x(\x[limbs] [63:0])
  );
  assign for_u320_t_bytes_t_h_l16_c1_005e_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_x = \x[limbs] [319:256];
  assign for_u320_t_bytes_t_h_l16_c1_005e_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_x = \x[limbs] [255:192];
  assign for_u320_t_bytes_t_h_l16_c1_005e_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_x = \x[limbs] [191:128];
  assign for_u320_t_bytes_t_h_l16_c1_005e_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_x = \x[limbs] [127:64];
  assign for_u320_t_bytes_t_h_l16_c1_005e_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_x = \x[limbs] [63:0];
  assign \return_output[data]  = { for_u320_t_bytes_t_h_l16_c1_005e_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_return_output, for_u320_t_bytes_t_h_l16_c1_005e_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_return_output, for_u320_t_bytes_t_h_l16_c1_005e_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_return_output, for_u320_t_bytes_t_h_l16_c1_005e_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_return_output, for_u320_t_bytes_t_h_l16_c1_005e_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_5835_return_output };
endmodule

module uint320_add_0clk_10d8c973(\a[limbs] , \b[limbs] , \return_output[limbs] );
  input [319:0] \a[limbs] ;
  wire [319:0] \a[limbs] ;
  input [319:0] \b[limbs] ;
  wire [319:0] \b[limbs] ;
  wire [319:0] bin_op_plus_poly1305_h_l91_c25_6f68_left;
  (* unused_bits = "320" *)
  wire [320:0] bin_op_plus_poly1305_h_l91_c25_6f68_return_output;
  wire [319:0] bin_op_plus_poly1305_h_l91_c25_6f68_right;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_b1f0_iter_0_const_sr_0_poly1305_h_l94_c23_842f_return_output;
  wire [319:0] for_poly1305_h_l93_c5_b1f0_iter_0_const_sr_0_poly1305_h_l94_c23_842f_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_b1f0_iter_1_const_sr_64_poly1305_h_l94_c23_842f_return_output;
  wire [319:0] for_poly1305_h_l93_c5_b1f0_iter_1_const_sr_64_poly1305_h_l94_c23_842f_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_b1f0_iter_2_const_sr_128_poly1305_h_l94_c23_842f_return_output;
  wire [319:0] for_poly1305_h_l93_c5_b1f0_iter_2_const_sr_128_poly1305_h_l94_c23_842f_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_b1f0_iter_3_const_sr_192_poly1305_h_l94_c23_842f_return_output;
  wire [319:0] for_poly1305_h_l93_c5_b1f0_iter_3_const_sr_192_poly1305_h_l94_c23_842f_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_b1f0_iter_4_const_sr_256_poly1305_h_l94_c23_842f_return_output;
  wire [319:0] for_poly1305_h_l93_c5_b1f0_iter_4_const_sr_256_poly1305_h_l94_c23_842f_x;
  output [319:0] \return_output[limbs] ;
  wire [319:0] \return_output[limbs] ;
  bin_op_plus_uint320_t_uint320_t_0clk_de264c78 bin_op_plus_poly1305_h_l91_c25_6f68 (
    .left({ \a[limbs] [63:0], \a[limbs] [127:64], \a[limbs] [191:128], \a[limbs] [255:192], \a[limbs] [319:256] }),
    .return_output(bin_op_plus_poly1305_h_l91_c25_6f68_return_output),
    .right({ \b[limbs] [63:0], \b[limbs] [127:64], \b[limbs] [191:128], \b[limbs] [255:192], \b[limbs] [319:256] })
  );
  const_sr_0_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_b1f0_iter_0_const_sr_0_poly1305_h_l94_c23_842f (
    .return_output(for_poly1305_h_l93_c5_b1f0_iter_0_const_sr_0_poly1305_h_l94_c23_842f_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_6f68_return_output[319:0])
  );
  const_sr_64_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_b1f0_iter_1_const_sr_64_poly1305_h_l94_c23_842f (
    .return_output(for_poly1305_h_l93_c5_b1f0_iter_1_const_sr_64_poly1305_h_l94_c23_842f_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_6f68_return_output[319:0])
  );
  const_sr_128_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_b1f0_iter_2_const_sr_128_poly1305_h_l94_c23_842f (
    .return_output(for_poly1305_h_l93_c5_b1f0_iter_2_const_sr_128_poly1305_h_l94_c23_842f_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_6f68_return_output[319:0])
  );
  const_sr_192_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_b1f0_iter_3_const_sr_192_poly1305_h_l94_c23_842f (
    .return_output(for_poly1305_h_l93_c5_b1f0_iter_3_const_sr_192_poly1305_h_l94_c23_842f_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_6f68_return_output[319:0])
  );
  const_sr_256_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_b1f0_iter_4_const_sr_256_poly1305_h_l94_c23_842f (
    .return_output(for_poly1305_h_l93_c5_b1f0_iter_4_const_sr_256_poly1305_h_l94_c23_842f_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_6f68_return_output[319:0])
  );
  assign bin_op_plus_poly1305_h_l91_c25_6f68_left = { \a[limbs] [63:0], \a[limbs] [127:64], \a[limbs] [191:128], \a[limbs] [255:192], \a[limbs] [319:256] };
  assign bin_op_plus_poly1305_h_l91_c25_6f68_right = { \b[limbs] [63:0], \b[limbs] [127:64], \b[limbs] [191:128], \b[limbs] [255:192], \b[limbs] [319:256] };
  assign for_poly1305_h_l93_c5_b1f0_iter_0_const_sr_0_poly1305_h_l94_c23_842f_x = bin_op_plus_poly1305_h_l91_c25_6f68_return_output[319:0];
  assign for_poly1305_h_l93_c5_b1f0_iter_1_const_sr_64_poly1305_h_l94_c23_842f_x = bin_op_plus_poly1305_h_l91_c25_6f68_return_output[319:0];
  assign for_poly1305_h_l93_c5_b1f0_iter_2_const_sr_128_poly1305_h_l94_c23_842f_x = bin_op_plus_poly1305_h_l91_c25_6f68_return_output[319:0];
  assign for_poly1305_h_l93_c5_b1f0_iter_3_const_sr_192_poly1305_h_l94_c23_842f_x = bin_op_plus_poly1305_h_l91_c25_6f68_return_output[319:0];
  assign for_poly1305_h_l93_c5_b1f0_iter_4_const_sr_256_poly1305_h_l94_c23_842f_x = bin_op_plus_poly1305_h_l91_c25_6f68_return_output[319:0];
  assign \return_output[limbs]  = { for_poly1305_h_l93_c5_b1f0_iter_0_const_sr_0_poly1305_h_l94_c23_842f_return_output[63:0], for_poly1305_h_l93_c5_b1f0_iter_1_const_sr_64_poly1305_h_l94_c23_842f_return_output[63:0], for_poly1305_h_l93_c5_b1f0_iter_2_const_sr_128_poly1305_h_l94_c23_842f_return_output[63:0], for_poly1305_h_l93_c5_b1f0_iter_3_const_sr_192_poly1305_h_l94_c23_842f_return_output[63:0], for_poly1305_h_l93_c5_b1f0_iter_4_const_sr_256_poly1305_h_l94_c23_842f_return_output[63:0] };
endmodule

module uint320_add_1clk_1f18b000(clk, \a[limbs] , \b[limbs] , \return_output[limbs] );
  input [319:0] \a[limbs] ;
  wire [319:0] \a[limbs] ;
  input [319:0] \b[limbs] ;
  wire [319:0] \b[limbs] ;
  wire [319:0] bin_op_plus_poly1305_h_l91_c25_6f68_left;
  (* unused_bits = "320" *)
  wire [320:0] bin_op_plus_poly1305_h_l91_c25_6f68_return_output;
  wire [319:0] bin_op_plus_poly1305_h_l91_c25_6f68_right;
  input clk;
  wire clk;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_b1f0_iter_0_const_sr_0_poly1305_h_l94_c23_842f_return_output;
  wire [319:0] for_poly1305_h_l93_c5_b1f0_iter_0_const_sr_0_poly1305_h_l94_c23_842f_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_b1f0_iter_1_const_sr_64_poly1305_h_l94_c23_842f_return_output;
  wire [319:0] for_poly1305_h_l93_c5_b1f0_iter_1_const_sr_64_poly1305_h_l94_c23_842f_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_b1f0_iter_2_const_sr_128_poly1305_h_l94_c23_842f_return_output;
  wire [319:0] for_poly1305_h_l93_c5_b1f0_iter_2_const_sr_128_poly1305_h_l94_c23_842f_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_b1f0_iter_3_const_sr_192_poly1305_h_l94_c23_842f_return_output;
  wire [319:0] for_poly1305_h_l93_c5_b1f0_iter_3_const_sr_192_poly1305_h_l94_c23_842f_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_b1f0_iter_4_const_sr_256_poly1305_h_l94_c23_842f_return_output;
  wire [319:0] for_poly1305_h_l93_c5_b1f0_iter_4_const_sr_256_poly1305_h_l94_c23_842f_x;
  output [319:0] \return_output[limbs] ;
  wire [319:0] \return_output[limbs] ;
  bin_op_plus_uint320_t_uint320_t_1clk_55f4b291 bin_op_plus_poly1305_h_l91_c25_6f68 (
    .clk(clk),
    .left({ \a[limbs] [63:0], \a[limbs] [127:64], \a[limbs] [191:128], \a[limbs] [255:192], \a[limbs] [319:256] }),
    .return_output(bin_op_plus_poly1305_h_l91_c25_6f68_return_output),
    .right({ \b[limbs] [63:0], \b[limbs] [127:64], \b[limbs] [191:128], \b[limbs] [255:192], \b[limbs] [319:256] })
  );
  const_sr_0_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_b1f0_iter_0_const_sr_0_poly1305_h_l94_c23_842f (
    .return_output(for_poly1305_h_l93_c5_b1f0_iter_0_const_sr_0_poly1305_h_l94_c23_842f_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_6f68_return_output[319:0])
  );
  const_sr_64_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_b1f0_iter_1_const_sr_64_poly1305_h_l94_c23_842f (
    .return_output(for_poly1305_h_l93_c5_b1f0_iter_1_const_sr_64_poly1305_h_l94_c23_842f_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_6f68_return_output[319:0])
  );
  const_sr_128_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_b1f0_iter_2_const_sr_128_poly1305_h_l94_c23_842f (
    .return_output(for_poly1305_h_l93_c5_b1f0_iter_2_const_sr_128_poly1305_h_l94_c23_842f_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_6f68_return_output[319:0])
  );
  const_sr_192_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_b1f0_iter_3_const_sr_192_poly1305_h_l94_c23_842f (
    .return_output(for_poly1305_h_l93_c5_b1f0_iter_3_const_sr_192_poly1305_h_l94_c23_842f_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_6f68_return_output[319:0])
  );
  const_sr_256_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_b1f0_iter_4_const_sr_256_poly1305_h_l94_c23_842f (
    .return_output(for_poly1305_h_l93_c5_b1f0_iter_4_const_sr_256_poly1305_h_l94_c23_842f_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_6f68_return_output[319:0])
  );
  assign bin_op_plus_poly1305_h_l91_c25_6f68_left = { \a[limbs] [63:0], \a[limbs] [127:64], \a[limbs] [191:128], \a[limbs] [255:192], \a[limbs] [319:256] };
  assign bin_op_plus_poly1305_h_l91_c25_6f68_right = { \b[limbs] [63:0], \b[limbs] [127:64], \b[limbs] [191:128], \b[limbs] [255:192], \b[limbs] [319:256] };
  assign for_poly1305_h_l93_c5_b1f0_iter_0_const_sr_0_poly1305_h_l94_c23_842f_x = bin_op_plus_poly1305_h_l91_c25_6f68_return_output[319:0];
  assign for_poly1305_h_l93_c5_b1f0_iter_1_const_sr_64_poly1305_h_l94_c23_842f_x = bin_op_plus_poly1305_h_l91_c25_6f68_return_output[319:0];
  assign for_poly1305_h_l93_c5_b1f0_iter_2_const_sr_128_poly1305_h_l94_c23_842f_x = bin_op_plus_poly1305_h_l91_c25_6f68_return_output[319:0];
  assign for_poly1305_h_l93_c5_b1f0_iter_3_const_sr_192_poly1305_h_l94_c23_842f_x = bin_op_plus_poly1305_h_l91_c25_6f68_return_output[319:0];
  assign for_poly1305_h_l93_c5_b1f0_iter_4_const_sr_256_poly1305_h_l94_c23_842f_x = bin_op_plus_poly1305_h_l91_c25_6f68_return_output[319:0];
  assign \return_output[limbs]  = { for_poly1305_h_l93_c5_b1f0_iter_0_const_sr_0_poly1305_h_l94_c23_842f_return_output[63:0], for_poly1305_h_l93_c5_b1f0_iter_1_const_sr_64_poly1305_h_l94_c23_842f_return_output[63:0], for_poly1305_h_l93_c5_b1f0_iter_2_const_sr_128_poly1305_h_l94_c23_842f_return_output[63:0], for_poly1305_h_l93_c5_b1f0_iter_3_const_sr_192_poly1305_h_l94_c23_842f_return_output[63:0], for_poly1305_h_l93_c5_b1f0_iter_4_const_sr_256_poly1305_h_l94_c23_842f_return_output[63:0] };
endmodule

module uint320_mod_prime_1clk_528dcb9b(clk, \a[limbs] , \return_output[limbs] );
  input [319:0] \a[limbs] ;
  wire [319:0] \a[limbs] ;
  wire a_limbs_0_mux_poly1305_h_l185_c5_a3df_cond;
  wire [63:0] a_limbs_0_mux_poly1305_h_l185_c5_a3df_iffalse;
  wire [63:0] a_limbs_0_mux_poly1305_h_l185_c5_a3df_iftrue;
  wire [63:0] a_limbs_0_mux_poly1305_h_l185_c5_a3df_return_output;
  wire a_limbs_1_mux_poly1305_h_l185_c5_a3df_cond;
  wire [63:0] a_limbs_1_mux_poly1305_h_l185_c5_a3df_iffalse;
  wire [63:0] a_limbs_1_mux_poly1305_h_l185_c5_a3df_iftrue;
  wire [63:0] a_limbs_1_mux_poly1305_h_l185_c5_a3df_return_output;
  wire a_limbs_2_mux_poly1305_h_l185_c5_a3df_cond;
  wire [63:0] a_limbs_2_mux_poly1305_h_l185_c5_a3df_iffalse;
  wire [63:0] a_limbs_2_mux_poly1305_h_l185_c5_a3df_iftrue;
  wire [63:0] a_limbs_2_mux_poly1305_h_l185_c5_a3df_return_output;
  reg a_mux_poly1305_h_l165_c5_c45a_cond;
  reg [319:0] a_mux_poly1305_h_l165_c5_c45a_iffalse;
  wire [319:0] a_mux_poly1305_h_l165_c5_c45a_iftrue;
  wire [319:0] a_mux_poly1305_h_l165_c5_c45a_return_output;
  wire [63:0] bin_op_and_poly1305_h_l164_c26_ab6e_left;
  wire [63:0] bin_op_and_poly1305_h_l164_c26_ab6e_return_output;
  wire [63:0] bin_op_and_poly1305_h_l164_c26_ab6e_right;
  wire [63:0] bin_op_and_poly1305_h_l170_c9_19ad_left;
  wire [63:0] bin_op_and_poly1305_h_l170_c9_19ad_return_output;
  wire [63:0] bin_op_and_poly1305_h_l170_c9_19ad_right;
  wire [63:0] bin_op_and_poly1305_h_l185_c10_145e_left;
  wire [63:0] bin_op_and_poly1305_h_l185_c10_145e_return_output;
  wire [63:0] bin_op_and_poly1305_h_l185_c10_145e_right;
  wire bin_op_and_poly1305_h_l185_c10_2108_left;
  wire bin_op_and_poly1305_h_l185_c10_2108_return_output;
  wire bin_op_and_poly1305_h_l185_c10_2108_right;
  wire bin_op_and_poly1305_h_l185_c10_c287_left;
  wire bin_op_and_poly1305_h_l185_c10_c287_return_output;
  wire bin_op_and_poly1305_h_l185_c10_c287_right;
  wire bin_op_and_poly1305_h_l199_c42_f094_left;
  wire bin_op_and_poly1305_h_l199_c42_f094_return_output;
  wire bin_op_and_poly1305_h_l199_c42_f094_right;
  wire [63:0] bin_op_and_poly1305_h_l203_c9_1926_left;
  wire [63:0] bin_op_and_poly1305_h_l203_c9_1926_return_output;
  wire [63:0] bin_op_and_poly1305_h_l203_c9_1926_right;
  wire [63:0] bin_op_eq_poly1305_h_l185_c10_3a62_left;
  wire bin_op_eq_poly1305_h_l185_c10_3a62_return_output;
  wire [63:0] bin_op_eq_poly1305_h_l185_c10_3a62_right;
  wire [63:0] bin_op_eq_poly1305_h_l186_c9_b5d0_left;
  wire bin_op_eq_poly1305_h_l186_c9_b5d0_return_output;
  wire [63:0] bin_op_eq_poly1305_h_l186_c9_b5d0_right;
  wire [63:0] bin_op_eq_poly1305_h_l199_c42_2fde_left;
  wire bin_op_eq_poly1305_h_l199_c42_2fde_return_output;
  wire [63:0] bin_op_eq_poly1305_h_l199_c42_2fde_right;
  wire [63:0] bin_op_gt_poly1305_h_l195_c19_55d2_left;
  wire bin_op_gt_poly1305_h_l195_c19_55d2_return_output;
  wire [63:0] bin_op_gt_poly1305_h_l195_c19_55d2_right;
  wire [63:0] bin_op_gt_poly1305_h_l199_c19_4bf7_left;
  wire bin_op_gt_poly1305_h_l199_c19_4bf7_return_output;
  wire [63:0] bin_op_gt_poly1305_h_l199_c19_4bf7_right;
  wire [63:0] bin_op_gte_poly1305_h_l187_c9_c2e5_left;
  wire bin_op_gte_poly1305_h_l187_c9_c2e5_return_output;
  wire [63:0] bin_op_gte_poly1305_h_l187_c9_c2e5_right;
  wire [63:0] bin_op_inferred_mult_poly1305_h_l178_c26_d9e3_left;
  (* unused_bits = "64 65 66" *)
  wire [66:0] bin_op_inferred_mult_poly1305_h_l178_c26_d9e3_return_output;
  wire [2:0] bin_op_inferred_mult_poly1305_h_l178_c26_d9e3_right;
  wire [63:0] bin_op_minus_poly1305_h_l194_c16_48c5_left;
  wire [63:0] bin_op_minus_poly1305_h_l194_c16_48c5_return_output;
  wire [63:0] bin_op_minus_poly1305_h_l194_c16_48c5_right;
  wire [63:0] bin_op_minus_poly1305_h_l198_c16_49cb_left;
  wire [63:0] bin_op_minus_poly1305_h_l198_c16_49cb_return_output;
  wire [63:0] bin_op_minus_poly1305_h_l198_c16_49cb_right;
  wire [63:0] bin_op_minus_poly1305_h_l198_c16_e83a_left;
  wire [63:0] bin_op_minus_poly1305_h_l198_c16_e83a_return_output;
  wire [63:0] bin_op_minus_poly1305_h_l198_c16_e83a_right;
  wire [63:0] bin_op_minus_poly1305_h_l202_c9_0009_left;
  wire [63:0] bin_op_minus_poly1305_h_l202_c9_0009_return_output;
  wire [63:0] bin_op_minus_poly1305_h_l202_c9_0009_right;
  wire [63:0] bin_op_neq_poly1305_h_l165_c22_22ea_left;
  wire bin_op_neq_poly1305_h_l165_c22_22ea_return_output;
  wire bin_op_neq_poly1305_h_l165_c22_22ea_right;
  wire [63:0] bin_op_neq_poly1305_h_l165_c36_1de4_left;
  wire bin_op_neq_poly1305_h_l165_c36_1de4_return_output;
  wire bin_op_neq_poly1305_h_l165_c36_1de4_right;
  wire [63:0] bin_op_neq_poly1305_h_l165_c9_64d8_left;
  wire bin_op_neq_poly1305_h_l165_c9_64d8_return_output;
  wire bin_op_neq_poly1305_h_l165_c9_64d8_right;
  wire [63:0] bin_op_neq_poly1305_h_l199_c64_6a88_left;
  wire bin_op_neq_poly1305_h_l199_c64_6a88_return_output;
  wire bin_op_neq_poly1305_h_l199_c64_6a88_right;
  wire bin_op_or_poly1305_h_l165_c9_1247_left;
  wire bin_op_or_poly1305_h_l165_c9_1247_return_output;
  wire bin_op_or_poly1305_h_l165_c9_1247_right;
  wire bin_op_or_poly1305_h_l165_c9_65a4_left;
  wire bin_op_or_poly1305_h_l165_c9_65a4_return_output;
  wire bin_op_or_poly1305_h_l165_c9_65a4_right;
  wire bin_op_or_poly1305_h_l199_c19_fac7_left;
  wire bin_op_or_poly1305_h_l199_c19_fac7_return_output;
  wire bin_op_or_poly1305_h_l199_c19_fac7_right;
  input clk;
  wire clk;
  wire comb_stage0_a_mux_poly1305_h_l165_c5_c45a_cond;
  wire [319:0] comb_stage0_a_mux_poly1305_h_l165_c5_c45a_iffalse;
  wire [63:0] const_sr_2_poly1305_h_l178_c26_6755_return_output;
  wire [63:0] const_sr_2_poly1305_h_l178_c26_6755_x;
  wire mux_poly1305_h_l195_c19_5782_cond;
  wire [63:0] mux_poly1305_h_l195_c19_5782_iffalse;
  wire [63:0] mux_poly1305_h_l195_c19_5782_iftrue;
  wire [63:0] mux_poly1305_h_l195_c19_5782_return_output;
  wire reg_stage0_a_mux_poly1305_h_l165_c5_c45a_cond;
  wire [319:0] reg_stage0_a_mux_poly1305_h_l165_c5_c45a_iffalse;
  output [319:0] \return_output[limbs] ;
  wire [319:0] \return_output[limbs] ;
  wire [319:0] uint320_add_poly1305_h_l181_c13_2470_a;
  wire [319:0] uint320_add_poly1305_h_l181_c13_2470_b;
  wire [319:0] uint320_add_poly1305_h_l181_c13_2470_return_output;
  always @(posedge clk)
    a_mux_poly1305_h_l165_c5_c45a_iffalse <= \a[limbs] ;
  always @(posedge clk)
    a_mux_poly1305_h_l165_c5_c45a_cond <= comb_stage0_a_mux_poly1305_h_l165_c5_c45a_cond;
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 a_limbs_0_mux_poly1305_h_l185_c5_a3df (
    .cond(a_limbs_0_mux_poly1305_h_l185_c5_a3df_cond),
    .iffalse(a_mux_poly1305_h_l165_c5_c45a_return_output[319:256]),
    .iftrue(a_limbs_0_mux_poly1305_h_l185_c5_a3df_iftrue),
    .return_output(a_limbs_0_mux_poly1305_h_l185_c5_a3df_return_output)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 a_limbs_1_mux_poly1305_h_l185_c5_a3df (
    .cond(a_limbs_0_mux_poly1305_h_l185_c5_a3df_cond),
    .iffalse(a_mux_poly1305_h_l165_c5_c45a_return_output[255:192]),
    .iftrue(a_limbs_1_mux_poly1305_h_l185_c5_a3df_iftrue),
    .return_output(a_limbs_1_mux_poly1305_h_l185_c5_a3df_return_output)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 a_limbs_2_mux_poly1305_h_l185_c5_a3df (
    .cond(a_limbs_0_mux_poly1305_h_l185_c5_a3df_cond),
    .iffalse(a_mux_poly1305_h_l165_c5_c45a_return_output[191:128]),
    .iftrue(a_limbs_2_mux_poly1305_h_l185_c5_a3df_iftrue),
    .return_output(a_limbs_2_mux_poly1305_h_l185_c5_a3df_return_output)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_h_l165_c5_c45a (
    .cond(a_mux_poly1305_h_l165_c5_c45a_cond),
    .\iffalse[limbs] (a_mux_poly1305_h_l165_c5_c45a_iffalse),
    .\iftrue[limbs] (a_mux_poly1305_h_l165_c5_c45a_iftrue),
    .\return_output[limbs] (a_mux_poly1305_h_l165_c5_c45a_return_output)
  );
  bin_op_and_uint64_t_uint64_t_0clk_de264c78 bin_op_and_poly1305_h_l164_c26_ab6e (
    .left(\a[limbs] [191:128]),
    .return_output(bin_op_neq_poly1305_h_l165_c9_64d8_left),
    .right(64'hfffffc0000000000)
  );
  bin_op_and_uint64_t_uint64_t_0clk_de264c78 bin_op_and_poly1305_h_l170_c9_19ad (
    .left(\a[limbs] [191:128]),
    .return_output(bin_op_and_poly1305_h_l170_c9_19ad_return_output),
    .right(64'h000003ffffffffff)
  );
  bin_op_and_uint64_t_uint64_t_0clk_de264c78 bin_op_and_poly1305_h_l185_c10_145e (
    .left(a_mux_poly1305_h_l165_c5_c45a_return_output[191:128]),
    .return_output(bin_op_eq_poly1305_h_l185_c10_3a62_left),
    .right(64'h000003ffffffffff)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l185_c10_2108 (
    .left(bin_op_and_poly1305_h_l185_c10_2108_left),
    .return_output(a_limbs_0_mux_poly1305_h_l185_c5_a3df_cond),
    .right(bin_op_and_poly1305_h_l185_c10_2108_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l185_c10_c287 (
    .left(bin_op_and_poly1305_h_l185_c10_c287_left),
    .return_output(bin_op_and_poly1305_h_l185_c10_2108_left),
    .right(bin_op_and_poly1305_h_l185_c10_c287_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l199_c42_f094 (
    .left(bin_op_and_poly1305_h_l199_c42_f094_left),
    .return_output(bin_op_or_poly1305_h_l199_c19_fac7_right),
    .right(bin_op_and_poly1305_h_l199_c42_f094_right)
  );
  bin_op_and_uint64_t_uint64_t_0clk_de264c78 bin_op_and_poly1305_h_l203_c9_1926 (
    .left(bin_op_and_poly1305_h_l203_c9_1926_left),
    .return_output(a_limbs_2_mux_poly1305_h_l185_c5_a3df_iftrue),
    .right(64'h000003ffffffffff)
  );
  bin_op_eq_uint64_t_uint64_t_0clk_de264c78 bin_op_eq_poly1305_h_l185_c10_3a62 (
    .left(bin_op_eq_poly1305_h_l185_c10_3a62_left),
    .return_output(bin_op_and_poly1305_h_l185_c10_c287_left),
    .right(64'h000003ffffffffff)
  );
  bin_op_eq_uint64_t_uint64_t_0clk_de264c78 bin_op_eq_poly1305_h_l186_c9_b5d0 (
    .left(a_mux_poly1305_h_l165_c5_c45a_return_output[255:192]),
    .return_output(bin_op_and_poly1305_h_l185_c10_c287_right),
    .right(64'hffffffffffffffff)
  );
  bin_op_eq_uint64_t_uint64_t_0clk_de264c78 bin_op_eq_poly1305_h_l199_c42_2fde (
    .left(a_limbs_1_mux_poly1305_h_l185_c5_a3df_iftrue),
    .return_output(bin_op_and_poly1305_h_l199_c42_f094_left),
    .right(a_mux_poly1305_h_l165_c5_c45a_return_output[255:192])
  );
  bin_op_gt_uint64_t_uint64_t_0clk_380ecc95 bin_op_gt_poly1305_h_l195_c19_55d2 (
    .left(a_limbs_0_mux_poly1305_h_l185_c5_a3df_iftrue),
    .return_output(mux_poly1305_h_l195_c19_5782_cond),
    .right(a_mux_poly1305_h_l165_c5_c45a_return_output[319:256])
  );
  bin_op_gt_uint64_t_uint64_t_0clk_380ecc95 bin_op_gt_poly1305_h_l199_c19_4bf7 (
    .left(a_limbs_1_mux_poly1305_h_l185_c5_a3df_iftrue),
    .return_output(bin_op_or_poly1305_h_l199_c19_fac7_left),
    .right(a_mux_poly1305_h_l165_c5_c45a_return_output[255:192])
  );
  bin_op_gte_uint64_t_uint64_t_0clk_6f2c5aad bin_op_gte_poly1305_h_l187_c9_c2e5 (
    .left(a_mux_poly1305_h_l165_c5_c45a_return_output[319:256]),
    .return_output(bin_op_and_poly1305_h_l185_c10_2108_right),
    .right(64'hfffffffffffffffb)
  );
  bin_op_inferred_mult_uint64_t_uint3_t_0clk_de264c78 bin_op_inferred_mult_poly1305_h_l178_c26_d9e3 (
    .left(bin_op_inferred_mult_poly1305_h_l178_c26_d9e3_left),
    .return_output(bin_op_inferred_mult_poly1305_h_l178_c26_d9e3_return_output),
    .right(3'h5)
  );
  bin_op_minus_uint64_t_uint64_t_0clk_de264c78 bin_op_minus_poly1305_h_l194_c16_48c5 (
    .left(a_mux_poly1305_h_l165_c5_c45a_return_output[319:256]),
    .return_output(a_limbs_0_mux_poly1305_h_l185_c5_a3df_iftrue),
    .right(64'hfffffffffffffffb)
  );
  bin_op_minus_uint64_t_uint64_t_0clk_de264c78 bin_op_minus_poly1305_h_l198_c16_49cb (
    .left(a_mux_poly1305_h_l165_c5_c45a_return_output[255:192]),
    .return_output(bin_op_minus_poly1305_h_l198_c16_e83a_left),
    .right(64'hffffffffffffffff)
  );
  bin_op_minus_uint64_t_uint64_t_0clk_de264c78 bin_op_minus_poly1305_h_l198_c16_e83a (
    .left(bin_op_minus_poly1305_h_l198_c16_e83a_left),
    .return_output(a_limbs_1_mux_poly1305_h_l185_c5_a3df_iftrue),
    .right(bin_op_minus_poly1305_h_l198_c16_e83a_right)
  );
  bin_op_minus_uint64_t_uint64_t_0clk_de264c78 bin_op_minus_poly1305_h_l202_c9_0009 (
    .left(a_mux_poly1305_h_l165_c5_c45a_return_output[191:128]),
    .return_output(bin_op_and_poly1305_h_l203_c9_1926_left),
    .right({ 63'h0000000000000000, bin_op_or_poly1305_h_l199_c19_fac7_return_output })
  );
  bin_op_neq_uint64_t_uint1_t_0clk_de264c78 bin_op_neq_poly1305_h_l165_c22_22ea (
    .left(\a[limbs] [127:64]),
    .return_output(bin_op_or_poly1305_h_l165_c9_1247_right),
    .right(1'h0)
  );
  bin_op_neq_uint64_t_uint1_t_0clk_de264c78 bin_op_neq_poly1305_h_l165_c36_1de4 (
    .left(\a[limbs] [63:0]),
    .return_output(bin_op_or_poly1305_h_l165_c9_65a4_right),
    .right(1'h0)
  );
  bin_op_neq_uint64_t_uint1_t_0clk_de264c78 bin_op_neq_poly1305_h_l165_c9_64d8 (
    .left(bin_op_neq_poly1305_h_l165_c9_64d8_left),
    .return_output(bin_op_or_poly1305_h_l165_c9_1247_left),
    .right(1'h0)
  );
  bin_op_neq_uint64_t_uint1_t_0clk_de264c78 bin_op_neq_poly1305_h_l199_c64_6a88 (
    .left(bin_op_minus_poly1305_h_l198_c16_e83a_right),
    .return_output(bin_op_and_poly1305_h_l199_c42_f094_right),
    .right(1'h0)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_poly1305_h_l165_c9_1247 (
    .left(bin_op_or_poly1305_h_l165_c9_1247_left),
    .return_output(bin_op_or_poly1305_h_l165_c9_65a4_left),
    .right(bin_op_or_poly1305_h_l165_c9_1247_right)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_poly1305_h_l165_c9_65a4 (
    .left(bin_op_or_poly1305_h_l165_c9_65a4_left),
    .return_output(comb_stage0_a_mux_poly1305_h_l165_c5_c45a_cond),
    .right(bin_op_or_poly1305_h_l165_c9_65a4_right)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_poly1305_h_l199_c19_fac7 (
    .left(bin_op_or_poly1305_h_l199_c19_fac7_left),
    .return_output(bin_op_or_poly1305_h_l199_c19_fac7_return_output),
    .right(bin_op_or_poly1305_h_l199_c19_fac7_right)
  );
  const_sr_2_uint64_t_0clk_de264c78 const_sr_2_poly1305_h_l178_c26_6755 (
    .return_output(bin_op_inferred_mult_poly1305_h_l178_c26_d9e3_left),
    .x(bin_op_neq_poly1305_h_l165_c9_64d8_left)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 mux_poly1305_h_l195_c19_5782 (
    .cond(mux_poly1305_h_l195_c19_5782_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(bin_op_minus_poly1305_h_l198_c16_e83a_right)
  );
  uint320_add_1clk_1f18b000 uint320_add_poly1305_h_l181_c13_2470 (
    .\a[limbs] ({ \a[limbs] [319:192], bin_op_and_poly1305_h_l170_c9_19ad_return_output, 128'h00000000000000000000000000000000 }),
    .\b[limbs] ({ bin_op_inferred_mult_poly1305_h_l178_c26_d9e3_return_output[63:0], 256'h0000000000000000000000000000000000000000000000000000000000000000 }),
    .clk(clk),
    .\return_output[limbs] (a_mux_poly1305_h_l165_c5_c45a_iftrue)
  );
  assign a_limbs_0_mux_poly1305_h_l185_c5_a3df_iffalse = a_mux_poly1305_h_l165_c5_c45a_return_output[319:256];
  assign a_limbs_1_mux_poly1305_h_l185_c5_a3df_cond = a_limbs_0_mux_poly1305_h_l185_c5_a3df_cond;
  assign a_limbs_1_mux_poly1305_h_l185_c5_a3df_iffalse = a_mux_poly1305_h_l165_c5_c45a_return_output[255:192];
  assign a_limbs_2_mux_poly1305_h_l185_c5_a3df_cond = a_limbs_0_mux_poly1305_h_l185_c5_a3df_cond;
  assign a_limbs_2_mux_poly1305_h_l185_c5_a3df_iffalse = a_mux_poly1305_h_l165_c5_c45a_return_output[191:128];
  assign bin_op_and_poly1305_h_l164_c26_ab6e_left = \a[limbs] [191:128];
  assign bin_op_and_poly1305_h_l164_c26_ab6e_return_output = bin_op_neq_poly1305_h_l165_c9_64d8_left;
  assign bin_op_and_poly1305_h_l164_c26_ab6e_right = 64'hfffffc0000000000;
  assign bin_op_and_poly1305_h_l170_c9_19ad_left = \a[limbs] [191:128];
  assign bin_op_and_poly1305_h_l170_c9_19ad_right = 64'h000003ffffffffff;
  assign bin_op_and_poly1305_h_l185_c10_145e_left = a_mux_poly1305_h_l165_c5_c45a_return_output[191:128];
  assign bin_op_and_poly1305_h_l185_c10_145e_return_output = bin_op_eq_poly1305_h_l185_c10_3a62_left;
  assign bin_op_and_poly1305_h_l185_c10_145e_right = 64'h000003ffffffffff;
  assign bin_op_and_poly1305_h_l185_c10_2108_return_output = a_limbs_0_mux_poly1305_h_l185_c5_a3df_cond;
  assign bin_op_and_poly1305_h_l185_c10_c287_return_output = bin_op_and_poly1305_h_l185_c10_2108_left;
  assign bin_op_and_poly1305_h_l199_c42_f094_return_output = bin_op_or_poly1305_h_l199_c19_fac7_right;
  assign bin_op_and_poly1305_h_l203_c9_1926_return_output = a_limbs_2_mux_poly1305_h_l185_c5_a3df_iftrue;
  assign bin_op_and_poly1305_h_l203_c9_1926_right = 64'h000003ffffffffff;
  assign bin_op_eq_poly1305_h_l185_c10_3a62_return_output = bin_op_and_poly1305_h_l185_c10_c287_left;
  assign bin_op_eq_poly1305_h_l185_c10_3a62_right = 64'h000003ffffffffff;
  assign bin_op_eq_poly1305_h_l186_c9_b5d0_left = a_mux_poly1305_h_l165_c5_c45a_return_output[255:192];
  assign bin_op_eq_poly1305_h_l186_c9_b5d0_return_output = bin_op_and_poly1305_h_l185_c10_c287_right;
  assign bin_op_eq_poly1305_h_l186_c9_b5d0_right = 64'hffffffffffffffff;
  assign bin_op_eq_poly1305_h_l199_c42_2fde_left = a_limbs_1_mux_poly1305_h_l185_c5_a3df_iftrue;
  assign bin_op_eq_poly1305_h_l199_c42_2fde_return_output = bin_op_and_poly1305_h_l199_c42_f094_left;
  assign bin_op_eq_poly1305_h_l199_c42_2fde_right = a_mux_poly1305_h_l165_c5_c45a_return_output[255:192];
  assign bin_op_gt_poly1305_h_l195_c19_55d2_left = a_limbs_0_mux_poly1305_h_l185_c5_a3df_iftrue;
  assign bin_op_gt_poly1305_h_l195_c19_55d2_return_output = mux_poly1305_h_l195_c19_5782_cond;
  assign bin_op_gt_poly1305_h_l195_c19_55d2_right = a_mux_poly1305_h_l165_c5_c45a_return_output[319:256];
  assign bin_op_gt_poly1305_h_l199_c19_4bf7_left = a_limbs_1_mux_poly1305_h_l185_c5_a3df_iftrue;
  assign bin_op_gt_poly1305_h_l199_c19_4bf7_return_output = bin_op_or_poly1305_h_l199_c19_fac7_left;
  assign bin_op_gt_poly1305_h_l199_c19_4bf7_right = a_mux_poly1305_h_l165_c5_c45a_return_output[255:192];
  assign bin_op_gte_poly1305_h_l187_c9_c2e5_left = a_mux_poly1305_h_l165_c5_c45a_return_output[319:256];
  assign bin_op_gte_poly1305_h_l187_c9_c2e5_return_output = bin_op_and_poly1305_h_l185_c10_2108_right;
  assign bin_op_gte_poly1305_h_l187_c9_c2e5_right = 64'hfffffffffffffffb;
  assign bin_op_inferred_mult_poly1305_h_l178_c26_d9e3_right = 3'h5;
  assign bin_op_minus_poly1305_h_l194_c16_48c5_left = a_mux_poly1305_h_l165_c5_c45a_return_output[319:256];
  assign bin_op_minus_poly1305_h_l194_c16_48c5_return_output = a_limbs_0_mux_poly1305_h_l185_c5_a3df_iftrue;
  assign bin_op_minus_poly1305_h_l194_c16_48c5_right = 64'hfffffffffffffffb;
  assign bin_op_minus_poly1305_h_l198_c16_49cb_left = a_mux_poly1305_h_l165_c5_c45a_return_output[255:192];
  assign bin_op_minus_poly1305_h_l198_c16_49cb_return_output = bin_op_minus_poly1305_h_l198_c16_e83a_left;
  assign bin_op_minus_poly1305_h_l198_c16_49cb_right = 64'hffffffffffffffff;
  assign bin_op_minus_poly1305_h_l198_c16_e83a_return_output = a_limbs_1_mux_poly1305_h_l185_c5_a3df_iftrue;
  assign bin_op_minus_poly1305_h_l202_c9_0009_left = a_mux_poly1305_h_l165_c5_c45a_return_output[191:128];
  assign bin_op_minus_poly1305_h_l202_c9_0009_return_output = bin_op_and_poly1305_h_l203_c9_1926_left;
  assign bin_op_minus_poly1305_h_l202_c9_0009_right = { 63'h0000000000000000, bin_op_or_poly1305_h_l199_c19_fac7_return_output };
  assign bin_op_neq_poly1305_h_l165_c22_22ea_left = \a[limbs] [127:64];
  assign bin_op_neq_poly1305_h_l165_c22_22ea_return_output = bin_op_or_poly1305_h_l165_c9_1247_right;
  assign bin_op_neq_poly1305_h_l165_c22_22ea_right = 1'h0;
  assign bin_op_neq_poly1305_h_l165_c36_1de4_left = \a[limbs] [63:0];
  assign bin_op_neq_poly1305_h_l165_c36_1de4_return_output = bin_op_or_poly1305_h_l165_c9_65a4_right;
  assign bin_op_neq_poly1305_h_l165_c36_1de4_right = 1'h0;
  assign bin_op_neq_poly1305_h_l165_c9_64d8_return_output = bin_op_or_poly1305_h_l165_c9_1247_left;
  assign bin_op_neq_poly1305_h_l165_c9_64d8_right = 1'h0;
  assign bin_op_neq_poly1305_h_l199_c64_6a88_left = bin_op_minus_poly1305_h_l198_c16_e83a_right;
  assign bin_op_neq_poly1305_h_l199_c64_6a88_return_output = bin_op_and_poly1305_h_l199_c42_f094_right;
  assign bin_op_neq_poly1305_h_l199_c64_6a88_right = 1'h0;
  assign bin_op_or_poly1305_h_l165_c9_1247_return_output = bin_op_or_poly1305_h_l165_c9_65a4_left;
  assign bin_op_or_poly1305_h_l165_c9_65a4_return_output = comb_stage0_a_mux_poly1305_h_l165_c5_c45a_cond;
  assign comb_stage0_a_mux_poly1305_h_l165_c5_c45a_iffalse = \a[limbs] ;
  assign const_sr_2_poly1305_h_l178_c26_6755_return_output = bin_op_inferred_mult_poly1305_h_l178_c26_d9e3_left;
  assign const_sr_2_poly1305_h_l178_c26_6755_x = bin_op_neq_poly1305_h_l165_c9_64d8_left;
  assign mux_poly1305_h_l195_c19_5782_iffalse = 64'h0000000000000000;
  assign mux_poly1305_h_l195_c19_5782_iftrue = 64'h0000000000000001;
  assign mux_poly1305_h_l195_c19_5782_return_output = bin_op_minus_poly1305_h_l198_c16_e83a_right;
  assign reg_stage0_a_mux_poly1305_h_l165_c5_c45a_cond = a_mux_poly1305_h_l165_c5_c45a_cond;
  assign reg_stage0_a_mux_poly1305_h_l165_c5_c45a_iffalse = a_mux_poly1305_h_l165_c5_c45a_iffalse;
  assign \return_output[limbs]  = { a_limbs_0_mux_poly1305_h_l185_c5_a3df_return_output, a_limbs_1_mux_poly1305_h_l185_c5_a3df_return_output, a_limbs_2_mux_poly1305_h_l185_c5_a3df_return_output, a_mux_poly1305_h_l165_c5_c45a_return_output[127:0] };
  assign uint320_add_poly1305_h_l181_c13_2470_a = { \a[limbs] [319:192], bin_op_and_poly1305_h_l170_c9_19ad_return_output, 128'h00000000000000000000000000000000 };
  assign uint320_add_poly1305_h_l181_c13_2470_b = { bin_op_inferred_mult_poly1305_h_l178_c26_d9e3_return_output[63:0], 256'h0000000000000000000000000000000000000000000000000000000000000000 };
  assign uint320_add_poly1305_h_l181_c13_2470_return_output = a_mux_poly1305_h_l165_c5_c45a_iftrue;
endmodule

module uint320_mul_5clk_8f1162f7(clk, \a[limbs] , \b[limbs] , \return_output[limbs] );
  input [319:0] \a[limbs] ;
  wire [319:0] \a[limbs] ;
  input [319:0] \b[limbs] ;
  wire [319:0] \b[limbs] ;
  input clk;
  wire clk;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_b022_left;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_5589_left;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_8bb7_left;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_eda9_left;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_left;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_left;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_left;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l133_c13_9cf8_left;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  reg [63:0] comb_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  reg [63:0] comb_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_left;
  reg [63:0] comb_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_left;
  reg [63:0] comb_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_left;
  reg [63:0] comb_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l133_c13_9cf8_left;
  wire [63:0] comb_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  reg [63:0] comb_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  reg [63:0] comb_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] comb_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  reg [63:0] comb_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  reg [63:0] comb_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] comb_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  reg [63:0] comb_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] comb_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  reg [63:0] comb_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  reg [63:0] comb_stage2_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] comb_stage2_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  reg [63:0] comb_stage2_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  reg [63:0] comb_stage2_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  reg [63:0] comb_stage3_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  reg [63:0] comb_stage3_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  wire [63:0] comb_stage3_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_88bf_left;
  reg [63:0] comb_stage3_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] comb_stage3_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  wire [63:0] comb_stage3_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_right;
  reg [63:0] comb_stage3_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  reg [63:0] comb_stage3_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] comb_stage3_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  reg [63:0] comb_stage3_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  reg [63:0] comb_stage3_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  reg [63:0] comb_stage4_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  reg [63:0] comb_stage4_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  reg [63:0] comb_stage4_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  wire [63:0] comb_stage4_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  reg [63:0] comb_stage4_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_left;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_left;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_0baa_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_0baa_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_0baa_right;
  reg [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_b022_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_b022_return_output;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_b022_right;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_cond;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_iffalse;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_iftrue;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_return_output;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_cond;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_iffalse;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_iftrue;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_left;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_left;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_right;
  reg [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_5589_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_5589_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_5589_right;
  reg [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_8bb7_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_8bb7_return_output;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_8bb7_right;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_cond;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_iffalse;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_iftrue;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_return_output;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_cond;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_iffalse;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_iftrue;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_left;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l134_c22_77e5_left;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l134_c22_77e5_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l134_c22_77e5_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_right;
  reg [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_eda9_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_eda9_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_eda9_right;
  reg [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_return_output;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_right;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd_cond;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd_iffalse;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd_iftrue;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd_return_output;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0_cond;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0_iffalse;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0_iftrue;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_lt_poly1305_h_l132_c21_a5f7_left;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_lt_poly1305_h_l132_c21_a5f7_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_lt_poly1305_h_l134_c22_77e5_left;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_lt_poly1305_h_l134_c22_77e5_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_lt_poly1305_h_l134_c22_77e5_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_right;
  reg [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_right;
  reg [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_return_output;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_right;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l132_c21_60dd_cond;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l132_c21_60dd_iffalse;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l132_c21_60dd_iftrue;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l132_c21_60dd_return_output;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l134_c22_47e0_cond;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l134_c22_47e0_iffalse;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l134_c22_47e0_iftrue;
  wire for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l134_c22_47e0_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l131_c19_bd69_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l131_c19_bd69_right;
  reg [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l133_c13_9cf8_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l133_c13_9cf8_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l133_c13_9cf8_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_left;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_return_output;
  reg [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_left;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_edd8_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_edd8_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_edd8_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_ec26_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_ec26_return_output;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_ec26_right;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_cond;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_iffalse;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_iftrue;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_return_output;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_cond;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_iffalse;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_iftrue;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_left;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_return_output;
  reg [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_left;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_1898_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_1898_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_1898_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_5270_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_5270_return_output;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_5270_right;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_cond;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_iffalse;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_iftrue;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_return_output;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_cond;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_iffalse;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_iftrue;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_left;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_return_output;
  reg [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l134_c22_77e5_left;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l134_c22_77e5_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l134_c22_77e5_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_9107_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_9107_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_9107_right;
  reg [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_88bf_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_88bf_return_output;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_88bf_right;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd_cond;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd_iffalse;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd_iftrue;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd_return_output;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0_cond;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0_iffalse;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0_iftrue;
  wire for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right;
  reg [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_e4f2_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_e4f2_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_e4f2_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_left;
  wire for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_return_output;
  reg [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_left;
  wire for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_b639_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_b639_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_b639_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_498f_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_498f_return_output;
  wire for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_498f_right;
  wire for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_cond;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_iffalse;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_iftrue;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_return_output;
  wire for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_cond;
  wire for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_iffalse;
  wire for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_iftrue;
  wire for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_left;
  wire for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_return_output;
  reg [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_left;
  wire for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_return_output;
  reg [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_3f8e_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_3f8e_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_3f8e_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_ae78_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_ae78_return_output;
  wire for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_ae78_right;
  wire for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_cond;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_iffalse;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_iftrue;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_return_output;
  wire for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_cond;
  wire for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_iffalse;
  wire for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_iftrue;
  wire for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right;
  reg [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_87ec_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_87ec_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_87ec_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_left;
  wire for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_return_output;
  reg [63:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_left;
  wire for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_a098_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_a098_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_a098_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_c355_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_c355_return_output;
  wire for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_c355_right;
  wire for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_cond;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_iffalse;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_iftrue;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_return_output;
  wire for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_cond;
  wire for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_iffalse;
  wire for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_iftrue;
  wire for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right;
  reg [63:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_4d63_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_4d63_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_4d63_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right;
  reg [63:0] for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_right;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_a01e_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_a01e_return_output;
  wire [63:0] for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_a01e_right;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_b022_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_5589_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_8bb7_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_eda9_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l133_c13_9cf8_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  wire [63:0] reg_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_left;
  wire [63:0] reg_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_left;
  wire [63:0] reg_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_left;
  wire [63:0] reg_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l133_c13_9cf8_left;
  wire [63:0] reg_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  wire [63:0] reg_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] reg_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] reg_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] reg_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] reg_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage2_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] reg_stage2_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage2_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage2_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage3_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  wire [63:0] reg_stage3_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  wire [63:0] reg_stage3_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_88bf_left;
  wire [63:0] reg_stage3_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage3_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  wire [63:0] reg_stage3_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_right;
  wire [63:0] reg_stage3_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage3_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  wire [63:0] reg_stage3_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage3_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  wire [63:0] reg_stage3_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  reg [63:0] reg_stage4_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  reg [63:0] reg_stage4_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  reg [63:0] reg_stage4_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  reg [63:0] reg_stage4_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  wire [63:0] reg_stage4_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  output [319:0] \return_output[limbs] ;
  wire [319:0] \return_output[limbs] ;
  always @(posedge clk)
    comb_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1 <= for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_0baa_return_output[63:0];
  always @(posedge clk)
    for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_b022_left <= comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_b022_left;
  always @(posedge clk)
    for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_5589_left <= for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  always @(posedge clk)
    for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_8bb7_left <= comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_8bb7_left;
  always @(posedge clk)
    for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_eda9_left <= for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  always @(posedge clk)
    comb_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_left <= comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_left;
  always @(posedge clk)
    comb_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_left <= for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  always @(posedge clk)
    comb_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_left <= comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_left;
  always @(posedge clk)
    comb_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l133_c13_9cf8_left <= for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  always @(posedge clk)
    for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right <= for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  always @(posedge clk)
    comb_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right <= for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  always @(posedge clk)
    comb_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_right <= for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  always @(posedge clk)
    comb_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left <= for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  always @(posedge clk)
    comb_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right <= for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  always @(posedge clk)
    comb_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right <= for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  always @(posedge clk)
    comb_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left <= for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  always @(posedge clk)
    comb_stage2_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right <= for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  always @(posedge clk)
    comb_stage2_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left <= for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  always @(posedge clk)
    comb_stage2_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left <= for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  always @(posedge clk)
    comb_stage3_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1 <= comb_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  always @(posedge clk)
    for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_left <= comb_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_left;
  always @(posedge clk)
    for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_left <= comb_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_left;
  always @(posedge clk)
    for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_left <= comb_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_left;
  always @(posedge clk)
    for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l133_c13_9cf8_left <= comb_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l133_c13_9cf8_left;
  always @(posedge clk)
    comb_stage3_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1 <= for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_edd8_return_output[63:0];
  always @(posedge clk)
    for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right <= comb_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  always @(posedge clk)
    for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_right <= comb_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  always @(posedge clk)
    comb_stage3_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left <= comb_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  always @(posedge clk)
    for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right <= comb_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  always @(posedge clk)
    for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right <= comb_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  always @(posedge clk)
    comb_stage3_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left <= comb_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  always @(posedge clk)
    comb_stage3_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right <= comb_stage2_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  always @(posedge clk)
    comb_stage3_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left <= comb_stage2_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  always @(posedge clk)
    comb_stage3_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left <= comb_stage2_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  always @(posedge clk)
    comb_stage4_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1 <= comb_stage3_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  always @(posedge clk)
    comb_stage4_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1 <= comb_stage3_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  always @(posedge clk)
    for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_88bf_left <= comb_stage3_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_88bf_left;
  always @(posedge clk)
    for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left <= comb_stage3_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  always @(posedge clk)
    comb_stage4_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1 <= for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_b639_return_output[63:0];
  always @(posedge clk)
    for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_right <= for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_498f_return_output[63:0];
  always @(posedge clk)
    for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left <= comb_stage3_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  always @(posedge clk)
    for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right <= comb_stage3_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  always @(posedge clk)
    for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left <= comb_stage3_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  always @(posedge clk)
    comb_stage4_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left <= comb_stage3_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  always @(posedge clk)
    reg_stage4_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1 <= comb_stage4_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  always @(posedge clk)
    reg_stage4_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1 <= comb_stage4_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  always @(posedge clk)
    reg_stage4_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1 <= comb_stage4_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  always @(posedge clk)
    reg_stage4_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1 <= for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_a098_return_output[63:0];
  always @(posedge clk)
    for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left <= comb_stage4_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  bin_op_inferred_mult_uint64_t_uint64_t_1clk_eda9d07c for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4 (
    .clk(clk),
    .left(\a[limbs] [319:256]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output),
    .right(\b[limbs] [319:256])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7 (
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_cond),
    .right(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5 (
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_0baa_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_cond),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69 (
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_0baa (
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_0baa_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_b022 (
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_b022_left),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_b022_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_b022_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd (
    .cond(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_b022_left)
  );
  mux_uint1_t_uint1_t_uint1_t_1clk_3d622860 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0 (
    .clk(clk),
    .cond(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_b022_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_1clk_eda9d07c for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4 (
    .clk(clk),
    .left(\a[limbs] [319:256]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output),
    .right(\b[limbs] [255:192])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7 (
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_cond),
    .right(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5 (
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_5589_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_cond),
    .right(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_b022_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69 (
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_5589 (
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_5589_left),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_5589_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_b022_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_8bb7 (
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_8bb7_left),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_8bb7_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_8bb7_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd (
    .cond(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_8bb7_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0 (
    .cond(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_8bb7_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_1clk_eda9d07c for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4 (
    .clk(clk),
    .left(\a[limbs] [319:256]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output),
    .right(\b[limbs] [191:128])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7 (
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd_cond),
    .right(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_1clk_bd0fd33a for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l134_c22_77e5 (
    .clk(clk),
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_eda9_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0_cond),
    .right(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_8bb7_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69 (
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_eda9 (
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_eda9_left),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_eda9_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_8bb7_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f (
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_left),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd (
    .cond(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0 (
    .cond(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_1clk_eda9d07c for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_80f4 (
    .clk(clk),
    .left(\a[limbs] [319:256]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output),
    .right(\b[limbs] [127:64])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_lt_poly1305_h_l132_c21_a5f7 (
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l132_c21_60dd_cond),
    .right(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_lt_poly1305_h_l134_c22_77e5 (
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l134_c22_47e0_cond),
    .right(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69 (
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148 (
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_left),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102 (
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_left),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l132_c21_60dd (
    .cond(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l132_c21_60dd_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l134_c22_47e0 (
    .cond(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l134_c22_47e0_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_1clk_eda9d07c for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_inferred_mult_poly1305_h_l127_c32_80f4 (
    .clk(clk),
    .left(\a[limbs] [319:256]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output),
    .right(\b[limbs] [63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l131_c19_bd69 (
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l131_c19_bd69_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_1clk_115253f8 for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l133_c13_9cf8 (
    .clk(clk),
    .left(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l133_c13_9cf8_left),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l133_c13_9cf8_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_return_output[63:0])
  );
  bin_op_inferred_mult_uint64_t_uint64_t_1clk_eda9d07c for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4 (
    .clk(clk),
    .left(\a[limbs] [255:192]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output),
    .right(\b[limbs] [319:256])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7 (
    .left(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_cond),
    .right(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right)
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5 (
    .left(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_edd8_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_cond),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69 (
    .left(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_5589_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_edd8 (
    .left(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_edd8_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint1_t_1clk_b814adb6 for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_ec26 (
    .clk(clk),
    .left(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_ec26_left),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_ec26_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_ec26_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd (
    .cond(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_ec26_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0 (
    .cond(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_ec26_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_1clk_eda9d07c for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4 (
    .clk(clk),
    .left(\a[limbs] [255:192]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output),
    .right(\b[limbs] [255:192])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7 (
    .left(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_cond),
    .right(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right)
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5 (
    .left(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_1898_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_cond),
    .right(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_ec26_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_1clk_da2cb5ad for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69 (
    .clk(clk),
    .left(comb_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_eda9_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_1898 (
    .left(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_1898_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_ec26_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_5270 (
    .left(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_5270_left),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_5270_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_5270_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd (
    .cond(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_5270_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0 (
    .cond(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_5270_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_1clk_eda9d07c for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4 (
    .clk(clk),
    .left(\a[limbs] [255:192]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output),
    .right(\b[limbs] [191:128])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7 (
    .left(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd_cond),
    .right(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_right)
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l134_c22_77e5 (
    .left(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_9107_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0_cond),
    .right(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_5270_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69 (
    .left(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_right),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_9107 (
    .left(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_9107_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_5270_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_88bf (
    .left(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_88bf_left),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_88bf_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_88bf_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd (
    .cond(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(comb_stage3_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_88bf_left)
  );
  mux_uint1_t_uint1_t_uint1_t_1clk_5adf887d for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0 (
    .clk(clk),
    .cond(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_88bf_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_1clk_eda9d07c for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_80f4 (
    .clk(clk),
    .left(\a[limbs] [255:192]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output),
    .right(\b[limbs] [127:64])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69 (
    .left(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l133_c13_9cf8_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_e4f2 (
    .left(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_e4f2_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_88bf_return_output[63:0])
  );
  bin_op_inferred_mult_uint64_t_uint64_t_1clk_eda9d07c for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4 (
    .clk(clk),
    .left(\a[limbs] [191:128]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output),
    .right(\b[limbs] [319:256])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7 (
    .left(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_cond),
    .right(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right)
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5 (
    .left(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_b639_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_cond),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69 (
    .left(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_1898_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_b639 (
    .left(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_b639_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_498f (
    .left(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_498f_left),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_498f_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_498f_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd (
    .cond(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_498f_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0 (
    .cond(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_498f_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_1clk_eda9d07c for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4 (
    .clk(clk),
    .left(\a[limbs] [191:128]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output),
    .right(\b[limbs] [255:192])
  );
  bin_op_lt_uint64_t_uint64_t_1clk_1ab9994f for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7 (
    .clk(clk),
    .left(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_cond),
    .right(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right)
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5 (
    .left(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_3f8e_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_cond),
    .right(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_right)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69 (
    .left(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_9107_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_1clk_dacc0421 for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_3f8e (
    .clk(clk),
    .left(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_3f8e_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_498f_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_ae78 (
    .left(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_ae78_left),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_ae78_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_ae78_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd (
    .cond(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_ae78_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0 (
    .cond(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_ae78_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_1clk_eda9d07c for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4 (
    .clk(clk),
    .left(\a[limbs] [191:128]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output),
    .right(\b[limbs] [191:128])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69 (
    .left(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_e4f2_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_87ec (
    .left(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_87ec_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_ae78_return_output[63:0])
  );
  bin_op_inferred_mult_uint64_t_uint64_t_1clk_eda9d07c for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4 (
    .clk(clk),
    .left(\a[limbs] [127:64]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output),
    .right(\b[limbs] [319:256])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7 (
    .left(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_cond),
    .right(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right)
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5 (
    .left(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_a098_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_cond),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69 (
    .left(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_3f8e_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_a098 (
    .left(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_a098_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_c355 (
    .left(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_c355_left),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_c355_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_c355_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd (
    .cond(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_c355_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0 (
    .cond(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_c355_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_1clk_eda9d07c for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4 (
    .clk(clk),
    .left(\a[limbs] [127:64]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output),
    .right(\b[limbs] [255:192])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69 (
    .left(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_87ec_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_1clk_5f0e39d6 for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_4d63 (
    .clk(clk),
    .left(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_4d63_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_c355_return_output[63:0])
  );
  bin_op_inferred_mult_uint64_t_uint64_t_1clk_eda9d07c for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4 (
    .clk(clk),
    .left(\a[limbs] [63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output),
    .right(\b[limbs] [319:256])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69 (
    .left(for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output),
    .right(for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_4d63_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_a01e (
    .left(for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_a01e_return_output),
    .right(64'h0000000000000000)
  );
  assign comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1 = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_0baa_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_5589_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_eda9_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l133_c13_9cf8_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_right = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right = for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign comb_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1 = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_edd8_return_output[63:0];
  assign comb_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign comb_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign comb_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign comb_stage2_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign comb_stage3_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1 = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_b639_return_output[63:0];
  assign comb_stage3_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_right = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_498f_return_output[63:0];
  assign comb_stage3_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left = comb_stage3_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign comb_stage4_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1 = for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_a098_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left = \a[limbs] [319:256];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right = \b[limbs] [319:256];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_return_output = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_cond;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_0baa_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_return_output = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_cond;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_0baa_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_0baa_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_return_output = comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_b022_left;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_iffalse = 1'h0;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_iftrue = 1'h1;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_return_output = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_b022_right;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left = \a[limbs] [319:256];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right = \b[limbs] [255:192];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_return_output = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_cond;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_5589_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_return_output = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_cond;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_right = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_b022_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_5589_right = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_b022_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_return_output = comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_8bb7_left;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_iffalse = 1'h0;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_iftrue = 1'h1;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_return_output = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_8bb7_right;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left = \a[limbs] [319:256];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right = \b[limbs] [191:128];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_return_output = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd_cond;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_right = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l134_c22_77e5_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_eda9_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l134_c22_77e5_return_output = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0_cond;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l134_c22_77e5_right = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_8bb7_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_eda9_right = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_8bb7_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd_return_output = comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_left;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0_iffalse = 1'h0;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0_iftrue = 1'h1;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0_return_output = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_right;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left = \a[limbs] [319:256];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right = \b[limbs] [127:64];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_lt_poly1305_h_l132_c21_a5f7_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_lt_poly1305_h_l132_c21_a5f7_return_output = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l132_c21_60dd_cond;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_lt_poly1305_h_l132_c21_a5f7_right = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_lt_poly1305_h_l134_c22_77e5_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_lt_poly1305_h_l134_c22_77e5_return_output = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l134_c22_47e0_cond;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_lt_poly1305_h_l134_c22_77e5_right = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_right = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l132_c21_60dd_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l132_c21_60dd_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l132_c21_60dd_return_output = comb_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_left;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l134_c22_47e0_iffalse = 1'h0;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l134_c22_47e0_iftrue = 1'h1;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_mux_poly1305_h_l134_c22_47e0_return_output = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_right;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left = \a[limbs] [319:256];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right = \b[limbs] [63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l131_c19_bd69_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l133_c13_9cf8_right = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left = \a[limbs] [255:192];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right = \b[limbs] [319:256];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_left = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_return_output = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_cond;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_left = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_edd8_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_return_output = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_cond;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_right = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_5589_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_edd8_left = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_edd8_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_return_output = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_ec26_left;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_iffalse = 1'h0;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_iftrue = 1'h1;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_return_output = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_ec26_right;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left = \a[limbs] [255:192];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right = \b[limbs] [255:192];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_left = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_return_output = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_cond;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_left = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_1898_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_return_output = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_cond;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_right = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_ec26_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_right = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_eda9_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_1898_left = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_1898_right = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_ec26_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_return_output = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_5270_left;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_iffalse = 1'h0;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_iftrue = 1'h1;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_return_output = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_5270_right;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left = \a[limbs] [255:192];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right = \b[limbs] [191:128];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_left = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_return_output = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd_cond;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l134_c22_77e5_left = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_9107_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l134_c22_77e5_return_output = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0_cond;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l134_c22_77e5_right = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_5270_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_right = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_9107_left = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_9107_right = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_5270_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l132_c21_60dd_return_output = comb_stage3_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_88bf_left;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0_iffalse = 1'h0;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0_iftrue = 1'h1;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_mux_poly1305_h_l134_c22_47e0_return_output = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_88bf_right;
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left = \a[limbs] [255:192];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right = \b[limbs] [127:64];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_right = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l133_c13_9cf8_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_e4f2_left = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_e4f2_right = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_88bf_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left = \a[limbs] [191:128];
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right = \b[limbs] [319:256];
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_left = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_return_output = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_cond;
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_left = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_b639_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_return_output = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_cond;
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_right = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_1898_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_b639_left = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_b639_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_return_output = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_498f_left;
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_iffalse = 1'h0;
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_iftrue = 1'h1;
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_return_output = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_498f_right;
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left = \a[limbs] [191:128];
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right = \b[limbs] [255:192];
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_left = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_return_output = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_cond;
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_left = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_3f8e_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_return_output = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_cond;
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_right = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_9107_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_3f8e_left = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_3f8e_right = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_498f_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l132_c21_60dd_return_output = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_ae78_left;
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_iffalse = 1'h0;
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_iftrue = 1'h1;
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_mux_poly1305_h_l134_c22_47e0_return_output = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_ae78_right;
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left = \a[limbs] [191:128];
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right = \b[limbs] [191:128];
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_right = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_e4f2_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_87ec_left = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_87ec_right = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_ae78_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left = \a[limbs] [127:64];
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right = \b[limbs] [319:256];
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_left = for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_return_output = for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_cond;
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_left = for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_a098_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_return_output = for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_cond;
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l134_c22_77e5_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_right = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_3f8e_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_a098_left = for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_a098_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l132_c21_60dd_return_output = for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_c355_left;
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_iffalse = 1'h0;
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_iftrue = 1'h1;
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_mux_poly1305_h_l134_c22_47e0_return_output = for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_c355_right;
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left = \a[limbs] [127:64];
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right = \b[limbs] [255:192];
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_right = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_87ec_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_4d63_left = for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_4d63_right = for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_c355_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_left = \a[limbs] [63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_80f4_right = \b[limbs] [319:256];
  assign for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_right = for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_4d63_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_a01e_left = for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_return_output[63:0];
  assign for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_a01e_right = 64'h0000000000000000;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_b022_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l134_c13_b022_left;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1 = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_5589_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l133_c13_5589_left;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_8bb7_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l134_c13_8bb7_left;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_eda9_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l133_c13_eda9_left;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_left = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_left;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_left = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_left;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_left = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_left;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l133_c13_9cf8_left = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l133_c13_9cf8_left;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_right = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  assign reg_stage1_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left = comb_stage2_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  assign reg_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1 = comb_stage3_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  assign reg_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_ab1f_left;
  assign reg_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l133_c13_d148_left;
  assign reg_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l134_c13_5102_left;
  assign reg_stage2_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l133_c13_9cf8_left = for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_4_bin_op_plus_poly1305_h_l133_c13_9cf8_left;
  assign reg_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1 = comb_stage3_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  assign reg_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_right = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage2_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left = comb_stage3_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  assign reg_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage2_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left = comb_stage3_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  assign reg_stage2_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right = comb_stage3_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage2_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left = comb_stage3_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage2_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left = comb_stage3_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  assign reg_stage2_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left = comb_stage3_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  assign reg_stage3_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1 = comb_stage4_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  assign reg_stage3_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1 = comb_stage4_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  assign reg_stage3_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_88bf_left = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l134_c13_88bf_left;
  assign reg_stage3_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_3_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  assign reg_stage3_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1 = comb_stage4_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1;
  assign reg_stage3_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_right = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_lt_poly1305_h_l134_c22_77e5_right;
  assign reg_stage3_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_2_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  assign reg_stage3_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right = for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage3_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_lt_poly1305_h_l132_c21_a5f7_right;
  assign reg_stage3_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_1_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  assign reg_stage3_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left = comb_stage4_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  assign reg_stage4_for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left = for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l131_c19_bd69_left;
  assign \return_output[limbs]  = { reg_stage4_for_poly1305_h_l120_c5_20e3_iter_0_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1, reg_stage4_for_poly1305_h_l120_c5_20e3_iter_1_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1, reg_stage4_for_poly1305_h_l120_c5_20e3_iter_2_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1, reg_stage4_for_poly1305_h_l120_c5_20e3_iter_3_for_poly1305_h_l123_c9_c6e7_iter_0_low_poly1305_h_l133_c13_24a1, for_poly1305_h_l120_c5_20e3_iter_4_for_poly1305_h_l123_c9_c6e7_iter_0_bin_op_plus_poly1305_h_l133_c13_a01e_return_output[63:0] };
endmodule

module uint32_mux16_0clk_4e6656cf(sel, in0, in1, in2, in3, in4, in5, in6, in7, in8, in9, in10, in11, in12, in13, in14, in15, return_output);
  input [31:0] in0;
  wire [31:0] in0;
  input [31:0] in1;
  wire [31:0] in1;
  input [31:0] in10;
  wire [31:0] in10;
  input [31:0] in11;
  wire [31:0] in11;
  input [31:0] in12;
  wire [31:0] in12;
  input [31:0] in13;
  wire [31:0] in13;
  input [31:0] in14;
  wire [31:0] in14;
  input [31:0] in15;
  wire [31:0] in15;
  input [31:0] in2;
  wire [31:0] in2;
  input [31:0] in3;
  wire [31:0] in3;
  input [31:0] in4;
  wire [31:0] in4;
  input [31:0] in5;
  wire [31:0] in5;
  input [31:0] in6;
  wire [31:0] in6;
  input [31:0] in7;
  wire [31:0] in7;
  input [31:0] in8;
  wire [31:0] in8;
  input [31:0] in9;
  wire [31:0] in9;
  wire layer0_node0_mux_bit_math_h_l18_c3_a404_cond;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_a404_iffalse;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_a404_iftrue;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_a404_return_output;
  wire layer0_node1_mux_bit_math_h_l29_c3_10c3_cond;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_10c3_iffalse;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_10c3_iftrue;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_10c3_return_output;
  wire layer0_node2_mux_bit_math_h_l40_c3_cc53_cond;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_cc53_iffalse;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_cc53_iftrue;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_cc53_return_output;
  wire layer0_node3_mux_bit_math_h_l51_c3_7b49_cond;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_7b49_iffalse;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_7b49_iftrue;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_7b49_return_output;
  wire layer0_node4_mux_bit_math_h_l62_c3_dc4d_cond;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_dc4d_iffalse;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_dc4d_iftrue;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_dc4d_return_output;
  wire layer0_node5_mux_bit_math_h_l73_c3_0cfe_cond;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_0cfe_iffalse;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_0cfe_iftrue;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_0cfe_return_output;
  wire layer0_node6_mux_bit_math_h_l84_c3_d98d_cond;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_d98d_iffalse;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_d98d_iftrue;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_d98d_return_output;
  wire layer0_node7_mux_bit_math_h_l95_c3_68bd_cond;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_68bd_iffalse;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_68bd_iftrue;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_68bd_return_output;
  wire layer1_node0_mux_bit_math_h_l112_c3_a37a_cond;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_a37a_iffalse;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_a37a_iftrue;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_a37a_return_output;
  wire layer1_node1_mux_bit_math_h_l123_c3_f5c3_cond;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_f5c3_iffalse;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_f5c3_iftrue;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_f5c3_return_output;
  wire layer1_node2_mux_bit_math_h_l134_c3_9be6_cond;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_9be6_iffalse;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_9be6_iftrue;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_9be6_return_output;
  wire layer1_node3_mux_bit_math_h_l145_c3_fc11_cond;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_fc11_iffalse;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_fc11_iftrue;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_fc11_return_output;
  wire layer2_node0_mux_bit_math_h_l162_c3_e15e_cond;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_e15e_iffalse;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_e15e_iftrue;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_e15e_return_output;
  wire layer2_node1_mux_bit_math_h_l173_c3_7a8b_cond;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_7a8b_iffalse;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_7a8b_iftrue;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_7a8b_return_output;
  wire layer3_node0_mux_bit_math_h_l190_c3_0150_cond;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_0150_iffalse;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_0150_iftrue;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_0150_return_output;
  output [31:0] return_output;
  wire [31:0] return_output;
  input [3:0] sel;
  wire [3:0] sel;
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node0_mux_bit_math_h_l18_c3_a404 (
    .cond(sel[0]),
    .iffalse(in0),
    .iftrue(in1),
    .return_output(layer1_node0_mux_bit_math_h_l112_c3_a37a_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node1_mux_bit_math_h_l29_c3_10c3 (
    .cond(sel[0]),
    .iffalse(in2),
    .iftrue(in3),
    .return_output(layer1_node0_mux_bit_math_h_l112_c3_a37a_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node2_mux_bit_math_h_l40_c3_cc53 (
    .cond(sel[0]),
    .iffalse(in4),
    .iftrue(in5),
    .return_output(layer1_node1_mux_bit_math_h_l123_c3_f5c3_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node3_mux_bit_math_h_l51_c3_7b49 (
    .cond(sel[0]),
    .iffalse(in6),
    .iftrue(in7),
    .return_output(layer1_node1_mux_bit_math_h_l123_c3_f5c3_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node4_mux_bit_math_h_l62_c3_dc4d (
    .cond(sel[0]),
    .iffalse(in8),
    .iftrue(in9),
    .return_output(layer1_node2_mux_bit_math_h_l134_c3_9be6_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node5_mux_bit_math_h_l73_c3_0cfe (
    .cond(sel[0]),
    .iffalse(in10),
    .iftrue(in11),
    .return_output(layer1_node2_mux_bit_math_h_l134_c3_9be6_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node6_mux_bit_math_h_l84_c3_d98d (
    .cond(sel[0]),
    .iffalse(in12),
    .iftrue(in13),
    .return_output(layer1_node3_mux_bit_math_h_l145_c3_fc11_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node7_mux_bit_math_h_l95_c3_68bd (
    .cond(sel[0]),
    .iffalse(in14),
    .iftrue(in15),
    .return_output(layer1_node3_mux_bit_math_h_l145_c3_fc11_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node0_mux_bit_math_h_l112_c3_a37a (
    .cond(sel[1]),
    .iffalse(layer1_node0_mux_bit_math_h_l112_c3_a37a_iffalse),
    .iftrue(layer1_node0_mux_bit_math_h_l112_c3_a37a_iftrue),
    .return_output(layer2_node0_mux_bit_math_h_l162_c3_e15e_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node1_mux_bit_math_h_l123_c3_f5c3 (
    .cond(sel[1]),
    .iffalse(layer1_node1_mux_bit_math_h_l123_c3_f5c3_iffalse),
    .iftrue(layer1_node1_mux_bit_math_h_l123_c3_f5c3_iftrue),
    .return_output(layer2_node0_mux_bit_math_h_l162_c3_e15e_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node2_mux_bit_math_h_l134_c3_9be6 (
    .cond(sel[1]),
    .iffalse(layer1_node2_mux_bit_math_h_l134_c3_9be6_iffalse),
    .iftrue(layer1_node2_mux_bit_math_h_l134_c3_9be6_iftrue),
    .return_output(layer2_node1_mux_bit_math_h_l173_c3_7a8b_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node3_mux_bit_math_h_l145_c3_fc11 (
    .cond(sel[1]),
    .iffalse(layer1_node3_mux_bit_math_h_l145_c3_fc11_iffalse),
    .iftrue(layer1_node3_mux_bit_math_h_l145_c3_fc11_iftrue),
    .return_output(layer2_node1_mux_bit_math_h_l173_c3_7a8b_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer2_node0_mux_bit_math_h_l162_c3_e15e (
    .cond(sel[2]),
    .iffalse(layer2_node0_mux_bit_math_h_l162_c3_e15e_iffalse),
    .iftrue(layer2_node0_mux_bit_math_h_l162_c3_e15e_iftrue),
    .return_output(layer3_node0_mux_bit_math_h_l190_c3_0150_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer2_node1_mux_bit_math_h_l173_c3_7a8b (
    .cond(sel[2]),
    .iffalse(layer2_node1_mux_bit_math_h_l173_c3_7a8b_iffalse),
    .iftrue(layer2_node1_mux_bit_math_h_l173_c3_7a8b_iftrue),
    .return_output(layer3_node0_mux_bit_math_h_l190_c3_0150_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer3_node0_mux_bit_math_h_l190_c3_0150 (
    .cond(sel[3]),
    .iffalse(layer3_node0_mux_bit_math_h_l190_c3_0150_iffalse),
    .iftrue(layer3_node0_mux_bit_math_h_l190_c3_0150_iftrue),
    .return_output(return_output)
  );
  assign layer0_node0_mux_bit_math_h_l18_c3_a404_cond = sel[0];
  assign layer0_node0_mux_bit_math_h_l18_c3_a404_iffalse = in0;
  assign layer0_node0_mux_bit_math_h_l18_c3_a404_iftrue = in1;
  assign layer0_node0_mux_bit_math_h_l18_c3_a404_return_output = layer1_node0_mux_bit_math_h_l112_c3_a37a_iffalse;
  assign layer0_node1_mux_bit_math_h_l29_c3_10c3_cond = sel[0];
  assign layer0_node1_mux_bit_math_h_l29_c3_10c3_iffalse = in2;
  assign layer0_node1_mux_bit_math_h_l29_c3_10c3_iftrue = in3;
  assign layer0_node1_mux_bit_math_h_l29_c3_10c3_return_output = layer1_node0_mux_bit_math_h_l112_c3_a37a_iftrue;
  assign layer0_node2_mux_bit_math_h_l40_c3_cc53_cond = sel[0];
  assign layer0_node2_mux_bit_math_h_l40_c3_cc53_iffalse = in4;
  assign layer0_node2_mux_bit_math_h_l40_c3_cc53_iftrue = in5;
  assign layer0_node2_mux_bit_math_h_l40_c3_cc53_return_output = layer1_node1_mux_bit_math_h_l123_c3_f5c3_iffalse;
  assign layer0_node3_mux_bit_math_h_l51_c3_7b49_cond = sel[0];
  assign layer0_node3_mux_bit_math_h_l51_c3_7b49_iffalse = in6;
  assign layer0_node3_mux_bit_math_h_l51_c3_7b49_iftrue = in7;
  assign layer0_node3_mux_bit_math_h_l51_c3_7b49_return_output = layer1_node1_mux_bit_math_h_l123_c3_f5c3_iftrue;
  assign layer0_node4_mux_bit_math_h_l62_c3_dc4d_cond = sel[0];
  assign layer0_node4_mux_bit_math_h_l62_c3_dc4d_iffalse = in8;
  assign layer0_node4_mux_bit_math_h_l62_c3_dc4d_iftrue = in9;
  assign layer0_node4_mux_bit_math_h_l62_c3_dc4d_return_output = layer1_node2_mux_bit_math_h_l134_c3_9be6_iffalse;
  assign layer0_node5_mux_bit_math_h_l73_c3_0cfe_cond = sel[0];
  assign layer0_node5_mux_bit_math_h_l73_c3_0cfe_iffalse = in10;
  assign layer0_node5_mux_bit_math_h_l73_c3_0cfe_iftrue = in11;
  assign layer0_node5_mux_bit_math_h_l73_c3_0cfe_return_output = layer1_node2_mux_bit_math_h_l134_c3_9be6_iftrue;
  assign layer0_node6_mux_bit_math_h_l84_c3_d98d_cond = sel[0];
  assign layer0_node6_mux_bit_math_h_l84_c3_d98d_iffalse = in12;
  assign layer0_node6_mux_bit_math_h_l84_c3_d98d_iftrue = in13;
  assign layer0_node6_mux_bit_math_h_l84_c3_d98d_return_output = layer1_node3_mux_bit_math_h_l145_c3_fc11_iffalse;
  assign layer0_node7_mux_bit_math_h_l95_c3_68bd_cond = sel[0];
  assign layer0_node7_mux_bit_math_h_l95_c3_68bd_iffalse = in14;
  assign layer0_node7_mux_bit_math_h_l95_c3_68bd_iftrue = in15;
  assign layer0_node7_mux_bit_math_h_l95_c3_68bd_return_output = layer1_node3_mux_bit_math_h_l145_c3_fc11_iftrue;
  assign layer1_node0_mux_bit_math_h_l112_c3_a37a_cond = sel[1];
  assign layer1_node0_mux_bit_math_h_l112_c3_a37a_return_output = layer2_node0_mux_bit_math_h_l162_c3_e15e_iffalse;
  assign layer1_node1_mux_bit_math_h_l123_c3_f5c3_cond = sel[1];
  assign layer1_node1_mux_bit_math_h_l123_c3_f5c3_return_output = layer2_node0_mux_bit_math_h_l162_c3_e15e_iftrue;
  assign layer1_node2_mux_bit_math_h_l134_c3_9be6_cond = sel[1];
  assign layer1_node2_mux_bit_math_h_l134_c3_9be6_return_output = layer2_node1_mux_bit_math_h_l173_c3_7a8b_iffalse;
  assign layer1_node3_mux_bit_math_h_l145_c3_fc11_cond = sel[1];
  assign layer1_node3_mux_bit_math_h_l145_c3_fc11_return_output = layer2_node1_mux_bit_math_h_l173_c3_7a8b_iftrue;
  assign layer2_node0_mux_bit_math_h_l162_c3_e15e_cond = sel[2];
  assign layer2_node0_mux_bit_math_h_l162_c3_e15e_return_output = layer3_node0_mux_bit_math_h_l190_c3_0150_iffalse;
  assign layer2_node1_mux_bit_math_h_l173_c3_7a8b_cond = sel[2];
  assign layer2_node1_mux_bit_math_h_l173_c3_7a8b_return_output = layer3_node0_mux_bit_math_h_l190_c3_0150_iftrue;
  assign layer3_node0_mux_bit_math_h_l190_c3_0150_cond = sel[3];
  assign layer3_node0_mux_bit_math_h_l190_c3_0150_return_output = return_output;
endmodule

module uint32_mux16_1clk_3b941596(clk, sel, in0, in1, in2, in3, in4, in5, in6, in7, in8, in9, in10, in11, in12, in13, in14, in15, return_output);
  input clk;
  wire clk;
  wire comb_stage0_layer1_node0_mux_bit_math_h_l112_c3_a37a_cond;
  wire comb_stage0_layer1_node1_mux_bit_math_h_l123_c3_f5c3_cond;
  wire comb_stage0_layer1_node2_mux_bit_math_h_l134_c3_9be6_cond;
  wire comb_stage0_layer1_node3_mux_bit_math_h_l145_c3_fc11_cond;
  wire comb_stage0_layer2_node0_mux_bit_math_h_l162_c3_e15e_cond;
  wire comb_stage0_layer2_node1_mux_bit_math_h_l173_c3_7a8b_cond;
  wire comb_stage0_layer3_node0_mux_bit_math_h_l190_c3_0150_cond;
  input [31:0] in0;
  wire [31:0] in0;
  input [31:0] in1;
  wire [31:0] in1;
  input [31:0] in10;
  wire [31:0] in10;
  input [31:0] in11;
  wire [31:0] in11;
  input [31:0] in12;
  wire [31:0] in12;
  input [31:0] in13;
  wire [31:0] in13;
  input [31:0] in14;
  wire [31:0] in14;
  input [31:0] in15;
  wire [31:0] in15;
  input [31:0] in2;
  wire [31:0] in2;
  input [31:0] in3;
  wire [31:0] in3;
  input [31:0] in4;
  wire [31:0] in4;
  input [31:0] in5;
  wire [31:0] in5;
  input [31:0] in6;
  wire [31:0] in6;
  input [31:0] in7;
  wire [31:0] in7;
  input [31:0] in8;
  wire [31:0] in8;
  input [31:0] in9;
  wire [31:0] in9;
  wire layer0_node0_mux_bit_math_h_l18_c3_a404_cond;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_a404_iffalse;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_a404_iftrue;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_a404_return_output;
  wire layer0_node1_mux_bit_math_h_l29_c3_10c3_cond;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_10c3_iffalse;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_10c3_iftrue;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_10c3_return_output;
  wire layer0_node2_mux_bit_math_h_l40_c3_cc53_cond;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_cc53_iffalse;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_cc53_iftrue;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_cc53_return_output;
  wire layer0_node3_mux_bit_math_h_l51_c3_7b49_cond;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_7b49_iffalse;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_7b49_iftrue;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_7b49_return_output;
  wire layer0_node4_mux_bit_math_h_l62_c3_dc4d_cond;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_dc4d_iffalse;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_dc4d_iftrue;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_dc4d_return_output;
  wire layer0_node5_mux_bit_math_h_l73_c3_0cfe_cond;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_0cfe_iffalse;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_0cfe_iftrue;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_0cfe_return_output;
  wire layer0_node6_mux_bit_math_h_l84_c3_d98d_cond;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_d98d_iffalse;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_d98d_iftrue;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_d98d_return_output;
  wire layer0_node7_mux_bit_math_h_l95_c3_68bd_cond;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_68bd_iffalse;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_68bd_iftrue;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_68bd_return_output;
  reg layer1_node0_mux_bit_math_h_l112_c3_a37a_cond;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_a37a_iffalse;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_a37a_iftrue;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_a37a_return_output;
  wire layer1_node1_mux_bit_math_h_l123_c3_f5c3_cond;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_f5c3_iffalse;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_f5c3_iftrue;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_f5c3_return_output;
  wire layer1_node2_mux_bit_math_h_l134_c3_9be6_cond;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_9be6_iffalse;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_9be6_iftrue;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_9be6_return_output;
  wire layer1_node3_mux_bit_math_h_l145_c3_fc11_cond;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_fc11_iffalse;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_fc11_iftrue;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_fc11_return_output;
  reg layer2_node0_mux_bit_math_h_l162_c3_e15e_cond;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_e15e_iffalse;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_e15e_iftrue;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_e15e_return_output;
  wire layer2_node1_mux_bit_math_h_l173_c3_7a8b_cond;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_7a8b_iffalse;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_7a8b_iftrue;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_7a8b_return_output;
  reg layer3_node0_mux_bit_math_h_l190_c3_0150_cond;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_0150_iffalse;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_0150_iftrue;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_0150_return_output;
  wire reg_stage0_layer1_node0_mux_bit_math_h_l112_c3_a37a_cond;
  wire reg_stage0_layer1_node1_mux_bit_math_h_l123_c3_f5c3_cond;
  wire reg_stage0_layer1_node2_mux_bit_math_h_l134_c3_9be6_cond;
  wire reg_stage0_layer1_node3_mux_bit_math_h_l145_c3_fc11_cond;
  wire reg_stage0_layer2_node0_mux_bit_math_h_l162_c3_e15e_cond;
  wire reg_stage0_layer2_node1_mux_bit_math_h_l173_c3_7a8b_cond;
  wire reg_stage0_layer3_node0_mux_bit_math_h_l190_c3_0150_cond;
  output [31:0] return_output;
  wire [31:0] return_output;
  input [3:0] sel;
  wire [3:0] sel;
  always @(posedge clk)
    layer1_node0_mux_bit_math_h_l112_c3_a37a_cond <= sel[1];
  always @(posedge clk)
    layer2_node0_mux_bit_math_h_l162_c3_e15e_cond <= sel[2];
  always @(posedge clk)
    layer3_node0_mux_bit_math_h_l190_c3_0150_cond <= sel[3];
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node0_mux_bit_math_h_l18_c3_a404 (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in0),
    .iftrue(in1),
    .return_output(layer1_node0_mux_bit_math_h_l112_c3_a37a_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node1_mux_bit_math_h_l29_c3_10c3 (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in2),
    .iftrue(in3),
    .return_output(layer1_node0_mux_bit_math_h_l112_c3_a37a_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node2_mux_bit_math_h_l40_c3_cc53 (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in4),
    .iftrue(in5),
    .return_output(layer1_node1_mux_bit_math_h_l123_c3_f5c3_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node3_mux_bit_math_h_l51_c3_7b49 (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in6),
    .iftrue(in7),
    .return_output(layer1_node1_mux_bit_math_h_l123_c3_f5c3_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node4_mux_bit_math_h_l62_c3_dc4d (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in8),
    .iftrue(in9),
    .return_output(layer1_node2_mux_bit_math_h_l134_c3_9be6_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node5_mux_bit_math_h_l73_c3_0cfe (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in10),
    .iftrue(in11),
    .return_output(layer1_node2_mux_bit_math_h_l134_c3_9be6_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node6_mux_bit_math_h_l84_c3_d98d (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in12),
    .iftrue(in13),
    .return_output(layer1_node3_mux_bit_math_h_l145_c3_fc11_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node7_mux_bit_math_h_l95_c3_68bd (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in14),
    .iftrue(in15),
    .return_output(layer1_node3_mux_bit_math_h_l145_c3_fc11_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node0_mux_bit_math_h_l112_c3_a37a (
    .cond(layer1_node0_mux_bit_math_h_l112_c3_a37a_cond),
    .iffalse(layer1_node0_mux_bit_math_h_l112_c3_a37a_iffalse),
    .iftrue(layer1_node0_mux_bit_math_h_l112_c3_a37a_iftrue),
    .return_output(layer2_node0_mux_bit_math_h_l162_c3_e15e_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node1_mux_bit_math_h_l123_c3_f5c3 (
    .cond(layer1_node0_mux_bit_math_h_l112_c3_a37a_cond),
    .iffalse(layer1_node1_mux_bit_math_h_l123_c3_f5c3_iffalse),
    .iftrue(layer1_node1_mux_bit_math_h_l123_c3_f5c3_iftrue),
    .return_output(layer2_node0_mux_bit_math_h_l162_c3_e15e_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node2_mux_bit_math_h_l134_c3_9be6 (
    .cond(layer1_node0_mux_bit_math_h_l112_c3_a37a_cond),
    .iffalse(layer1_node2_mux_bit_math_h_l134_c3_9be6_iffalse),
    .iftrue(layer1_node2_mux_bit_math_h_l134_c3_9be6_iftrue),
    .return_output(layer2_node1_mux_bit_math_h_l173_c3_7a8b_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node3_mux_bit_math_h_l145_c3_fc11 (
    .cond(layer1_node0_mux_bit_math_h_l112_c3_a37a_cond),
    .iffalse(layer1_node3_mux_bit_math_h_l145_c3_fc11_iffalse),
    .iftrue(layer1_node3_mux_bit_math_h_l145_c3_fc11_iftrue),
    .return_output(layer2_node1_mux_bit_math_h_l173_c3_7a8b_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer2_node0_mux_bit_math_h_l162_c3_e15e (
    .cond(layer2_node0_mux_bit_math_h_l162_c3_e15e_cond),
    .iffalse(layer2_node0_mux_bit_math_h_l162_c3_e15e_iffalse),
    .iftrue(layer2_node0_mux_bit_math_h_l162_c3_e15e_iftrue),
    .return_output(layer3_node0_mux_bit_math_h_l190_c3_0150_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer2_node1_mux_bit_math_h_l173_c3_7a8b (
    .cond(layer2_node0_mux_bit_math_h_l162_c3_e15e_cond),
    .iffalse(layer2_node1_mux_bit_math_h_l173_c3_7a8b_iffalse),
    .iftrue(layer2_node1_mux_bit_math_h_l173_c3_7a8b_iftrue),
    .return_output(layer3_node0_mux_bit_math_h_l190_c3_0150_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer3_node0_mux_bit_math_h_l190_c3_0150 (
    .cond(layer3_node0_mux_bit_math_h_l190_c3_0150_cond),
    .iffalse(layer3_node0_mux_bit_math_h_l190_c3_0150_iffalse),
    .iftrue(layer3_node0_mux_bit_math_h_l190_c3_0150_iftrue),
    .return_output(return_output)
  );
  assign comb_stage0_layer1_node0_mux_bit_math_h_l112_c3_a37a_cond = sel[1];
  assign comb_stage0_layer1_node1_mux_bit_math_h_l123_c3_f5c3_cond = sel[1];
  assign comb_stage0_layer1_node2_mux_bit_math_h_l134_c3_9be6_cond = sel[1];
  assign comb_stage0_layer1_node3_mux_bit_math_h_l145_c3_fc11_cond = sel[1];
  assign comb_stage0_layer2_node0_mux_bit_math_h_l162_c3_e15e_cond = sel[2];
  assign comb_stage0_layer2_node1_mux_bit_math_h_l173_c3_7a8b_cond = sel[2];
  assign comb_stage0_layer3_node0_mux_bit_math_h_l190_c3_0150_cond = sel[3];
  assign layer0_node0_mux_bit_math_h_l18_c3_a404_cond = sel[0];
  assign layer0_node0_mux_bit_math_h_l18_c3_a404_iffalse = in0;
  assign layer0_node0_mux_bit_math_h_l18_c3_a404_iftrue = in1;
  assign layer0_node0_mux_bit_math_h_l18_c3_a404_return_output = layer1_node0_mux_bit_math_h_l112_c3_a37a_iffalse;
  assign layer0_node1_mux_bit_math_h_l29_c3_10c3_cond = sel[0];
  assign layer0_node1_mux_bit_math_h_l29_c3_10c3_iffalse = in2;
  assign layer0_node1_mux_bit_math_h_l29_c3_10c3_iftrue = in3;
  assign layer0_node1_mux_bit_math_h_l29_c3_10c3_return_output = layer1_node0_mux_bit_math_h_l112_c3_a37a_iftrue;
  assign layer0_node2_mux_bit_math_h_l40_c3_cc53_cond = sel[0];
  assign layer0_node2_mux_bit_math_h_l40_c3_cc53_iffalse = in4;
  assign layer0_node2_mux_bit_math_h_l40_c3_cc53_iftrue = in5;
  assign layer0_node2_mux_bit_math_h_l40_c3_cc53_return_output = layer1_node1_mux_bit_math_h_l123_c3_f5c3_iffalse;
  assign layer0_node3_mux_bit_math_h_l51_c3_7b49_cond = sel[0];
  assign layer0_node3_mux_bit_math_h_l51_c3_7b49_iffalse = in6;
  assign layer0_node3_mux_bit_math_h_l51_c3_7b49_iftrue = in7;
  assign layer0_node3_mux_bit_math_h_l51_c3_7b49_return_output = layer1_node1_mux_bit_math_h_l123_c3_f5c3_iftrue;
  assign layer0_node4_mux_bit_math_h_l62_c3_dc4d_cond = sel[0];
  assign layer0_node4_mux_bit_math_h_l62_c3_dc4d_iffalse = in8;
  assign layer0_node4_mux_bit_math_h_l62_c3_dc4d_iftrue = in9;
  assign layer0_node4_mux_bit_math_h_l62_c3_dc4d_return_output = layer1_node2_mux_bit_math_h_l134_c3_9be6_iffalse;
  assign layer0_node5_mux_bit_math_h_l73_c3_0cfe_cond = sel[0];
  assign layer0_node5_mux_bit_math_h_l73_c3_0cfe_iffalse = in10;
  assign layer0_node5_mux_bit_math_h_l73_c3_0cfe_iftrue = in11;
  assign layer0_node5_mux_bit_math_h_l73_c3_0cfe_return_output = layer1_node2_mux_bit_math_h_l134_c3_9be6_iftrue;
  assign layer0_node6_mux_bit_math_h_l84_c3_d98d_cond = sel[0];
  assign layer0_node6_mux_bit_math_h_l84_c3_d98d_iffalse = in12;
  assign layer0_node6_mux_bit_math_h_l84_c3_d98d_iftrue = in13;
  assign layer0_node6_mux_bit_math_h_l84_c3_d98d_return_output = layer1_node3_mux_bit_math_h_l145_c3_fc11_iffalse;
  assign layer0_node7_mux_bit_math_h_l95_c3_68bd_cond = sel[0];
  assign layer0_node7_mux_bit_math_h_l95_c3_68bd_iffalse = in14;
  assign layer0_node7_mux_bit_math_h_l95_c3_68bd_iftrue = in15;
  assign layer0_node7_mux_bit_math_h_l95_c3_68bd_return_output = layer1_node3_mux_bit_math_h_l145_c3_fc11_iftrue;
  assign layer1_node0_mux_bit_math_h_l112_c3_a37a_return_output = layer2_node0_mux_bit_math_h_l162_c3_e15e_iffalse;
  assign layer1_node1_mux_bit_math_h_l123_c3_f5c3_cond = layer1_node0_mux_bit_math_h_l112_c3_a37a_cond;
  assign layer1_node1_mux_bit_math_h_l123_c3_f5c3_return_output = layer2_node0_mux_bit_math_h_l162_c3_e15e_iftrue;
  assign layer1_node2_mux_bit_math_h_l134_c3_9be6_cond = layer1_node0_mux_bit_math_h_l112_c3_a37a_cond;
  assign layer1_node2_mux_bit_math_h_l134_c3_9be6_return_output = layer2_node1_mux_bit_math_h_l173_c3_7a8b_iffalse;
  assign layer1_node3_mux_bit_math_h_l145_c3_fc11_cond = layer1_node0_mux_bit_math_h_l112_c3_a37a_cond;
  assign layer1_node3_mux_bit_math_h_l145_c3_fc11_return_output = layer2_node1_mux_bit_math_h_l173_c3_7a8b_iftrue;
  assign layer2_node0_mux_bit_math_h_l162_c3_e15e_return_output = layer3_node0_mux_bit_math_h_l190_c3_0150_iffalse;
  assign layer2_node1_mux_bit_math_h_l173_c3_7a8b_cond = layer2_node0_mux_bit_math_h_l162_c3_e15e_cond;
  assign layer2_node1_mux_bit_math_h_l173_c3_7a8b_return_output = layer3_node0_mux_bit_math_h_l190_c3_0150_iftrue;
  assign layer3_node0_mux_bit_math_h_l190_c3_0150_return_output = return_output;
  assign reg_stage0_layer1_node0_mux_bit_math_h_l112_c3_a37a_cond = layer1_node0_mux_bit_math_h_l112_c3_a37a_cond;
  assign reg_stage0_layer1_node1_mux_bit_math_h_l123_c3_f5c3_cond = layer1_node0_mux_bit_math_h_l112_c3_a37a_cond;
  assign reg_stage0_layer1_node2_mux_bit_math_h_l134_c3_9be6_cond = layer1_node0_mux_bit_math_h_l112_c3_a37a_cond;
  assign reg_stage0_layer1_node3_mux_bit_math_h_l145_c3_fc11_cond = layer1_node0_mux_bit_math_h_l112_c3_a37a_cond;
  assign reg_stage0_layer2_node0_mux_bit_math_h_l162_c3_e15e_cond = layer2_node0_mux_bit_math_h_l162_c3_e15e_cond;
  assign reg_stage0_layer2_node1_mux_bit_math_h_l173_c3_7a8b_cond = layer2_node0_mux_bit_math_h_l162_c3_e15e_cond;
  assign reg_stage0_layer3_node0_mux_bit_math_h_l190_c3_0150_cond = layer3_node0_mux_bit_math_h_l190_c3_0150_cond;
endmodule

module uint32_t_to_bytes_0clk_a5a1cd4e(x, \return_output[data] );
  output [31:0] \return_output[data] ;
  wire [31:0] \return_output[data] ;
  input [31:0] x;
  wire [31:0] x;
  assign \return_output[data]  = { x[7:0], x[15:8], x[23:16], x[31:24] };
endmodule

module uint64_t_to_bytes_0clk_25f4cd11(x, \return_output[data] );
  output [63:0] \return_output[data] ;
  wire [63:0] \return_output[data] ;
  input [63:0] x;
  wire [63:0] x;
  assign \return_output[data]  = { x[7:0], x[15:8], x[23:16], x[31:24], x[39:32], x[47:40], x[55:48], x[63:56] };
endmodule

module unary_op_not_uint1_t_0clk_de264c78(expr, return_output);
  wire [2:0] \:13037.read_pipe ;
  input expr;
  wire expr;
  output return_output;
  wire return_output;
  assign return_output = ~ expr;
  assign \:13037.read_pipe  = { expr, 2'hx };
endmodule

module var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28(elem_val, \ref_toks_0[state] , var_dim_0, \return_output[data] );
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_7478_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_7478_return_output;
  wire [2:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_7478_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_d449_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_d449_return_output;
  wire [1:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_d449_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_e35c_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_e35c_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_e35c_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_01fa_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_01fa_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_01fa_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_ae04_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_ae04_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_ae04_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_de5e_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_de5e_return_output;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_de5e_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_b404_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_b404_return_output;
  wire [2:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_b404_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_a0de_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_a0de_return_output;
  wire [2:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_a0de_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_2f55_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_2f55_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_2f55_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_093a_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_093a_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_093a_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_dc9d_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_dc9d_return_output;
  wire [1:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_dc9d_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_d2ad_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_d2ad_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_d2ad_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_9aac_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_9aac_return_output;
  wire [2:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_9aac_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_f9d4_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_f9d4_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_f9d4_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_2d51_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_2d51_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_2d51_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_151d_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_151d_return_output;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_151d_right;
  input [31:0] elem_val;
  wire [31:0] elem_val;
  input [511:0] \ref_toks_0[state] ;
  wire [511:0] \ref_toks_0[state] ;
  output [511:0] \return_output[data] ;
  wire [511:0] \return_output[data] ;
  wire rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_3fb7_cond;
  wire [31:0] rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_3fb7_iffalse;
  wire [31:0] rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_3fb7_iftrue;
  wire [31:0] rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_3fb7_return_output;
  wire rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_c339_cond;
  wire [31:0] rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_c339_iffalse;
  wire [31:0] rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_c339_iftrue;
  wire [31:0] rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_c339_return_output;
  wire rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4c39_cond;
  wire [31:0] rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4c39_iffalse;
  wire [31:0] rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4c39_iftrue;
  wire [31:0] rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4c39_return_output;
  wire rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_fe1c_cond;
  wire [31:0] rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_fe1c_iffalse;
  wire [31:0] rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_fe1c_iftrue;
  wire [31:0] rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_fe1c_return_output;
  wire rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_a1eb_cond;
  wire [31:0] rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_a1eb_iffalse;
  wire [31:0] rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_a1eb_iftrue;
  wire [31:0] rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_a1eb_return_output;
  wire rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_fab4_cond;
  wire [31:0] rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_fab4_iffalse;
  wire [31:0] rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_fab4_iftrue;
  wire [31:0] rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_fab4_return_output;
  wire rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_7394_cond;
  wire [31:0] rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_7394_iffalse;
  wire [31:0] rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_7394_iftrue;
  wire [31:0] rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_7394_return_output;
  wire rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_3b82_cond;
  wire [31:0] rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_3b82_iffalse;
  wire [31:0] rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_3b82_iftrue;
  wire [31:0] rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_3b82_return_output;
  wire rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_079f_cond;
  wire [31:0] rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_079f_iffalse;
  wire [31:0] rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_079f_iftrue;
  wire [31:0] rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_079f_return_output;
  wire rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_adef_cond;
  wire [31:0] rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_adef_iffalse;
  wire [31:0] rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_adef_iftrue;
  wire [31:0] rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_adef_return_output;
  wire rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_4706_cond;
  wire [31:0] rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_4706_iffalse;
  wire [31:0] rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_4706_iftrue;
  wire [31:0] rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_4706_return_output;
  wire rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_9d6d_cond;
  wire [31:0] rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_9d6d_iffalse;
  wire [31:0] rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_9d6d_iftrue;
  wire [31:0] rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_9d6d_return_output;
  wire rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_8a2b_cond;
  wire [31:0] rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_8a2b_iffalse;
  wire [31:0] rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_8a2b_iftrue;
  wire [31:0] rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_8a2b_return_output;
  wire rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_6183_cond;
  wire [31:0] rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_6183_iffalse;
  wire [31:0] rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_6183_iftrue;
  wire [31:0] rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_6183_return_output;
  wire rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_72e3_cond;
  wire [31:0] rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_72e3_iffalse;
  wire [31:0] rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_72e3_iftrue;
  wire [31:0] rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_72e3_return_output;
  wire rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_e012_cond;
  wire [31:0] rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_e012_iffalse;
  wire [31:0] rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_e012_iftrue;
  wire [31:0] rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_e012_return_output;
  input [3:0] var_dim_0;
  wire [3:0] var_dim_0;
  bin_op_eq_uint4_t_uint3_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_7478 (
    .left(var_dim_0),
    .return_output(rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_8a2b_cond),
    .right(3'h6)
  );
  bin_op_eq_uint4_t_uint2_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_d449 (
    .left(var_dim_0),
    .return_output(rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_adef_cond),
    .right(2'h3)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_e35c (
    .left(var_dim_0),
    .return_output(rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_e012_cond),
    .right(4'h9)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_01fa (
    .left(var_dim_0),
    .return_output(rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_7394_cond),
    .right(4'hf)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_ae04 (
    .left(var_dim_0),
    .return_output(rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_fe1c_cond),
    .right(4'hc)
  );
  bin_op_eq_uint4_t_uint1_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_de5e (
    .left(var_dim_0),
    .return_output(rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_3b82_cond),
    .right(1'h1)
  );
  bin_op_eq_uint4_t_uint3_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_b404 (
    .left(var_dim_0),
    .return_output(rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_4706_cond),
    .right(3'h4)
  );
  bin_op_eq_uint4_t_uint3_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_a0de (
    .left(var_dim_0),
    .return_output(rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_6183_cond),
    .right(3'h7)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_2f55 (
    .left(var_dim_0),
    .return_output(rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_a1eb_cond),
    .right(4'hd)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_093a (
    .left(var_dim_0),
    .return_output(rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_c339_cond),
    .right(4'ha)
  );
  bin_op_eq_uint4_t_uint2_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_dc9d (
    .left(var_dim_0),
    .return_output(rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_079f_cond),
    .right(2'h2)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_d2ad (
    .left(var_dim_0),
    .return_output(rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_72e3_cond),
    .right(4'h8)
  );
  bin_op_eq_uint4_t_uint3_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_9aac (
    .left(var_dim_0),
    .return_output(rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_9d6d_cond),
    .right(3'h5)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_f9d4 (
    .left(var_dim_0),
    .return_output(rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4c39_cond),
    .right(4'hb)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_2d51 (
    .left(var_dim_0),
    .return_output(rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_fab4_cond),
    .right(4'he)
  );
  bin_op_eq_uint4_t_uint1_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_151d (
    .left(var_dim_0),
    .return_output(rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_3fb7_cond),
    .right(1'h0)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_3fb7 (
    .cond(rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_3fb7_cond),
    .iffalse(\ref_toks_0[state] [511:480]),
    .iftrue(elem_val),
    .return_output(rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_3fb7_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_c339 (
    .cond(rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_c339_cond),
    .iffalse(\ref_toks_0[state] [191:160]),
    .iftrue(elem_val),
    .return_output(rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_c339_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4c39 (
    .cond(rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4c39_cond),
    .iffalse(\ref_toks_0[state] [159:128]),
    .iftrue(elem_val),
    .return_output(rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4c39_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_fe1c (
    .cond(rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_fe1c_cond),
    .iffalse(\ref_toks_0[state] [127:96]),
    .iftrue(elem_val),
    .return_output(rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_fe1c_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_a1eb (
    .cond(rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_a1eb_cond),
    .iffalse(\ref_toks_0[state] [95:64]),
    .iftrue(elem_val),
    .return_output(rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_a1eb_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_fab4 (
    .cond(rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_fab4_cond),
    .iffalse(\ref_toks_0[state] [63:32]),
    .iftrue(elem_val),
    .return_output(rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_fab4_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_7394 (
    .cond(rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_7394_cond),
    .iffalse(\ref_toks_0[state] [31:0]),
    .iftrue(elem_val),
    .return_output(rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_7394_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_3b82 (
    .cond(rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_3b82_cond),
    .iffalse(\ref_toks_0[state] [479:448]),
    .iftrue(elem_val),
    .return_output(rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_3b82_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_079f (
    .cond(rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_079f_cond),
    .iffalse(\ref_toks_0[state] [447:416]),
    .iftrue(elem_val),
    .return_output(rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_079f_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_adef (
    .cond(rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_adef_cond),
    .iffalse(\ref_toks_0[state] [415:384]),
    .iftrue(elem_val),
    .return_output(rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_adef_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_4706 (
    .cond(rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_4706_cond),
    .iffalse(\ref_toks_0[state] [383:352]),
    .iftrue(elem_val),
    .return_output(rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_4706_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_9d6d (
    .cond(rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_9d6d_cond),
    .iffalse(\ref_toks_0[state] [351:320]),
    .iftrue(elem_val),
    .return_output(rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_9d6d_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_8a2b (
    .cond(rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_8a2b_cond),
    .iffalse(\ref_toks_0[state] [319:288]),
    .iftrue(elem_val),
    .return_output(rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_8a2b_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_6183 (
    .cond(rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_6183_cond),
    .iffalse(\ref_toks_0[state] [287:256]),
    .iftrue(elem_val),
    .return_output(rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_6183_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_72e3 (
    .cond(rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_72e3_cond),
    .iffalse(\ref_toks_0[state] [255:224]),
    .iftrue(elem_val),
    .return_output(rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_72e3_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_e012 (
    .cond(rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_e012_cond),
    .iffalse(\ref_toks_0[state] [223:192]),
    .iftrue(elem_val),
    .return_output(rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_e012_return_output)
  );
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_7478_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_7478_return_output = rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_8a2b_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_7478_right = 3'h6;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_d449_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_d449_return_output = rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_adef_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_d449_right = 2'h3;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_e35c_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_e35c_return_output = rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_e012_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_e35c_right = 4'h9;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_01fa_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_01fa_return_output = rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_7394_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_01fa_right = 4'hf;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_ae04_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_ae04_return_output = rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_fe1c_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_ae04_right = 4'hc;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_de5e_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_de5e_return_output = rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_3b82_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_de5e_right = 1'h1;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_b404_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_b404_return_output = rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_4706_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_b404_right = 3'h4;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_a0de_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_a0de_return_output = rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_6183_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_a0de_right = 3'h7;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_2f55_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_2f55_return_output = rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_a1eb_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_2f55_right = 4'hd;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_093a_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_093a_return_output = rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_c339_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_093a_right = 4'ha;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_dc9d_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_dc9d_return_output = rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_079f_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_dc9d_right = 2'h2;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_d2ad_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_d2ad_return_output = rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_72e3_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_d2ad_right = 4'h8;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_9aac_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_9aac_return_output = rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_9d6d_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_9aac_right = 3'h5;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_f9d4_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_f9d4_return_output = rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4c39_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_f9d4_right = 4'hb;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_2d51_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_2d51_return_output = rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_fab4_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_2d51_right = 4'he;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_151d_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_151d_return_output = rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_3fb7_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_151d_right = 1'h0;
  assign \return_output[data]  = { rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_3fb7_return_output, rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_3b82_return_output, rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_079f_return_output, rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_adef_return_output, rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_4706_return_output, rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_9d6d_return_output, rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_8a2b_return_output, rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_6183_return_output, rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_72e3_return_output, rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_e012_return_output, rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_c339_return_output, rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4c39_return_output, rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_fe1c_return_output, rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_a1eb_return_output, rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_fab4_return_output, rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_7394_return_output };
  assign rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_3fb7_iffalse = \ref_toks_0[state] [511:480];
  assign rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_3fb7_iftrue = elem_val;
  assign rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_c339_iffalse = \ref_toks_0[state] [191:160];
  assign rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_c339_iftrue = elem_val;
  assign rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4c39_iffalse = \ref_toks_0[state] [159:128];
  assign rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4c39_iftrue = elem_val;
  assign rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_fe1c_iffalse = \ref_toks_0[state] [127:96];
  assign rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_fe1c_iftrue = elem_val;
  assign rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_a1eb_iffalse = \ref_toks_0[state] [95:64];
  assign rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_a1eb_iftrue = elem_val;
  assign rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_fab4_iffalse = \ref_toks_0[state] [63:32];
  assign rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_fab4_iftrue = elem_val;
  assign rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_7394_iffalse = \ref_toks_0[state] [31:0];
  assign rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_7394_iftrue = elem_val;
  assign rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_3b82_iffalse = \ref_toks_0[state] [479:448];
  assign rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_3b82_iftrue = elem_val;
  assign rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_079f_iffalse = \ref_toks_0[state] [447:416];
  assign rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_079f_iftrue = elem_val;
  assign rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_adef_iffalse = \ref_toks_0[state] [415:384];
  assign rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_adef_iftrue = elem_val;
  assign rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_4706_iffalse = \ref_toks_0[state] [383:352];
  assign rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_4706_iftrue = elem_val;
  assign rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_9d6d_iffalse = \ref_toks_0[state] [351:320];
  assign rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_9d6d_iftrue = elem_val;
  assign rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_8a2b_iffalse = \ref_toks_0[state] [319:288];
  assign rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_8a2b_iftrue = elem_val;
  assign rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_6183_iffalse = \ref_toks_0[state] [287:256];
  assign rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_6183_iftrue = elem_val;
  assign rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_72e3_iffalse = \ref_toks_0[state] [255:224];
  assign rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_72e3_iftrue = elem_val;
  assign rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_e012_iffalse = \ref_toks_0[state] [223:192];
  assign rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_e012_iftrue = elem_val;
endmodule

module var_ref_rd_uint32_t_chacha20_state_state_var_d41d_0clk_763c90e8(\ref_toks_0[state] , var_dim_0, return_output);
  input [511:0] \ref_toks_0[state] ;
  wire [511:0] \ref_toks_0[state] ;
  output [31:0] return_output;
  wire [31:0] return_output;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in0;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in1;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in10;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in11;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in12;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in13;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in14;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in15;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in2;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in3;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in4;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in5;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in6;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in7;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in8;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in9;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_return_output;
  wire [3:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_sel;
  input [3:0] var_dim_0;
  wire [3:0] var_dim_0;
  uint32_mux16_0clk_4e6656cf uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836 (
    .in0(\ref_toks_0[state] [511:480]),
    .in1(\ref_toks_0[state] [479:448]),
    .in10(\ref_toks_0[state] [191:160]),
    .in11(\ref_toks_0[state] [159:128]),
    .in12(\ref_toks_0[state] [127:96]),
    .in13(\ref_toks_0[state] [95:64]),
    .in14(\ref_toks_0[state] [63:32]),
    .in15(\ref_toks_0[state] [31:0]),
    .in2(\ref_toks_0[state] [447:416]),
    .in3(\ref_toks_0[state] [415:384]),
    .in4(\ref_toks_0[state] [383:352]),
    .in5(\ref_toks_0[state] [351:320]),
    .in6(\ref_toks_0[state] [319:288]),
    .in7(\ref_toks_0[state] [287:256]),
    .in8(\ref_toks_0[state] [255:224]),
    .in9(\ref_toks_0[state] [223:192]),
    .return_output(return_output),
    .sel(var_dim_0)
  );
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in0 = \ref_toks_0[state] [511:480];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in1 = \ref_toks_0[state] [479:448];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in10 = \ref_toks_0[state] [191:160];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in11 = \ref_toks_0[state] [159:128];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in12 = \ref_toks_0[state] [127:96];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in13 = \ref_toks_0[state] [95:64];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in14 = \ref_toks_0[state] [63:32];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in15 = \ref_toks_0[state] [31:0];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in2 = \ref_toks_0[state] [447:416];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in3 = \ref_toks_0[state] [415:384];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in4 = \ref_toks_0[state] [383:352];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in5 = \ref_toks_0[state] [351:320];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in6 = \ref_toks_0[state] [319:288];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in7 = \ref_toks_0[state] [287:256];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in8 = \ref_toks_0[state] [255:224];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in9 = \ref_toks_0[state] [223:192];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_return_output = return_output;
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_sel = var_dim_0;
endmodule

module var_ref_rd_uint32_t_chacha20_state_state_var_d41d_1clk_a3137e01(clk, \ref_toks_0[state] , var_dim_0, return_output);
  input clk;
  wire clk;
  input [511:0] \ref_toks_0[state] ;
  wire [511:0] \ref_toks_0[state] ;
  output [31:0] return_output;
  wire [31:0] return_output;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in0;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in1;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in10;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in11;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in12;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in13;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in14;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in15;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in2;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in3;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in4;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in5;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in6;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in7;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in8;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in9;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_return_output;
  wire [3:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_sel;
  input [3:0] var_dim_0;
  wire [3:0] var_dim_0;
  uint32_mux16_1clk_3b941596 uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836 (
    .clk(clk),
    .in0(\ref_toks_0[state] [511:480]),
    .in1(\ref_toks_0[state] [479:448]),
    .in10(\ref_toks_0[state] [191:160]),
    .in11(\ref_toks_0[state] [159:128]),
    .in12(\ref_toks_0[state] [127:96]),
    .in13(\ref_toks_0[state] [95:64]),
    .in14(\ref_toks_0[state] [63:32]),
    .in15(\ref_toks_0[state] [31:0]),
    .in2(\ref_toks_0[state] [447:416]),
    .in3(\ref_toks_0[state] [415:384]),
    .in4(\ref_toks_0[state] [383:352]),
    .in5(\ref_toks_0[state] [351:320]),
    .in6(\ref_toks_0[state] [319:288]),
    .in7(\ref_toks_0[state] [287:256]),
    .in8(\ref_toks_0[state] [255:224]),
    .in9(\ref_toks_0[state] [223:192]),
    .return_output(return_output),
    .sel(var_dim_0)
  );
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in0 = \ref_toks_0[state] [511:480];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in1 = \ref_toks_0[state] [479:448];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in10 = \ref_toks_0[state] [191:160];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in11 = \ref_toks_0[state] [159:128];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in12 = \ref_toks_0[state] [127:96];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in13 = \ref_toks_0[state] [95:64];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in14 = \ref_toks_0[state] [63:32];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in15 = \ref_toks_0[state] [31:0];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in2 = \ref_toks_0[state] [447:416];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in3 = \ref_toks_0[state] [415:384];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in4 = \ref_toks_0[state] [383:352];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in5 = \ref_toks_0[state] [351:320];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in6 = \ref_toks_0[state] [319:288];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in7 = \ref_toks_0[state] [287:256];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in8 = \ref_toks_0[state] [255:224];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_in9 = \ref_toks_0[state] [223:192];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_return_output = return_output;
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_9836_sel = var_dim_0;
endmodule
