
DEM_FIGHTER_AIRCRAFT_STM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006088  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000130  08006148  08006148  00007148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006278  08006278  00008060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006278  08006278  00008060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006278  08006278  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006278  08006278  00007278  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800627c  0800627c  0000727c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08006280  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000017b8  20000060  080062e0  00008060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001818  080062e0  00008818  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019a58  00000000  00000000  00008088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000388d  00000000  00000000  00021ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b60  00000000  00000000  00025370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014ee  00000000  00000000  00026ed0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000055ac  00000000  00000000  000283be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018d19  00000000  00000000  0002d96a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009fc82  00000000  00000000  00046683  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e6305  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006848  00000000  00000000  000e6348  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000ecb90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006130 	.word	0x08006130

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	08006130 	.word	0x08006130

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <__aeabi_cfrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	0008      	movs	r0, r1
 80003f8:	4661      	mov	r1, ip
 80003fa:	e7ff      	b.n	80003fc <__aeabi_cfcmpeq>

080003fc <__aeabi_cfcmpeq>:
 80003fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80003fe:	f000 f8a3 	bl	8000548 <__lesf2>
 8000402:	2800      	cmp	r0, #0
 8000404:	d401      	bmi.n	800040a <__aeabi_cfcmpeq+0xe>
 8000406:	2100      	movs	r1, #0
 8000408:	42c8      	cmn	r0, r1
 800040a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800040c <__aeabi_fcmpeq>:
 800040c:	b510      	push	{r4, lr}
 800040e:	f000 f82b 	bl	8000468 <__eqsf2>
 8000412:	4240      	negs	r0, r0
 8000414:	3001      	adds	r0, #1
 8000416:	bd10      	pop	{r4, pc}

08000418 <__aeabi_fcmplt>:
 8000418:	b510      	push	{r4, lr}
 800041a:	f000 f895 	bl	8000548 <__lesf2>
 800041e:	2800      	cmp	r0, #0
 8000420:	db01      	blt.n	8000426 <__aeabi_fcmplt+0xe>
 8000422:	2000      	movs	r0, #0
 8000424:	bd10      	pop	{r4, pc}
 8000426:	2001      	movs	r0, #1
 8000428:	bd10      	pop	{r4, pc}
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_fcmple>:
 800042c:	b510      	push	{r4, lr}
 800042e:	f000 f88b 	bl	8000548 <__lesf2>
 8000432:	2800      	cmp	r0, #0
 8000434:	dd01      	ble.n	800043a <__aeabi_fcmple+0xe>
 8000436:	2000      	movs	r0, #0
 8000438:	bd10      	pop	{r4, pc}
 800043a:	2001      	movs	r0, #1
 800043c:	bd10      	pop	{r4, pc}
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_fcmpgt>:
 8000440:	b510      	push	{r4, lr}
 8000442:	f000 f839 	bl	80004b8 <__gesf2>
 8000446:	2800      	cmp	r0, #0
 8000448:	dc01      	bgt.n	800044e <__aeabi_fcmpgt+0xe>
 800044a:	2000      	movs	r0, #0
 800044c:	bd10      	pop	{r4, pc}
 800044e:	2001      	movs	r0, #1
 8000450:	bd10      	pop	{r4, pc}
 8000452:	46c0      	nop			@ (mov r8, r8)

08000454 <__aeabi_fcmpge>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f000 f82f 	bl	80004b8 <__gesf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	da01      	bge.n	8000462 <__aeabi_fcmpge+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__eqsf2>:
 8000468:	b570      	push	{r4, r5, r6, lr}
 800046a:	0042      	lsls	r2, r0, #1
 800046c:	024e      	lsls	r6, r1, #9
 800046e:	004c      	lsls	r4, r1, #1
 8000470:	0245      	lsls	r5, r0, #9
 8000472:	0a6d      	lsrs	r5, r5, #9
 8000474:	0e12      	lsrs	r2, r2, #24
 8000476:	0fc3      	lsrs	r3, r0, #31
 8000478:	0a76      	lsrs	r6, r6, #9
 800047a:	0e24      	lsrs	r4, r4, #24
 800047c:	0fc9      	lsrs	r1, r1, #31
 800047e:	2aff      	cmp	r2, #255	@ 0xff
 8000480:	d010      	beq.n	80004a4 <__eqsf2+0x3c>
 8000482:	2cff      	cmp	r4, #255	@ 0xff
 8000484:	d00c      	beq.n	80004a0 <__eqsf2+0x38>
 8000486:	2001      	movs	r0, #1
 8000488:	42a2      	cmp	r2, r4
 800048a:	d10a      	bne.n	80004a2 <__eqsf2+0x3a>
 800048c:	42b5      	cmp	r5, r6
 800048e:	d108      	bne.n	80004a2 <__eqsf2+0x3a>
 8000490:	428b      	cmp	r3, r1
 8000492:	d00f      	beq.n	80004b4 <__eqsf2+0x4c>
 8000494:	2a00      	cmp	r2, #0
 8000496:	d104      	bne.n	80004a2 <__eqsf2+0x3a>
 8000498:	0028      	movs	r0, r5
 800049a:	1e43      	subs	r3, r0, #1
 800049c:	4198      	sbcs	r0, r3
 800049e:	e000      	b.n	80004a2 <__eqsf2+0x3a>
 80004a0:	2001      	movs	r0, #1
 80004a2:	bd70      	pop	{r4, r5, r6, pc}
 80004a4:	2001      	movs	r0, #1
 80004a6:	2cff      	cmp	r4, #255	@ 0xff
 80004a8:	d1fb      	bne.n	80004a2 <__eqsf2+0x3a>
 80004aa:	4335      	orrs	r5, r6
 80004ac:	d1f9      	bne.n	80004a2 <__eqsf2+0x3a>
 80004ae:	404b      	eors	r3, r1
 80004b0:	0018      	movs	r0, r3
 80004b2:	e7f6      	b.n	80004a2 <__eqsf2+0x3a>
 80004b4:	2000      	movs	r0, #0
 80004b6:	e7f4      	b.n	80004a2 <__eqsf2+0x3a>

080004b8 <__gesf2>:
 80004b8:	b530      	push	{r4, r5, lr}
 80004ba:	0042      	lsls	r2, r0, #1
 80004bc:	0244      	lsls	r4, r0, #9
 80004be:	024d      	lsls	r5, r1, #9
 80004c0:	0fc3      	lsrs	r3, r0, #31
 80004c2:	0048      	lsls	r0, r1, #1
 80004c4:	0a64      	lsrs	r4, r4, #9
 80004c6:	0e12      	lsrs	r2, r2, #24
 80004c8:	0a6d      	lsrs	r5, r5, #9
 80004ca:	0e00      	lsrs	r0, r0, #24
 80004cc:	0fc9      	lsrs	r1, r1, #31
 80004ce:	2aff      	cmp	r2, #255	@ 0xff
 80004d0:	d018      	beq.n	8000504 <__gesf2+0x4c>
 80004d2:	28ff      	cmp	r0, #255	@ 0xff
 80004d4:	d00a      	beq.n	80004ec <__gesf2+0x34>
 80004d6:	2a00      	cmp	r2, #0
 80004d8:	d11e      	bne.n	8000518 <__gesf2+0x60>
 80004da:	2800      	cmp	r0, #0
 80004dc:	d10a      	bne.n	80004f4 <__gesf2+0x3c>
 80004de:	2d00      	cmp	r5, #0
 80004e0:	d029      	beq.n	8000536 <__gesf2+0x7e>
 80004e2:	2c00      	cmp	r4, #0
 80004e4:	d12d      	bne.n	8000542 <__gesf2+0x8a>
 80004e6:	0048      	lsls	r0, r1, #1
 80004e8:	3801      	subs	r0, #1
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	2d00      	cmp	r5, #0
 80004ee:	d125      	bne.n	800053c <__gesf2+0x84>
 80004f0:	2a00      	cmp	r2, #0
 80004f2:	d101      	bne.n	80004f8 <__gesf2+0x40>
 80004f4:	2c00      	cmp	r4, #0
 80004f6:	d0f6      	beq.n	80004e6 <__gesf2+0x2e>
 80004f8:	428b      	cmp	r3, r1
 80004fa:	d019      	beq.n	8000530 <__gesf2+0x78>
 80004fc:	2001      	movs	r0, #1
 80004fe:	425b      	negs	r3, r3
 8000500:	4318      	orrs	r0, r3
 8000502:	e7f2      	b.n	80004ea <__gesf2+0x32>
 8000504:	2c00      	cmp	r4, #0
 8000506:	d119      	bne.n	800053c <__gesf2+0x84>
 8000508:	28ff      	cmp	r0, #255	@ 0xff
 800050a:	d1f7      	bne.n	80004fc <__gesf2+0x44>
 800050c:	2d00      	cmp	r5, #0
 800050e:	d115      	bne.n	800053c <__gesf2+0x84>
 8000510:	2000      	movs	r0, #0
 8000512:	428b      	cmp	r3, r1
 8000514:	d1f2      	bne.n	80004fc <__gesf2+0x44>
 8000516:	e7e8      	b.n	80004ea <__gesf2+0x32>
 8000518:	2800      	cmp	r0, #0
 800051a:	d0ef      	beq.n	80004fc <__gesf2+0x44>
 800051c:	428b      	cmp	r3, r1
 800051e:	d1ed      	bne.n	80004fc <__gesf2+0x44>
 8000520:	4282      	cmp	r2, r0
 8000522:	dceb      	bgt.n	80004fc <__gesf2+0x44>
 8000524:	db04      	blt.n	8000530 <__gesf2+0x78>
 8000526:	42ac      	cmp	r4, r5
 8000528:	d8e8      	bhi.n	80004fc <__gesf2+0x44>
 800052a:	2000      	movs	r0, #0
 800052c:	42ac      	cmp	r4, r5
 800052e:	d2dc      	bcs.n	80004ea <__gesf2+0x32>
 8000530:	0058      	lsls	r0, r3, #1
 8000532:	3801      	subs	r0, #1
 8000534:	e7d9      	b.n	80004ea <__gesf2+0x32>
 8000536:	2c00      	cmp	r4, #0
 8000538:	d0d7      	beq.n	80004ea <__gesf2+0x32>
 800053a:	e7df      	b.n	80004fc <__gesf2+0x44>
 800053c:	2002      	movs	r0, #2
 800053e:	4240      	negs	r0, r0
 8000540:	e7d3      	b.n	80004ea <__gesf2+0x32>
 8000542:	428b      	cmp	r3, r1
 8000544:	d1da      	bne.n	80004fc <__gesf2+0x44>
 8000546:	e7ee      	b.n	8000526 <__gesf2+0x6e>

08000548 <__lesf2>:
 8000548:	b530      	push	{r4, r5, lr}
 800054a:	0042      	lsls	r2, r0, #1
 800054c:	0244      	lsls	r4, r0, #9
 800054e:	024d      	lsls	r5, r1, #9
 8000550:	0fc3      	lsrs	r3, r0, #31
 8000552:	0048      	lsls	r0, r1, #1
 8000554:	0a64      	lsrs	r4, r4, #9
 8000556:	0e12      	lsrs	r2, r2, #24
 8000558:	0a6d      	lsrs	r5, r5, #9
 800055a:	0e00      	lsrs	r0, r0, #24
 800055c:	0fc9      	lsrs	r1, r1, #31
 800055e:	2aff      	cmp	r2, #255	@ 0xff
 8000560:	d017      	beq.n	8000592 <__lesf2+0x4a>
 8000562:	28ff      	cmp	r0, #255	@ 0xff
 8000564:	d00a      	beq.n	800057c <__lesf2+0x34>
 8000566:	2a00      	cmp	r2, #0
 8000568:	d11b      	bne.n	80005a2 <__lesf2+0x5a>
 800056a:	2800      	cmp	r0, #0
 800056c:	d10a      	bne.n	8000584 <__lesf2+0x3c>
 800056e:	2d00      	cmp	r5, #0
 8000570:	d01d      	beq.n	80005ae <__lesf2+0x66>
 8000572:	2c00      	cmp	r4, #0
 8000574:	d12d      	bne.n	80005d2 <__lesf2+0x8a>
 8000576:	0048      	lsls	r0, r1, #1
 8000578:	3801      	subs	r0, #1
 800057a:	e011      	b.n	80005a0 <__lesf2+0x58>
 800057c:	2d00      	cmp	r5, #0
 800057e:	d10e      	bne.n	800059e <__lesf2+0x56>
 8000580:	2a00      	cmp	r2, #0
 8000582:	d101      	bne.n	8000588 <__lesf2+0x40>
 8000584:	2c00      	cmp	r4, #0
 8000586:	d0f6      	beq.n	8000576 <__lesf2+0x2e>
 8000588:	428b      	cmp	r3, r1
 800058a:	d10c      	bne.n	80005a6 <__lesf2+0x5e>
 800058c:	0058      	lsls	r0, r3, #1
 800058e:	3801      	subs	r0, #1
 8000590:	e006      	b.n	80005a0 <__lesf2+0x58>
 8000592:	2c00      	cmp	r4, #0
 8000594:	d103      	bne.n	800059e <__lesf2+0x56>
 8000596:	28ff      	cmp	r0, #255	@ 0xff
 8000598:	d105      	bne.n	80005a6 <__lesf2+0x5e>
 800059a:	2d00      	cmp	r5, #0
 800059c:	d015      	beq.n	80005ca <__lesf2+0x82>
 800059e:	2002      	movs	r0, #2
 80005a0:	bd30      	pop	{r4, r5, pc}
 80005a2:	2800      	cmp	r0, #0
 80005a4:	d106      	bne.n	80005b4 <__lesf2+0x6c>
 80005a6:	2001      	movs	r0, #1
 80005a8:	425b      	negs	r3, r3
 80005aa:	4318      	orrs	r0, r3
 80005ac:	e7f8      	b.n	80005a0 <__lesf2+0x58>
 80005ae:	2c00      	cmp	r4, #0
 80005b0:	d0f6      	beq.n	80005a0 <__lesf2+0x58>
 80005b2:	e7f8      	b.n	80005a6 <__lesf2+0x5e>
 80005b4:	428b      	cmp	r3, r1
 80005b6:	d1f6      	bne.n	80005a6 <__lesf2+0x5e>
 80005b8:	4282      	cmp	r2, r0
 80005ba:	dcf4      	bgt.n	80005a6 <__lesf2+0x5e>
 80005bc:	dbe6      	blt.n	800058c <__lesf2+0x44>
 80005be:	42ac      	cmp	r4, r5
 80005c0:	d8f1      	bhi.n	80005a6 <__lesf2+0x5e>
 80005c2:	2000      	movs	r0, #0
 80005c4:	42ac      	cmp	r4, r5
 80005c6:	d2eb      	bcs.n	80005a0 <__lesf2+0x58>
 80005c8:	e7e0      	b.n	800058c <__lesf2+0x44>
 80005ca:	2000      	movs	r0, #0
 80005cc:	428b      	cmp	r3, r1
 80005ce:	d1ea      	bne.n	80005a6 <__lesf2+0x5e>
 80005d0:	e7e6      	b.n	80005a0 <__lesf2+0x58>
 80005d2:	428b      	cmp	r3, r1
 80005d4:	d1e7      	bne.n	80005a6 <__lesf2+0x5e>
 80005d6:	e7f2      	b.n	80005be <__lesf2+0x76>

080005d8 <__aeabi_fmul>:
 80005d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005da:	464f      	mov	r7, r9
 80005dc:	4646      	mov	r6, r8
 80005de:	46d6      	mov	lr, sl
 80005e0:	0044      	lsls	r4, r0, #1
 80005e2:	b5c0      	push	{r6, r7, lr}
 80005e4:	0246      	lsls	r6, r0, #9
 80005e6:	1c0f      	adds	r7, r1, #0
 80005e8:	0a76      	lsrs	r6, r6, #9
 80005ea:	0e24      	lsrs	r4, r4, #24
 80005ec:	0fc5      	lsrs	r5, r0, #31
 80005ee:	2c00      	cmp	r4, #0
 80005f0:	d100      	bne.n	80005f4 <__aeabi_fmul+0x1c>
 80005f2:	e0da      	b.n	80007aa <__aeabi_fmul+0x1d2>
 80005f4:	2cff      	cmp	r4, #255	@ 0xff
 80005f6:	d074      	beq.n	80006e2 <__aeabi_fmul+0x10a>
 80005f8:	2380      	movs	r3, #128	@ 0x80
 80005fa:	00f6      	lsls	r6, r6, #3
 80005fc:	04db      	lsls	r3, r3, #19
 80005fe:	431e      	orrs	r6, r3
 8000600:	2300      	movs	r3, #0
 8000602:	4699      	mov	r9, r3
 8000604:	469a      	mov	sl, r3
 8000606:	3c7f      	subs	r4, #127	@ 0x7f
 8000608:	027b      	lsls	r3, r7, #9
 800060a:	0a5b      	lsrs	r3, r3, #9
 800060c:	4698      	mov	r8, r3
 800060e:	007b      	lsls	r3, r7, #1
 8000610:	0e1b      	lsrs	r3, r3, #24
 8000612:	0fff      	lsrs	r7, r7, #31
 8000614:	2b00      	cmp	r3, #0
 8000616:	d074      	beq.n	8000702 <__aeabi_fmul+0x12a>
 8000618:	2bff      	cmp	r3, #255	@ 0xff
 800061a:	d100      	bne.n	800061e <__aeabi_fmul+0x46>
 800061c:	e08e      	b.n	800073c <__aeabi_fmul+0x164>
 800061e:	4642      	mov	r2, r8
 8000620:	2180      	movs	r1, #128	@ 0x80
 8000622:	00d2      	lsls	r2, r2, #3
 8000624:	04c9      	lsls	r1, r1, #19
 8000626:	4311      	orrs	r1, r2
 8000628:	3b7f      	subs	r3, #127	@ 0x7f
 800062a:	002a      	movs	r2, r5
 800062c:	18e4      	adds	r4, r4, r3
 800062e:	464b      	mov	r3, r9
 8000630:	407a      	eors	r2, r7
 8000632:	4688      	mov	r8, r1
 8000634:	b2d2      	uxtb	r2, r2
 8000636:	2b0a      	cmp	r3, #10
 8000638:	dc75      	bgt.n	8000726 <__aeabi_fmul+0x14e>
 800063a:	464b      	mov	r3, r9
 800063c:	2000      	movs	r0, #0
 800063e:	2b02      	cmp	r3, #2
 8000640:	dd0f      	ble.n	8000662 <__aeabi_fmul+0x8a>
 8000642:	4649      	mov	r1, r9
 8000644:	2301      	movs	r3, #1
 8000646:	408b      	lsls	r3, r1
 8000648:	21a6      	movs	r1, #166	@ 0xa6
 800064a:	00c9      	lsls	r1, r1, #3
 800064c:	420b      	tst	r3, r1
 800064e:	d169      	bne.n	8000724 <__aeabi_fmul+0x14c>
 8000650:	2190      	movs	r1, #144	@ 0x90
 8000652:	0089      	lsls	r1, r1, #2
 8000654:	420b      	tst	r3, r1
 8000656:	d000      	beq.n	800065a <__aeabi_fmul+0x82>
 8000658:	e100      	b.n	800085c <__aeabi_fmul+0x284>
 800065a:	2188      	movs	r1, #136	@ 0x88
 800065c:	4219      	tst	r1, r3
 800065e:	d000      	beq.n	8000662 <__aeabi_fmul+0x8a>
 8000660:	e0f5      	b.n	800084e <__aeabi_fmul+0x276>
 8000662:	4641      	mov	r1, r8
 8000664:	0409      	lsls	r1, r1, #16
 8000666:	0c09      	lsrs	r1, r1, #16
 8000668:	4643      	mov	r3, r8
 800066a:	0008      	movs	r0, r1
 800066c:	0c35      	lsrs	r5, r6, #16
 800066e:	0436      	lsls	r6, r6, #16
 8000670:	0c1b      	lsrs	r3, r3, #16
 8000672:	0c36      	lsrs	r6, r6, #16
 8000674:	4370      	muls	r0, r6
 8000676:	4369      	muls	r1, r5
 8000678:	435e      	muls	r6, r3
 800067a:	435d      	muls	r5, r3
 800067c:	1876      	adds	r6, r6, r1
 800067e:	0c03      	lsrs	r3, r0, #16
 8000680:	199b      	adds	r3, r3, r6
 8000682:	4299      	cmp	r1, r3
 8000684:	d903      	bls.n	800068e <__aeabi_fmul+0xb6>
 8000686:	2180      	movs	r1, #128	@ 0x80
 8000688:	0249      	lsls	r1, r1, #9
 800068a:	468c      	mov	ip, r1
 800068c:	4465      	add	r5, ip
 800068e:	0400      	lsls	r0, r0, #16
 8000690:	0419      	lsls	r1, r3, #16
 8000692:	0c00      	lsrs	r0, r0, #16
 8000694:	1809      	adds	r1, r1, r0
 8000696:	018e      	lsls	r6, r1, #6
 8000698:	1e70      	subs	r0, r6, #1
 800069a:	4186      	sbcs	r6, r0
 800069c:	0c1b      	lsrs	r3, r3, #16
 800069e:	0e89      	lsrs	r1, r1, #26
 80006a0:	195b      	adds	r3, r3, r5
 80006a2:	430e      	orrs	r6, r1
 80006a4:	019b      	lsls	r3, r3, #6
 80006a6:	431e      	orrs	r6, r3
 80006a8:	011b      	lsls	r3, r3, #4
 80006aa:	d46c      	bmi.n	8000786 <__aeabi_fmul+0x1ae>
 80006ac:	0023      	movs	r3, r4
 80006ae:	337f      	adds	r3, #127	@ 0x7f
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	dc00      	bgt.n	80006b6 <__aeabi_fmul+0xde>
 80006b4:	e0b1      	b.n	800081a <__aeabi_fmul+0x242>
 80006b6:	0015      	movs	r5, r2
 80006b8:	0771      	lsls	r1, r6, #29
 80006ba:	d00b      	beq.n	80006d4 <__aeabi_fmul+0xfc>
 80006bc:	200f      	movs	r0, #15
 80006be:	0021      	movs	r1, r4
 80006c0:	4030      	ands	r0, r6
 80006c2:	2804      	cmp	r0, #4
 80006c4:	d006      	beq.n	80006d4 <__aeabi_fmul+0xfc>
 80006c6:	3604      	adds	r6, #4
 80006c8:	0132      	lsls	r2, r6, #4
 80006ca:	d503      	bpl.n	80006d4 <__aeabi_fmul+0xfc>
 80006cc:	4b6e      	ldr	r3, [pc, #440]	@ (8000888 <__aeabi_fmul+0x2b0>)
 80006ce:	401e      	ands	r6, r3
 80006d0:	000b      	movs	r3, r1
 80006d2:	3380      	adds	r3, #128	@ 0x80
 80006d4:	2bfe      	cmp	r3, #254	@ 0xfe
 80006d6:	dd00      	ble.n	80006da <__aeabi_fmul+0x102>
 80006d8:	e0bd      	b.n	8000856 <__aeabi_fmul+0x27e>
 80006da:	01b2      	lsls	r2, r6, #6
 80006dc:	0a52      	lsrs	r2, r2, #9
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	e048      	b.n	8000774 <__aeabi_fmul+0x19c>
 80006e2:	2e00      	cmp	r6, #0
 80006e4:	d000      	beq.n	80006e8 <__aeabi_fmul+0x110>
 80006e6:	e092      	b.n	800080e <__aeabi_fmul+0x236>
 80006e8:	2308      	movs	r3, #8
 80006ea:	4699      	mov	r9, r3
 80006ec:	3b06      	subs	r3, #6
 80006ee:	469a      	mov	sl, r3
 80006f0:	027b      	lsls	r3, r7, #9
 80006f2:	0a5b      	lsrs	r3, r3, #9
 80006f4:	4698      	mov	r8, r3
 80006f6:	007b      	lsls	r3, r7, #1
 80006f8:	24ff      	movs	r4, #255	@ 0xff
 80006fa:	0e1b      	lsrs	r3, r3, #24
 80006fc:	0fff      	lsrs	r7, r7, #31
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d18a      	bne.n	8000618 <__aeabi_fmul+0x40>
 8000702:	4642      	mov	r2, r8
 8000704:	2a00      	cmp	r2, #0
 8000706:	d164      	bne.n	80007d2 <__aeabi_fmul+0x1fa>
 8000708:	4649      	mov	r1, r9
 800070a:	3201      	adds	r2, #1
 800070c:	4311      	orrs	r1, r2
 800070e:	4689      	mov	r9, r1
 8000710:	290a      	cmp	r1, #10
 8000712:	dc08      	bgt.n	8000726 <__aeabi_fmul+0x14e>
 8000714:	407d      	eors	r5, r7
 8000716:	2001      	movs	r0, #1
 8000718:	b2ea      	uxtb	r2, r5
 800071a:	2902      	cmp	r1, #2
 800071c:	dc91      	bgt.n	8000642 <__aeabi_fmul+0x6a>
 800071e:	0015      	movs	r5, r2
 8000720:	2200      	movs	r2, #0
 8000722:	e027      	b.n	8000774 <__aeabi_fmul+0x19c>
 8000724:	0015      	movs	r5, r2
 8000726:	4653      	mov	r3, sl
 8000728:	2b02      	cmp	r3, #2
 800072a:	d100      	bne.n	800072e <__aeabi_fmul+0x156>
 800072c:	e093      	b.n	8000856 <__aeabi_fmul+0x27e>
 800072e:	2b03      	cmp	r3, #3
 8000730:	d01a      	beq.n	8000768 <__aeabi_fmul+0x190>
 8000732:	2b01      	cmp	r3, #1
 8000734:	d12c      	bne.n	8000790 <__aeabi_fmul+0x1b8>
 8000736:	2300      	movs	r3, #0
 8000738:	2200      	movs	r2, #0
 800073a:	e01b      	b.n	8000774 <__aeabi_fmul+0x19c>
 800073c:	4643      	mov	r3, r8
 800073e:	34ff      	adds	r4, #255	@ 0xff
 8000740:	2b00      	cmp	r3, #0
 8000742:	d055      	beq.n	80007f0 <__aeabi_fmul+0x218>
 8000744:	2103      	movs	r1, #3
 8000746:	464b      	mov	r3, r9
 8000748:	430b      	orrs	r3, r1
 800074a:	0019      	movs	r1, r3
 800074c:	2b0a      	cmp	r3, #10
 800074e:	dc00      	bgt.n	8000752 <__aeabi_fmul+0x17a>
 8000750:	e092      	b.n	8000878 <__aeabi_fmul+0x2a0>
 8000752:	2b0f      	cmp	r3, #15
 8000754:	d000      	beq.n	8000758 <__aeabi_fmul+0x180>
 8000756:	e08c      	b.n	8000872 <__aeabi_fmul+0x29a>
 8000758:	2280      	movs	r2, #128	@ 0x80
 800075a:	03d2      	lsls	r2, r2, #15
 800075c:	4216      	tst	r6, r2
 800075e:	d003      	beq.n	8000768 <__aeabi_fmul+0x190>
 8000760:	4643      	mov	r3, r8
 8000762:	4213      	tst	r3, r2
 8000764:	d100      	bne.n	8000768 <__aeabi_fmul+0x190>
 8000766:	e07d      	b.n	8000864 <__aeabi_fmul+0x28c>
 8000768:	2280      	movs	r2, #128	@ 0x80
 800076a:	03d2      	lsls	r2, r2, #15
 800076c:	4332      	orrs	r2, r6
 800076e:	0252      	lsls	r2, r2, #9
 8000770:	0a52      	lsrs	r2, r2, #9
 8000772:	23ff      	movs	r3, #255	@ 0xff
 8000774:	05d8      	lsls	r0, r3, #23
 8000776:	07ed      	lsls	r5, r5, #31
 8000778:	4310      	orrs	r0, r2
 800077a:	4328      	orrs	r0, r5
 800077c:	bce0      	pop	{r5, r6, r7}
 800077e:	46ba      	mov	sl, r7
 8000780:	46b1      	mov	r9, r6
 8000782:	46a8      	mov	r8, r5
 8000784:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000786:	2301      	movs	r3, #1
 8000788:	0015      	movs	r5, r2
 800078a:	0871      	lsrs	r1, r6, #1
 800078c:	401e      	ands	r6, r3
 800078e:	430e      	orrs	r6, r1
 8000790:	0023      	movs	r3, r4
 8000792:	3380      	adds	r3, #128	@ 0x80
 8000794:	1c61      	adds	r1, r4, #1
 8000796:	2b00      	cmp	r3, #0
 8000798:	dd41      	ble.n	800081e <__aeabi_fmul+0x246>
 800079a:	0772      	lsls	r2, r6, #29
 800079c:	d094      	beq.n	80006c8 <__aeabi_fmul+0xf0>
 800079e:	220f      	movs	r2, #15
 80007a0:	4032      	ands	r2, r6
 80007a2:	2a04      	cmp	r2, #4
 80007a4:	d000      	beq.n	80007a8 <__aeabi_fmul+0x1d0>
 80007a6:	e78e      	b.n	80006c6 <__aeabi_fmul+0xee>
 80007a8:	e78e      	b.n	80006c8 <__aeabi_fmul+0xf0>
 80007aa:	2e00      	cmp	r6, #0
 80007ac:	d105      	bne.n	80007ba <__aeabi_fmul+0x1e2>
 80007ae:	2304      	movs	r3, #4
 80007b0:	4699      	mov	r9, r3
 80007b2:	3b03      	subs	r3, #3
 80007b4:	2400      	movs	r4, #0
 80007b6:	469a      	mov	sl, r3
 80007b8:	e726      	b.n	8000608 <__aeabi_fmul+0x30>
 80007ba:	0030      	movs	r0, r6
 80007bc:	f000 f8b6 	bl	800092c <__clzsi2>
 80007c0:	2476      	movs	r4, #118	@ 0x76
 80007c2:	1f43      	subs	r3, r0, #5
 80007c4:	409e      	lsls	r6, r3
 80007c6:	2300      	movs	r3, #0
 80007c8:	4264      	negs	r4, r4
 80007ca:	4699      	mov	r9, r3
 80007cc:	469a      	mov	sl, r3
 80007ce:	1a24      	subs	r4, r4, r0
 80007d0:	e71a      	b.n	8000608 <__aeabi_fmul+0x30>
 80007d2:	4640      	mov	r0, r8
 80007d4:	f000 f8aa 	bl	800092c <__clzsi2>
 80007d8:	464b      	mov	r3, r9
 80007da:	1a24      	subs	r4, r4, r0
 80007dc:	3c76      	subs	r4, #118	@ 0x76
 80007de:	2b0a      	cmp	r3, #10
 80007e0:	dca1      	bgt.n	8000726 <__aeabi_fmul+0x14e>
 80007e2:	4643      	mov	r3, r8
 80007e4:	3805      	subs	r0, #5
 80007e6:	4083      	lsls	r3, r0
 80007e8:	407d      	eors	r5, r7
 80007ea:	4698      	mov	r8, r3
 80007ec:	b2ea      	uxtb	r2, r5
 80007ee:	e724      	b.n	800063a <__aeabi_fmul+0x62>
 80007f0:	464a      	mov	r2, r9
 80007f2:	3302      	adds	r3, #2
 80007f4:	4313      	orrs	r3, r2
 80007f6:	002a      	movs	r2, r5
 80007f8:	407a      	eors	r2, r7
 80007fa:	b2d2      	uxtb	r2, r2
 80007fc:	2b0a      	cmp	r3, #10
 80007fe:	dc92      	bgt.n	8000726 <__aeabi_fmul+0x14e>
 8000800:	4649      	mov	r1, r9
 8000802:	0015      	movs	r5, r2
 8000804:	2900      	cmp	r1, #0
 8000806:	d026      	beq.n	8000856 <__aeabi_fmul+0x27e>
 8000808:	4699      	mov	r9, r3
 800080a:	2002      	movs	r0, #2
 800080c:	e719      	b.n	8000642 <__aeabi_fmul+0x6a>
 800080e:	230c      	movs	r3, #12
 8000810:	4699      	mov	r9, r3
 8000812:	3b09      	subs	r3, #9
 8000814:	24ff      	movs	r4, #255	@ 0xff
 8000816:	469a      	mov	sl, r3
 8000818:	e6f6      	b.n	8000608 <__aeabi_fmul+0x30>
 800081a:	0015      	movs	r5, r2
 800081c:	0021      	movs	r1, r4
 800081e:	2201      	movs	r2, #1
 8000820:	1ad3      	subs	r3, r2, r3
 8000822:	2b1b      	cmp	r3, #27
 8000824:	dd00      	ble.n	8000828 <__aeabi_fmul+0x250>
 8000826:	e786      	b.n	8000736 <__aeabi_fmul+0x15e>
 8000828:	319e      	adds	r1, #158	@ 0x9e
 800082a:	0032      	movs	r2, r6
 800082c:	408e      	lsls	r6, r1
 800082e:	40da      	lsrs	r2, r3
 8000830:	1e73      	subs	r3, r6, #1
 8000832:	419e      	sbcs	r6, r3
 8000834:	4332      	orrs	r2, r6
 8000836:	0753      	lsls	r3, r2, #29
 8000838:	d004      	beq.n	8000844 <__aeabi_fmul+0x26c>
 800083a:	230f      	movs	r3, #15
 800083c:	4013      	ands	r3, r2
 800083e:	2b04      	cmp	r3, #4
 8000840:	d000      	beq.n	8000844 <__aeabi_fmul+0x26c>
 8000842:	3204      	adds	r2, #4
 8000844:	0153      	lsls	r3, r2, #5
 8000846:	d510      	bpl.n	800086a <__aeabi_fmul+0x292>
 8000848:	2301      	movs	r3, #1
 800084a:	2200      	movs	r2, #0
 800084c:	e792      	b.n	8000774 <__aeabi_fmul+0x19c>
 800084e:	003d      	movs	r5, r7
 8000850:	4646      	mov	r6, r8
 8000852:	4682      	mov	sl, r0
 8000854:	e767      	b.n	8000726 <__aeabi_fmul+0x14e>
 8000856:	23ff      	movs	r3, #255	@ 0xff
 8000858:	2200      	movs	r2, #0
 800085a:	e78b      	b.n	8000774 <__aeabi_fmul+0x19c>
 800085c:	2280      	movs	r2, #128	@ 0x80
 800085e:	2500      	movs	r5, #0
 8000860:	03d2      	lsls	r2, r2, #15
 8000862:	e786      	b.n	8000772 <__aeabi_fmul+0x19a>
 8000864:	003d      	movs	r5, r7
 8000866:	431a      	orrs	r2, r3
 8000868:	e783      	b.n	8000772 <__aeabi_fmul+0x19a>
 800086a:	0192      	lsls	r2, r2, #6
 800086c:	2300      	movs	r3, #0
 800086e:	0a52      	lsrs	r2, r2, #9
 8000870:	e780      	b.n	8000774 <__aeabi_fmul+0x19c>
 8000872:	003d      	movs	r5, r7
 8000874:	4646      	mov	r6, r8
 8000876:	e777      	b.n	8000768 <__aeabi_fmul+0x190>
 8000878:	002a      	movs	r2, r5
 800087a:	2301      	movs	r3, #1
 800087c:	407a      	eors	r2, r7
 800087e:	408b      	lsls	r3, r1
 8000880:	2003      	movs	r0, #3
 8000882:	b2d2      	uxtb	r2, r2
 8000884:	e6e9      	b.n	800065a <__aeabi_fmul+0x82>
 8000886:	46c0      	nop			@ (mov r8, r8)
 8000888:	f7ffffff 	.word	0xf7ffffff

0800088c <__aeabi_i2f>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	2800      	cmp	r0, #0
 8000890:	d012      	beq.n	80008b8 <__aeabi_i2f+0x2c>
 8000892:	17c3      	asrs	r3, r0, #31
 8000894:	18c5      	adds	r5, r0, r3
 8000896:	405d      	eors	r5, r3
 8000898:	0fc4      	lsrs	r4, r0, #31
 800089a:	0028      	movs	r0, r5
 800089c:	f000 f846 	bl	800092c <__clzsi2>
 80008a0:	239e      	movs	r3, #158	@ 0x9e
 80008a2:	1a1b      	subs	r3, r3, r0
 80008a4:	2b96      	cmp	r3, #150	@ 0x96
 80008a6:	dc0f      	bgt.n	80008c8 <__aeabi_i2f+0x3c>
 80008a8:	2808      	cmp	r0, #8
 80008aa:	d038      	beq.n	800091e <__aeabi_i2f+0x92>
 80008ac:	3808      	subs	r0, #8
 80008ae:	4085      	lsls	r5, r0
 80008b0:	026d      	lsls	r5, r5, #9
 80008b2:	0a6d      	lsrs	r5, r5, #9
 80008b4:	b2d8      	uxtb	r0, r3
 80008b6:	e002      	b.n	80008be <__aeabi_i2f+0x32>
 80008b8:	2400      	movs	r4, #0
 80008ba:	2000      	movs	r0, #0
 80008bc:	2500      	movs	r5, #0
 80008be:	05c0      	lsls	r0, r0, #23
 80008c0:	4328      	orrs	r0, r5
 80008c2:	07e4      	lsls	r4, r4, #31
 80008c4:	4320      	orrs	r0, r4
 80008c6:	bd70      	pop	{r4, r5, r6, pc}
 80008c8:	2b99      	cmp	r3, #153	@ 0x99
 80008ca:	dc14      	bgt.n	80008f6 <__aeabi_i2f+0x6a>
 80008cc:	1f42      	subs	r2, r0, #5
 80008ce:	4095      	lsls	r5, r2
 80008d0:	002a      	movs	r2, r5
 80008d2:	4915      	ldr	r1, [pc, #84]	@ (8000928 <__aeabi_i2f+0x9c>)
 80008d4:	4011      	ands	r1, r2
 80008d6:	0755      	lsls	r5, r2, #29
 80008d8:	d01c      	beq.n	8000914 <__aeabi_i2f+0x88>
 80008da:	250f      	movs	r5, #15
 80008dc:	402a      	ands	r2, r5
 80008de:	2a04      	cmp	r2, #4
 80008e0:	d018      	beq.n	8000914 <__aeabi_i2f+0x88>
 80008e2:	3104      	adds	r1, #4
 80008e4:	08ca      	lsrs	r2, r1, #3
 80008e6:	0149      	lsls	r1, r1, #5
 80008e8:	d515      	bpl.n	8000916 <__aeabi_i2f+0x8a>
 80008ea:	239f      	movs	r3, #159	@ 0x9f
 80008ec:	0252      	lsls	r2, r2, #9
 80008ee:	1a18      	subs	r0, r3, r0
 80008f0:	0a55      	lsrs	r5, r2, #9
 80008f2:	b2c0      	uxtb	r0, r0
 80008f4:	e7e3      	b.n	80008be <__aeabi_i2f+0x32>
 80008f6:	2205      	movs	r2, #5
 80008f8:	0029      	movs	r1, r5
 80008fa:	1a12      	subs	r2, r2, r0
 80008fc:	40d1      	lsrs	r1, r2
 80008fe:	0002      	movs	r2, r0
 8000900:	321b      	adds	r2, #27
 8000902:	4095      	lsls	r5, r2
 8000904:	002a      	movs	r2, r5
 8000906:	1e55      	subs	r5, r2, #1
 8000908:	41aa      	sbcs	r2, r5
 800090a:	430a      	orrs	r2, r1
 800090c:	4906      	ldr	r1, [pc, #24]	@ (8000928 <__aeabi_i2f+0x9c>)
 800090e:	4011      	ands	r1, r2
 8000910:	0755      	lsls	r5, r2, #29
 8000912:	d1e2      	bne.n	80008da <__aeabi_i2f+0x4e>
 8000914:	08ca      	lsrs	r2, r1, #3
 8000916:	0252      	lsls	r2, r2, #9
 8000918:	0a55      	lsrs	r5, r2, #9
 800091a:	b2d8      	uxtb	r0, r3
 800091c:	e7cf      	b.n	80008be <__aeabi_i2f+0x32>
 800091e:	026d      	lsls	r5, r5, #9
 8000920:	0a6d      	lsrs	r5, r5, #9
 8000922:	308e      	adds	r0, #142	@ 0x8e
 8000924:	e7cb      	b.n	80008be <__aeabi_i2f+0x32>
 8000926:	46c0      	nop			@ (mov r8, r8)
 8000928:	fbffffff 	.word	0xfbffffff

0800092c <__clzsi2>:
 800092c:	211c      	movs	r1, #28
 800092e:	2301      	movs	r3, #1
 8000930:	041b      	lsls	r3, r3, #16
 8000932:	4298      	cmp	r0, r3
 8000934:	d301      	bcc.n	800093a <__clzsi2+0xe>
 8000936:	0c00      	lsrs	r0, r0, #16
 8000938:	3910      	subs	r1, #16
 800093a:	0a1b      	lsrs	r3, r3, #8
 800093c:	4298      	cmp	r0, r3
 800093e:	d301      	bcc.n	8000944 <__clzsi2+0x18>
 8000940:	0a00      	lsrs	r0, r0, #8
 8000942:	3908      	subs	r1, #8
 8000944:	091b      	lsrs	r3, r3, #4
 8000946:	4298      	cmp	r0, r3
 8000948:	d301      	bcc.n	800094e <__clzsi2+0x22>
 800094a:	0900      	lsrs	r0, r0, #4
 800094c:	3904      	subs	r1, #4
 800094e:	a202      	add	r2, pc, #8	@ (adr r2, 8000958 <__clzsi2+0x2c>)
 8000950:	5c10      	ldrb	r0, [r2, r0]
 8000952:	1840      	adds	r0, r0, r1
 8000954:	4770      	bx	lr
 8000956:	46c0      	nop			@ (mov r8, r8)
 8000958:	02020304 	.word	0x02020304
 800095c:	01010101 	.word	0x01010101
	...

08000968 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800096c:	4b04      	ldr	r3, [pc, #16]	@ (8000980 <LL_RCC_HSI_Enable+0x18>)
 800096e:	681a      	ldr	r2, [r3, #0]
 8000970:	4b03      	ldr	r3, [pc, #12]	@ (8000980 <LL_RCC_HSI_Enable+0x18>)
 8000972:	2180      	movs	r1, #128	@ 0x80
 8000974:	0049      	lsls	r1, r1, #1
 8000976:	430a      	orrs	r2, r1
 8000978:	601a      	str	r2, [r3, #0]
}
 800097a:	46c0      	nop			@ (mov r8, r8)
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	40021000 	.word	0x40021000

08000984 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8000988:	4b07      	ldr	r3, [pc, #28]	@ (80009a8 <LL_RCC_HSI_IsReady+0x24>)
 800098a:	681a      	ldr	r2, [r3, #0]
 800098c:	2380      	movs	r3, #128	@ 0x80
 800098e:	00db      	lsls	r3, r3, #3
 8000990:	401a      	ands	r2, r3
 8000992:	2380      	movs	r3, #128	@ 0x80
 8000994:	00db      	lsls	r3, r3, #3
 8000996:	429a      	cmp	r2, r3
 8000998:	d101      	bne.n	800099e <LL_RCC_HSI_IsReady+0x1a>
 800099a:	2301      	movs	r3, #1
 800099c:	e000      	b.n	80009a0 <LL_RCC_HSI_IsReady+0x1c>
 800099e:	2300      	movs	r3, #0
}
 80009a0:	0018      	movs	r0, r3
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	46c0      	nop			@ (mov r8, r8)
 80009a8:	40021000 	.word	0x40021000

080009ac <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80009b4:	4b06      	ldr	r3, [pc, #24]	@ (80009d0 <LL_RCC_SetSysClkSource+0x24>)
 80009b6:	689b      	ldr	r3, [r3, #8]
 80009b8:	2207      	movs	r2, #7
 80009ba:	4393      	bics	r3, r2
 80009bc:	0019      	movs	r1, r3
 80009be:	4b04      	ldr	r3, [pc, #16]	@ (80009d0 <LL_RCC_SetSysClkSource+0x24>)
 80009c0:	687a      	ldr	r2, [r7, #4]
 80009c2:	430a      	orrs	r2, r1
 80009c4:	609a      	str	r2, [r3, #8]
}
 80009c6:	46c0      	nop			@ (mov r8, r8)
 80009c8:	46bd      	mov	sp, r7
 80009ca:	b002      	add	sp, #8
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	46c0      	nop			@ (mov r8, r8)
 80009d0:	40021000 	.word	0x40021000

080009d4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80009d8:	4b03      	ldr	r3, [pc, #12]	@ (80009e8 <LL_RCC_GetSysClkSource+0x14>)
 80009da:	689b      	ldr	r3, [r3, #8]
 80009dc:	2238      	movs	r2, #56	@ 0x38
 80009de:	4013      	ands	r3, r2
}
 80009e0:	0018      	movs	r0, r3
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	46c0      	nop			@ (mov r8, r8)
 80009e8:	40021000 	.word	0x40021000

080009ec <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80009f4:	4b06      	ldr	r3, [pc, #24]	@ (8000a10 <LL_RCC_SetAHBPrescaler+0x24>)
 80009f6:	689b      	ldr	r3, [r3, #8]
 80009f8:	4a06      	ldr	r2, [pc, #24]	@ (8000a14 <LL_RCC_SetAHBPrescaler+0x28>)
 80009fa:	4013      	ands	r3, r2
 80009fc:	0019      	movs	r1, r3
 80009fe:	4b04      	ldr	r3, [pc, #16]	@ (8000a10 <LL_RCC_SetAHBPrescaler+0x24>)
 8000a00:	687a      	ldr	r2, [r7, #4]
 8000a02:	430a      	orrs	r2, r1
 8000a04:	609a      	str	r2, [r3, #8]
}
 8000a06:	46c0      	nop			@ (mov r8, r8)
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	b002      	add	sp, #8
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	46c0      	nop			@ (mov r8, r8)
 8000a10:	40021000 	.word	0x40021000
 8000a14:	fffff0ff 	.word	0xfffff0ff

08000a18 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
 8000a20:	4b06      	ldr	r3, [pc, #24]	@ (8000a3c <LL_RCC_SetAPB1Prescaler+0x24>)
 8000a22:	689b      	ldr	r3, [r3, #8]
 8000a24:	4a06      	ldr	r2, [pc, #24]	@ (8000a40 <LL_RCC_SetAPB1Prescaler+0x28>)
 8000a26:	4013      	ands	r3, r2
 8000a28:	0019      	movs	r1, r3
 8000a2a:	4b04      	ldr	r3, [pc, #16]	@ (8000a3c <LL_RCC_SetAPB1Prescaler+0x24>)
 8000a2c:	687a      	ldr	r2, [r7, #4]
 8000a2e:	430a      	orrs	r2, r1
 8000a30:	609a      	str	r2, [r3, #8]
}
 8000a32:	46c0      	nop			@ (mov r8, r8)
 8000a34:	46bd      	mov	sp, r7
 8000a36:	b002      	add	sp, #8
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	46c0      	nop			@ (mov r8, r8)
 8000a3c:	40021000 	.word	0x40021000
 8000a40:	ffff8fff 	.word	0xffff8fff

08000a44 <LL_RCC_SetI2CClockSource>:
  *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI (*)
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (I2CxSource >> 16U), (I2CxSource & 0x0000FFFFU));
 8000a4c:	4b08      	ldr	r3, [pc, #32]	@ (8000a70 <LL_RCC_SetI2CClockSource+0x2c>)
 8000a4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000a50:	687a      	ldr	r2, [r7, #4]
 8000a52:	0c12      	lsrs	r2, r2, #16
 8000a54:	43d2      	mvns	r2, r2
 8000a56:	401a      	ands	r2, r3
 8000a58:	0011      	movs	r1, r2
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	041b      	lsls	r3, r3, #16
 8000a5e:	0c1a      	lsrs	r2, r3, #16
 8000a60:	4b03      	ldr	r3, [pc, #12]	@ (8000a70 <LL_RCC_SetI2CClockSource+0x2c>)
 8000a62:	430a      	orrs	r2, r1
 8000a64:	655a      	str	r2, [r3, #84]	@ 0x54
}
 8000a66:	46c0      	nop			@ (mov r8, r8)
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	b002      	add	sp, #8
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	46c0      	nop			@ (mov r8, r8)
 8000a70:	40021000 	.word	0x40021000

08000a74 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000a78:	4b04      	ldr	r3, [pc, #16]	@ (8000a8c <LL_RCC_PLL_Enable+0x18>)
 8000a7a:	681a      	ldr	r2, [r3, #0]
 8000a7c:	4b03      	ldr	r3, [pc, #12]	@ (8000a8c <LL_RCC_PLL_Enable+0x18>)
 8000a7e:	2180      	movs	r1, #128	@ 0x80
 8000a80:	0449      	lsls	r1, r1, #17
 8000a82:	430a      	orrs	r2, r1
 8000a84:	601a      	str	r2, [r3, #0]
}
 8000a86:	46c0      	nop			@ (mov r8, r8)
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	40021000 	.word	0x40021000

08000a90 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8000a94:	4b07      	ldr	r3, [pc, #28]	@ (8000ab4 <LL_RCC_PLL_IsReady+0x24>)
 8000a96:	681a      	ldr	r2, [r3, #0]
 8000a98:	2380      	movs	r3, #128	@ 0x80
 8000a9a:	049b      	lsls	r3, r3, #18
 8000a9c:	401a      	ands	r2, r3
 8000a9e:	2380      	movs	r3, #128	@ 0x80
 8000aa0:	049b      	lsls	r3, r3, #18
 8000aa2:	429a      	cmp	r2, r3
 8000aa4:	d101      	bne.n	8000aaa <LL_RCC_PLL_IsReady+0x1a>
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	e000      	b.n	8000aac <LL_RCC_PLL_IsReady+0x1c>
 8000aaa:	2300      	movs	r3, #0
}
 8000aac:	0018      	movs	r0, r3
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	46c0      	nop			@ (mov r8, r8)
 8000ab4:	40021000 	.word	0x40021000

08000ab8 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	60f8      	str	r0, [r7, #12]
 8000ac0:	60b9      	str	r1, [r7, #8]
 8000ac2:	607a      	str	r2, [r7, #4]
 8000ac4:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8000ac6:	4b0a      	ldr	r3, [pc, #40]	@ (8000af0 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000ac8:	68db      	ldr	r3, [r3, #12]
 8000aca:	4a0a      	ldr	r2, [pc, #40]	@ (8000af4 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8000acc:	4013      	ands	r3, r2
 8000ace:	0019      	movs	r1, r3
 8000ad0:	68fa      	ldr	r2, [r7, #12]
 8000ad2:	68bb      	ldr	r3, [r7, #8]
 8000ad4:	431a      	orrs	r2, r3
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	021b      	lsls	r3, r3, #8
 8000ada:	431a      	orrs	r2, r3
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	431a      	orrs	r2, r3
 8000ae0:	4b03      	ldr	r3, [pc, #12]	@ (8000af0 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000ae2:	430a      	orrs	r2, r1
 8000ae4:	60da      	str	r2, [r3, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8000ae6:	46c0      	nop			@ (mov r8, r8)
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	b004      	add	sp, #16
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	46c0      	nop			@ (mov r8, r8)
 8000af0:	40021000 	.word	0x40021000
 8000af4:	1fff808c 	.word	0x1fff808c

08000af8 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8000afc:	4b04      	ldr	r3, [pc, #16]	@ (8000b10 <LL_RCC_PLL_EnableDomain_SYS+0x18>)
 8000afe:	68da      	ldr	r2, [r3, #12]
 8000b00:	4b03      	ldr	r3, [pc, #12]	@ (8000b10 <LL_RCC_PLL_EnableDomain_SYS+0x18>)
 8000b02:	2180      	movs	r1, #128	@ 0x80
 8000b04:	0549      	lsls	r1, r1, #21
 8000b06:	430a      	orrs	r2, r1
 8000b08:	60da      	str	r2, [r3, #12]
}
 8000b0a:	46c0      	nop			@ (mov r8, r8)
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	40021000 	.word	0x40021000

08000b14 <LL_ADC_SetTriggerFrequencyMode>:
  *         @arg @ref LL_ADC_TRIGGER_FREQ_HIGH
  *         @arg @ref LL_ADC_TRIGGER_FREQ_LOW
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetTriggerFrequencyMode(ADC_TypeDef *ADCx, uint32_t TriggerFrequencyMode)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
 8000b1c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_LFTRIG, TriggerFrequencyMode);
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	691b      	ldr	r3, [r3, #16]
 8000b22:	4a05      	ldr	r2, [pc, #20]	@ (8000b38 <LL_ADC_SetTriggerFrequencyMode+0x24>)
 8000b24:	401a      	ands	r2, r3
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	431a      	orrs	r2, r3
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	611a      	str	r2, [r3, #16]
}
 8000b2e:	46c0      	nop			@ (mov r8, r8)
 8000b30:	46bd      	mov	sp, r7
 8000b32:	b002      	add	sp, #8
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	46c0      	nop			@ (mov r8, r8)
 8000b38:	dfffffff 	.word	0xdfffffff

08000b3c <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b084      	sub	sp, #16
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	60f8      	str	r0, [r7, #12]
 8000b44:	60b9      	str	r1, [r7, #8]
 8000b46:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	695b      	ldr	r3, [r3, #20]
 8000b4c:	68ba      	ldr	r2, [r7, #8]
 8000b4e:	2104      	movs	r1, #4
 8000b50:	400a      	ands	r2, r1
 8000b52:	2107      	movs	r1, #7
 8000b54:	4091      	lsls	r1, r2
 8000b56:	000a      	movs	r2, r1
 8000b58:	43d2      	mvns	r2, r2
 8000b5a:	401a      	ands	r2, r3
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	2104      	movs	r1, #4
 8000b60:	400b      	ands	r3, r1
 8000b62:	6879      	ldr	r1, [r7, #4]
 8000b64:	4099      	lsls	r1, r3
 8000b66:	000b      	movs	r3, r1
 8000b68:	431a      	orrs	r2, r3
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000b6e:	46c0      	nop			@ (mov r8, r8)
 8000b70:	46bd      	mov	sp, r7
 8000b72:	b004      	add	sp, #16
 8000b74:	bd80      	pop	{r7, pc}
	...

08000b78 <LL_ADC_REG_SetSequencerConfigurable>:
  *         @arg @ref LL_ADC_REG_SEQ_FIXED
  *         @arg @ref LL_ADC_REG_SEQ_CONFIGURABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerConfigurable(ADC_TypeDef *ADCx, uint32_t Configurability)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_CHSELRMOD, Configurability);
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	68db      	ldr	r3, [r3, #12]
 8000b86:	4a05      	ldr	r2, [pc, #20]	@ (8000b9c <LL_ADC_REG_SetSequencerConfigurable+0x24>)
 8000b88:	401a      	ands	r2, r3
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	431a      	orrs	r2, r3
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	60da      	str	r2, [r3, #12]
}
 8000b92:	46c0      	nop			@ (mov r8, r8)
 8000b94:	46bd      	mov	sp, r7
 8000b96:	b002      	add	sp, #8
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	46c0      	nop			@ (mov r8, r8)
 8000b9c:	ffdfffff 	.word	0xffdfffff

08000ba0 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	60f8      	str	r0, [r7, #12]
 8000ba8:	60b9      	str	r1, [r7, #8]
 8000baa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bb0:	68ba      	ldr	r2, [r7, #8]
 8000bb2:	211f      	movs	r1, #31
 8000bb4:	400a      	ands	r2, r1
 8000bb6:	210f      	movs	r1, #15
 8000bb8:	4091      	lsls	r1, r2
 8000bba:	000a      	movs	r2, r1
 8000bbc:	43d2      	mvns	r2, r2
 8000bbe:	401a      	ands	r2, r3
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	0e9b      	lsrs	r3, r3, #26
 8000bc4:	210f      	movs	r1, #15
 8000bc6:	4019      	ands	r1, r3
 8000bc8:	68bb      	ldr	r3, [r7, #8]
 8000bca:	201f      	movs	r0, #31
 8000bcc:	4003      	ands	r3, r0
 8000bce:	4099      	lsls	r1, r3
 8000bd0:	000b      	movs	r3, r1
 8000bd2:	431a      	orrs	r2, r3
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000bd8:	46c0      	nop			@ (mov r8, r8)
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	b004      	add	sp, #16
 8000bde:	bd80      	pop	{r7, pc}

08000be0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b084      	sub	sp, #16
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	60f8      	str	r0, [r7, #12]
 8000be8:	60b9      	str	r1, [r7, #8]
 8000bea:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	695b      	ldr	r3, [r3, #20]
 8000bf0:	68ba      	ldr	r2, [r7, #8]
 8000bf2:	0212      	lsls	r2, r2, #8
 8000bf4:	43d2      	mvns	r2, r2
 8000bf6:	401a      	ands	r2, r3
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	021b      	lsls	r3, r3, #8
 8000bfc:	6879      	ldr	r1, [r7, #4]
 8000bfe:	400b      	ands	r3, r1
 8000c00:	4904      	ldr	r1, [pc, #16]	@ (8000c14 <LL_ADC_SetChannelSamplingTime+0x34>)
 8000c02:	400b      	ands	r3, r1
 8000c04:	431a      	orrs	r2, r3
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8000c0a:	46c0      	nop			@ (mov r8, r8)
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	b004      	add	sp, #16
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	46c0      	nop			@ (mov r8, r8)
 8000c14:	07ffff00 	.word	0x07ffff00

08000c18 <LL_ADC_SetOverSamplingScope>:
  *         @arg @ref LL_ADC_OVS_DISABLE
  *         @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
 8000c20:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_OVSE, OvsScope);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	691b      	ldr	r3, [r3, #16]
 8000c26:	2201      	movs	r2, #1
 8000c28:	4393      	bics	r3, r2
 8000c2a:	001a      	movs	r2, r3
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	431a      	orrs	r2, r3
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	611a      	str	r2, [r3, #16]
}
 8000c34:	46c0      	nop			@ (mov r8, r8)
 8000c36:	46bd      	mov	sp, r7
 8000c38:	b002      	add	sp, #8
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	689b      	ldr	r3, [r3, #8]
 8000c48:	4a05      	ldr	r2, [pc, #20]	@ (8000c60 <LL_ADC_EnableInternalRegulator+0x24>)
 8000c4a:	4013      	ands	r3, r2
 8000c4c:	2280      	movs	r2, #128	@ 0x80
 8000c4e:	0552      	lsls	r2, r2, #21
 8000c50:	431a      	orrs	r2, r3
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000c56:	46c0      	nop			@ (mov r8, r8)
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	b002      	add	sp, #8
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	46c0      	nop			@ (mov r8, r8)
 8000c60:	6fffffe8 	.word	0x6fffffe8

08000c64 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	689b      	ldr	r3, [r3, #8]
 8000c70:	4a04      	ldr	r2, [pc, #16]	@ (8000c84 <LL_ADC_Enable+0x20>)
 8000c72:	4013      	ands	r3, r2
 8000c74:	2201      	movs	r2, #1
 8000c76:	431a      	orrs	r2, r3
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000c7c:	46c0      	nop			@ (mov r8, r8)
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	b002      	add	sp, #8
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	7fffffe8 	.word	0x7fffffe8

08000c88 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	689b      	ldr	r3, [r3, #8]
 8000c94:	2201      	movs	r2, #1
 8000c96:	4013      	ands	r3, r2
 8000c98:	2b01      	cmp	r3, #1
 8000c9a:	d101      	bne.n	8000ca0 <LL_ADC_IsEnabled+0x18>
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	e000      	b.n	8000ca2 <LL_ADC_IsEnabled+0x1a>
 8000ca0:	2300      	movs	r3, #0
}
 8000ca2:	0018      	movs	r0, r3
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	b002      	add	sp, #8
 8000ca8:	bd80      	pop	{r7, pc}
	...

08000cac <LL_ADC_StartCalibration>:
  * @rmtoll CR       ADCAL          LL_ADC_StartCalibration
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	689b      	ldr	r3, [r3, #8]
 8000cb8:	4a05      	ldr	r2, [pc, #20]	@ (8000cd0 <LL_ADC_StartCalibration+0x24>)
 8000cba:	4013      	ands	r3, r2
 8000cbc:	2280      	movs	r2, #128	@ 0x80
 8000cbe:	0612      	lsls	r2, r2, #24
 8000cc0:	431a      	orrs	r2, r3
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL);
}
 8000cc6:	46c0      	nop			@ (mov r8, r8)
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	b002      	add	sp, #8
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	46c0      	nop			@ (mov r8, r8)
 8000cd0:	7fffffe8 	.word	0x7fffffe8

08000cd4 <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(const ADC_TypeDef *ADCx)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	689b      	ldr	r3, [r3, #8]
 8000ce0:	0fdb      	lsrs	r3, r3, #31
 8000ce2:	07da      	lsls	r2, r3, #31
 8000ce4:	2380      	movs	r3, #128	@ 0x80
 8000ce6:	061b      	lsls	r3, r3, #24
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	d101      	bne.n	8000cf0 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8000cec:	2301      	movs	r3, #1
 8000cee:	e000      	b.n	8000cf2 <LL_ADC_IsCalibrationOnGoing+0x1e>
 8000cf0:	2300      	movs	r3, #0
}
 8000cf2:	0018      	movs	r0, r3
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	b002      	add	sp, #8
 8000cf8:	bd80      	pop	{r7, pc}
	...

08000cfc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	689b      	ldr	r3, [r3, #8]
 8000d08:	4a04      	ldr	r2, [pc, #16]	@ (8000d1c <LL_ADC_REG_StartConversion+0x20>)
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	2204      	movs	r2, #4
 8000d0e:	431a      	orrs	r2, r3
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000d14:	46c0      	nop			@ (mov r8, r8)
 8000d16:	46bd      	mov	sp, r7
 8000d18:	b002      	add	sp, #8
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	7fffffe8 	.word	0x7fffffe8

08000d20 <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       DATA           LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(const ADC_TypeDef *ADCx)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA) & 0x00000FFFUL);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d2c:	b29b      	uxth	r3, r3
 8000d2e:	051b      	lsls	r3, r3, #20
 8000d30:	0d1b      	lsrs	r3, r3, #20
 8000d32:	b29b      	uxth	r3, r3
}
 8000d34:	0018      	movs	r0, r3
 8000d36:	46bd      	mov	sp, r7
 8000d38:	b002      	add	sp, #8
 8000d3a:	bd80      	pop	{r7, pc}

08000d3c <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(const ADC_TypeDef *ADCx)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	2201      	movs	r2, #1
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	2b01      	cmp	r3, #1
 8000d4e:	d101      	bne.n	8000d54 <LL_ADC_IsActiveFlag_ADRDY+0x18>
 8000d50:	2301      	movs	r3, #1
 8000d52:	e000      	b.n	8000d56 <LL_ADC_IsActiveFlag_ADRDY+0x1a>
 8000d54:	2300      	movs	r3, #0
}
 8000d56:	0018      	movs	r0, r3
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	b002      	add	sp, #8
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <LL_ADC_IsActiveFlag_CCRDY>:
  * @rmtoll ISR      CCRDY          LL_ADC_IsActiveFlag_CCRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_CCRDY(const ADC_TypeDef *ADCx)
{
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b082      	sub	sp, #8
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_CCRDY) == (LL_ADC_FLAG_CCRDY)) ? 1UL : 0UL);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681a      	ldr	r2, [r3, #0]
 8000d6a:	2380      	movs	r3, #128	@ 0x80
 8000d6c:	019b      	lsls	r3, r3, #6
 8000d6e:	401a      	ands	r2, r3
 8000d70:	2380      	movs	r3, #128	@ 0x80
 8000d72:	019b      	lsls	r3, r3, #6
 8000d74:	429a      	cmp	r2, r3
 8000d76:	d101      	bne.n	8000d7c <LL_ADC_IsActiveFlag_CCRDY+0x1e>
 8000d78:	2301      	movs	r3, #1
 8000d7a:	e000      	b.n	8000d7e <LL_ADC_IsActiveFlag_CCRDY+0x20>
 8000d7c:	2300      	movs	r3, #0
}
 8000d7e:	0018      	movs	r0, r3
 8000d80:	46bd      	mov	sp, r7
 8000d82:	b002      	add	sp, #8
 8000d84:	bd80      	pop	{r7, pc}

08000d86 <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(const ADC_TypeDef *ADCx)
{
 8000d86:	b580      	push	{r7, lr}
 8000d88:	b082      	sub	sp, #8
 8000d8a:	af00      	add	r7, sp, #0
 8000d8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	2204      	movs	r2, #4
 8000d94:	4013      	ands	r3, r2
 8000d96:	2b04      	cmp	r3, #4
 8000d98:	d101      	bne.n	8000d9e <LL_ADC_IsActiveFlag_EOC+0x18>
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	e000      	b.n	8000da0 <LL_ADC_IsActiveFlag_EOC+0x1a>
 8000d9e:	2300      	movs	r3, #0
}
 8000da0:	0018      	movs	r0, r3
 8000da2:	46bd      	mov	sp, r7
 8000da4:	b002      	add	sp, #8
 8000da6:	bd80      	pop	{r7, pc}

08000da8 <LL_ADC_IsActiveFlag_EOS>:
  * @rmtoll ISR      EOS            LL_ADC_IsActiveFlag_EOS
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOS(const ADC_TypeDef *ADCx)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS)) ? 1UL : 0UL);
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	2208      	movs	r2, #8
 8000db6:	4013      	ands	r3, r2
 8000db8:	2b08      	cmp	r3, #8
 8000dba:	d101      	bne.n	8000dc0 <LL_ADC_IsActiveFlag_EOS+0x18>
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	e000      	b.n	8000dc2 <LL_ADC_IsActiveFlag_EOS+0x1a>
 8000dc0:	2300      	movs	r3, #0
}
 8000dc2:	0018      	movs	r0, r3
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	b002      	add	sp, #8
 8000dc8:	bd80      	pop	{r7, pc}

08000dca <LL_ADC_ClearFlag_CCRDY>:
  * @rmtoll ISR      CCRDY          LL_ADC_ClearFlag_CCRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE void LL_ADC_ClearFlag_CCRDY(ADC_TypeDef *ADCx)
{
 8000dca:	b580      	push	{r7, lr}
 8000dcc:	b082      	sub	sp, #8
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_CCRDY);
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	2280      	movs	r2, #128	@ 0x80
 8000dd6:	0192      	lsls	r2, r2, #6
 8000dd8:	601a      	str	r2, [r3, #0]
}
 8000dda:	46c0      	nop			@ (mov r8, r8)
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	b002      	add	sp, #8
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <LL_ADC_ClearFlag_EOS>:
  * @rmtoll ISR      EOS            LL_ADC_ClearFlag_EOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)
{
 8000de2:	b580      	push	{r7, lr}
 8000de4:	b082      	sub	sp, #8
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	2208      	movs	r2, #8
 8000dee:	601a      	str	r2, [r3, #0]
}
 8000df0:	46c0      	nop			@ (mov r8, r8)
 8000df2:	46bd      	mov	sp, r7
 8000df4:	b002      	add	sp, #8
 8000df6:	bd80      	pop	{r7, pc}

08000df8 <LL_ADC_DisableIT_EOC>:
  * @rmtoll IER      EOCIE          LL_ADC_DisableIT_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	2204      	movs	r2, #4
 8000e06:	4393      	bics	r3, r2
 8000e08:	001a      	movs	r2, r3
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	605a      	str	r2, [r3, #4]
}
 8000e0e:	46c0      	nop			@ (mov r8, r8)
 8000e10:	46bd      	mov	sp, r7
 8000e12:	b002      	add	sp, #8
 8000e14:	bd80      	pop	{r7, pc}

08000e16 <LL_ADC_DisableIT_EOS>:
  * @rmtoll IER      EOSIE          LL_ADC_DisableIT_EOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)
{
 8000e16:	b580      	push	{r7, lr}
 8000e18:	b082      	sub	sp, #8
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	2208      	movs	r2, #8
 8000e24:	4393      	bics	r3, r2
 8000e26:	001a      	movs	r2, r3
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	605a      	str	r2, [r3, #4]
}
 8000e2c:	46c0      	nop			@ (mov r8, r8)
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	b002      	add	sp, #8
 8000e32:	bd80      	pop	{r7, pc}

08000e34 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a03      	ldr	r2, [pc, #12]	@ (8000e50 <LL_I2C_EnableClockStretching+0x1c>)
 8000e42:	401a      	ands	r2, r3
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	601a      	str	r2, [r3, #0]
}
 8000e48:	46c0      	nop			@ (mov r8, r8)
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	b002      	add	sp, #8
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	fffdffff 	.word	0xfffdffff

08000e54 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a03      	ldr	r2, [pc, #12]	@ (8000e70 <LL_I2C_DisableGeneralCall+0x1c>)
 8000e62:	401a      	ands	r2, r3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	601a      	str	r2, [r3, #0]
}
 8000e68:	46c0      	nop			@ (mov r8, r8)
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	b002      	add	sp, #8
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	fff7ffff 	.word	0xfff7ffff

08000e74 <LL_I2C_SetOwnAddress2>:
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b084      	sub	sp, #16
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	60f8      	str	r0, [r7, #12]
 8000e7c:	60b9      	str	r1, [r7, #8]
 8000e7e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	68db      	ldr	r3, [r3, #12]
 8000e84:	4a05      	ldr	r2, [pc, #20]	@ (8000e9c <LL_I2C_SetOwnAddress2+0x28>)
 8000e86:	401a      	ands	r2, r3
 8000e88:	68b9      	ldr	r1, [r7, #8]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	430b      	orrs	r3, r1
 8000e8e:	431a      	orrs	r2, r3
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	60da      	str	r2, [r3, #12]
}
 8000e94:	46c0      	nop			@ (mov r8, r8)
 8000e96:	46bd      	mov	sp, r7
 8000e98:	b004      	add	sp, #16
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	fffff801 	.word	0xfffff801

08000ea0 <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	68db      	ldr	r3, [r3, #12]
 8000eac:	4a03      	ldr	r2, [pc, #12]	@ (8000ebc <LL_I2C_DisableOwnAddress2+0x1c>)
 8000eae:	401a      	ands	r2, r3
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	60da      	str	r2, [r3, #12]
}
 8000eb4:	46c0      	nop			@ (mov r8, r8)
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	b002      	add	sp, #8
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	ffff7fff 	.word	0xffff7fff

08000ec0 <LL_I2C_IsActiveFlag_TXIS>:
  * @rmtoll ISR          TXIS          LL_I2C_IsActiveFlag_TXIS
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(const I2C_TypeDef *I2Cx)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	699b      	ldr	r3, [r3, #24]
 8000ecc:	2202      	movs	r2, #2
 8000ece:	4013      	ands	r3, r2
 8000ed0:	2b02      	cmp	r3, #2
 8000ed2:	d101      	bne.n	8000ed8 <LL_I2C_IsActiveFlag_TXIS+0x18>
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	e000      	b.n	8000eda <LL_I2C_IsActiveFlag_TXIS+0x1a>
 8000ed8:	2300      	movs	r3, #0
}
 8000eda:	0018      	movs	r0, r3
 8000edc:	46bd      	mov	sp, r7
 8000ede:	b002      	add	sp, #8
 8000ee0:	bd80      	pop	{r7, pc}

08000ee2 <LL_I2C_IsActiveFlag_RXNE>:
  * @rmtoll ISR          RXNE          LL_I2C_IsActiveFlag_RXNE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(const I2C_TypeDef *I2Cx)
{
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	b082      	sub	sp, #8
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	699b      	ldr	r3, [r3, #24]
 8000eee:	2204      	movs	r2, #4
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	2b04      	cmp	r3, #4
 8000ef4:	d101      	bne.n	8000efa <LL_I2C_IsActiveFlag_RXNE+0x18>
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	e000      	b.n	8000efc <LL_I2C_IsActiveFlag_RXNE+0x1a>
 8000efa:	2300      	movs	r3, #0
}
 8000efc:	0018      	movs	r0, r3
 8000efe:	46bd      	mov	sp, r7
 8000f00:	b002      	add	sp, #8
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <LL_I2C_IsActiveFlag_STOP>:
  * @rmtoll ISR          STOPF         LL_I2C_IsActiveFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(const I2C_TypeDef *I2Cx)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	699b      	ldr	r3, [r3, #24]
 8000f10:	2220      	movs	r2, #32
 8000f12:	4013      	ands	r3, r2
 8000f14:	2b20      	cmp	r3, #32
 8000f16:	d101      	bne.n	8000f1c <LL_I2C_IsActiveFlag_STOP+0x18>
 8000f18:	2301      	movs	r3, #1
 8000f1a:	e000      	b.n	8000f1e <LL_I2C_IsActiveFlag_STOP+0x1a>
 8000f1c:	2300      	movs	r3, #0
}
 8000f1e:	0018      	movs	r0, r3
 8000f20:	46bd      	mov	sp, r7
 8000f22:	b002      	add	sp, #8
 8000f24:	bd80      	pop	{r7, pc}

08000f26 <LL_I2C_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_I2C_IsActiveFlag_TC
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TC(const I2C_TypeDef *I2Cx)
{
 8000f26:	b580      	push	{r7, lr}
 8000f28:	b082      	sub	sp, #8
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TC) == (I2C_ISR_TC)) ? 1UL : 0UL);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	699b      	ldr	r3, [r3, #24]
 8000f32:	2240      	movs	r2, #64	@ 0x40
 8000f34:	4013      	ands	r3, r2
 8000f36:	2b40      	cmp	r3, #64	@ 0x40
 8000f38:	d101      	bne.n	8000f3e <LL_I2C_IsActiveFlag_TC+0x18>
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e000      	b.n	8000f40 <LL_I2C_IsActiveFlag_TC+0x1a>
 8000f3e:	2300      	movs	r3, #0
}
 8000f40:	0018      	movs	r0, r3
 8000f42:	46bd      	mov	sp, r7
 8000f44:	b002      	add	sp, #8
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <LL_I2C_ClearFlag_STOP>:
  * @rmtoll ICR          STOPCF        LL_I2C_ClearFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	69db      	ldr	r3, [r3, #28]
 8000f54:	2220      	movs	r2, #32
 8000f56:	431a      	orrs	r2, r3
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	61da      	str	r2, [r3, #28]
}
 8000f5c:	46c0      	nop			@ (mov r8, r8)
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	b002      	add	sp, #8
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <LL_I2C_EnableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	2280      	movs	r2, #128	@ 0x80
 8000f72:	0492      	lsls	r2, r2, #18
 8000f74:	431a      	orrs	r2, r3
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	605a      	str	r2, [r3, #4]
}
 8000f7a:	46c0      	nop			@ (mov r8, r8)
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	b002      	add	sp, #8
 8000f80:	bd80      	pop	{r7, pc}
	...

08000f84 <LL_I2C_HandleTransfer>:
  *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE
  * @retval None
  */
__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize,
                                           uint32_t TransferSize, uint32_t EndMode, uint32_t Request)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b086      	sub	sp, #24
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
 8000f90:	603b      	str	r3, [r7, #0]
  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
 8000f92:	68bb      	ldr	r3, [r7, #8]
 8000f94:	059b      	lsls	r3, r3, #22
 8000f96:	0d9a      	lsrs	r2, r3, #22
                             ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 8000f98:	6879      	ldr	r1, [r7, #4]
 8000f9a:	2380      	movs	r3, #128	@ 0x80
 8000f9c:	011b      	lsls	r3, r3, #4
 8000f9e:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
 8000fa0:	431a      	orrs	r2, r3
                             (((uint32_t)TransferSize << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	0419      	lsls	r1, r3, #16
 8000fa6:	23ff      	movs	r3, #255	@ 0xff
 8000fa8:	041b      	lsls	r3, r3, #16
 8000faa:	400b      	ands	r3, r1
                             ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 8000fac:	431a      	orrs	r2, r3
                             (((uint32_t)TransferSize << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8000fae:	6a3b      	ldr	r3, [r7, #32]
 8000fb0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
 8000fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	005b      	lsls	r3, r3, #1
 8000fb8:	085b      	lsrs	r3, r3, #1
 8000fba:	617b      	str	r3, [r7, #20]
                             (uint32_t)EndMode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 |
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000fc2:	0d51      	lsrs	r1, r2, #21
 8000fc4:	2280      	movs	r2, #128	@ 0x80
 8000fc6:	00d2      	lsls	r2, r2, #3
 8000fc8:	400a      	ands	r2, r1
 8000fca:	4906      	ldr	r1, [pc, #24]	@ (8000fe4 <LL_I2C_HandleTransfer+0x60>)
 8000fcc:	430a      	orrs	r2, r1
 8000fce:	43d2      	mvns	r2, r2
 8000fd0:	401a      	ands	r2, r3
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	431a      	orrs	r2, r3
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	605a      	str	r2, [r3, #4]
             (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
             I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD |
             I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R,
             tmp);
}
 8000fda:	46c0      	nop			@ (mov r8, r8)
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	b006      	add	sp, #24
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	46c0      	nop			@ (mov r8, r8)
 8000fe4:	03ff7bff 	.word	0x03ff7bff

08000fe8 <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(const I2C_TypeDef *I2Cx)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ff4:	b2db      	uxtb	r3, r3
}
 8000ff6:	0018      	movs	r0, r3
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	b002      	add	sp, #8
 8000ffc:	bd80      	pop	{r7, pc}

08000ffe <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 8000ffe:	b580      	push	{r7, lr}
 8001000:	b082      	sub	sp, #8
 8001002:	af00      	add	r7, sp, #0
 8001004:	6078      	str	r0, [r7, #4]
 8001006:	000a      	movs	r2, r1
 8001008:	1cfb      	adds	r3, r7, #3
 800100a:	701a      	strb	r2, [r3, #0]
  WRITE_REG(I2Cx->TXDR, Data);
 800100c:	1cfb      	adds	r3, r7, #3
 800100e:	781a      	ldrb	r2, [r3, #0]
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001014:	46c0      	nop			@ (mov r8, r8)
 8001016:	46bd      	mov	sp, r7
 8001018:	b002      	add	sp, #8
 800101a:	bd80      	pop	{r7, pc}

0800101c <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b084      	sub	sp, #16
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 8001024:	4b07      	ldr	r3, [pc, #28]	@ (8001044 <LL_APB1_GRP1_EnableClock+0x28>)
 8001026:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8001028:	4b06      	ldr	r3, [pc, #24]	@ (8001044 <LL_APB1_GRP1_EnableClock+0x28>)
 800102a:	687a      	ldr	r2, [r7, #4]
 800102c:	430a      	orrs	r2, r1
 800102e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8001030:	4b04      	ldr	r3, [pc, #16]	@ (8001044 <LL_APB1_GRP1_EnableClock+0x28>)
 8001032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001034:	687a      	ldr	r2, [r7, #4]
 8001036:	4013      	ands	r3, r2
 8001038:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800103a:	68fb      	ldr	r3, [r7, #12]
}
 800103c:	46c0      	nop			@ (mov r8, r8)
 800103e:	46bd      	mov	sp, r7
 8001040:	b004      	add	sp, #16
 8001042:	bd80      	pop	{r7, pc}
 8001044:	40021000 	.word	0x40021000

08001048 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
  * @note (*) peripheral not available on all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR2, Periphs);
 8001050:	4b07      	ldr	r3, [pc, #28]	@ (8001070 <LL_APB2_GRP1_EnableClock+0x28>)
 8001052:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8001054:	4b06      	ldr	r3, [pc, #24]	@ (8001070 <LL_APB2_GRP1_EnableClock+0x28>)
 8001056:	687a      	ldr	r2, [r7, #4]
 8001058:	430a      	orrs	r2, r1
 800105a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 800105c:	4b04      	ldr	r3, [pc, #16]	@ (8001070 <LL_APB2_GRP1_EnableClock+0x28>)
 800105e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001060:	687a      	ldr	r2, [r7, #4]
 8001062:	4013      	ands	r3, r2
 8001064:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001066:	68fb      	ldr	r3, [r7, #12]
}
 8001068:	46c0      	nop			@ (mov r8, r8)
 800106a:	46bd      	mov	sp, r7
 800106c:	b004      	add	sp, #16
 800106e:	bd80      	pop	{r7, pc}
 8001070:	40021000 	.word	0x40021000

08001074 <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 800107c:	4b07      	ldr	r3, [pc, #28]	@ (800109c <LL_IOP_GRP1_EnableClock+0x28>)
 800107e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001080:	4b06      	ldr	r3, [pc, #24]	@ (800109c <LL_IOP_GRP1_EnableClock+0x28>)
 8001082:	687a      	ldr	r2, [r7, #4]
 8001084:	430a      	orrs	r2, r1
 8001086:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8001088:	4b04      	ldr	r3, [pc, #16]	@ (800109c <LL_IOP_GRP1_EnableClock+0x28>)
 800108a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800108c:	687a      	ldr	r2, [r7, #4]
 800108e:	4013      	ands	r3, r2
 8001090:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001092:	68fb      	ldr	r3, [r7, #12]
}
 8001094:	46c0      	nop			@ (mov r8, r8)
 8001096:	46bd      	mov	sp, r7
 8001098:	b004      	add	sp, #16
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40021000 	.word	0x40021000

080010a0 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80010a8:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <LL_FLASH_SetLatency+0x24>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2207      	movs	r2, #7
 80010ae:	4393      	bics	r3, r2
 80010b0:	0019      	movs	r1, r3
 80010b2:	4b04      	ldr	r3, [pc, #16]	@ (80010c4 <LL_FLASH_SetLatency+0x24>)
 80010b4:	687a      	ldr	r2, [r7, #4]
 80010b6:	430a      	orrs	r2, r1
 80010b8:	601a      	str	r2, [r3, #0]
}
 80010ba:	46c0      	nop			@ (mov r8, r8)
 80010bc:	46bd      	mov	sp, r7
 80010be:	b002      	add	sp, #8
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	46c0      	nop			@ (mov r8, r8)
 80010c4:	40022000 	.word	0x40022000

080010c8 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80010cc:	4b03      	ldr	r3, [pc, #12]	@ (80010dc <LL_FLASH_GetLatency+0x14>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	2207      	movs	r2, #7
 80010d2:	4013      	ands	r3, r2
}
 80010d4:	0018      	movs	r0, r3
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	46c0      	nop			@ (mov r8, r8)
 80010dc:	40022000 	.word	0x40022000

080010e0 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2201      	movs	r2, #1
 80010ee:	431a      	orrs	r2, r3
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	601a      	str	r2, [r3, #0]
}
 80010f4:	46c0      	nop			@ (mov r8, r8)
 80010f6:	46bd      	mov	sp, r7
 80010f8:	b002      	add	sp, #8
 80010fa:	bd80      	pop	{r7, pc}

080010fc <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	4a07      	ldr	r2, [pc, #28]	@ (8001128 <LL_USART_ConfigAsyncMode+0x2c>)
 800110a:	401a      	ands	r2, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	689b      	ldr	r3, [r3, #8]
 8001114:	222a      	movs	r2, #42	@ 0x2a
 8001116:	4393      	bics	r3, r2
 8001118:	001a      	movs	r2, r3
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	609a      	str	r2, [r3, #8]
}
 800111e:	46c0      	nop			@ (mov r8, r8)
 8001120:	46bd      	mov	sp, r7
 8001122:	b002      	add	sp, #8
 8001124:	bd80      	pop	{r7, pc}
 8001126:	46c0      	nop			@ (mov r8, r8)
 8001128:	ffffb7ff 	.word	0xffffb7ff

0800112c <LL_USART_IsActiveFlag_TXE_TXFNF>:
  * @rmtoll ISR          TXE_TXFNF     LL_USART_IsActiveFlag_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE_TXFNF(const USART_TypeDef *USARTx)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	69db      	ldr	r3, [r3, #28]
 8001138:	2280      	movs	r2, #128	@ 0x80
 800113a:	4013      	ands	r3, r2
 800113c:	2b80      	cmp	r3, #128	@ 0x80
 800113e:	d101      	bne.n	8001144 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 8001140:	2301      	movs	r3, #1
 8001142:	e000      	b.n	8001146 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 8001144:	2300      	movs	r3, #0
}
 8001146:	0018      	movs	r0, r3
 8001148:	46bd      	mov	sp, r7
 800114a:	b002      	add	sp, #8
 800114c:	bd80      	pop	{r7, pc}

0800114e <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(const USART_TypeDef *USARTx)
{
 800114e:	b580      	push	{r7, lr}
 8001150:	b082      	sub	sp, #8
 8001152:	af00      	add	r7, sp, #0
 8001154:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	69da      	ldr	r2, [r3, #28]
 800115a:	2380      	movs	r3, #128	@ 0x80
 800115c:	039b      	lsls	r3, r3, #14
 800115e:	401a      	ands	r2, r3
 8001160:	2380      	movs	r3, #128	@ 0x80
 8001162:	039b      	lsls	r3, r3, #14
 8001164:	429a      	cmp	r2, r3
 8001166:	d101      	bne.n	800116c <LL_USART_IsActiveFlag_TEACK+0x1e>
 8001168:	2301      	movs	r3, #1
 800116a:	e000      	b.n	800116e <LL_USART_IsActiveFlag_TEACK+0x20>
 800116c:	2300      	movs	r3, #0
}
 800116e:	0018      	movs	r0, r3
 8001170:	46bd      	mov	sp, r7
 8001172:	b002      	add	sp, #8
 8001174:	bd80      	pop	{r7, pc}

08001176 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(const USART_TypeDef *USARTx)
{
 8001176:	b580      	push	{r7, lr}
 8001178:	b082      	sub	sp, #8
 800117a:	af00      	add	r7, sp, #0
 800117c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	69da      	ldr	r2, [r3, #28]
 8001182:	2380      	movs	r3, #128	@ 0x80
 8001184:	03db      	lsls	r3, r3, #15
 8001186:	401a      	ands	r2, r3
 8001188:	2380      	movs	r3, #128	@ 0x80
 800118a:	03db      	lsls	r3, r3, #15
 800118c:	429a      	cmp	r2, r3
 800118e:	d101      	bne.n	8001194 <LL_USART_IsActiveFlag_REACK+0x1e>
 8001190:	2301      	movs	r3, #1
 8001192:	e000      	b.n	8001196 <LL_USART_IsActiveFlag_REACK+0x20>
 8001194:	2300      	movs	r3, #0
}
 8001196:	0018      	movs	r0, r3
 8001198:	46bd      	mov	sp, r7
 800119a:	b002      	add	sp, #8
 800119c:	bd80      	pop	{r7, pc}

0800119e <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800119e:	b580      	push	{r7, lr}
 80011a0:	b082      	sub	sp, #8
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	6078      	str	r0, [r7, #4]
 80011a6:	000a      	movs	r2, r1
 80011a8:	1cfb      	adds	r3, r7, #3
 80011aa:	701a      	strb	r2, [r3, #0]
  USARTx->TDR = Value;
 80011ac:	1cfb      	adds	r3, r7, #3
 80011ae:	781a      	ldrb	r2, [r3, #0]
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80011b4:	46c0      	nop			@ (mov r8, r8)
 80011b6:	46bd      	mov	sp, r7
 80011b8:	b002      	add	sp, #8
 80011ba:	bd80      	pop	{r7, pc}

080011bc <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
 80011c4:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	691b      	ldr	r3, [r3, #16]
 80011ca:	683a      	ldr	r2, [r7, #0]
 80011cc:	4013      	ands	r3, r2
 80011ce:	683a      	ldr	r2, [r7, #0]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d101      	bne.n	80011d8 <LL_GPIO_IsInputPinSet+0x1c>
 80011d4:	2301      	movs	r3, #1
 80011d6:	e000      	b.n	80011da <LL_GPIO_IsInputPinSet+0x1e>
 80011d8:	2300      	movs	r3, #0
}
 80011da:	0018      	movs	r0, r3
 80011dc:	46bd      	mov	sp, r7
 80011de:	b002      	add	sp, #8
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b082      	sub	sp, #8
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
 80011ea:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	683a      	ldr	r2, [r7, #0]
 80011f0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80011f2:	46c0      	nop			@ (mov r8, r8)
 80011f4:	46bd      	mov	sp, r7
 80011f6:	b002      	add	sp, #8
 80011f8:	bd80      	pop	{r7, pc}
	...

080011fc <Platform_I2C_Write>:
/**
 * @brief Robust I2C Write with Timeout.
 * Returns -1 if hardware freezes, preventing system lockup.
 */
int32_t Platform_I2C_Write(void *handle, uint8_t reg, const uint8_t *bufp,
		uint16_t len) {
 80011fc:	b590      	push	{r4, r7, lr}
 80011fe:	b08b      	sub	sp, #44	@ 0x2c
 8001200:	af02      	add	r7, sp, #8
 8001202:	60f8      	str	r0, [r7, #12]
 8001204:	0008      	movs	r0, r1
 8001206:	607a      	str	r2, [r7, #4]
 8001208:	0019      	movs	r1, r3
 800120a:	230b      	movs	r3, #11
 800120c:	18fb      	adds	r3, r7, r3
 800120e:	1c02      	adds	r2, r0, #0
 8001210:	701a      	strb	r2, [r3, #0]
 8001212:	2008      	movs	r0, #8
 8001214:	183b      	adds	r3, r7, r0
 8001216:	1c0a      	adds	r2, r1, #0
 8001218:	801a      	strh	r2, [r3, #0]
	I2C_TypeDef *I2Cx = (I2C_TypeDef*) handle;
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	617b      	str	r3, [r7, #20]
	uint32_t timeout = I2C_TIMEOUT;
 800121e:	4b38      	ldr	r3, [pc, #224]	@ (8001300 <Platform_I2C_Write+0x104>)
 8001220:	61fb      	str	r3, [r7, #28]

	LL_I2C_HandleTransfer(I2Cx, SENSOR_I2C_ADDR, LL_I2C_ADDRSLAVE_7BIT, len + 1,
 8001222:	183b      	adds	r3, r7, r0
 8001224:	881b      	ldrh	r3, [r3, #0]
 8001226:	3301      	adds	r3, #1
 8001228:	001a      	movs	r2, r3
 800122a:	6978      	ldr	r0, [r7, #20]
 800122c:	4b35      	ldr	r3, [pc, #212]	@ (8001304 <Platform_I2C_Write+0x108>)
 800122e:	9301      	str	r3, [sp, #4]
 8001230:	2380      	movs	r3, #128	@ 0x80
 8001232:	049b      	lsls	r3, r3, #18
 8001234:	9300      	str	r3, [sp, #0]
 8001236:	0013      	movs	r3, r2
 8001238:	2200      	movs	r2, #0
 800123a:	2132      	movs	r1, #50	@ 0x32
 800123c:	f7ff fea2 	bl	8000f84 <LL_I2C_HandleTransfer>
			LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);

	while (!LL_I2C_IsActiveFlag_TXIS(I2Cx)) {
 8001240:	e007      	b.n	8001252 <Platform_I2C_Write+0x56>
		if (timeout-- == 0)
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	1e5a      	subs	r2, r3, #1
 8001246:	61fa      	str	r2, [r7, #28]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d102      	bne.n	8001252 <Platform_I2C_Write+0x56>
			return -1;
 800124c:	2301      	movs	r3, #1
 800124e:	425b      	negs	r3, r3
 8001250:	e051      	b.n	80012f6 <Platform_I2C_Write+0xfa>
	while (!LL_I2C_IsActiveFlag_TXIS(I2Cx)) {
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	0018      	movs	r0, r3
 8001256:	f7ff fe33 	bl	8000ec0 <LL_I2C_IsActiveFlag_TXIS>
 800125a:	1e03      	subs	r3, r0, #0
 800125c:	d0f1      	beq.n	8001242 <Platform_I2C_Write+0x46>
	}
	LL_I2C_TransmitData8(I2Cx, reg);
 800125e:	230b      	movs	r3, #11
 8001260:	18fb      	adds	r3, r7, r3
 8001262:	781a      	ldrb	r2, [r3, #0]
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	0011      	movs	r1, r2
 8001268:	0018      	movs	r0, r3
 800126a:	f7ff fec8 	bl	8000ffe <LL_I2C_TransmitData8>

	for (uint16_t i = 0; i < len; i++) {
 800126e:	231a      	movs	r3, #26
 8001270:	18fb      	adds	r3, r7, r3
 8001272:	2200      	movs	r2, #0
 8001274:	801a      	strh	r2, [r3, #0]
 8001276:	e020      	b.n	80012ba <Platform_I2C_Write+0xbe>
		timeout = I2C_TIMEOUT;
 8001278:	4b21      	ldr	r3, [pc, #132]	@ (8001300 <Platform_I2C_Write+0x104>)
 800127a:	61fb      	str	r3, [r7, #28]
		while (!LL_I2C_IsActiveFlag_TXIS(I2Cx)) {
 800127c:	e007      	b.n	800128e <Platform_I2C_Write+0x92>
			if (timeout-- == 0)
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	1e5a      	subs	r2, r3, #1
 8001282:	61fa      	str	r2, [r7, #28]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d102      	bne.n	800128e <Platform_I2C_Write+0x92>
				return -1;
 8001288:	2301      	movs	r3, #1
 800128a:	425b      	negs	r3, r3
 800128c:	e033      	b.n	80012f6 <Platform_I2C_Write+0xfa>
		while (!LL_I2C_IsActiveFlag_TXIS(I2Cx)) {
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	0018      	movs	r0, r3
 8001292:	f7ff fe15 	bl	8000ec0 <LL_I2C_IsActiveFlag_TXIS>
 8001296:	1e03      	subs	r3, r0, #0
 8001298:	d0f1      	beq.n	800127e <Platform_I2C_Write+0x82>
		}
		LL_I2C_TransmitData8(I2Cx, bufp[i]);
 800129a:	241a      	movs	r4, #26
 800129c:	193b      	adds	r3, r7, r4
 800129e:	881b      	ldrh	r3, [r3, #0]
 80012a0:	687a      	ldr	r2, [r7, #4]
 80012a2:	18d3      	adds	r3, r2, r3
 80012a4:	781a      	ldrb	r2, [r3, #0]
 80012a6:	697b      	ldr	r3, [r7, #20]
 80012a8:	0011      	movs	r1, r2
 80012aa:	0018      	movs	r0, r3
 80012ac:	f7ff fea7 	bl	8000ffe <LL_I2C_TransmitData8>
	for (uint16_t i = 0; i < len; i++) {
 80012b0:	193b      	adds	r3, r7, r4
 80012b2:	881a      	ldrh	r2, [r3, #0]
 80012b4:	193b      	adds	r3, r7, r4
 80012b6:	3201      	adds	r2, #1
 80012b8:	801a      	strh	r2, [r3, #0]
 80012ba:	231a      	movs	r3, #26
 80012bc:	18fa      	adds	r2, r7, r3
 80012be:	2308      	movs	r3, #8
 80012c0:	18fb      	adds	r3, r7, r3
 80012c2:	8812      	ldrh	r2, [r2, #0]
 80012c4:	881b      	ldrh	r3, [r3, #0]
 80012c6:	429a      	cmp	r2, r3
 80012c8:	d3d6      	bcc.n	8001278 <Platform_I2C_Write+0x7c>
	}

	timeout = I2C_TIMEOUT;
 80012ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001300 <Platform_I2C_Write+0x104>)
 80012cc:	61fb      	str	r3, [r7, #28]
	while (!LL_I2C_IsActiveFlag_STOP(I2Cx)) {
 80012ce:	e007      	b.n	80012e0 <Platform_I2C_Write+0xe4>
		if (timeout-- == 0)
 80012d0:	69fb      	ldr	r3, [r7, #28]
 80012d2:	1e5a      	subs	r2, r3, #1
 80012d4:	61fa      	str	r2, [r7, #28]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d102      	bne.n	80012e0 <Platform_I2C_Write+0xe4>
			return -1;
 80012da:	2301      	movs	r3, #1
 80012dc:	425b      	negs	r3, r3
 80012de:	e00a      	b.n	80012f6 <Platform_I2C_Write+0xfa>
	while (!LL_I2C_IsActiveFlag_STOP(I2Cx)) {
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	0018      	movs	r0, r3
 80012e4:	f7ff fe0e 	bl	8000f04 <LL_I2C_IsActiveFlag_STOP>
 80012e8:	1e03      	subs	r3, r0, #0
 80012ea:	d0f1      	beq.n	80012d0 <Platform_I2C_Write+0xd4>
	}
	LL_I2C_ClearFlag_STOP(I2Cx);
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	0018      	movs	r0, r3
 80012f0:	f7ff fe2a 	bl	8000f48 <LL_I2C_ClearFlag_STOP>
	return 0;
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	0018      	movs	r0, r3
 80012f8:	46bd      	mov	sp, r7
 80012fa:	b009      	add	sp, #36	@ 0x24
 80012fc:	bd90      	pop	{r4, r7, pc}
 80012fe:	46c0      	nop			@ (mov r8, r8)
 8001300:	00002710 	.word	0x00002710
 8001304:	80002000 	.word	0x80002000

08001308 <Platform_I2C_Read>:

/**
 * @brief Robust I2C Read with Timeout.
 */
int32_t Platform_I2C_Read(void *handle, uint8_t reg, uint8_t *bufp,
		uint16_t len) {
 8001308:	b5b0      	push	{r4, r5, r7, lr}
 800130a:	b08a      	sub	sp, #40	@ 0x28
 800130c:	af02      	add	r7, sp, #8
 800130e:	60f8      	str	r0, [r7, #12]
 8001310:	0008      	movs	r0, r1
 8001312:	607a      	str	r2, [r7, #4]
 8001314:	0019      	movs	r1, r3
 8001316:	230b      	movs	r3, #11
 8001318:	18fb      	adds	r3, r7, r3
 800131a:	1c02      	adds	r2, r0, #0
 800131c:	701a      	strb	r2, [r3, #0]
 800131e:	2308      	movs	r3, #8
 8001320:	18fb      	adds	r3, r7, r3
 8001322:	1c0a      	adds	r2, r1, #0
 8001324:	801a      	strh	r2, [r3, #0]
	I2C_TypeDef *I2Cx = (I2C_TypeDef*) handle;
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	617b      	str	r3, [r7, #20]
	uint32_t timeout = I2C_TIMEOUT;
 800132a:	4b44      	ldr	r3, [pc, #272]	@ (800143c <Platform_I2C_Read+0x134>)
 800132c:	61fb      	str	r3, [r7, #28]

	LL_I2C_HandleTransfer(I2Cx, SENSOR_I2C_ADDR, LL_I2C_ADDRSLAVE_7BIT, 1,
 800132e:	6978      	ldr	r0, [r7, #20]
 8001330:	4b43      	ldr	r3, [pc, #268]	@ (8001440 <Platform_I2C_Read+0x138>)
 8001332:	9301      	str	r3, [sp, #4]
 8001334:	2300      	movs	r3, #0
 8001336:	9300      	str	r3, [sp, #0]
 8001338:	2301      	movs	r3, #1
 800133a:	2200      	movs	r2, #0
 800133c:	2132      	movs	r1, #50	@ 0x32
 800133e:	f7ff fe21 	bl	8000f84 <LL_I2C_HandleTransfer>
			LL_I2C_MODE_SOFTEND, LL_I2C_GENERATE_START_WRITE);

	while (!LL_I2C_IsActiveFlag_TXIS(I2Cx)) {
 8001342:	e007      	b.n	8001354 <Platform_I2C_Read+0x4c>
		if (timeout-- == 0)
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	1e5a      	subs	r2, r3, #1
 8001348:	61fa      	str	r2, [r7, #28]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d102      	bne.n	8001354 <Platform_I2C_Read+0x4c>
			return -1;
 800134e:	2301      	movs	r3, #1
 8001350:	425b      	negs	r3, r3
 8001352:	e06e      	b.n	8001432 <Platform_I2C_Read+0x12a>
	while (!LL_I2C_IsActiveFlag_TXIS(I2Cx)) {
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	0018      	movs	r0, r3
 8001358:	f7ff fdb2 	bl	8000ec0 <LL_I2C_IsActiveFlag_TXIS>
 800135c:	1e03      	subs	r3, r0, #0
 800135e:	d0f1      	beq.n	8001344 <Platform_I2C_Read+0x3c>
	}
	LL_I2C_TransmitData8(I2Cx, reg);
 8001360:	230b      	movs	r3, #11
 8001362:	18fb      	adds	r3, r7, r3
 8001364:	781a      	ldrb	r2, [r3, #0]
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	0011      	movs	r1, r2
 800136a:	0018      	movs	r0, r3
 800136c:	f7ff fe47 	bl	8000ffe <LL_I2C_TransmitData8>

	while (!LL_I2C_IsActiveFlag_TC(I2Cx)) {
 8001370:	e007      	b.n	8001382 <Platform_I2C_Read+0x7a>
		if (timeout-- == 0)
 8001372:	69fb      	ldr	r3, [r7, #28]
 8001374:	1e5a      	subs	r2, r3, #1
 8001376:	61fa      	str	r2, [r7, #28]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d102      	bne.n	8001382 <Platform_I2C_Read+0x7a>
			return -1;
 800137c:	2301      	movs	r3, #1
 800137e:	425b      	negs	r3, r3
 8001380:	e057      	b.n	8001432 <Platform_I2C_Read+0x12a>
	while (!LL_I2C_IsActiveFlag_TC(I2Cx)) {
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	0018      	movs	r0, r3
 8001386:	f7ff fdce 	bl	8000f26 <LL_I2C_IsActiveFlag_TC>
 800138a:	1e03      	subs	r3, r0, #0
 800138c:	d0f1      	beq.n	8001372 <Platform_I2C_Read+0x6a>
	}

	LL_I2C_HandleTransfer(I2Cx, SENSOR_I2C_ADDR, LL_I2C_ADDRSLAVE_7BIT, len,
 800138e:	2308      	movs	r3, #8
 8001390:	18fb      	adds	r3, r7, r3
 8001392:	881a      	ldrh	r2, [r3, #0]
 8001394:	6978      	ldr	r0, [r7, #20]
 8001396:	4b2b      	ldr	r3, [pc, #172]	@ (8001444 <Platform_I2C_Read+0x13c>)
 8001398:	9301      	str	r3, [sp, #4]
 800139a:	2380      	movs	r3, #128	@ 0x80
 800139c:	049b      	lsls	r3, r3, #18
 800139e:	9300      	str	r3, [sp, #0]
 80013a0:	0013      	movs	r3, r2
 80013a2:	2200      	movs	r2, #0
 80013a4:	2132      	movs	r1, #50	@ 0x32
 80013a6:	f7ff fded 	bl	8000f84 <LL_I2C_HandleTransfer>
			LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_READ);

	for (uint16_t i = 0; i < len; i++) {
 80013aa:	231a      	movs	r3, #26
 80013ac:	18fb      	adds	r3, r7, r3
 80013ae:	2200      	movs	r2, #0
 80013b0:	801a      	strh	r2, [r3, #0]
 80013b2:	e020      	b.n	80013f6 <Platform_I2C_Read+0xee>
		timeout = I2C_TIMEOUT;
 80013b4:	4b21      	ldr	r3, [pc, #132]	@ (800143c <Platform_I2C_Read+0x134>)
 80013b6:	61fb      	str	r3, [r7, #28]
		while (!LL_I2C_IsActiveFlag_RXNE(I2Cx)) {
 80013b8:	e007      	b.n	80013ca <Platform_I2C_Read+0xc2>
			if (timeout-- == 0)
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	1e5a      	subs	r2, r3, #1
 80013be:	61fa      	str	r2, [r7, #28]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d102      	bne.n	80013ca <Platform_I2C_Read+0xc2>
				return -1;
 80013c4:	2301      	movs	r3, #1
 80013c6:	425b      	negs	r3, r3
 80013c8:	e033      	b.n	8001432 <Platform_I2C_Read+0x12a>
		while (!LL_I2C_IsActiveFlag_RXNE(I2Cx)) {
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	0018      	movs	r0, r3
 80013ce:	f7ff fd88 	bl	8000ee2 <LL_I2C_IsActiveFlag_RXNE>
 80013d2:	1e03      	subs	r3, r0, #0
 80013d4:	d0f1      	beq.n	80013ba <Platform_I2C_Read+0xb2>
		}
		bufp[i] = LL_I2C_ReceiveData8(I2Cx);
 80013d6:	251a      	movs	r5, #26
 80013d8:	197b      	adds	r3, r7, r5
 80013da:	881b      	ldrh	r3, [r3, #0]
 80013dc:	687a      	ldr	r2, [r7, #4]
 80013de:	18d4      	adds	r4, r2, r3
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	0018      	movs	r0, r3
 80013e4:	f7ff fe00 	bl	8000fe8 <LL_I2C_ReceiveData8>
 80013e8:	0003      	movs	r3, r0
 80013ea:	7023      	strb	r3, [r4, #0]
	for (uint16_t i = 0; i < len; i++) {
 80013ec:	197b      	adds	r3, r7, r5
 80013ee:	881a      	ldrh	r2, [r3, #0]
 80013f0:	197b      	adds	r3, r7, r5
 80013f2:	3201      	adds	r2, #1
 80013f4:	801a      	strh	r2, [r3, #0]
 80013f6:	231a      	movs	r3, #26
 80013f8:	18fa      	adds	r2, r7, r3
 80013fa:	2308      	movs	r3, #8
 80013fc:	18fb      	adds	r3, r7, r3
 80013fe:	8812      	ldrh	r2, [r2, #0]
 8001400:	881b      	ldrh	r3, [r3, #0]
 8001402:	429a      	cmp	r2, r3
 8001404:	d3d6      	bcc.n	80013b4 <Platform_I2C_Read+0xac>
	}

	timeout = I2C_TIMEOUT;
 8001406:	4b0d      	ldr	r3, [pc, #52]	@ (800143c <Platform_I2C_Read+0x134>)
 8001408:	61fb      	str	r3, [r7, #28]
	while (!LL_I2C_IsActiveFlag_STOP(I2Cx)) {
 800140a:	e007      	b.n	800141c <Platform_I2C_Read+0x114>
		if (timeout-- == 0)
 800140c:	69fb      	ldr	r3, [r7, #28]
 800140e:	1e5a      	subs	r2, r3, #1
 8001410:	61fa      	str	r2, [r7, #28]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d102      	bne.n	800141c <Platform_I2C_Read+0x114>
			return -1;
 8001416:	2301      	movs	r3, #1
 8001418:	425b      	negs	r3, r3
 800141a:	e00a      	b.n	8001432 <Platform_I2C_Read+0x12a>
	while (!LL_I2C_IsActiveFlag_STOP(I2Cx)) {
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	0018      	movs	r0, r3
 8001420:	f7ff fd70 	bl	8000f04 <LL_I2C_IsActiveFlag_STOP>
 8001424:	1e03      	subs	r3, r0, #0
 8001426:	d0f1      	beq.n	800140c <Platform_I2C_Read+0x104>
	}
	LL_I2C_ClearFlag_STOP(I2Cx);
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	0018      	movs	r0, r3
 800142c:	f7ff fd8c 	bl	8000f48 <LL_I2C_ClearFlag_STOP>
	return 0;
 8001430:	2300      	movs	r3, #0
}
 8001432:	0018      	movs	r0, r3
 8001434:	46bd      	mov	sp, r7
 8001436:	b008      	add	sp, #32
 8001438:	bdb0      	pop	{r4, r5, r7, pc}
 800143a:	46c0      	nop			@ (mov r8, r8)
 800143c:	00002710 	.word	0x00002710
 8001440:	80002000 	.word	0x80002000
 8001444:	80002400 	.word	0x80002400

08001448 <Update_ADC_Values>:
 */
/**
 * @brief Sequencer kullanarak tm kanallar srayla okur.
 * Rank 1: Yaw (Ch 7), Rank 2: Thrust (Ch 8)
 */
void Update_ADC_Values(void) {
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
    // 1. Dnm balat (Sequencer otomatik olarak Rank 1'den balar)
    LL_ADC_REG_StartConversion(ADC1);
 800144c:	4b17      	ldr	r3, [pc, #92]	@ (80014ac <Update_ADC_Values+0x64>)
 800144e:	0018      	movs	r0, r3
 8001450:	f7ff fc54 	bl	8000cfc <LL_ADC_REG_StartConversion>

    // 2. Rank 1 (Yaw) iin bekle ve oku
    while (!LL_ADC_IsActiveFlag_EOC(ADC1));
 8001454:	46c0      	nop			@ (mov r8, r8)
 8001456:	4b15      	ldr	r3, [pc, #84]	@ (80014ac <Update_ADC_Values+0x64>)
 8001458:	0018      	movs	r0, r3
 800145a:	f7ff fc94 	bl	8000d86 <LL_ADC_IsActiveFlag_EOC>
 800145e:	1e03      	subs	r3, r0, #0
 8001460:	d0f9      	beq.n	8001456 <Update_ADC_Values+0xe>
    val_yaw = LL_ADC_REG_ReadConversionData12(ADC1); // EOC flag'i okuma yapnca temizlenir
 8001462:	4b12      	ldr	r3, [pc, #72]	@ (80014ac <Update_ADC_Values+0x64>)
 8001464:	0018      	movs	r0, r3
 8001466:	f7ff fc5b 	bl	8000d20 <LL_ADC_REG_ReadConversionData12>
 800146a:	0003      	movs	r3, r0
 800146c:	001a      	movs	r2, r3
 800146e:	4b10      	ldr	r3, [pc, #64]	@ (80014b0 <Update_ADC_Values+0x68>)
 8001470:	801a      	strh	r2, [r3, #0]

    // 3. Rank 2 (Thrust) iin bekle ve oku
    while (!LL_ADC_IsActiveFlag_EOC(ADC1));
 8001472:	46c0      	nop			@ (mov r8, r8)
 8001474:	4b0d      	ldr	r3, [pc, #52]	@ (80014ac <Update_ADC_Values+0x64>)
 8001476:	0018      	movs	r0, r3
 8001478:	f7ff fc85 	bl	8000d86 <LL_ADC_IsActiveFlag_EOC>
 800147c:	1e03      	subs	r3, r0, #0
 800147e:	d0f9      	beq.n	8001474 <Update_ADC_Values+0x2c>
    val_thr = LL_ADC_REG_ReadConversionData12(ADC1);
 8001480:	4b0a      	ldr	r3, [pc, #40]	@ (80014ac <Update_ADC_Values+0x64>)
 8001482:	0018      	movs	r0, r3
 8001484:	f7ff fc4c 	bl	8000d20 <LL_ADC_REG_ReadConversionData12>
 8001488:	0003      	movs	r3, r0
 800148a:	001a      	movs	r2, r3
 800148c:	4b09      	ldr	r3, [pc, #36]	@ (80014b4 <Update_ADC_Values+0x6c>)
 800148e:	801a      	strh	r2, [r3, #0]

    // 4. Dizinin (Sequence) tamamen bittiinden emin ol (Opsiyonel)
    while (!LL_ADC_IsActiveFlag_EOS(ADC1));
 8001490:	46c0      	nop			@ (mov r8, r8)
 8001492:	4b06      	ldr	r3, [pc, #24]	@ (80014ac <Update_ADC_Values+0x64>)
 8001494:	0018      	movs	r0, r3
 8001496:	f7ff fc87 	bl	8000da8 <LL_ADC_IsActiveFlag_EOS>
 800149a:	1e03      	subs	r3, r0, #0
 800149c:	d0f9      	beq.n	8001492 <Update_ADC_Values+0x4a>
    LL_ADC_ClearFlag_EOS(ADC1);
 800149e:	4b03      	ldr	r3, [pc, #12]	@ (80014ac <Update_ADC_Values+0x64>)
 80014a0:	0018      	movs	r0, r3
 80014a2:	f7ff fc9e 	bl	8000de2 <LL_ADC_ClearFlag_EOS>
}
 80014a6:	46c0      	nop			@ (mov r8, r8)
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	40012400 	.word	0x40012400
 80014b0:	200000a4 	.word	0x200000a4
 80014b4:	200000a6 	.word	0x200000a6

080014b8 <Fast_IntToStr>:

/* Fast String Converter */
int Fast_IntToStr(char *buf, int value) {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b088      	sub	sp, #32
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	6039      	str	r1, [r7, #0]
	char *p = buf;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	61fb      	str	r3, [r7, #28]
	if (value < 0) {
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	da07      	bge.n	80014dc <Fast_IntToStr+0x24>
		*p++ = '-';
 80014cc:	69fb      	ldr	r3, [r7, #28]
 80014ce:	1c5a      	adds	r2, r3, #1
 80014d0:	61fa      	str	r2, [r7, #28]
 80014d2:	222d      	movs	r2, #45	@ 0x2d
 80014d4:	701a      	strb	r2, [r3, #0]
		value = -value;
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	425b      	negs	r3, r3
 80014da:	603b      	str	r3, [r7, #0]
	}
	char *first = p;
 80014dc:	69fb      	ldr	r3, [r7, #28]
 80014de:	61bb      	str	r3, [r7, #24]
	do {
		int digit = value % 10;
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	210a      	movs	r1, #10
 80014e4:	0018      	movs	r0, r3
 80014e6:	f7fe ff7f 	bl	80003e8 <__aeabi_idivmod>
 80014ea:	000b      	movs	r3, r1
 80014ec:	613b      	str	r3, [r7, #16]
		*p++ = (char) (digit + '0');
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	b2da      	uxtb	r2, r3
 80014f2:	69fb      	ldr	r3, [r7, #28]
 80014f4:	1c59      	adds	r1, r3, #1
 80014f6:	61f9      	str	r1, [r7, #28]
 80014f8:	3230      	adds	r2, #48	@ 0x30
 80014fa:	b2d2      	uxtb	r2, r2
 80014fc:	701a      	strb	r2, [r3, #0]
		value /= 10;
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	210a      	movs	r1, #10
 8001502:	0018      	movs	r0, r3
 8001504:	f7fe fe8a 	bl	800021c <__divsi3>
 8001508:	0003      	movs	r3, r0
 800150a:	603b      	str	r3, [r7, #0]
	} while (value > 0);
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	2b00      	cmp	r3, #0
 8001510:	dce6      	bgt.n	80014e0 <Fast_IntToStr+0x28>
	char *last = p - 1;
 8001512:	69fb      	ldr	r3, [r7, #28]
 8001514:	3b01      	subs	r3, #1
 8001516:	617b      	str	r3, [r7, #20]
	while (first < last) {
 8001518:	e010      	b.n	800153c <Fast_IntToStr+0x84>
		char temp = *first;
 800151a:	210f      	movs	r1, #15
 800151c:	187b      	adds	r3, r7, r1
 800151e:	69ba      	ldr	r2, [r7, #24]
 8001520:	7812      	ldrb	r2, [r2, #0]
 8001522:	701a      	strb	r2, [r3, #0]
		*first++ = *last;
 8001524:	69bb      	ldr	r3, [r7, #24]
 8001526:	1c5a      	adds	r2, r3, #1
 8001528:	61ba      	str	r2, [r7, #24]
 800152a:	697a      	ldr	r2, [r7, #20]
 800152c:	7812      	ldrb	r2, [r2, #0]
 800152e:	701a      	strb	r2, [r3, #0]
		*last-- = temp;
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	1e5a      	subs	r2, r3, #1
 8001534:	617a      	str	r2, [r7, #20]
 8001536:	187a      	adds	r2, r7, r1
 8001538:	7812      	ldrb	r2, [r2, #0]
 800153a:	701a      	strb	r2, [r3, #0]
	while (first < last) {
 800153c:	69ba      	ldr	r2, [r7, #24]
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	429a      	cmp	r2, r3
 8001542:	d3ea      	bcc.n	800151a <Fast_IntToStr+0x62>
	}
	return (int) (p - buf);
 8001544:	69fa      	ldr	r2, [r7, #28]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	1ad3      	subs	r3, r2, r3
}
 800154a:	0018      	movs	r0, r3
 800154c:	46bd      	mov	sp, r7
 800154e:	b008      	add	sp, #32
 8001550:	bd80      	pop	{r7, pc}
	...

08001554 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001558:	f000 fe08 	bl	800216c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800155c:	f000 f82c 	bl	80015b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001560:	f000 fa82 	bl	8001a68 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001564:	f000 f86c 	bl	8001640 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001568:	f000 f96a 	bl	8001840 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800156c:	f000 f9f4 	bl	8001958 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001570:	f001 ff94 	bl	800349c <osKernelInitialize>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of UARTTask */
  UARTTaskHandle = osThreadNew(StartUARTTask, NULL, &UARTTask_attributes);
 8001574:	4a0a      	ldr	r2, [pc, #40]	@ (80015a0 <main+0x4c>)
 8001576:	4b0b      	ldr	r3, [pc, #44]	@ (80015a4 <main+0x50>)
 8001578:	2100      	movs	r1, #0
 800157a:	0018      	movs	r0, r3
 800157c:	f001 ffd6 	bl	800352c <osThreadNew>
 8001580:	0002      	movs	r2, r0
 8001582:	4b09      	ldr	r3, [pc, #36]	@ (80015a8 <main+0x54>)
 8001584:	601a      	str	r2, [r3, #0]

  /* creation of SensorTask */
  SensorTaskHandle = osThreadNew(StartSensorTask, NULL, &SensorTask_attributes);
 8001586:	4a09      	ldr	r2, [pc, #36]	@ (80015ac <main+0x58>)
 8001588:	4b09      	ldr	r3, [pc, #36]	@ (80015b0 <main+0x5c>)
 800158a:	2100      	movs	r1, #0
 800158c:	0018      	movs	r0, r3
 800158e:	f001 ffcd 	bl	800352c <osThreadNew>
 8001592:	0002      	movs	r2, r0
 8001594:	4b07      	ldr	r3, [pc, #28]	@ (80015b4 <main+0x60>)
 8001596:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001598:	f001 ffa2 	bl	80034e0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 800159c:	46c0      	nop			@ (mov r8, r8)
 800159e:	e7fd      	b.n	800159c <main+0x48>
 80015a0:	08006178 	.word	0x08006178
 80015a4:	08001b51 	.word	0x08001b51
 80015a8:	2000007c 	.word	0x2000007c
 80015ac:	0800619c 	.word	0x0800619c
 80015b0:	08001ce1 	.word	0x08001ce1
 80015b4:	20000080 	.word	0x20000080

080015b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 80015bc:	2002      	movs	r0, #2
 80015be:	f7ff fd6f 	bl	80010a0 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_2)
 80015c2:	46c0      	nop			@ (mov r8, r8)
 80015c4:	f7ff fd80 	bl	80010c8 <LL_FLASH_GetLatency>
 80015c8:	0003      	movs	r3, r0
 80015ca:	2b02      	cmp	r3, #2
 80015cc:	d1fa      	bne.n	80015c4 <SystemClock_Config+0xc>
  {
  }

  /* HSI configuration and activation */
  LL_RCC_HSI_Enable();
 80015ce:	f7ff f9cb 	bl	8000968 <LL_RCC_HSI_Enable>
  while(LL_RCC_HSI_IsReady() != 1)
 80015d2:	46c0      	nop			@ (mov r8, r8)
 80015d4:	f7ff f9d6 	bl	8000984 <LL_RCC_HSI_IsReady>
 80015d8:	0003      	movs	r3, r0
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d1fa      	bne.n	80015d4 <SystemClock_Config+0x1c>
  {
  }

  /* Main PLL configuration and activation */
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_1, 8, LL_RCC_PLLR_DIV_2);
 80015de:	2380      	movs	r3, #128	@ 0x80
 80015e0:	059b      	lsls	r3, r3, #22
 80015e2:	2208      	movs	r2, #8
 80015e4:	2100      	movs	r1, #0
 80015e6:	2002      	movs	r0, #2
 80015e8:	f7ff fa66 	bl	8000ab8 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 80015ec:	f7ff fa42 	bl	8000a74 <LL_RCC_PLL_Enable>
  LL_RCC_PLL_EnableDomain_SYS();
 80015f0:	f7ff fa82 	bl	8000af8 <LL_RCC_PLL_EnableDomain_SYS>
  while(LL_RCC_PLL_IsReady() != 1)
 80015f4:	46c0      	nop			@ (mov r8, r8)
 80015f6:	f7ff fa4b 	bl	8000a90 <LL_RCC_PLL_IsReady>
 80015fa:	0003      	movs	r3, r0
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d1fa      	bne.n	80015f6 <SystemClock_Config+0x3e>
  {
  }

  /* Set AHB prescaler*/
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001600:	2000      	movs	r0, #0
 8001602:	f7ff f9f3 	bl	80009ec <LL_RCC_SetAHBPrescaler>

  /* Sysclk activation on the main PLL */
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001606:	2002      	movs	r0, #2
 8001608:	f7ff f9d0 	bl	80009ac <LL_RCC_SetSysClkSource>
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800160c:	46c0      	nop			@ (mov r8, r8)
 800160e:	f7ff f9e1 	bl	80009d4 <LL_RCC_GetSysClkSource>
 8001612:	0003      	movs	r3, r0
 8001614:	2b10      	cmp	r3, #16
 8001616:	d1fa      	bne.n	800160e <SystemClock_Config+0x56>
  {
  }

  /* Set APB1 prescaler*/
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8001618:	2000      	movs	r0, #0
 800161a:	f7ff f9fd 	bl	8000a18 <LL_RCC_SetAPB1Prescaler>
  /* Update CMSIS variable (which can be updated also through SystemCoreClockUpdate function) */
  LL_SetSystemCoreClock(64000000);
 800161e:	4b07      	ldr	r3, [pc, #28]	@ (800163c <SystemClock_Config+0x84>)
 8001620:	0018      	movs	r0, r3
 8001622:	f001 fea3 	bl	800336c <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8001626:	2003      	movs	r0, #3
 8001628:	f000 fcd6 	bl	8001fd8 <HAL_InitTick>
 800162c:	1e03      	subs	r3, r0, #0
 800162e:	d001      	beq.n	8001634 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8001630:	f000 fca2 	bl	8001f78 <Error_Handler>
  }
}
 8001634:	46c0      	nop			@ (mov r8, r8)
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	46c0      	nop			@ (mov r8, r8)
 800163c:	03d09000 	.word	0x03d09000

08001640 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001640:	b5b0      	push	{r4, r5, r7, lr}
 8001642:	b092      	sub	sp, #72	@ 0x48
 8001644:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001646:	2538      	movs	r5, #56	@ 0x38
 8001648:	197b      	adds	r3, r7, r5
 800164a:	0018      	movs	r0, r3
 800164c:	2310      	movs	r3, #16
 800164e:	001a      	movs	r2, r3
 8001650:	2100      	movs	r1, #0
 8001652:	f004 fc70 	bl	8005f36 <memset>
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8001656:	2320      	movs	r3, #32
 8001658:	18fb      	adds	r3, r7, r3
 800165a:	0018      	movs	r0, r3
 800165c:	2318      	movs	r3, #24
 800165e:	001a      	movs	r2, r3
 8001660:	2100      	movs	r1, #0
 8001662:	f004 fc68 	bl	8005f36 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001666:	2408      	movs	r4, #8
 8001668:	193b      	adds	r3, r7, r4
 800166a:	0018      	movs	r0, r3
 800166c:	2318      	movs	r3, #24
 800166e:	001a      	movs	r2, r3
 8001670:	2100      	movs	r1, #0
 8001672:	f004 fc60 	bl	8005f36 <memset>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC);
 8001676:	2380      	movs	r3, #128	@ 0x80
 8001678:	035b      	lsls	r3, r3, #13
 800167a:	0018      	movs	r0, r3
 800167c:	f7ff fce4 	bl	8001048 <LL_APB2_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8001680:	2001      	movs	r0, #1
 8001682:	f7ff fcf7 	bl	8001074 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8001686:	2002      	movs	r0, #2
 8001688:	f7ff fcf4 	bl	8001074 <LL_IOP_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA7   ------> ADC1_IN7
  PB0   ------> ADC1_IN8
  */
  GPIO_InitStruct.Pin = YAW_ADC_Pin;
 800168c:	193b      	adds	r3, r7, r4
 800168e:	2280      	movs	r2, #128	@ 0x80
 8001690:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001692:	193b      	adds	r3, r7, r4
 8001694:	2203      	movs	r2, #3
 8001696:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001698:	193b      	adds	r3, r7, r4
 800169a:	2200      	movs	r2, #0
 800169c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(YAW_ADC_GPIO_Port, &GPIO_InitStruct);
 800169e:	193a      	adds	r2, r7, r4
 80016a0:	23a0      	movs	r3, #160	@ 0xa0
 80016a2:	05db      	lsls	r3, r3, #23
 80016a4:	0011      	movs	r1, r2
 80016a6:	0018      	movs	r0, r3
 80016a8:	f001 fa7f 	bl	8002baa <LL_GPIO_Init>

  GPIO_InitStruct.Pin = THRUST_ADC_Pin;
 80016ac:	193b      	adds	r3, r7, r4
 80016ae:	2201      	movs	r2, #1
 80016b0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80016b2:	193b      	adds	r3, r7, r4
 80016b4:	2203      	movs	r2, #3
 80016b6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80016b8:	193b      	adds	r3, r7, r4
 80016ba:	2200      	movs	r2, #0
 80016bc:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(THRUST_ADC_GPIO_Port, &GPIO_InitStruct);
 80016be:	193b      	adds	r3, r7, r4
 80016c0:	4a58      	ldr	r2, [pc, #352]	@ (8001824 <MX_ADC1_Init+0x1e4>)
 80016c2:	0019      	movs	r1, r3
 80016c4:	0010      	movs	r0, r2
 80016c6:	f001 fa70 	bl	8002baa <LL_GPIO_Init>
   #define ADC_CHANNEL_CONF_RDY_TIMEOUT_MS ( 1U)
   #if (USE_TIMEOUT == 1)
   uint32_t Timeout ; /* Variable used for Timeout management */
   #endif /* USE_TIMEOUT */

  ADC_InitStruct.Clock = LL_ADC_CLOCK_SYNC_PCLK_DIV2;
 80016ca:	197b      	adds	r3, r7, r5
 80016cc:	2280      	movs	r2, #128	@ 0x80
 80016ce:	05d2      	lsls	r2, r2, #23
 80016d0:	601a      	str	r2, [r3, #0]
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 80016d2:	197b      	adds	r3, r7, r5
 80016d4:	2200      	movs	r2, #0
 80016d6:	605a      	str	r2, [r3, #4]
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 80016d8:	197b      	adds	r3, r7, r5
 80016da:	2200      	movs	r2, #0
 80016dc:	609a      	str	r2, [r3, #8]
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 80016de:	197b      	adds	r3, r7, r5
 80016e0:	2200      	movs	r2, #0
 80016e2:	60da      	str	r2, [r3, #12]
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 80016e4:	197b      	adds	r3, r7, r5
 80016e6:	4a50      	ldr	r2, [pc, #320]	@ (8001828 <MX_ADC1_Init+0x1e8>)
 80016e8:	0019      	movs	r1, r3
 80016ea:	0010      	movs	r0, r2
 80016ec:	f001 f90a 	bl	8002904 <LL_ADC_Init>
  LL_ADC_REG_SetSequencerConfigurable(ADC1, LL_ADC_REG_SEQ_CONFIGURABLE);
 80016f0:	2380      	movs	r3, #128	@ 0x80
 80016f2:	039b      	lsls	r3, r3, #14
 80016f4:	4a4c      	ldr	r2, [pc, #304]	@ (8001828 <MX_ADC1_Init+0x1e8>)
 80016f6:	0019      	movs	r1, r3
 80016f8:	0010      	movs	r0, r2
 80016fa:	f7ff fa3d 	bl	8000b78 <LL_ADC_REG_SetSequencerConfigurable>

   /* Poll for ADC channel configuration ready */
   #if (USE_TIMEOUT == 1)
   Timeout = ADC_CHANNEL_CONF_RDY_TIMEOUT_MS;
   #endif /* USE_TIMEOUT */
   while (LL_ADC_IsActiveFlag_CCRDY(ADC1) == 0)
 80016fe:	46c0      	nop			@ (mov r8, r8)
 8001700:	4b49      	ldr	r3, [pc, #292]	@ (8001828 <MX_ADC1_Init+0x1e8>)
 8001702:	0018      	movs	r0, r3
 8001704:	f7ff fb2b 	bl	8000d5e <LL_ADC_IsActiveFlag_CCRDY>
 8001708:	1e03      	subs	r3, r0, #0
 800170a:	d0f9      	beq.n	8001700 <MX_ADC1_Init+0xc0>
         }
     }
   #endif /* USE_TIMEOUT */
     }
   /* Clear flag ADC channel configuration ready */
   LL_ADC_ClearFlag_CCRDY(ADC1);
 800170c:	4b46      	ldr	r3, [pc, #280]	@ (8001828 <MX_ADC1_Init+0x1e8>)
 800170e:	0018      	movs	r0, r3
 8001710:	f7ff fb5b 	bl	8000dca <LL_ADC_ClearFlag_CCRDY>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001714:	2120      	movs	r1, #32
 8001716:	187b      	adds	r3, r7, r1
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS;
 800171c:	187b      	adds	r3, r7, r1
 800171e:	22f0      	movs	r2, #240	@ 0xf0
 8001720:	0112      	lsls	r2, r2, #4
 8001722:	605a      	str	r2, [r3, #4]
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8001724:	187b      	adds	r3, r7, r1
 8001726:	2200      	movs	r2, #0
 8001728:	609a      	str	r2, [r3, #8]
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 800172a:	187b      	adds	r3, r7, r1
 800172c:	2200      	movs	r2, #0
 800172e:	60da      	str	r2, [r3, #12]
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8001730:	187b      	adds	r3, r7, r1
 8001732:	2200      	movs	r2, #0
 8001734:	611a      	str	r2, [r3, #16]
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8001736:	187b      	adds	r3, r7, r1
 8001738:	2200      	movs	r2, #0
 800173a:	615a      	str	r2, [r3, #20]
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 800173c:	187b      	adds	r3, r7, r1
 800173e:	4a3a      	ldr	r2, [pc, #232]	@ (8001828 <MX_ADC1_Init+0x1e8>)
 8001740:	0019      	movs	r1, r3
 8001742:	0010      	movs	r0, r2
 8001744:	f001 f914 	bl	8002970 <LL_ADC_REG_Init>
  LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_DISABLE);
 8001748:	4b37      	ldr	r3, [pc, #220]	@ (8001828 <MX_ADC1_Init+0x1e8>)
 800174a:	2100      	movs	r1, #0
 800174c:	0018      	movs	r0, r3
 800174e:	f7ff fa63 	bl	8000c18 <LL_ADC_SetOverSamplingScope>
  LL_ADC_SetTriggerFrequencyMode(ADC1, LL_ADC_CLOCK_FREQ_MODE_HIGH);
 8001752:	4b35      	ldr	r3, [pc, #212]	@ (8001828 <MX_ADC1_Init+0x1e8>)
 8001754:	2100      	movs	r1, #0
 8001756:	0018      	movs	r0, r3
 8001758:	f7ff f9dc 	bl	8000b14 <LL_ADC_SetTriggerFrequencyMode>
  LL_ADC_SetSamplingTimeCommonChannels(ADC1, LL_ADC_SAMPLINGTIME_COMMON_1, LL_ADC_SAMPLINGTIME_39CYCLES_5);
 800175c:	4b32      	ldr	r3, [pc, #200]	@ (8001828 <MX_ADC1_Init+0x1e8>)
 800175e:	2205      	movs	r2, #5
 8001760:	2100      	movs	r1, #0
 8001762:	0018      	movs	r0, r3
 8001764:	f7ff f9ea 	bl	8000b3c <LL_ADC_SetSamplingTimeCommonChannels>
  LL_ADC_SetSamplingTimeCommonChannels(ADC1, LL_ADC_SAMPLINGTIME_COMMON_2, LL_ADC_SAMPLINGTIME_39CYCLES_5);
 8001768:	4930      	ldr	r1, [pc, #192]	@ (800182c <MX_ADC1_Init+0x1ec>)
 800176a:	4b2f      	ldr	r3, [pc, #188]	@ (8001828 <MX_ADC1_Init+0x1e8>)
 800176c:	2205      	movs	r2, #5
 800176e:	0018      	movs	r0, r3
 8001770:	f7ff f9e4 	bl	8000b3c <LL_ADC_SetSamplingTimeCommonChannels>
  LL_ADC_DisableIT_EOC(ADC1);
 8001774:	4b2c      	ldr	r3, [pc, #176]	@ (8001828 <MX_ADC1_Init+0x1e8>)
 8001776:	0018      	movs	r0, r3
 8001778:	f7ff fb3e 	bl	8000df8 <LL_ADC_DisableIT_EOC>
  LL_ADC_DisableIT_EOS(ADC1);
 800177c:	4b2a      	ldr	r3, [pc, #168]	@ (8001828 <MX_ADC1_Init+0x1e8>)
 800177e:	0018      	movs	r0, r3
 8001780:	f7ff fb49 	bl	8000e16 <LL_ADC_DisableIT_EOS>

   /* Enable ADC internal voltage regulator */
   LL_ADC_EnableInternalRegulator(ADC1);
 8001784:	4b28      	ldr	r3, [pc, #160]	@ (8001828 <MX_ADC1_Init+0x1e8>)
 8001786:	0018      	movs	r0, r3
 8001788:	f7ff fa58 	bl	8000c3c <LL_ADC_EnableInternalRegulator>
   /* Note: Variable divided by 2 to compensate partially */
   /* CPU processing cycles (depends on compilation optimization). */
   /* Note: If system core clock frequency is below 200kHz, wait time */
   /* is only a few CPU processing cycles. */
   __IO uint32_t wait_loop_index;
   wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 800178c:	4b28      	ldr	r3, [pc, #160]	@ (8001830 <MX_ADC1_Init+0x1f0>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4928      	ldr	r1, [pc, #160]	@ (8001834 <MX_ADC1_Init+0x1f4>)
 8001792:	0018      	movs	r0, r3
 8001794:	f7fe fcb8 	bl	8000108 <__udivsi3>
 8001798:	0003      	movs	r3, r0
 800179a:	001a      	movs	r2, r3
 800179c:	0013      	movs	r3, r2
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	189b      	adds	r3, r3, r2
 80017a2:	009b      	lsls	r3, r3, #2
 80017a4:	210a      	movs	r1, #10
 80017a6:	0018      	movs	r0, r3
 80017a8:	f7fe fcae 	bl	8000108 <__udivsi3>
 80017ac:	0003      	movs	r3, r0
 80017ae:	607b      	str	r3, [r7, #4]
   while(wait_loop_index != 0)
 80017b0:	e002      	b.n	80017b8 <MX_ADC1_Init+0x178>
     {
   wait_loop_index--;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	3b01      	subs	r3, #1
 80017b6:	607b      	str	r3, [r7, #4]
   while(wait_loop_index != 0)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d1f9      	bne.n	80017b2 <MX_ADC1_Init+0x172>
     }

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_7);
 80017be:	4a1e      	ldr	r2, [pc, #120]	@ (8001838 <MX_ADC1_Init+0x1f8>)
 80017c0:	4b19      	ldr	r3, [pc, #100]	@ (8001828 <MX_ADC1_Init+0x1e8>)
 80017c2:	2100      	movs	r1, #0
 80017c4:	0018      	movs	r0, r3
 80017c6:	f7ff f9eb 	bl	8000ba0 <LL_ADC_REG_SetSequencerRanks>

   /* Poll for ADC channel configuration ready */
   #if (USE_TIMEOUT == 1)
   Timeout = ADC_CHANNEL_CONF_RDY_TIMEOUT_MS;
   #endif /* USE_TIMEOUT */
   while (LL_ADC_IsActiveFlag_CCRDY(ADC1) == 0)
 80017ca:	46c0      	nop			@ (mov r8, r8)
 80017cc:	4b16      	ldr	r3, [pc, #88]	@ (8001828 <MX_ADC1_Init+0x1e8>)
 80017ce:	0018      	movs	r0, r3
 80017d0:	f7ff fac5 	bl	8000d5e <LL_ADC_IsActiveFlag_CCRDY>
 80017d4:	1e03      	subs	r3, r0, #0
 80017d6:	d0f9      	beq.n	80017cc <MX_ADC1_Init+0x18c>
         }
     }
   #endif /* USE_TIMEOUT */
     }
   /* Clear flag ADC channel configuration ready */
   LL_ADC_ClearFlag_CCRDY(ADC1);
 80017d8:	4b13      	ldr	r3, [pc, #76]	@ (8001828 <MX_ADC1_Init+0x1e8>)
 80017da:	0018      	movs	r0, r3
 80017dc:	f7ff faf5 	bl	8000dca <LL_ADC_ClearFlag_CCRDY>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_7, LL_ADC_SAMPLINGTIME_COMMON_1);
 80017e0:	4915      	ldr	r1, [pc, #84]	@ (8001838 <MX_ADC1_Init+0x1f8>)
 80017e2:	4b11      	ldr	r3, [pc, #68]	@ (8001828 <MX_ADC1_Init+0x1e8>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	0018      	movs	r0, r3
 80017e8:	f7ff f9fa 	bl	8000be0 <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_8);
 80017ec:	4a13      	ldr	r2, [pc, #76]	@ (800183c <MX_ADC1_Init+0x1fc>)
 80017ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001828 <MX_ADC1_Init+0x1e8>)
 80017f0:	2104      	movs	r1, #4
 80017f2:	0018      	movs	r0, r3
 80017f4:	f7ff f9d4 	bl	8000ba0 <LL_ADC_REG_SetSequencerRanks>

   /* Poll for ADC channel configuration ready */
   #if (USE_TIMEOUT == 1)
   Timeout = ADC_CHANNEL_CONF_RDY_TIMEOUT_MS;
   #endif /* USE_TIMEOUT */
   while (LL_ADC_IsActiveFlag_CCRDY(ADC1) == 0)
 80017f8:	46c0      	nop			@ (mov r8, r8)
 80017fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001828 <MX_ADC1_Init+0x1e8>)
 80017fc:	0018      	movs	r0, r3
 80017fe:	f7ff faae 	bl	8000d5e <LL_ADC_IsActiveFlag_CCRDY>
 8001802:	1e03      	subs	r3, r0, #0
 8001804:	d0f9      	beq.n	80017fa <MX_ADC1_Init+0x1ba>
         }
     }
   #endif /* USE_TIMEOUT */
     }
   /* Clear flag ADC channel configuration ready */
   LL_ADC_ClearFlag_CCRDY(ADC1);
 8001806:	4b08      	ldr	r3, [pc, #32]	@ (8001828 <MX_ADC1_Init+0x1e8>)
 8001808:	0018      	movs	r0, r3
 800180a:	f7ff fade 	bl	8000dca <LL_ADC_ClearFlag_CCRDY>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_8, LL_ADC_SAMPLINGTIME_COMMON_1);
 800180e:	490b      	ldr	r1, [pc, #44]	@ (800183c <MX_ADC1_Init+0x1fc>)
 8001810:	4b05      	ldr	r3, [pc, #20]	@ (8001828 <MX_ADC1_Init+0x1e8>)
 8001812:	2200      	movs	r2, #0
 8001814:	0018      	movs	r0, r3
 8001816:	f7ff f9e3 	bl	8000be0 <LL_ADC_SetChannelSamplingTime>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800181a:	46c0      	nop			@ (mov r8, r8)
 800181c:	46bd      	mov	sp, r7
 800181e:	b012      	add	sp, #72	@ 0x48
 8001820:	bdb0      	pop	{r4, r5, r7, pc}
 8001822:	46c0      	nop			@ (mov r8, r8)
 8001824:	50000400 	.word	0x50000400
 8001828:	40012400 	.word	0x40012400
 800182c:	07ffff04 	.word	0x07ffff04
 8001830:	20000000 	.word	0x20000000
 8001834:	00030d40 	.word	0x00030d40
 8001838:	1c000080 	.word	0x1c000080
 800183c:	20000100 	.word	0x20000100

08001840 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001840:	b590      	push	{r4, r7, lr}
 8001842:	b08f      	sub	sp, #60	@ 0x3c
 8001844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8001846:	241c      	movs	r4, #28
 8001848:	193b      	adds	r3, r7, r4
 800184a:	0018      	movs	r0, r3
 800184c:	231c      	movs	r3, #28
 800184e:	001a      	movs	r2, r3
 8001850:	2100      	movs	r1, #0
 8001852:	f004 fb70 	bl	8005f36 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001856:	1d3b      	adds	r3, r7, #4
 8001858:	0018      	movs	r0, r3
 800185a:	2318      	movs	r3, #24
 800185c:	001a      	movs	r2, r3
 800185e:	2100      	movs	r1, #0
 8001860:	f004 fb69 	bl	8005f36 <memset>

  LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_PCLK1);
 8001864:	23c0      	movs	r3, #192	@ 0xc0
 8001866:	059b      	lsls	r3, r3, #22
 8001868:	0018      	movs	r0, r3
 800186a:	f7ff f8eb 	bl	8000a44 <LL_RCC_SetI2CClockSource>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 800186e:	2002      	movs	r0, #2
 8001870:	f7ff fc00 	bl	8001074 <LL_IOP_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = IMU_SCL_Pin;
 8001874:	1d3b      	adds	r3, r7, #4
 8001876:	2240      	movs	r2, #64	@ 0x40
 8001878:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800187a:	1d3b      	adds	r3, r7, #4
 800187c:	2202      	movs	r2, #2
 800187e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001880:	1d3b      	adds	r3, r7, #4
 8001882:	2200      	movs	r2, #0
 8001884:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001886:	1d3b      	adds	r3, r7, #4
 8001888:	2201      	movs	r2, #1
 800188a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800188c:	1d3b      	adds	r3, r7, #4
 800188e:	2200      	movs	r2, #0
 8001890:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8001892:	1d3b      	adds	r3, r7, #4
 8001894:	2206      	movs	r2, #6
 8001896:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(IMU_SCL_GPIO_Port, &GPIO_InitStruct);
 8001898:	1d3b      	adds	r3, r7, #4
 800189a:	4a2c      	ldr	r2, [pc, #176]	@ (800194c <MX_I2C1_Init+0x10c>)
 800189c:	0019      	movs	r1, r3
 800189e:	0010      	movs	r0, r2
 80018a0:	f001 f983 	bl	8002baa <LL_GPIO_Init>

  GPIO_InitStruct.Pin = IMU_SDA_Pin;
 80018a4:	1d3b      	adds	r3, r7, #4
 80018a6:	2280      	movs	r2, #128	@ 0x80
 80018a8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80018aa:	1d3b      	adds	r3, r7, #4
 80018ac:	2202      	movs	r2, #2
 80018ae:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80018b0:	1d3b      	adds	r3, r7, #4
 80018b2:	2200      	movs	r2, #0
 80018b4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 80018b6:	1d3b      	adds	r3, r7, #4
 80018b8:	2201      	movs	r2, #1
 80018ba:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80018bc:	1d3b      	adds	r3, r7, #4
 80018be:	2200      	movs	r2, #0
 80018c0:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 80018c2:	1d3b      	adds	r3, r7, #4
 80018c4:	2206      	movs	r2, #6
 80018c6:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(IMU_SDA_GPIO_Port, &GPIO_InitStruct);
 80018c8:	1d3b      	adds	r3, r7, #4
 80018ca:	4a20      	ldr	r2, [pc, #128]	@ (800194c <MX_I2C1_Init+0x10c>)
 80018cc:	0019      	movs	r1, r3
 80018ce:	0010      	movs	r0, r2
 80018d0:	f001 f96b 	bl	8002baa <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 80018d4:	2380      	movs	r3, #128	@ 0x80
 80018d6:	039b      	lsls	r3, r3, #14
 80018d8:	0018      	movs	r0, r3
 80018da:	f7ff fb9f 	bl	800101c <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C1_Init 1 */

  /** I2C Initialization
  */
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 80018de:	0021      	movs	r1, r4
 80018e0:	187b      	adds	r3, r7, r1
 80018e2:	2200      	movs	r2, #0
 80018e4:	601a      	str	r2, [r3, #0]
  I2C_InitStruct.Timing = 0x00C12166;
 80018e6:	187b      	adds	r3, r7, r1
 80018e8:	4a19      	ldr	r2, [pc, #100]	@ (8001950 <MX_I2C1_Init+0x110>)
 80018ea:	605a      	str	r2, [r3, #4]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 80018ec:	187b      	adds	r3, r7, r1
 80018ee:	2200      	movs	r2, #0
 80018f0:	609a      	str	r2, [r3, #8]
  I2C_InitStruct.DigitalFilter = 0;
 80018f2:	187b      	adds	r3, r7, r1
 80018f4:	2200      	movs	r2, #0
 80018f6:	60da      	str	r2, [r3, #12]
  I2C_InitStruct.OwnAddress1 = 0;
 80018f8:	187b      	adds	r3, r7, r1
 80018fa:	2200      	movs	r2, #0
 80018fc:	611a      	str	r2, [r3, #16]
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 80018fe:	187b      	adds	r3, r7, r1
 8001900:	2200      	movs	r2, #0
 8001902:	615a      	str	r2, [r3, #20]
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001904:	187b      	adds	r3, r7, r1
 8001906:	2200      	movs	r2, #0
 8001908:	619a      	str	r2, [r3, #24]
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 800190a:	187b      	adds	r3, r7, r1
 800190c:	4a11      	ldr	r2, [pc, #68]	@ (8001954 <MX_I2C1_Init+0x114>)
 800190e:	0019      	movs	r1, r3
 8001910:	0010      	movs	r0, r2
 8001912:	f001 fa43 	bl	8002d9c <LL_I2C_Init>
  LL_I2C_EnableAutoEndMode(I2C1);
 8001916:	4b0f      	ldr	r3, [pc, #60]	@ (8001954 <MX_I2C1_Init+0x114>)
 8001918:	0018      	movs	r0, r3
 800191a:	f7ff fb23 	bl	8000f64 <LL_I2C_EnableAutoEndMode>
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 800191e:	4b0d      	ldr	r3, [pc, #52]	@ (8001954 <MX_I2C1_Init+0x114>)
 8001920:	2200      	movs	r2, #0
 8001922:	2100      	movs	r1, #0
 8001924:	0018      	movs	r0, r3
 8001926:	f7ff faa5 	bl	8000e74 <LL_I2C_SetOwnAddress2>
  LL_I2C_DisableOwnAddress2(I2C1);
 800192a:	4b0a      	ldr	r3, [pc, #40]	@ (8001954 <MX_I2C1_Init+0x114>)
 800192c:	0018      	movs	r0, r3
 800192e:	f7ff fab7 	bl	8000ea0 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8001932:	4b08      	ldr	r3, [pc, #32]	@ (8001954 <MX_I2C1_Init+0x114>)
 8001934:	0018      	movs	r0, r3
 8001936:	f7ff fa8d 	bl	8000e54 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 800193a:	4b06      	ldr	r3, [pc, #24]	@ (8001954 <MX_I2C1_Init+0x114>)
 800193c:	0018      	movs	r0, r3
 800193e:	f7ff fa79 	bl	8000e34 <LL_I2C_EnableClockStretching>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001942:	46c0      	nop			@ (mov r8, r8)
 8001944:	46bd      	mov	sp, r7
 8001946:	b00f      	add	sp, #60	@ 0x3c
 8001948:	bd90      	pop	{r4, r7, pc}
 800194a:	46c0      	nop			@ (mov r8, r8)
 800194c:	50000400 	.word	0x50000400
 8001950:	00c12166 	.word	0x00c12166
 8001954:	40005400 	.word	0x40005400

08001958 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001958:	b590      	push	{r4, r7, lr}
 800195a:	b08f      	sub	sp, #60	@ 0x3c
 800195c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800195e:	2418      	movs	r4, #24
 8001960:	193b      	adds	r3, r7, r4
 8001962:	0018      	movs	r0, r3
 8001964:	2320      	movs	r3, #32
 8001966:	001a      	movs	r2, r3
 8001968:	2100      	movs	r1, #0
 800196a:	f004 fae4 	bl	8005f36 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800196e:	003b      	movs	r3, r7
 8001970:	0018      	movs	r0, r3
 8001972:	2318      	movs	r3, #24
 8001974:	001a      	movs	r2, r3
 8001976:	2100      	movs	r1, #0
 8001978:	f004 fadd 	bl	8005f36 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 800197c:	2380      	movs	r3, #128	@ 0x80
 800197e:	029b      	lsls	r3, r3, #10
 8001980:	0018      	movs	r0, r3
 8001982:	f7ff fb4b 	bl	800101c <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8001986:	2001      	movs	r0, #1
 8001988:	f7ff fb74 	bl	8001074 <LL_IOP_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = ESP_TX_Pin;
 800198c:	003b      	movs	r3, r7
 800198e:	2204      	movs	r2, #4
 8001990:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001992:	003b      	movs	r3, r7
 8001994:	2202      	movs	r2, #2
 8001996:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001998:	003b      	movs	r3, r7
 800199a:	2200      	movs	r2, #0
 800199c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800199e:	003b      	movs	r3, r7
 80019a0:	2200      	movs	r2, #0
 80019a2:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80019a4:	003b      	movs	r3, r7
 80019a6:	2200      	movs	r2, #0
 80019a8:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80019aa:	003b      	movs	r3, r7
 80019ac:	2201      	movs	r2, #1
 80019ae:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(ESP_TX_GPIO_Port, &GPIO_InitStruct);
 80019b0:	003a      	movs	r2, r7
 80019b2:	23a0      	movs	r3, #160	@ 0xa0
 80019b4:	05db      	lsls	r3, r3, #23
 80019b6:	0011      	movs	r1, r2
 80019b8:	0018      	movs	r0, r3
 80019ba:	f001 f8f6 	bl	8002baa <LL_GPIO_Init>

  GPIO_InitStruct.Pin = ESP_RC_Pin;
 80019be:	003b      	movs	r3, r7
 80019c0:	2208      	movs	r2, #8
 80019c2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80019c4:	003b      	movs	r3, r7
 80019c6:	2202      	movs	r2, #2
 80019c8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80019ca:	003b      	movs	r3, r7
 80019cc:	2200      	movs	r2, #0
 80019ce:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80019d0:	003b      	movs	r3, r7
 80019d2:	2200      	movs	r2, #0
 80019d4:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80019d6:	003b      	movs	r3, r7
 80019d8:	2200      	movs	r2, #0
 80019da:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80019dc:	003b      	movs	r3, r7
 80019de:	2201      	movs	r2, #1
 80019e0:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(ESP_RC_GPIO_Port, &GPIO_InitStruct);
 80019e2:	003a      	movs	r2, r7
 80019e4:	23a0      	movs	r3, #160	@ 0xa0
 80019e6:	05db      	lsls	r3, r3, #23
 80019e8:	0011      	movs	r1, r2
 80019ea:	0018      	movs	r0, r3
 80019ec:	f001 f8dd 	bl	8002baa <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 80019f0:	193b      	adds	r3, r7, r4
 80019f2:	2200      	movs	r2, #0
 80019f4:	601a      	str	r2, [r3, #0]
  USART_InitStruct.BaudRate = 115200;
 80019f6:	193b      	adds	r3, r7, r4
 80019f8:	22e1      	movs	r2, #225	@ 0xe1
 80019fa:	0252      	lsls	r2, r2, #9
 80019fc:	605a      	str	r2, [r3, #4]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80019fe:	0021      	movs	r1, r4
 8001a00:	187b      	adds	r3, r7, r1
 8001a02:	2200      	movs	r2, #0
 8001a04:	609a      	str	r2, [r3, #8]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001a06:	187b      	adds	r3, r7, r1
 8001a08:	2200      	movs	r2, #0
 8001a0a:	60da      	str	r2, [r3, #12]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001a0c:	187b      	adds	r3, r7, r1
 8001a0e:	2200      	movs	r2, #0
 8001a10:	611a      	str	r2, [r3, #16]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001a12:	187b      	adds	r3, r7, r1
 8001a14:	220c      	movs	r2, #12
 8001a16:	615a      	str	r2, [r3, #20]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001a18:	187b      	adds	r3, r7, r1
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	619a      	str	r2, [r3, #24]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001a1e:	187b      	adds	r3, r7, r1
 8001a20:	2200      	movs	r2, #0
 8001a22:	61da      	str	r2, [r3, #28]
  LL_USART_Init(USART2, &USART_InitStruct);
 8001a24:	187b      	adds	r3, r7, r1
 8001a26:	4a0f      	ldr	r2, [pc, #60]	@ (8001a64 <MX_USART2_UART_Init+0x10c>)
 8001a28:	0019      	movs	r1, r3
 8001a2a:	0010      	movs	r0, r2
 8001a2c:	f001 fc2c 	bl	8003288 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8001a30:	4b0c      	ldr	r3, [pc, #48]	@ (8001a64 <MX_USART2_UART_Init+0x10c>)
 8001a32:	0018      	movs	r0, r3
 8001a34:	f7ff fb62 	bl	80010fc <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART2 */

  /* USER CODE END WKUPType USART2 */

  LL_USART_Enable(USART2);
 8001a38:	4b0a      	ldr	r3, [pc, #40]	@ (8001a64 <MX_USART2_UART_Init+0x10c>)
 8001a3a:	0018      	movs	r0, r3
 8001a3c:	f7ff fb50 	bl	80010e0 <LL_USART_Enable>

  /* Polling USART2 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART2))) || (!(LL_USART_IsActiveFlag_REACK(USART2))))
 8001a40:	46c0      	nop			@ (mov r8, r8)
 8001a42:	4b08      	ldr	r3, [pc, #32]	@ (8001a64 <MX_USART2_UART_Init+0x10c>)
 8001a44:	0018      	movs	r0, r3
 8001a46:	f7ff fb82 	bl	800114e <LL_USART_IsActiveFlag_TEACK>
 8001a4a:	1e03      	subs	r3, r0, #0
 8001a4c:	d0f9      	beq.n	8001a42 <MX_USART2_UART_Init+0xea>
 8001a4e:	4b05      	ldr	r3, [pc, #20]	@ (8001a64 <MX_USART2_UART_Init+0x10c>)
 8001a50:	0018      	movs	r0, r3
 8001a52:	f7ff fb90 	bl	8001176 <LL_USART_IsActiveFlag_REACK>
 8001a56:	1e03      	subs	r3, r0, #0
 8001a58:	d0f3      	beq.n	8001a42 <MX_USART2_UART_Init+0xea>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a5a:	46c0      	nop			@ (mov r8, r8)
 8001a5c:	46c0      	nop			@ (mov r8, r8)
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	b00f      	add	sp, #60	@ 0x3c
 8001a62:	bd90      	pop	{r4, r7, pc}
 8001a64:	40004400 	.word	0x40004400

08001a68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b086      	sub	sp, #24
 8001a6c:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a6e:	003b      	movs	r3, r7
 8001a70:	0018      	movs	r0, r3
 8001a72:	2318      	movs	r3, #24
 8001a74:	001a      	movs	r2, r3
 8001a76:	2100      	movs	r1, #0
 8001a78:	f004 fa5d 	bl	8005f36 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOF);
 8001a7c:	2020      	movs	r0, #32
 8001a7e:	f7ff faf9 	bl	8001074 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8001a82:	2001      	movs	r0, #1
 8001a84:	f7ff faf6 	bl	8001074 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8001a88:	2002      	movs	r0, #2
 8001a8a:	f7ff faf3 	bl	8001074 <LL_IOP_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(BUZZER_GPIO_Port, BUZZER_Pin);
 8001a8e:	2380      	movs	r3, #128	@ 0x80
 8001a90:	015b      	lsls	r3, r3, #5
 8001a92:	4a2e      	ldr	r2, [pc, #184]	@ (8001b4c <MX_GPIO_Init+0xe4>)
 8001a94:	0019      	movs	r1, r3
 8001a96:	0010      	movs	r0, r2
 8001a98:	f7ff fba3 	bl	80011e2 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = MISSILE_Pin;
 8001a9c:	003b      	movs	r3, r7
 8001a9e:	2202      	movs	r2, #2
 8001aa0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001aa2:	003b      	movs	r3, r7
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001aa8:	003b      	movs	r3, r7
 8001aaa:	2201      	movs	r2, #1
 8001aac:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MISSILE_GPIO_Port, &GPIO_InitStruct);
 8001aae:	003b      	movs	r3, r7
 8001ab0:	4a26      	ldr	r2, [pc, #152]	@ (8001b4c <MX_GPIO_Init+0xe4>)
 8001ab2:	0019      	movs	r1, r3
 8001ab4:	0010      	movs	r0, r2
 8001ab6:	f001 f878 	bl	8002baa <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = ESC_Pin;
 8001aba:	003b      	movs	r3, r7
 8001abc:	2204      	movs	r2, #4
 8001abe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001ac0:	003b      	movs	r3, r7
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001ac6:	003b      	movs	r3, r7
 8001ac8:	2201      	movs	r2, #1
 8001aca:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(ESC_GPIO_Port, &GPIO_InitStruct);
 8001acc:	003b      	movs	r3, r7
 8001ace:	4a1f      	ldr	r2, [pc, #124]	@ (8001b4c <MX_GPIO_Init+0xe4>)
 8001ad0:	0019      	movs	r1, r3
 8001ad2:	0010      	movs	r0, r2
 8001ad4:	f001 f869 	bl	8002baa <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = ENTER_Pin;
 8001ad8:	003b      	movs	r3, r7
 8001ada:	2280      	movs	r2, #128	@ 0x80
 8001adc:	00d2      	lsls	r2, r2, #3
 8001ade:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001ae0:	003b      	movs	r3, r7
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001ae6:	003b      	movs	r3, r7
 8001ae8:	2201      	movs	r2, #1
 8001aea:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(ENTER_GPIO_Port, &GPIO_InitStruct);
 8001aec:	003b      	movs	r3, r7
 8001aee:	4a17      	ldr	r2, [pc, #92]	@ (8001b4c <MX_GPIO_Init+0xe4>)
 8001af0:	0019      	movs	r1, r3
 8001af2:	0010      	movs	r0, r2
 8001af4:	f001 f859 	bl	8002baa <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RESPAWN_Pin;
 8001af8:	003b      	movs	r3, r7
 8001afa:	2280      	movs	r2, #128	@ 0x80
 8001afc:	0112      	lsls	r2, r2, #4
 8001afe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001b00:	003b      	movs	r3, r7
 8001b02:	2200      	movs	r2, #0
 8001b04:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001b06:	003b      	movs	r3, r7
 8001b08:	2201      	movs	r2, #1
 8001b0a:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(RESPAWN_GPIO_Port, &GPIO_InitStruct);
 8001b0c:	003b      	movs	r3, r7
 8001b0e:	4a0f      	ldr	r2, [pc, #60]	@ (8001b4c <MX_GPIO_Init+0xe4>)
 8001b10:	0019      	movs	r1, r3
 8001b12:	0010      	movs	r0, r2
 8001b14:	f001 f849 	bl	8002baa <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BUZZER_Pin;
 8001b18:	003b      	movs	r3, r7
 8001b1a:	2280      	movs	r2, #128	@ 0x80
 8001b1c:	0152      	lsls	r2, r2, #5
 8001b1e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001b20:	003b      	movs	r3, r7
 8001b22:	2201      	movs	r2, #1
 8001b24:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001b26:	003b      	movs	r3, r7
 8001b28:	2200      	movs	r2, #0
 8001b2a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b2c:	003b      	movs	r3, r7
 8001b2e:	2200      	movs	r2, #0
 8001b30:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b32:	003b      	movs	r3, r7
 8001b34:	2200      	movs	r2, #0
 8001b36:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8001b38:	003b      	movs	r3, r7
 8001b3a:	4a04      	ldr	r2, [pc, #16]	@ (8001b4c <MX_GPIO_Init+0xe4>)
 8001b3c:	0019      	movs	r1, r3
 8001b3e:	0010      	movs	r0, r2
 8001b40:	f001 f833 	bl	8002baa <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b44:	46c0      	nop			@ (mov r8, r8)
 8001b46:	46bd      	mov	sp, r7
 8001b48:	b006      	add	sp, #24
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	50000400 	.word	0x50000400

08001b50 <StartUARTTask>:
 * - Mode: Continuous Stream (Snapshot)
 * - Responsibilities: Serialize state data and transmit via UART.
 */
/* USER CODE END Header_StartUARTTask */
void StartUARTTask(void *argument)
{
 8001b50:	b590      	push	{r4, r7, lr}
 8001b52:	b095      	sub	sp, #84	@ 0x54
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
	char *ptr;

	/* Infinite loop */
	for (;;) {
		/* 1. Build Packet: $P,R,Y,T,M,E,ENT,R# */
		ptr = tx_buffer;
 8001b58:	2408      	movs	r4, #8
 8001b5a:	193b      	adds	r3, r7, r4
 8001b5c:	64bb      	str	r3, [r7, #72]	@ 0x48
		*ptr++ = '$';
 8001b5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b60:	1c5a      	adds	r2, r3, #1
 8001b62:	64ba      	str	r2, [r7, #72]	@ 0x48
 8001b64:	2224      	movs	r2, #36	@ 0x24
 8001b66:	701a      	strb	r2, [r3, #0]
		ptr += Fast_IntToStr(ptr, flightControlState.pitch_cmd);
 8001b68:	4b5b      	ldr	r3, [pc, #364]	@ (8001cd8 <StartUARTTask+0x188>)
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	b25b      	sxtb	r3, r3
 8001b6e:	001a      	movs	r2, r3
 8001b70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b72:	0011      	movs	r1, r2
 8001b74:	0018      	movs	r0, r3
 8001b76:	f7ff fc9f 	bl	80014b8 <Fast_IntToStr>
 8001b7a:	0003      	movs	r3, r0
 8001b7c:	001a      	movs	r2, r3
 8001b7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b80:	189b      	adds	r3, r3, r2
 8001b82:	64bb      	str	r3, [r7, #72]	@ 0x48
		*ptr++ = ',';
 8001b84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b86:	1c5a      	adds	r2, r3, #1
 8001b88:	64ba      	str	r2, [r7, #72]	@ 0x48
 8001b8a:	222c      	movs	r2, #44	@ 0x2c
 8001b8c:	701a      	strb	r2, [r3, #0]
		ptr += Fast_IntToStr(ptr, flightControlState.roll_cmd);
 8001b8e:	4b52      	ldr	r3, [pc, #328]	@ (8001cd8 <StartUARTTask+0x188>)
 8001b90:	785b      	ldrb	r3, [r3, #1]
 8001b92:	b25b      	sxtb	r3, r3
 8001b94:	001a      	movs	r2, r3
 8001b96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b98:	0011      	movs	r1, r2
 8001b9a:	0018      	movs	r0, r3
 8001b9c:	f7ff fc8c 	bl	80014b8 <Fast_IntToStr>
 8001ba0:	0003      	movs	r3, r0
 8001ba2:	001a      	movs	r2, r3
 8001ba4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ba6:	189b      	adds	r3, r3, r2
 8001ba8:	64bb      	str	r3, [r7, #72]	@ 0x48
		*ptr++ = ',';
 8001baa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001bac:	1c5a      	adds	r2, r3, #1
 8001bae:	64ba      	str	r2, [r7, #72]	@ 0x48
 8001bb0:	222c      	movs	r2, #44	@ 0x2c
 8001bb2:	701a      	strb	r2, [r3, #0]
		ptr += Fast_IntToStr(ptr, flightControlState.yaw_cmd);
 8001bb4:	4b48      	ldr	r3, [pc, #288]	@ (8001cd8 <StartUARTTask+0x188>)
 8001bb6:	789b      	ldrb	r3, [r3, #2]
 8001bb8:	b25b      	sxtb	r3, r3
 8001bba:	001a      	movs	r2, r3
 8001bbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001bbe:	0011      	movs	r1, r2
 8001bc0:	0018      	movs	r0, r3
 8001bc2:	f7ff fc79 	bl	80014b8 <Fast_IntToStr>
 8001bc6:	0003      	movs	r3, r0
 8001bc8:	001a      	movs	r2, r3
 8001bca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001bcc:	189b      	adds	r3, r3, r2
 8001bce:	64bb      	str	r3, [r7, #72]	@ 0x48
		*ptr++ = ',';
 8001bd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001bd2:	1c5a      	adds	r2, r3, #1
 8001bd4:	64ba      	str	r2, [r7, #72]	@ 0x48
 8001bd6:	222c      	movs	r2, #44	@ 0x2c
 8001bd8:	701a      	strb	r2, [r3, #0]
		ptr += Fast_IntToStr(ptr, flightControlState.throttle_cmd);
 8001bda:	4b3f      	ldr	r3, [pc, #252]	@ (8001cd8 <StartUARTTask+0x188>)
 8001bdc:	78db      	ldrb	r3, [r3, #3]
 8001bde:	b25b      	sxtb	r3, r3
 8001be0:	001a      	movs	r2, r3
 8001be2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001be4:	0011      	movs	r1, r2
 8001be6:	0018      	movs	r0, r3
 8001be8:	f7ff fc66 	bl	80014b8 <Fast_IntToStr>
 8001bec:	0003      	movs	r3, r0
 8001bee:	001a      	movs	r2, r3
 8001bf0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001bf2:	189b      	adds	r3, r3, r2
 8001bf4:	64bb      	str	r3, [r7, #72]	@ 0x48
		*ptr++ = ',';
 8001bf6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001bf8:	1c5a      	adds	r2, r3, #1
 8001bfa:	64ba      	str	r2, [r7, #72]	@ 0x48
 8001bfc:	222c      	movs	r2, #44	@ 0x2c
 8001bfe:	701a      	strb	r2, [r3, #0]
		ptr += Fast_IntToStr(ptr, flightControlState.btn_space);
 8001c00:	4b35      	ldr	r3, [pc, #212]	@ (8001cd8 <StartUARTTask+0x188>)
 8001c02:	791b      	ldrb	r3, [r3, #4]
 8001c04:	001a      	movs	r2, r3
 8001c06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c08:	0011      	movs	r1, r2
 8001c0a:	0018      	movs	r0, r3
 8001c0c:	f7ff fc54 	bl	80014b8 <Fast_IntToStr>
 8001c10:	0003      	movs	r3, r0
 8001c12:	001a      	movs	r2, r3
 8001c14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c16:	189b      	adds	r3, r3, r2
 8001c18:	64bb      	str	r3, [r7, #72]	@ 0x48
		*ptr++ = ',';
 8001c1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c1c:	1c5a      	adds	r2, r3, #1
 8001c1e:	64ba      	str	r2, [r7, #72]	@ 0x48
 8001c20:	222c      	movs	r2, #44	@ 0x2c
 8001c22:	701a      	strb	r2, [r3, #0]
		ptr += Fast_IntToStr(ptr, flightControlState.btn_esc);
 8001c24:	4b2c      	ldr	r3, [pc, #176]	@ (8001cd8 <StartUARTTask+0x188>)
 8001c26:	795b      	ldrb	r3, [r3, #5]
 8001c28:	001a      	movs	r2, r3
 8001c2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c2c:	0011      	movs	r1, r2
 8001c2e:	0018      	movs	r0, r3
 8001c30:	f7ff fc42 	bl	80014b8 <Fast_IntToStr>
 8001c34:	0003      	movs	r3, r0
 8001c36:	001a      	movs	r2, r3
 8001c38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c3a:	189b      	adds	r3, r3, r2
 8001c3c:	64bb      	str	r3, [r7, #72]	@ 0x48
		*ptr++ = ',';
 8001c3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c40:	1c5a      	adds	r2, r3, #1
 8001c42:	64ba      	str	r2, [r7, #72]	@ 0x48
 8001c44:	222c      	movs	r2, #44	@ 0x2c
 8001c46:	701a      	strb	r2, [r3, #0]
		ptr += Fast_IntToStr(ptr, flightControlState.btn_enter);
 8001c48:	4b23      	ldr	r3, [pc, #140]	@ (8001cd8 <StartUARTTask+0x188>)
 8001c4a:	79db      	ldrb	r3, [r3, #7]
 8001c4c:	001a      	movs	r2, r3
 8001c4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c50:	0011      	movs	r1, r2
 8001c52:	0018      	movs	r0, r3
 8001c54:	f7ff fc30 	bl	80014b8 <Fast_IntToStr>
 8001c58:	0003      	movs	r3, r0
 8001c5a:	001a      	movs	r2, r3
 8001c5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c5e:	189b      	adds	r3, r3, r2
 8001c60:	64bb      	str	r3, [r7, #72]	@ 0x48
		*ptr++ = ',';
 8001c62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c64:	1c5a      	adds	r2, r3, #1
 8001c66:	64ba      	str	r2, [r7, #72]	@ 0x48
 8001c68:	222c      	movs	r2, #44	@ 0x2c
 8001c6a:	701a      	strb	r2, [r3, #0]
		ptr += Fast_IntToStr(ptr, flightControlState.btn_respawn);
 8001c6c:	4b1a      	ldr	r3, [pc, #104]	@ (8001cd8 <StartUARTTask+0x188>)
 8001c6e:	799b      	ldrb	r3, [r3, #6]
 8001c70:	001a      	movs	r2, r3
 8001c72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c74:	0011      	movs	r1, r2
 8001c76:	0018      	movs	r0, r3
 8001c78:	f7ff fc1e 	bl	80014b8 <Fast_IntToStr>
 8001c7c:	0003      	movs	r3, r0
 8001c7e:	001a      	movs	r2, r3
 8001c80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c82:	189b      	adds	r3, r3, r2
 8001c84:	64bb      	str	r3, [r7, #72]	@ 0x48
		*ptr++ = '#';
 8001c86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c88:	1c5a      	adds	r2, r3, #1
 8001c8a:	64ba      	str	r2, [r7, #72]	@ 0x48
 8001c8c:	2223      	movs	r2, #35	@ 0x23
 8001c8e:	701a      	strb	r2, [r3, #0]
		*ptr++ = '\n';
 8001c90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c92:	1c5a      	adds	r2, r3, #1
 8001c94:	64ba      	str	r2, [r7, #72]	@ 0x48
 8001c96:	220a      	movs	r2, #10
 8001c98:	701a      	strb	r2, [r3, #0]
		*ptr = 0;
 8001c9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	701a      	strb	r2, [r3, #0]

		/* 2. Transmit to ESP32 (USART2) */
		char *send_ptr = tx_buffer;
 8001ca0:	193b      	adds	r3, r7, r4
 8001ca2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		while (*send_ptr) {
 8001ca4:	e00f      	b.n	8001cc6 <StartUARTTask+0x176>
			while (!LL_USART_IsActiveFlag_TXE_TXFNF(USART2))
 8001ca6:	46c0      	nop			@ (mov r8, r8)
 8001ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8001cdc <StartUARTTask+0x18c>)
 8001caa:	0018      	movs	r0, r3
 8001cac:	f7ff fa3e 	bl	800112c <LL_USART_IsActiveFlag_TXE_TXFNF>
 8001cb0:	1e03      	subs	r3, r0, #0
 8001cb2:	d0f9      	beq.n	8001ca8 <StartUARTTask+0x158>
				;
			LL_USART_TransmitData8(USART2, *send_ptr++);
 8001cb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001cb6:	1c5a      	adds	r2, r3, #1
 8001cb8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	4a07      	ldr	r2, [pc, #28]	@ (8001cdc <StartUARTTask+0x18c>)
 8001cbe:	0019      	movs	r1, r3
 8001cc0:	0010      	movs	r0, r2
 8001cc2:	f7ff fa6c 	bl	800119e <LL_USART_TransmitData8>
		while (*send_ptr) {
 8001cc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d1eb      	bne.n	8001ca6 <StartUARTTask+0x156>
		}

		/* 3. Maintain Rate (20Hz) */
		osDelay(50);
 8001cce:	2032      	movs	r0, #50	@ 0x32
 8001cd0:	f001 fcc2 	bl	8003658 <osDelay>
	for (;;) {
 8001cd4:	e740      	b.n	8001b58 <StartUARTTask+0x8>
 8001cd6:	46c0      	nop			@ (mov r8, r8)
 8001cd8:	20000084 	.word	0x20000084
 8001cdc:	40004400 	.word	0x40004400

08001ce0 <StartSensorTask>:
 * 1. Trigger ADC via DMA (Normal Mode).
 * 2. Poll IMU Data via I2C.
 * 3. Poll GPIO Buttons (Software Debounce).
 * 4. Update Global Flight Control State.
 */
void StartSensorTask(void *argument) {
 8001ce0:	b590      	push	{r4, r7, lr}
 8001ce2:	b087      	sub	sp, #28
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
	/* --- 1. Driver Initialization --- */
	imu_ctx.write_reg = Platform_I2C_Write;
 8001ce8:	4b8c      	ldr	r3, [pc, #560]	@ (8001f1c <StartSensorTask+0x23c>)
 8001cea:	4a8d      	ldr	r2, [pc, #564]	@ (8001f20 <StartSensorTask+0x240>)
 8001cec:	601a      	str	r2, [r3, #0]
	imu_ctx.read_reg = Platform_I2C_Read;
 8001cee:	4b8b      	ldr	r3, [pc, #556]	@ (8001f1c <StartSensorTask+0x23c>)
 8001cf0:	4a8c      	ldr	r2, [pc, #560]	@ (8001f24 <StartSensorTask+0x244>)
 8001cf2:	605a      	str	r2, [r3, #4]
	imu_ctx.handle = I2C1;
 8001cf4:	4b89      	ldr	r3, [pc, #548]	@ (8001f1c <StartSensorTask+0x23c>)
 8001cf6:	4a8c      	ldr	r2, [pc, #560]	@ (8001f28 <StartSensorTask+0x248>)
 8001cf8:	60da      	str	r2, [r3, #12]

	/* --- B. IMU Setup (Robust) --- */
	// Check ID to confirm connection
	lis2dw12_device_id_get(&imu_ctx, &sensor_id);
 8001cfa:	4a8c      	ldr	r2, [pc, #560]	@ (8001f2c <StartSensorTask+0x24c>)
 8001cfc:	4b87      	ldr	r3, [pc, #540]	@ (8001f1c <StartSensorTask+0x23c>)
 8001cfe:	0011      	movs	r1, r2
 8001d00:	0018      	movs	r0, r3
 8001d02:	f004 f84e 	bl	8005da2 <lis2dw12_device_id_get>

	// Settings from Reference Project (2g, 25Hz, HighPerformance)
	lis2dw12_reset_set(&imu_ctx, PROPERTY_ENABLE);
 8001d06:	4b85      	ldr	r3, [pc, #532]	@ (8001f1c <StartSensorTask+0x23c>)
 8001d08:	2101      	movs	r1, #1
 8001d0a:	0018      	movs	r0, r3
 8001d0c:	f004 f85b 	bl	8005dc6 <lis2dw12_reset_set>
	osDelay(20);
 8001d10:	2014      	movs	r0, #20
 8001d12:	f001 fca1 	bl	8003658 <osDelay>
	lis2dw12_block_data_update_set(&imu_ctx, PROPERTY_ENABLE);
 8001d16:	4b81      	ldr	r3, [pc, #516]	@ (8001f1c <StartSensorTask+0x23c>)
 8001d18:	2101      	movs	r1, #1
 8001d1a:	0018      	movs	r0, r3
 8001d1c:	f003 ff76 	bl	8005c0c <lis2dw12_block_data_update_set>
	lis2dw12_full_scale_set(&imu_ctx, LIS2DW12_2g);
 8001d20:	4b7e      	ldr	r3, [pc, #504]	@ (8001f1c <StartSensorTask+0x23c>)
 8001d22:	2100      	movs	r1, #0
 8001d24:	0018      	movs	r0, r3
 8001d26:	f003 ffa1 	bl	8005c6c <lis2dw12_full_scale_set>
	lis2dw12_filter_path_set(&imu_ctx, LIS2DW12_LPF_ON_OUT);
 8001d2a:	4b7c      	ldr	r3, [pc, #496]	@ (8001f1c <StartSensorTask+0x23c>)
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	0018      	movs	r0, r3
 8001d30:	f004 f879 	bl	8005e26 <lis2dw12_filter_path_set>
	lis2dw12_filter_bandwidth_set(&imu_ctx, LIS2DW12_ODR_DIV_4);
 8001d34:	4b79      	ldr	r3, [pc, #484]	@ (8001f1c <StartSensorTask+0x23c>)
 8001d36:	2101      	movs	r1, #1
 8001d38:	0018      	movs	r0, r3
 8001d3a:	f004 f8ce 	bl	8005eda <lis2dw12_filter_bandwidth_set>
	lis2dw12_power_mode_set(&imu_ctx, LIS2DW12_HIGH_PERFORMANCE);
 8001d3e:	4b77      	ldr	r3, [pc, #476]	@ (8001f1c <StartSensorTask+0x23c>)
 8001d40:	2104      	movs	r1, #4
 8001d42:	0018      	movs	r0, r3
 8001d44:	f003 fe9e 	bl	8005a84 <lis2dw12_power_mode_set>
	lis2dw12_data_rate_set(&imu_ctx, LIS2DW12_XL_ODR_25Hz);
 8001d48:	4b74      	ldr	r3, [pc, #464]	@ (8001f1c <StartSensorTask+0x23c>)
 8001d4a:	2103      	movs	r1, #3
 8001d4c:	0018      	movs	r0, r3
 8001d4e:	f003 ff05 	bl	8005b5c <lis2dw12_data_rate_set>

	/* --- C. ADC Calibration --- */
	if (!LL_ADC_IsEnabled(ADC1)) {
 8001d52:	4b77      	ldr	r3, [pc, #476]	@ (8001f30 <StartSensorTask+0x250>)
 8001d54:	0018      	movs	r0, r3
 8001d56:	f7fe ff97 	bl	8000c88 <LL_ADC_IsEnabled>
 8001d5a:	1e03      	subs	r3, r0, #0
 8001d5c:	d000      	beq.n	8001d60 <StartSensorTask+0x80>
 8001d5e:	e01c      	b.n	8001d9a <StartSensorTask+0xba>
		LL_ADC_EnableInternalRegulator(ADC1);
 8001d60:	4b73      	ldr	r3, [pc, #460]	@ (8001f30 <StartSensorTask+0x250>)
 8001d62:	0018      	movs	r0, r3
 8001d64:	f7fe ff6a 	bl	8000c3c <LL_ADC_EnableInternalRegulator>
		osDelay(25);
 8001d68:	2019      	movs	r0, #25
 8001d6a:	f001 fc75 	bl	8003658 <osDelay>
		LL_ADC_StartCalibration(ADC1);
 8001d6e:	4b70      	ldr	r3, [pc, #448]	@ (8001f30 <StartSensorTask+0x250>)
 8001d70:	0018      	movs	r0, r3
 8001d72:	f7fe ff9b 	bl	8000cac <LL_ADC_StartCalibration>
		while (LL_ADC_IsCalibrationOnGoing(ADC1))
 8001d76:	46c0      	nop			@ (mov r8, r8)
 8001d78:	4b6d      	ldr	r3, [pc, #436]	@ (8001f30 <StartSensorTask+0x250>)
 8001d7a:	0018      	movs	r0, r3
 8001d7c:	f7fe ffaa 	bl	8000cd4 <LL_ADC_IsCalibrationOnGoing>
 8001d80:	1e03      	subs	r3, r0, #0
 8001d82:	d1f9      	bne.n	8001d78 <StartSensorTask+0x98>
			;
		LL_ADC_Enable(ADC1);
 8001d84:	4b6a      	ldr	r3, [pc, #424]	@ (8001f30 <StartSensorTask+0x250>)
 8001d86:	0018      	movs	r0, r3
 8001d88:	f7fe ff6c 	bl	8000c64 <LL_ADC_Enable>
		while (!LL_ADC_IsActiveFlag_ADRDY(ADC1))
 8001d8c:	46c0      	nop			@ (mov r8, r8)
 8001d8e:	4b68      	ldr	r3, [pc, #416]	@ (8001f30 <StartSensorTask+0x250>)
 8001d90:	0018      	movs	r0, r3
 8001d92:	f7fe ffd3 	bl	8000d3c <LL_ADC_IsActiveFlag_ADRDY>
 8001d96:	1e03      	subs	r3, r0, #0
 8001d98:	d0f9      	beq.n	8001d8e <StartSensorTask+0xae>
	}

	/* --- D. Main Loop --- */
	for (;;) {
		/* 1. Read IMU (Polling) */
		uint8_t drdy = 0;
 8001d9a:	210f      	movs	r1, #15
 8001d9c:	187b      	adds	r3, r7, r1
 8001d9e:	2200      	movs	r2, #0
 8001da0:	701a      	strb	r2, [r3, #0]
		lis2dw12_flag_data_ready_get(&imu_ctx, &drdy);
 8001da2:	000c      	movs	r4, r1
 8001da4:	187a      	adds	r2, r7, r1
 8001da6:	4b5d      	ldr	r3, [pc, #372]	@ (8001f1c <StartSensorTask+0x23c>)
 8001da8:	0011      	movs	r1, r2
 8001daa:	0018      	movs	r0, r3
 8001dac:	f003 ff8e 	bl	8005ccc <lis2dw12_flag_data_ready_get>

		if (drdy) {
 8001db0:	193b      	adds	r3, r7, r4
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d04b      	beq.n	8001e50 <StartSensorTask+0x170>
			memset(imu_raw_data, 0, sizeof(imu_raw_data));
 8001db8:	4b5e      	ldr	r3, [pc, #376]	@ (8001f34 <StartSensorTask+0x254>)
 8001dba:	2206      	movs	r2, #6
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	0018      	movs	r0, r3
 8001dc0:	f004 f8b9 	bl	8005f36 <memset>
			if (lis2dw12_acceleration_raw_get(&imu_ctx, imu_raw_data) == 0) {
 8001dc4:	4a5b      	ldr	r2, [pc, #364]	@ (8001f34 <StartSensorTask+0x254>)
 8001dc6:	4b55      	ldr	r3, [pc, #340]	@ (8001f1c <StartSensorTask+0x23c>)
 8001dc8:	0011      	movs	r1, r2
 8001dca:	0018      	movs	r0, r3
 8001dcc:	f003 ff99 	bl	8005d02 <lis2dw12_acceleration_raw_get>
 8001dd0:	1e03      	subs	r3, r0, #0
 8001dd2:	d13d      	bne.n	8001e50 <StartSensorTask+0x170>

				// Convert to mg
				float acc_x = lis2dw12_from_fs2_to_mg(imu_raw_data[0]);
 8001dd4:	4b57      	ldr	r3, [pc, #348]	@ (8001f34 <StartSensorTask+0x254>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	5e9b      	ldrsh	r3, [r3, r2]
 8001dda:	0018      	movs	r0, r3
 8001ddc:	f003 fe3a 	bl	8005a54 <lis2dw12_from_fs2_to_mg>
 8001de0:	1c03      	adds	r3, r0, #0
 8001de2:	617b      	str	r3, [r7, #20]
				float acc_y = lis2dw12_from_fs2_to_mg(imu_raw_data[1]);
 8001de4:	4b53      	ldr	r3, [pc, #332]	@ (8001f34 <StartSensorTask+0x254>)
 8001de6:	2202      	movs	r2, #2
 8001de8:	5e9b      	ldrsh	r3, [r3, r2]
 8001dea:	0018      	movs	r0, r3
 8001dec:	f003 fe32 	bl	8005a54 <lis2dw12_from_fs2_to_mg>
 8001df0:	1c03      	adds	r3, r0, #0
 8001df2:	613b      	str	r3, [r7, #16]

				// Logic: Threshold 300mg
				// Pitch (Y)
				if (acc_y > 300.0f)
 8001df4:	4950      	ldr	r1, [pc, #320]	@ (8001f38 <StartSensorTask+0x258>)
 8001df6:	6938      	ldr	r0, [r7, #16]
 8001df8:	f7fe fb22 	bl	8000440 <__aeabi_fcmpgt>
 8001dfc:	1e03      	subs	r3, r0, #0
 8001dfe:	d003      	beq.n	8001e08 <StartSensorTask+0x128>
					flightControlState.roll_cmd = 1;
 8001e00:	4b4e      	ldr	r3, [pc, #312]	@ (8001f3c <StartSensorTask+0x25c>)
 8001e02:	2201      	movs	r2, #1
 8001e04:	705a      	strb	r2, [r3, #1]
 8001e06:	e00c      	b.n	8001e22 <StartSensorTask+0x142>
				else if (acc_y < -300.0f)
 8001e08:	494d      	ldr	r1, [pc, #308]	@ (8001f40 <StartSensorTask+0x260>)
 8001e0a:	6938      	ldr	r0, [r7, #16]
 8001e0c:	f7fe fb04 	bl	8000418 <__aeabi_fcmplt>
 8001e10:	1e03      	subs	r3, r0, #0
 8001e12:	d003      	beq.n	8001e1c <StartSensorTask+0x13c>
					flightControlState.roll_cmd = 2;
 8001e14:	4b49      	ldr	r3, [pc, #292]	@ (8001f3c <StartSensorTask+0x25c>)
 8001e16:	2202      	movs	r2, #2
 8001e18:	705a      	strb	r2, [r3, #1]
 8001e1a:	e002      	b.n	8001e22 <StartSensorTask+0x142>
				else
					flightControlState.roll_cmd = 0;
 8001e1c:	4b47      	ldr	r3, [pc, #284]	@ (8001f3c <StartSensorTask+0x25c>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	705a      	strb	r2, [r3, #1]

				// Roll (X)
				if (acc_x > 300.0f)
 8001e22:	4945      	ldr	r1, [pc, #276]	@ (8001f38 <StartSensorTask+0x258>)
 8001e24:	6978      	ldr	r0, [r7, #20]
 8001e26:	f7fe fb0b 	bl	8000440 <__aeabi_fcmpgt>
 8001e2a:	1e03      	subs	r3, r0, #0
 8001e2c:	d003      	beq.n	8001e36 <StartSensorTask+0x156>
					flightControlState.pitch_cmd = 2;
 8001e2e:	4b43      	ldr	r3, [pc, #268]	@ (8001f3c <StartSensorTask+0x25c>)
 8001e30:	2202      	movs	r2, #2
 8001e32:	701a      	strb	r2, [r3, #0]
 8001e34:	e00c      	b.n	8001e50 <StartSensorTask+0x170>
				else if (acc_x < -300.0f)
 8001e36:	4942      	ldr	r1, [pc, #264]	@ (8001f40 <StartSensorTask+0x260>)
 8001e38:	6978      	ldr	r0, [r7, #20]
 8001e3a:	f7fe faed 	bl	8000418 <__aeabi_fcmplt>
 8001e3e:	1e03      	subs	r3, r0, #0
 8001e40:	d003      	beq.n	8001e4a <StartSensorTask+0x16a>
					flightControlState.pitch_cmd = 1;
 8001e42:	4b3e      	ldr	r3, [pc, #248]	@ (8001f3c <StartSensorTask+0x25c>)
 8001e44:	2201      	movs	r2, #1
 8001e46:	701a      	strb	r2, [r3, #0]
 8001e48:	e002      	b.n	8001e50 <StartSensorTask+0x170>
				else
					flightControlState.pitch_cmd = 0;
 8001e4a:	4b3c      	ldr	r3, [pc, #240]	@ (8001f3c <StartSensorTask+0x25c>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	701a      	strb	r2, [r3, #0]
			}
		}

		/* 2. Read ADC (Yaw & Throttle) */
		Update_ADC_Values(); // Her iki deeri de tek seferde gnceller
 8001e50:	f7ff fafa 	bl	8001448 <Update_ADC_Values>

		// Yaw Mant (val_yaw artk gncel)
		if (val_yaw < 1000) flightControlState.yaw_cmd = 1;
 8001e54:	4b3b      	ldr	r3, [pc, #236]	@ (8001f44 <StartSensorTask+0x264>)
 8001e56:	881a      	ldrh	r2, [r3, #0]
 8001e58:	23fa      	movs	r3, #250	@ 0xfa
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d203      	bcs.n	8001e68 <StartSensorTask+0x188>
 8001e60:	4b36      	ldr	r3, [pc, #216]	@ (8001f3c <StartSensorTask+0x25c>)
 8001e62:	2201      	movs	r2, #1
 8001e64:	709a      	strb	r2, [r3, #2]
 8001e66:	e00b      	b.n	8001e80 <StartSensorTask+0x1a0>
		else if (val_yaw > 3000) flightControlState.yaw_cmd = 2;
 8001e68:	4b36      	ldr	r3, [pc, #216]	@ (8001f44 <StartSensorTask+0x264>)
 8001e6a:	881b      	ldrh	r3, [r3, #0]
 8001e6c:	4a36      	ldr	r2, [pc, #216]	@ (8001f48 <StartSensorTask+0x268>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d903      	bls.n	8001e7a <StartSensorTask+0x19a>
 8001e72:	4b32      	ldr	r3, [pc, #200]	@ (8001f3c <StartSensorTask+0x25c>)
 8001e74:	2202      	movs	r2, #2
 8001e76:	709a      	strb	r2, [r3, #2]
 8001e78:	e002      	b.n	8001e80 <StartSensorTask+0x1a0>
		else flightControlState.yaw_cmd = 0;
 8001e7a:	4b30      	ldr	r3, [pc, #192]	@ (8001f3c <StartSensorTask+0x25c>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	709a      	strb	r2, [r3, #2]

		// Thrust Mant (val_thr artk gncel)
		if (val_thr > 3000) flightControlState.throttle_cmd = 1;
 8001e80:	4b32      	ldr	r3, [pc, #200]	@ (8001f4c <StartSensorTask+0x26c>)
 8001e82:	881b      	ldrh	r3, [r3, #0]
 8001e84:	4a30      	ldr	r2, [pc, #192]	@ (8001f48 <StartSensorTask+0x268>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d903      	bls.n	8001e92 <StartSensorTask+0x1b2>
 8001e8a:	4b2c      	ldr	r3, [pc, #176]	@ (8001f3c <StartSensorTask+0x25c>)
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	70da      	strb	r2, [r3, #3]
 8001e90:	e00c      	b.n	8001eac <StartSensorTask+0x1cc>
		else if (val_thr < 1000) flightControlState.throttle_cmd = 2;
 8001e92:	4b2e      	ldr	r3, [pc, #184]	@ (8001f4c <StartSensorTask+0x26c>)
 8001e94:	881a      	ldrh	r2, [r3, #0]
 8001e96:	23fa      	movs	r3, #250	@ 0xfa
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d203      	bcs.n	8001ea6 <StartSensorTask+0x1c6>
 8001e9e:	4b27      	ldr	r3, [pc, #156]	@ (8001f3c <StartSensorTask+0x25c>)
 8001ea0:	2202      	movs	r2, #2
 8001ea2:	70da      	strb	r2, [r3, #3]
 8001ea4:	e002      	b.n	8001eac <StartSensorTask+0x1cc>
		else flightControlState.throttle_cmd = 0;
 8001ea6:	4b25      	ldr	r3, [pc, #148]	@ (8001f3c <StartSensorTask+0x25c>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	70da      	strb	r2, [r3, #3]

		/* 3. Read Buttons (Inverted Logic) */
		flightControlState.btn_space = !LL_GPIO_IsInputPinSet(GPIOB,
 8001eac:	4b28      	ldr	r3, [pc, #160]	@ (8001f50 <StartSensorTask+0x270>)
 8001eae:	2102      	movs	r1, #2
 8001eb0:	0018      	movs	r0, r3
 8001eb2:	f7ff f983 	bl	80011bc <LL_GPIO_IsInputPinSet>
 8001eb6:	0003      	movs	r3, r0
 8001eb8:	425a      	negs	r2, r3
 8001eba:	4153      	adcs	r3, r2
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	001a      	movs	r2, r3
 8001ec0:	4b1e      	ldr	r3, [pc, #120]	@ (8001f3c <StartSensorTask+0x25c>)
 8001ec2:	711a      	strb	r2, [r3, #4]
				LL_GPIO_PIN_1);
		flightControlState.btn_esc = !LL_GPIO_IsInputPinSet(GPIOB,
 8001ec4:	4b22      	ldr	r3, [pc, #136]	@ (8001f50 <StartSensorTask+0x270>)
 8001ec6:	2104      	movs	r1, #4
 8001ec8:	0018      	movs	r0, r3
 8001eca:	f7ff f977 	bl	80011bc <LL_GPIO_IsInputPinSet>
 8001ece:	0003      	movs	r3, r0
 8001ed0:	425a      	negs	r2, r3
 8001ed2:	4153      	adcs	r3, r2
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	001a      	movs	r2, r3
 8001ed8:	4b18      	ldr	r3, [pc, #96]	@ (8001f3c <StartSensorTask+0x25c>)
 8001eda:	715a      	strb	r2, [r3, #5]
				LL_GPIO_PIN_2);
		flightControlState.btn_respawn = !LL_GPIO_IsInputPinSet(GPIOB,
 8001edc:	2380      	movs	r3, #128	@ 0x80
 8001ede:	00db      	lsls	r3, r3, #3
 8001ee0:	4a1b      	ldr	r2, [pc, #108]	@ (8001f50 <StartSensorTask+0x270>)
 8001ee2:	0019      	movs	r1, r3
 8001ee4:	0010      	movs	r0, r2
 8001ee6:	f7ff f969 	bl	80011bc <LL_GPIO_IsInputPinSet>
 8001eea:	0003      	movs	r3, r0
 8001eec:	425a      	negs	r2, r3
 8001eee:	4153      	adcs	r3, r2
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	001a      	movs	r2, r3
 8001ef4:	4b11      	ldr	r3, [pc, #68]	@ (8001f3c <StartSensorTask+0x25c>)
 8001ef6:	719a      	strb	r2, [r3, #6]
				LL_GPIO_PIN_10);
		flightControlState.btn_enter = !LL_GPIO_IsInputPinSet(GPIOB,
 8001ef8:	2380      	movs	r3, #128	@ 0x80
 8001efa:	011b      	lsls	r3, r3, #4
 8001efc:	4a14      	ldr	r2, [pc, #80]	@ (8001f50 <StartSensorTask+0x270>)
 8001efe:	0019      	movs	r1, r3
 8001f00:	0010      	movs	r0, r2
 8001f02:	f7ff f95b 	bl	80011bc <LL_GPIO_IsInputPinSet>
 8001f06:	0003      	movs	r3, r0
 8001f08:	425a      	negs	r2, r3
 8001f0a:	4153      	adcs	r3, r2
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	001a      	movs	r2, r3
 8001f10:	4b0a      	ldr	r3, [pc, #40]	@ (8001f3c <StartSensorTask+0x25c>)
 8001f12:	71da      	strb	r2, [r3, #7]
				LL_GPIO_PIN_11);

		/* 4. Yield (Important!) */
		osDelay(40); // 25Hz loop
 8001f14:	2028      	movs	r0, #40	@ 0x28
 8001f16:	f001 fb9f 	bl	8003658 <osDelay>
	for (;;) {
 8001f1a:	e73e      	b.n	8001d9a <StartSensorTask+0xba>
 8001f1c:	2000008c 	.word	0x2000008c
 8001f20:	080011fd 	.word	0x080011fd
 8001f24:	08001309 	.word	0x08001309
 8001f28:	40005400 	.word	0x40005400
 8001f2c:	200000a2 	.word	0x200000a2
 8001f30:	40012400 	.word	0x40012400
 8001f34:	2000009c 	.word	0x2000009c
 8001f38:	43960000 	.word	0x43960000
 8001f3c:	20000084 	.word	0x20000084
 8001f40:	c3960000 	.word	0xc3960000
 8001f44:	200000a4 	.word	0x200000a4
 8001f48:	00000bb8 	.word	0x00000bb8
 8001f4c:	200000a6 	.word	0x200000a6
 8001f50:	50000400 	.word	0x50000400

08001f54 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a04      	ldr	r2, [pc, #16]	@ (8001f74 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d101      	bne.n	8001f6a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001f66:	f000 f921 	bl	80021ac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001f6a:	46c0      	nop			@ (mov r8, r8)
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	b002      	add	sp, #8
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	46c0      	nop			@ (mov r8, r8)
 8001f74:	40014400 	.word	0x40014400

08001f78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f7c:	b672      	cpsid	i
}
 8001f7e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001f80:	46c0      	nop			@ (mov r8, r8)
 8001f82:	e7fd      	b.n	8001f80 <Error_Handler+0x8>

08001f84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f8a:	4b12      	ldr	r3, [pc, #72]	@ (8001fd4 <HAL_MspInit+0x50>)
 8001f8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f8e:	4b11      	ldr	r3, [pc, #68]	@ (8001fd4 <HAL_MspInit+0x50>)
 8001f90:	2101      	movs	r1, #1
 8001f92:	430a      	orrs	r2, r1
 8001f94:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f96:	4b0f      	ldr	r3, [pc, #60]	@ (8001fd4 <HAL_MspInit+0x50>)
 8001f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	607b      	str	r3, [r7, #4]
 8001fa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fa2:	4b0c      	ldr	r3, [pc, #48]	@ (8001fd4 <HAL_MspInit+0x50>)
 8001fa4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001fa6:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd4 <HAL_MspInit+0x50>)
 8001fa8:	2180      	movs	r1, #128	@ 0x80
 8001faa:	0549      	lsls	r1, r1, #21
 8001fac:	430a      	orrs	r2, r1
 8001fae:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001fb0:	4b08      	ldr	r3, [pc, #32]	@ (8001fd4 <HAL_MspInit+0x50>)
 8001fb2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001fb4:	2380      	movs	r3, #128	@ 0x80
 8001fb6:	055b      	lsls	r3, r3, #21
 8001fb8:	4013      	ands	r3, r2
 8001fba:	603b      	str	r3, [r7, #0]
 8001fbc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	425b      	negs	r3, r3
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	2103      	movs	r1, #3
 8001fc6:	0018      	movs	r0, r3
 8001fc8:	f000 f98a 	bl	80022e0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fcc:	46c0      	nop			@ (mov r8, r8)
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	b002      	add	sp, #8
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	40021000 	.word	0x40021000

08001fd8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fd8:	b5b0      	push	{r4, r5, r7, lr}
 8001fda:	b08c      	sub	sp, #48	@ 0x30
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001fe0:	232b      	movs	r3, #43	@ 0x2b
 8001fe2:	18fb      	adds	r3, r7, r3
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	701a      	strb	r2, [r3, #0]

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 8001fe8:	4b38      	ldr	r3, [pc, #224]	@ (80020cc <HAL_InitTick+0xf4>)
 8001fea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001fec:	4b37      	ldr	r3, [pc, #220]	@ (80020cc <HAL_InitTick+0xf4>)
 8001fee:	2180      	movs	r1, #128	@ 0x80
 8001ff0:	0289      	lsls	r1, r1, #10
 8001ff2:	430a      	orrs	r2, r1
 8001ff4:	641a      	str	r2, [r3, #64]	@ 0x40
 8001ff6:	4b35      	ldr	r3, [pc, #212]	@ (80020cc <HAL_InitTick+0xf4>)
 8001ff8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ffa:	2380      	movs	r3, #128	@ 0x80
 8001ffc:	029b      	lsls	r3, r3, #10
 8001ffe:	4013      	ands	r3, r2
 8002000:	60bb      	str	r3, [r7, #8]
 8002002:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002004:	230c      	movs	r3, #12
 8002006:	18fa      	adds	r2, r7, r3
 8002008:	2410      	movs	r4, #16
 800200a:	193b      	adds	r3, r7, r4
 800200c:	0011      	movs	r1, r2
 800200e:	0018      	movs	r0, r3
 8002010:	f000 f9b8 	bl	8002384 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002014:	193b      	adds	r3, r7, r4
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM16 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800201a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800201c:	2b00      	cmp	r3, #0
 800201e:	d104      	bne.n	800202a <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002020:	f000 f99a 	bl	8002358 <HAL_RCC_GetPCLK1Freq>
 8002024:	0003      	movs	r3, r0
 8002026:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002028:	e004      	b.n	8002034 <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800202a:	f000 f995 	bl	8002358 <HAL_RCC_GetPCLK1Freq>
 800202e:	0003      	movs	r3, r0
 8002030:	005b      	lsls	r3, r3, #1
 8002032:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002036:	4926      	ldr	r1, [pc, #152]	@ (80020d0 <HAL_InitTick+0xf8>)
 8002038:	0018      	movs	r0, r3
 800203a:	f7fe f865 	bl	8000108 <__udivsi3>
 800203e:	0003      	movs	r3, r0
 8002040:	3b01      	subs	r3, #1
 8002042:	623b      	str	r3, [r7, #32]

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 8002044:	4b23      	ldr	r3, [pc, #140]	@ (80020d4 <HAL_InitTick+0xfc>)
 8002046:	4a24      	ldr	r2, [pc, #144]	@ (80020d8 <HAL_InitTick+0x100>)
 8002048:	601a      	str	r2, [r3, #0]
   * Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 800204a:	4b22      	ldr	r3, [pc, #136]	@ (80020d4 <HAL_InitTick+0xfc>)
 800204c:	4a23      	ldr	r2, [pc, #140]	@ (80020dc <HAL_InitTick+0x104>)
 800204e:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 8002050:	4b20      	ldr	r3, [pc, #128]	@ (80020d4 <HAL_InitTick+0xfc>)
 8002052:	6a3a      	ldr	r2, [r7, #32]
 8002054:	605a      	str	r2, [r3, #4]
  htim16.Init.ClockDivision = 0;
 8002056:	4b1f      	ldr	r3, [pc, #124]	@ (80020d4 <HAL_InitTick+0xfc>)
 8002058:	2200      	movs	r2, #0
 800205a:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800205c:	4b1d      	ldr	r3, [pc, #116]	@ (80020d4 <HAL_InitTick+0xfc>)
 800205e:	2200      	movs	r2, #0
 8002060:	609a      	str	r2, [r3, #8]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002062:	4b1c      	ldr	r3, [pc, #112]	@ (80020d4 <HAL_InitTick+0xfc>)
 8002064:	2200      	movs	r2, #0
 8002066:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim16);
 8002068:	252b      	movs	r5, #43	@ 0x2b
 800206a:	197c      	adds	r4, r7, r5
 800206c:	4b19      	ldr	r3, [pc, #100]	@ (80020d4 <HAL_InitTick+0xfc>)
 800206e:	0018      	movs	r0, r3
 8002070:	f000 f9b2 	bl	80023d8 <HAL_TIM_Base_Init>
 8002074:	0003      	movs	r3, r0
 8002076:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8002078:	197b      	adds	r3, r7, r5
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d11e      	bne.n	80020be <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim16);
 8002080:	197c      	adds	r4, r7, r5
 8002082:	4b14      	ldr	r3, [pc, #80]	@ (80020d4 <HAL_InitTick+0xfc>)
 8002084:	0018      	movs	r0, r3
 8002086:	f000 fa07 	bl	8002498 <HAL_TIM_Base_Start_IT>
 800208a:	0003      	movs	r3, r0
 800208c:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 800208e:	197b      	adds	r3, r7, r5
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d113      	bne.n	80020be <HAL_InitTick+0xe6>
    {
    /* Enable the TIM16 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8002096:	2015      	movs	r0, #21
 8002098:	f000 f937 	bl	800230a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2b03      	cmp	r3, #3
 80020a0:	d809      	bhi.n	80020b6 <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM16_IRQn, TickPriority, 0U);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	0019      	movs	r1, r3
 80020a8:	2015      	movs	r0, #21
 80020aa:	f000 f919 	bl	80022e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020ae:	4b0c      	ldr	r3, [pc, #48]	@ (80020e0 <HAL_InitTick+0x108>)
 80020b0:	687a      	ldr	r2, [r7, #4]
 80020b2:	601a      	str	r2, [r3, #0]
 80020b4:	e003      	b.n	80020be <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 80020b6:	232b      	movs	r3, #43	@ 0x2b
 80020b8:	18fb      	adds	r3, r7, r3
 80020ba:	2201      	movs	r2, #1
 80020bc:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 80020be:	232b      	movs	r3, #43	@ 0x2b
 80020c0:	18fb      	adds	r3, r7, r3
 80020c2:	781b      	ldrb	r3, [r3, #0]
}
 80020c4:	0018      	movs	r0, r3
 80020c6:	46bd      	mov	sp, r7
 80020c8:	b00c      	add	sp, #48	@ 0x30
 80020ca:	bdb0      	pop	{r4, r5, r7, pc}
 80020cc:	40021000 	.word	0x40021000
 80020d0:	000f4240 	.word	0x000f4240
 80020d4:	200000a8 	.word	0x200000a8
 80020d8:	40014400 	.word	0x40014400
 80020dc:	000003e7 	.word	0x000003e7
 80020e0:	20000004 	.word	0x20000004

080020e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020e8:	46c0      	nop			@ (mov r8, r8)
 80020ea:	e7fd      	b.n	80020e8 <NMI_Handler+0x4>

080020ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020f0:	46c0      	nop			@ (mov r8, r8)
 80020f2:	e7fd      	b.n	80020f0 <HardFault_Handler+0x4>

080020f4 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80020f8:	4b03      	ldr	r3, [pc, #12]	@ (8002108 <TIM16_IRQHandler+0x14>)
 80020fa:	0018      	movs	r0, r3
 80020fc:	f000 fa1a 	bl	8002534 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8002100:	46c0      	nop			@ (mov r8, r8)
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	46c0      	nop			@ (mov r8, r8)
 8002108:	200000a8 	.word	0x200000a8

0800210c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002110:	46c0      	nop			@ (mov r8, r8)
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
	...

08002118 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002118:	480d      	ldr	r0, [pc, #52]	@ (8002150 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800211a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800211c:	f7ff fff6 	bl	800210c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002120:	480c      	ldr	r0, [pc, #48]	@ (8002154 <LoopForever+0x6>)
  ldr r1, =_edata
 8002122:	490d      	ldr	r1, [pc, #52]	@ (8002158 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002124:	4a0d      	ldr	r2, [pc, #52]	@ (800215c <LoopForever+0xe>)
  movs r3, #0
 8002126:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002128:	e002      	b.n	8002130 <LoopCopyDataInit>

0800212a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800212a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800212c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800212e:	3304      	adds	r3, #4

08002130 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002130:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002132:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002134:	d3f9      	bcc.n	800212a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002136:	4a0a      	ldr	r2, [pc, #40]	@ (8002160 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002138:	4c0a      	ldr	r4, [pc, #40]	@ (8002164 <LoopForever+0x16>)
  movs r3, #0
 800213a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800213c:	e001      	b.n	8002142 <LoopFillZerobss>

0800213e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800213e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002140:	3204      	adds	r2, #4

08002142 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002142:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002144:	d3fb      	bcc.n	800213e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002146:	f003 ff69 	bl	800601c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800214a:	f7ff fa03 	bl	8001554 <main>

0800214e <LoopForever>:

LoopForever:
  b LoopForever
 800214e:	e7fe      	b.n	800214e <LoopForever>
  ldr   r0, =_estack
 8002150:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002154:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002158:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 800215c:	08006280 	.word	0x08006280
  ldr r2, =_sbss
 8002160:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002164:	20001818 	.word	0x20001818

08002168 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002168:	e7fe      	b.n	8002168 <ADC1_IRQHandler>
	...

0800216c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002172:	1dfb      	adds	r3, r7, #7
 8002174:	2200      	movs	r2, #0
 8002176:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002178:	4b0b      	ldr	r3, [pc, #44]	@ (80021a8 <HAL_Init+0x3c>)
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	4b0a      	ldr	r3, [pc, #40]	@ (80021a8 <HAL_Init+0x3c>)
 800217e:	2180      	movs	r1, #128	@ 0x80
 8002180:	0049      	lsls	r1, r1, #1
 8002182:	430a      	orrs	r2, r1
 8002184:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002186:	2003      	movs	r0, #3
 8002188:	f7ff ff26 	bl	8001fd8 <HAL_InitTick>
 800218c:	1e03      	subs	r3, r0, #0
 800218e:	d003      	beq.n	8002198 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002190:	1dfb      	adds	r3, r7, #7
 8002192:	2201      	movs	r2, #1
 8002194:	701a      	strb	r2, [r3, #0]
 8002196:	e001      	b.n	800219c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8002198:	f7ff fef4 	bl	8001f84 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800219c:	1dfb      	adds	r3, r7, #7
 800219e:	781b      	ldrb	r3, [r3, #0]
}
 80021a0:	0018      	movs	r0, r3
 80021a2:	46bd      	mov	sp, r7
 80021a4:	b002      	add	sp, #8
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	40022000 	.word	0x40022000

080021ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80021b0:	4b05      	ldr	r3, [pc, #20]	@ (80021c8 <HAL_IncTick+0x1c>)
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	001a      	movs	r2, r3
 80021b6:	4b05      	ldr	r3, [pc, #20]	@ (80021cc <HAL_IncTick+0x20>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	18d2      	adds	r2, r2, r3
 80021bc:	4b03      	ldr	r3, [pc, #12]	@ (80021cc <HAL_IncTick+0x20>)
 80021be:	601a      	str	r2, [r3, #0]
}
 80021c0:	46c0      	nop			@ (mov r8, r8)
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	46c0      	nop			@ (mov r8, r8)
 80021c8:	20000008 	.word	0x20000008
 80021cc:	200000f4 	.word	0x200000f4

080021d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	0002      	movs	r2, r0
 80021d8:	1dfb      	adds	r3, r7, #7
 80021da:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80021dc:	1dfb      	adds	r3, r7, #7
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	2b7f      	cmp	r3, #127	@ 0x7f
 80021e2:	d809      	bhi.n	80021f8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021e4:	1dfb      	adds	r3, r7, #7
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	001a      	movs	r2, r3
 80021ea:	231f      	movs	r3, #31
 80021ec:	401a      	ands	r2, r3
 80021ee:	4b04      	ldr	r3, [pc, #16]	@ (8002200 <__NVIC_EnableIRQ+0x30>)
 80021f0:	2101      	movs	r1, #1
 80021f2:	4091      	lsls	r1, r2
 80021f4:	000a      	movs	r2, r1
 80021f6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80021f8:	46c0      	nop			@ (mov r8, r8)
 80021fa:	46bd      	mov	sp, r7
 80021fc:	b002      	add	sp, #8
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	e000e100 	.word	0xe000e100

08002204 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002204:	b590      	push	{r4, r7, lr}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	0002      	movs	r2, r0
 800220c:	6039      	str	r1, [r7, #0]
 800220e:	1dfb      	adds	r3, r7, #7
 8002210:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002212:	1dfb      	adds	r3, r7, #7
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	2b7f      	cmp	r3, #127	@ 0x7f
 8002218:	d828      	bhi.n	800226c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800221a:	4a2f      	ldr	r2, [pc, #188]	@ (80022d8 <__NVIC_SetPriority+0xd4>)
 800221c:	1dfb      	adds	r3, r7, #7
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	b25b      	sxtb	r3, r3
 8002222:	089b      	lsrs	r3, r3, #2
 8002224:	33c0      	adds	r3, #192	@ 0xc0
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	589b      	ldr	r3, [r3, r2]
 800222a:	1dfa      	adds	r2, r7, #7
 800222c:	7812      	ldrb	r2, [r2, #0]
 800222e:	0011      	movs	r1, r2
 8002230:	2203      	movs	r2, #3
 8002232:	400a      	ands	r2, r1
 8002234:	00d2      	lsls	r2, r2, #3
 8002236:	21ff      	movs	r1, #255	@ 0xff
 8002238:	4091      	lsls	r1, r2
 800223a:	000a      	movs	r2, r1
 800223c:	43d2      	mvns	r2, r2
 800223e:	401a      	ands	r2, r3
 8002240:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	019b      	lsls	r3, r3, #6
 8002246:	22ff      	movs	r2, #255	@ 0xff
 8002248:	401a      	ands	r2, r3
 800224a:	1dfb      	adds	r3, r7, #7
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	0018      	movs	r0, r3
 8002250:	2303      	movs	r3, #3
 8002252:	4003      	ands	r3, r0
 8002254:	00db      	lsls	r3, r3, #3
 8002256:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002258:	481f      	ldr	r0, [pc, #124]	@ (80022d8 <__NVIC_SetPriority+0xd4>)
 800225a:	1dfb      	adds	r3, r7, #7
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	b25b      	sxtb	r3, r3
 8002260:	089b      	lsrs	r3, r3, #2
 8002262:	430a      	orrs	r2, r1
 8002264:	33c0      	adds	r3, #192	@ 0xc0
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800226a:	e031      	b.n	80022d0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800226c:	4a1b      	ldr	r2, [pc, #108]	@ (80022dc <__NVIC_SetPriority+0xd8>)
 800226e:	1dfb      	adds	r3, r7, #7
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	0019      	movs	r1, r3
 8002274:	230f      	movs	r3, #15
 8002276:	400b      	ands	r3, r1
 8002278:	3b08      	subs	r3, #8
 800227a:	089b      	lsrs	r3, r3, #2
 800227c:	3306      	adds	r3, #6
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	18d3      	adds	r3, r2, r3
 8002282:	3304      	adds	r3, #4
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	1dfa      	adds	r2, r7, #7
 8002288:	7812      	ldrb	r2, [r2, #0]
 800228a:	0011      	movs	r1, r2
 800228c:	2203      	movs	r2, #3
 800228e:	400a      	ands	r2, r1
 8002290:	00d2      	lsls	r2, r2, #3
 8002292:	21ff      	movs	r1, #255	@ 0xff
 8002294:	4091      	lsls	r1, r2
 8002296:	000a      	movs	r2, r1
 8002298:	43d2      	mvns	r2, r2
 800229a:	401a      	ands	r2, r3
 800229c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	019b      	lsls	r3, r3, #6
 80022a2:	22ff      	movs	r2, #255	@ 0xff
 80022a4:	401a      	ands	r2, r3
 80022a6:	1dfb      	adds	r3, r7, #7
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	0018      	movs	r0, r3
 80022ac:	2303      	movs	r3, #3
 80022ae:	4003      	ands	r3, r0
 80022b0:	00db      	lsls	r3, r3, #3
 80022b2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022b4:	4809      	ldr	r0, [pc, #36]	@ (80022dc <__NVIC_SetPriority+0xd8>)
 80022b6:	1dfb      	adds	r3, r7, #7
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	001c      	movs	r4, r3
 80022bc:	230f      	movs	r3, #15
 80022be:	4023      	ands	r3, r4
 80022c0:	3b08      	subs	r3, #8
 80022c2:	089b      	lsrs	r3, r3, #2
 80022c4:	430a      	orrs	r2, r1
 80022c6:	3306      	adds	r3, #6
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	18c3      	adds	r3, r0, r3
 80022cc:	3304      	adds	r3, #4
 80022ce:	601a      	str	r2, [r3, #0]
}
 80022d0:	46c0      	nop			@ (mov r8, r8)
 80022d2:	46bd      	mov	sp, r7
 80022d4:	b003      	add	sp, #12
 80022d6:	bd90      	pop	{r4, r7, pc}
 80022d8:	e000e100 	.word	0xe000e100
 80022dc:	e000ed00 	.word	0xe000ed00

080022e0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	60b9      	str	r1, [r7, #8]
 80022e8:	607a      	str	r2, [r7, #4]
 80022ea:	210f      	movs	r1, #15
 80022ec:	187b      	adds	r3, r7, r1
 80022ee:	1c02      	adds	r2, r0, #0
 80022f0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80022f2:	68ba      	ldr	r2, [r7, #8]
 80022f4:	187b      	adds	r3, r7, r1
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	b25b      	sxtb	r3, r3
 80022fa:	0011      	movs	r1, r2
 80022fc:	0018      	movs	r0, r3
 80022fe:	f7ff ff81 	bl	8002204 <__NVIC_SetPriority>
}
 8002302:	46c0      	nop			@ (mov r8, r8)
 8002304:	46bd      	mov	sp, r7
 8002306:	b004      	add	sp, #16
 8002308:	bd80      	pop	{r7, pc}

0800230a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800230a:	b580      	push	{r7, lr}
 800230c:	b082      	sub	sp, #8
 800230e:	af00      	add	r7, sp, #0
 8002310:	0002      	movs	r2, r0
 8002312:	1dfb      	adds	r3, r7, #7
 8002314:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002316:	1dfb      	adds	r3, r7, #7
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	b25b      	sxtb	r3, r3
 800231c:	0018      	movs	r0, r3
 800231e:	f7ff ff57 	bl	80021d0 <__NVIC_EnableIRQ>
}
 8002322:	46c0      	nop			@ (mov r8, r8)
 8002324:	46bd      	mov	sp, r7
 8002326:	b002      	add	sp, #8
 8002328:	bd80      	pop	{r7, pc}
	...

0800232c <LL_RCC_GetAPB1Prescaler>:
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002330:	4b03      	ldr	r3, [pc, #12]	@ (8002340 <LL_RCC_GetAPB1Prescaler+0x14>)
 8002332:	689a      	ldr	r2, [r3, #8]
 8002334:	23e0      	movs	r3, #224	@ 0xe0
 8002336:	01db      	lsls	r3, r3, #7
 8002338:	4013      	ands	r3, r2
}
 800233a:	0018      	movs	r0, r3
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	40021000 	.word	0x40021000

08002344 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002348:	4b02      	ldr	r3, [pc, #8]	@ (8002354 <HAL_RCC_GetHCLKFreq+0x10>)
 800234a:	681b      	ldr	r3, [r3, #0]
}
 800234c:	0018      	movs	r0, r3
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	46c0      	nop			@ (mov r8, r8)
 8002354:	20000000 	.word	0x20000000

08002358 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002358:	b5b0      	push	{r4, r5, r7, lr}
 800235a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800235c:	f7ff fff2 	bl	8002344 <HAL_RCC_GetHCLKFreq>
 8002360:	0004      	movs	r4, r0
 8002362:	f7ff ffe3 	bl	800232c <LL_RCC_GetAPB1Prescaler>
 8002366:	0003      	movs	r3, r0
 8002368:	0b1a      	lsrs	r2, r3, #12
 800236a:	4b05      	ldr	r3, [pc, #20]	@ (8002380 <HAL_RCC_GetPCLK1Freq+0x28>)
 800236c:	0092      	lsls	r2, r2, #2
 800236e:	58d3      	ldr	r3, [r2, r3]
 8002370:	221f      	movs	r2, #31
 8002372:	4013      	ands	r3, r2
 8002374:	40dc      	lsrs	r4, r3
 8002376:	0023      	movs	r3, r4
}
 8002378:	0018      	movs	r0, r3
 800237a:	46bd      	mov	sp, r7
 800237c:	bdb0      	pop	{r4, r5, r7, pc}
 800237e:	46c0      	nop			@ (mov r8, r8)
 8002380:	08006200 	.word	0x08006200

08002384 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2207      	movs	r2, #7
 8002392:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002394:	4b0e      	ldr	r3, [pc, #56]	@ (80023d0 <HAL_RCC_GetClockConfig+0x4c>)
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	2207      	movs	r2, #7
 800239a:	401a      	ands	r2, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80023a0:	4b0b      	ldr	r3, [pc, #44]	@ (80023d0 <HAL_RCC_GetClockConfig+0x4c>)
 80023a2:	689a      	ldr	r2, [r3, #8]
 80023a4:	23f0      	movs	r3, #240	@ 0xf0
 80023a6:	011b      	lsls	r3, r3, #4
 80023a8:	401a      	ands	r2, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 80023ae:	4b08      	ldr	r3, [pc, #32]	@ (80023d0 <HAL_RCC_GetClockConfig+0x4c>)
 80023b0:	689a      	ldr	r2, [r3, #8]
 80023b2:	23e0      	movs	r3, #224	@ 0xe0
 80023b4:	01db      	lsls	r3, r3, #7
 80023b6:	401a      	ands	r2, r3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80023bc:	4b05      	ldr	r3, [pc, #20]	@ (80023d4 <HAL_RCC_GetClockConfig+0x50>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	2207      	movs	r2, #7
 80023c2:	401a      	ands	r2, r3
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	601a      	str	r2, [r3, #0]
}
 80023c8:	46c0      	nop			@ (mov r8, r8)
 80023ca:	46bd      	mov	sp, r7
 80023cc:	b002      	add	sp, #8
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	40021000 	.word	0x40021000
 80023d4:	40022000 	.word	0x40022000

080023d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d101      	bne.n	80023ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e04a      	b.n	8002480 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	223d      	movs	r2, #61	@ 0x3d
 80023ee:	5c9b      	ldrb	r3, [r3, r2]
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d107      	bne.n	8002406 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	223c      	movs	r2, #60	@ 0x3c
 80023fa:	2100      	movs	r1, #0
 80023fc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	0018      	movs	r0, r3
 8002402:	f000 f841 	bl	8002488 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	223d      	movs	r2, #61	@ 0x3d
 800240a:	2102      	movs	r1, #2
 800240c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	3304      	adds	r3, #4
 8002416:	0019      	movs	r1, r3
 8002418:	0010      	movs	r0, r2
 800241a:	f000 f9b3 	bl	8002784 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2248      	movs	r2, #72	@ 0x48
 8002422:	2101      	movs	r1, #1
 8002424:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	223e      	movs	r2, #62	@ 0x3e
 800242a:	2101      	movs	r1, #1
 800242c:	5499      	strb	r1, [r3, r2]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	223f      	movs	r2, #63	@ 0x3f
 8002432:	2101      	movs	r1, #1
 8002434:	5499      	strb	r1, [r3, r2]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2240      	movs	r2, #64	@ 0x40
 800243a:	2101      	movs	r1, #1
 800243c:	5499      	strb	r1, [r3, r2]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2241      	movs	r2, #65	@ 0x41
 8002442:	2101      	movs	r1, #1
 8002444:	5499      	strb	r1, [r3, r2]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2242      	movs	r2, #66	@ 0x42
 800244a:	2101      	movs	r1, #1
 800244c:	5499      	strb	r1, [r3, r2]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2243      	movs	r2, #67	@ 0x43
 8002452:	2101      	movs	r1, #1
 8002454:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2244      	movs	r2, #68	@ 0x44
 800245a:	2101      	movs	r1, #1
 800245c:	5499      	strb	r1, [r3, r2]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2245      	movs	r2, #69	@ 0x45
 8002462:	2101      	movs	r1, #1
 8002464:	5499      	strb	r1, [r3, r2]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2246      	movs	r2, #70	@ 0x46
 800246a:	2101      	movs	r1, #1
 800246c:	5499      	strb	r1, [r3, r2]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2247      	movs	r2, #71	@ 0x47
 8002472:	2101      	movs	r1, #1
 8002474:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	223d      	movs	r2, #61	@ 0x3d
 800247a:	2101      	movs	r1, #1
 800247c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800247e:	2300      	movs	r3, #0
}
 8002480:	0018      	movs	r0, r3
 8002482:	46bd      	mov	sp, r7
 8002484:	b002      	add	sp, #8
 8002486:	bd80      	pop	{r7, pc}

08002488 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002490:	46c0      	nop			@ (mov r8, r8)
 8002492:	46bd      	mov	sp, r7
 8002494:	b002      	add	sp, #8
 8002496:	bd80      	pop	{r7, pc}

08002498 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	223d      	movs	r2, #61	@ 0x3d
 80024a4:	5c9b      	ldrb	r3, [r3, r2]
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d001      	beq.n	80024b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80024ac:	2301      	movs	r3, #1
 80024ae:	e037      	b.n	8002520 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	223d      	movs	r2, #61	@ 0x3d
 80024b4:	2102      	movs	r1, #2
 80024b6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	68da      	ldr	r2, [r3, #12]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	2101      	movs	r1, #1
 80024c4:	430a      	orrs	r2, r1
 80024c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a16      	ldr	r2, [pc, #88]	@ (8002528 <HAL_TIM_Base_Start_IT+0x90>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d004      	beq.n	80024dc <HAL_TIM_Base_Start_IT+0x44>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a15      	ldr	r2, [pc, #84]	@ (800252c <HAL_TIM_Base_Start_IT+0x94>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d116      	bne.n	800250a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	4a13      	ldr	r2, [pc, #76]	@ (8002530 <HAL_TIM_Base_Start_IT+0x98>)
 80024e4:	4013      	ands	r3, r2
 80024e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	2b06      	cmp	r3, #6
 80024ec:	d016      	beq.n	800251c <HAL_TIM_Base_Start_IT+0x84>
 80024ee:	68fa      	ldr	r2, [r7, #12]
 80024f0:	2380      	movs	r3, #128	@ 0x80
 80024f2:	025b      	lsls	r3, r3, #9
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d011      	beq.n	800251c <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	2101      	movs	r1, #1
 8002504:	430a      	orrs	r2, r1
 8002506:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002508:	e008      	b.n	800251c <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2101      	movs	r1, #1
 8002516:	430a      	orrs	r2, r1
 8002518:	601a      	str	r2, [r3, #0]
 800251a:	e000      	b.n	800251e <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800251c:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800251e:	2300      	movs	r3, #0
}
 8002520:	0018      	movs	r0, r3
 8002522:	46bd      	mov	sp, r7
 8002524:	b004      	add	sp, #16
 8002526:	bd80      	pop	{r7, pc}
 8002528:	40012c00 	.word	0x40012c00
 800252c:	40000400 	.word	0x40000400
 8002530:	00010007 	.word	0x00010007

08002534 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	691b      	ldr	r3, [r3, #16]
 800254a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	2202      	movs	r2, #2
 8002550:	4013      	ands	r3, r2
 8002552:	d021      	beq.n	8002598 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2202      	movs	r2, #2
 8002558:	4013      	ands	r3, r2
 800255a:	d01d      	beq.n	8002598 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2203      	movs	r2, #3
 8002562:	4252      	negs	r2, r2
 8002564:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2201      	movs	r2, #1
 800256a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	2203      	movs	r2, #3
 8002574:	4013      	ands	r3, r2
 8002576:	d004      	beq.n	8002582 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	0018      	movs	r0, r3
 800257c:	f000 f8ea 	bl	8002754 <HAL_TIM_IC_CaptureCallback>
 8002580:	e007      	b.n	8002592 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	0018      	movs	r0, r3
 8002586:	f000 f8dd 	bl	8002744 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	0018      	movs	r0, r3
 800258e:	f000 f8e9 	bl	8002764 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2200      	movs	r2, #0
 8002596:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	2204      	movs	r2, #4
 800259c:	4013      	ands	r3, r2
 800259e:	d022      	beq.n	80025e6 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	2204      	movs	r2, #4
 80025a4:	4013      	ands	r3, r2
 80025a6:	d01e      	beq.n	80025e6 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	2205      	movs	r2, #5
 80025ae:	4252      	negs	r2, r2
 80025b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2202      	movs	r2, #2
 80025b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	699a      	ldr	r2, [r3, #24]
 80025be:	23c0      	movs	r3, #192	@ 0xc0
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	4013      	ands	r3, r2
 80025c4:	d004      	beq.n	80025d0 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	0018      	movs	r0, r3
 80025ca:	f000 f8c3 	bl	8002754 <HAL_TIM_IC_CaptureCallback>
 80025ce:	e007      	b.n	80025e0 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	0018      	movs	r0, r3
 80025d4:	f000 f8b6 	bl	8002744 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	0018      	movs	r0, r3
 80025dc:	f000 f8c2 	bl	8002764 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	2208      	movs	r2, #8
 80025ea:	4013      	ands	r3, r2
 80025ec:	d021      	beq.n	8002632 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2208      	movs	r2, #8
 80025f2:	4013      	ands	r3, r2
 80025f4:	d01d      	beq.n	8002632 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	2209      	movs	r2, #9
 80025fc:	4252      	negs	r2, r2
 80025fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2204      	movs	r2, #4
 8002604:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	69db      	ldr	r3, [r3, #28]
 800260c:	2203      	movs	r2, #3
 800260e:	4013      	ands	r3, r2
 8002610:	d004      	beq.n	800261c <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	0018      	movs	r0, r3
 8002616:	f000 f89d 	bl	8002754 <HAL_TIM_IC_CaptureCallback>
 800261a:	e007      	b.n	800262c <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	0018      	movs	r0, r3
 8002620:	f000 f890 	bl	8002744 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	0018      	movs	r0, r3
 8002628:	f000 f89c 	bl	8002764 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2200      	movs	r2, #0
 8002630:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	2210      	movs	r2, #16
 8002636:	4013      	ands	r3, r2
 8002638:	d022      	beq.n	8002680 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2210      	movs	r2, #16
 800263e:	4013      	ands	r3, r2
 8002640:	d01e      	beq.n	8002680 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	2211      	movs	r2, #17
 8002648:	4252      	negs	r2, r2
 800264a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2208      	movs	r2, #8
 8002650:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	69da      	ldr	r2, [r3, #28]
 8002658:	23c0      	movs	r3, #192	@ 0xc0
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	4013      	ands	r3, r2
 800265e:	d004      	beq.n	800266a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	0018      	movs	r0, r3
 8002664:	f000 f876 	bl	8002754 <HAL_TIM_IC_CaptureCallback>
 8002668:	e007      	b.n	800267a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	0018      	movs	r0, r3
 800266e:	f000 f869 	bl	8002744 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	0018      	movs	r0, r3
 8002676:	f000 f875 	bl	8002764 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2200      	movs	r2, #0
 800267e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	2201      	movs	r2, #1
 8002684:	4013      	ands	r3, r2
 8002686:	d00c      	beq.n	80026a2 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2201      	movs	r2, #1
 800268c:	4013      	ands	r3, r2
 800268e:	d008      	beq.n	80026a2 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	2202      	movs	r2, #2
 8002696:	4252      	negs	r2, r2
 8002698:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	0018      	movs	r0, r3
 800269e:	f7ff fc59 	bl	8001f54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	2280      	movs	r2, #128	@ 0x80
 80026a6:	4013      	ands	r3, r2
 80026a8:	d104      	bne.n	80026b4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80026aa:	68ba      	ldr	r2, [r7, #8]
 80026ac:	2380      	movs	r3, #128	@ 0x80
 80026ae:	019b      	lsls	r3, r3, #6
 80026b0:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80026b2:	d00b      	beq.n	80026cc <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2280      	movs	r2, #128	@ 0x80
 80026b8:	4013      	ands	r3, r2
 80026ba:	d007      	beq.n	80026cc <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a1e      	ldr	r2, [pc, #120]	@ (800273c <HAL_TIM_IRQHandler+0x208>)
 80026c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	0018      	movs	r0, r3
 80026c8:	f000 f8de 	bl	8002888 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80026cc:	68ba      	ldr	r2, [r7, #8]
 80026ce:	2380      	movs	r3, #128	@ 0x80
 80026d0:	005b      	lsls	r3, r3, #1
 80026d2:	4013      	ands	r3, r2
 80026d4:	d00b      	beq.n	80026ee <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2280      	movs	r2, #128	@ 0x80
 80026da:	4013      	ands	r3, r2
 80026dc:	d007      	beq.n	80026ee <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a17      	ldr	r2, [pc, #92]	@ (8002740 <HAL_TIM_IRQHandler+0x20c>)
 80026e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	0018      	movs	r0, r3
 80026ea:	f000 f8d5 	bl	8002898 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	2240      	movs	r2, #64	@ 0x40
 80026f2:	4013      	ands	r3, r2
 80026f4:	d00c      	beq.n	8002710 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2240      	movs	r2, #64	@ 0x40
 80026fa:	4013      	ands	r3, r2
 80026fc:	d008      	beq.n	8002710 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2241      	movs	r2, #65	@ 0x41
 8002704:	4252      	negs	r2, r2
 8002706:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	0018      	movs	r0, r3
 800270c:	f000 f832 	bl	8002774 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	2220      	movs	r2, #32
 8002714:	4013      	ands	r3, r2
 8002716:	d00c      	beq.n	8002732 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2220      	movs	r2, #32
 800271c:	4013      	ands	r3, r2
 800271e:	d008      	beq.n	8002732 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	2221      	movs	r2, #33	@ 0x21
 8002726:	4252      	negs	r2, r2
 8002728:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	0018      	movs	r0, r3
 800272e:	f000 f8a3 	bl	8002878 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002732:	46c0      	nop			@ (mov r8, r8)
 8002734:	46bd      	mov	sp, r7
 8002736:	b004      	add	sp, #16
 8002738:	bd80      	pop	{r7, pc}
 800273a:	46c0      	nop			@ (mov r8, r8)
 800273c:	ffffdf7f 	.word	0xffffdf7f
 8002740:	fffffeff 	.word	0xfffffeff

08002744 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800274c:	46c0      	nop			@ (mov r8, r8)
 800274e:	46bd      	mov	sp, r7
 8002750:	b002      	add	sp, #8
 8002752:	bd80      	pop	{r7, pc}

08002754 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b082      	sub	sp, #8
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800275c:	46c0      	nop			@ (mov r8, r8)
 800275e:	46bd      	mov	sp, r7
 8002760:	b002      	add	sp, #8
 8002762:	bd80      	pop	{r7, pc}

08002764 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800276c:	46c0      	nop			@ (mov r8, r8)
 800276e:	46bd      	mov	sp, r7
 8002770:	b002      	add	sp, #8
 8002772:	bd80      	pop	{r7, pc}

08002774 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800277c:	46c0      	nop			@ (mov r8, r8)
 800277e:	46bd      	mov	sp, r7
 8002780:	b002      	add	sp, #8
 8002782:	bd80      	pop	{r7, pc}

08002784 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	4a32      	ldr	r2, [pc, #200]	@ (8002860 <TIM_Base_SetConfig+0xdc>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d003      	beq.n	80027a4 <TIM_Base_SetConfig+0x20>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	4a31      	ldr	r2, [pc, #196]	@ (8002864 <TIM_Base_SetConfig+0xe0>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d108      	bne.n	80027b6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2270      	movs	r2, #112	@ 0x70
 80027a8:	4393      	bics	r3, r2
 80027aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	68fa      	ldr	r2, [r7, #12]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a29      	ldr	r2, [pc, #164]	@ (8002860 <TIM_Base_SetConfig+0xdc>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d00f      	beq.n	80027de <TIM_Base_SetConfig+0x5a>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a28      	ldr	r2, [pc, #160]	@ (8002864 <TIM_Base_SetConfig+0xe0>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d00b      	beq.n	80027de <TIM_Base_SetConfig+0x5a>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a27      	ldr	r2, [pc, #156]	@ (8002868 <TIM_Base_SetConfig+0xe4>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d007      	beq.n	80027de <TIM_Base_SetConfig+0x5a>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a26      	ldr	r2, [pc, #152]	@ (800286c <TIM_Base_SetConfig+0xe8>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d003      	beq.n	80027de <TIM_Base_SetConfig+0x5a>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a25      	ldr	r2, [pc, #148]	@ (8002870 <TIM_Base_SetConfig+0xec>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d108      	bne.n	80027f0 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	4a24      	ldr	r2, [pc, #144]	@ (8002874 <TIM_Base_SetConfig+0xf0>)
 80027e2:	4013      	ands	r3, r2
 80027e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	68fa      	ldr	r2, [r7, #12]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2280      	movs	r2, #128	@ 0x80
 80027f4:	4393      	bics	r3, r2
 80027f6:	001a      	movs	r2, r3
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	695b      	ldr	r3, [r3, #20]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	68fa      	ldr	r2, [r7, #12]
 8002804:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	689a      	ldr	r2, [r3, #8]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a11      	ldr	r2, [pc, #68]	@ (8002860 <TIM_Base_SetConfig+0xdc>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d007      	beq.n	800282e <TIM_Base_SetConfig+0xaa>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a12      	ldr	r2, [pc, #72]	@ (800286c <TIM_Base_SetConfig+0xe8>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d003      	beq.n	800282e <TIM_Base_SetConfig+0xaa>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4a11      	ldr	r2, [pc, #68]	@ (8002870 <TIM_Base_SetConfig+0xec>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d103      	bne.n	8002836 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	691a      	ldr	r2, [r3, #16]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2201      	movs	r2, #1
 800283a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	691b      	ldr	r3, [r3, #16]
 8002840:	2201      	movs	r2, #1
 8002842:	4013      	ands	r3, r2
 8002844:	2b01      	cmp	r3, #1
 8002846:	d106      	bne.n	8002856 <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	691b      	ldr	r3, [r3, #16]
 800284c:	2201      	movs	r2, #1
 800284e:	4393      	bics	r3, r2
 8002850:	001a      	movs	r2, r3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	611a      	str	r2, [r3, #16]
  }
}
 8002856:	46c0      	nop			@ (mov r8, r8)
 8002858:	46bd      	mov	sp, r7
 800285a:	b004      	add	sp, #16
 800285c:	bd80      	pop	{r7, pc}
 800285e:	46c0      	nop			@ (mov r8, r8)
 8002860:	40012c00 	.word	0x40012c00
 8002864:	40000400 	.word	0x40000400
 8002868:	40002000 	.word	0x40002000
 800286c:	40014400 	.word	0x40014400
 8002870:	40014800 	.word	0x40014800
 8002874:	fffffcff 	.word	0xfffffcff

08002878 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002880:	46c0      	nop			@ (mov r8, r8)
 8002882:	46bd      	mov	sp, r7
 8002884:	b002      	add	sp, #8
 8002886:	bd80      	pop	{r7, pc}

08002888 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002890:	46c0      	nop			@ (mov r8, r8)
 8002892:	46bd      	mov	sp, r7
 8002894:	b002      	add	sp, #8
 8002896:	bd80      	pop	{r7, pc}

08002898 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80028a0:	46c0      	nop			@ (mov r8, r8)
 80028a2:	46bd      	mov	sp, r7
 80028a4:	b002      	add	sp, #8
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <LL_ADC_REG_GetSequencerConfigurable>:
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_CHSELRMOD));
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	68da      	ldr	r2, [r3, #12]
 80028b4:	2380      	movs	r3, #128	@ 0x80
 80028b6:	039b      	lsls	r3, r3, #14
 80028b8:	4013      	ands	r3, r2
}
 80028ba:	0018      	movs	r0, r3
 80028bc:	46bd      	mov	sp, r7
 80028be:	b002      	add	sp, #8
 80028c0:	bd80      	pop	{r7, pc}

080028c2 <LL_ADC_REG_SetSequencerLength>:
{
 80028c2:	b580      	push	{r7, lr}
 80028c4:	b082      	sub	sp, #8
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	6078      	str	r0, [r7, #4]
 80028ca:	6039      	str	r1, [r7, #0]
  SET_BIT(ADCx->CHSELR, SequencerNbRanks);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	431a      	orrs	r2, r3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80028d8:	46c0      	nop			@ (mov r8, r8)
 80028da:	46bd      	mov	sp, r7
 80028dc:	b002      	add	sp, #8
 80028de:	bd80      	pop	{r7, pc}

080028e0 <LL_ADC_IsEnabled>:
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	2201      	movs	r2, #1
 80028ee:	4013      	ands	r3, r2
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d101      	bne.n	80028f8 <LL_ADC_IsEnabled+0x18>
 80028f4:	2301      	movs	r3, #1
 80028f6:	e000      	b.n	80028fa <LL_ADC_IsEnabled+0x1a>
 80028f8:	2300      	movs	r3, #0
}
 80028fa:	0018      	movs	r0, r3
 80028fc:	46bd      	mov	sp, r7
 80028fe:	b002      	add	sp, #8
 8002900:	bd80      	pop	{r7, pc}
	...

08002904 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, const LL_ADC_InitTypeDef *pADC_InitStruct)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800290e:	230f      	movs	r3, #15
 8002910:	18fb      	adds	r3, r7, r3
 8002912:	2200      	movs	r2, #0
 8002914:	701a      	strb	r2, [r3, #0]
  assert_param(IS_LL_ADC_DATA_ALIGN(pADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(pADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	0018      	movs	r0, r3
 800291a:	f7ff ffe1 	bl	80028e0 <LL_ADC_IsEnabled>
 800291e:	1e03      	subs	r3, r0, #0
 8002920:	d118      	bne.n	8002954 <LL_ADC_Init+0x50>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR1,
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	4a11      	ldr	r2, [pc, #68]	@ (800296c <LL_ADC_Init+0x68>)
 8002928:	401a      	ands	r2, r3
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	6859      	ldr	r1, [r3, #4]
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	4319      	orrs	r1, r3
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	430b      	orrs	r3, r1
 800293a:	431a      	orrs	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	60da      	str	r2, [r3, #12]
               pADC_InitStruct->Resolution
               | pADC_InitStruct->DataAlignment
               | pADC_InitStruct->LowPowerMode
              );

    MODIFY_REG(ADCx->CFGR2,
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	691b      	ldr	r3, [r3, #16]
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	089a      	lsrs	r2, r3, #2
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	431a      	orrs	r2, r3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	611a      	str	r2, [r3, #16]
 8002952:	e003      	b.n	800295c <LL_ADC_Init+0x58>
              );
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8002954:	230f      	movs	r3, #15
 8002956:	18fb      	adds	r3, r7, r3
 8002958:	2201      	movs	r2, #1
 800295a:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800295c:	230f      	movs	r3, #15
 800295e:	18fb      	adds	r3, r7, r3
 8002960:	781b      	ldrb	r3, [r3, #0]
}
 8002962:	0018      	movs	r0, r3
 8002964:	46bd      	mov	sp, r7
 8002966:	b004      	add	sp, #16
 8002968:	bd80      	pop	{r7, pc}
 800296a:	46c0      	nop			@ (mov r8, r8)
 800296c:	ffff3fc7 	.word	0xffff3fc7

08002970 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, const LL_ADC_REG_InitTypeDef *pADC_RegInitStruct)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800297a:	230f      	movs	r3, #15
 800297c:	18fb      	adds	r3, r7, r3
 800297e:	2200      	movs	r2, #0
 8002980:	701a      	strb	r2, [r3, #0]
  assert_param(IS_LL_ADC_REG_TRIG_SOURCE(pADC_RegInitStruct->TriggerSource));
  assert_param(IS_LL_ADC_REG_CONTINUOUS_MODE(pADC_RegInitStruct->ContinuousMode));
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(pADC_RegInitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(pADC_RegInitStruct->Overrun));

  if (LL_ADC_REG_GetSequencerConfigurable(ADCx) != LL_ADC_REG_SEQ_FIXED)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	0018      	movs	r0, r3
 8002986:	f7ff ff8f 	bl	80028a8 <LL_ADC_REG_GetSequencerConfigurable>
  {
    assert_param(IS_LL_ADC_REG_SEQ_SCAN_LENGTH(pADC_RegInitStruct->SequencerLength));
  }

  if ((LL_ADC_REG_GetSequencerConfigurable(ADCx) == LL_ADC_REG_SEQ_FIXED)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	0018      	movs	r0, r3
 800298e:	f7ff ff8b 	bl	80028a8 <LL_ADC_REG_GetSequencerConfigurable>
                 || (pADC_RegInitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));
  }

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	0018      	movs	r0, r3
 8002996:	f7ff ffa3 	bl	80028e0 <LL_ADC_IsEnabled>
 800299a:	1e03      	subs	r3, r0, #0
 800299c:	d13f      	bne.n	8002a1e <LL_ADC_REG_Init+0xae>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */
    /*       setting of trigger source to SW start.                           */
    if ((LL_ADC_REG_GetSequencerConfigurable(ADCx) == LL_ADC_REG_SEQ_FIXED)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	0018      	movs	r0, r3
 80029a2:	f7ff ff81 	bl	80028a8 <LL_ADC_REG_GetSequencerConfigurable>
 80029a6:	1e03      	subs	r3, r0, #0
 80029a8:	d003      	beq.n	80029b2 <LL_ADC_REG_Init+0x42>
        || (pADC_RegInitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	2bf0      	cmp	r3, #240	@ 0xf0
 80029b0:	d015      	beq.n	80029de <LL_ADC_REG_Init+0x6e>
       )
    {
      /* Case of sequencer mode fixed
         or sequencer length >= 2 ranks with sequencer mode fully configurable:
         discontinuous mode configured */
      MODIFY_REG(ADCx->CFGR1,
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	68db      	ldr	r3, [r3, #12]
 80029b6:	4a1f      	ldr	r2, [pc, #124]	@ (8002a34 <LL_ADC_REG_Init+0xc4>)
 80029b8:	401a      	ands	r2, r3
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	6819      	ldr	r1, [r3, #0]
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	4319      	orrs	r1, r3
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	4319      	orrs	r1, r3
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	691b      	ldr	r3, [r3, #16]
 80029ce:	4319      	orrs	r1, r3
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	695b      	ldr	r3, [r3, #20]
 80029d4:	430b      	orrs	r3, r1
 80029d6:	431a      	orrs	r2, r3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	60da      	str	r2, [r3, #12]
 80029dc:	e011      	b.n	8002a02 <LL_ADC_REG_Init+0x92>
    else
    {
      /* Case of sequencer mode fully configurable
         and sequencer length 1 rank (sequencer disabled):
         discontinuous mode discarded (fixed to disable) */
      MODIFY_REG(ADCx->CFGR1,
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	68db      	ldr	r3, [r3, #12]
 80029e2:	4a14      	ldr	r2, [pc, #80]	@ (8002a34 <LL_ADC_REG_Init+0xc4>)
 80029e4:	401a      	ands	r2, r3
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	6819      	ldr	r1, [r3, #0]
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	4319      	orrs	r1, r3
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	691b      	ldr	r3, [r3, #16]
 80029f4:	4319      	orrs	r1, r3
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	695b      	ldr	r3, [r3, #20]
 80029fa:	430b      	orrs	r3, r1
 80029fc:	431a      	orrs	r2, r3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	60da      	str	r2, [r3, #12]
                 | pADC_RegInitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length */
    if (LL_ADC_REG_GetSequencerConfigurable(ADCx) != LL_ADC_REG_SEQ_FIXED)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	0018      	movs	r0, r3
 8002a06:	f7ff ff4f 	bl	80028a8 <LL_ADC_REG_GetSequencerConfigurable>
 8002a0a:	1e03      	subs	r3, r0, #0
 8002a0c:	d00b      	beq.n	8002a26 <LL_ADC_REG_Init+0xb6>
    {
      LL_ADC_REG_SetSequencerLength(ADCx, pADC_RegInitStruct->SequencerLength);
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685a      	ldr	r2, [r3, #4]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	0011      	movs	r1, r2
 8002a16:	0018      	movs	r0, r3
 8002a18:	f7ff ff53 	bl	80028c2 <LL_ADC_REG_SetSequencerLength>
 8002a1c:	e003      	b.n	8002a26 <LL_ADC_REG_Init+0xb6>
    }
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8002a1e:	230f      	movs	r3, #15
 8002a20:	18fb      	adds	r3, r7, r3
 8002a22:	2201      	movs	r2, #1
 8002a24:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8002a26:	230f      	movs	r3, #15
 8002a28:	18fb      	adds	r3, r7, r3
 8002a2a:	781b      	ldrb	r3, [r3, #0]
}
 8002a2c:	0018      	movs	r0, r3
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	b004      	add	sp, #16
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	fffec23c 	.word	0xfffec23c

08002a38 <LL_GPIO_SetPinMode>:
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	60b9      	str	r1, [r7, #8]
 8002a42:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	6819      	ldr	r1, [r3, #0]
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	435b      	muls	r3, r3
 8002a4c:	001a      	movs	r2, r3
 8002a4e:	0013      	movs	r3, r2
 8002a50:	005b      	lsls	r3, r3, #1
 8002a52:	189b      	adds	r3, r3, r2
 8002a54:	43db      	mvns	r3, r3
 8002a56:	400b      	ands	r3, r1
 8002a58:	001a      	movs	r2, r3
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	435b      	muls	r3, r3
 8002a5e:	6879      	ldr	r1, [r7, #4]
 8002a60:	434b      	muls	r3, r1
 8002a62:	431a      	orrs	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	601a      	str	r2, [r3, #0]
}
 8002a68:	46c0      	nop			@ (mov r8, r8)
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	b004      	add	sp, #16
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <LL_GPIO_SetPinOutputType>:
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b084      	sub	sp, #16
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	60f8      	str	r0, [r7, #12]
 8002a78:	60b9      	str	r1, [r7, #8]
 8002a7a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	68ba      	ldr	r2, [r7, #8]
 8002a82:	43d2      	mvns	r2, r2
 8002a84:	401a      	ands	r2, r3
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	6879      	ldr	r1, [r7, #4]
 8002a8a:	434b      	muls	r3, r1
 8002a8c:	431a      	orrs	r2, r3
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	605a      	str	r2, [r3, #4]
}
 8002a92:	46c0      	nop			@ (mov r8, r8)
 8002a94:	46bd      	mov	sp, r7
 8002a96:	b004      	add	sp, #16
 8002a98:	bd80      	pop	{r7, pc}

08002a9a <LL_GPIO_SetPinSpeed>:
{
 8002a9a:	b580      	push	{r7, lr}
 8002a9c:	b084      	sub	sp, #16
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	60f8      	str	r0, [r7, #12]
 8002aa2:	60b9      	str	r1, [r7, #8]
 8002aa4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	6899      	ldr	r1, [r3, #8]
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	435b      	muls	r3, r3
 8002aae:	001a      	movs	r2, r3
 8002ab0:	0013      	movs	r3, r2
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	189b      	adds	r3, r3, r2
 8002ab6:	43db      	mvns	r3, r3
 8002ab8:	400b      	ands	r3, r1
 8002aba:	001a      	movs	r2, r3
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	435b      	muls	r3, r3
 8002ac0:	6879      	ldr	r1, [r7, #4]
 8002ac2:	434b      	muls	r3, r1
 8002ac4:	431a      	orrs	r2, r3
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	609a      	str	r2, [r3, #8]
}
 8002aca:	46c0      	nop			@ (mov r8, r8)
 8002acc:	46bd      	mov	sp, r7
 8002ace:	b004      	add	sp, #16
 8002ad0:	bd80      	pop	{r7, pc}

08002ad2 <LL_GPIO_SetPinPull>:
{
 8002ad2:	b580      	push	{r7, lr}
 8002ad4:	b084      	sub	sp, #16
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	60f8      	str	r0, [r7, #12]
 8002ada:	60b9      	str	r1, [r7, #8]
 8002adc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	68d9      	ldr	r1, [r3, #12]
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	435b      	muls	r3, r3
 8002ae6:	001a      	movs	r2, r3
 8002ae8:	0013      	movs	r3, r2
 8002aea:	005b      	lsls	r3, r3, #1
 8002aec:	189b      	adds	r3, r3, r2
 8002aee:	43db      	mvns	r3, r3
 8002af0:	400b      	ands	r3, r1
 8002af2:	001a      	movs	r2, r3
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	435b      	muls	r3, r3
 8002af8:	6879      	ldr	r1, [r7, #4]
 8002afa:	434b      	muls	r3, r1
 8002afc:	431a      	orrs	r2, r3
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	60da      	str	r2, [r3, #12]
}
 8002b02:	46c0      	nop			@ (mov r8, r8)
 8002b04:	46bd      	mov	sp, r7
 8002b06:	b004      	add	sp, #16
 8002b08:	bd80      	pop	{r7, pc}

08002b0a <LL_GPIO_SetAFPin_0_7>:
{
 8002b0a:	b580      	push	{r7, lr}
 8002b0c:	b084      	sub	sp, #16
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	60f8      	str	r0, [r7, #12]
 8002b12:	60b9      	str	r1, [r7, #8]
 8002b14:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	6a19      	ldr	r1, [r3, #32]
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	435b      	muls	r3, r3
 8002b1e:	68ba      	ldr	r2, [r7, #8]
 8002b20:	4353      	muls	r3, r2
 8002b22:	68ba      	ldr	r2, [r7, #8]
 8002b24:	435a      	muls	r2, r3
 8002b26:	0013      	movs	r3, r2
 8002b28:	011b      	lsls	r3, r3, #4
 8002b2a:	1a9b      	subs	r3, r3, r2
 8002b2c:	43db      	mvns	r3, r3
 8002b2e:	400b      	ands	r3, r1
 8002b30:	001a      	movs	r2, r3
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	435b      	muls	r3, r3
 8002b36:	68b9      	ldr	r1, [r7, #8]
 8002b38:	434b      	muls	r3, r1
 8002b3a:	68b9      	ldr	r1, [r7, #8]
 8002b3c:	434b      	muls	r3, r1
 8002b3e:	6879      	ldr	r1, [r7, #4]
 8002b40:	434b      	muls	r3, r1
 8002b42:	431a      	orrs	r2, r3
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	621a      	str	r2, [r3, #32]
}
 8002b48:	46c0      	nop			@ (mov r8, r8)
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	b004      	add	sp, #16
 8002b4e:	bd80      	pop	{r7, pc}

08002b50 <LL_GPIO_SetAFPin_8_15>:
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	60b9      	str	r1, [r7, #8]
 8002b5a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	0a1b      	lsrs	r3, r3, #8
 8002b64:	68ba      	ldr	r2, [r7, #8]
 8002b66:	0a12      	lsrs	r2, r2, #8
 8002b68:	4353      	muls	r3, r2
 8002b6a:	68ba      	ldr	r2, [r7, #8]
 8002b6c:	0a12      	lsrs	r2, r2, #8
 8002b6e:	4353      	muls	r3, r2
 8002b70:	68ba      	ldr	r2, [r7, #8]
 8002b72:	0a12      	lsrs	r2, r2, #8
 8002b74:	435a      	muls	r2, r3
 8002b76:	0013      	movs	r3, r2
 8002b78:	011b      	lsls	r3, r3, #4
 8002b7a:	1a9b      	subs	r3, r3, r2
 8002b7c:	43db      	mvns	r3, r3
 8002b7e:	400b      	ands	r3, r1
 8002b80:	001a      	movs	r2, r3
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	0a1b      	lsrs	r3, r3, #8
 8002b86:	68b9      	ldr	r1, [r7, #8]
 8002b88:	0a09      	lsrs	r1, r1, #8
 8002b8a:	434b      	muls	r3, r1
 8002b8c:	68b9      	ldr	r1, [r7, #8]
 8002b8e:	0a09      	lsrs	r1, r1, #8
 8002b90:	434b      	muls	r3, r1
 8002b92:	68b9      	ldr	r1, [r7, #8]
 8002b94:	0a09      	lsrs	r1, r1, #8
 8002b96:	434b      	muls	r3, r1
 8002b98:	6879      	ldr	r1, [r7, #4]
 8002b9a:	434b      	muls	r3, r1
 8002b9c:	431a      	orrs	r2, r3
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002ba2:	46c0      	nop			@ (mov r8, r8)
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	b004      	add	sp, #16
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002baa:	b580      	push	{r7, lr}
 8002bac:	b084      	sub	sp, #16
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
 8002bb2:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002bb8:	e047      	b.n	8002c4a <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	2101      	movs	r1, #1
 8002bc0:	68fa      	ldr	r2, [r7, #12]
 8002bc2:	4091      	lsls	r1, r2
 8002bc4:	000a      	movs	r2, r1
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d039      	beq.n	8002c44 <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d003      	beq.n	8002be0 <LL_GPIO_Init+0x36>
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	d10d      	bne.n	8002bfc <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	689a      	ldr	r2, [r3, #8]
 8002be4:	68b9      	ldr	r1, [r7, #8]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	0018      	movs	r0, r3
 8002bea:	f7ff ff56 	bl	8002a9a <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	68da      	ldr	r2, [r3, #12]
 8002bf2:	68b9      	ldr	r1, [r7, #8]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	0018      	movs	r0, r3
 8002bf8:	f7ff ff3a 	bl	8002a70 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	691a      	ldr	r2, [r3, #16]
 8002c00:	68b9      	ldr	r1, [r7, #8]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	0018      	movs	r0, r3
 8002c06:	f7ff ff64 	bl	8002ad2 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	2b02      	cmp	r3, #2
 8002c10:	d111      	bne.n	8002c36 <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	2bff      	cmp	r3, #255	@ 0xff
 8002c16:	d807      	bhi.n	8002c28 <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	695a      	ldr	r2, [r3, #20]
 8002c1c:	68b9      	ldr	r1, [r7, #8]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	0018      	movs	r0, r3
 8002c22:	f7ff ff72 	bl	8002b0a <LL_GPIO_SetAFPin_0_7>
 8002c26:	e006      	b.n	8002c36 <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	695a      	ldr	r2, [r3, #20]
 8002c2c:	68b9      	ldr	r1, [r7, #8]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	0018      	movs	r0, r3
 8002c32:	f7ff ff8d 	bl	8002b50 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	685a      	ldr	r2, [r3, #4]
 8002c3a:	68b9      	ldr	r1, [r7, #8]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	0018      	movs	r0, r3
 8002c40:	f7ff fefa 	bl	8002a38 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	3301      	adds	r3, #1
 8002c48:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	40da      	lsrs	r2, r3
 8002c52:	1e13      	subs	r3, r2, #0
 8002c54:	d1b1      	bne.n	8002bba <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 8002c56:	2300      	movs	r3, #0
}
 8002c58:	0018      	movs	r0, r3
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	b004      	add	sp, #16
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <LL_I2C_Enable>:
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	431a      	orrs	r2, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	601a      	str	r2, [r3, #0]
}
 8002c74:	46c0      	nop			@ (mov r8, r8)
 8002c76:	46bd      	mov	sp, r7
 8002c78:	b002      	add	sp, #8
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <LL_I2C_Disable>:
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	4393      	bics	r3, r2
 8002c8c:	001a      	movs	r2, r3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	601a      	str	r2, [r3, #0]
}
 8002c92:	46c0      	nop			@ (mov r8, r8)
 8002c94:	46bd      	mov	sp, r7
 8002c96:	b002      	add	sp, #8
 8002c98:	bd80      	pop	{r7, pc}
	...

08002c9c <LL_I2C_ConfigFilters>:
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b084      	sub	sp, #16
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	60f8      	str	r0, [r7, #12]
 8002ca4:	60b9      	str	r1, [r7, #8]
 8002ca6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a06      	ldr	r2, [pc, #24]	@ (8002cc8 <LL_I2C_ConfigFilters+0x2c>)
 8002cae:	401a      	ands	r2, r3
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	0219      	lsls	r1, r3, #8
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	430b      	orrs	r3, r1
 8002cb8:	431a      	orrs	r2, r3
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	601a      	str	r2, [r3, #0]
}
 8002cbe:	46c0      	nop			@ (mov r8, r8)
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	b004      	add	sp, #16
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	46c0      	nop			@ (mov r8, r8)
 8002cc8:	ffffe0ff 	.word	0xffffe0ff

08002ccc <LL_I2C_SetOwnAddress1>:
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b084      	sub	sp, #16
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	0adb      	lsrs	r3, r3, #11
 8002cde:	02da      	lsls	r2, r3, #11
 8002ce0:	68b9      	ldr	r1, [r7, #8]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	430b      	orrs	r3, r1
 8002ce6:	431a      	orrs	r2, r3
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	609a      	str	r2, [r3, #8]
}
 8002cec:	46c0      	nop			@ (mov r8, r8)
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	b004      	add	sp, #16
 8002cf2:	bd80      	pop	{r7, pc}

08002cf4 <LL_I2C_EnableOwnAddress1>:
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b082      	sub	sp, #8
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	2280      	movs	r2, #128	@ 0x80
 8002d02:	0212      	lsls	r2, r2, #8
 8002d04:	431a      	orrs	r2, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	609a      	str	r2, [r3, #8]
}
 8002d0a:	46c0      	nop			@ (mov r8, r8)
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	b002      	add	sp, #8
 8002d10:	bd80      	pop	{r7, pc}
	...

08002d14 <LL_I2C_DisableOwnAddress1>:
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	4a03      	ldr	r2, [pc, #12]	@ (8002d30 <LL_I2C_DisableOwnAddress1+0x1c>)
 8002d22:	401a      	ands	r2, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	609a      	str	r2, [r3, #8]
}
 8002d28:	46c0      	nop			@ (mov r8, r8)
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	b002      	add	sp, #8
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	ffff7fff 	.word	0xffff7fff

08002d34 <LL_I2C_SetTiming>:
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	683a      	ldr	r2, [r7, #0]
 8002d42:	611a      	str	r2, [r3, #16]
}
 8002d44:	46c0      	nop			@ (mov r8, r8)
 8002d46:	46bd      	mov	sp, r7
 8002d48:	b002      	add	sp, #8
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <LL_I2C_SetMode>:
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b082      	sub	sp, #8
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a05      	ldr	r2, [pc, #20]	@ (8002d70 <LL_I2C_SetMode+0x24>)
 8002d5c:	401a      	ands	r2, r3
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	431a      	orrs	r2, r3
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	601a      	str	r2, [r3, #0]
}
 8002d66:	46c0      	nop			@ (mov r8, r8)
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	b002      	add	sp, #8
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	46c0      	nop			@ (mov r8, r8)
 8002d70:	ffcfffff 	.word	0xffcfffff

08002d74 <LL_I2C_AcknowledgeNextData>:
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	4a05      	ldr	r2, [pc, #20]	@ (8002d98 <LL_I2C_AcknowledgeNextData+0x24>)
 8002d84:	401a      	ands	r2, r3
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	431a      	orrs	r2, r3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	605a      	str	r2, [r3, #4]
}
 8002d8e:	46c0      	nop			@ (mov r8, r8)
 8002d90:	46bd      	mov	sp, r7
 8002d92:	b002      	add	sp, #8
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	46c0      	nop			@ (mov r8, r8)
 8002d98:	ffff7fff 	.word	0xffff7fff

08002d9c <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, const LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b082      	sub	sp, #8
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	0018      	movs	r0, r3
 8002daa:	f7ff ff67 	bl	8002c7c <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	6899      	ldr	r1, [r3, #8]
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	68da      	ldr	r2, [r3, #12]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	0018      	movs	r0, r3
 8002dba:	f7ff ff6f 	bl	8002c9c <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	685a      	ldr	r2, [r3, #4]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	0011      	movs	r1, r2
 8002dc6:	0018      	movs	r0, r3
 8002dc8:	f7ff ffb4 	bl	8002d34 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	0018      	movs	r0, r3
 8002dd0:	f7ff ff46 	bl	8002c60 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	0018      	movs	r0, r3
 8002dd8:	f7ff ff9c 	bl	8002d14 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	6919      	ldr	r1, [r3, #16]
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	699a      	ldr	r2, [r3, #24]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	0018      	movs	r0, r3
 8002de8:	f7ff ff70 	bl	8002ccc <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	691b      	ldr	r3, [r3, #16]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d003      	beq.n	8002dfc <LL_I2C_Init+0x60>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	0018      	movs	r0, r3
 8002df8:	f7ff ff7c 	bl	8002cf4 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	0011      	movs	r1, r2
 8002e04:	0018      	movs	r0, r3
 8002e06:	f7ff ffa1 	bl	8002d4c <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	695a      	ldr	r2, [r3, #20]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	0011      	movs	r1, r2
 8002e12:	0018      	movs	r0, r3
 8002e14:	f7ff ffae 	bl	8002d74 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	0018      	movs	r0, r3
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	b002      	add	sp, #8
 8002e20:	bd80      	pop	{r7, pc}
	...

08002e24 <LL_RCC_HSI_IsReady>:
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002e28:	4b07      	ldr	r3, [pc, #28]	@ (8002e48 <LL_RCC_HSI_IsReady+0x24>)
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	2380      	movs	r3, #128	@ 0x80
 8002e2e:	00db      	lsls	r3, r3, #3
 8002e30:	401a      	ands	r2, r3
 8002e32:	2380      	movs	r3, #128	@ 0x80
 8002e34:	00db      	lsls	r3, r3, #3
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d101      	bne.n	8002e3e <LL_RCC_HSI_IsReady+0x1a>
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e000      	b.n	8002e40 <LL_RCC_HSI_IsReady+0x1c>
 8002e3e:	2300      	movs	r3, #0
}
 8002e40:	0018      	movs	r0, r3
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	46c0      	nop			@ (mov r8, r8)
 8002e48:	40021000 	.word	0x40021000

08002e4c <LL_RCC_LSE_IsReady>:
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002e50:	4b05      	ldr	r3, [pc, #20]	@ (8002e68 <LL_RCC_LSE_IsReady+0x1c>)
 8002e52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e54:	2202      	movs	r2, #2
 8002e56:	4013      	ands	r3, r2
 8002e58:	2b02      	cmp	r3, #2
 8002e5a:	d101      	bne.n	8002e60 <LL_RCC_LSE_IsReady+0x14>
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e000      	b.n	8002e62 <LL_RCC_LSE_IsReady+0x16>
 8002e60:	2300      	movs	r3, #0
}
 8002e62:	0018      	movs	r0, r3
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	40021000 	.word	0x40021000

08002e6c <LL_RCC_GetSysClkSource>:
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002e70:	4b03      	ldr	r3, [pc, #12]	@ (8002e80 <LL_RCC_GetSysClkSource+0x14>)
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	2238      	movs	r2, #56	@ 0x38
 8002e76:	4013      	ands	r3, r2
}
 8002e78:	0018      	movs	r0, r3
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	46c0      	nop			@ (mov r8, r8)
 8002e80:	40021000 	.word	0x40021000

08002e84 <LL_RCC_GetAHBPrescaler>:
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002e88:	4b03      	ldr	r3, [pc, #12]	@ (8002e98 <LL_RCC_GetAHBPrescaler+0x14>)
 8002e8a:	689a      	ldr	r2, [r3, #8]
 8002e8c:	23f0      	movs	r3, #240	@ 0xf0
 8002e8e:	011b      	lsls	r3, r3, #4
 8002e90:	4013      	ands	r3, r2
}
 8002e92:	0018      	movs	r0, r3
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	40021000 	.word	0x40021000

08002e9c <LL_RCC_GetAPB1Prescaler>:
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002ea0:	4b03      	ldr	r3, [pc, #12]	@ (8002eb0 <LL_RCC_GetAPB1Prescaler+0x14>)
 8002ea2:	689a      	ldr	r2, [r3, #8]
 8002ea4:	23e0      	movs	r3, #224	@ 0xe0
 8002ea6:	01db      	lsls	r3, r3, #7
 8002ea8:	4013      	ands	r3, r2
}
 8002eaa:	0018      	movs	r0, r3
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	40021000 	.word	0x40021000

08002eb4 <LL_RCC_GetUSARTClockSource>:
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8002ebc:	4b05      	ldr	r3, [pc, #20]	@ (8002ed4 <LL_RCC_GetUSARTClockSource+0x20>)
 8002ebe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	401a      	ands	r2, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	041b      	lsls	r3, r3, #16
 8002ec8:	4313      	orrs	r3, r2
}
 8002eca:	0018      	movs	r0, r3
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	b002      	add	sp, #8
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	46c0      	nop			@ (mov r8, r8)
 8002ed4:	40021000 	.word	0x40021000

08002ed8 <LL_RCC_PLL_GetN>:
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002edc:	4b03      	ldr	r3, [pc, #12]	@ (8002eec <LL_RCC_PLL_GetN+0x14>)
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	0a1b      	lsrs	r3, r3, #8
 8002ee2:	227f      	movs	r2, #127	@ 0x7f
 8002ee4:	4013      	ands	r3, r2
}
 8002ee6:	0018      	movs	r0, r3
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	40021000 	.word	0x40021000

08002ef0 <LL_RCC_PLL_GetR>:
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002ef4:	4b03      	ldr	r3, [pc, #12]	@ (8002f04 <LL_RCC_PLL_GetR+0x14>)
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	0f5b      	lsrs	r3, r3, #29
 8002efa:	075b      	lsls	r3, r3, #29
}
 8002efc:	0018      	movs	r0, r3
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	46c0      	nop			@ (mov r8, r8)
 8002f04:	40021000 	.word	0x40021000

08002f08 <LL_RCC_PLL_GetMainSource>:
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002f0c:	4b03      	ldr	r3, [pc, #12]	@ (8002f1c <LL_RCC_PLL_GetMainSource+0x14>)
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	2203      	movs	r2, #3
 8002f12:	4013      	ands	r3, r2
}
 8002f14:	0018      	movs	r0, r3
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	46c0      	nop			@ (mov r8, r8)
 8002f1c:	40021000 	.word	0x40021000

08002f20 <LL_RCC_PLL_GetDivider>:
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002f24:	4b03      	ldr	r3, [pc, #12]	@ (8002f34 <LL_RCC_PLL_GetDivider+0x14>)
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	2270      	movs	r2, #112	@ 0x70
 8002f2a:	4013      	ands	r3, r2
}
 8002f2c:	0018      	movs	r0, r3
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	46c0      	nop			@ (mov r8, r8)
 8002f34:	40021000 	.word	0x40021000

08002f38 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002f40:	f000 f866 	bl	8003010 <RCC_GetSystemClockFreq>
 8002f44:	0002      	movs	r2, r0
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	0018      	movs	r0, r3
 8002f50:	f000 f88c 	bl	800306c <RCC_GetHCLKClockFreq>
 8002f54:	0002      	movs	r2, r0
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	0018      	movs	r0, r3
 8002f60:	f000 f89c 	bl	800309c <RCC_GetPCLK1ClockFreq>
 8002f64:	0002      	movs	r2, r0
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	609a      	str	r2, [r3, #8]
}
 8002f6a:	46c0      	nop			@ (mov r8, r8)
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	b002      	add	sp, #8
 8002f70:	bd80      	pop	{r7, pc}
	...

08002f74 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2b03      	cmp	r3, #3
 8002f84:	d137      	bne.n	8002ff6 <LL_RCC_GetUSARTClockFreq+0x82>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	0018      	movs	r0, r3
 8002f8a:	f7ff ff93 	bl	8002eb4 <LL_RCC_GetUSARTClockSource>
 8002f8e:	0003      	movs	r3, r0
 8002f90:	4a1b      	ldr	r2, [pc, #108]	@ (8003000 <LL_RCC_GetUSARTClockFreq+0x8c>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d016      	beq.n	8002fc4 <LL_RCC_GetUSARTClockFreq+0x50>
 8002f96:	4a1a      	ldr	r2, [pc, #104]	@ (8003000 <LL_RCC_GetUSARTClockFreq+0x8c>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d81c      	bhi.n	8002fd6 <LL_RCC_GetUSARTClockFreq+0x62>
 8002f9c:	4a19      	ldr	r2, [pc, #100]	@ (8003004 <LL_RCC_GetUSARTClockFreq+0x90>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d003      	beq.n	8002faa <LL_RCC_GetUSARTClockFreq+0x36>
 8002fa2:	4a19      	ldr	r2, [pc, #100]	@ (8003008 <LL_RCC_GetUSARTClockFreq+0x94>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d005      	beq.n	8002fb4 <LL_RCC_GetUSARTClockFreq+0x40>
 8002fa8:	e015      	b.n	8002fd6 <LL_RCC_GetUSARTClockFreq+0x62>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8002faa:	f000 f831 	bl	8003010 <RCC_GetSystemClockFreq>
 8002fae:	0003      	movs	r3, r0
 8002fb0:	60fb      	str	r3, [r7, #12]
        break;
 8002fb2:	e020      	b.n	8002ff6 <LL_RCC_GetUSARTClockFreq+0x82>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 8002fb4:	f7ff ff36 	bl	8002e24 <LL_RCC_HSI_IsReady>
 8002fb8:	0003      	movs	r3, r0
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d118      	bne.n	8002ff0 <LL_RCC_GetUSARTClockFreq+0x7c>
        {
          usart_frequency = HSI_VALUE;
 8002fbe:	4b13      	ldr	r3, [pc, #76]	@ (800300c <LL_RCC_GetUSARTClockFreq+0x98>)
 8002fc0:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002fc2:	e015      	b.n	8002ff0 <LL_RCC_GetUSARTClockFreq+0x7c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 8002fc4:	f7ff ff42 	bl	8002e4c <LL_RCC_LSE_IsReady>
 8002fc8:	0003      	movs	r3, r0
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d112      	bne.n	8002ff4 <LL_RCC_GetUSARTClockFreq+0x80>
        {
          usart_frequency = LSE_VALUE;
 8002fce:	2380      	movs	r3, #128	@ 0x80
 8002fd0:	021b      	lsls	r3, r3, #8
 8002fd2:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002fd4:	e00e      	b.n	8002ff4 <LL_RCC_GetUSARTClockFreq+0x80>

      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002fd6:	f000 f81b 	bl	8003010 <RCC_GetSystemClockFreq>
 8002fda:	0003      	movs	r3, r0
 8002fdc:	0018      	movs	r0, r3
 8002fde:	f000 f845 	bl	800306c <RCC_GetHCLKClockFreq>
 8002fe2:	0003      	movs	r3, r0
 8002fe4:	0018      	movs	r0, r3
 8002fe6:	f000 f859 	bl	800309c <RCC_GetPCLK1ClockFreq>
 8002fea:	0003      	movs	r3, r0
 8002fec:	60fb      	str	r3, [r7, #12]
        break;
 8002fee:	e002      	b.n	8002ff6 <LL_RCC_GetUSARTClockFreq+0x82>
        break;
 8002ff0:	46c0      	nop			@ (mov r8, r8)
 8002ff2:	e000      	b.n	8002ff6 <LL_RCC_GetUSARTClockFreq+0x82>
        break;
 8002ff4:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_CCIPR_USART3SEL */
  else
  {
    /* nothing to do */
  }
  return usart_frequency;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
}
 8002ff8:	0018      	movs	r0, r3
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	b004      	add	sp, #16
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	00030003 	.word	0x00030003
 8003004:	00030001 	.word	0x00030001
 8003008:	00030002 	.word	0x00030002
 800300c:	00f42400 	.word	0x00f42400

08003010 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
  uint32_t frequency;
  uint32_t hsidiv;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8003016:	f7ff ff29 	bl	8002e6c <LL_RCC_GetSysClkSource>
 800301a:	0003      	movs	r3, r0
 800301c:	2b08      	cmp	r3, #8
 800301e:	d002      	beq.n	8003026 <RCC_GetSystemClockFreq+0x16>
 8003020:	2b10      	cmp	r3, #16
 8003022:	d003      	beq.n	800302c <RCC_GetSystemClockFreq+0x1c>
 8003024:	e007      	b.n	8003036 <RCC_GetSystemClockFreq+0x26>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8003026:	4b0e      	ldr	r3, [pc, #56]	@ (8003060 <RCC_GetSystemClockFreq+0x50>)
 8003028:	607b      	str	r3, [r7, #4]
      break;
 800302a:	e014      	b.n	8003056 <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800302c:	f000 f84c 	bl	80030c8 <RCC_PLL_GetFreqDomain_SYS>
 8003030:	0003      	movs	r3, r0
 8003032:	607b      	str	r3, [r7, #4]
      break;
 8003034:	e00f      	b.n	8003056 <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
    default:
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003036:	4b0b      	ldr	r3, [pc, #44]	@ (8003064 <RCC_GetSystemClockFreq+0x54>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	0adb      	lsrs	r3, r3, #11
 800303c:	2207      	movs	r2, #7
 800303e:	4013      	ands	r3, r2
 8003040:	2201      	movs	r2, #1
 8003042:	409a      	lsls	r2, r3
 8003044:	0013      	movs	r3, r2
 8003046:	603b      	str	r3, [r7, #0]
      frequency = (HSI_VALUE / hsidiv);
 8003048:	6839      	ldr	r1, [r7, #0]
 800304a:	4807      	ldr	r0, [pc, #28]	@ (8003068 <RCC_GetSystemClockFreq+0x58>)
 800304c:	f7fd f85c 	bl	8000108 <__udivsi3>
 8003050:	0003      	movs	r3, r0
 8003052:	607b      	str	r3, [r7, #4]
      break;
 8003054:	46c0      	nop			@ (mov r8, r8)
  }

  return frequency;
 8003056:	687b      	ldr	r3, [r7, #4]
}
 8003058:	0018      	movs	r0, r3
 800305a:	46bd      	mov	sp, r7
 800305c:	b002      	add	sp, #8
 800305e:	bd80      	pop	{r7, pc}
 8003060:	007a1200 	.word	0x007a1200
 8003064:	40021000 	.word	0x40021000
 8003068:	00f42400 	.word	0x00f42400

0800306c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b082      	sub	sp, #8
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003074:	f7ff ff06 	bl	8002e84 <LL_RCC_GetAHBPrescaler>
 8003078:	0003      	movs	r3, r0
 800307a:	0a1b      	lsrs	r3, r3, #8
 800307c:	220f      	movs	r2, #15
 800307e:	401a      	ands	r2, r3
 8003080:	4b05      	ldr	r3, [pc, #20]	@ (8003098 <RCC_GetHCLKClockFreq+0x2c>)
 8003082:	0092      	lsls	r2, r2, #2
 8003084:	58d3      	ldr	r3, [r2, r3]
 8003086:	221f      	movs	r2, #31
 8003088:	4013      	ands	r3, r2
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	40da      	lsrs	r2, r3
 800308e:	0013      	movs	r3, r2
}
 8003090:	0018      	movs	r0, r3
 8003092:	46bd      	mov	sp, r7
 8003094:	b002      	add	sp, #8
 8003096:	bd80      	pop	{r7, pc}
 8003098:	080061c0 	.word	0x080061c0

0800309c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80030a4:	f7ff fefa 	bl	8002e9c <LL_RCC_GetAPB1Prescaler>
 80030a8:	0003      	movs	r3, r0
 80030aa:	0b1a      	lsrs	r2, r3, #12
 80030ac:	4b05      	ldr	r3, [pc, #20]	@ (80030c4 <RCC_GetPCLK1ClockFreq+0x28>)
 80030ae:	0092      	lsls	r2, r2, #2
 80030b0:	58d3      	ldr	r3, [r2, r3]
 80030b2:	221f      	movs	r2, #31
 80030b4:	4013      	ands	r3, r2
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	40da      	lsrs	r2, r3
 80030ba:	0013      	movs	r3, r2
}
 80030bc:	0018      	movs	r0, r3
 80030be:	46bd      	mov	sp, r7
 80030c0:	b002      	add	sp, #8
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	08006200 	.word	0x08006200

080030c8 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80030c8:	b590      	push	{r4, r7, lr}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80030ce:	f7ff ff1b 	bl	8002f08 <LL_RCC_PLL_GetMainSource>
 80030d2:	0003      	movs	r3, r0
 80030d4:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	2b02      	cmp	r3, #2
 80030da:	d003      	beq.n	80030e4 <RCC_PLL_GetFreqDomain_SYS+0x1c>
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	2b03      	cmp	r3, #3
 80030e0:	d003      	beq.n	80030ea <RCC_PLL_GetFreqDomain_SYS+0x22>
 80030e2:	e005      	b.n	80030f0 <RCC_PLL_GetFreqDomain_SYS+0x28>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80030e4:	4b13      	ldr	r3, [pc, #76]	@ (8003134 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 80030e6:	607b      	str	r3, [r7, #4]
      break;
 80030e8:	e005      	b.n	80030f6 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80030ea:	4b13      	ldr	r3, [pc, #76]	@ (8003138 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 80030ec:	607b      	str	r3, [r7, #4]
      break;
 80030ee:	e002      	b.n	80030f6 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    default:
      pllinputfreq = HSI_VALUE;
 80030f0:	4b10      	ldr	r3, [pc, #64]	@ (8003134 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 80030f2:	607b      	str	r3, [r7, #4]
      break;
 80030f4:	46c0      	nop			@ (mov r8, r8)
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80030f6:	f7ff feef 	bl	8002ed8 <LL_RCC_PLL_GetN>
 80030fa:	0002      	movs	r2, r0
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	4353      	muls	r3, r2
 8003100:	001c      	movs	r4, r3
 8003102:	f7ff ff0d 	bl	8002f20 <LL_RCC_PLL_GetDivider>
 8003106:	0003      	movs	r3, r0
 8003108:	091b      	lsrs	r3, r3, #4
 800310a:	3301      	adds	r3, #1
 800310c:	0019      	movs	r1, r3
 800310e:	0020      	movs	r0, r4
 8003110:	f7fc fffa 	bl	8000108 <__udivsi3>
 8003114:	0003      	movs	r3, r0
 8003116:	001c      	movs	r4, r3
 8003118:	f7ff feea 	bl	8002ef0 <LL_RCC_PLL_GetR>
 800311c:	0003      	movs	r3, r0
 800311e:	0f5b      	lsrs	r3, r3, #29
 8003120:	3301      	adds	r3, #1
 8003122:	0019      	movs	r1, r3
 8003124:	0020      	movs	r0, r4
 8003126:	f7fc ffef 	bl	8000108 <__udivsi3>
 800312a:	0003      	movs	r3, r0
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800312c:	0018      	movs	r0, r3
 800312e:	46bd      	mov	sp, r7
 8003130:	b003      	add	sp, #12
 8003132:	bd90      	pop	{r4, r7, pc}
 8003134:	00f42400 	.word	0x00f42400
 8003138:	007a1200 	.word	0x007a1200

0800313c <LL_USART_IsEnabled>:
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2201      	movs	r2, #1
 800314a:	4013      	ands	r3, r2
 800314c:	2b01      	cmp	r3, #1
 800314e:	d101      	bne.n	8003154 <LL_USART_IsEnabled+0x18>
 8003150:	2301      	movs	r3, #1
 8003152:	e000      	b.n	8003156 <LL_USART_IsEnabled+0x1a>
 8003154:	2300      	movs	r3, #0
}
 8003156:	0018      	movs	r0, r3
 8003158:	46bd      	mov	sp, r7
 800315a:	b002      	add	sp, #8
 800315c:	bd80      	pop	{r7, pc}

0800315e <LL_USART_SetPrescaler>:
{
 800315e:	b580      	push	{r7, lr}
 8003160:	b082      	sub	sp, #8
 8003162:	af00      	add	r7, sp, #0
 8003164:	6078      	str	r0, [r7, #4]
 8003166:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800316c:	220f      	movs	r2, #15
 800316e:	4393      	bics	r3, r2
 8003170:	683a      	ldr	r2, [r7, #0]
 8003172:	b292      	uxth	r2, r2
 8003174:	431a      	orrs	r2, r3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800317a:	46c0      	nop			@ (mov r8, r8)
 800317c:	46bd      	mov	sp, r7
 800317e:	b002      	add	sp, #8
 8003180:	bd80      	pop	{r7, pc}
	...

08003184 <LL_USART_SetStopBitsLength>:
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	4a05      	ldr	r2, [pc, #20]	@ (80031a8 <LL_USART_SetStopBitsLength+0x24>)
 8003194:	401a      	ands	r2, r3
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	431a      	orrs	r2, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	605a      	str	r2, [r3, #4]
}
 800319e:	46c0      	nop			@ (mov r8, r8)
 80031a0:	46bd      	mov	sp, r7
 80031a2:	b002      	add	sp, #8
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	46c0      	nop			@ (mov r8, r8)
 80031a8:	ffffcfff 	.word	0xffffcfff

080031ac <LL_USART_SetHWFlowCtrl>:
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	4a05      	ldr	r2, [pc, #20]	@ (80031d0 <LL_USART_SetHWFlowCtrl+0x24>)
 80031bc:	401a      	ands	r2, r3
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	431a      	orrs	r2, r3
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	609a      	str	r2, [r3, #8]
}
 80031c6:	46c0      	nop			@ (mov r8, r8)
 80031c8:	46bd      	mov	sp, r7
 80031ca:	b002      	add	sp, #8
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	46c0      	nop			@ (mov r8, r8)
 80031d0:	fffffcff 	.word	0xfffffcff

080031d4 <LL_USART_SetBaudRate>:
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b086      	sub	sp, #24
 80031d8:	af00      	add	r7, sp, #0
 80031da:	60f8      	str	r0, [r7, #12]
 80031dc:	60b9      	str	r1, [r7, #8]
 80031de:	607a      	str	r2, [r7, #4]
 80031e0:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2b0b      	cmp	r3, #11
 80031e6:	d846      	bhi.n	8003276 <LL_USART_SetBaudRate+0xa2>
  else if (BaudRate == 0U)
 80031e8:	6a3b      	ldr	r3, [r7, #32]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d043      	beq.n	8003276 <LL_USART_SetBaudRate+0xa2>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 80031ee:	683a      	ldr	r2, [r7, #0]
 80031f0:	2380      	movs	r3, #128	@ 0x80
 80031f2:	021b      	lsls	r3, r3, #8
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d126      	bne.n	8003246 <LL_USART_SetBaudRate+0x72>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	001a      	movs	r2, r3
 80031fe:	4b20      	ldr	r3, [pc, #128]	@ (8003280 <LL_USART_SetBaudRate+0xac>)
 8003200:	0092      	lsls	r2, r2, #2
 8003202:	58d3      	ldr	r3, [r2, r3]
 8003204:	0019      	movs	r1, r3
 8003206:	68b8      	ldr	r0, [r7, #8]
 8003208:	f7fc ff7e 	bl	8000108 <__udivsi3>
 800320c:	0003      	movs	r3, r0
 800320e:	005a      	lsls	r2, r3, #1
 8003210:	6a3b      	ldr	r3, [r7, #32]
 8003212:	085b      	lsrs	r3, r3, #1
 8003214:	18d3      	adds	r3, r2, r3
 8003216:	6a39      	ldr	r1, [r7, #32]
 8003218:	0018      	movs	r0, r3
 800321a:	f7fc ff75 	bl	8000108 <__udivsi3>
 800321e:	0003      	movs	r3, r0
 8003220:	b29b      	uxth	r3, r3
 8003222:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	4a17      	ldr	r2, [pc, #92]	@ (8003284 <LL_USART_SetBaudRate+0xb0>)
 8003228:	4013      	ands	r3, r2
 800322a:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	085b      	lsrs	r3, r3, #1
 8003230:	b29b      	uxth	r3, r3
 8003232:	001a      	movs	r2, r3
 8003234:	2307      	movs	r3, #7
 8003236:	4013      	ands	r3, r2
 8003238:	693a      	ldr	r2, [r7, #16]
 800323a:	4313      	orrs	r3, r2
 800323c:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	693a      	ldr	r2, [r7, #16]
 8003242:	60da      	str	r2, [r3, #12]
}
 8003244:	e017      	b.n	8003276 <LL_USART_SetBaudRate+0xa2>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	b2db      	uxtb	r3, r3
 800324a:	001a      	movs	r2, r3
 800324c:	4b0c      	ldr	r3, [pc, #48]	@ (8003280 <LL_USART_SetBaudRate+0xac>)
 800324e:	0092      	lsls	r2, r2, #2
 8003250:	58d3      	ldr	r3, [r2, r3]
 8003252:	0019      	movs	r1, r3
 8003254:	68b8      	ldr	r0, [r7, #8]
 8003256:	f7fc ff57 	bl	8000108 <__udivsi3>
 800325a:	0003      	movs	r3, r0
 800325c:	001a      	movs	r2, r3
 800325e:	6a3b      	ldr	r3, [r7, #32]
 8003260:	085b      	lsrs	r3, r3, #1
 8003262:	18d3      	adds	r3, r2, r3
 8003264:	6a39      	ldr	r1, [r7, #32]
 8003266:	0018      	movs	r0, r3
 8003268:	f7fc ff4e 	bl	8000108 <__udivsi3>
 800326c:	0003      	movs	r3, r0
 800326e:	b29b      	uxth	r3, r3
 8003270:	001a      	movs	r2, r3
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	60da      	str	r2, [r3, #12]
}
 8003276:	46c0      	nop			@ (mov r8, r8)
 8003278:	46bd      	mov	sp, r7
 800327a:	b006      	add	sp, #24
 800327c:	bd80      	pop	{r7, pc}
 800327e:	46c0      	nop			@ (mov r8, r8)
 8003280:	08006220 	.word	0x08006220
 8003284:	0000fff0 	.word	0x0000fff0

08003288 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8003288:	b590      	push	{r4, r7, lr}
 800328a:	b08b      	sub	sp, #44	@ 0x2c
 800328c:	af02      	add	r7, sp, #8
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003292:	231f      	movs	r3, #31
 8003294:	18fb      	adds	r3, r7, r3
 8003296:	2201      	movs	r2, #1
 8003298:	701a      	strb	r2, [r3, #0]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800329a:	2300      	movs	r3, #0
 800329c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	0018      	movs	r0, r3
 80032a2:	f7ff ff4b 	bl	800313c <LL_USART_IsEnabled>
 80032a6:	1e03      	subs	r3, r0, #0
 80032a8:	d153      	bne.n	8003352 <LL_USART_Init+0xca>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a2c      	ldr	r2, [pc, #176]	@ (8003360 <LL_USART_Init+0xd8>)
 80032b0:	401a      	ands	r2, r3
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	6899      	ldr	r1, [r3, #8]
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	691b      	ldr	r3, [r3, #16]
 80032ba:	4319      	orrs	r1, r3
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	695b      	ldr	r3, [r3, #20]
 80032c0:	4319      	orrs	r1, r3
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	69db      	ldr	r3, [r3, #28]
 80032c6:	430b      	orrs	r3, r1
 80032c8:	431a      	orrs	r2, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	68da      	ldr	r2, [r3, #12]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	0011      	movs	r1, r2
 80032d6:	0018      	movs	r0, r3
 80032d8:	f7ff ff54 	bl	8003184 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	699a      	ldr	r2, [r3, #24]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	0011      	movs	r1, r2
 80032e4:	0018      	movs	r0, r3
 80032e6:	f7ff ff61 	bl	80031ac <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	4a1d      	ldr	r2, [pc, #116]	@ (8003364 <LL_USART_Init+0xdc>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d105      	bne.n	80032fe <LL_USART_Init+0x76>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80032f2:	2003      	movs	r0, #3
 80032f4:	f7ff fe3e 	bl	8002f74 <LL_RCC_GetUSARTClockFreq>
 80032f8:	0003      	movs	r3, r0
 80032fa:	61bb      	str	r3, [r7, #24]
 80032fc:	e00b      	b.n	8003316 <LL_USART_Init+0x8e>
    }
    else if (USARTx == USART2)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a19      	ldr	r2, [pc, #100]	@ (8003368 <LL_USART_Init+0xe0>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d107      	bne.n	8003316 <LL_USART_Init+0x8e>
    {
#if defined(RCC_CCIPR_USART2SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8003306:	240c      	movs	r4, #12
 8003308:	193b      	adds	r3, r7, r4
 800330a:	0018      	movs	r0, r3
 800330c:	f7ff fe14 	bl	8002f38 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8003310:	193b      	adds	r3, r7, r4
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	61bb      	str	r3, [r7, #24]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8003316:	69bb      	ldr	r3, [r7, #24]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d013      	beq.n	8003344 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d00f      	beq.n	8003344 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 8003324:	231f      	movs	r3, #31
 8003326:	18fb      	adds	r3, r7, r3
 8003328:	2200      	movs	r2, #0
 800332a:	701a      	strb	r2, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->PrescalerValue,
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
                           USART_InitStruct->OverSampling,
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	69dc      	ldr	r4, [r3, #28]
                           USART_InitStruct->BaudRate);
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
      LL_USART_SetBaudRate(USARTx,
 8003338:	69b9      	ldr	r1, [r7, #24]
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	9300      	str	r3, [sp, #0]
 800333e:	0023      	movs	r3, r4
 8003340:	f7ff ff48 	bl	80031d4 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	0011      	movs	r1, r2
 800334c:	0018      	movs	r0, r3
 800334e:	f7ff ff06 	bl	800315e <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003352:	231f      	movs	r3, #31
 8003354:	18fb      	adds	r3, r7, r3
 8003356:	781b      	ldrb	r3, [r3, #0]
}
 8003358:	0018      	movs	r0, r3
 800335a:	46bd      	mov	sp, r7
 800335c:	b009      	add	sp, #36	@ 0x24
 800335e:	bd90      	pop	{r4, r7, pc}
 8003360:	efff69f3 	.word	0xefff69f3
 8003364:	40013800 	.word	0x40013800
 8003368:	40004400 	.word	0x40004400

0800336c <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003374:	4b03      	ldr	r3, [pc, #12]	@ (8003384 <LL_SetSystemCoreClock+0x18>)
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	601a      	str	r2, [r3, #0]
}
 800337a:	46c0      	nop			@ (mov r8, r8)
 800337c:	46bd      	mov	sp, r7
 800337e:	b002      	add	sp, #8
 8003380:	bd80      	pop	{r7, pc}
 8003382:	46c0      	nop			@ (mov r8, r8)
 8003384:	20000000 	.word	0x20000000

08003388 <__NVIC_SetPriority>:
{
 8003388:	b590      	push	{r4, r7, lr}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	0002      	movs	r2, r0
 8003390:	6039      	str	r1, [r7, #0]
 8003392:	1dfb      	adds	r3, r7, #7
 8003394:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003396:	1dfb      	adds	r3, r7, #7
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	2b7f      	cmp	r3, #127	@ 0x7f
 800339c:	d828      	bhi.n	80033f0 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800339e:	4a2f      	ldr	r2, [pc, #188]	@ (800345c <__NVIC_SetPriority+0xd4>)
 80033a0:	1dfb      	adds	r3, r7, #7
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	b25b      	sxtb	r3, r3
 80033a6:	089b      	lsrs	r3, r3, #2
 80033a8:	33c0      	adds	r3, #192	@ 0xc0
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	589b      	ldr	r3, [r3, r2]
 80033ae:	1dfa      	adds	r2, r7, #7
 80033b0:	7812      	ldrb	r2, [r2, #0]
 80033b2:	0011      	movs	r1, r2
 80033b4:	2203      	movs	r2, #3
 80033b6:	400a      	ands	r2, r1
 80033b8:	00d2      	lsls	r2, r2, #3
 80033ba:	21ff      	movs	r1, #255	@ 0xff
 80033bc:	4091      	lsls	r1, r2
 80033be:	000a      	movs	r2, r1
 80033c0:	43d2      	mvns	r2, r2
 80033c2:	401a      	ands	r2, r3
 80033c4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	019b      	lsls	r3, r3, #6
 80033ca:	22ff      	movs	r2, #255	@ 0xff
 80033cc:	401a      	ands	r2, r3
 80033ce:	1dfb      	adds	r3, r7, #7
 80033d0:	781b      	ldrb	r3, [r3, #0]
 80033d2:	0018      	movs	r0, r3
 80033d4:	2303      	movs	r3, #3
 80033d6:	4003      	ands	r3, r0
 80033d8:	00db      	lsls	r3, r3, #3
 80033da:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033dc:	481f      	ldr	r0, [pc, #124]	@ (800345c <__NVIC_SetPriority+0xd4>)
 80033de:	1dfb      	adds	r3, r7, #7
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	b25b      	sxtb	r3, r3
 80033e4:	089b      	lsrs	r3, r3, #2
 80033e6:	430a      	orrs	r2, r1
 80033e8:	33c0      	adds	r3, #192	@ 0xc0
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	501a      	str	r2, [r3, r0]
}
 80033ee:	e031      	b.n	8003454 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033f0:	4a1b      	ldr	r2, [pc, #108]	@ (8003460 <__NVIC_SetPriority+0xd8>)
 80033f2:	1dfb      	adds	r3, r7, #7
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	0019      	movs	r1, r3
 80033f8:	230f      	movs	r3, #15
 80033fa:	400b      	ands	r3, r1
 80033fc:	3b08      	subs	r3, #8
 80033fe:	089b      	lsrs	r3, r3, #2
 8003400:	3306      	adds	r3, #6
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	18d3      	adds	r3, r2, r3
 8003406:	3304      	adds	r3, #4
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	1dfa      	adds	r2, r7, #7
 800340c:	7812      	ldrb	r2, [r2, #0]
 800340e:	0011      	movs	r1, r2
 8003410:	2203      	movs	r2, #3
 8003412:	400a      	ands	r2, r1
 8003414:	00d2      	lsls	r2, r2, #3
 8003416:	21ff      	movs	r1, #255	@ 0xff
 8003418:	4091      	lsls	r1, r2
 800341a:	000a      	movs	r2, r1
 800341c:	43d2      	mvns	r2, r2
 800341e:	401a      	ands	r2, r3
 8003420:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	019b      	lsls	r3, r3, #6
 8003426:	22ff      	movs	r2, #255	@ 0xff
 8003428:	401a      	ands	r2, r3
 800342a:	1dfb      	adds	r3, r7, #7
 800342c:	781b      	ldrb	r3, [r3, #0]
 800342e:	0018      	movs	r0, r3
 8003430:	2303      	movs	r3, #3
 8003432:	4003      	ands	r3, r0
 8003434:	00db      	lsls	r3, r3, #3
 8003436:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003438:	4809      	ldr	r0, [pc, #36]	@ (8003460 <__NVIC_SetPriority+0xd8>)
 800343a:	1dfb      	adds	r3, r7, #7
 800343c:	781b      	ldrb	r3, [r3, #0]
 800343e:	001c      	movs	r4, r3
 8003440:	230f      	movs	r3, #15
 8003442:	4023      	ands	r3, r4
 8003444:	3b08      	subs	r3, #8
 8003446:	089b      	lsrs	r3, r3, #2
 8003448:	430a      	orrs	r2, r1
 800344a:	3306      	adds	r3, #6
 800344c:	009b      	lsls	r3, r3, #2
 800344e:	18c3      	adds	r3, r0, r3
 8003450:	3304      	adds	r3, #4
 8003452:	601a      	str	r2, [r3, #0]
}
 8003454:	46c0      	nop			@ (mov r8, r8)
 8003456:	46bd      	mov	sp, r7
 8003458:	b003      	add	sp, #12
 800345a:	bd90      	pop	{r4, r7, pc}
 800345c:	e000e100 	.word	0xe000e100
 8003460:	e000ed00 	.word	0xe000ed00

08003464 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003464:	b580      	push	{r7, lr}
 8003466:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003468:	4b05      	ldr	r3, [pc, #20]	@ (8003480 <SysTick_Handler+0x1c>)
 800346a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800346c:	f001 fbdc 	bl	8004c28 <xTaskGetSchedulerState>
 8003470:	0003      	movs	r3, r0
 8003472:	2b01      	cmp	r3, #1
 8003474:	d001      	beq.n	800347a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003476:	f002 f8b7 	bl	80055e8 <xPortSysTickHandler>
  }
}
 800347a:	46c0      	nop			@ (mov r8, r8)
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}
 8003480:	e000e010 	.word	0xe000e010

08003484 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003484:	b580      	push	{r7, lr}
 8003486:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003488:	2305      	movs	r3, #5
 800348a:	425b      	negs	r3, r3
 800348c:	2100      	movs	r1, #0
 800348e:	0018      	movs	r0, r3
 8003490:	f7ff ff7a 	bl	8003388 <__NVIC_SetPriority>
#endif
}
 8003494:	46c0      	nop			@ (mov r8, r8)
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}
	...

0800349c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800349c:	b580      	push	{r7, lr}
 800349e:	b082      	sub	sp, #8
 80034a0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80034a2:	f3ef 8305 	mrs	r3, IPSR
 80034a6:	603b      	str	r3, [r7, #0]
  return(result);
 80034a8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d003      	beq.n	80034b6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80034ae:	2306      	movs	r3, #6
 80034b0:	425b      	negs	r3, r3
 80034b2:	607b      	str	r3, [r7, #4]
 80034b4:	e00c      	b.n	80034d0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80034b6:	4b09      	ldr	r3, [pc, #36]	@ (80034dc <osKernelInitialize+0x40>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d105      	bne.n	80034ca <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80034be:	4b07      	ldr	r3, [pc, #28]	@ (80034dc <osKernelInitialize+0x40>)
 80034c0:	2201      	movs	r2, #1
 80034c2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80034c4:	2300      	movs	r3, #0
 80034c6:	607b      	str	r3, [r7, #4]
 80034c8:	e002      	b.n	80034d0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80034ca:	2301      	movs	r3, #1
 80034cc:	425b      	negs	r3, r3
 80034ce:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80034d0:	687b      	ldr	r3, [r7, #4]
}
 80034d2:	0018      	movs	r0, r3
 80034d4:	46bd      	mov	sp, r7
 80034d6:	b002      	add	sp, #8
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	46c0      	nop			@ (mov r8, r8)
 80034dc:	200000f8 	.word	0x200000f8

080034e0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80034e6:	f3ef 8305 	mrs	r3, IPSR
 80034ea:	603b      	str	r3, [r7, #0]
  return(result);
 80034ec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d003      	beq.n	80034fa <osKernelStart+0x1a>
    stat = osErrorISR;
 80034f2:	2306      	movs	r3, #6
 80034f4:	425b      	negs	r3, r3
 80034f6:	607b      	str	r3, [r7, #4]
 80034f8:	e010      	b.n	800351c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80034fa:	4b0b      	ldr	r3, [pc, #44]	@ (8003528 <osKernelStart+0x48>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d109      	bne.n	8003516 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003502:	f7ff ffbf 	bl	8003484 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003506:	4b08      	ldr	r3, [pc, #32]	@ (8003528 <osKernelStart+0x48>)
 8003508:	2202      	movs	r2, #2
 800350a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800350c:	f000 ff98 	bl	8004440 <vTaskStartScheduler>
      stat = osOK;
 8003510:	2300      	movs	r3, #0
 8003512:	607b      	str	r3, [r7, #4]
 8003514:	e002      	b.n	800351c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003516:	2301      	movs	r3, #1
 8003518:	425b      	negs	r3, r3
 800351a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800351c:	687b      	ldr	r3, [r7, #4]
}
 800351e:	0018      	movs	r0, r3
 8003520:	46bd      	mov	sp, r7
 8003522:	b002      	add	sp, #8
 8003524:	bd80      	pop	{r7, pc}
 8003526:	46c0      	nop			@ (mov r8, r8)
 8003528:	200000f8 	.word	0x200000f8

0800352c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800352c:	b5b0      	push	{r4, r5, r7, lr}
 800352e:	b08e      	sub	sp, #56	@ 0x38
 8003530:	af04      	add	r7, sp, #16
 8003532:	60f8      	str	r0, [r7, #12]
 8003534:	60b9      	str	r1, [r7, #8]
 8003536:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003538:	2300      	movs	r3, #0
 800353a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800353c:	f3ef 8305 	mrs	r3, IPSR
 8003540:	617b      	str	r3, [r7, #20]
  return(result);
 8003542:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003544:	2b00      	cmp	r3, #0
 8003546:	d000      	beq.n	800354a <osThreadNew+0x1e>
 8003548:	e081      	b.n	800364e <osThreadNew+0x122>
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d100      	bne.n	8003552 <osThreadNew+0x26>
 8003550:	e07d      	b.n	800364e <osThreadNew+0x122>
    stack = configMINIMAL_STACK_SIZE;
 8003552:	2380      	movs	r3, #128	@ 0x80
 8003554:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003556:	2318      	movs	r3, #24
 8003558:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800355a:	2300      	movs	r3, #0
 800355c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800355e:	2301      	movs	r3, #1
 8003560:	425b      	negs	r3, r3
 8003562:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d044      	beq.n	80035f4 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d002      	beq.n	8003578 <osThreadNew+0x4c>
        name = attr->name;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	699b      	ldr	r3, [r3, #24]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d002      	beq.n	8003586 <osThreadNew+0x5a>
        prio = (UBaseType_t)attr->priority;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	699b      	ldr	r3, [r3, #24]
 8003584:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d007      	beq.n	800359c <osThreadNew+0x70>
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	2b38      	cmp	r3, #56	@ 0x38
 8003590:	d804      	bhi.n	800359c <osThreadNew+0x70>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	4013      	ands	r3, r2
 800359a:	d001      	beq.n	80035a0 <osThreadNew+0x74>
        return (NULL);
 800359c:	2300      	movs	r3, #0
 800359e:	e057      	b.n	8003650 <osThreadNew+0x124>
      }

      if (attr->stack_size > 0U) {
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	695b      	ldr	r3, [r3, #20]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d003      	beq.n	80035b0 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	695b      	ldr	r3, [r3, #20]
 80035ac:	089b      	lsrs	r3, r3, #2
 80035ae:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d00e      	beq.n	80035d6 <osThreadNew+0xaa>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	2ba7      	cmp	r3, #167	@ 0xa7
 80035be:	d90a      	bls.n	80035d6 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d006      	beq.n	80035d6 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	695b      	ldr	r3, [r3, #20]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d002      	beq.n	80035d6 <osThreadNew+0xaa>
        mem = 1;
 80035d0:	2301      	movs	r3, #1
 80035d2:	61bb      	str	r3, [r7, #24]
 80035d4:	e010      	b.n	80035f8 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d10c      	bne.n	80035f8 <osThreadNew+0xcc>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	68db      	ldr	r3, [r3, #12]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d108      	bne.n	80035f8 <osThreadNew+0xcc>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	691b      	ldr	r3, [r3, #16]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d104      	bne.n	80035f8 <osThreadNew+0xcc>
          mem = 0;
 80035ee:	2300      	movs	r3, #0
 80035f0:	61bb      	str	r3, [r7, #24]
 80035f2:	e001      	b.n	80035f8 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 80035f4:	2300      	movs	r3, #0
 80035f6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80035f8:	69bb      	ldr	r3, [r7, #24]
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d112      	bne.n	8003624 <osThreadNew+0xf8>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	691a      	ldr	r2, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	689b      	ldr	r3, [r3, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003606:	68bd      	ldr	r5, [r7, #8]
 8003608:	6a3c      	ldr	r4, [r7, #32]
 800360a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800360c:	68f8      	ldr	r0, [r7, #12]
 800360e:	9302      	str	r3, [sp, #8]
 8003610:	9201      	str	r2, [sp, #4]
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	9300      	str	r3, [sp, #0]
 8003616:	002b      	movs	r3, r5
 8003618:	0022      	movs	r2, r4
 800361a:	f000 fd4e 	bl	80040ba <xTaskCreateStatic>
 800361e:	0003      	movs	r3, r0
 8003620:	613b      	str	r3, [r7, #16]
 8003622:	e014      	b.n	800364e <osThreadNew+0x122>
      #endif
    }
    else {
      if (mem == 0) {
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d111      	bne.n	800364e <osThreadNew+0x122>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800362a:	6a3b      	ldr	r3, [r7, #32]
 800362c:	b29a      	uxth	r2, r3
 800362e:	68bc      	ldr	r4, [r7, #8]
 8003630:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003632:	68f8      	ldr	r0, [r7, #12]
 8003634:	2310      	movs	r3, #16
 8003636:	18fb      	adds	r3, r7, r3
 8003638:	9301      	str	r3, [sp, #4]
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	9300      	str	r3, [sp, #0]
 800363e:	0023      	movs	r3, r4
 8003640:	f000 fd82 	bl	8004148 <xTaskCreate>
 8003644:	0003      	movs	r3, r0
 8003646:	2b01      	cmp	r3, #1
 8003648:	d001      	beq.n	800364e <osThreadNew+0x122>
            hTask = NULL;
 800364a:	2300      	movs	r3, #0
 800364c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800364e:	693b      	ldr	r3, [r7, #16]
}
 8003650:	0018      	movs	r0, r3
 8003652:	46bd      	mov	sp, r7
 8003654:	b00a      	add	sp, #40	@ 0x28
 8003656:	bdb0      	pop	{r4, r5, r7, pc}

08003658 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003660:	f3ef 8305 	mrs	r3, IPSR
 8003664:	60bb      	str	r3, [r7, #8]
  return(result);
 8003666:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003668:	2b00      	cmp	r3, #0
 800366a:	d003      	beq.n	8003674 <osDelay+0x1c>
    stat = osErrorISR;
 800366c:	2306      	movs	r3, #6
 800366e:	425b      	negs	r3, r3
 8003670:	60fb      	str	r3, [r7, #12]
 8003672:	e008      	b.n	8003686 <osDelay+0x2e>
  }
  else {
    stat = osOK;
 8003674:	2300      	movs	r3, #0
 8003676:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d003      	beq.n	8003686 <osDelay+0x2e>
      vTaskDelay(ticks);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	0018      	movs	r0, r3
 8003682:	f000 feb7 	bl	80043f4 <vTaskDelay>
    }
  }

  return (stat);
 8003686:	68fb      	ldr	r3, [r7, #12]
}
 8003688:	0018      	movs	r0, r3
 800368a:	46bd      	mov	sp, r7
 800368c:	b004      	add	sp, #16
 800368e:	bd80      	pop	{r7, pc}

08003690 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	4a06      	ldr	r2, [pc, #24]	@ (80036b8 <vApplicationGetIdleTaskMemory+0x28>)
 80036a0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	4a05      	ldr	r2, [pc, #20]	@ (80036bc <vApplicationGetIdleTaskMemory+0x2c>)
 80036a6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2280      	movs	r2, #128	@ 0x80
 80036ac:	601a      	str	r2, [r3, #0]
}
 80036ae:	46c0      	nop			@ (mov r8, r8)
 80036b0:	46bd      	mov	sp, r7
 80036b2:	b004      	add	sp, #16
 80036b4:	bd80      	pop	{r7, pc}
 80036b6:	46c0      	nop			@ (mov r8, r8)
 80036b8:	200000fc 	.word	0x200000fc
 80036bc:	200001a4 	.word	0x200001a4

080036c0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	4a06      	ldr	r2, [pc, #24]	@ (80036e8 <vApplicationGetTimerTaskMemory+0x28>)
 80036d0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	4a05      	ldr	r2, [pc, #20]	@ (80036ec <vApplicationGetTimerTaskMemory+0x2c>)
 80036d6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2280      	movs	r2, #128	@ 0x80
 80036dc:	0052      	lsls	r2, r2, #1
 80036de:	601a      	str	r2, [r3, #0]
}
 80036e0:	46c0      	nop			@ (mov r8, r8)
 80036e2:	46bd      	mov	sp, r7
 80036e4:	b004      	add	sp, #16
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	200003a4 	.word	0x200003a4
 80036ec:	2000044c 	.word	0x2000044c

080036f0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	3308      	adds	r3, #8
 80036fc:	001a      	movs	r2, r3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2201      	movs	r2, #1
 8003706:	4252      	negs	r2, r2
 8003708:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	3308      	adds	r3, #8
 800370e:	001a      	movs	r2, r3
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	3308      	adds	r3, #8
 8003718:	001a      	movs	r2, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003724:	46c0      	nop			@ (mov r8, r8)
 8003726:	46bd      	mov	sp, r7
 8003728:	b002      	add	sp, #8
 800372a:	bd80      	pop	{r7, pc}

0800372c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b082      	sub	sp, #8
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2200      	movs	r2, #0
 8003738:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800373a:	46c0      	nop			@ (mov r8, r8)
 800373c:	46bd      	mov	sp, r7
 800373e:	b002      	add	sp, #8
 8003740:	bd80      	pop	{r7, pc}

08003742 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003742:	b580      	push	{r7, lr}
 8003744:	b084      	sub	sp, #16
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
 800374a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	68fa      	ldr	r2, [r7, #12]
 8003756:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	683a      	ldr	r2, [r7, #0]
 8003766:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	683a      	ldr	r2, [r7, #0]
 800376c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	687a      	ldr	r2, [r7, #4]
 8003772:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	1c5a      	adds	r2, r3, #1
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	601a      	str	r2, [r3, #0]
}
 800377e:	46c0      	nop			@ (mov r8, r8)
 8003780:	46bd      	mov	sp, r7
 8003782:	b004      	add	sp, #16
 8003784:	bd80      	pop	{r7, pc}

08003786 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003786:	b580      	push	{r7, lr}
 8003788:	b084      	sub	sp, #16
 800378a:	af00      	add	r7, sp, #0
 800378c:	6078      	str	r0, [r7, #4]
 800378e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	3301      	adds	r3, #1
 800379a:	d103      	bne.n	80037a4 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	691b      	ldr	r3, [r3, #16]
 80037a0:	60fb      	str	r3, [r7, #12]
 80037a2:	e00c      	b.n	80037be <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	3308      	adds	r3, #8
 80037a8:	60fb      	str	r3, [r7, #12]
 80037aa:	e002      	b.n	80037b2 <vListInsert+0x2c>
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	60fb      	str	r3, [r7, #12]
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68ba      	ldr	r2, [r7, #8]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d2f6      	bcs.n	80037ac <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	685a      	ldr	r2, [r3, #4]
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	683a      	ldr	r2, [r7, #0]
 80037cc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	68fa      	ldr	r2, [r7, #12]
 80037d2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	683a      	ldr	r2, [r7, #0]
 80037d8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	687a      	ldr	r2, [r7, #4]
 80037de:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	1c5a      	adds	r2, r3, #1
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	601a      	str	r2, [r3, #0]
}
 80037ea:	46c0      	nop			@ (mov r8, r8)
 80037ec:	46bd      	mov	sp, r7
 80037ee:	b004      	add	sp, #16
 80037f0:	bd80      	pop	{r7, pc}

080037f2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80037f2:	b580      	push	{r7, lr}
 80037f4:	b084      	sub	sp, #16
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	691b      	ldr	r3, [r3, #16]
 80037fe:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	687a      	ldr	r2, [r7, #4]
 8003806:	6892      	ldr	r2, [r2, #8]
 8003808:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	6852      	ldr	r2, [r2, #4]
 8003812:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	687a      	ldr	r2, [r7, #4]
 800381a:	429a      	cmp	r2, r3
 800381c:	d103      	bne.n	8003826 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	689a      	ldr	r2, [r3, #8]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2200      	movs	r2, #0
 800382a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	1e5a      	subs	r2, r3, #1
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
}
 800383a:	0018      	movs	r0, r3
 800383c:	46bd      	mov	sp, r7
 800383e:	b004      	add	sp, #16
 8003840:	bd80      	pop	{r7, pc}

08003842 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003842:	b580      	push	{r7, lr}
 8003844:	b084      	sub	sp, #16
 8003846:	af00      	add	r7, sp, #0
 8003848:	6078      	str	r0, [r7, #4]
 800384a:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d102      	bne.n	800385c <xQueueGenericReset+0x1a>
 8003856:	b672      	cpsid	i
 8003858:	46c0      	nop			@ (mov r8, r8)
 800385a:	e7fd      	b.n	8003858 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 800385c:	f001 fe68 	bl	8005530 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386c:	434b      	muls	r3, r1
 800386e:	18d2      	adds	r2, r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2200      	movs	r2, #0
 8003878:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800388a:	1e59      	subs	r1, r3, #1
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003890:	434b      	muls	r3, r1
 8003892:	18d2      	adds	r2, r2, r3
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2244      	movs	r2, #68	@ 0x44
 800389c:	21ff      	movs	r1, #255	@ 0xff
 800389e:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2245      	movs	r2, #69	@ 0x45
 80038a4:	21ff      	movs	r1, #255	@ 0xff
 80038a6:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d10d      	bne.n	80038ca <xQueueGenericReset+0x88>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	691b      	ldr	r3, [r3, #16]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d013      	beq.n	80038de <xQueueGenericReset+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	3310      	adds	r3, #16
 80038ba:	0018      	movs	r0, r3
 80038bc:	f001 f818 	bl	80048f0 <xTaskRemoveFromEventList>
 80038c0:	1e03      	subs	r3, r0, #0
 80038c2:	d00c      	beq.n	80038de <xQueueGenericReset+0x9c>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80038c4:	f001 fe24 	bl	8005510 <vPortYield>
 80038c8:	e009      	b.n	80038de <xQueueGenericReset+0x9c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	3310      	adds	r3, #16
 80038ce:	0018      	movs	r0, r3
 80038d0:	f7ff ff0e 	bl	80036f0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	3324      	adds	r3, #36	@ 0x24
 80038d8:	0018      	movs	r0, r3
 80038da:	f7ff ff09 	bl	80036f0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80038de:	f001 fe39 	bl	8005554 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80038e2:	2301      	movs	r3, #1
}
 80038e4:	0018      	movs	r0, r3
 80038e6:	46bd      	mov	sp, r7
 80038e8:	b004      	add	sp, #16
 80038ea:	bd80      	pop	{r7, pc}

080038ec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80038ec:	b590      	push	{r4, r7, lr}
 80038ee:	b089      	sub	sp, #36	@ 0x24
 80038f0:	af02      	add	r7, sp, #8
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	60b9      	str	r1, [r7, #8]
 80038f6:	607a      	str	r2, [r7, #4]
 80038f8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d102      	bne.n	8003906 <xQueueGenericCreateStatic+0x1a>
 8003900:	b672      	cpsid	i
 8003902:	46c0      	nop			@ (mov r8, r8)
 8003904:	e7fd      	b.n	8003902 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d102      	bne.n	8003912 <xQueueGenericCreateStatic+0x26>
 800390c:	b672      	cpsid	i
 800390e:	46c0      	nop			@ (mov r8, r8)
 8003910:	e7fd      	b.n	800390e <xQueueGenericCreateStatic+0x22>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d002      	beq.n	800391e <xQueueGenericCreateStatic+0x32>
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d001      	beq.n	8003922 <xQueueGenericCreateStatic+0x36>
 800391e:	2301      	movs	r3, #1
 8003920:	e000      	b.n	8003924 <xQueueGenericCreateStatic+0x38>
 8003922:	2300      	movs	r3, #0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d102      	bne.n	800392e <xQueueGenericCreateStatic+0x42>
 8003928:	b672      	cpsid	i
 800392a:	46c0      	nop			@ (mov r8, r8)
 800392c:	e7fd      	b.n	800392a <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d102      	bne.n	800393a <xQueueGenericCreateStatic+0x4e>
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d101      	bne.n	800393e <xQueueGenericCreateStatic+0x52>
 800393a:	2301      	movs	r3, #1
 800393c:	e000      	b.n	8003940 <xQueueGenericCreateStatic+0x54>
 800393e:	2300      	movs	r3, #0
 8003940:	2b00      	cmp	r3, #0
 8003942:	d102      	bne.n	800394a <xQueueGenericCreateStatic+0x5e>
 8003944:	b672      	cpsid	i
 8003946:	46c0      	nop			@ (mov r8, r8)
 8003948:	e7fd      	b.n	8003946 <xQueueGenericCreateStatic+0x5a>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800394a:	2350      	movs	r3, #80	@ 0x50
 800394c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	2b50      	cmp	r3, #80	@ 0x50
 8003952:	d002      	beq.n	800395a <xQueueGenericCreateStatic+0x6e>
 8003954:	b672      	cpsid	i
 8003956:	46c0      	nop			@ (mov r8, r8)
 8003958:	e7fd      	b.n	8003956 <xQueueGenericCreateStatic+0x6a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800395a:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d00e      	beq.n	8003984 <xQueueGenericCreateStatic+0x98>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	2246      	movs	r2, #70	@ 0x46
 800396a:	2101      	movs	r1, #1
 800396c:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800396e:	2328      	movs	r3, #40	@ 0x28
 8003970:	18fb      	adds	r3, r7, r3
 8003972:	781c      	ldrb	r4, [r3, #0]
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	68b9      	ldr	r1, [r7, #8]
 8003978:	68f8      	ldr	r0, [r7, #12]
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	9300      	str	r3, [sp, #0]
 800397e:	0023      	movs	r3, r4
 8003980:	f000 f805 	bl	800398e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003984:	697b      	ldr	r3, [r7, #20]
	}
 8003986:	0018      	movs	r0, r3
 8003988:	46bd      	mov	sp, r7
 800398a:	b007      	add	sp, #28
 800398c:	bd90      	pop	{r4, r7, pc}

0800398e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800398e:	b580      	push	{r7, lr}
 8003990:	b084      	sub	sp, #16
 8003992:	af00      	add	r7, sp, #0
 8003994:	60f8      	str	r0, [r7, #12]
 8003996:	60b9      	str	r1, [r7, #8]
 8003998:	607a      	str	r2, [r7, #4]
 800399a:	001a      	movs	r2, r3
 800399c:	1cfb      	adds	r3, r7, #3
 800399e:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d103      	bne.n	80039ae <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80039a6:	69bb      	ldr	r3, [r7, #24]
 80039a8:	69ba      	ldr	r2, [r7, #24]
 80039aa:	601a      	str	r2, [r3, #0]
 80039ac:	e002      	b.n	80039b4 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80039ae:	69bb      	ldr	r3, [r7, #24]
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80039b4:	69bb      	ldr	r3, [r7, #24]
 80039b6:	68fa      	ldr	r2, [r7, #12]
 80039b8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80039ba:	69bb      	ldr	r3, [r7, #24]
 80039bc:	68ba      	ldr	r2, [r7, #8]
 80039be:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80039c0:	69bb      	ldr	r3, [r7, #24]
 80039c2:	2101      	movs	r1, #1
 80039c4:	0018      	movs	r0, r3
 80039c6:	f7ff ff3c 	bl	8003842 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	1cfa      	adds	r2, r7, #3
 80039ce:	214c      	movs	r1, #76	@ 0x4c
 80039d0:	7812      	ldrb	r2, [r2, #0]
 80039d2:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80039d4:	46c0      	nop			@ (mov r8, r8)
 80039d6:	46bd      	mov	sp, r7
 80039d8:	b004      	add	sp, #16
 80039da:	bd80      	pop	{r7, pc}

080039dc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b08a      	sub	sp, #40	@ 0x28
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	607a      	str	r2, [r7, #4]
 80039e8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80039ea:	2300      	movs	r3, #0
 80039ec:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80039f2:	6a3b      	ldr	r3, [r7, #32]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d102      	bne.n	80039fe <xQueueGenericSend+0x22>
 80039f8:	b672      	cpsid	i
 80039fa:	46c0      	nop			@ (mov r8, r8)
 80039fc:	e7fd      	b.n	80039fa <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d103      	bne.n	8003a0c <xQueueGenericSend+0x30>
 8003a04:	6a3b      	ldr	r3, [r7, #32]
 8003a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d101      	bne.n	8003a10 <xQueueGenericSend+0x34>
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e000      	b.n	8003a12 <xQueueGenericSend+0x36>
 8003a10:	2300      	movs	r3, #0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d102      	bne.n	8003a1c <xQueueGenericSend+0x40>
 8003a16:	b672      	cpsid	i
 8003a18:	46c0      	nop			@ (mov r8, r8)
 8003a1a:	e7fd      	b.n	8003a18 <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	2b02      	cmp	r3, #2
 8003a20:	d103      	bne.n	8003a2a <xQueueGenericSend+0x4e>
 8003a22:	6a3b      	ldr	r3, [r7, #32]
 8003a24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d101      	bne.n	8003a2e <xQueueGenericSend+0x52>
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e000      	b.n	8003a30 <xQueueGenericSend+0x54>
 8003a2e:	2300      	movs	r3, #0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d102      	bne.n	8003a3a <xQueueGenericSend+0x5e>
 8003a34:	b672      	cpsid	i
 8003a36:	46c0      	nop			@ (mov r8, r8)
 8003a38:	e7fd      	b.n	8003a36 <xQueueGenericSend+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003a3a:	f001 f8f5 	bl	8004c28 <xTaskGetSchedulerState>
 8003a3e:	1e03      	subs	r3, r0, #0
 8003a40:	d102      	bne.n	8003a48 <xQueueGenericSend+0x6c>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d101      	bne.n	8003a4c <xQueueGenericSend+0x70>
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e000      	b.n	8003a4e <xQueueGenericSend+0x72>
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d102      	bne.n	8003a58 <xQueueGenericSend+0x7c>
 8003a52:	b672      	cpsid	i
 8003a54:	46c0      	nop			@ (mov r8, r8)
 8003a56:	e7fd      	b.n	8003a54 <xQueueGenericSend+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003a58:	f001 fd6a 	bl	8005530 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003a5c:	6a3b      	ldr	r3, [r7, #32]
 8003a5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a60:	6a3b      	ldr	r3, [r7, #32]
 8003a62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d302      	bcc.n	8003a6e <xQueueGenericSend+0x92>
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	2b02      	cmp	r3, #2
 8003a6c:	d11e      	bne.n	8003aac <xQueueGenericSend+0xd0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003a6e:	683a      	ldr	r2, [r7, #0]
 8003a70:	68b9      	ldr	r1, [r7, #8]
 8003a72:	6a3b      	ldr	r3, [r7, #32]
 8003a74:	0018      	movs	r0, r3
 8003a76:	f000 f9a8 	bl	8003dca <prvCopyDataToQueue>
 8003a7a:	0003      	movs	r3, r0
 8003a7c:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a7e:	6a3b      	ldr	r3, [r7, #32]
 8003a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d009      	beq.n	8003a9a <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a86:	6a3b      	ldr	r3, [r7, #32]
 8003a88:	3324      	adds	r3, #36	@ 0x24
 8003a8a:	0018      	movs	r0, r3
 8003a8c:	f000 ff30 	bl	80048f0 <xTaskRemoveFromEventList>
 8003a90:	1e03      	subs	r3, r0, #0
 8003a92:	d007      	beq.n	8003aa4 <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003a94:	f001 fd3c 	bl	8005510 <vPortYield>
 8003a98:	e004      	b.n	8003aa4 <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003a9a:	69fb      	ldr	r3, [r7, #28]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d001      	beq.n	8003aa4 <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003aa0:	f001 fd36 	bl	8005510 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003aa4:	f001 fd56 	bl	8005554 <vPortExitCritical>
				return pdPASS;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e05b      	b.n	8003b64 <xQueueGenericSend+0x188>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d103      	bne.n	8003aba <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003ab2:	f001 fd4f 	bl	8005554 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	e054      	b.n	8003b64 <xQueueGenericSend+0x188>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d106      	bne.n	8003ace <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003ac0:	2314      	movs	r3, #20
 8003ac2:	18fb      	adds	r3, r7, r3
 8003ac4:	0018      	movs	r0, r3
 8003ac6:	f000 ff71 	bl	80049ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003aca:	2301      	movs	r3, #1
 8003acc:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003ace:	f001 fd41 	bl	8005554 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003ad2:	f000 fd15 	bl	8004500 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003ad6:	f001 fd2b 	bl	8005530 <vPortEnterCritical>
 8003ada:	6a3b      	ldr	r3, [r7, #32]
 8003adc:	2244      	movs	r2, #68	@ 0x44
 8003ade:	5c9b      	ldrb	r3, [r3, r2]
 8003ae0:	b25b      	sxtb	r3, r3
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	d103      	bne.n	8003aee <xQueueGenericSend+0x112>
 8003ae6:	6a3b      	ldr	r3, [r7, #32]
 8003ae8:	2244      	movs	r2, #68	@ 0x44
 8003aea:	2100      	movs	r1, #0
 8003aec:	5499      	strb	r1, [r3, r2]
 8003aee:	6a3b      	ldr	r3, [r7, #32]
 8003af0:	2245      	movs	r2, #69	@ 0x45
 8003af2:	5c9b      	ldrb	r3, [r3, r2]
 8003af4:	b25b      	sxtb	r3, r3
 8003af6:	3301      	adds	r3, #1
 8003af8:	d103      	bne.n	8003b02 <xQueueGenericSend+0x126>
 8003afa:	6a3b      	ldr	r3, [r7, #32]
 8003afc:	2245      	movs	r2, #69	@ 0x45
 8003afe:	2100      	movs	r1, #0
 8003b00:	5499      	strb	r1, [r3, r2]
 8003b02:	f001 fd27 	bl	8005554 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003b06:	1d3a      	adds	r2, r7, #4
 8003b08:	2314      	movs	r3, #20
 8003b0a:	18fb      	adds	r3, r7, r3
 8003b0c:	0011      	movs	r1, r2
 8003b0e:	0018      	movs	r0, r3
 8003b10:	f000 ff60 	bl	80049d4 <xTaskCheckForTimeOut>
 8003b14:	1e03      	subs	r3, r0, #0
 8003b16:	d11e      	bne.n	8003b56 <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003b18:	6a3b      	ldr	r3, [r7, #32]
 8003b1a:	0018      	movs	r0, r3
 8003b1c:	f000 fa5a 	bl	8003fd4 <prvIsQueueFull>
 8003b20:	1e03      	subs	r3, r0, #0
 8003b22:	d011      	beq.n	8003b48 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003b24:	6a3b      	ldr	r3, [r7, #32]
 8003b26:	3310      	adds	r3, #16
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	0011      	movs	r1, r2
 8003b2c:	0018      	movs	r0, r3
 8003b2e:	f000 fe97 	bl	8004860 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003b32:	6a3b      	ldr	r3, [r7, #32]
 8003b34:	0018      	movs	r0, r3
 8003b36:	f000 f9d9 	bl	8003eec <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003b3a:	f000 fced 	bl	8004518 <xTaskResumeAll>
 8003b3e:	1e03      	subs	r3, r0, #0
 8003b40:	d18a      	bne.n	8003a58 <xQueueGenericSend+0x7c>
				{
					portYIELD_WITHIN_API();
 8003b42:	f001 fce5 	bl	8005510 <vPortYield>
 8003b46:	e787      	b.n	8003a58 <xQueueGenericSend+0x7c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003b48:	6a3b      	ldr	r3, [r7, #32]
 8003b4a:	0018      	movs	r0, r3
 8003b4c:	f000 f9ce 	bl	8003eec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003b50:	f000 fce2 	bl	8004518 <xTaskResumeAll>
 8003b54:	e780      	b.n	8003a58 <xQueueGenericSend+0x7c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003b56:	6a3b      	ldr	r3, [r7, #32]
 8003b58:	0018      	movs	r0, r3
 8003b5a:	f000 f9c7 	bl	8003eec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003b5e:	f000 fcdb 	bl	8004518 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003b62:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003b64:	0018      	movs	r0, r3
 8003b66:	46bd      	mov	sp, r7
 8003b68:	b00a      	add	sp, #40	@ 0x28
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003b6c:	b590      	push	{r4, r7, lr}
 8003b6e:	b08b      	sub	sp, #44	@ 0x2c
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	60f8      	str	r0, [r7, #12]
 8003b74:	60b9      	str	r1, [r7, #8]
 8003b76:	607a      	str	r2, [r7, #4]
 8003b78:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8003b7e:	6a3b      	ldr	r3, [r7, #32]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d102      	bne.n	8003b8a <xQueueGenericSendFromISR+0x1e>
 8003b84:	b672      	cpsid	i
 8003b86:	46c0      	nop			@ (mov r8, r8)
 8003b88:	e7fd      	b.n	8003b86 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d103      	bne.n	8003b98 <xQueueGenericSendFromISR+0x2c>
 8003b90:	6a3b      	ldr	r3, [r7, #32]
 8003b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d101      	bne.n	8003b9c <xQueueGenericSendFromISR+0x30>
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e000      	b.n	8003b9e <xQueueGenericSendFromISR+0x32>
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d102      	bne.n	8003ba8 <xQueueGenericSendFromISR+0x3c>
 8003ba2:	b672      	cpsid	i
 8003ba4:	46c0      	nop			@ (mov r8, r8)
 8003ba6:	e7fd      	b.n	8003ba4 <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d103      	bne.n	8003bb6 <xQueueGenericSendFromISR+0x4a>
 8003bae:	6a3b      	ldr	r3, [r7, #32]
 8003bb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d101      	bne.n	8003bba <xQueueGenericSendFromISR+0x4e>
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e000      	b.n	8003bbc <xQueueGenericSendFromISR+0x50>
 8003bba:	2300      	movs	r3, #0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d102      	bne.n	8003bc6 <xQueueGenericSendFromISR+0x5a>
 8003bc0:	b672      	cpsid	i
 8003bc2:	46c0      	nop			@ (mov r8, r8)
 8003bc4:	e7fd      	b.n	8003bc2 <xQueueGenericSendFromISR+0x56>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003bc6:	f001 fcdd 	bl	8005584 <ulSetInterruptMaskFromISR>
 8003bca:	0003      	movs	r3, r0
 8003bcc:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003bce:	6a3b      	ldr	r3, [r7, #32]
 8003bd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bd2:	6a3b      	ldr	r3, [r7, #32]
 8003bd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d302      	bcc.n	8003be0 <xQueueGenericSendFromISR+0x74>
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	2b02      	cmp	r3, #2
 8003bde:	d131      	bne.n	8003c44 <xQueueGenericSendFromISR+0xd8>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003be0:	241b      	movs	r4, #27
 8003be2:	193b      	adds	r3, r7, r4
 8003be4:	6a3a      	ldr	r2, [r7, #32]
 8003be6:	2145      	movs	r1, #69	@ 0x45
 8003be8:	5c52      	ldrb	r2, [r2, r1]
 8003bea:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003bec:	6a3b      	ldr	r3, [r7, #32]
 8003bee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bf0:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003bf2:	683a      	ldr	r2, [r7, #0]
 8003bf4:	68b9      	ldr	r1, [r7, #8]
 8003bf6:	6a3b      	ldr	r3, [r7, #32]
 8003bf8:	0018      	movs	r0, r3
 8003bfa:	f000 f8e6 	bl	8003dca <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003bfe:	193b      	adds	r3, r7, r4
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	b25b      	sxtb	r3, r3
 8003c04:	3301      	adds	r3, #1
 8003c06:	d111      	bne.n	8003c2c <xQueueGenericSendFromISR+0xc0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003c08:	6a3b      	ldr	r3, [r7, #32]
 8003c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d016      	beq.n	8003c3e <xQueueGenericSendFromISR+0xd2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003c10:	6a3b      	ldr	r3, [r7, #32]
 8003c12:	3324      	adds	r3, #36	@ 0x24
 8003c14:	0018      	movs	r0, r3
 8003c16:	f000 fe6b 	bl	80048f0 <xTaskRemoveFromEventList>
 8003c1a:	1e03      	subs	r3, r0, #0
 8003c1c:	d00f      	beq.n	8003c3e <xQueueGenericSendFromISR+0xd2>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d00c      	beq.n	8003c3e <xQueueGenericSendFromISR+0xd2>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2201      	movs	r2, #1
 8003c28:	601a      	str	r2, [r3, #0]
 8003c2a:	e008      	b.n	8003c3e <xQueueGenericSendFromISR+0xd2>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003c2c:	231b      	movs	r3, #27
 8003c2e:	18fb      	adds	r3, r7, r3
 8003c30:	781b      	ldrb	r3, [r3, #0]
 8003c32:	3301      	adds	r3, #1
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	b259      	sxtb	r1, r3
 8003c38:	6a3b      	ldr	r3, [r7, #32]
 8003c3a:	2245      	movs	r2, #69	@ 0x45
 8003c3c:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	627b      	str	r3, [r7, #36]	@ 0x24
		{
 8003c42:	e001      	b.n	8003c48 <xQueueGenericSendFromISR+0xdc>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003c44:	2300      	movs	r3, #0
 8003c46:	627b      	str	r3, [r7, #36]	@ 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	0018      	movs	r0, r3
 8003c4c:	f001 fca0 	bl	8005590 <vClearInterruptMaskFromISR>

	return xReturn;
 8003c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003c52:	0018      	movs	r0, r3
 8003c54:	46bd      	mov	sp, r7
 8003c56:	b00b      	add	sp, #44	@ 0x2c
 8003c58:	bd90      	pop	{r4, r7, pc}

08003c5a <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003c5a:	b580      	push	{r7, lr}
 8003c5c:	b08a      	sub	sp, #40	@ 0x28
 8003c5e:	af00      	add	r7, sp, #0
 8003c60:	60f8      	str	r0, [r7, #12]
 8003c62:	60b9      	str	r1, [r7, #8]
 8003c64:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003c66:	2300      	movs	r3, #0
 8003c68:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003c6e:	6a3b      	ldr	r3, [r7, #32]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d102      	bne.n	8003c7a <xQueueReceive+0x20>
 8003c74:	b672      	cpsid	i
 8003c76:	46c0      	nop			@ (mov r8, r8)
 8003c78:	e7fd      	b.n	8003c76 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d103      	bne.n	8003c88 <xQueueReceive+0x2e>
 8003c80:	6a3b      	ldr	r3, [r7, #32]
 8003c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d101      	bne.n	8003c8c <xQueueReceive+0x32>
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e000      	b.n	8003c8e <xQueueReceive+0x34>
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d102      	bne.n	8003c98 <xQueueReceive+0x3e>
 8003c92:	b672      	cpsid	i
 8003c94:	46c0      	nop			@ (mov r8, r8)
 8003c96:	e7fd      	b.n	8003c94 <xQueueReceive+0x3a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003c98:	f000 ffc6 	bl	8004c28 <xTaskGetSchedulerState>
 8003c9c:	1e03      	subs	r3, r0, #0
 8003c9e:	d102      	bne.n	8003ca6 <xQueueReceive+0x4c>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d101      	bne.n	8003caa <xQueueReceive+0x50>
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e000      	b.n	8003cac <xQueueReceive+0x52>
 8003caa:	2300      	movs	r3, #0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d102      	bne.n	8003cb6 <xQueueReceive+0x5c>
 8003cb0:	b672      	cpsid	i
 8003cb2:	46c0      	nop			@ (mov r8, r8)
 8003cb4:	e7fd      	b.n	8003cb2 <xQueueReceive+0x58>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003cb6:	f001 fc3b 	bl	8005530 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003cba:	6a3b      	ldr	r3, [r7, #32]
 8003cbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cbe:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003cc0:	69fb      	ldr	r3, [r7, #28]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d01a      	beq.n	8003cfc <xQueueReceive+0xa2>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003cc6:	68ba      	ldr	r2, [r7, #8]
 8003cc8:	6a3b      	ldr	r3, [r7, #32]
 8003cca:	0011      	movs	r1, r2
 8003ccc:	0018      	movs	r0, r3
 8003cce:	f000 f8e7 	bl	8003ea0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	1e5a      	subs	r2, r3, #1
 8003cd6:	6a3b      	ldr	r3, [r7, #32]
 8003cd8:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003cda:	6a3b      	ldr	r3, [r7, #32]
 8003cdc:	691b      	ldr	r3, [r3, #16]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d008      	beq.n	8003cf4 <xQueueReceive+0x9a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ce2:	6a3b      	ldr	r3, [r7, #32]
 8003ce4:	3310      	adds	r3, #16
 8003ce6:	0018      	movs	r0, r3
 8003ce8:	f000 fe02 	bl	80048f0 <xTaskRemoveFromEventList>
 8003cec:	1e03      	subs	r3, r0, #0
 8003cee:	d001      	beq.n	8003cf4 <xQueueReceive+0x9a>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003cf0:	f001 fc0e 	bl	8005510 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003cf4:	f001 fc2e 	bl	8005554 <vPortExitCritical>
				return pdPASS;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e062      	b.n	8003dc2 <xQueueReceive+0x168>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d103      	bne.n	8003d0a <xQueueReceive+0xb0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003d02:	f001 fc27 	bl	8005554 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003d06:	2300      	movs	r3, #0
 8003d08:	e05b      	b.n	8003dc2 <xQueueReceive+0x168>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d106      	bne.n	8003d1e <xQueueReceive+0xc4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003d10:	2314      	movs	r3, #20
 8003d12:	18fb      	adds	r3, r7, r3
 8003d14:	0018      	movs	r0, r3
 8003d16:	f000 fe49 	bl	80049ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003d1e:	f001 fc19 	bl	8005554 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003d22:	f000 fbed 	bl	8004500 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003d26:	f001 fc03 	bl	8005530 <vPortEnterCritical>
 8003d2a:	6a3b      	ldr	r3, [r7, #32]
 8003d2c:	2244      	movs	r2, #68	@ 0x44
 8003d2e:	5c9b      	ldrb	r3, [r3, r2]
 8003d30:	b25b      	sxtb	r3, r3
 8003d32:	3301      	adds	r3, #1
 8003d34:	d103      	bne.n	8003d3e <xQueueReceive+0xe4>
 8003d36:	6a3b      	ldr	r3, [r7, #32]
 8003d38:	2244      	movs	r2, #68	@ 0x44
 8003d3a:	2100      	movs	r1, #0
 8003d3c:	5499      	strb	r1, [r3, r2]
 8003d3e:	6a3b      	ldr	r3, [r7, #32]
 8003d40:	2245      	movs	r2, #69	@ 0x45
 8003d42:	5c9b      	ldrb	r3, [r3, r2]
 8003d44:	b25b      	sxtb	r3, r3
 8003d46:	3301      	adds	r3, #1
 8003d48:	d103      	bne.n	8003d52 <xQueueReceive+0xf8>
 8003d4a:	6a3b      	ldr	r3, [r7, #32]
 8003d4c:	2245      	movs	r2, #69	@ 0x45
 8003d4e:	2100      	movs	r1, #0
 8003d50:	5499      	strb	r1, [r3, r2]
 8003d52:	f001 fbff 	bl	8005554 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003d56:	1d3a      	adds	r2, r7, #4
 8003d58:	2314      	movs	r3, #20
 8003d5a:	18fb      	adds	r3, r7, r3
 8003d5c:	0011      	movs	r1, r2
 8003d5e:	0018      	movs	r0, r3
 8003d60:	f000 fe38 	bl	80049d4 <xTaskCheckForTimeOut>
 8003d64:	1e03      	subs	r3, r0, #0
 8003d66:	d11e      	bne.n	8003da6 <xQueueReceive+0x14c>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003d68:	6a3b      	ldr	r3, [r7, #32]
 8003d6a:	0018      	movs	r0, r3
 8003d6c:	f000 f91c 	bl	8003fa8 <prvIsQueueEmpty>
 8003d70:	1e03      	subs	r3, r0, #0
 8003d72:	d011      	beq.n	8003d98 <xQueueReceive+0x13e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003d74:	6a3b      	ldr	r3, [r7, #32]
 8003d76:	3324      	adds	r3, #36	@ 0x24
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	0011      	movs	r1, r2
 8003d7c:	0018      	movs	r0, r3
 8003d7e:	f000 fd6f 	bl	8004860 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003d82:	6a3b      	ldr	r3, [r7, #32]
 8003d84:	0018      	movs	r0, r3
 8003d86:	f000 f8b1 	bl	8003eec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003d8a:	f000 fbc5 	bl	8004518 <xTaskResumeAll>
 8003d8e:	1e03      	subs	r3, r0, #0
 8003d90:	d191      	bne.n	8003cb6 <xQueueReceive+0x5c>
				{
					portYIELD_WITHIN_API();
 8003d92:	f001 fbbd 	bl	8005510 <vPortYield>
 8003d96:	e78e      	b.n	8003cb6 <xQueueReceive+0x5c>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003d98:	6a3b      	ldr	r3, [r7, #32]
 8003d9a:	0018      	movs	r0, r3
 8003d9c:	f000 f8a6 	bl	8003eec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003da0:	f000 fbba 	bl	8004518 <xTaskResumeAll>
 8003da4:	e787      	b.n	8003cb6 <xQueueReceive+0x5c>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003da6:	6a3b      	ldr	r3, [r7, #32]
 8003da8:	0018      	movs	r0, r3
 8003daa:	f000 f89f 	bl	8003eec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003dae:	f000 fbb3 	bl	8004518 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003db2:	6a3b      	ldr	r3, [r7, #32]
 8003db4:	0018      	movs	r0, r3
 8003db6:	f000 f8f7 	bl	8003fa8 <prvIsQueueEmpty>
 8003dba:	1e03      	subs	r3, r0, #0
 8003dbc:	d100      	bne.n	8003dc0 <xQueueReceive+0x166>
 8003dbe:	e77a      	b.n	8003cb6 <xQueueReceive+0x5c>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003dc0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003dc2:	0018      	movs	r0, r3
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	b00a      	add	sp, #40	@ 0x28
 8003dc8:	bd80      	pop	{r7, pc}

08003dca <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003dca:	b580      	push	{r7, lr}
 8003dcc:	b086      	sub	sp, #24
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	60f8      	str	r0, [r7, #12]
 8003dd2:	60b9      	str	r1, [r7, #8]
 8003dd4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dde:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d10e      	bne.n	8003e06 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d14e      	bne.n	8003e8e <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	0018      	movs	r0, r3
 8003df6:	f000 ff33 	bl	8004c60 <xTaskPriorityDisinherit>
 8003dfa:	0003      	movs	r3, r0
 8003dfc:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2200      	movs	r2, #0
 8003e02:	609a      	str	r2, [r3, #8]
 8003e04:	e043      	b.n	8003e8e <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d119      	bne.n	8003e40 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	6858      	ldr	r0, [r3, #4]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	0019      	movs	r1, r3
 8003e18:	f002 f926 	bl	8006068 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	685a      	ldr	r2, [r3, #4]
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e24:	18d2      	adds	r2, r2, r3
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	685a      	ldr	r2, [r3, #4]
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d32b      	bcc.n	8003e8e <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	605a      	str	r2, [r3, #4]
 8003e3e:	e026      	b.n	8003e8e <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	68d8      	ldr	r0, [r3, #12]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	0019      	movs	r1, r3
 8003e4c:	f002 f90c 	bl	8006068 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	68da      	ldr	r2, [r3, #12]
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e58:	425b      	negs	r3, r3
 8003e5a:	18d2      	adds	r2, r2, r3
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	68da      	ldr	r2, [r3, #12]
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d207      	bcs.n	8003e7c <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	689a      	ldr	r2, [r3, #8]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e74:	425b      	negs	r3, r3
 8003e76:	18d2      	adds	r2, r2, r3
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d105      	bne.n	8003e8e <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d002      	beq.n	8003e8e <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	3b01      	subs	r3, #1
 8003e8c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	1c5a      	adds	r2, r3, #1
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003e96:	697b      	ldr	r3, [r7, #20]
}
 8003e98:	0018      	movs	r0, r3
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	b006      	add	sp, #24
 8003e9e:	bd80      	pop	{r7, pc}

08003ea0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b082      	sub	sp, #8
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d018      	beq.n	8003ee4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	68da      	ldr	r2, [r3, #12]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eba:	18d2      	adds	r2, r2, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	68da      	ldr	r2, [r3, #12]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d303      	bcc.n	8003ed4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	68d9      	ldr	r1, [r3, #12]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	0018      	movs	r0, r3
 8003ee0:	f002 f8c2 	bl	8006068 <memcpy>
	}
}
 8003ee4:	46c0      	nop			@ (mov r8, r8)
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	b002      	add	sp, #8
 8003eea:	bd80      	pop	{r7, pc}

08003eec <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b084      	sub	sp, #16
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003ef4:	f001 fb1c 	bl	8005530 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003ef8:	230f      	movs	r3, #15
 8003efa:	18fb      	adds	r3, r7, r3
 8003efc:	687a      	ldr	r2, [r7, #4]
 8003efe:	2145      	movs	r1, #69	@ 0x45
 8003f00:	5c52      	ldrb	r2, [r2, r1]
 8003f02:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003f04:	e013      	b.n	8003f2e <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d016      	beq.n	8003f3c <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	3324      	adds	r3, #36	@ 0x24
 8003f12:	0018      	movs	r0, r3
 8003f14:	f000 fcec 	bl	80048f0 <xTaskRemoveFromEventList>
 8003f18:	1e03      	subs	r3, r0, #0
 8003f1a:	d001      	beq.n	8003f20 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003f1c:	f000 fdac 	bl	8004a78 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003f20:	210f      	movs	r1, #15
 8003f22:	187b      	adds	r3, r7, r1
 8003f24:	781b      	ldrb	r3, [r3, #0]
 8003f26:	3b01      	subs	r3, #1
 8003f28:	b2da      	uxtb	r2, r3
 8003f2a:	187b      	adds	r3, r7, r1
 8003f2c:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003f2e:	230f      	movs	r3, #15
 8003f30:	18fb      	adds	r3, r7, r3
 8003f32:	781b      	ldrb	r3, [r3, #0]
 8003f34:	b25b      	sxtb	r3, r3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	dce5      	bgt.n	8003f06 <prvUnlockQueue+0x1a>
 8003f3a:	e000      	b.n	8003f3e <prvUnlockQueue+0x52>
					break;
 8003f3c:	46c0      	nop			@ (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2245      	movs	r2, #69	@ 0x45
 8003f42:	21ff      	movs	r1, #255	@ 0xff
 8003f44:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8003f46:	f001 fb05 	bl	8005554 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003f4a:	f001 faf1 	bl	8005530 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003f4e:	230e      	movs	r3, #14
 8003f50:	18fb      	adds	r3, r7, r3
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	2144      	movs	r1, #68	@ 0x44
 8003f56:	5c52      	ldrb	r2, [r2, r1]
 8003f58:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003f5a:	e013      	b.n	8003f84 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	691b      	ldr	r3, [r3, #16]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d016      	beq.n	8003f92 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	3310      	adds	r3, #16
 8003f68:	0018      	movs	r0, r3
 8003f6a:	f000 fcc1 	bl	80048f0 <xTaskRemoveFromEventList>
 8003f6e:	1e03      	subs	r3, r0, #0
 8003f70:	d001      	beq.n	8003f76 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8003f72:	f000 fd81 	bl	8004a78 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003f76:	210e      	movs	r1, #14
 8003f78:	187b      	adds	r3, r7, r1
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	3b01      	subs	r3, #1
 8003f7e:	b2da      	uxtb	r2, r3
 8003f80:	187b      	adds	r3, r7, r1
 8003f82:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003f84:	230e      	movs	r3, #14
 8003f86:	18fb      	adds	r3, r7, r3
 8003f88:	781b      	ldrb	r3, [r3, #0]
 8003f8a:	b25b      	sxtb	r3, r3
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	dce5      	bgt.n	8003f5c <prvUnlockQueue+0x70>
 8003f90:	e000      	b.n	8003f94 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8003f92:	46c0      	nop			@ (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2244      	movs	r2, #68	@ 0x44
 8003f98:	21ff      	movs	r1, #255	@ 0xff
 8003f9a:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8003f9c:	f001 fada 	bl	8005554 <vPortExitCritical>
}
 8003fa0:	46c0      	nop			@ (mov r8, r8)
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	b004      	add	sp, #16
 8003fa6:	bd80      	pop	{r7, pc}

08003fa8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b084      	sub	sp, #16
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003fb0:	f001 fabe 	bl	8005530 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d102      	bne.n	8003fc2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	60fb      	str	r3, [r7, #12]
 8003fc0:	e001      	b.n	8003fc6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003fc6:	f001 fac5 	bl	8005554 <vPortExitCritical>

	return xReturn;
 8003fca:	68fb      	ldr	r3, [r7, #12]
}
 8003fcc:	0018      	movs	r0, r3
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	b004      	add	sp, #16
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b084      	sub	sp, #16
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003fdc:	f001 faa8 	bl	8005530 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d102      	bne.n	8003ff2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003fec:	2301      	movs	r3, #1
 8003fee:	60fb      	str	r3, [r7, #12]
 8003ff0:	e001      	b.n	8003ff6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003ff6:	f001 faad 	bl	8005554 <vPortExitCritical>

	return xReturn;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
}
 8003ffc:	0018      	movs	r0, r3
 8003ffe:	46bd      	mov	sp, r7
 8004000:	b004      	add	sp, #16
 8004002:	bd80      	pop	{r7, pc}

08004004 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004004:	b580      	push	{r7, lr}
 8004006:	b084      	sub	sp, #16
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
 800400c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800400e:	2300      	movs	r3, #0
 8004010:	60fb      	str	r3, [r7, #12]
 8004012:	e015      	b.n	8004040 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004014:	4b0e      	ldr	r3, [pc, #56]	@ (8004050 <vQueueAddToRegistry+0x4c>)
 8004016:	68fa      	ldr	r2, [r7, #12]
 8004018:	00d2      	lsls	r2, r2, #3
 800401a:	58d3      	ldr	r3, [r2, r3]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d10c      	bne.n	800403a <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004020:	4b0b      	ldr	r3, [pc, #44]	@ (8004050 <vQueueAddToRegistry+0x4c>)
 8004022:	68fa      	ldr	r2, [r7, #12]
 8004024:	00d2      	lsls	r2, r2, #3
 8004026:	6839      	ldr	r1, [r7, #0]
 8004028:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800402a:	4a09      	ldr	r2, [pc, #36]	@ (8004050 <vQueueAddToRegistry+0x4c>)
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	00db      	lsls	r3, r3, #3
 8004030:	18d3      	adds	r3, r2, r3
 8004032:	3304      	adds	r3, #4
 8004034:	687a      	ldr	r2, [r7, #4]
 8004036:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004038:	e006      	b.n	8004048 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	3301      	adds	r3, #1
 800403e:	60fb      	str	r3, [r7, #12]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2b07      	cmp	r3, #7
 8004044:	d9e6      	bls.n	8004014 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004046:	46c0      	nop			@ (mov r8, r8)
 8004048:	46c0      	nop			@ (mov r8, r8)
 800404a:	46bd      	mov	sp, r7
 800404c:	b004      	add	sp, #16
 800404e:	bd80      	pop	{r7, pc}
 8004050:	2000084c 	.word	0x2000084c

08004054 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004054:	b580      	push	{r7, lr}
 8004056:	b086      	sub	sp, #24
 8004058:	af00      	add	r7, sp, #0
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	60b9      	str	r1, [r7, #8]
 800405e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004064:	f001 fa64 	bl	8005530 <vPortEnterCritical>
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	2244      	movs	r2, #68	@ 0x44
 800406c:	5c9b      	ldrb	r3, [r3, r2]
 800406e:	b25b      	sxtb	r3, r3
 8004070:	3301      	adds	r3, #1
 8004072:	d103      	bne.n	800407c <vQueueWaitForMessageRestricted+0x28>
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	2244      	movs	r2, #68	@ 0x44
 8004078:	2100      	movs	r1, #0
 800407a:	5499      	strb	r1, [r3, r2]
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	2245      	movs	r2, #69	@ 0x45
 8004080:	5c9b      	ldrb	r3, [r3, r2]
 8004082:	b25b      	sxtb	r3, r3
 8004084:	3301      	adds	r3, #1
 8004086:	d103      	bne.n	8004090 <vQueueWaitForMessageRestricted+0x3c>
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	2245      	movs	r2, #69	@ 0x45
 800408c:	2100      	movs	r1, #0
 800408e:	5499      	strb	r1, [r3, r2]
 8004090:	f001 fa60 	bl	8005554 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004098:	2b00      	cmp	r3, #0
 800409a:	d106      	bne.n	80040aa <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	3324      	adds	r3, #36	@ 0x24
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	68b9      	ldr	r1, [r7, #8]
 80040a4:	0018      	movs	r0, r3
 80040a6:	f000 fbfb 	bl	80048a0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	0018      	movs	r0, r3
 80040ae:	f7ff ff1d 	bl	8003eec <prvUnlockQueue>
	}
 80040b2:	46c0      	nop			@ (mov r8, r8)
 80040b4:	46bd      	mov	sp, r7
 80040b6:	b006      	add	sp, #24
 80040b8:	bd80      	pop	{r7, pc}

080040ba <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80040ba:	b590      	push	{r4, r7, lr}
 80040bc:	b08d      	sub	sp, #52	@ 0x34
 80040be:	af04      	add	r7, sp, #16
 80040c0:	60f8      	str	r0, [r7, #12]
 80040c2:	60b9      	str	r1, [r7, #8]
 80040c4:	607a      	str	r2, [r7, #4]
 80040c6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80040c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d102      	bne.n	80040d4 <xTaskCreateStatic+0x1a>
 80040ce:	b672      	cpsid	i
 80040d0:	46c0      	nop			@ (mov r8, r8)
 80040d2:	e7fd      	b.n	80040d0 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 80040d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d102      	bne.n	80040e0 <xTaskCreateStatic+0x26>
 80040da:	b672      	cpsid	i
 80040dc:	46c0      	nop			@ (mov r8, r8)
 80040de:	e7fd      	b.n	80040dc <xTaskCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80040e0:	23a8      	movs	r3, #168	@ 0xa8
 80040e2:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	2ba8      	cmp	r3, #168	@ 0xa8
 80040e8:	d002      	beq.n	80040f0 <xTaskCreateStatic+0x36>
 80040ea:	b672      	cpsid	i
 80040ec:	46c0      	nop			@ (mov r8, r8)
 80040ee:	e7fd      	b.n	80040ec <xTaskCreateStatic+0x32>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80040f0:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80040f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d020      	beq.n	800413a <xTaskCreateStatic+0x80>
 80040f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d01d      	beq.n	800413a <xTaskCreateStatic+0x80>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80040fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004100:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004106:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004108:	69fb      	ldr	r3, [r7, #28]
 800410a:	22a5      	movs	r2, #165	@ 0xa5
 800410c:	2102      	movs	r1, #2
 800410e:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004110:	683c      	ldr	r4, [r7, #0]
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	68b9      	ldr	r1, [r7, #8]
 8004116:	68f8      	ldr	r0, [r7, #12]
 8004118:	2300      	movs	r3, #0
 800411a:	9303      	str	r3, [sp, #12]
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	9302      	str	r3, [sp, #8]
 8004120:	2318      	movs	r3, #24
 8004122:	18fb      	adds	r3, r7, r3
 8004124:	9301      	str	r3, [sp, #4]
 8004126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004128:	9300      	str	r3, [sp, #0]
 800412a:	0023      	movs	r3, r4
 800412c:	f000 f858 	bl	80041e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	0018      	movs	r0, r3
 8004134:	f000 f8f6 	bl	8004324 <prvAddNewTaskToReadyList>
 8004138:	e001      	b.n	800413e <xTaskCreateStatic+0x84>
		}
		else
		{
			xReturn = NULL;
 800413a:	2300      	movs	r3, #0
 800413c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800413e:	69bb      	ldr	r3, [r7, #24]
	}
 8004140:	0018      	movs	r0, r3
 8004142:	46bd      	mov	sp, r7
 8004144:	b009      	add	sp, #36	@ 0x24
 8004146:	bd90      	pop	{r4, r7, pc}

08004148 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004148:	b590      	push	{r4, r7, lr}
 800414a:	b08d      	sub	sp, #52	@ 0x34
 800414c:	af04      	add	r7, sp, #16
 800414e:	60f8      	str	r0, [r7, #12]
 8004150:	60b9      	str	r1, [r7, #8]
 8004152:	603b      	str	r3, [r7, #0]
 8004154:	1dbb      	adds	r3, r7, #6
 8004156:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004158:	1dbb      	adds	r3, r7, #6
 800415a:	881b      	ldrh	r3, [r3, #0]
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	0018      	movs	r0, r3
 8004160:	f001 fa7e 	bl	8005660 <pvPortMalloc>
 8004164:	0003      	movs	r3, r0
 8004166:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d010      	beq.n	8004190 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800416e:	20a8      	movs	r0, #168	@ 0xa8
 8004170:	f001 fa76 	bl	8005660 <pvPortMalloc>
 8004174:	0003      	movs	r3, r0
 8004176:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8004178:	69fb      	ldr	r3, [r7, #28]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d003      	beq.n	8004186 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	697a      	ldr	r2, [r7, #20]
 8004182:	631a      	str	r2, [r3, #48]	@ 0x30
 8004184:	e006      	b.n	8004194 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	0018      	movs	r0, r3
 800418a:	f001 fb19 	bl	80057c0 <vPortFree>
 800418e:	e001      	b.n	8004194 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004190:	2300      	movs	r3, #0
 8004192:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004194:	69fb      	ldr	r3, [r7, #28]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d01a      	beq.n	80041d0 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800419a:	69fb      	ldr	r3, [r7, #28]
 800419c:	22a5      	movs	r2, #165	@ 0xa5
 800419e:	2100      	movs	r1, #0
 80041a0:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80041a2:	1dbb      	adds	r3, r7, #6
 80041a4:	881a      	ldrh	r2, [r3, #0]
 80041a6:	683c      	ldr	r4, [r7, #0]
 80041a8:	68b9      	ldr	r1, [r7, #8]
 80041aa:	68f8      	ldr	r0, [r7, #12]
 80041ac:	2300      	movs	r3, #0
 80041ae:	9303      	str	r3, [sp, #12]
 80041b0:	69fb      	ldr	r3, [r7, #28]
 80041b2:	9302      	str	r3, [sp, #8]
 80041b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041b6:	9301      	str	r3, [sp, #4]
 80041b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ba:	9300      	str	r3, [sp, #0]
 80041bc:	0023      	movs	r3, r4
 80041be:	f000 f80f 	bl	80041e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80041c2:	69fb      	ldr	r3, [r7, #28]
 80041c4:	0018      	movs	r0, r3
 80041c6:	f000 f8ad 	bl	8004324 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80041ca:	2301      	movs	r3, #1
 80041cc:	61bb      	str	r3, [r7, #24]
 80041ce:	e002      	b.n	80041d6 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80041d0:	2301      	movs	r3, #1
 80041d2:	425b      	negs	r3, r3
 80041d4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80041d6:	69bb      	ldr	r3, [r7, #24]
	}
 80041d8:	0018      	movs	r0, r3
 80041da:	46bd      	mov	sp, r7
 80041dc:	b009      	add	sp, #36	@ 0x24
 80041de:	bd90      	pop	{r4, r7, pc}

080041e0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b086      	sub	sp, #24
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	60f8      	str	r0, [r7, #12]
 80041e8:	60b9      	str	r1, [r7, #8]
 80041ea:	607a      	str	r2, [r7, #4]
 80041ec:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80041ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041f0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	009b      	lsls	r3, r3, #2
 80041f6:	001a      	movs	r2, r3
 80041f8:	21a5      	movs	r1, #165	@ 0xa5
 80041fa:	f001 fe9c 	bl	8005f36 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80041fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004200:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	4943      	ldr	r1, [pc, #268]	@ (8004314 <prvInitialiseNewTask+0x134>)
 8004206:	468c      	mov	ip, r1
 8004208:	4463      	add	r3, ip
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	18d3      	adds	r3, r2, r3
 800420e:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	2207      	movs	r2, #7
 8004214:	4393      	bics	r3, r2
 8004216:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	2207      	movs	r2, #7
 800421c:	4013      	ands	r3, r2
 800421e:	d002      	beq.n	8004226 <prvInitialiseNewTask+0x46>
 8004220:	b672      	cpsid	i
 8004222:	46c0      	nop			@ (mov r8, r8)
 8004224:	e7fd      	b.n	8004222 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d020      	beq.n	800426e <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800422c:	2300      	movs	r3, #0
 800422e:	617b      	str	r3, [r7, #20]
 8004230:	e013      	b.n	800425a <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004232:	68ba      	ldr	r2, [r7, #8]
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	18d3      	adds	r3, r2, r3
 8004238:	7818      	ldrb	r0, [r3, #0]
 800423a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800423c:	2134      	movs	r1, #52	@ 0x34
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	18d3      	adds	r3, r2, r3
 8004242:	185b      	adds	r3, r3, r1
 8004244:	1c02      	adds	r2, r0, #0
 8004246:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004248:	68ba      	ldr	r2, [r7, #8]
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	18d3      	adds	r3, r2, r3
 800424e:	781b      	ldrb	r3, [r3, #0]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d006      	beq.n	8004262 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	3301      	adds	r3, #1
 8004258:	617b      	str	r3, [r7, #20]
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	2b0f      	cmp	r3, #15
 800425e:	d9e8      	bls.n	8004232 <prvInitialiseNewTask+0x52>
 8004260:	e000      	b.n	8004264 <prvInitialiseNewTask+0x84>
			{
				break;
 8004262:	46c0      	nop			@ (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004266:	2243      	movs	r2, #67	@ 0x43
 8004268:	2100      	movs	r1, #0
 800426a:	5499      	strb	r1, [r3, r2]
 800426c:	e003      	b.n	8004276 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800426e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004270:	2234      	movs	r2, #52	@ 0x34
 8004272:	2100      	movs	r1, #0
 8004274:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004276:	6a3b      	ldr	r3, [r7, #32]
 8004278:	2b37      	cmp	r3, #55	@ 0x37
 800427a:	d901      	bls.n	8004280 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800427c:	2337      	movs	r3, #55	@ 0x37
 800427e:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004282:	6a3a      	ldr	r2, [r7, #32]
 8004284:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004288:	6a3a      	ldr	r2, [r7, #32]
 800428a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800428c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800428e:	2200      	movs	r2, #0
 8004290:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004294:	3304      	adds	r3, #4
 8004296:	0018      	movs	r0, r3
 8004298:	f7ff fa48 	bl	800372c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800429c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800429e:	3318      	adds	r3, #24
 80042a0:	0018      	movs	r0, r3
 80042a2:	f7ff fa43 	bl	800372c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80042a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80042aa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042ac:	6a3b      	ldr	r3, [r7, #32]
 80042ae:	2238      	movs	r2, #56	@ 0x38
 80042b0:	1ad2      	subs	r2, r2, r3
 80042b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042b4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80042b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80042ba:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80042bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042be:	22a0      	movs	r2, #160	@ 0xa0
 80042c0:	2100      	movs	r1, #0
 80042c2:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80042c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042c6:	22a4      	movs	r2, #164	@ 0xa4
 80042c8:	2100      	movs	r1, #0
 80042ca:	5499      	strb	r1, [r3, r2]
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80042cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ce:	3354      	adds	r3, #84	@ 0x54
 80042d0:	224c      	movs	r2, #76	@ 0x4c
 80042d2:	2100      	movs	r1, #0
 80042d4:	0018      	movs	r0, r3
 80042d6:	f001 fe2e 	bl	8005f36 <memset>
 80042da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042dc:	4a0e      	ldr	r2, [pc, #56]	@ (8004318 <prvInitialiseNewTask+0x138>)
 80042de:	659a      	str	r2, [r3, #88]	@ 0x58
 80042e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042e2:	4a0e      	ldr	r2, [pc, #56]	@ (800431c <prvInitialiseNewTask+0x13c>)
 80042e4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80042e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042e8:	4a0d      	ldr	r2, [pc, #52]	@ (8004320 <prvInitialiseNewTask+0x140>)
 80042ea:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80042ec:	683a      	ldr	r2, [r7, #0]
 80042ee:	68f9      	ldr	r1, [r7, #12]
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	0018      	movs	r0, r3
 80042f4:	f001 f884 	bl	8005400 <pxPortInitialiseStack>
 80042f8:	0002      	movs	r2, r0
 80042fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042fc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80042fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004300:	2b00      	cmp	r3, #0
 8004302:	d002      	beq.n	800430a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004306:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004308:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800430a:	46c0      	nop			@ (mov r8, r8)
 800430c:	46bd      	mov	sp, r7
 800430e:	b006      	add	sp, #24
 8004310:	bd80      	pop	{r7, pc}
 8004312:	46c0      	nop			@ (mov r8, r8)
 8004314:	3fffffff 	.word	0x3fffffff
 8004318:	200016d8 	.word	0x200016d8
 800431c:	20001740 	.word	0x20001740
 8004320:	200017a8 	.word	0x200017a8

08004324 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b082      	sub	sp, #8
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800432c:	f001 f900 	bl	8005530 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004330:	4b2a      	ldr	r3, [pc, #168]	@ (80043dc <prvAddNewTaskToReadyList+0xb8>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	1c5a      	adds	r2, r3, #1
 8004336:	4b29      	ldr	r3, [pc, #164]	@ (80043dc <prvAddNewTaskToReadyList+0xb8>)
 8004338:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800433a:	4b29      	ldr	r3, [pc, #164]	@ (80043e0 <prvAddNewTaskToReadyList+0xbc>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d109      	bne.n	8004356 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004342:	4b27      	ldr	r3, [pc, #156]	@ (80043e0 <prvAddNewTaskToReadyList+0xbc>)
 8004344:	687a      	ldr	r2, [r7, #4]
 8004346:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004348:	4b24      	ldr	r3, [pc, #144]	@ (80043dc <prvAddNewTaskToReadyList+0xb8>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	2b01      	cmp	r3, #1
 800434e:	d110      	bne.n	8004372 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004350:	f000 fbac 	bl	8004aac <prvInitialiseTaskLists>
 8004354:	e00d      	b.n	8004372 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004356:	4b23      	ldr	r3, [pc, #140]	@ (80043e4 <prvAddNewTaskToReadyList+0xc0>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d109      	bne.n	8004372 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800435e:	4b20      	ldr	r3, [pc, #128]	@ (80043e0 <prvAddNewTaskToReadyList+0xbc>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004368:	429a      	cmp	r2, r3
 800436a:	d802      	bhi.n	8004372 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800436c:	4b1c      	ldr	r3, [pc, #112]	@ (80043e0 <prvAddNewTaskToReadyList+0xbc>)
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004372:	4b1d      	ldr	r3, [pc, #116]	@ (80043e8 <prvAddNewTaskToReadyList+0xc4>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	1c5a      	adds	r2, r3, #1
 8004378:	4b1b      	ldr	r3, [pc, #108]	@ (80043e8 <prvAddNewTaskToReadyList+0xc4>)
 800437a:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800437c:	4b1a      	ldr	r3, [pc, #104]	@ (80043e8 <prvAddNewTaskToReadyList+0xc4>)
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004388:	4b18      	ldr	r3, [pc, #96]	@ (80043ec <prvAddNewTaskToReadyList+0xc8>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	429a      	cmp	r2, r3
 800438e:	d903      	bls.n	8004398 <prvAddNewTaskToReadyList+0x74>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004394:	4b15      	ldr	r3, [pc, #84]	@ (80043ec <prvAddNewTaskToReadyList+0xc8>)
 8004396:	601a      	str	r2, [r3, #0]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800439c:	0013      	movs	r3, r2
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	189b      	adds	r3, r3, r2
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	4a12      	ldr	r2, [pc, #72]	@ (80043f0 <prvAddNewTaskToReadyList+0xcc>)
 80043a6:	189a      	adds	r2, r3, r2
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	3304      	adds	r3, #4
 80043ac:	0019      	movs	r1, r3
 80043ae:	0010      	movs	r0, r2
 80043b0:	f7ff f9c7 	bl	8003742 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80043b4:	f001 f8ce 	bl	8005554 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80043b8:	4b0a      	ldr	r3, [pc, #40]	@ (80043e4 <prvAddNewTaskToReadyList+0xc0>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d008      	beq.n	80043d2 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80043c0:	4b07      	ldr	r3, [pc, #28]	@ (80043e0 <prvAddNewTaskToReadyList+0xbc>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d201      	bcs.n	80043d2 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80043ce:	f001 f89f 	bl	8005510 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80043d2:	46c0      	nop			@ (mov r8, r8)
 80043d4:	46bd      	mov	sp, r7
 80043d6:	b002      	add	sp, #8
 80043d8:	bd80      	pop	{r7, pc}
 80043da:	46c0      	nop			@ (mov r8, r8)
 80043dc:	20000d60 	.word	0x20000d60
 80043e0:	2000088c 	.word	0x2000088c
 80043e4:	20000d6c 	.word	0x20000d6c
 80043e8:	20000d7c 	.word	0x20000d7c
 80043ec:	20000d68 	.word	0x20000d68
 80043f0:	20000890 	.word	0x20000890

080043f4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b084      	sub	sp, #16
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80043fc:	2300      	movs	r3, #0
 80043fe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d011      	beq.n	800442a <vTaskDelay+0x36>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004406:	4b0d      	ldr	r3, [pc, #52]	@ (800443c <vTaskDelay+0x48>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d002      	beq.n	8004414 <vTaskDelay+0x20>
 800440e:	b672      	cpsid	i
 8004410:	46c0      	nop			@ (mov r8, r8)
 8004412:	e7fd      	b.n	8004410 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8004414:	f000 f874 	bl	8004500 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2100      	movs	r1, #0
 800441c:	0018      	movs	r0, r3
 800441e:	f000 fc7d 	bl	8004d1c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004422:	f000 f879 	bl	8004518 <xTaskResumeAll>
 8004426:	0003      	movs	r3, r0
 8004428:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d101      	bne.n	8004434 <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
 8004430:	f001 f86e 	bl	8005510 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004434:	46c0      	nop			@ (mov r8, r8)
 8004436:	46bd      	mov	sp, r7
 8004438:	b004      	add	sp, #16
 800443a:	bd80      	pop	{r7, pc}
 800443c:	20000d88 	.word	0x20000d88

08004440 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004440:	b590      	push	{r4, r7, lr}
 8004442:	b089      	sub	sp, #36	@ 0x24
 8004444:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004446:	2300      	movs	r3, #0
 8004448:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800444a:	2300      	movs	r3, #0
 800444c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800444e:	003a      	movs	r2, r7
 8004450:	1d39      	adds	r1, r7, #4
 8004452:	2308      	movs	r3, #8
 8004454:	18fb      	adds	r3, r7, r3
 8004456:	0018      	movs	r0, r3
 8004458:	f7ff f91a 	bl	8003690 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800445c:	683c      	ldr	r4, [r7, #0]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	68ba      	ldr	r2, [r7, #8]
 8004462:	491f      	ldr	r1, [pc, #124]	@ (80044e0 <vTaskStartScheduler+0xa0>)
 8004464:	481f      	ldr	r0, [pc, #124]	@ (80044e4 <vTaskStartScheduler+0xa4>)
 8004466:	9202      	str	r2, [sp, #8]
 8004468:	9301      	str	r3, [sp, #4]
 800446a:	2300      	movs	r3, #0
 800446c:	9300      	str	r3, [sp, #0]
 800446e:	2300      	movs	r3, #0
 8004470:	0022      	movs	r2, r4
 8004472:	f7ff fe22 	bl	80040ba <xTaskCreateStatic>
 8004476:	0002      	movs	r2, r0
 8004478:	4b1b      	ldr	r3, [pc, #108]	@ (80044e8 <vTaskStartScheduler+0xa8>)
 800447a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800447c:	4b1a      	ldr	r3, [pc, #104]	@ (80044e8 <vTaskStartScheduler+0xa8>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d002      	beq.n	800448a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004484:	2301      	movs	r3, #1
 8004486:	60fb      	str	r3, [r7, #12]
 8004488:	e001      	b.n	800448e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800448a:	2300      	movs	r3, #0
 800448c:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2b01      	cmp	r3, #1
 8004492:	d103      	bne.n	800449c <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8004494:	f000 fc96 	bl	8004dc4 <xTimerCreateTimerTask>
 8004498:	0003      	movs	r3, r0
 800449a:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d113      	bne.n	80044ca <vTaskStartScheduler+0x8a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 80044a2:	b672      	cpsid	i
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80044a4:	4b11      	ldr	r3, [pc, #68]	@ (80044ec <vTaskStartScheduler+0xac>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	3354      	adds	r3, #84	@ 0x54
 80044aa:	001a      	movs	r2, r3
 80044ac:	4b10      	ldr	r3, [pc, #64]	@ (80044f0 <vTaskStartScheduler+0xb0>)
 80044ae:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80044b0:	4b10      	ldr	r3, [pc, #64]	@ (80044f4 <vTaskStartScheduler+0xb4>)
 80044b2:	2201      	movs	r2, #1
 80044b4:	4252      	negs	r2, r2
 80044b6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80044b8:	4b0f      	ldr	r3, [pc, #60]	@ (80044f8 <vTaskStartScheduler+0xb8>)
 80044ba:	2201      	movs	r2, #1
 80044bc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80044be:	4b0f      	ldr	r3, [pc, #60]	@ (80044fc <vTaskStartScheduler+0xbc>)
 80044c0:	2200      	movs	r2, #0
 80044c2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80044c4:	f001 f800 	bl	80054c8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80044c8:	e005      	b.n	80044d6 <vTaskStartScheduler+0x96>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	3301      	adds	r3, #1
 80044ce:	d102      	bne.n	80044d6 <vTaskStartScheduler+0x96>
 80044d0:	b672      	cpsid	i
 80044d2:	46c0      	nop			@ (mov r8, r8)
 80044d4:	e7fd      	b.n	80044d2 <vTaskStartScheduler+0x92>
}
 80044d6:	46c0      	nop			@ (mov r8, r8)
 80044d8:	46bd      	mov	sp, r7
 80044da:	b005      	add	sp, #20
 80044dc:	bd90      	pop	{r4, r7, pc}
 80044de:	46c0      	nop			@ (mov r8, r8)
 80044e0:	08006160 	.word	0x08006160
 80044e4:	08004a8d 	.word	0x08004a8d
 80044e8:	20000d84 	.word	0x20000d84
 80044ec:	2000088c 	.word	0x2000088c
 80044f0:	20000010 	.word	0x20000010
 80044f4:	20000d80 	.word	0x20000d80
 80044f8:	20000d6c 	.word	0x20000d6c
 80044fc:	20000d64 	.word	0x20000d64

08004500 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004500:	b580      	push	{r7, lr}
 8004502:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004504:	4b03      	ldr	r3, [pc, #12]	@ (8004514 <vTaskSuspendAll+0x14>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	1c5a      	adds	r2, r3, #1
 800450a:	4b02      	ldr	r3, [pc, #8]	@ (8004514 <vTaskSuspendAll+0x14>)
 800450c:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800450e:	46c0      	nop			@ (mov r8, r8)
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}
 8004514:	20000d88 	.word	0x20000d88

08004518 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800451e:	2300      	movs	r3, #0
 8004520:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004522:	2300      	movs	r3, #0
 8004524:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004526:	4b3a      	ldr	r3, [pc, #232]	@ (8004610 <xTaskResumeAll+0xf8>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d102      	bne.n	8004534 <xTaskResumeAll+0x1c>
 800452e:	b672      	cpsid	i
 8004530:	46c0      	nop			@ (mov r8, r8)
 8004532:	e7fd      	b.n	8004530 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004534:	f000 fffc 	bl	8005530 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004538:	4b35      	ldr	r3, [pc, #212]	@ (8004610 <xTaskResumeAll+0xf8>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	1e5a      	subs	r2, r3, #1
 800453e:	4b34      	ldr	r3, [pc, #208]	@ (8004610 <xTaskResumeAll+0xf8>)
 8004540:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004542:	4b33      	ldr	r3, [pc, #204]	@ (8004610 <xTaskResumeAll+0xf8>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d15b      	bne.n	8004602 <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800454a:	4b32      	ldr	r3, [pc, #200]	@ (8004614 <xTaskResumeAll+0xfc>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d057      	beq.n	8004602 <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004552:	e02f      	b.n	80045b4 <xTaskResumeAll+0x9c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004554:	4b30      	ldr	r3, [pc, #192]	@ (8004618 <xTaskResumeAll+0x100>)
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	3318      	adds	r3, #24
 8004560:	0018      	movs	r0, r3
 8004562:	f7ff f946 	bl	80037f2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	3304      	adds	r3, #4
 800456a:	0018      	movs	r0, r3
 800456c:	f7ff f941 	bl	80037f2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004574:	4b29      	ldr	r3, [pc, #164]	@ (800461c <xTaskResumeAll+0x104>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	429a      	cmp	r2, r3
 800457a:	d903      	bls.n	8004584 <xTaskResumeAll+0x6c>
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004580:	4b26      	ldr	r3, [pc, #152]	@ (800461c <xTaskResumeAll+0x104>)
 8004582:	601a      	str	r2, [r3, #0]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004588:	0013      	movs	r3, r2
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	189b      	adds	r3, r3, r2
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	4a23      	ldr	r2, [pc, #140]	@ (8004620 <xTaskResumeAll+0x108>)
 8004592:	189a      	adds	r2, r3, r2
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	3304      	adds	r3, #4
 8004598:	0019      	movs	r1, r3
 800459a:	0010      	movs	r0, r2
 800459c:	f7ff f8d1 	bl	8003742 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045a4:	4b1f      	ldr	r3, [pc, #124]	@ (8004624 <xTaskResumeAll+0x10c>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d302      	bcc.n	80045b4 <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 80045ae:	4b1e      	ldr	r3, [pc, #120]	@ (8004628 <xTaskResumeAll+0x110>)
 80045b0:	2201      	movs	r2, #1
 80045b2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80045b4:	4b18      	ldr	r3, [pc, #96]	@ (8004618 <xTaskResumeAll+0x100>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d1cb      	bne.n	8004554 <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d001      	beq.n	80045c6 <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80045c2:	f000 fb13 	bl	8004bec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80045c6:	4b19      	ldr	r3, [pc, #100]	@ (800462c <xTaskResumeAll+0x114>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d00f      	beq.n	80045f2 <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80045d2:	f000 f83b 	bl	800464c <xTaskIncrementTick>
 80045d6:	1e03      	subs	r3, r0, #0
 80045d8:	d002      	beq.n	80045e0 <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 80045da:	4b13      	ldr	r3, [pc, #76]	@ (8004628 <xTaskResumeAll+0x110>)
 80045dc:	2201      	movs	r2, #1
 80045de:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	3b01      	subs	r3, #1
 80045e4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d1f2      	bne.n	80045d2 <xTaskResumeAll+0xba>

						xPendedTicks = 0;
 80045ec:	4b0f      	ldr	r3, [pc, #60]	@ (800462c <xTaskResumeAll+0x114>)
 80045ee:	2200      	movs	r2, #0
 80045f0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80045f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004628 <xTaskResumeAll+0x110>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d003      	beq.n	8004602 <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80045fa:	2301      	movs	r3, #1
 80045fc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80045fe:	f000 ff87 	bl	8005510 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004602:	f000 ffa7 	bl	8005554 <vPortExitCritical>

	return xAlreadyYielded;
 8004606:	68bb      	ldr	r3, [r7, #8]
}
 8004608:	0018      	movs	r0, r3
 800460a:	46bd      	mov	sp, r7
 800460c:	b004      	add	sp, #16
 800460e:	bd80      	pop	{r7, pc}
 8004610:	20000d88 	.word	0x20000d88
 8004614:	20000d60 	.word	0x20000d60
 8004618:	20000d20 	.word	0x20000d20
 800461c:	20000d68 	.word	0x20000d68
 8004620:	20000890 	.word	0x20000890
 8004624:	2000088c 	.word	0x2000088c
 8004628:	20000d74 	.word	0x20000d74
 800462c:	20000d70 	.word	0x20000d70

08004630 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b082      	sub	sp, #8
 8004634:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004636:	4b04      	ldr	r3, [pc, #16]	@ (8004648 <xTaskGetTickCount+0x18>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800463c:	687b      	ldr	r3, [r7, #4]
}
 800463e:	0018      	movs	r0, r3
 8004640:	46bd      	mov	sp, r7
 8004642:	b002      	add	sp, #8
 8004644:	bd80      	pop	{r7, pc}
 8004646:	46c0      	nop			@ (mov r8, r8)
 8004648:	20000d64 	.word	0x20000d64

0800464c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b086      	sub	sp, #24
 8004650:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004652:	2300      	movs	r3, #0
 8004654:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004656:	4b4a      	ldr	r3, [pc, #296]	@ (8004780 <xTaskIncrementTick+0x134>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d000      	beq.n	8004660 <xTaskIncrementTick+0x14>
 800465e:	e085      	b.n	800476c <xTaskIncrementTick+0x120>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004660:	4b48      	ldr	r3, [pc, #288]	@ (8004784 <xTaskIncrementTick+0x138>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	3301      	adds	r3, #1
 8004666:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004668:	4b46      	ldr	r3, [pc, #280]	@ (8004784 <xTaskIncrementTick+0x138>)
 800466a:	693a      	ldr	r2, [r7, #16]
 800466c:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d118      	bne.n	80046a6 <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004674:	4b44      	ldr	r3, [pc, #272]	@ (8004788 <xTaskIncrementTick+0x13c>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d002      	beq.n	8004684 <xTaskIncrementTick+0x38>
 800467e:	b672      	cpsid	i
 8004680:	46c0      	nop			@ (mov r8, r8)
 8004682:	e7fd      	b.n	8004680 <xTaskIncrementTick+0x34>
 8004684:	4b40      	ldr	r3, [pc, #256]	@ (8004788 <xTaskIncrementTick+0x13c>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	60fb      	str	r3, [r7, #12]
 800468a:	4b40      	ldr	r3, [pc, #256]	@ (800478c <xTaskIncrementTick+0x140>)
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	4b3e      	ldr	r3, [pc, #248]	@ (8004788 <xTaskIncrementTick+0x13c>)
 8004690:	601a      	str	r2, [r3, #0]
 8004692:	4b3e      	ldr	r3, [pc, #248]	@ (800478c <xTaskIncrementTick+0x140>)
 8004694:	68fa      	ldr	r2, [r7, #12]
 8004696:	601a      	str	r2, [r3, #0]
 8004698:	4b3d      	ldr	r3, [pc, #244]	@ (8004790 <xTaskIncrementTick+0x144>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	1c5a      	adds	r2, r3, #1
 800469e:	4b3c      	ldr	r3, [pc, #240]	@ (8004790 <xTaskIncrementTick+0x144>)
 80046a0:	601a      	str	r2, [r3, #0]
 80046a2:	f000 faa3 	bl	8004bec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80046a6:	4b3b      	ldr	r3, [pc, #236]	@ (8004794 <xTaskIncrementTick+0x148>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	693a      	ldr	r2, [r7, #16]
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d349      	bcc.n	8004744 <xTaskIncrementTick+0xf8>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80046b0:	4b35      	ldr	r3, [pc, #212]	@ (8004788 <xTaskIncrementTick+0x13c>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d104      	bne.n	80046c4 <xTaskIncrementTick+0x78>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046ba:	4b36      	ldr	r3, [pc, #216]	@ (8004794 <xTaskIncrementTick+0x148>)
 80046bc:	2201      	movs	r2, #1
 80046be:	4252      	negs	r2, r2
 80046c0:	601a      	str	r2, [r3, #0]
					break;
 80046c2:	e03f      	b.n	8004744 <xTaskIncrementTick+0xf8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046c4:	4b30      	ldr	r3, [pc, #192]	@ (8004788 <xTaskIncrementTick+0x13c>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80046d4:	693a      	ldr	r2, [r7, #16]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	429a      	cmp	r2, r3
 80046da:	d203      	bcs.n	80046e4 <xTaskIncrementTick+0x98>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80046dc:	4b2d      	ldr	r3, [pc, #180]	@ (8004794 <xTaskIncrementTick+0x148>)
 80046de:	687a      	ldr	r2, [r7, #4]
 80046e0:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80046e2:	e02f      	b.n	8004744 <xTaskIncrementTick+0xf8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	3304      	adds	r3, #4
 80046e8:	0018      	movs	r0, r3
 80046ea:	f7ff f882 	bl	80037f2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d004      	beq.n	8004700 <xTaskIncrementTick+0xb4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	3318      	adds	r3, #24
 80046fa:	0018      	movs	r0, r3
 80046fc:	f7ff f879 	bl	80037f2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004704:	4b24      	ldr	r3, [pc, #144]	@ (8004798 <xTaskIncrementTick+0x14c>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	429a      	cmp	r2, r3
 800470a:	d903      	bls.n	8004714 <xTaskIncrementTick+0xc8>
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004710:	4b21      	ldr	r3, [pc, #132]	@ (8004798 <xTaskIncrementTick+0x14c>)
 8004712:	601a      	str	r2, [r3, #0]
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004718:	0013      	movs	r3, r2
 800471a:	009b      	lsls	r3, r3, #2
 800471c:	189b      	adds	r3, r3, r2
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	4a1e      	ldr	r2, [pc, #120]	@ (800479c <xTaskIncrementTick+0x150>)
 8004722:	189a      	adds	r2, r3, r2
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	3304      	adds	r3, #4
 8004728:	0019      	movs	r1, r3
 800472a:	0010      	movs	r0, r2
 800472c:	f7ff f809 	bl	8003742 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004734:	4b1a      	ldr	r3, [pc, #104]	@ (80047a0 <xTaskIncrementTick+0x154>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800473a:	429a      	cmp	r2, r3
 800473c:	d3b8      	bcc.n	80046b0 <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 800473e:	2301      	movs	r3, #1
 8004740:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004742:	e7b5      	b.n	80046b0 <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004744:	4b16      	ldr	r3, [pc, #88]	@ (80047a0 <xTaskIncrementTick+0x154>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800474a:	4914      	ldr	r1, [pc, #80]	@ (800479c <xTaskIncrementTick+0x150>)
 800474c:	0013      	movs	r3, r2
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	189b      	adds	r3, r3, r2
 8004752:	009b      	lsls	r3, r3, #2
 8004754:	585b      	ldr	r3, [r3, r1]
 8004756:	2b01      	cmp	r3, #1
 8004758:	d901      	bls.n	800475e <xTaskIncrementTick+0x112>
			{
				xSwitchRequired = pdTRUE;
 800475a:	2301      	movs	r3, #1
 800475c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800475e:	4b11      	ldr	r3, [pc, #68]	@ (80047a4 <xTaskIncrementTick+0x158>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d007      	beq.n	8004776 <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
 8004766:	2301      	movs	r3, #1
 8004768:	617b      	str	r3, [r7, #20]
 800476a:	e004      	b.n	8004776 <xTaskIncrementTick+0x12a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800476c:	4b0e      	ldr	r3, [pc, #56]	@ (80047a8 <xTaskIncrementTick+0x15c>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	1c5a      	adds	r2, r3, #1
 8004772:	4b0d      	ldr	r3, [pc, #52]	@ (80047a8 <xTaskIncrementTick+0x15c>)
 8004774:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004776:	697b      	ldr	r3, [r7, #20]
}
 8004778:	0018      	movs	r0, r3
 800477a:	46bd      	mov	sp, r7
 800477c:	b006      	add	sp, #24
 800477e:	bd80      	pop	{r7, pc}
 8004780:	20000d88 	.word	0x20000d88
 8004784:	20000d64 	.word	0x20000d64
 8004788:	20000d18 	.word	0x20000d18
 800478c:	20000d1c 	.word	0x20000d1c
 8004790:	20000d78 	.word	0x20000d78
 8004794:	20000d80 	.word	0x20000d80
 8004798:	20000d68 	.word	0x20000d68
 800479c:	20000890 	.word	0x20000890
 80047a0:	2000088c 	.word	0x2000088c
 80047a4:	20000d74 	.word	0x20000d74
 80047a8:	20000d70 	.word	0x20000d70

080047ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b082      	sub	sp, #8
 80047b0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80047b2:	4b25      	ldr	r3, [pc, #148]	@ (8004848 <vTaskSwitchContext+0x9c>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d003      	beq.n	80047c2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80047ba:	4b24      	ldr	r3, [pc, #144]	@ (800484c <vTaskSwitchContext+0xa0>)
 80047bc:	2201      	movs	r2, #1
 80047be:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80047c0:	e03e      	b.n	8004840 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 80047c2:	4b22      	ldr	r3, [pc, #136]	@ (800484c <vTaskSwitchContext+0xa0>)
 80047c4:	2200      	movs	r2, #0
 80047c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047c8:	4b21      	ldr	r3, [pc, #132]	@ (8004850 <vTaskSwitchContext+0xa4>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	607b      	str	r3, [r7, #4]
 80047ce:	e008      	b.n	80047e2 <vTaskSwitchContext+0x36>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d102      	bne.n	80047dc <vTaskSwitchContext+0x30>
 80047d6:	b672      	cpsid	i
 80047d8:	46c0      	nop			@ (mov r8, r8)
 80047da:	e7fd      	b.n	80047d8 <vTaskSwitchContext+0x2c>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	3b01      	subs	r3, #1
 80047e0:	607b      	str	r3, [r7, #4]
 80047e2:	491c      	ldr	r1, [pc, #112]	@ (8004854 <vTaskSwitchContext+0xa8>)
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	0013      	movs	r3, r2
 80047e8:	009b      	lsls	r3, r3, #2
 80047ea:	189b      	adds	r3, r3, r2
 80047ec:	009b      	lsls	r3, r3, #2
 80047ee:	585b      	ldr	r3, [r3, r1]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d0ed      	beq.n	80047d0 <vTaskSwitchContext+0x24>
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	0013      	movs	r3, r2
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	189b      	adds	r3, r3, r2
 80047fc:	009b      	lsls	r3, r3, #2
 80047fe:	4a15      	ldr	r2, [pc, #84]	@ (8004854 <vTaskSwitchContext+0xa8>)
 8004800:	189b      	adds	r3, r3, r2
 8004802:	603b      	str	r3, [r7, #0]
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	685a      	ldr	r2, [r3, #4]
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	605a      	str	r2, [r3, #4]
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	685a      	ldr	r2, [r3, #4]
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	3308      	adds	r3, #8
 8004816:	429a      	cmp	r2, r3
 8004818:	d104      	bne.n	8004824 <vTaskSwitchContext+0x78>
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	685a      	ldr	r2, [r3, #4]
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	605a      	str	r2, [r3, #4]
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	68da      	ldr	r2, [r3, #12]
 800482a:	4b0b      	ldr	r3, [pc, #44]	@ (8004858 <vTaskSwitchContext+0xac>)
 800482c:	601a      	str	r2, [r3, #0]
 800482e:	4b08      	ldr	r3, [pc, #32]	@ (8004850 <vTaskSwitchContext+0xa4>)
 8004830:	687a      	ldr	r2, [r7, #4]
 8004832:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004834:	4b08      	ldr	r3, [pc, #32]	@ (8004858 <vTaskSwitchContext+0xac>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	3354      	adds	r3, #84	@ 0x54
 800483a:	001a      	movs	r2, r3
 800483c:	4b07      	ldr	r3, [pc, #28]	@ (800485c <vTaskSwitchContext+0xb0>)
 800483e:	601a      	str	r2, [r3, #0]
}
 8004840:	46c0      	nop			@ (mov r8, r8)
 8004842:	46bd      	mov	sp, r7
 8004844:	b002      	add	sp, #8
 8004846:	bd80      	pop	{r7, pc}
 8004848:	20000d88 	.word	0x20000d88
 800484c:	20000d74 	.word	0x20000d74
 8004850:	20000d68 	.word	0x20000d68
 8004854:	20000890 	.word	0x20000890
 8004858:	2000088c 	.word	0x2000088c
 800485c:	20000010 	.word	0x20000010

08004860 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b082      	sub	sp, #8
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d102      	bne.n	8004876 <vTaskPlaceOnEventList+0x16>
 8004870:	b672      	cpsid	i
 8004872:	46c0      	nop			@ (mov r8, r8)
 8004874:	e7fd      	b.n	8004872 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004876:	4b09      	ldr	r3, [pc, #36]	@ (800489c <vTaskPlaceOnEventList+0x3c>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	3318      	adds	r3, #24
 800487c:	001a      	movs	r2, r3
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	0011      	movs	r1, r2
 8004882:	0018      	movs	r0, r3
 8004884:	f7fe ff7f 	bl	8003786 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	2101      	movs	r1, #1
 800488c:	0018      	movs	r0, r3
 800488e:	f000 fa45 	bl	8004d1c <prvAddCurrentTaskToDelayedList>
}
 8004892:	46c0      	nop			@ (mov r8, r8)
 8004894:	46bd      	mov	sp, r7
 8004896:	b002      	add	sp, #8
 8004898:	bd80      	pop	{r7, pc}
 800489a:	46c0      	nop			@ (mov r8, r8)
 800489c:	2000088c 	.word	0x2000088c

080048a0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d102      	bne.n	80048b8 <vTaskPlaceOnEventListRestricted+0x18>
 80048b2:	b672      	cpsid	i
 80048b4:	46c0      	nop			@ (mov r8, r8)
 80048b6:	e7fd      	b.n	80048b4 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80048b8:	4b0c      	ldr	r3, [pc, #48]	@ (80048ec <vTaskPlaceOnEventListRestricted+0x4c>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	3318      	adds	r3, #24
 80048be:	001a      	movs	r2, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	0011      	movs	r1, r2
 80048c4:	0018      	movs	r0, r3
 80048c6:	f7fe ff3c 	bl	8003742 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d002      	beq.n	80048d6 <vTaskPlaceOnEventListRestricted+0x36>
		{
			xTicksToWait = portMAX_DELAY;
 80048d0:	2301      	movs	r3, #1
 80048d2:	425b      	negs	r3, r3
 80048d4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	0011      	movs	r1, r2
 80048dc:	0018      	movs	r0, r3
 80048de:	f000 fa1d 	bl	8004d1c <prvAddCurrentTaskToDelayedList>
	}
 80048e2:	46c0      	nop			@ (mov r8, r8)
 80048e4:	46bd      	mov	sp, r7
 80048e6:	b004      	add	sp, #16
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	46c0      	nop			@ (mov r8, r8)
 80048ec:	2000088c 	.word	0x2000088c

080048f0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b084      	sub	sp, #16
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	68db      	ldr	r3, [r3, #12]
 80048fe:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d102      	bne.n	800490c <xTaskRemoveFromEventList+0x1c>
 8004906:	b672      	cpsid	i
 8004908:	46c0      	nop			@ (mov r8, r8)
 800490a:	e7fd      	b.n	8004908 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	3318      	adds	r3, #24
 8004910:	0018      	movs	r0, r3
 8004912:	f7fe ff6e 	bl	80037f2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004916:	4b1f      	ldr	r3, [pc, #124]	@ (8004994 <xTaskRemoveFromEventList+0xa4>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d11d      	bne.n	800495a <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	3304      	adds	r3, #4
 8004922:	0018      	movs	r0, r3
 8004924:	f7fe ff65 	bl	80037f2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800492c:	4b1a      	ldr	r3, [pc, #104]	@ (8004998 <xTaskRemoveFromEventList+0xa8>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	429a      	cmp	r2, r3
 8004932:	d903      	bls.n	800493c <xTaskRemoveFromEventList+0x4c>
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004938:	4b17      	ldr	r3, [pc, #92]	@ (8004998 <xTaskRemoveFromEventList+0xa8>)
 800493a:	601a      	str	r2, [r3, #0]
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004940:	0013      	movs	r3, r2
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	189b      	adds	r3, r3, r2
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	4a14      	ldr	r2, [pc, #80]	@ (800499c <xTaskRemoveFromEventList+0xac>)
 800494a:	189a      	adds	r2, r3, r2
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	3304      	adds	r3, #4
 8004950:	0019      	movs	r1, r3
 8004952:	0010      	movs	r0, r2
 8004954:	f7fe fef5 	bl	8003742 <vListInsertEnd>
 8004958:	e007      	b.n	800496a <xTaskRemoveFromEventList+0x7a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	3318      	adds	r3, #24
 800495e:	001a      	movs	r2, r3
 8004960:	4b0f      	ldr	r3, [pc, #60]	@ (80049a0 <xTaskRemoveFromEventList+0xb0>)
 8004962:	0011      	movs	r1, r2
 8004964:	0018      	movs	r0, r3
 8004966:	f7fe feec 	bl	8003742 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800496e:	4b0d      	ldr	r3, [pc, #52]	@ (80049a4 <xTaskRemoveFromEventList+0xb4>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004974:	429a      	cmp	r2, r3
 8004976:	d905      	bls.n	8004984 <xTaskRemoveFromEventList+0x94>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004978:	2301      	movs	r3, #1
 800497a:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800497c:	4b0a      	ldr	r3, [pc, #40]	@ (80049a8 <xTaskRemoveFromEventList+0xb8>)
 800497e:	2201      	movs	r2, #1
 8004980:	601a      	str	r2, [r3, #0]
 8004982:	e001      	b.n	8004988 <xTaskRemoveFromEventList+0x98>
	}
	else
	{
		xReturn = pdFALSE;
 8004984:	2300      	movs	r3, #0
 8004986:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8004988:	68fb      	ldr	r3, [r7, #12]
}
 800498a:	0018      	movs	r0, r3
 800498c:	46bd      	mov	sp, r7
 800498e:	b004      	add	sp, #16
 8004990:	bd80      	pop	{r7, pc}
 8004992:	46c0      	nop			@ (mov r8, r8)
 8004994:	20000d88 	.word	0x20000d88
 8004998:	20000d68 	.word	0x20000d68
 800499c:	20000890 	.word	0x20000890
 80049a0:	20000d20 	.word	0x20000d20
 80049a4:	2000088c 	.word	0x2000088c
 80049a8:	20000d74 	.word	0x20000d74

080049ac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b082      	sub	sp, #8
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80049b4:	4b05      	ldr	r3, [pc, #20]	@ (80049cc <vTaskInternalSetTimeOutState+0x20>)
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80049bc:	4b04      	ldr	r3, [pc, #16]	@ (80049d0 <vTaskInternalSetTimeOutState+0x24>)
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	605a      	str	r2, [r3, #4]
}
 80049c4:	46c0      	nop			@ (mov r8, r8)
 80049c6:	46bd      	mov	sp, r7
 80049c8:	b002      	add	sp, #8
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	20000d78 	.word	0x20000d78
 80049d0:	20000d64 	.word	0x20000d64

080049d4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b086      	sub	sp, #24
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d102      	bne.n	80049ea <xTaskCheckForTimeOut+0x16>
 80049e4:	b672      	cpsid	i
 80049e6:	46c0      	nop			@ (mov r8, r8)
 80049e8:	e7fd      	b.n	80049e6 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d102      	bne.n	80049f6 <xTaskCheckForTimeOut+0x22>
 80049f0:	b672      	cpsid	i
 80049f2:	46c0      	nop			@ (mov r8, r8)
 80049f4:	e7fd      	b.n	80049f2 <xTaskCheckForTimeOut+0x1e>

	taskENTER_CRITICAL();
 80049f6:	f000 fd9b 	bl	8005530 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80049fa:	4b1d      	ldr	r3, [pc, #116]	@ (8004a70 <xTaskCheckForTimeOut+0x9c>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	693a      	ldr	r2, [r7, #16]
 8004a06:	1ad3      	subs	r3, r2, r3
 8004a08:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	3301      	adds	r3, #1
 8004a10:	d102      	bne.n	8004a18 <xTaskCheckForTimeOut+0x44>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004a12:	2300      	movs	r3, #0
 8004a14:	617b      	str	r3, [r7, #20]
 8004a16:	e024      	b.n	8004a62 <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	4b15      	ldr	r3, [pc, #84]	@ (8004a74 <xTaskCheckForTimeOut+0xa0>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	429a      	cmp	r2, r3
 8004a22:	d007      	beq.n	8004a34 <xTaskCheckForTimeOut+0x60>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	693a      	ldr	r2, [r7, #16]
 8004a2a:	429a      	cmp	r2, r3
 8004a2c:	d302      	bcc.n	8004a34 <xTaskCheckForTimeOut+0x60>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	617b      	str	r3, [r7, #20]
 8004a32:	e016      	b.n	8004a62 <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68fa      	ldr	r2, [r7, #12]
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d20c      	bcs.n	8004a58 <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	1ad2      	subs	r2, r2, r3
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	0018      	movs	r0, r3
 8004a4e:	f7ff ffad 	bl	80049ac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004a52:	2300      	movs	r3, #0
 8004a54:	617b      	str	r3, [r7, #20]
 8004a56:	e004      	b.n	8004a62 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8004a62:	f000 fd77 	bl	8005554 <vPortExitCritical>

	return xReturn;
 8004a66:	697b      	ldr	r3, [r7, #20]
}
 8004a68:	0018      	movs	r0, r3
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	b006      	add	sp, #24
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	20000d64 	.word	0x20000d64
 8004a74:	20000d78 	.word	0x20000d78

08004a78 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004a7c:	4b02      	ldr	r3, [pc, #8]	@ (8004a88 <vTaskMissedYield+0x10>)
 8004a7e:	2201      	movs	r2, #1
 8004a80:	601a      	str	r2, [r3, #0]
}
 8004a82:	46c0      	nop			@ (mov r8, r8)
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}
 8004a88:	20000d74 	.word	0x20000d74

08004a8c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004a94:	f000 f84e 	bl	8004b34 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004a98:	4b03      	ldr	r3, [pc, #12]	@ (8004aa8 <prvIdleTask+0x1c>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d9f9      	bls.n	8004a94 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004aa0:	f000 fd36 	bl	8005510 <vPortYield>
		prvCheckTasksWaitingTermination();
 8004aa4:	e7f6      	b.n	8004a94 <prvIdleTask+0x8>
 8004aa6:	46c0      	nop			@ (mov r8, r8)
 8004aa8:	20000890 	.word	0x20000890

08004aac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b082      	sub	sp, #8
 8004ab0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	607b      	str	r3, [r7, #4]
 8004ab6:	e00c      	b.n	8004ad2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004ab8:	687a      	ldr	r2, [r7, #4]
 8004aba:	0013      	movs	r3, r2
 8004abc:	009b      	lsls	r3, r3, #2
 8004abe:	189b      	adds	r3, r3, r2
 8004ac0:	009b      	lsls	r3, r3, #2
 8004ac2:	4a14      	ldr	r2, [pc, #80]	@ (8004b14 <prvInitialiseTaskLists+0x68>)
 8004ac4:	189b      	adds	r3, r3, r2
 8004ac6:	0018      	movs	r0, r3
 8004ac8:	f7fe fe12 	bl	80036f0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	3301      	adds	r3, #1
 8004ad0:	607b      	str	r3, [r7, #4]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2b37      	cmp	r3, #55	@ 0x37
 8004ad6:	d9ef      	bls.n	8004ab8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8004b18 <prvInitialiseTaskLists+0x6c>)
 8004ada:	0018      	movs	r0, r3
 8004adc:	f7fe fe08 	bl	80036f0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004ae0:	4b0e      	ldr	r3, [pc, #56]	@ (8004b1c <prvInitialiseTaskLists+0x70>)
 8004ae2:	0018      	movs	r0, r3
 8004ae4:	f7fe fe04 	bl	80036f0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004ae8:	4b0d      	ldr	r3, [pc, #52]	@ (8004b20 <prvInitialiseTaskLists+0x74>)
 8004aea:	0018      	movs	r0, r3
 8004aec:	f7fe fe00 	bl	80036f0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004af0:	4b0c      	ldr	r3, [pc, #48]	@ (8004b24 <prvInitialiseTaskLists+0x78>)
 8004af2:	0018      	movs	r0, r3
 8004af4:	f7fe fdfc 	bl	80036f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004af8:	4b0b      	ldr	r3, [pc, #44]	@ (8004b28 <prvInitialiseTaskLists+0x7c>)
 8004afa:	0018      	movs	r0, r3
 8004afc:	f7fe fdf8 	bl	80036f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004b00:	4b0a      	ldr	r3, [pc, #40]	@ (8004b2c <prvInitialiseTaskLists+0x80>)
 8004b02:	4a05      	ldr	r2, [pc, #20]	@ (8004b18 <prvInitialiseTaskLists+0x6c>)
 8004b04:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004b06:	4b0a      	ldr	r3, [pc, #40]	@ (8004b30 <prvInitialiseTaskLists+0x84>)
 8004b08:	4a04      	ldr	r2, [pc, #16]	@ (8004b1c <prvInitialiseTaskLists+0x70>)
 8004b0a:	601a      	str	r2, [r3, #0]
}
 8004b0c:	46c0      	nop			@ (mov r8, r8)
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	b002      	add	sp, #8
 8004b12:	bd80      	pop	{r7, pc}
 8004b14:	20000890 	.word	0x20000890
 8004b18:	20000cf0 	.word	0x20000cf0
 8004b1c:	20000d04 	.word	0x20000d04
 8004b20:	20000d20 	.word	0x20000d20
 8004b24:	20000d34 	.word	0x20000d34
 8004b28:	20000d4c 	.word	0x20000d4c
 8004b2c:	20000d18 	.word	0x20000d18
 8004b30:	20000d1c 	.word	0x20000d1c

08004b34 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b082      	sub	sp, #8
 8004b38:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004b3a:	e01a      	b.n	8004b72 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8004b3c:	f000 fcf8 	bl	8005530 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b40:	4b10      	ldr	r3, [pc, #64]	@ (8004b84 <prvCheckTasksWaitingTermination+0x50>)
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	68db      	ldr	r3, [r3, #12]
 8004b46:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	3304      	adds	r3, #4
 8004b4c:	0018      	movs	r0, r3
 8004b4e:	f7fe fe50 	bl	80037f2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004b52:	4b0d      	ldr	r3, [pc, #52]	@ (8004b88 <prvCheckTasksWaitingTermination+0x54>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	1e5a      	subs	r2, r3, #1
 8004b58:	4b0b      	ldr	r3, [pc, #44]	@ (8004b88 <prvCheckTasksWaitingTermination+0x54>)
 8004b5a:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004b5c:	4b0b      	ldr	r3, [pc, #44]	@ (8004b8c <prvCheckTasksWaitingTermination+0x58>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	1e5a      	subs	r2, r3, #1
 8004b62:	4b0a      	ldr	r3, [pc, #40]	@ (8004b8c <prvCheckTasksWaitingTermination+0x58>)
 8004b64:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8004b66:	f000 fcf5 	bl	8005554 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	0018      	movs	r0, r3
 8004b6e:	f000 f80f 	bl	8004b90 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004b72:	4b06      	ldr	r3, [pc, #24]	@ (8004b8c <prvCheckTasksWaitingTermination+0x58>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d1e0      	bne.n	8004b3c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004b7a:	46c0      	nop			@ (mov r8, r8)
 8004b7c:	46c0      	nop			@ (mov r8, r8)
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	b002      	add	sp, #8
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	20000d34 	.word	0x20000d34
 8004b88:	20000d60 	.word	0x20000d60
 8004b8c:	20000d48 	.word	0x20000d48

08004b90 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b082      	sub	sp, #8
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	3354      	adds	r3, #84	@ 0x54
 8004b9c:	0018      	movs	r0, r3
 8004b9e:	f001 f9d3 	bl	8005f48 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	22a5      	movs	r2, #165	@ 0xa5
 8004ba6:	5c9b      	ldrb	r3, [r3, r2]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d109      	bne.n	8004bc0 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bb0:	0018      	movs	r0, r3
 8004bb2:	f000 fe05 	bl	80057c0 <vPortFree>
				vPortFree( pxTCB );
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	0018      	movs	r0, r3
 8004bba:	f000 fe01 	bl	80057c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004bbe:	e011      	b.n	8004be4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	22a5      	movs	r2, #165	@ 0xa5
 8004bc4:	5c9b      	ldrb	r3, [r3, r2]
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	d104      	bne.n	8004bd4 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	0018      	movs	r0, r3
 8004bce:	f000 fdf7 	bl	80057c0 <vPortFree>
	}
 8004bd2:	e007      	b.n	8004be4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	22a5      	movs	r2, #165	@ 0xa5
 8004bd8:	5c9b      	ldrb	r3, [r3, r2]
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d002      	beq.n	8004be4 <prvDeleteTCB+0x54>
 8004bde:	b672      	cpsid	i
 8004be0:	46c0      	nop			@ (mov r8, r8)
 8004be2:	e7fd      	b.n	8004be0 <prvDeleteTCB+0x50>
	}
 8004be4:	46c0      	nop			@ (mov r8, r8)
 8004be6:	46bd      	mov	sp, r7
 8004be8:	b002      	add	sp, #8
 8004bea:	bd80      	pop	{r7, pc}

08004bec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004bf2:	4b0b      	ldr	r3, [pc, #44]	@ (8004c20 <prvResetNextTaskUnblockTime+0x34>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d104      	bne.n	8004c06 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004bfc:	4b09      	ldr	r3, [pc, #36]	@ (8004c24 <prvResetNextTaskUnblockTime+0x38>)
 8004bfe:	2201      	movs	r2, #1
 8004c00:	4252      	negs	r2, r2
 8004c02:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004c04:	e008      	b.n	8004c18 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c06:	4b06      	ldr	r3, [pc, #24]	@ (8004c20 <prvResetNextTaskUnblockTime+0x34>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	68db      	ldr	r3, [r3, #12]
 8004c0e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	685a      	ldr	r2, [r3, #4]
 8004c14:	4b03      	ldr	r3, [pc, #12]	@ (8004c24 <prvResetNextTaskUnblockTime+0x38>)
 8004c16:	601a      	str	r2, [r3, #0]
}
 8004c18:	46c0      	nop			@ (mov r8, r8)
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	b002      	add	sp, #8
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	20000d18 	.word	0x20000d18
 8004c24:	20000d80 	.word	0x20000d80

08004c28 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b082      	sub	sp, #8
 8004c2c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004c2e:	4b0a      	ldr	r3, [pc, #40]	@ (8004c58 <xTaskGetSchedulerState+0x30>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d102      	bne.n	8004c3c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004c36:	2301      	movs	r3, #1
 8004c38:	607b      	str	r3, [r7, #4]
 8004c3a:	e008      	b.n	8004c4e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c3c:	4b07      	ldr	r3, [pc, #28]	@ (8004c5c <xTaskGetSchedulerState+0x34>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d102      	bne.n	8004c4a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004c44:	2302      	movs	r3, #2
 8004c46:	607b      	str	r3, [r7, #4]
 8004c48:	e001      	b.n	8004c4e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004c4e:	687b      	ldr	r3, [r7, #4]
	}
 8004c50:	0018      	movs	r0, r3
 8004c52:	46bd      	mov	sp, r7
 8004c54:	b002      	add	sp, #8
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	20000d6c 	.word	0x20000d6c
 8004c5c:	20000d88 	.word	0x20000d88

08004c60 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b084      	sub	sp, #16
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d046      	beq.n	8004d04 <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004c76:	4b26      	ldr	r3, [pc, #152]	@ (8004d10 <xTaskPriorityDisinherit+0xb0>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	68ba      	ldr	r2, [r7, #8]
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	d002      	beq.n	8004c86 <xTaskPriorityDisinherit+0x26>
 8004c80:	b672      	cpsid	i
 8004c82:	46c0      	nop			@ (mov r8, r8)
 8004c84:	e7fd      	b.n	8004c82 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d102      	bne.n	8004c94 <xTaskPriorityDisinherit+0x34>
 8004c8e:	b672      	cpsid	i
 8004c90:	46c0      	nop			@ (mov r8, r8)
 8004c92:	e7fd      	b.n	8004c90 <xTaskPriorityDisinherit+0x30>
			( pxTCB->uxMutexesHeld )--;
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c98:	1e5a      	subs	r2, r3, #1
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ca6:	429a      	cmp	r2, r3
 8004ca8:	d02c      	beq.n	8004d04 <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d128      	bne.n	8004d04 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	3304      	adds	r3, #4
 8004cb6:	0018      	movs	r0, r3
 8004cb8:	f7fe fd9b 	bl	80037f2 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc8:	2238      	movs	r2, #56	@ 0x38
 8004cca:	1ad2      	subs	r2, r2, r3
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8004d14 <xTaskPriorityDisinherit+0xb4>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d903      	bls.n	8004ce4 <xTaskPriorityDisinherit+0x84>
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8004d14 <xTaskPriorityDisinherit+0xb4>)
 8004ce2:	601a      	str	r2, [r3, #0]
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ce8:	0013      	movs	r3, r2
 8004cea:	009b      	lsls	r3, r3, #2
 8004cec:	189b      	adds	r3, r3, r2
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	4a09      	ldr	r2, [pc, #36]	@ (8004d18 <xTaskPriorityDisinherit+0xb8>)
 8004cf2:	189a      	adds	r2, r3, r2
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	3304      	adds	r3, #4
 8004cf8:	0019      	movs	r1, r3
 8004cfa:	0010      	movs	r0, r2
 8004cfc:	f7fe fd21 	bl	8003742 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004d00:	2301      	movs	r3, #1
 8004d02:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004d04:	68fb      	ldr	r3, [r7, #12]
	}
 8004d06:	0018      	movs	r0, r3
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	b004      	add	sp, #16
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	46c0      	nop			@ (mov r8, r8)
 8004d10:	2000088c 	.word	0x2000088c
 8004d14:	20000d68 	.word	0x20000d68
 8004d18:	20000890 	.word	0x20000890

08004d1c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b084      	sub	sp, #16
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
 8004d24:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004d26:	4b21      	ldr	r3, [pc, #132]	@ (8004dac <prvAddCurrentTaskToDelayedList+0x90>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004d2c:	4b20      	ldr	r3, [pc, #128]	@ (8004db0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	3304      	adds	r3, #4
 8004d32:	0018      	movs	r0, r3
 8004d34:	f7fe fd5d 	bl	80037f2 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	d10b      	bne.n	8004d56 <prvAddCurrentTaskToDelayedList+0x3a>
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d008      	beq.n	8004d56 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d44:	4b1a      	ldr	r3, [pc, #104]	@ (8004db0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	1d1a      	adds	r2, r3, #4
 8004d4a:	4b1a      	ldr	r3, [pc, #104]	@ (8004db4 <prvAddCurrentTaskToDelayedList+0x98>)
 8004d4c:	0011      	movs	r1, r2
 8004d4e:	0018      	movs	r0, r3
 8004d50:	f7fe fcf7 	bl	8003742 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004d54:	e026      	b.n	8004da4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004d56:	68fa      	ldr	r2, [r7, #12]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	18d3      	adds	r3, r2, r3
 8004d5c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004d5e:	4b14      	ldr	r3, [pc, #80]	@ (8004db0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	68ba      	ldr	r2, [r7, #8]
 8004d64:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004d66:	68ba      	ldr	r2, [r7, #8]
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	d209      	bcs.n	8004d82 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d6e:	4b12      	ldr	r3, [pc, #72]	@ (8004db8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	4b0f      	ldr	r3, [pc, #60]	@ (8004db0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	3304      	adds	r3, #4
 8004d78:	0019      	movs	r1, r3
 8004d7a:	0010      	movs	r0, r2
 8004d7c:	f7fe fd03 	bl	8003786 <vListInsert>
}
 8004d80:	e010      	b.n	8004da4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d82:	4b0e      	ldr	r3, [pc, #56]	@ (8004dbc <prvAddCurrentTaskToDelayedList+0xa0>)
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	4b0a      	ldr	r3, [pc, #40]	@ (8004db0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	3304      	adds	r3, #4
 8004d8c:	0019      	movs	r1, r3
 8004d8e:	0010      	movs	r0, r2
 8004d90:	f7fe fcf9 	bl	8003786 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004d94:	4b0a      	ldr	r3, [pc, #40]	@ (8004dc0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	68ba      	ldr	r2, [r7, #8]
 8004d9a:	429a      	cmp	r2, r3
 8004d9c:	d202      	bcs.n	8004da4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004d9e:	4b08      	ldr	r3, [pc, #32]	@ (8004dc0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004da0:	68ba      	ldr	r2, [r7, #8]
 8004da2:	601a      	str	r2, [r3, #0]
}
 8004da4:	46c0      	nop			@ (mov r8, r8)
 8004da6:	46bd      	mov	sp, r7
 8004da8:	b004      	add	sp, #16
 8004daa:	bd80      	pop	{r7, pc}
 8004dac:	20000d64 	.word	0x20000d64
 8004db0:	2000088c 	.word	0x2000088c
 8004db4:	20000d4c 	.word	0x20000d4c
 8004db8:	20000d1c 	.word	0x20000d1c
 8004dbc:	20000d18 	.word	0x20000d18
 8004dc0:	20000d80 	.word	0x20000d80

08004dc4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004dc4:	b590      	push	{r4, r7, lr}
 8004dc6:	b089      	sub	sp, #36	@ 0x24
 8004dc8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004dce:	f000 fad5 	bl	800537c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004dd2:	4b18      	ldr	r3, [pc, #96]	@ (8004e34 <xTimerCreateTimerTask+0x70>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d020      	beq.n	8004e1c <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004dde:	2300      	movs	r3, #0
 8004de0:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004de2:	003a      	movs	r2, r7
 8004de4:	1d39      	adds	r1, r7, #4
 8004de6:	2308      	movs	r3, #8
 8004de8:	18fb      	adds	r3, r7, r3
 8004dea:	0018      	movs	r0, r3
 8004dec:	f7fe fc68 	bl	80036c0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004df0:	683c      	ldr	r4, [r7, #0]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	68ba      	ldr	r2, [r7, #8]
 8004df6:	4910      	ldr	r1, [pc, #64]	@ (8004e38 <xTimerCreateTimerTask+0x74>)
 8004df8:	4810      	ldr	r0, [pc, #64]	@ (8004e3c <xTimerCreateTimerTask+0x78>)
 8004dfa:	9202      	str	r2, [sp, #8]
 8004dfc:	9301      	str	r3, [sp, #4]
 8004dfe:	2302      	movs	r3, #2
 8004e00:	9300      	str	r3, [sp, #0]
 8004e02:	2300      	movs	r3, #0
 8004e04:	0022      	movs	r2, r4
 8004e06:	f7ff f958 	bl	80040ba <xTaskCreateStatic>
 8004e0a:	0002      	movs	r2, r0
 8004e0c:	4b0c      	ldr	r3, [pc, #48]	@ (8004e40 <xTimerCreateTimerTask+0x7c>)
 8004e0e:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004e10:	4b0b      	ldr	r3, [pc, #44]	@ (8004e40 <xTimerCreateTimerTask+0x7c>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d001      	beq.n	8004e1c <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d102      	bne.n	8004e28 <xTimerCreateTimerTask+0x64>
 8004e22:	b672      	cpsid	i
 8004e24:	46c0      	nop			@ (mov r8, r8)
 8004e26:	e7fd      	b.n	8004e24 <xTimerCreateTimerTask+0x60>
	return xReturn;
 8004e28:	68fb      	ldr	r3, [r7, #12]
}
 8004e2a:	0018      	movs	r0, r3
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	b005      	add	sp, #20
 8004e30:	bd90      	pop	{r4, r7, pc}
 8004e32:	46c0      	nop			@ (mov r8, r8)
 8004e34:	20000dbc 	.word	0x20000dbc
 8004e38:	08006168 	.word	0x08006168
 8004e3c:	08004f69 	.word	0x08004f69
 8004e40:	20000dc0 	.word	0x20000dc0

08004e44 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004e44:	b590      	push	{r4, r7, lr}
 8004e46:	b08b      	sub	sp, #44	@ 0x2c
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	60f8      	str	r0, [r7, #12]
 8004e4c:	60b9      	str	r1, [r7, #8]
 8004e4e:	607a      	str	r2, [r7, #4]
 8004e50:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004e52:	2300      	movs	r3, #0
 8004e54:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d102      	bne.n	8004e62 <xTimerGenericCommand+0x1e>
 8004e5c:	b672      	cpsid	i
 8004e5e:	46c0      	nop			@ (mov r8, r8)
 8004e60:	e7fd      	b.n	8004e5e <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004e62:	4b1d      	ldr	r3, [pc, #116]	@ (8004ed8 <xTimerGenericCommand+0x94>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d030      	beq.n	8004ecc <xTimerGenericCommand+0x88>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004e6a:	2414      	movs	r4, #20
 8004e6c:	193b      	adds	r3, r7, r4
 8004e6e:	68ba      	ldr	r2, [r7, #8]
 8004e70:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004e72:	193b      	adds	r3, r7, r4
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004e78:	193b      	adds	r3, r7, r4
 8004e7a:	68fa      	ldr	r2, [r7, #12]
 8004e7c:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	2b05      	cmp	r3, #5
 8004e82:	dc19      	bgt.n	8004eb8 <xTimerGenericCommand+0x74>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004e84:	f7ff fed0 	bl	8004c28 <xTaskGetSchedulerState>
 8004e88:	0003      	movs	r3, r0
 8004e8a:	2b02      	cmp	r3, #2
 8004e8c:	d109      	bne.n	8004ea2 <xTimerGenericCommand+0x5e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004e8e:	4b12      	ldr	r3, [pc, #72]	@ (8004ed8 <xTimerGenericCommand+0x94>)
 8004e90:	6818      	ldr	r0, [r3, #0]
 8004e92:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004e94:	1939      	adds	r1, r7, r4
 8004e96:	2300      	movs	r3, #0
 8004e98:	f7fe fda0 	bl	80039dc <xQueueGenericSend>
 8004e9c:	0003      	movs	r3, r0
 8004e9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ea0:	e014      	b.n	8004ecc <xTimerGenericCommand+0x88>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8004ed8 <xTimerGenericCommand+0x94>)
 8004ea4:	6818      	ldr	r0, [r3, #0]
 8004ea6:	2314      	movs	r3, #20
 8004ea8:	18f9      	adds	r1, r7, r3
 8004eaa:	2300      	movs	r3, #0
 8004eac:	2200      	movs	r2, #0
 8004eae:	f7fe fd95 	bl	80039dc <xQueueGenericSend>
 8004eb2:	0003      	movs	r3, r0
 8004eb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004eb6:	e009      	b.n	8004ecc <xTimerGenericCommand+0x88>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004eb8:	4b07      	ldr	r3, [pc, #28]	@ (8004ed8 <xTimerGenericCommand+0x94>)
 8004eba:	6818      	ldr	r0, [r3, #0]
 8004ebc:	683a      	ldr	r2, [r7, #0]
 8004ebe:	2314      	movs	r3, #20
 8004ec0:	18f9      	adds	r1, r7, r3
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	f7fe fe52 	bl	8003b6c <xQueueGenericSendFromISR>
 8004ec8:	0003      	movs	r3, r0
 8004eca:	627b      	str	r3, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004ece:	0018      	movs	r0, r3
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	b00b      	add	sp, #44	@ 0x2c
 8004ed4:	bd90      	pop	{r4, r7, pc}
 8004ed6:	46c0      	nop			@ (mov r8, r8)
 8004ed8:	20000dbc 	.word	0x20000dbc

08004edc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b086      	sub	sp, #24
 8004ee0:	af02      	add	r7, sp, #8
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ee6:	4b1f      	ldr	r3, [pc, #124]	@ (8004f64 <prvProcessExpiredTimer+0x88>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	68db      	ldr	r3, [r3, #12]
 8004eee:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	3304      	adds	r3, #4
 8004ef4:	0018      	movs	r0, r3
 8004ef6:	f7fe fc7c 	bl	80037f2 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2228      	movs	r2, #40	@ 0x28
 8004efe:	5c9b      	ldrb	r3, [r3, r2]
 8004f00:	001a      	movs	r2, r3
 8004f02:	2304      	movs	r3, #4
 8004f04:	4013      	ands	r3, r2
 8004f06:	d01a      	beq.n	8004f3e <prvProcessExpiredTimer+0x62>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	699a      	ldr	r2, [r3, #24]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	18d1      	adds	r1, r2, r3
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	683a      	ldr	r2, [r7, #0]
 8004f14:	68f8      	ldr	r0, [r7, #12]
 8004f16:	f000 f8c7 	bl	80050a8 <prvInsertTimerInActiveList>
 8004f1a:	1e03      	subs	r3, r0, #0
 8004f1c:	d018      	beq.n	8004f50 <prvProcessExpiredTimer+0x74>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	68f8      	ldr	r0, [r7, #12]
 8004f22:	2300      	movs	r3, #0
 8004f24:	9300      	str	r3, [sp, #0]
 8004f26:	2300      	movs	r3, #0
 8004f28:	2100      	movs	r1, #0
 8004f2a:	f7ff ff8b 	bl	8004e44 <xTimerGenericCommand>
 8004f2e:	0003      	movs	r3, r0
 8004f30:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d10b      	bne.n	8004f50 <prvProcessExpiredTimer+0x74>
 8004f38:	b672      	cpsid	i
 8004f3a:	46c0      	nop			@ (mov r8, r8)
 8004f3c:	e7fd      	b.n	8004f3a <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2228      	movs	r2, #40	@ 0x28
 8004f42:	5c9b      	ldrb	r3, [r3, r2]
 8004f44:	2201      	movs	r2, #1
 8004f46:	4393      	bics	r3, r2
 8004f48:	b2d9      	uxtb	r1, r3
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2228      	movs	r2, #40	@ 0x28
 8004f4e:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6a1b      	ldr	r3, [r3, #32]
 8004f54:	68fa      	ldr	r2, [r7, #12]
 8004f56:	0010      	movs	r0, r2
 8004f58:	4798      	blx	r3
}
 8004f5a:	46c0      	nop			@ (mov r8, r8)
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	b004      	add	sp, #16
 8004f60:	bd80      	pop	{r7, pc}
 8004f62:	46c0      	nop			@ (mov r8, r8)
 8004f64:	20000db4 	.word	0x20000db4

08004f68 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b084      	sub	sp, #16
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004f70:	2308      	movs	r3, #8
 8004f72:	18fb      	adds	r3, r7, r3
 8004f74:	0018      	movs	r0, r3
 8004f76:	f000 f855 	bl	8005024 <prvGetNextExpireTime>
 8004f7a:	0003      	movs	r3, r0
 8004f7c:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004f7e:	68ba      	ldr	r2, [r7, #8]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	0011      	movs	r1, r2
 8004f84:	0018      	movs	r0, r3
 8004f86:	f000 f805 	bl	8004f94 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004f8a:	f000 f8cf 	bl	800512c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004f8e:	46c0      	nop			@ (mov r8, r8)
 8004f90:	e7ee      	b.n	8004f70 <prvTimerTask+0x8>
	...

08004f94 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b084      	sub	sp, #16
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004f9e:	f7ff faaf 	bl	8004500 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004fa2:	2308      	movs	r3, #8
 8004fa4:	18fb      	adds	r3, r7, r3
 8004fa6:	0018      	movs	r0, r3
 8004fa8:	f000 f85e 	bl	8005068 <prvSampleTimeNow>
 8004fac:	0003      	movs	r3, r0
 8004fae:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d12b      	bne.n	800500e <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d10c      	bne.n	8004fd6 <prvProcessTimerOrBlockTask+0x42>
 8004fbc:	687a      	ldr	r2, [r7, #4]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d808      	bhi.n	8004fd6 <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 8004fc4:	f7ff faa8 	bl	8004518 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004fc8:	68fa      	ldr	r2, [r7, #12]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	0011      	movs	r1, r2
 8004fce:	0018      	movs	r0, r3
 8004fd0:	f7ff ff84 	bl	8004edc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004fd4:	e01d      	b.n	8005012 <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d008      	beq.n	8004fee <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004fdc:	4b0f      	ldr	r3, [pc, #60]	@ (800501c <prvProcessTimerOrBlockTask+0x88>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d101      	bne.n	8004fea <prvProcessTimerOrBlockTask+0x56>
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e000      	b.n	8004fec <prvProcessTimerOrBlockTask+0x58>
 8004fea:	2300      	movs	r3, #0
 8004fec:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004fee:	4b0c      	ldr	r3, [pc, #48]	@ (8005020 <prvProcessTimerOrBlockTask+0x8c>)
 8004ff0:	6818      	ldr	r0, [r3, #0]
 8004ff2:	687a      	ldr	r2, [r7, #4]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	1ad3      	subs	r3, r2, r3
 8004ff8:	683a      	ldr	r2, [r7, #0]
 8004ffa:	0019      	movs	r1, r3
 8004ffc:	f7ff f82a 	bl	8004054 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005000:	f7ff fa8a 	bl	8004518 <xTaskResumeAll>
 8005004:	1e03      	subs	r3, r0, #0
 8005006:	d104      	bne.n	8005012 <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 8005008:	f000 fa82 	bl	8005510 <vPortYield>
}
 800500c:	e001      	b.n	8005012 <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 800500e:	f7ff fa83 	bl	8004518 <xTaskResumeAll>
}
 8005012:	46c0      	nop			@ (mov r8, r8)
 8005014:	46bd      	mov	sp, r7
 8005016:	b004      	add	sp, #16
 8005018:	bd80      	pop	{r7, pc}
 800501a:	46c0      	nop			@ (mov r8, r8)
 800501c:	20000db8 	.word	0x20000db8
 8005020:	20000dbc 	.word	0x20000dbc

08005024 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b084      	sub	sp, #16
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800502c:	4b0d      	ldr	r3, [pc, #52]	@ (8005064 <prvGetNextExpireTime+0x40>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d101      	bne.n	800503a <prvGetNextExpireTime+0x16>
 8005036:	2201      	movs	r2, #1
 8005038:	e000      	b.n	800503c <prvGetNextExpireTime+0x18>
 800503a:	2200      	movs	r2, #0
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d105      	bne.n	8005054 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005048:	4b06      	ldr	r3, [pc, #24]	@ (8005064 <prvGetNextExpireTime+0x40>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	68db      	ldr	r3, [r3, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	60fb      	str	r3, [r7, #12]
 8005052:	e001      	b.n	8005058 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005054:	2300      	movs	r3, #0
 8005056:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005058:	68fb      	ldr	r3, [r7, #12]
}
 800505a:	0018      	movs	r0, r3
 800505c:	46bd      	mov	sp, r7
 800505e:	b004      	add	sp, #16
 8005060:	bd80      	pop	{r7, pc}
 8005062:	46c0      	nop			@ (mov r8, r8)
 8005064:	20000db4 	.word	0x20000db4

08005068 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005070:	f7ff fade 	bl	8004630 <xTaskGetTickCount>
 8005074:	0003      	movs	r3, r0
 8005076:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 8005078:	4b0a      	ldr	r3, [pc, #40]	@ (80050a4 <prvSampleTimeNow+0x3c>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	68fa      	ldr	r2, [r7, #12]
 800507e:	429a      	cmp	r2, r3
 8005080:	d205      	bcs.n	800508e <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 8005082:	f000 f91d 	bl	80052c0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2201      	movs	r2, #1
 800508a:	601a      	str	r2, [r3, #0]
 800508c:	e002      	b.n	8005094 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005094:	4b03      	ldr	r3, [pc, #12]	@ (80050a4 <prvSampleTimeNow+0x3c>)
 8005096:	68fa      	ldr	r2, [r7, #12]
 8005098:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 800509a:	68fb      	ldr	r3, [r7, #12]
}
 800509c:	0018      	movs	r0, r3
 800509e:	46bd      	mov	sp, r7
 80050a0:	b004      	add	sp, #16
 80050a2:	bd80      	pop	{r7, pc}
 80050a4:	20000dc4 	.word	0x20000dc4

080050a8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b086      	sub	sp, #24
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	60f8      	str	r0, [r7, #12]
 80050b0:	60b9      	str	r1, [r7, #8]
 80050b2:	607a      	str	r2, [r7, #4]
 80050b4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80050b6:	2300      	movs	r3, #0
 80050b8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	68ba      	ldr	r2, [r7, #8]
 80050be:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	68fa      	ldr	r2, [r7, #12]
 80050c4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80050c6:	68ba      	ldr	r2, [r7, #8]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	429a      	cmp	r2, r3
 80050cc:	d812      	bhi.n	80050f4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050ce:	687a      	ldr	r2, [r7, #4]
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	1ad2      	subs	r2, r2, r3
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	699b      	ldr	r3, [r3, #24]
 80050d8:	429a      	cmp	r2, r3
 80050da:	d302      	bcc.n	80050e2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80050dc:	2301      	movs	r3, #1
 80050de:	617b      	str	r3, [r7, #20]
 80050e0:	e01b      	b.n	800511a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80050e2:	4b10      	ldr	r3, [pc, #64]	@ (8005124 <prvInsertTimerInActiveList+0x7c>)
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	3304      	adds	r3, #4
 80050ea:	0019      	movs	r1, r3
 80050ec:	0010      	movs	r0, r2
 80050ee:	f7fe fb4a 	bl	8003786 <vListInsert>
 80050f2:	e012      	b.n	800511a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80050f4:	687a      	ldr	r2, [r7, #4]
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d206      	bcs.n	800510a <prvInsertTimerInActiveList+0x62>
 80050fc:	68ba      	ldr	r2, [r7, #8]
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	429a      	cmp	r2, r3
 8005102:	d302      	bcc.n	800510a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005104:	2301      	movs	r3, #1
 8005106:	617b      	str	r3, [r7, #20]
 8005108:	e007      	b.n	800511a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800510a:	4b07      	ldr	r3, [pc, #28]	@ (8005128 <prvInsertTimerInActiveList+0x80>)
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	3304      	adds	r3, #4
 8005112:	0019      	movs	r1, r3
 8005114:	0010      	movs	r0, r2
 8005116:	f7fe fb36 	bl	8003786 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800511a:	697b      	ldr	r3, [r7, #20]
}
 800511c:	0018      	movs	r0, r3
 800511e:	46bd      	mov	sp, r7
 8005120:	b006      	add	sp, #24
 8005122:	bd80      	pop	{r7, pc}
 8005124:	20000db8 	.word	0x20000db8
 8005128:	20000db4 	.word	0x20000db4

0800512c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800512c:	b590      	push	{r4, r7, lr}
 800512e:	b08d      	sub	sp, #52	@ 0x34
 8005130:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005132:	e0b1      	b.n	8005298 <prvProcessReceivedCommands+0x16c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005134:	2208      	movs	r2, #8
 8005136:	18bb      	adds	r3, r7, r2
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	2b00      	cmp	r3, #0
 800513c:	da10      	bge.n	8005160 <prvProcessReceivedCommands+0x34>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800513e:	18bb      	adds	r3, r7, r2
 8005140:	3304      	adds	r3, #4
 8005142:	627b      	str	r3, [r7, #36]	@ 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005146:	2b00      	cmp	r3, #0
 8005148:	d102      	bne.n	8005150 <prvProcessReceivedCommands+0x24>
 800514a:	b672      	cpsid	i
 800514c:	46c0      	nop			@ (mov r8, r8)
 800514e:	e7fd      	b.n	800514c <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005156:	6858      	ldr	r0, [r3, #4]
 8005158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	0019      	movs	r1, r3
 800515e:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005160:	2208      	movs	r2, #8
 8005162:	18bb      	adds	r3, r7, r2
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	2b00      	cmp	r3, #0
 8005168:	da00      	bge.n	800516c <prvProcessReceivedCommands+0x40>
 800516a:	e095      	b.n	8005298 <prvProcessReceivedCommands+0x16c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800516c:	18bb      	adds	r3, r7, r2
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005172:	6a3b      	ldr	r3, [r7, #32]
 8005174:	695b      	ldr	r3, [r3, #20]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d004      	beq.n	8005184 <prvProcessReceivedCommands+0x58>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800517a:	6a3b      	ldr	r3, [r7, #32]
 800517c:	3304      	adds	r3, #4
 800517e:	0018      	movs	r0, r3
 8005180:	f7fe fb37 	bl	80037f2 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005184:	1d3b      	adds	r3, r7, #4
 8005186:	0018      	movs	r0, r3
 8005188:	f7ff ff6e 	bl	8005068 <prvSampleTimeNow>
 800518c:	0003      	movs	r3, r0
 800518e:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 8005190:	2308      	movs	r3, #8
 8005192:	18fb      	adds	r3, r7, r3
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	2b09      	cmp	r3, #9
 8005198:	d900      	bls.n	800519c <prvProcessReceivedCommands+0x70>
 800519a:	e07a      	b.n	8005292 <prvProcessReceivedCommands+0x166>
 800519c:	009a      	lsls	r2, r3, #2
 800519e:	4b46      	ldr	r3, [pc, #280]	@ (80052b8 <prvProcessReceivedCommands+0x18c>)
 80051a0:	18d3      	adds	r3, r2, r3
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80051a6:	6a3b      	ldr	r3, [r7, #32]
 80051a8:	2228      	movs	r2, #40	@ 0x28
 80051aa:	5c9b      	ldrb	r3, [r3, r2]
 80051ac:	2201      	movs	r2, #1
 80051ae:	4313      	orrs	r3, r2
 80051b0:	b2d9      	uxtb	r1, r3
 80051b2:	6a3b      	ldr	r3, [r7, #32]
 80051b4:	2228      	movs	r2, #40	@ 0x28
 80051b6:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80051b8:	2408      	movs	r4, #8
 80051ba:	193b      	adds	r3, r7, r4
 80051bc:	685a      	ldr	r2, [r3, #4]
 80051be:	6a3b      	ldr	r3, [r7, #32]
 80051c0:	699b      	ldr	r3, [r3, #24]
 80051c2:	18d1      	adds	r1, r2, r3
 80051c4:	193b      	adds	r3, r7, r4
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	69fa      	ldr	r2, [r7, #28]
 80051ca:	6a38      	ldr	r0, [r7, #32]
 80051cc:	f7ff ff6c 	bl	80050a8 <prvInsertTimerInActiveList>
 80051d0:	1e03      	subs	r3, r0, #0
 80051d2:	d060      	beq.n	8005296 <prvProcessReceivedCommands+0x16a>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80051d4:	6a3b      	ldr	r3, [r7, #32]
 80051d6:	6a1b      	ldr	r3, [r3, #32]
 80051d8:	6a3a      	ldr	r2, [r7, #32]
 80051da:	0010      	movs	r0, r2
 80051dc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80051de:	6a3b      	ldr	r3, [r7, #32]
 80051e0:	2228      	movs	r2, #40	@ 0x28
 80051e2:	5c9b      	ldrb	r3, [r3, r2]
 80051e4:	001a      	movs	r2, r3
 80051e6:	2304      	movs	r3, #4
 80051e8:	4013      	ands	r3, r2
 80051ea:	d054      	beq.n	8005296 <prvProcessReceivedCommands+0x16a>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80051ec:	193b      	adds	r3, r7, r4
 80051ee:	685a      	ldr	r2, [r3, #4]
 80051f0:	6a3b      	ldr	r3, [r7, #32]
 80051f2:	699b      	ldr	r3, [r3, #24]
 80051f4:	18d2      	adds	r2, r2, r3
 80051f6:	6a38      	ldr	r0, [r7, #32]
 80051f8:	2300      	movs	r3, #0
 80051fa:	9300      	str	r3, [sp, #0]
 80051fc:	2300      	movs	r3, #0
 80051fe:	2100      	movs	r1, #0
 8005200:	f7ff fe20 	bl	8004e44 <xTimerGenericCommand>
 8005204:	0003      	movs	r3, r0
 8005206:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 8005208:	69bb      	ldr	r3, [r7, #24]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d143      	bne.n	8005296 <prvProcessReceivedCommands+0x16a>
 800520e:	b672      	cpsid	i
 8005210:	46c0      	nop			@ (mov r8, r8)
 8005212:	e7fd      	b.n	8005210 <prvProcessReceivedCommands+0xe4>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005214:	6a3b      	ldr	r3, [r7, #32]
 8005216:	2228      	movs	r2, #40	@ 0x28
 8005218:	5c9b      	ldrb	r3, [r3, r2]
 800521a:	2201      	movs	r2, #1
 800521c:	4393      	bics	r3, r2
 800521e:	b2d9      	uxtb	r1, r3
 8005220:	6a3b      	ldr	r3, [r7, #32]
 8005222:	2228      	movs	r2, #40	@ 0x28
 8005224:	5499      	strb	r1, [r3, r2]
					break;
 8005226:	e037      	b.n	8005298 <prvProcessReceivedCommands+0x16c>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005228:	6a3b      	ldr	r3, [r7, #32]
 800522a:	2228      	movs	r2, #40	@ 0x28
 800522c:	5c9b      	ldrb	r3, [r3, r2]
 800522e:	2201      	movs	r2, #1
 8005230:	4313      	orrs	r3, r2
 8005232:	b2d9      	uxtb	r1, r3
 8005234:	6a3b      	ldr	r3, [r7, #32]
 8005236:	2228      	movs	r2, #40	@ 0x28
 8005238:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800523a:	2308      	movs	r3, #8
 800523c:	18fb      	adds	r3, r7, r3
 800523e:	685a      	ldr	r2, [r3, #4]
 8005240:	6a3b      	ldr	r3, [r7, #32]
 8005242:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005244:	6a3b      	ldr	r3, [r7, #32]
 8005246:	699b      	ldr	r3, [r3, #24]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d102      	bne.n	8005252 <prvProcessReceivedCommands+0x126>
 800524c:	b672      	cpsid	i
 800524e:	46c0      	nop			@ (mov r8, r8)
 8005250:	e7fd      	b.n	800524e <prvProcessReceivedCommands+0x122>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005252:	6a3b      	ldr	r3, [r7, #32]
 8005254:	699a      	ldr	r2, [r3, #24]
 8005256:	69fb      	ldr	r3, [r7, #28]
 8005258:	18d1      	adds	r1, r2, r3
 800525a:	69fb      	ldr	r3, [r7, #28]
 800525c:	69fa      	ldr	r2, [r7, #28]
 800525e:	6a38      	ldr	r0, [r7, #32]
 8005260:	f7ff ff22 	bl	80050a8 <prvInsertTimerInActiveList>
					break;
 8005264:	e018      	b.n	8005298 <prvProcessReceivedCommands+0x16c>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005266:	6a3b      	ldr	r3, [r7, #32]
 8005268:	2228      	movs	r2, #40	@ 0x28
 800526a:	5c9b      	ldrb	r3, [r3, r2]
 800526c:	001a      	movs	r2, r3
 800526e:	2302      	movs	r3, #2
 8005270:	4013      	ands	r3, r2
 8005272:	d104      	bne.n	800527e <prvProcessReceivedCommands+0x152>
						{
							vPortFree( pxTimer );
 8005274:	6a3b      	ldr	r3, [r7, #32]
 8005276:	0018      	movs	r0, r3
 8005278:	f000 faa2 	bl	80057c0 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800527c:	e00c      	b.n	8005298 <prvProcessReceivedCommands+0x16c>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800527e:	6a3b      	ldr	r3, [r7, #32]
 8005280:	2228      	movs	r2, #40	@ 0x28
 8005282:	5c9b      	ldrb	r3, [r3, r2]
 8005284:	2201      	movs	r2, #1
 8005286:	4393      	bics	r3, r2
 8005288:	b2d9      	uxtb	r1, r3
 800528a:	6a3b      	ldr	r3, [r7, #32]
 800528c:	2228      	movs	r2, #40	@ 0x28
 800528e:	5499      	strb	r1, [r3, r2]
					break;
 8005290:	e002      	b.n	8005298 <prvProcessReceivedCommands+0x16c>

				default	:
					/* Don't expect to get here. */
					break;
 8005292:	46c0      	nop			@ (mov r8, r8)
 8005294:	e000      	b.n	8005298 <prvProcessReceivedCommands+0x16c>
					break;
 8005296:	46c0      	nop			@ (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005298:	4b08      	ldr	r3, [pc, #32]	@ (80052bc <prvProcessReceivedCommands+0x190>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	2208      	movs	r2, #8
 800529e:	18b9      	adds	r1, r7, r2
 80052a0:	2200      	movs	r2, #0
 80052a2:	0018      	movs	r0, r3
 80052a4:	f7fe fcd9 	bl	8003c5a <xQueueReceive>
 80052a8:	1e03      	subs	r3, r0, #0
 80052aa:	d000      	beq.n	80052ae <prvProcessReceivedCommands+0x182>
 80052ac:	e742      	b.n	8005134 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80052ae:	46c0      	nop			@ (mov r8, r8)
 80052b0:	46c0      	nop			@ (mov r8, r8)
 80052b2:	46bd      	mov	sp, r7
 80052b4:	b00b      	add	sp, #44	@ 0x2c
 80052b6:	bd90      	pop	{r4, r7, pc}
 80052b8:	08006250 	.word	0x08006250
 80052bc:	20000dbc 	.word	0x20000dbc

080052c0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b088      	sub	sp, #32
 80052c4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80052c6:	e042      	b.n	800534e <prvSwitchTimerLists+0x8e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80052c8:	4b2a      	ldr	r3, [pc, #168]	@ (8005374 <prvSwitchTimerLists+0xb4>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	68db      	ldr	r3, [r3, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052d2:	4b28      	ldr	r3, [pc, #160]	@ (8005374 <prvSwitchTimerLists+0xb4>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	68db      	ldr	r3, [r3, #12]
 80052da:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	3304      	adds	r3, #4
 80052e0:	0018      	movs	r0, r3
 80052e2:	f7fe fa86 	bl	80037f2 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	6a1b      	ldr	r3, [r3, #32]
 80052ea:	68fa      	ldr	r2, [r7, #12]
 80052ec:	0010      	movs	r0, r2
 80052ee:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2228      	movs	r2, #40	@ 0x28
 80052f4:	5c9b      	ldrb	r3, [r3, r2]
 80052f6:	001a      	movs	r2, r3
 80052f8:	2304      	movs	r3, #4
 80052fa:	4013      	ands	r3, r2
 80052fc:	d027      	beq.n	800534e <prvSwitchTimerLists+0x8e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	699b      	ldr	r3, [r3, #24]
 8005302:	693a      	ldr	r2, [r7, #16]
 8005304:	18d3      	adds	r3, r2, r3
 8005306:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005308:	68ba      	ldr	r2, [r7, #8]
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	429a      	cmp	r2, r3
 800530e:	d90e      	bls.n	800532e <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	68ba      	ldr	r2, [r7, #8]
 8005314:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	68fa      	ldr	r2, [r7, #12]
 800531a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800531c:	4b15      	ldr	r3, [pc, #84]	@ (8005374 <prvSwitchTimerLists+0xb4>)
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	3304      	adds	r3, #4
 8005324:	0019      	movs	r1, r3
 8005326:	0010      	movs	r0, r2
 8005328:	f7fe fa2d 	bl	8003786 <vListInsert>
 800532c:	e00f      	b.n	800534e <prvSwitchTimerLists+0x8e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800532e:	693a      	ldr	r2, [r7, #16]
 8005330:	68f8      	ldr	r0, [r7, #12]
 8005332:	2300      	movs	r3, #0
 8005334:	9300      	str	r3, [sp, #0]
 8005336:	2300      	movs	r3, #0
 8005338:	2100      	movs	r1, #0
 800533a:	f7ff fd83 	bl	8004e44 <xTimerGenericCommand>
 800533e:	0003      	movs	r3, r0
 8005340:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d102      	bne.n	800534e <prvSwitchTimerLists+0x8e>
 8005348:	b672      	cpsid	i
 800534a:	46c0      	nop			@ (mov r8, r8)
 800534c:	e7fd      	b.n	800534a <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800534e:	4b09      	ldr	r3, [pc, #36]	@ (8005374 <prvSwitchTimerLists+0xb4>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d1b7      	bne.n	80052c8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005358:	4b06      	ldr	r3, [pc, #24]	@ (8005374 <prvSwitchTimerLists+0xb4>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800535e:	4b06      	ldr	r3, [pc, #24]	@ (8005378 <prvSwitchTimerLists+0xb8>)
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	4b04      	ldr	r3, [pc, #16]	@ (8005374 <prvSwitchTimerLists+0xb4>)
 8005364:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8005366:	4b04      	ldr	r3, [pc, #16]	@ (8005378 <prvSwitchTimerLists+0xb8>)
 8005368:	697a      	ldr	r2, [r7, #20]
 800536a:	601a      	str	r2, [r3, #0]
}
 800536c:	46c0      	nop			@ (mov r8, r8)
 800536e:	46bd      	mov	sp, r7
 8005370:	b006      	add	sp, #24
 8005372:	bd80      	pop	{r7, pc}
 8005374:	20000db4 	.word	0x20000db4
 8005378:	20000db8 	.word	0x20000db8

0800537c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b082      	sub	sp, #8
 8005380:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005382:	f000 f8d5 	bl	8005530 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005386:	4b16      	ldr	r3, [pc, #88]	@ (80053e0 <prvCheckForValidListAndQueue+0x64>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d123      	bne.n	80053d6 <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 800538e:	4b15      	ldr	r3, [pc, #84]	@ (80053e4 <prvCheckForValidListAndQueue+0x68>)
 8005390:	0018      	movs	r0, r3
 8005392:	f7fe f9ad 	bl	80036f0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005396:	4b14      	ldr	r3, [pc, #80]	@ (80053e8 <prvCheckForValidListAndQueue+0x6c>)
 8005398:	0018      	movs	r0, r3
 800539a:	f7fe f9a9 	bl	80036f0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800539e:	4b13      	ldr	r3, [pc, #76]	@ (80053ec <prvCheckForValidListAndQueue+0x70>)
 80053a0:	4a10      	ldr	r2, [pc, #64]	@ (80053e4 <prvCheckForValidListAndQueue+0x68>)
 80053a2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80053a4:	4b12      	ldr	r3, [pc, #72]	@ (80053f0 <prvCheckForValidListAndQueue+0x74>)
 80053a6:	4a10      	ldr	r2, [pc, #64]	@ (80053e8 <prvCheckForValidListAndQueue+0x6c>)
 80053a8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80053aa:	4b12      	ldr	r3, [pc, #72]	@ (80053f4 <prvCheckForValidListAndQueue+0x78>)
 80053ac:	4a12      	ldr	r2, [pc, #72]	@ (80053f8 <prvCheckForValidListAndQueue+0x7c>)
 80053ae:	2100      	movs	r1, #0
 80053b0:	9100      	str	r1, [sp, #0]
 80053b2:	2110      	movs	r1, #16
 80053b4:	200a      	movs	r0, #10
 80053b6:	f7fe fa99 	bl	80038ec <xQueueGenericCreateStatic>
 80053ba:	0002      	movs	r2, r0
 80053bc:	4b08      	ldr	r3, [pc, #32]	@ (80053e0 <prvCheckForValidListAndQueue+0x64>)
 80053be:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80053c0:	4b07      	ldr	r3, [pc, #28]	@ (80053e0 <prvCheckForValidListAndQueue+0x64>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d006      	beq.n	80053d6 <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80053c8:	4b05      	ldr	r3, [pc, #20]	@ (80053e0 <prvCheckForValidListAndQueue+0x64>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a0b      	ldr	r2, [pc, #44]	@ (80053fc <prvCheckForValidListAndQueue+0x80>)
 80053ce:	0011      	movs	r1, r2
 80053d0:	0018      	movs	r0, r3
 80053d2:	f7fe fe17 	bl	8004004 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80053d6:	f000 f8bd 	bl	8005554 <vPortExitCritical>
}
 80053da:	46c0      	nop			@ (mov r8, r8)
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}
 80053e0:	20000dbc 	.word	0x20000dbc
 80053e4:	20000d8c 	.word	0x20000d8c
 80053e8:	20000da0 	.word	0x20000da0
 80053ec:	20000db4 	.word	0x20000db4
 80053f0:	20000db8 	.word	0x20000db8
 80053f4:	20000e68 	.word	0x20000e68
 80053f8:	20000dc8 	.word	0x20000dc8
 80053fc:	08006170 	.word	0x08006170

08005400 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b084      	sub	sp, #16
 8005404:	af00      	add	r7, sp, #0
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	60b9      	str	r1, [r7, #8]
 800540a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	3b04      	subs	r3, #4
 8005410:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2280      	movs	r2, #128	@ 0x80
 8005416:	0452      	lsls	r2, r2, #17
 8005418:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	3b04      	subs	r3, #4
 800541e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8005420:	68ba      	ldr	r2, [r7, #8]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	3b04      	subs	r3, #4
 800542a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800542c:	4a08      	ldr	r2, [pc, #32]	@ (8005450 <pxPortInitialiseStack+0x50>)
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	3b14      	subs	r3, #20
 8005436:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	3b20      	subs	r3, #32
 8005442:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005444:	68fb      	ldr	r3, [r7, #12]
}
 8005446:	0018      	movs	r0, r3
 8005448:	46bd      	mov	sp, r7
 800544a:	b004      	add	sp, #16
 800544c:	bd80      	pop	{r7, pc}
 800544e:	46c0      	nop			@ (mov r8, r8)
 8005450:	08005455 	.word	0x08005455

08005454 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b082      	sub	sp, #8
 8005458:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800545a:	2300      	movs	r3, #0
 800545c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800545e:	4b08      	ldr	r3, [pc, #32]	@ (8005480 <prvTaskExitError+0x2c>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	3301      	adds	r3, #1
 8005464:	d002      	beq.n	800546c <prvTaskExitError+0x18>
 8005466:	b672      	cpsid	i
 8005468:	46c0      	nop			@ (mov r8, r8)
 800546a:	e7fd      	b.n	8005468 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 800546c:	b672      	cpsid	i
	while( ulDummy == 0 )
 800546e:	46c0      	nop			@ (mov r8, r8)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d0fc      	beq.n	8005470 <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005476:	46c0      	nop			@ (mov r8, r8)
 8005478:	46c0      	nop			@ (mov r8, r8)
 800547a:	46bd      	mov	sp, r7
 800547c:	b002      	add	sp, #8
 800547e:	bd80      	pop	{r7, pc}
 8005480:	2000000c 	.word	0x2000000c

08005484 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8005484:	b580      	push	{r7, lr}
 8005486:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8005488:	46c0      	nop			@ (mov r8, r8)
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}
	...

08005490 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8005490:	4a0b      	ldr	r2, [pc, #44]	@ (80054c0 <pxCurrentTCBConst2>)
 8005492:	6813      	ldr	r3, [r2, #0]
 8005494:	6818      	ldr	r0, [r3, #0]
 8005496:	3020      	adds	r0, #32
 8005498:	f380 8809 	msr	PSP, r0
 800549c:	2002      	movs	r0, #2
 800549e:	f380 8814 	msr	CONTROL, r0
 80054a2:	f3bf 8f6f 	isb	sy
 80054a6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 80054a8:	46ae      	mov	lr, r5
 80054aa:	bc08      	pop	{r3}
 80054ac:	bc04      	pop	{r2}
 80054ae:	b662      	cpsie	i
 80054b0:	4718      	bx	r3
 80054b2:	46c0      	nop			@ (mov r8, r8)
 80054b4:	46c0      	nop			@ (mov r8, r8)
 80054b6:	46c0      	nop			@ (mov r8, r8)
 80054b8:	46c0      	nop			@ (mov r8, r8)
 80054ba:	46c0      	nop			@ (mov r8, r8)
 80054bc:	46c0      	nop			@ (mov r8, r8)
 80054be:	46c0      	nop			@ (mov r8, r8)

080054c0 <pxCurrentTCBConst2>:
 80054c0:	2000088c 	.word	0x2000088c
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 80054c4:	46c0      	nop			@ (mov r8, r8)
 80054c6:	46c0      	nop			@ (mov r8, r8)

080054c8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80054cc:	4b0e      	ldr	r3, [pc, #56]	@ (8005508 <xPortStartScheduler+0x40>)
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	4b0d      	ldr	r3, [pc, #52]	@ (8005508 <xPortStartScheduler+0x40>)
 80054d2:	21ff      	movs	r1, #255	@ 0xff
 80054d4:	0409      	lsls	r1, r1, #16
 80054d6:	430a      	orrs	r2, r1
 80054d8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80054da:	4b0b      	ldr	r3, [pc, #44]	@ (8005508 <xPortStartScheduler+0x40>)
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	4b0a      	ldr	r3, [pc, #40]	@ (8005508 <xPortStartScheduler+0x40>)
 80054e0:	21ff      	movs	r1, #255	@ 0xff
 80054e2:	0609      	lsls	r1, r1, #24
 80054e4:	430a      	orrs	r2, r1
 80054e6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80054e8:	f000 f898 	bl	800561c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80054ec:	4b07      	ldr	r3, [pc, #28]	@ (800550c <xPortStartScheduler+0x44>)
 80054ee:	2200      	movs	r2, #0
 80054f0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 80054f2:	f7ff ffcd 	bl	8005490 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80054f6:	f7ff f959 	bl	80047ac <vTaskSwitchContext>
	prvTaskExitError();
 80054fa:	f7ff ffab 	bl	8005454 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80054fe:	2300      	movs	r3, #0
}
 8005500:	0018      	movs	r0, r3
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}
 8005506:	46c0      	nop			@ (mov r8, r8)
 8005508:	e000ed20 	.word	0xe000ed20
 800550c:	2000000c 	.word	0x2000000c

08005510 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8005510:	b580      	push	{r7, lr}
 8005512:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005514:	4b05      	ldr	r3, [pc, #20]	@ (800552c <vPortYield+0x1c>)
 8005516:	2280      	movs	r2, #128	@ 0x80
 8005518:	0552      	lsls	r2, r2, #21
 800551a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800551c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8005520:	f3bf 8f6f 	isb	sy
}
 8005524:	46c0      	nop			@ (mov r8, r8)
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}
 800552a:	46c0      	nop			@ (mov r8, r8)
 800552c:	e000ed04 	.word	0xe000ed04

08005530 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005530:	b580      	push	{r7, lr}
 8005532:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8005534:	b672      	cpsid	i
	uxCriticalNesting++;
 8005536:	4b06      	ldr	r3, [pc, #24]	@ (8005550 <vPortEnterCritical+0x20>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	1c5a      	adds	r2, r3, #1
 800553c:	4b04      	ldr	r3, [pc, #16]	@ (8005550 <vPortEnterCritical+0x20>)
 800553e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8005540:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8005544:	f3bf 8f6f 	isb	sy
}
 8005548:	46c0      	nop			@ (mov r8, r8)
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	46c0      	nop			@ (mov r8, r8)
 8005550:	2000000c 	.word	0x2000000c

08005554 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005554:	b580      	push	{r7, lr}
 8005556:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005558:	4b09      	ldr	r3, [pc, #36]	@ (8005580 <vPortExitCritical+0x2c>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d102      	bne.n	8005566 <vPortExitCritical+0x12>
 8005560:	b672      	cpsid	i
 8005562:	46c0      	nop			@ (mov r8, r8)
 8005564:	e7fd      	b.n	8005562 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 8005566:	4b06      	ldr	r3, [pc, #24]	@ (8005580 <vPortExitCritical+0x2c>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	1e5a      	subs	r2, r3, #1
 800556c:	4b04      	ldr	r3, [pc, #16]	@ (8005580 <vPortExitCritical+0x2c>)
 800556e:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 8005570:	4b03      	ldr	r3, [pc, #12]	@ (8005580 <vPortExitCritical+0x2c>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d100      	bne.n	800557a <vPortExitCritical+0x26>
	{
		portENABLE_INTERRUPTS();
 8005578:	b662      	cpsie	i
	}
}
 800557a:	46c0      	nop			@ (mov r8, r8)
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}
 8005580:	2000000c 	.word	0x2000000c

08005584 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8005584:	f3ef 8010 	mrs	r0, PRIMASK
 8005588:	b672      	cpsid	i
 800558a:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 800558c:	46c0      	nop			@ (mov r8, r8)
 800558e:	0018      	movs	r0, r3

08005590 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8005590:	f380 8810 	msr	PRIMASK, r0
 8005594:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8005596:	46c0      	nop			@ (mov r8, r8)
	...

080055a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80055a0:	f3ef 8009 	mrs	r0, PSP
 80055a4:	4b0e      	ldr	r3, [pc, #56]	@ (80055e0 <pxCurrentTCBConst>)
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	3820      	subs	r0, #32
 80055aa:	6010      	str	r0, [r2, #0]
 80055ac:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80055ae:	4644      	mov	r4, r8
 80055b0:	464d      	mov	r5, r9
 80055b2:	4656      	mov	r6, sl
 80055b4:	465f      	mov	r7, fp
 80055b6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80055b8:	b508      	push	{r3, lr}
 80055ba:	b672      	cpsid	i
 80055bc:	f7ff f8f6 	bl	80047ac <vTaskSwitchContext>
 80055c0:	b662      	cpsie	i
 80055c2:	bc0c      	pop	{r2, r3}
 80055c4:	6811      	ldr	r1, [r2, #0]
 80055c6:	6808      	ldr	r0, [r1, #0]
 80055c8:	3010      	adds	r0, #16
 80055ca:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80055cc:	46a0      	mov	r8, r4
 80055ce:	46a9      	mov	r9, r5
 80055d0:	46b2      	mov	sl, r6
 80055d2:	46bb      	mov	fp, r7
 80055d4:	f380 8809 	msr	PSP, r0
 80055d8:	3820      	subs	r0, #32
 80055da:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80055dc:	4718      	bx	r3
 80055de:	46c0      	nop			@ (mov r8, r8)

080055e0 <pxCurrentTCBConst>:
 80055e0:	2000088c 	.word	0x2000088c
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 80055e4:	46c0      	nop			@ (mov r8, r8)
 80055e6:	46c0      	nop			@ (mov r8, r8)

080055e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b082      	sub	sp, #8
 80055ec:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80055ee:	f7ff ffc9 	bl	8005584 <ulSetInterruptMaskFromISR>
 80055f2:	0003      	movs	r3, r0
 80055f4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80055f6:	f7ff f829 	bl	800464c <xTaskIncrementTick>
 80055fa:	1e03      	subs	r3, r0, #0
 80055fc:	d003      	beq.n	8005606 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80055fe:	4b06      	ldr	r3, [pc, #24]	@ (8005618 <xPortSysTickHandler+0x30>)
 8005600:	2280      	movs	r2, #128	@ 0x80
 8005602:	0552      	lsls	r2, r2, #21
 8005604:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	0018      	movs	r0, r3
 800560a:	f7ff ffc1 	bl	8005590 <vClearInterruptMaskFromISR>
}
 800560e:	46c0      	nop			@ (mov r8, r8)
 8005610:	46bd      	mov	sp, r7
 8005612:	b002      	add	sp, #8
 8005614:	bd80      	pop	{r7, pc}
 8005616:	46c0      	nop			@ (mov r8, r8)
 8005618:	e000ed04 	.word	0xe000ed04

0800561c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800561c:	b580      	push	{r7, lr}
 800561e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005620:	4b0b      	ldr	r3, [pc, #44]	@ (8005650 <vPortSetupTimerInterrupt+0x34>)
 8005622:	2200      	movs	r2, #0
 8005624:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005626:	4b0b      	ldr	r3, [pc, #44]	@ (8005654 <vPortSetupTimerInterrupt+0x38>)
 8005628:	2200      	movs	r2, #0
 800562a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800562c:	4b0a      	ldr	r3, [pc, #40]	@ (8005658 <vPortSetupTimerInterrupt+0x3c>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	22fa      	movs	r2, #250	@ 0xfa
 8005632:	0091      	lsls	r1, r2, #2
 8005634:	0018      	movs	r0, r3
 8005636:	f7fa fd67 	bl	8000108 <__udivsi3>
 800563a:	0003      	movs	r3, r0
 800563c:	001a      	movs	r2, r3
 800563e:	4b07      	ldr	r3, [pc, #28]	@ (800565c <vPortSetupTimerInterrupt+0x40>)
 8005640:	3a01      	subs	r2, #1
 8005642:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8005644:	4b02      	ldr	r3, [pc, #8]	@ (8005650 <vPortSetupTimerInterrupt+0x34>)
 8005646:	2207      	movs	r2, #7
 8005648:	601a      	str	r2, [r3, #0]
}
 800564a:	46c0      	nop			@ (mov r8, r8)
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}
 8005650:	e000e010 	.word	0xe000e010
 8005654:	e000e018 	.word	0xe000e018
 8005658:	20000000 	.word	0x20000000
 800565c:	e000e014 	.word	0xe000e014

08005660 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b086      	sub	sp, #24
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005668:	2300      	movs	r3, #0
 800566a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800566c:	f7fe ff48 	bl	8004500 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005670:	4b4d      	ldr	r3, [pc, #308]	@ (80057a8 <pvPortMalloc+0x148>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d101      	bne.n	800567c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005678:	f000 f8f2 	bl	8005860 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800567c:	4b4b      	ldr	r3, [pc, #300]	@ (80057ac <pvPortMalloc+0x14c>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	687a      	ldr	r2, [r7, #4]
 8005682:	4013      	ands	r3, r2
 8005684:	d000      	beq.n	8005688 <pvPortMalloc+0x28>
 8005686:	e080      	b.n	800578a <pvPortMalloc+0x12a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d013      	beq.n	80056b6 <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 800568e:	2208      	movs	r2, #8
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	189b      	adds	r3, r3, r2
 8005694:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2207      	movs	r2, #7
 800569a:	4013      	ands	r3, r2
 800569c:	d00b      	beq.n	80056b6 <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2207      	movs	r2, #7
 80056a2:	4393      	bics	r3, r2
 80056a4:	3308      	adds	r3, #8
 80056a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2207      	movs	r2, #7
 80056ac:	4013      	ands	r3, r2
 80056ae:	d002      	beq.n	80056b6 <pvPortMalloc+0x56>
 80056b0:	b672      	cpsid	i
 80056b2:	46c0      	nop			@ (mov r8, r8)
 80056b4:	e7fd      	b.n	80056b2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d066      	beq.n	800578a <pvPortMalloc+0x12a>
 80056bc:	4b3c      	ldr	r3, [pc, #240]	@ (80057b0 <pvPortMalloc+0x150>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	687a      	ldr	r2, [r7, #4]
 80056c2:	429a      	cmp	r2, r3
 80056c4:	d861      	bhi.n	800578a <pvPortMalloc+0x12a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80056c6:	4b3b      	ldr	r3, [pc, #236]	@ (80057b4 <pvPortMalloc+0x154>)
 80056c8:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 80056ca:	4b3a      	ldr	r3, [pc, #232]	@ (80057b4 <pvPortMalloc+0x154>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80056d0:	e004      	b.n	80056dc <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	687a      	ldr	r2, [r7, #4]
 80056e2:	429a      	cmp	r2, r3
 80056e4:	d903      	bls.n	80056ee <pvPortMalloc+0x8e>
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d1f1      	bne.n	80056d2 <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80056ee:	4b2e      	ldr	r3, [pc, #184]	@ (80057a8 <pvPortMalloc+0x148>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	697a      	ldr	r2, [r7, #20]
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d048      	beq.n	800578a <pvPortMalloc+0x12a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	2208      	movs	r2, #8
 80056fe:	189b      	adds	r3, r3, r2
 8005700:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	685a      	ldr	r2, [r3, #4]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	1ad2      	subs	r2, r2, r3
 8005712:	2308      	movs	r3, #8
 8005714:	005b      	lsls	r3, r3, #1
 8005716:	429a      	cmp	r2, r3
 8005718:	d917      	bls.n	800574a <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800571a:	697a      	ldr	r2, [r7, #20]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	18d3      	adds	r3, r2, r3
 8005720:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	2207      	movs	r2, #7
 8005726:	4013      	ands	r3, r2
 8005728:	d002      	beq.n	8005730 <pvPortMalloc+0xd0>
 800572a:	b672      	cpsid	i
 800572c:	46c0      	nop			@ (mov r8, r8)
 800572e:	e7fd      	b.n	800572c <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	685a      	ldr	r2, [r3, #4]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	1ad2      	subs	r2, r2, r3
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	687a      	ldr	r2, [r7, #4]
 8005740:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	0018      	movs	r0, r3
 8005746:	f000 f8eb 	bl	8005920 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800574a:	4b19      	ldr	r3, [pc, #100]	@ (80057b0 <pvPortMalloc+0x150>)
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	1ad2      	subs	r2, r2, r3
 8005754:	4b16      	ldr	r3, [pc, #88]	@ (80057b0 <pvPortMalloc+0x150>)
 8005756:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005758:	4b15      	ldr	r3, [pc, #84]	@ (80057b0 <pvPortMalloc+0x150>)
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	4b16      	ldr	r3, [pc, #88]	@ (80057b8 <pvPortMalloc+0x158>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	429a      	cmp	r2, r3
 8005762:	d203      	bcs.n	800576c <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005764:	4b12      	ldr	r3, [pc, #72]	@ (80057b0 <pvPortMalloc+0x150>)
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	4b13      	ldr	r3, [pc, #76]	@ (80057b8 <pvPortMalloc+0x158>)
 800576a:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	685a      	ldr	r2, [r3, #4]
 8005770:	4b0e      	ldr	r3, [pc, #56]	@ (80057ac <pvPortMalloc+0x14c>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	431a      	orrs	r2, r3
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	2200      	movs	r2, #0
 800577e:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005780:	4b0e      	ldr	r3, [pc, #56]	@ (80057bc <pvPortMalloc+0x15c>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	1c5a      	adds	r2, r3, #1
 8005786:	4b0d      	ldr	r3, [pc, #52]	@ (80057bc <pvPortMalloc+0x15c>)
 8005788:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800578a:	f7fe fec5 	bl	8004518 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2207      	movs	r2, #7
 8005792:	4013      	ands	r3, r2
 8005794:	d002      	beq.n	800579c <pvPortMalloc+0x13c>
 8005796:	b672      	cpsid	i
 8005798:	46c0      	nop			@ (mov r8, r8)
 800579a:	e7fd      	b.n	8005798 <pvPortMalloc+0x138>
	return pvReturn;
 800579c:	68fb      	ldr	r3, [r7, #12]
}
 800579e:	0018      	movs	r0, r3
 80057a0:	46bd      	mov	sp, r7
 80057a2:	b006      	add	sp, #24
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	46c0      	nop			@ (mov r8, r8)
 80057a8:	200016c0 	.word	0x200016c0
 80057ac:	200016d4 	.word	0x200016d4
 80057b0:	200016c4 	.word	0x200016c4
 80057b4:	200016b8 	.word	0x200016b8
 80057b8:	200016c8 	.word	0x200016c8
 80057bc:	200016cc 	.word	0x200016cc

080057c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d03c      	beq.n	800584c <vPortFree+0x8c>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80057d2:	2308      	movs	r3, #8
 80057d4:	425b      	negs	r3, r3
 80057d6:	68fa      	ldr	r2, [r7, #12]
 80057d8:	18d3      	adds	r3, r2, r3
 80057da:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	685a      	ldr	r2, [r3, #4]
 80057e4:	4b1b      	ldr	r3, [pc, #108]	@ (8005854 <vPortFree+0x94>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4013      	ands	r3, r2
 80057ea:	d102      	bne.n	80057f2 <vPortFree+0x32>
 80057ec:	b672      	cpsid	i
 80057ee:	46c0      	nop			@ (mov r8, r8)
 80057f0:	e7fd      	b.n	80057ee <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d002      	beq.n	8005800 <vPortFree+0x40>
 80057fa:	b672      	cpsid	i
 80057fc:	46c0      	nop			@ (mov r8, r8)
 80057fe:	e7fd      	b.n	80057fc <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	685a      	ldr	r2, [r3, #4]
 8005804:	4b13      	ldr	r3, [pc, #76]	@ (8005854 <vPortFree+0x94>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4013      	ands	r3, r2
 800580a:	d01f      	beq.n	800584c <vPortFree+0x8c>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d11b      	bne.n	800584c <vPortFree+0x8c>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	685a      	ldr	r2, [r3, #4]
 8005818:	4b0e      	ldr	r3, [pc, #56]	@ (8005854 <vPortFree+0x94>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	43db      	mvns	r3, r3
 800581e:	401a      	ands	r2, r3
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005824:	f7fe fe6c 	bl	8004500 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	685a      	ldr	r2, [r3, #4]
 800582c:	4b0a      	ldr	r3, [pc, #40]	@ (8005858 <vPortFree+0x98>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	18d2      	adds	r2, r2, r3
 8005832:	4b09      	ldr	r3, [pc, #36]	@ (8005858 <vPortFree+0x98>)
 8005834:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	0018      	movs	r0, r3
 800583a:	f000 f871 	bl	8005920 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800583e:	4b07      	ldr	r3, [pc, #28]	@ (800585c <vPortFree+0x9c>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	1c5a      	adds	r2, r3, #1
 8005844:	4b05      	ldr	r3, [pc, #20]	@ (800585c <vPortFree+0x9c>)
 8005846:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 8005848:	f7fe fe66 	bl	8004518 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800584c:	46c0      	nop			@ (mov r8, r8)
 800584e:	46bd      	mov	sp, r7
 8005850:	b004      	add	sp, #16
 8005852:	bd80      	pop	{r7, pc}
 8005854:	200016d4 	.word	0x200016d4
 8005858:	200016c4 	.word	0x200016c4
 800585c:	200016d0 	.word	0x200016d0

08005860 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b084      	sub	sp, #16
 8005864:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005866:	2380      	movs	r3, #128	@ 0x80
 8005868:	011b      	lsls	r3, r3, #4
 800586a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800586c:	4b26      	ldr	r3, [pc, #152]	@ (8005908 <prvHeapInit+0xa8>)
 800586e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2207      	movs	r2, #7
 8005874:	4013      	ands	r3, r2
 8005876:	d00c      	beq.n	8005892 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	3307      	adds	r3, #7
 800587c:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2207      	movs	r2, #7
 8005882:	4393      	bics	r3, r2
 8005884:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005886:	68ba      	ldr	r2, [r7, #8]
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	1ad2      	subs	r2, r2, r3
 800588c:	4b1e      	ldr	r3, [pc, #120]	@ (8005908 <prvHeapInit+0xa8>)
 800588e:	18d3      	adds	r3, r2, r3
 8005890:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005896:	4b1d      	ldr	r3, [pc, #116]	@ (800590c <prvHeapInit+0xac>)
 8005898:	687a      	ldr	r2, [r7, #4]
 800589a:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800589c:	4b1b      	ldr	r3, [pc, #108]	@ (800590c <prvHeapInit+0xac>)
 800589e:	2200      	movs	r2, #0
 80058a0:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	68ba      	ldr	r2, [r7, #8]
 80058a6:	18d3      	adds	r3, r2, r3
 80058a8:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80058aa:	2208      	movs	r2, #8
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	1a9b      	subs	r3, r3, r2
 80058b0:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2207      	movs	r2, #7
 80058b6:	4393      	bics	r3, r2
 80058b8:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80058ba:	68fa      	ldr	r2, [r7, #12]
 80058bc:	4b14      	ldr	r3, [pc, #80]	@ (8005910 <prvHeapInit+0xb0>)
 80058be:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 80058c0:	4b13      	ldr	r3, [pc, #76]	@ (8005910 <prvHeapInit+0xb0>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	2200      	movs	r2, #0
 80058c6:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80058c8:	4b11      	ldr	r3, [pc, #68]	@ (8005910 <prvHeapInit+0xb0>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	2200      	movs	r2, #0
 80058ce:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	68fa      	ldr	r2, [r7, #12]
 80058d8:	1ad2      	subs	r2, r2, r3
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80058de:	4b0c      	ldr	r3, [pc, #48]	@ (8005910 <prvHeapInit+0xb0>)
 80058e0:	681a      	ldr	r2, [r3, #0]
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	685a      	ldr	r2, [r3, #4]
 80058ea:	4b0a      	ldr	r3, [pc, #40]	@ (8005914 <prvHeapInit+0xb4>)
 80058ec:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	685a      	ldr	r2, [r3, #4]
 80058f2:	4b09      	ldr	r3, [pc, #36]	@ (8005918 <prvHeapInit+0xb8>)
 80058f4:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80058f6:	4b09      	ldr	r3, [pc, #36]	@ (800591c <prvHeapInit+0xbc>)
 80058f8:	2280      	movs	r2, #128	@ 0x80
 80058fa:	0612      	lsls	r2, r2, #24
 80058fc:	601a      	str	r2, [r3, #0]
}
 80058fe:	46c0      	nop			@ (mov r8, r8)
 8005900:	46bd      	mov	sp, r7
 8005902:	b004      	add	sp, #16
 8005904:	bd80      	pop	{r7, pc}
 8005906:	46c0      	nop			@ (mov r8, r8)
 8005908:	20000eb8 	.word	0x20000eb8
 800590c:	200016b8 	.word	0x200016b8
 8005910:	200016c0 	.word	0x200016c0
 8005914:	200016c8 	.word	0x200016c8
 8005918:	200016c4 	.word	0x200016c4
 800591c:	200016d4 	.word	0x200016d4

08005920 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b084      	sub	sp, #16
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005928:	4b27      	ldr	r3, [pc, #156]	@ (80059c8 <prvInsertBlockIntoFreeList+0xa8>)
 800592a:	60fb      	str	r3, [r7, #12]
 800592c:	e002      	b.n	8005934 <prvInsertBlockIntoFreeList+0x14>
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	60fb      	str	r3, [r7, #12]
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	687a      	ldr	r2, [r7, #4]
 800593a:	429a      	cmp	r2, r3
 800593c:	d8f7      	bhi.n	800592e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	68ba      	ldr	r2, [r7, #8]
 8005948:	18d3      	adds	r3, r2, r3
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	429a      	cmp	r2, r3
 800594e:	d108      	bne.n	8005962 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	685a      	ldr	r2, [r3, #4]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	18d2      	adds	r2, r2, r3
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	68ba      	ldr	r2, [r7, #8]
 800596c:	18d2      	adds	r2, r2, r3
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	429a      	cmp	r2, r3
 8005974:	d118      	bne.n	80059a8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681a      	ldr	r2, [r3, #0]
 800597a:	4b14      	ldr	r3, [pc, #80]	@ (80059cc <prvInsertBlockIntoFreeList+0xac>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	429a      	cmp	r2, r3
 8005980:	d00d      	beq.n	800599e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	685a      	ldr	r2, [r3, #4]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	18d2      	adds	r2, r2, r3
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	601a      	str	r2, [r3, #0]
 800599c:	e008      	b.n	80059b0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800599e:	4b0b      	ldr	r3, [pc, #44]	@ (80059cc <prvInsertBlockIntoFreeList+0xac>)
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	601a      	str	r2, [r3, #0]
 80059a6:	e003      	b.n	80059b0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681a      	ldr	r2, [r3, #0]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80059b0:	68fa      	ldr	r2, [r7, #12]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	429a      	cmp	r2, r3
 80059b6:	d002      	beq.n	80059be <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	687a      	ldr	r2, [r7, #4]
 80059bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80059be:	46c0      	nop			@ (mov r8, r8)
 80059c0:	46bd      	mov	sp, r7
 80059c2:	b004      	add	sp, #16
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	46c0      	nop			@ (mov r8, r8)
 80059c8:	200016b8 	.word	0x200016b8
 80059cc:	200016c0 	.word	0x200016c0

080059d0 <lis2dw12_read_reg>:
  *
  */
int32_t __weak lis2dw12_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 80059d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059d2:	b087      	sub	sp, #28
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	60f8      	str	r0, [r7, #12]
 80059d8:	0008      	movs	r0, r1
 80059da:	607a      	str	r2, [r7, #4]
 80059dc:	0019      	movs	r1, r3
 80059de:	260b      	movs	r6, #11
 80059e0:	19bb      	adds	r3, r7, r6
 80059e2:	1c02      	adds	r2, r0, #0
 80059e4:	701a      	strb	r2, [r3, #0]
 80059e6:	2508      	movs	r5, #8
 80059e8:	197b      	adds	r3, r7, r5
 80059ea:	1c0a      	adds	r2, r1, #0
 80059ec:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	685c      	ldr	r4, [r3, #4]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	68d8      	ldr	r0, [r3, #12]
 80059f6:	197b      	adds	r3, r7, r5
 80059f8:	881d      	ldrh	r5, [r3, #0]
 80059fa:	687a      	ldr	r2, [r7, #4]
 80059fc:	19bb      	adds	r3, r7, r6
 80059fe:	7819      	ldrb	r1, [r3, #0]
 8005a00:	002b      	movs	r3, r5
 8005a02:	47a0      	blx	r4
 8005a04:	0003      	movs	r3, r0
 8005a06:	617b      	str	r3, [r7, #20]

  return ret;
 8005a08:	697b      	ldr	r3, [r7, #20]
}
 8005a0a:	0018      	movs	r0, r3
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	b007      	add	sp, #28
 8005a10:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005a12 <lis2dw12_write_reg>:
  *
  */
int32_t __weak lis2dw12_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                  uint8_t *data,
                                  uint16_t len)
{
 8005a12:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a14:	b087      	sub	sp, #28
 8005a16:	af00      	add	r7, sp, #0
 8005a18:	60f8      	str	r0, [r7, #12]
 8005a1a:	0008      	movs	r0, r1
 8005a1c:	607a      	str	r2, [r7, #4]
 8005a1e:	0019      	movs	r1, r3
 8005a20:	260b      	movs	r6, #11
 8005a22:	19bb      	adds	r3, r7, r6
 8005a24:	1c02      	adds	r2, r0, #0
 8005a26:	701a      	strb	r2, [r3, #0]
 8005a28:	2508      	movs	r5, #8
 8005a2a:	197b      	adds	r3, r7, r5
 8005a2c:	1c0a      	adds	r2, r1, #0
 8005a2e:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681c      	ldr	r4, [r3, #0]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	68d8      	ldr	r0, [r3, #12]
 8005a38:	197b      	adds	r3, r7, r5
 8005a3a:	881d      	ldrh	r5, [r3, #0]
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	19bb      	adds	r3, r7, r6
 8005a40:	7819      	ldrb	r1, [r3, #0]
 8005a42:	002b      	movs	r3, r5
 8005a44:	47a0      	blx	r4
 8005a46:	0003      	movs	r3, r0
 8005a48:	617b      	str	r3, [r7, #20]

  return ret;
 8005a4a:	697b      	ldr	r3, [r7, #20]
}
 8005a4c:	0018      	movs	r0, r3
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	b007      	add	sp, #28
 8005a52:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005a54 <lis2dw12_from_fs2_to_mg>:
  * @{
  *
  */

float_t lis2dw12_from_fs2_to_mg(int16_t lsb)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b082      	sub	sp, #8
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	0002      	movs	r2, r0
 8005a5c:	1dbb      	adds	r3, r7, #6
 8005a5e:	801a      	strh	r2, [r3, #0]
  return ((float_t)lsb) * 0.061f;
 8005a60:	1dbb      	adds	r3, r7, #6
 8005a62:	2200      	movs	r2, #0
 8005a64:	5e9b      	ldrsh	r3, [r3, r2]
 8005a66:	0018      	movs	r0, r3
 8005a68:	f7fa ff10 	bl	800088c <__aeabi_i2f>
 8005a6c:	1c03      	adds	r3, r0, #0
 8005a6e:	4904      	ldr	r1, [pc, #16]	@ (8005a80 <lis2dw12_from_fs2_to_mg+0x2c>)
 8005a70:	1c18      	adds	r0, r3, #0
 8005a72:	f7fa fdb1 	bl	80005d8 <__aeabi_fmul>
 8005a76:	1c03      	adds	r3, r0, #0
}
 8005a78:	1c18      	adds	r0, r3, #0
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	b002      	add	sp, #8
 8005a7e:	bd80      	pop	{r7, pc}
 8005a80:	3d79db23 	.word	0x3d79db23

08005a84 <lis2dw12_power_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_power_mode_set(stmdev_ctx_t *ctx,
                                lis2dw12_mode_t val)
{
 8005a84:	b590      	push	{r4, r7, lr}
 8005a86:	b087      	sub	sp, #28
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
 8005a8c:	000a      	movs	r2, r1
 8005a8e:	1cfb      	adds	r3, r7, #3
 8005a90:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl6_t ctrl6;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8005a92:	2410      	movs	r4, #16
 8005a94:	193a      	adds	r2, r7, r4
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	2301      	movs	r3, #1
 8005a9a:	2120      	movs	r1, #32
 8005a9c:	f7ff ff98 	bl	80059d0 <lis2dw12_read_reg>
 8005aa0:	0003      	movs	r3, r0
 8005aa2:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d129      	bne.n	8005afe <lis2dw12_power_mode_set+0x7a>
  {
    ctrl1.mode = ((uint8_t) val & 0x0CU) >> 2;
 8005aaa:	1cfb      	adds	r3, r7, #3
 8005aac:	781b      	ldrb	r3, [r3, #0]
 8005aae:	089b      	lsrs	r3, r3, #2
 8005ab0:	1c1a      	adds	r2, r3, #0
 8005ab2:	2303      	movs	r3, #3
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	b2da      	uxtb	r2, r3
 8005ab8:	193b      	adds	r3, r7, r4
 8005aba:	2103      	movs	r1, #3
 8005abc:	400a      	ands	r2, r1
 8005abe:	0090      	lsls	r0, r2, #2
 8005ac0:	781a      	ldrb	r2, [r3, #0]
 8005ac2:	210c      	movs	r1, #12
 8005ac4:	438a      	bics	r2, r1
 8005ac6:	1c11      	adds	r1, r2, #0
 8005ac8:	1c02      	adds	r2, r0, #0
 8005aca:	430a      	orrs	r2, r1
 8005acc:	701a      	strb	r2, [r3, #0]
    ctrl1.lp_mode = (uint8_t) val & 0x03U ;
 8005ace:	1cfb      	adds	r3, r7, #3
 8005ad0:	781b      	ldrb	r3, [r3, #0]
 8005ad2:	2203      	movs	r2, #3
 8005ad4:	4013      	ands	r3, r2
 8005ad6:	b2da      	uxtb	r2, r3
 8005ad8:	193b      	adds	r3, r7, r4
 8005ada:	2103      	movs	r1, #3
 8005adc:	400a      	ands	r2, r1
 8005ade:	0010      	movs	r0, r2
 8005ae0:	781a      	ldrb	r2, [r3, #0]
 8005ae2:	2103      	movs	r1, #3
 8005ae4:	438a      	bics	r2, r1
 8005ae6:	1c11      	adds	r1, r2, #0
 8005ae8:	1c02      	adds	r2, r0, #0
 8005aea:	430a      	orrs	r2, r1
 8005aec:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8005aee:	193a      	adds	r2, r7, r4
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	2301      	movs	r3, #1
 8005af4:	2120      	movs	r1, #32
 8005af6:	f7ff ff8c 	bl	8005a12 <lis2dw12_write_reg>
 8005afa:	0003      	movs	r3, r0
 8005afc:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d108      	bne.n	8005b16 <lis2dw12_power_mode_set+0x92>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8005b04:	230c      	movs	r3, #12
 8005b06:	18fa      	adds	r2, r7, r3
 8005b08:	6878      	ldr	r0, [r7, #4]
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	2125      	movs	r1, #37	@ 0x25
 8005b0e:	f7ff ff5f 	bl	80059d0 <lis2dw12_read_reg>
 8005b12:	0003      	movs	r3, r0
 8005b14:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d11a      	bne.n	8005b52 <lis2dw12_power_mode_set+0xce>
  {
    ctrl6.low_noise = ((uint8_t) val & 0x10U) >> 4;
 8005b1c:	1cfb      	adds	r3, r7, #3
 8005b1e:	781b      	ldrb	r3, [r3, #0]
 8005b20:	091b      	lsrs	r3, r3, #4
 8005b22:	1c1a      	adds	r2, r3, #0
 8005b24:	2301      	movs	r3, #1
 8005b26:	4013      	ands	r3, r2
 8005b28:	b2da      	uxtb	r2, r3
 8005b2a:	240c      	movs	r4, #12
 8005b2c:	193b      	adds	r3, r7, r4
 8005b2e:	2101      	movs	r1, #1
 8005b30:	400a      	ands	r2, r1
 8005b32:	0090      	lsls	r0, r2, #2
 8005b34:	781a      	ldrb	r2, [r3, #0]
 8005b36:	2104      	movs	r1, #4
 8005b38:	438a      	bics	r2, r1
 8005b3a:	1c11      	adds	r1, r2, #0
 8005b3c:	1c02      	adds	r2, r0, #0
 8005b3e:	430a      	orrs	r2, r1
 8005b40:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8005b42:	193a      	adds	r2, r7, r4
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	2301      	movs	r3, #1
 8005b48:	2125      	movs	r1, #37	@ 0x25
 8005b4a:	f7ff ff62 	bl	8005a12 <lis2dw12_write_reg>
 8005b4e:	0003      	movs	r3, r0
 8005b50:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8005b52:	697b      	ldr	r3, [r7, #20]
}
 8005b54:	0018      	movs	r0, r3
 8005b56:	46bd      	mov	sp, r7
 8005b58:	b007      	add	sp, #28
 8005b5a:	bd90      	pop	{r4, r7, pc}

08005b5c <lis2dw12_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_data_rate_set(stmdev_ctx_t *ctx, lis2dw12_odr_t val)
{
 8005b5c:	b590      	push	{r4, r7, lr}
 8005b5e:	b087      	sub	sp, #28
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	000a      	movs	r2, r1
 8005b66:	1cfb      	adds	r3, r7, #3
 8005b68:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl3_t ctrl3;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8005b6a:	2410      	movs	r4, #16
 8005b6c:	193a      	adds	r2, r7, r4
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	2301      	movs	r3, #1
 8005b72:	2120      	movs	r1, #32
 8005b74:	f7ff ff2c 	bl	80059d0 <lis2dw12_read_reg>
 8005b78:	0003      	movs	r3, r0
 8005b7a:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d115      	bne.n	8005bae <lis2dw12_data_rate_set+0x52>
  {
    ctrl1.odr = (uint8_t) val;
 8005b82:	1cfb      	adds	r3, r7, #3
 8005b84:	781b      	ldrb	r3, [r3, #0]
 8005b86:	220f      	movs	r2, #15
 8005b88:	4013      	ands	r3, r2
 8005b8a:	b2da      	uxtb	r2, r3
 8005b8c:	193b      	adds	r3, r7, r4
 8005b8e:	0110      	lsls	r0, r2, #4
 8005b90:	781a      	ldrb	r2, [r3, #0]
 8005b92:	210f      	movs	r1, #15
 8005b94:	400a      	ands	r2, r1
 8005b96:	1c11      	adds	r1, r2, #0
 8005b98:	1c02      	adds	r2, r0, #0
 8005b9a:	430a      	orrs	r2, r1
 8005b9c:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8005b9e:	193a      	adds	r2, r7, r4
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	2120      	movs	r1, #32
 8005ba6:	f7ff ff34 	bl	8005a12 <lis2dw12_write_reg>
 8005baa:	0003      	movs	r3, r0
 8005bac:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d108      	bne.n	8005bc6 <lis2dw12_data_rate_set+0x6a>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8005bb4:	230c      	movs	r3, #12
 8005bb6:	18fa      	adds	r2, r7, r3
 8005bb8:	6878      	ldr	r0, [r7, #4]
 8005bba:	2301      	movs	r3, #1
 8005bbc:	2122      	movs	r1, #34	@ 0x22
 8005bbe:	f7ff ff07 	bl	80059d0 <lis2dw12_read_reg>
 8005bc2:	0003      	movs	r3, r0
 8005bc4:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d11a      	bne.n	8005c02 <lis2dw12_data_rate_set+0xa6>
  {
    ctrl3.slp_mode = ((uint8_t) val & 0x30U) >> 4;
 8005bcc:	1cfb      	adds	r3, r7, #3
 8005bce:	781b      	ldrb	r3, [r3, #0]
 8005bd0:	091b      	lsrs	r3, r3, #4
 8005bd2:	1c1a      	adds	r2, r3, #0
 8005bd4:	2303      	movs	r3, #3
 8005bd6:	4013      	ands	r3, r2
 8005bd8:	b2da      	uxtb	r2, r3
 8005bda:	240c      	movs	r4, #12
 8005bdc:	193b      	adds	r3, r7, r4
 8005bde:	2103      	movs	r1, #3
 8005be0:	400a      	ands	r2, r1
 8005be2:	0010      	movs	r0, r2
 8005be4:	781a      	ldrb	r2, [r3, #0]
 8005be6:	2103      	movs	r1, #3
 8005be8:	438a      	bics	r2, r1
 8005bea:	1c11      	adds	r1, r2, #0
 8005bec:	1c02      	adds	r2, r0, #0
 8005bee:	430a      	orrs	r2, r1
 8005bf0:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8005bf2:	193a      	adds	r2, r7, r4
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	2122      	movs	r1, #34	@ 0x22
 8005bfa:	f7ff ff0a 	bl	8005a12 <lis2dw12_write_reg>
 8005bfe:	0003      	movs	r3, r0
 8005c00:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8005c02:	697b      	ldr	r3, [r7, #20]
}
 8005c04:	0018      	movs	r0, r3
 8005c06:	46bd      	mov	sp, r7
 8005c08:	b007      	add	sp, #28
 8005c0a:	bd90      	pop	{r4, r7, pc}

08005c0c <lis2dw12_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8005c0c:	b590      	push	{r4, r7, lr}
 8005c0e:	b085      	sub	sp, #20
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
 8005c14:	000a      	movs	r2, r1
 8005c16:	1cfb      	adds	r3, r7, #3
 8005c18:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8005c1a:	2408      	movs	r4, #8
 8005c1c:	193a      	adds	r2, r7, r4
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	2301      	movs	r3, #1
 8005c22:	2121      	movs	r1, #33	@ 0x21
 8005c24:	f7ff fed4 	bl	80059d0 <lis2dw12_read_reg>
 8005c28:	0003      	movs	r3, r0
 8005c2a:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d117      	bne.n	8005c62 <lis2dw12_block_data_update_set+0x56>
  {
    reg.bdu = val;
 8005c32:	1cfb      	adds	r3, r7, #3
 8005c34:	781b      	ldrb	r3, [r3, #0]
 8005c36:	2201      	movs	r2, #1
 8005c38:	4013      	ands	r3, r2
 8005c3a:	b2da      	uxtb	r2, r3
 8005c3c:	193b      	adds	r3, r7, r4
 8005c3e:	2101      	movs	r1, #1
 8005c40:	400a      	ands	r2, r1
 8005c42:	00d0      	lsls	r0, r2, #3
 8005c44:	781a      	ldrb	r2, [r3, #0]
 8005c46:	2108      	movs	r1, #8
 8005c48:	438a      	bics	r2, r1
 8005c4a:	1c11      	adds	r1, r2, #0
 8005c4c:	1c02      	adds	r2, r0, #0
 8005c4e:	430a      	orrs	r2, r1
 8005c50:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8005c52:	193a      	adds	r2, r7, r4
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	2301      	movs	r3, #1
 8005c58:	2121      	movs	r1, #33	@ 0x21
 8005c5a:	f7ff feda 	bl	8005a12 <lis2dw12_write_reg>
 8005c5e:	0003      	movs	r3, r0
 8005c60:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8005c62:	68fb      	ldr	r3, [r7, #12]
}
 8005c64:	0018      	movs	r0, r3
 8005c66:	46bd      	mov	sp, r7
 8005c68:	b005      	add	sp, #20
 8005c6a:	bd90      	pop	{r4, r7, pc}

08005c6c <lis2dw12_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_full_scale_set(stmdev_ctx_t *ctx, lis2dw12_fs_t val)
{
 8005c6c:	b590      	push	{r4, r7, lr}
 8005c6e:	b085      	sub	sp, #20
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	000a      	movs	r2, r1
 8005c76:	1cfb      	adds	r3, r7, #3
 8005c78:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8005c7a:	2408      	movs	r4, #8
 8005c7c:	193a      	adds	r2, r7, r4
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	2301      	movs	r3, #1
 8005c82:	2125      	movs	r1, #37	@ 0x25
 8005c84:	f7ff fea4 	bl	80059d0 <lis2dw12_read_reg>
 8005c88:	0003      	movs	r3, r0
 8005c8a:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d117      	bne.n	8005cc2 <lis2dw12_full_scale_set+0x56>
  {
    reg.fs = (uint8_t) val;
 8005c92:	1cfb      	adds	r3, r7, #3
 8005c94:	781b      	ldrb	r3, [r3, #0]
 8005c96:	2203      	movs	r2, #3
 8005c98:	4013      	ands	r3, r2
 8005c9a:	b2da      	uxtb	r2, r3
 8005c9c:	193b      	adds	r3, r7, r4
 8005c9e:	2103      	movs	r1, #3
 8005ca0:	400a      	ands	r2, r1
 8005ca2:	0110      	lsls	r0, r2, #4
 8005ca4:	781a      	ldrb	r2, [r3, #0]
 8005ca6:	2130      	movs	r1, #48	@ 0x30
 8005ca8:	438a      	bics	r2, r1
 8005caa:	1c11      	adds	r1, r2, #0
 8005cac:	1c02      	adds	r2, r0, #0
 8005cae:	430a      	orrs	r2, r1
 8005cb0:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8005cb2:	193a      	adds	r2, r7, r4
 8005cb4:	6878      	ldr	r0, [r7, #4]
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	2125      	movs	r1, #37	@ 0x25
 8005cba:	f7ff feaa 	bl	8005a12 <lis2dw12_write_reg>
 8005cbe:	0003      	movs	r3, r0
 8005cc0:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
}
 8005cc4:	0018      	movs	r0, r3
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	b005      	add	sp, #20
 8005cca:	bd90      	pop	{r4, r7, pc}

08005ccc <lis2dw12_flag_data_ready_get>:
  * @param  val      change the values of drdy in reg STATUS
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_flag_data_ready_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8005ccc:	b590      	push	{r4, r7, lr}
 8005cce:	b085      	sub	sp, #20
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	6039      	str	r1, [r7, #0]
  lis2dw12_status_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_STATUS, (uint8_t *) &reg, 1);
 8005cd6:	2408      	movs	r4, #8
 8005cd8:	193a      	adds	r2, r7, r4
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	2301      	movs	r3, #1
 8005cde:	2127      	movs	r1, #39	@ 0x27
 8005ce0:	f7ff fe76 	bl	80059d0 <lis2dw12_read_reg>
 8005ce4:	0003      	movs	r3, r0
 8005ce6:	60fb      	str	r3, [r7, #12]
  *val = reg.drdy;
 8005ce8:	193b      	adds	r3, r7, r4
 8005cea:	781b      	ldrb	r3, [r3, #0]
 8005cec:	07db      	lsls	r3, r3, #31
 8005cee:	0fdb      	lsrs	r3, r3, #31
 8005cf0:	b2db      	uxtb	r3, r3
 8005cf2:	001a      	movs	r2, r3
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	701a      	strb	r2, [r3, #0]

  return ret;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
}
 8005cfa:	0018      	movs	r0, r3
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	b005      	add	sp, #20
 8005d00:	bd90      	pop	{r4, r7, pc}

08005d02 <lis2dw12_acceleration_raw_get>:
  * @param  val      buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8005d02:	b590      	push	{r4, r7, lr}
 8005d04:	b087      	sub	sp, #28
 8005d06:	af00      	add	r7, sp, #0
 8005d08:	6078      	str	r0, [r7, #4]
 8005d0a:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_OUT_X_L, buff, 6);
 8005d0c:	240c      	movs	r4, #12
 8005d0e:	193a      	adds	r2, r7, r4
 8005d10:	6878      	ldr	r0, [r7, #4]
 8005d12:	2306      	movs	r3, #6
 8005d14:	2128      	movs	r1, #40	@ 0x28
 8005d16:	f7ff fe5b 	bl	80059d0 <lis2dw12_read_reg>
 8005d1a:	0003      	movs	r3, r0
 8005d1c:	617b      	str	r3, [r7, #20]
  val[0] = (int16_t)buff[1];
 8005d1e:	0021      	movs	r1, r4
 8005d20:	187b      	adds	r3, r7, r1
 8005d22:	785b      	ldrb	r3, [r3, #1]
 8005d24:	b21a      	sxth	r2, r3
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	5e9b      	ldrsh	r3, [r3, r2]
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	021b      	lsls	r3, r3, #8
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	187a      	adds	r2, r7, r1
 8005d38:	7812      	ldrb	r2, [r2, #0]
 8005d3a:	189b      	adds	r3, r3, r2
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	b21a      	sxth	r2, r3
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8005d44:	187b      	adds	r3, r7, r1
 8005d46:	78da      	ldrb	r2, [r3, #3]
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	3302      	adds	r3, #2
 8005d4c:	b212      	sxth	r2, r2
 8005d4e:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	3302      	adds	r3, #2
 8005d54:	2200      	movs	r2, #0
 8005d56:	5e9b      	ldrsh	r3, [r3, r2]
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	021b      	lsls	r3, r3, #8
 8005d5c:	b29b      	uxth	r3, r3
 8005d5e:	187a      	adds	r2, r7, r1
 8005d60:	7892      	ldrb	r2, [r2, #2]
 8005d62:	189b      	adds	r3, r3, r2
 8005d64:	b29a      	uxth	r2, r3
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	3302      	adds	r3, #2
 8005d6a:	b212      	sxth	r2, r2
 8005d6c:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8005d6e:	187b      	adds	r3, r7, r1
 8005d70:	795a      	ldrb	r2, [r3, #5]
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	3304      	adds	r3, #4
 8005d76:	b212      	sxth	r2, r2
 8005d78:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	3304      	adds	r3, #4
 8005d7e:	2200      	movs	r2, #0
 8005d80:	5e9b      	ldrsh	r3, [r3, r2]
 8005d82:	b29b      	uxth	r3, r3
 8005d84:	021b      	lsls	r3, r3, #8
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	187a      	adds	r2, r7, r1
 8005d8a:	7912      	ldrb	r2, [r2, #4]
 8005d8c:	189b      	adds	r3, r3, r2
 8005d8e:	b29a      	uxth	r2, r3
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	3304      	adds	r3, #4
 8005d94:	b212      	sxth	r2, r2
 8005d96:	801a      	strh	r2, [r3, #0]

  return ret;
 8005d98:	697b      	ldr	r3, [r7, #20]
}
 8005d9a:	0018      	movs	r0, r3
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	b007      	add	sp, #28
 8005da0:	bd90      	pop	{r4, r7, pc}

08005da2 <lis2dw12_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8005da2:	b580      	push	{r7, lr}
 8005da4:	b084      	sub	sp, #16
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	6078      	str	r0, [r7, #4]
 8005daa:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WHO_AM_I, buff, 1);
 8005dac:	683a      	ldr	r2, [r7, #0]
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	2301      	movs	r3, #1
 8005db2:	210f      	movs	r1, #15
 8005db4:	f7ff fe0c 	bl	80059d0 <lis2dw12_read_reg>
 8005db8:	0003      	movs	r3, r0
 8005dba:	60fb      	str	r3, [r7, #12]

  return ret;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
}
 8005dbe:	0018      	movs	r0, r3
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	b004      	add	sp, #16
 8005dc4:	bd80      	pop	{r7, pc}

08005dc6 <lis2dw12_reset_set>:
  * @param  val      change the values of soft_reset in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8005dc6:	b590      	push	{r4, r7, lr}
 8005dc8:	b085      	sub	sp, #20
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	6078      	str	r0, [r7, #4]
 8005dce:	000a      	movs	r2, r1
 8005dd0:	1cfb      	adds	r3, r7, #3
 8005dd2:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8005dd4:	2408      	movs	r4, #8
 8005dd6:	193a      	adds	r2, r7, r4
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	2301      	movs	r3, #1
 8005ddc:	2121      	movs	r1, #33	@ 0x21
 8005dde:	f7ff fdf7 	bl	80059d0 <lis2dw12_read_reg>
 8005de2:	0003      	movs	r3, r0
 8005de4:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d117      	bne.n	8005e1c <lis2dw12_reset_set+0x56>
  {
    reg.soft_reset = val;
 8005dec:	1cfb      	adds	r3, r7, #3
 8005dee:	781b      	ldrb	r3, [r3, #0]
 8005df0:	2201      	movs	r2, #1
 8005df2:	4013      	ands	r3, r2
 8005df4:	b2da      	uxtb	r2, r3
 8005df6:	193b      	adds	r3, r7, r4
 8005df8:	2101      	movs	r1, #1
 8005dfa:	400a      	ands	r2, r1
 8005dfc:	0190      	lsls	r0, r2, #6
 8005dfe:	781a      	ldrb	r2, [r3, #0]
 8005e00:	2140      	movs	r1, #64	@ 0x40
 8005e02:	438a      	bics	r2, r1
 8005e04:	1c11      	adds	r1, r2, #0
 8005e06:	1c02      	adds	r2, r0, #0
 8005e08:	430a      	orrs	r2, r1
 8005e0a:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8005e0c:	193a      	adds	r2, r7, r4
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	2301      	movs	r3, #1
 8005e12:	2121      	movs	r1, #33	@ 0x21
 8005e14:	f7ff fdfd 	bl	8005a12 <lis2dw12_write_reg>
 8005e18:	0003      	movs	r3, r0
 8005e1a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
}
 8005e1e:	0018      	movs	r0, r3
 8005e20:	46bd      	mov	sp, r7
 8005e22:	b005      	add	sp, #20
 8005e24:	bd90      	pop	{r4, r7, pc}

08005e26 <lis2dw12_filter_path_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_filter_path_set(stmdev_ctx_t *ctx,
                                 lis2dw12_fds_t val)
{
 8005e26:	b590      	push	{r4, r7, lr}
 8005e28:	b087      	sub	sp, #28
 8005e2a:	af00      	add	r7, sp, #0
 8005e2c:	6078      	str	r0, [r7, #4]
 8005e2e:	000a      	movs	r2, r1
 8005e30:	1cfb      	adds	r3, r7, #3
 8005e32:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl6_t ctrl6;
  lis2dw12_ctrl_reg7_t ctrl_reg7;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8005e34:	2410      	movs	r4, #16
 8005e36:	193a      	adds	r2, r7, r4
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	2125      	movs	r1, #37	@ 0x25
 8005e3e:	f7ff fdc7 	bl	80059d0 <lis2dw12_read_reg>
 8005e42:	0003      	movs	r3, r0
 8005e44:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d119      	bne.n	8005e80 <lis2dw12_filter_path_set+0x5a>
  {
    ctrl6.fds = ((uint8_t) val & 0x10U) >> 4;
 8005e4c:	1cfb      	adds	r3, r7, #3
 8005e4e:	781b      	ldrb	r3, [r3, #0]
 8005e50:	091b      	lsrs	r3, r3, #4
 8005e52:	1c1a      	adds	r2, r3, #0
 8005e54:	2301      	movs	r3, #1
 8005e56:	4013      	ands	r3, r2
 8005e58:	b2da      	uxtb	r2, r3
 8005e5a:	193b      	adds	r3, r7, r4
 8005e5c:	2101      	movs	r1, #1
 8005e5e:	400a      	ands	r2, r1
 8005e60:	00d0      	lsls	r0, r2, #3
 8005e62:	781a      	ldrb	r2, [r3, #0]
 8005e64:	2108      	movs	r1, #8
 8005e66:	438a      	bics	r2, r1
 8005e68:	1c11      	adds	r1, r2, #0
 8005e6a:	1c02      	adds	r2, r0, #0
 8005e6c:	430a      	orrs	r2, r1
 8005e6e:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8005e70:	193a      	adds	r2, r7, r4
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	2301      	movs	r3, #1
 8005e76:	2125      	movs	r1, #37	@ 0x25
 8005e78:	f7ff fdcb 	bl	8005a12 <lis2dw12_write_reg>
 8005e7c:	0003      	movs	r3, r0
 8005e7e:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8005e80:	697b      	ldr	r3, [r7, #20]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d108      	bne.n	8005e98 <lis2dw12_filter_path_set+0x72>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL_REG7,
 8005e86:	230c      	movs	r3, #12
 8005e88:	18fa      	adds	r2, r7, r3
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	213f      	movs	r1, #63	@ 0x3f
 8005e90:	f7ff fd9e 	bl	80059d0 <lis2dw12_read_reg>
 8005e94:	0003      	movs	r3, r0
 8005e96:	617b      	str	r3, [r7, #20]
                            (uint8_t *) &ctrl_reg7, 1);
  }

  if (ret == 0)
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d118      	bne.n	8005ed0 <lis2dw12_filter_path_set+0xaa>
  {
    ctrl_reg7.usr_off_on_out = (uint8_t) val & 0x01U;
 8005e9e:	1cfb      	adds	r3, r7, #3
 8005ea0:	781b      	ldrb	r3, [r3, #0]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	4013      	ands	r3, r2
 8005ea6:	b2da      	uxtb	r2, r3
 8005ea8:	240c      	movs	r4, #12
 8005eaa:	193b      	adds	r3, r7, r4
 8005eac:	2101      	movs	r1, #1
 8005eae:	400a      	ands	r2, r1
 8005eb0:	0110      	lsls	r0, r2, #4
 8005eb2:	781a      	ldrb	r2, [r3, #0]
 8005eb4:	2110      	movs	r1, #16
 8005eb6:	438a      	bics	r2, r1
 8005eb8:	1c11      	adds	r1, r2, #0
 8005eba:	1c02      	adds	r2, r0, #0
 8005ebc:	430a      	orrs	r2, r1
 8005ebe:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL_REG7,
 8005ec0:	193a      	adds	r2, r7, r4
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	213f      	movs	r1, #63	@ 0x3f
 8005ec8:	f7ff fda3 	bl	8005a12 <lis2dw12_write_reg>
 8005ecc:	0003      	movs	r3, r0
 8005ece:	617b      	str	r3, [r7, #20]
                             (uint8_t *) &ctrl_reg7, 1);
  }

  return ret;
 8005ed0:	697b      	ldr	r3, [r7, #20]
}
 8005ed2:	0018      	movs	r0, r3
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	b007      	add	sp, #28
 8005ed8:	bd90      	pop	{r4, r7, pc}

08005eda <lis2dw12_filter_bandwidth_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_filter_bandwidth_set(stmdev_ctx_t *ctx,
                                      lis2dw12_bw_filt_t val)
{
 8005eda:	b590      	push	{r4, r7, lr}
 8005edc:	b085      	sub	sp, #20
 8005ede:	af00      	add	r7, sp, #0
 8005ee0:	6078      	str	r0, [r7, #4]
 8005ee2:	000a      	movs	r2, r1
 8005ee4:	1cfb      	adds	r3, r7, #3
 8005ee6:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8005ee8:	2408      	movs	r4, #8
 8005eea:	193a      	adds	r2, r7, r4
 8005eec:	6878      	ldr	r0, [r7, #4]
 8005eee:	2301      	movs	r3, #1
 8005ef0:	2125      	movs	r1, #37	@ 0x25
 8005ef2:	f7ff fd6d 	bl	80059d0 <lis2dw12_read_reg>
 8005ef6:	0003      	movs	r3, r0
 8005ef8:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d115      	bne.n	8005f2c <lis2dw12_filter_bandwidth_set+0x52>
  {
    reg.bw_filt = (uint8_t) val;
 8005f00:	1cfb      	adds	r3, r7, #3
 8005f02:	781b      	ldrb	r3, [r3, #0]
 8005f04:	2203      	movs	r2, #3
 8005f06:	4013      	ands	r3, r2
 8005f08:	b2da      	uxtb	r2, r3
 8005f0a:	193b      	adds	r3, r7, r4
 8005f0c:	0190      	lsls	r0, r2, #6
 8005f0e:	781a      	ldrb	r2, [r3, #0]
 8005f10:	213f      	movs	r1, #63	@ 0x3f
 8005f12:	400a      	ands	r2, r1
 8005f14:	1c11      	adds	r1, r2, #0
 8005f16:	1c02      	adds	r2, r0, #0
 8005f18:	430a      	orrs	r2, r1
 8005f1a:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8005f1c:	193a      	adds	r2, r7, r4
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	2301      	movs	r3, #1
 8005f22:	2125      	movs	r1, #37	@ 0x25
 8005f24:	f7ff fd75 	bl	8005a12 <lis2dw12_write_reg>
 8005f28:	0003      	movs	r3, r0
 8005f2a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
}
 8005f2e:	0018      	movs	r0, r3
 8005f30:	46bd      	mov	sp, r7
 8005f32:	b005      	add	sp, #20
 8005f34:	bd90      	pop	{r4, r7, pc}

08005f36 <memset>:
 8005f36:	0003      	movs	r3, r0
 8005f38:	1882      	adds	r2, r0, r2
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d100      	bne.n	8005f40 <memset+0xa>
 8005f3e:	4770      	bx	lr
 8005f40:	7019      	strb	r1, [r3, #0]
 8005f42:	3301      	adds	r3, #1
 8005f44:	e7f9      	b.n	8005f3a <memset+0x4>
	...

08005f48 <_reclaim_reent>:
 8005f48:	4b33      	ldr	r3, [pc, #204]	@ (8006018 <_reclaim_reent+0xd0>)
 8005f4a:	b570      	push	{r4, r5, r6, lr}
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	0004      	movs	r4, r0
 8005f50:	4283      	cmp	r3, r0
 8005f52:	d05f      	beq.n	8006014 <_reclaim_reent+0xcc>
 8005f54:	69c3      	ldr	r3, [r0, #28]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d027      	beq.n	8005faa <_reclaim_reent+0x62>
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d00d      	beq.n	8005f7c <_reclaim_reent+0x34>
 8005f60:	2500      	movs	r5, #0
 8005f62:	69e3      	ldr	r3, [r4, #28]
 8005f64:	68db      	ldr	r3, [r3, #12]
 8005f66:	5959      	ldr	r1, [r3, r5]
 8005f68:	2900      	cmp	r1, #0
 8005f6a:	d118      	bne.n	8005f9e <_reclaim_reent+0x56>
 8005f6c:	3504      	adds	r5, #4
 8005f6e:	2d80      	cmp	r5, #128	@ 0x80
 8005f70:	d1f7      	bne.n	8005f62 <_reclaim_reent+0x1a>
 8005f72:	69e3      	ldr	r3, [r4, #28]
 8005f74:	0020      	movs	r0, r4
 8005f76:	68d9      	ldr	r1, [r3, #12]
 8005f78:	f000 f880 	bl	800607c <_free_r>
 8005f7c:	69e3      	ldr	r3, [r4, #28]
 8005f7e:	6819      	ldr	r1, [r3, #0]
 8005f80:	2900      	cmp	r1, #0
 8005f82:	d002      	beq.n	8005f8a <_reclaim_reent+0x42>
 8005f84:	0020      	movs	r0, r4
 8005f86:	f000 f879 	bl	800607c <_free_r>
 8005f8a:	69e3      	ldr	r3, [r4, #28]
 8005f8c:	689d      	ldr	r5, [r3, #8]
 8005f8e:	2d00      	cmp	r5, #0
 8005f90:	d00b      	beq.n	8005faa <_reclaim_reent+0x62>
 8005f92:	0029      	movs	r1, r5
 8005f94:	0020      	movs	r0, r4
 8005f96:	682d      	ldr	r5, [r5, #0]
 8005f98:	f000 f870 	bl	800607c <_free_r>
 8005f9c:	e7f7      	b.n	8005f8e <_reclaim_reent+0x46>
 8005f9e:	680e      	ldr	r6, [r1, #0]
 8005fa0:	0020      	movs	r0, r4
 8005fa2:	f000 f86b 	bl	800607c <_free_r>
 8005fa6:	0031      	movs	r1, r6
 8005fa8:	e7de      	b.n	8005f68 <_reclaim_reent+0x20>
 8005faa:	6961      	ldr	r1, [r4, #20]
 8005fac:	2900      	cmp	r1, #0
 8005fae:	d002      	beq.n	8005fb6 <_reclaim_reent+0x6e>
 8005fb0:	0020      	movs	r0, r4
 8005fb2:	f000 f863 	bl	800607c <_free_r>
 8005fb6:	69e1      	ldr	r1, [r4, #28]
 8005fb8:	2900      	cmp	r1, #0
 8005fba:	d002      	beq.n	8005fc2 <_reclaim_reent+0x7a>
 8005fbc:	0020      	movs	r0, r4
 8005fbe:	f000 f85d 	bl	800607c <_free_r>
 8005fc2:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005fc4:	2900      	cmp	r1, #0
 8005fc6:	d002      	beq.n	8005fce <_reclaim_reent+0x86>
 8005fc8:	0020      	movs	r0, r4
 8005fca:	f000 f857 	bl	800607c <_free_r>
 8005fce:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005fd0:	2900      	cmp	r1, #0
 8005fd2:	d002      	beq.n	8005fda <_reclaim_reent+0x92>
 8005fd4:	0020      	movs	r0, r4
 8005fd6:	f000 f851 	bl	800607c <_free_r>
 8005fda:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8005fdc:	2900      	cmp	r1, #0
 8005fde:	d002      	beq.n	8005fe6 <_reclaim_reent+0x9e>
 8005fe0:	0020      	movs	r0, r4
 8005fe2:	f000 f84b 	bl	800607c <_free_r>
 8005fe6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005fe8:	2900      	cmp	r1, #0
 8005fea:	d002      	beq.n	8005ff2 <_reclaim_reent+0xaa>
 8005fec:	0020      	movs	r0, r4
 8005fee:	f000 f845 	bl	800607c <_free_r>
 8005ff2:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005ff4:	2900      	cmp	r1, #0
 8005ff6:	d002      	beq.n	8005ffe <_reclaim_reent+0xb6>
 8005ff8:	0020      	movs	r0, r4
 8005ffa:	f000 f83f 	bl	800607c <_free_r>
 8005ffe:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006000:	2900      	cmp	r1, #0
 8006002:	d002      	beq.n	800600a <_reclaim_reent+0xc2>
 8006004:	0020      	movs	r0, r4
 8006006:	f000 f839 	bl	800607c <_free_r>
 800600a:	6a23      	ldr	r3, [r4, #32]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d001      	beq.n	8006014 <_reclaim_reent+0xcc>
 8006010:	0020      	movs	r0, r4
 8006012:	4798      	blx	r3
 8006014:	bd70      	pop	{r4, r5, r6, pc}
 8006016:	46c0      	nop			@ (mov r8, r8)
 8006018:	20000010 	.word	0x20000010

0800601c <__libc_init_array>:
 800601c:	b570      	push	{r4, r5, r6, lr}
 800601e:	2600      	movs	r6, #0
 8006020:	4c0c      	ldr	r4, [pc, #48]	@ (8006054 <__libc_init_array+0x38>)
 8006022:	4d0d      	ldr	r5, [pc, #52]	@ (8006058 <__libc_init_array+0x3c>)
 8006024:	1b64      	subs	r4, r4, r5
 8006026:	10a4      	asrs	r4, r4, #2
 8006028:	42a6      	cmp	r6, r4
 800602a:	d109      	bne.n	8006040 <__libc_init_array+0x24>
 800602c:	2600      	movs	r6, #0
 800602e:	f000 f87f 	bl	8006130 <_init>
 8006032:	4c0a      	ldr	r4, [pc, #40]	@ (800605c <__libc_init_array+0x40>)
 8006034:	4d0a      	ldr	r5, [pc, #40]	@ (8006060 <__libc_init_array+0x44>)
 8006036:	1b64      	subs	r4, r4, r5
 8006038:	10a4      	asrs	r4, r4, #2
 800603a:	42a6      	cmp	r6, r4
 800603c:	d105      	bne.n	800604a <__libc_init_array+0x2e>
 800603e:	bd70      	pop	{r4, r5, r6, pc}
 8006040:	00b3      	lsls	r3, r6, #2
 8006042:	58eb      	ldr	r3, [r5, r3]
 8006044:	4798      	blx	r3
 8006046:	3601      	adds	r6, #1
 8006048:	e7ee      	b.n	8006028 <__libc_init_array+0xc>
 800604a:	00b3      	lsls	r3, r6, #2
 800604c:	58eb      	ldr	r3, [r5, r3]
 800604e:	4798      	blx	r3
 8006050:	3601      	adds	r6, #1
 8006052:	e7f2      	b.n	800603a <__libc_init_array+0x1e>
 8006054:	08006278 	.word	0x08006278
 8006058:	08006278 	.word	0x08006278
 800605c:	0800627c 	.word	0x0800627c
 8006060:	08006278 	.word	0x08006278

08006064 <__retarget_lock_acquire_recursive>:
 8006064:	4770      	bx	lr

08006066 <__retarget_lock_release_recursive>:
 8006066:	4770      	bx	lr

08006068 <memcpy>:
 8006068:	2300      	movs	r3, #0
 800606a:	b510      	push	{r4, lr}
 800606c:	429a      	cmp	r2, r3
 800606e:	d100      	bne.n	8006072 <memcpy+0xa>
 8006070:	bd10      	pop	{r4, pc}
 8006072:	5ccc      	ldrb	r4, [r1, r3]
 8006074:	54c4      	strb	r4, [r0, r3]
 8006076:	3301      	adds	r3, #1
 8006078:	e7f8      	b.n	800606c <memcpy+0x4>
	...

0800607c <_free_r>:
 800607c:	b570      	push	{r4, r5, r6, lr}
 800607e:	0005      	movs	r5, r0
 8006080:	1e0c      	subs	r4, r1, #0
 8006082:	d010      	beq.n	80060a6 <_free_r+0x2a>
 8006084:	3c04      	subs	r4, #4
 8006086:	6823      	ldr	r3, [r4, #0]
 8006088:	2b00      	cmp	r3, #0
 800608a:	da00      	bge.n	800608e <_free_r+0x12>
 800608c:	18e4      	adds	r4, r4, r3
 800608e:	0028      	movs	r0, r5
 8006090:	f000 f83e 	bl	8006110 <__malloc_lock>
 8006094:	4a1d      	ldr	r2, [pc, #116]	@ (800610c <_free_r+0x90>)
 8006096:	6813      	ldr	r3, [r2, #0]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d105      	bne.n	80060a8 <_free_r+0x2c>
 800609c:	6063      	str	r3, [r4, #4]
 800609e:	6014      	str	r4, [r2, #0]
 80060a0:	0028      	movs	r0, r5
 80060a2:	f000 f83d 	bl	8006120 <__malloc_unlock>
 80060a6:	bd70      	pop	{r4, r5, r6, pc}
 80060a8:	42a3      	cmp	r3, r4
 80060aa:	d908      	bls.n	80060be <_free_r+0x42>
 80060ac:	6820      	ldr	r0, [r4, #0]
 80060ae:	1821      	adds	r1, r4, r0
 80060b0:	428b      	cmp	r3, r1
 80060b2:	d1f3      	bne.n	800609c <_free_r+0x20>
 80060b4:	6819      	ldr	r1, [r3, #0]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	1809      	adds	r1, r1, r0
 80060ba:	6021      	str	r1, [r4, #0]
 80060bc:	e7ee      	b.n	800609c <_free_r+0x20>
 80060be:	001a      	movs	r2, r3
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d001      	beq.n	80060ca <_free_r+0x4e>
 80060c6:	42a3      	cmp	r3, r4
 80060c8:	d9f9      	bls.n	80060be <_free_r+0x42>
 80060ca:	6811      	ldr	r1, [r2, #0]
 80060cc:	1850      	adds	r0, r2, r1
 80060ce:	42a0      	cmp	r0, r4
 80060d0:	d10b      	bne.n	80060ea <_free_r+0x6e>
 80060d2:	6820      	ldr	r0, [r4, #0]
 80060d4:	1809      	adds	r1, r1, r0
 80060d6:	1850      	adds	r0, r2, r1
 80060d8:	6011      	str	r1, [r2, #0]
 80060da:	4283      	cmp	r3, r0
 80060dc:	d1e0      	bne.n	80060a0 <_free_r+0x24>
 80060de:	6818      	ldr	r0, [r3, #0]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	1841      	adds	r1, r0, r1
 80060e4:	6011      	str	r1, [r2, #0]
 80060e6:	6053      	str	r3, [r2, #4]
 80060e8:	e7da      	b.n	80060a0 <_free_r+0x24>
 80060ea:	42a0      	cmp	r0, r4
 80060ec:	d902      	bls.n	80060f4 <_free_r+0x78>
 80060ee:	230c      	movs	r3, #12
 80060f0:	602b      	str	r3, [r5, #0]
 80060f2:	e7d5      	b.n	80060a0 <_free_r+0x24>
 80060f4:	6820      	ldr	r0, [r4, #0]
 80060f6:	1821      	adds	r1, r4, r0
 80060f8:	428b      	cmp	r3, r1
 80060fa:	d103      	bne.n	8006104 <_free_r+0x88>
 80060fc:	6819      	ldr	r1, [r3, #0]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	1809      	adds	r1, r1, r0
 8006102:	6021      	str	r1, [r4, #0]
 8006104:	6063      	str	r3, [r4, #4]
 8006106:	6054      	str	r4, [r2, #4]
 8006108:	e7ca      	b.n	80060a0 <_free_r+0x24>
 800610a:	46c0      	nop			@ (mov r8, r8)
 800610c:	20001814 	.word	0x20001814

08006110 <__malloc_lock>:
 8006110:	b510      	push	{r4, lr}
 8006112:	4802      	ldr	r0, [pc, #8]	@ (800611c <__malloc_lock+0xc>)
 8006114:	f7ff ffa6 	bl	8006064 <__retarget_lock_acquire_recursive>
 8006118:	bd10      	pop	{r4, pc}
 800611a:	46c0      	nop			@ (mov r8, r8)
 800611c:	20001810 	.word	0x20001810

08006120 <__malloc_unlock>:
 8006120:	b510      	push	{r4, lr}
 8006122:	4802      	ldr	r0, [pc, #8]	@ (800612c <__malloc_unlock+0xc>)
 8006124:	f7ff ff9f 	bl	8006066 <__retarget_lock_release_recursive>
 8006128:	bd10      	pop	{r4, pc}
 800612a:	46c0      	nop			@ (mov r8, r8)
 800612c:	20001810 	.word	0x20001810

08006130 <_init>:
 8006130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006132:	46c0      	nop			@ (mov r8, r8)
 8006134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006136:	bc08      	pop	{r3}
 8006138:	469e      	mov	lr, r3
 800613a:	4770      	bx	lr

0800613c <_fini>:
 800613c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800613e:	46c0      	nop			@ (mov r8, r8)
 8006140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006142:	bc08      	pop	{r3}
 8006144:	469e      	mov	lr, r3
 8006146:	4770      	bx	lr
