#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7f922b7119d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f922b711b40 .scope module, "uart_rx_tb" "uart_rx_tb" 3 5;
 .timescale -9 -12;
v0x7f922b733890_0 .var "clk_in", 0 0;
v0x7f922b733970_0 .net "data_from_lidar", 7 0, v0x7f922b732b40_0;  1 drivers
v0x7f922b733a00_0 .net "data_received_lidar", 0 0, v0x7f922b732e40_0;  1 drivers
v0x7f922b733ab0_0 .var "data_to_lidar", 7 0;
v0x7f922b733b60_0 .net "is_data_sent_lidar", 0 0, v0x7f922b733650_0;  1 drivers
v0x7f922b733c30_0 .var "send_data_lidar", 0 0;
v0x7f922b733ce0_0 .net "tx", 0 0, v0x7f922b733790_0;  1 drivers
S_0x7f922b70c700 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 47, 3 47 0, S_0x7f922b711b40;
 .timescale -9 -12;
v0x7f922b71d800_0 .var/2s "i", 31 0;
S_0x7f922b731f50 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 56, 3 56 0, S_0x7f922b711b40;
 .timescale -9 -12;
v0x7f922b732120_0 .var/2s "i", 31 0;
S_0x7f922b7321b0 .scope module, "myRXLiDAR" "uart_rx" 3 25, 4 7 0, S_0x7f922b711b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rx";
    .port_info 2 /OUTPUT 8 "data_o";
    .port_info 3 /OUTPUT 1 "valid_o";
P_0x7f922b732390 .param/l "BIT_ZERO" 1 4 15, +C4<00000000000000000000000000000001>;
P_0x7f922b7323d0 .param/l "CLOCKS_PER_BAUD" 0 4 13, +C4<00000000000000000000001101100100>;
P_0x7f922b732410 .param/l "IDLE" 1 4 14, +C4<00000000000000000000000000000000>;
P_0x7f922b732450 .param/l "STOP_BIT" 1 4 16, +C4<00000000000000000000000000001001>;
v0x7f922b732760_0 .net *"_ivl_0", 31 0, L_0x7f922b733db0;  1 drivers
L_0x7f922c063008 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f922b732820_0 .net *"_ivl_3", 15 0, L_0x7f922c063008;  1 drivers
L_0x7f922c063050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f922b7328c0_0 .net/2u *"_ivl_4", 31 0, L_0x7f922c063050;  1 drivers
v0x7f922b732950_0 .var "baud_counter", 15 0;
v0x7f922b7329e0_0 .var "ck_uart", 0 0;
v0x7f922b732ab0_0 .net "clk", 0 0, v0x7f922b733890_0;  1 drivers
v0x7f922b732b40_0 .var "data_o", 7 0;
v0x7f922b732bf0_0 .var "q_uart", 0 0;
v0x7f922b732c90_0 .net "rx", 0 0, v0x7f922b733790_0;  alias, 1 drivers
v0x7f922b732da0_0 .var "state", 3 0;
v0x7f922b732e40_0 .var "valid_o", 0 0;
v0x7f922b732ee0_0 .net "zero_baud_counter", 0 0, L_0x7f922b733f40;  1 drivers
E_0x7f922b732710 .event posedge, v0x7f922b732ab0_0;
L_0x7f922b733db0 .concat [ 16 16 0 0], v0x7f922b732950_0, L_0x7f922c063008;
L_0x7f922b733f40 .cmp/eq 32, L_0x7f922b733db0, L_0x7f922c063050;
S_0x7f922b732fe0 .scope module, "myTXLiDAR" "uart_tx" 3 15, 5 4 0, S_0x7f922b711b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /OUTPUT 1 "done_o";
    .port_info 4 /OUTPUT 1 "tx";
P_0x7f922b732a70 .param/l "CLOCKS_PER_BAUD" 0 5 12, +C4<00000000000000000000001101100100>;
v0x7f922b733290_0 .var "baud_counter", 9 0;
v0x7f922b733350_0 .var "bit_index", 3 0;
v0x7f922b733400_0 .var "buffer", 8 0;
v0x7f922b7334c0_0 .net "clk", 0 0, v0x7f922b733890_0;  alias, 1 drivers
v0x7f922b733570_0 .net "data_i", 7 0, v0x7f922b733ab0_0;  1 drivers
v0x7f922b733650_0 .var "done_o", 0 0;
v0x7f922b7336f0_0 .net "start_i", 0 0, v0x7f922b733c30_0;  1 drivers
v0x7f922b733790_0 .var "tx", 0 0;
    .scope S_0x7f922b732fe0;
T_0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7f922b733290_0, 0, 10;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7f922b733400_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f922b733350_0, 0, 4;
    %end;
    .thread T_0, $init;
    .scope S_0x7f922b732fe0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f922b733650_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7f922b732fe0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f922b733790_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7f922b732fe0;
T_3 ;
    %wait E_0x7f922b732710;
    %load/vec4 v0x7f922b7336f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x7f922b733650_0;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 867, 0, 10;
    %assign/vec4 v0x7f922b733290_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f922b733570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f922b733400_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f922b733350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f922b733650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f922b733790_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f922b733650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %load/vec4 v0x7f922b733290_0;
    %subi 1, 0, 10;
    %assign/vec4 v0x7f922b733290_0, 0;
    %load/vec4 v0x7f922b733290_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.5, 4;
    %load/vec4 v0x7f922b733350_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.5;
    %assign/vec4 v0x7f922b733650_0, 0;
    %load/vec4 v0x7f922b733290_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 867, 0, 10;
    %assign/vec4 v0x7f922b733290_0, 0;
    %load/vec4 v0x7f922b733350_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_3.8, 5;
    %load/vec4 v0x7f922b733400_0;
    %load/vec4 v0x7f922b733350_0;
    %part/u 1;
    %assign/vec4 v0x7f922b733790_0, 0;
    %load/vec4 v0x7f922b733350_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f922b733350_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x7f922b7336f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f922b733570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f922b733400_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f922b733350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f922b733790_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f922b733650_0, 0;
T_3.11 ;
T_3.9 ;
T_3.6 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f922b7321b0;
T_4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f922b732da0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f922b732950_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f922b7329e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f922b732bf0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x7f922b7321b0;
T_5 ;
    %wait E_0x7f922b732710;
    %load/vec4 v0x7f922b732bf0_0;
    %load/vec4 v0x7f922b732c90_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x7f922b732bf0_0, 0;
    %assign/vec4 v0x7f922b7329e0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f922b7321b0;
T_6 ;
    %wait E_0x7f922b732710;
    %load/vec4 v0x7f922b732da0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f922b732da0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f922b732950_0, 0;
    %load/vec4 v0x7f922b7329e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f922b732da0_0, 0;
    %pushi/vec4 1301, 0, 16;
    %assign/vec4 v0x7f922b732950_0, 0;
T_6.2 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f922b732ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x7f922b732da0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f922b732da0_0, 0;
    %pushi/vec4 867, 0, 16;
    %assign/vec4 v0x7f922b732950_0, 0;
    %load/vec4 v0x7f922b732da0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f922b732da0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f922b732950_0, 0;
T_6.6 ;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x7f922b732950_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x7f922b732950_0, 0;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f922b7321b0;
T_7 ;
    %wait E_0x7f922b732710;
    %load/vec4 v0x7f922b732ee0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x7f922b732da0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7f922b7329e0_0;
    %load/vec4 v0x7f922b732b40_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f922b732b40_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f922b7321b0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f922b732e40_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7f922b7321b0;
T_9 ;
    %wait E_0x7f922b732710;
    %load/vec4 v0x7f922b732ee0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0x7f922b732da0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.0;
    %assign/vec4 v0x7f922b732e40_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f922b711b40;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v0x7f922b733890_0;
    %nor/r;
    %store/vec4 v0x7f922b733890_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f922b711b40;
T_11 ;
    %vpi_call/w 3 37 "$dumpfile", "uart_rx_tb.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f922b711b40 {0 0 0};
    %vpi_call/w 3 39 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f922b733890_0, 0, 1;
    %pushi/vec4 234, 0, 8;
    %store/vec4 v0x7f922b733ab0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f922b733c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f922b733c30_0, 0, 1;
    %vpi_call/w 3 46 "$display", "trig data clk" {0 0 0};
    %fork t_1, S_0x7f922b70c700;
    %jmp t_0;
    .scope S_0x7f922b70c700;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f922b71d800_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x7f922b71d800_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_11.1, 5;
    %delay 400000, 0;
    %load/vec4 v0x7f922b71d800_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f922b71d800_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .scope S_0x7f922b711b40;
t_0 %join;
    %pushi/vec4 160, 0, 8;
    %store/vec4 v0x7f922b733ab0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f922b733c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f922b733c30_0, 0, 1;
    %vpi_call/w 3 55 "$display", "trig data clk" {0 0 0};
    %fork t_3, S_0x7f922b731f50;
    %jmp t_2;
    .scope S_0x7f922b731f50;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f922b732120_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x7f922b732120_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_11.3, 5;
    %delay 300000, 0;
    %load/vec4 v0x7f922b732120_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f922b732120_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %end;
    .scope S_0x7f922b711b40;
t_2 %join;
    %vpi_call/w 3 60 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/uart_rx_tb.sv";
    "hdl/uart_rx.v";
    "hdl/uart_tx.v";
