<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: dti_cdc_data_sync_gf</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_dti_cdc_data_sync_gf'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_dti_cdc_data_sync_gf')">dti_cdc_data_sync_gf</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.54</td>
<td class="s10 cl rt"><a href="mod690.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod690.html#Toggle" > 56.62</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/mem_ss/../ip/dti/libs/dti_tm16_phy/hdl/dti_cdc_data_sync_gf.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/mem_ss/../ip/dti/libs/dti_tm16_phy/hdl/dti_cdc_data_sync_gf.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod690_7.html#inst_tag_97914"  onclick="showContent('inst_tag_97914')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_set_r0</a></td>
<td class="s6 cl rt"> 67.25</td>
<td class="s10 cl rt"><a href="mod690_7.html#inst_tag_97914_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod690_7.html#inst_tag_97914_Toggle" >  1.75</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_7.html#inst_tag_97914_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_7.html#inst_tag_97915"  onclick="showContent('inst_tag_97915')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_set_r1</a></td>
<td class="s6 cl rt"> 67.25</td>
<td class="s10 cl rt"><a href="mod690_7.html#inst_tag_97915_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod690_7.html#inst_tag_97915_Toggle" >  1.75</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_7.html#inst_tag_97915_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_9.html#inst_tag_97933"  onclick="showContent('inst_tag_97933')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wdq_dly</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97933_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod690_9.html#inst_tag_97933_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97933_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_15.html#inst_tag_97990"  onclick="showContent('inst_tag_97990')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wdq_dly</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97990_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod690_15.html#inst_tag_97990_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97990_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_21.html#inst_tag_98047"  onclick="showContent('inst_tag_98047')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wdq_dly</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98047_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod690_21.html#inst_tag_98047_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98047_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_26.html#inst_tag_98104"  onclick="showContent('inst_tag_98104')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wdq_dly</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98104_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod690_26.html#inst_tag_98104_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98104_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_1.html#inst_tag_97849"  onclick="showContent('inst_tag_97849')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outbypen_ctl</a></td>
<td class="s6 cl rt"> 68.25</td>
<td class="s10 cl rt"><a href="mod690_1.html#inst_tag_97849_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod690_1.html#inst_tag_97849_Toggle" >  4.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_1.html#inst_tag_97849_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_1.html#inst_tag_97851"  onclick="showContent('inst_tag_97851')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outd_ctl</a></td>
<td class="s6 cl rt"> 68.25</td>
<td class="s10 cl rt"><a href="mod690_1.html#inst_tag_97851_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod690_1.html#inst_tag_97851_Toggle" >  4.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_1.html#inst_tag_97851_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_2.html#inst_tag_97856"  onclick="showContent('inst_tag_97856')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_err_ctrl</a></td>
<td class="s6 cl rt"> 68.25</td>
<td class="s10 cl rt"><a href="mod690_2.html#inst_tag_97856_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod690_2.html#inst_tag_97856_Toggle" >  4.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_2.html#inst_tag_97856_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_4.html#inst_tag_97881"  onclick="showContent('inst_tag_97881')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_status</a></td>
<td class="s6 cl rt"> 68.63</td>
<td class="s10 cl rt"><a href="mod690_4.html#inst_tag_97881_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod690_4.html#inst_tag_97881_Toggle" >  5.88</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_4.html#inst_tag_97881_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_7.html#inst_tag_97912"  onclick="showContent('inst_tag_97912')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_status</a></td>
<td class="s6 cl rt"> 68.63</td>
<td class="s10 cl rt"><a href="mod690_7.html#inst_tag_97912_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod690_7.html#inst_tag_97912_Toggle" >  5.88</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_7.html#inst_tag_97912_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_4.html#inst_tag_97883"  onclick="showContent('inst_tag_97883')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_set_r0</a></td>
<td class="s7 cl rt"> 71.15</td>
<td class="s10 cl rt"><a href="mod690_4.html#inst_tag_97883_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_4.html#inst_tag_97883_Toggle" > 13.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_4.html#inst_tag_97883_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_4.html#inst_tag_97884"  onclick="showContent('inst_tag_97884')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_set_r1</a></td>
<td class="s7 cl rt"> 71.15</td>
<td class="s10 cl rt"><a href="mod690_4.html#inst_tag_97884_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_4.html#inst_tag_97884_Toggle" > 13.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_4.html#inst_tag_97884_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_2.html#inst_tag_97861"  onclick="showContent('inst_tag_97861')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_dly</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s10 cl rt"><a href="mod690_2.html#inst_tag_97861_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_2.html#inst_tag_97861_Toggle" > 15.24</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_2.html#inst_tag_97861_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_5.html#inst_tag_97892"  onclick="showContent('inst_tag_97892')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_dly</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s10 cl rt"><a href="mod690_5.html#inst_tag_97892_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_5.html#inst_tag_97892_Toggle" > 15.24</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_5.html#inst_tag_97892_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_3.html#inst_tag_97867"  onclick="showContent('inst_tag_97867')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_bypc</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97867_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_3.html#inst_tag_97867_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97867_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_6.html#inst_tag_97898"  onclick="showContent('inst_tag_97898')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_bypc</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97898_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_6.html#inst_tag_97898_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97898_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_9.html#inst_tag_97929"  onclick="showContent('inst_tag_97929')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_dly_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97929_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_9.html#inst_tag_97929_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97929_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_9.html#inst_tag_97932"  onclick="showContent('inst_tag_97932')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wdm_dly</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97932_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_9.html#inst_tag_97932_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97932_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_10.html#inst_tag_97941"  onclick="showContent('inst_tag_97941')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bypc_reg_dlldq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97941_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_10.html#inst_tag_97941_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97941_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_11.html#inst_tag_97954"  onclick="showContent('inst_tag_97954')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97954_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_11.html#inst_tag_97954_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97954_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_12.html#inst_tag_97957"  onclick="showContent('inst_tag_97957')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97957_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_12.html#inst_tag_97957_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97957_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_13.html#inst_tag_97967"  onclick="showContent('inst_tag_97967')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_set_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97967_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_13.html#inst_tag_97967_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97967_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_13.html#inst_tag_97973"  onclick="showContent('inst_tag_97973')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bist_err_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97973_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_13.html#inst_tag_97973_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97973_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_15.html#inst_tag_97986"  onclick="showContent('inst_tag_97986')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_dly_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97986_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_15.html#inst_tag_97986_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97986_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_15.html#inst_tag_97989"  onclick="showContent('inst_tag_97989')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wdm_dly</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97989_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_15.html#inst_tag_97989_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97989_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_16.html#inst_tag_97998"  onclick="showContent('inst_tag_97998')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bypc_reg_dlldq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_97998_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_16.html#inst_tag_97998_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_97998_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_17.html#inst_tag_98011"  onclick="showContent('inst_tag_98011')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98011_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_17.html#inst_tag_98011_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98011_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_17.html#inst_tag_98014"  onclick="showContent('inst_tag_98014')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98014_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_17.html#inst_tag_98014_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98014_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_18.html#inst_tag_98024"  onclick="showContent('inst_tag_98024')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_set_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98024_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_18.html#inst_tag_98024_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98024_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_19.html#inst_tag_98030"  onclick="showContent('inst_tag_98030')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bist_err_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98030_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_19.html#inst_tag_98030_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98030_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_20.html#inst_tag_98043"  onclick="showContent('inst_tag_98043')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_dly_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98043_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_20.html#inst_tag_98043_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98043_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_21.html#inst_tag_98046"  onclick="showContent('inst_tag_98046')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wdm_dly</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98046_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_21.html#inst_tag_98046_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98046_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_21.html#inst_tag_98055"  onclick="showContent('inst_tag_98055')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bypc_reg_dlldq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98055_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_21.html#inst_tag_98055_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98055_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_23.html#inst_tag_98068"  onclick="showContent('inst_tag_98068')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98068_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_23.html#inst_tag_98068_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98068_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_23.html#inst_tag_98071"  onclick="showContent('inst_tag_98071')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98071_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_23.html#inst_tag_98071_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98071_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_24.html#inst_tag_98081"  onclick="showContent('inst_tag_98081')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_set_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98081_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_24.html#inst_tag_98081_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98081_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_25.html#inst_tag_98087"  onclick="showContent('inst_tag_98087')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bist_err_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98087_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_25.html#inst_tag_98087_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98087_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_26.html#inst_tag_98100"  onclick="showContent('inst_tag_98100')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_dly_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98100_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_26.html#inst_tag_98100_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98100_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_26.html#inst_tag_98103"  onclick="showContent('inst_tag_98103')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wdm_dly</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98103_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_26.html#inst_tag_98103_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98103_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_27.html#inst_tag_98112"  onclick="showContent('inst_tag_98112')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bypc_reg_dlldq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98112_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_27.html#inst_tag_98112_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98112_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_28.html#inst_tag_98125"  onclick="showContent('inst_tag_98125')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98125_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_28.html#inst_tag_98125_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98125_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_29.html#inst_tag_98128"  onclick="showContent('inst_tag_98128')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98128_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_29.html#inst_tag_98128_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98128_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_30.html#inst_tag_98138"  onclick="showContent('inst_tag_98138')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_set_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98138_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_30.html#inst_tag_98138_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98138_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_30.html#inst_tag_98144"  onclick="showContent('inst_tag_98144')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bist_err_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98144_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_30.html#inst_tag_98144_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98144_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_8.html#inst_tag_97922"  onclick="showContent('inst_tag_97922')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_cslvl_data</a></td>
<td class="s7 cl rt"> 72.55</td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97922_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_8.html#inst_tag_97922_Toggle" > 17.65</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97922_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_14.html#inst_tag_97979"  onclick="showContent('inst_tag_97979')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_cslvl_data</a></td>
<td class="s7 cl rt"> 72.55</td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97979_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_14.html#inst_tag_97979_Toggle" > 17.65</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97979_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_20.html#inst_tag_98036"  onclick="showContent('inst_tag_98036')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_cslvl_data</a></td>
<td class="s7 cl rt"> 72.55</td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98036_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_20.html#inst_tag_98036_Toggle" > 17.65</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98036_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_25.html#inst_tag_98093"  onclick="showContent('inst_tag_98093')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_cslvl_data</a></td>
<td class="s7 cl rt"> 72.55</td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98093_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_25.html#inst_tag_98093_Toggle" > 17.65</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98093_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_3.html#inst_tag_97866"  onclick="showContent('inst_tag_97866')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_ba_dly</a></td>
<td class="s7 cl rt"> 72.88</td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97866_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_3.html#inst_tag_97866_Toggle" > 18.64</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97866_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_6.html#inst_tag_97897"  onclick="showContent('inst_tag_97897')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_ba_dly</a></td>
<td class="s7 cl rt"> 72.88</td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97897_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_6.html#inst_tag_97897_Toggle" > 18.64</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97897_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_3.html#inst_tag_97869"  onclick="showContent('inst_tag_97869')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_clk_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97869_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod690_3.html#inst_tag_97869_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97869_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_4.html#inst_tag_97878"  onclick="showContent('inst_tag_97878')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_vrefset_ca</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod690_4.html#inst_tag_97878_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod690_4.html#inst_tag_97878_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_4.html#inst_tag_97878_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_6.html#inst_tag_97900"  onclick="showContent('inst_tag_97900')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_clk_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97900_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod690_6.html#inst_tag_97900_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97900_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_7.html#inst_tag_97909"  onclick="showContent('inst_tag_97909')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_vrefset_ca</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod690_7.html#inst_tag_97909_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod690_7.html#inst_tag_97909_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_7.html#inst_tag_97909_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_8.html#inst_tag_97924"  onclick="showContent('inst_tag_97924')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97924_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod690_8.html#inst_tag_97924_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97924_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_14.html#inst_tag_97981"  onclick="showContent('inst_tag_97981')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97981_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod690_14.html#inst_tag_97981_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97981_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_20.html#inst_tag_98038"  onclick="showContent('inst_tag_98038')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98038_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod690_20.html#inst_tag_98038_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98038_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_25.html#inst_tag_98095"  onclick="showContent('inst_tag_98095')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98095_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod690_25.html#inst_tag_98095_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98095_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_2.html#inst_tag_97860"  onclick="showContent('inst_tag_97860')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_dly</a></td>
<td class="s7 cl rt"> 74.19</td>
<td class="s10 cl rt"><a href="mod690_2.html#inst_tag_97860_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod690_2.html#inst_tag_97860_Toggle" > 22.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_2.html#inst_tag_97860_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_2.html#inst_tag_97862"  onclick="showContent('inst_tag_97862')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cke_dly</a></td>
<td class="s7 cl rt"> 74.19</td>
<td class="s10 cl rt"><a href="mod690_2.html#inst_tag_97862_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod690_2.html#inst_tag_97862_Toggle" > 22.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_2.html#inst_tag_97862_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_4.html#inst_tag_97885"  onclick="showContent('inst_tag_97885')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_set</a></td>
<td class="s7 cl rt"> 74.19</td>
<td class="s10 cl rt"><a href="mod690_4.html#inst_tag_97885_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod690_4.html#inst_tag_97885_Toggle" > 22.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_4.html#inst_tag_97885_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_5.html#inst_tag_97891"  onclick="showContent('inst_tag_97891')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_dly</a></td>
<td class="s7 cl rt"> 74.19</td>
<td class="s10 cl rt"><a href="mod690_5.html#inst_tag_97891_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod690_5.html#inst_tag_97891_Toggle" > 22.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_5.html#inst_tag_97891_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_5.html#inst_tag_97893"  onclick="showContent('inst_tag_97893')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cke_dly</a></td>
<td class="s7 cl rt"> 74.19</td>
<td class="s10 cl rt"><a href="mod690_5.html#inst_tag_97893_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod690_5.html#inst_tag_97893_Toggle" > 22.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_5.html#inst_tag_97893_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_8.html#inst_tag_97916"  onclick="showContent('inst_tag_97916')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_set</a></td>
<td class="s7 cl rt"> 74.19</td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97916_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod690_8.html#inst_tag_97916_Toggle" > 22.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97916_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_2.html#inst_tag_97863"  onclick="showContent('inst_tag_97863')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_odt_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod690_2.html#inst_tag_97863_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod690_2.html#inst_tag_97863_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_2.html#inst_tag_97863_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_2.html#inst_tag_97864"  onclick="showContent('inst_tag_97864')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_rstn_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod690_2.html#inst_tag_97864_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod690_2.html#inst_tag_97864_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_2.html#inst_tag_97864_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_2.html#inst_tag_97865"  onclick="showContent('inst_tag_97865')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_actn_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod690_2.html#inst_tag_97865_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod690_2.html#inst_tag_97865_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_2.html#inst_tag_97865_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_5.html#inst_tag_97894"  onclick="showContent('inst_tag_97894')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_odt_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod690_5.html#inst_tag_97894_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod690_5.html#inst_tag_97894_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_5.html#inst_tag_97894_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_5.html#inst_tag_97895"  onclick="showContent('inst_tag_97895')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_rstn_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod690_5.html#inst_tag_97895_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod690_5.html#inst_tag_97895_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_5.html#inst_tag_97895_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_6.html#inst_tag_97896"  onclick="showContent('inst_tag_97896')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_actn_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97896_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod690_6.html#inst_tag_97896_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97896_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_38.html#inst_tag_98216"  onclick="showContent('inst_tag_98216')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_68</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98216_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod690_38.html#inst_tag_98216_Toggle" > 31.82</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98216_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_10.html#inst_tag_97944"  onclick="showContent('inst_tag_97944')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rtt_sel</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97944_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod690_10.html#inst_tag_97944_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97944_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_12.html#inst_tag_97962"  onclick="showContent('inst_tag_97962')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gtph_r0</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97962_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod690_12.html#inst_tag_97962_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97962_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_12.html#inst_tag_97963"  onclick="showContent('inst_tag_97963')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gtph_r1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97963_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod690_12.html#inst_tag_97963_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97963_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_16.html#inst_tag_98001"  onclick="showContent('inst_tag_98001')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rtt_sel</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_98001_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod690_16.html#inst_tag_98001_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_98001_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_18.html#inst_tag_98019"  onclick="showContent('inst_tag_98019')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gtph_r0</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98019_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod690_18.html#inst_tag_98019_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98019_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_18.html#inst_tag_98020"  onclick="showContent('inst_tag_98020')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gtph_r1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98020_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod690_18.html#inst_tag_98020_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98020_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_22.html#inst_tag_98058"  onclick="showContent('inst_tag_98058')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rtt_sel</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98058_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod690_22.html#inst_tag_98058_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98058_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_24.html#inst_tag_98076"  onclick="showContent('inst_tag_98076')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gtph_r0</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98076_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod690_24.html#inst_tag_98076_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98076_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_24.html#inst_tag_98077"  onclick="showContent('inst_tag_98077')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gtph_r1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98077_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod690_24.html#inst_tag_98077_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98077_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_27.html#inst_tag_98115"  onclick="showContent('inst_tag_98115')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rtt_sel</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98115_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod690_27.html#inst_tag_98115_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98115_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_29.html#inst_tag_98133"  onclick="showContent('inst_tag_98133')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gtph_r0</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98133_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod690_29.html#inst_tag_98133_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98133_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_29.html#inst_tag_98134"  onclick="showContent('inst_tag_98134')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gtph_r1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98134_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod690_29.html#inst_tag_98134_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98134_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_38.html#inst_tag_98218"  onclick="showContent('inst_tag_98218')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_70</a></td>
<td class="s7 cl rt"> 78.79</td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98218_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod690_38.html#inst_tag_98218_Toggle" > 36.36</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98218_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_1.html#inst_tag_97850"  onclick="showContent('inst_tag_97850')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outbypen_clk</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod690_1.html#inst_tag_97850_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod690_1.html#inst_tag_97850_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_1.html#inst_tag_97850_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_1.html#inst_tag_97852"  onclick="showContent('inst_tag_97852')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outd_clk</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod690_1.html#inst_tag_97852_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod690_1.html#inst_tag_97852_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_1.html#inst_tag_97852_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_4.html#inst_tag_97882"  onclick="showContent('inst_tag_97882')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_status</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod690_4.html#inst_tag_97882_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod690_4.html#inst_tag_97882_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_4.html#inst_tag_97882_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_7.html#inst_tag_97913"  onclick="showContent('inst_tag_97913')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_status</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod690_7.html#inst_tag_97913_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod690_7.html#inst_tag_97913_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_7.html#inst_tag_97913_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_10.html#inst_tag_97936"  onclick="showContent('inst_tag_97936')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_byb_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97936_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod690_10.html#inst_tag_97936_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97936_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_13.html#inst_tag_97971"  onclick="showContent('inst_tag_97971')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dti_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97971_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod690_13.html#inst_tag_97971_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97971_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_15.html#inst_tag_97993"  onclick="showContent('inst_tag_97993')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_byb_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97993_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod690_15.html#inst_tag_97993_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97993_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_19.html#inst_tag_98028"  onclick="showContent('inst_tag_98028')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dti_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98028_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod690_19.html#inst_tag_98028_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98028_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_21.html#inst_tag_98050"  onclick="showContent('inst_tag_98050')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_byb_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98050_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod690_21.html#inst_tag_98050_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98050_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_24.html#inst_tag_98085"  onclick="showContent('inst_tag_98085')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dti_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98085_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod690_24.html#inst_tag_98085_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98085_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_27.html#inst_tag_98107"  onclick="showContent('inst_tag_98107')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_byb_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98107_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod690_27.html#inst_tag_98107_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98107_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_30.html#inst_tag_98142"  onclick="showContent('inst_tag_98142')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dti_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98142_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod690_30.html#inst_tag_98142_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98142_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_13.html#inst_tag_97969"  onclick="showContent('inst_tag_97969')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_set</a></td>
<td class="s8 cl rt"> 82.46</td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97969_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod690_13.html#inst_tag_97969_Toggle" > 47.37</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97969_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_19.html#inst_tag_98026"  onclick="showContent('inst_tag_98026')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_set</a></td>
<td class="s8 cl rt"> 82.46</td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98026_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod690_19.html#inst_tag_98026_Toggle" > 47.37</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98026_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_24.html#inst_tag_98083"  onclick="showContent('inst_tag_98083')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_set</a></td>
<td class="s8 cl rt"> 82.46</td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98083_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod690_24.html#inst_tag_98083_Toggle" > 47.37</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98083_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_30.html#inst_tag_98140"  onclick="showContent('inst_tag_98140')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_set</a></td>
<td class="s8 cl rt"> 82.46</td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98140_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod690_30.html#inst_tag_98140_Toggle" > 47.37</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98140_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_35.html#inst_tag_98193"  onclick="showContent('inst_tag_98193')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_45</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98193_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod690_35.html#inst_tag_98193_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98193_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_36.html#inst_tag_98201"  onclick="showContent('inst_tag_98201')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__rd_sync_wr_full_state_53</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98201_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod690_36.html#inst_tag_98201_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98201_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_36.html#inst_tag_98205"  onclick="showContent('inst_tag_98205')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__rd_sync_wr_full_state_57</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98205_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod690_36.html#inst_tag_98205_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98205_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_37.html#inst_tag_98209"  onclick="showContent('inst_tag_98209')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__rd_sync_wr_full_state_61</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98209_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod690_37.html#inst_tag_98209_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98209_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_37.html#inst_tag_98213"  onclick="showContent('inst_tag_98213')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__rd_sync_wr_full_state_65</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98213_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod690_37.html#inst_tag_98213_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98213_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_38.html#inst_tag_98217"  onclick="showContent('inst_tag_98217')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_69</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98217_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod690_38.html#inst_tag_98217_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98217_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_38.html#inst_tag_98221"  onclick="showContent('inst_tag_98221')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_73</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98221_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod690_38.html#inst_tag_98221_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98221_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_38.html#inst_tag_98225"  onclick="showContent('inst_tag_98225')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_77</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98225_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod690_38.html#inst_tag_98225_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98225_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_39.html#inst_tag_98229"  onclick="showContent('inst_tag_98229')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_81</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98229_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod690_39.html#inst_tag_98229_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98229_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_39.html#inst_tag_98233"  onclick="showContent('inst_tag_98233')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_85</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98233_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod690_39.html#inst_tag_98233_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98233_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_3.html#inst_tag_97875"  onclick="showContent('inst_tag_97875')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_limit</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97875_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod690_3.html#inst_tag_97875_Toggle" > 53.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97875_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_7.html#inst_tag_97906"  onclick="showContent('inst_tag_97906')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_limit</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt"><a href="mod690_7.html#inst_tag_97906_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod690_7.html#inst_tag_97906_Toggle" > 53.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_7.html#inst_tag_97906_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_11.html#inst_tag_97950"  onclick="showContent('inst_tag_97950')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_limit</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97950_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod690_11.html#inst_tag_97950_Toggle" > 53.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97950_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_17.html#inst_tag_98007"  onclick="showContent('inst_tag_98007')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_limit</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98007_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod690_17.html#inst_tag_98007_Toggle" > 53.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98007_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_22.html#inst_tag_98064"  onclick="showContent('inst_tag_98064')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_limit</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98064_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod690_22.html#inst_tag_98064_Toggle" > 53.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98064_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_28.html#inst_tag_98121"  onclick="showContent('inst_tag_98121')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_limit</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98121_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod690_28.html#inst_tag_98121_Toggle" > 53.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98121_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_1.html#inst_tag_97848"  onclick="showContent('inst_tag_97848')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_io_mode</a></td>
<td class="s8 cl rt"> 85.19</td>
<td class="s10 cl rt"><a href="mod690_1.html#inst_tag_97848_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod690_1.html#inst_tag_97848_Toggle" > 55.56</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_1.html#inst_tag_97848_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_0.html#inst_tag_97838"  onclick="showContent('inst_tag_97838')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_lpddr4_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97838_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_0.html#inst_tag_97838_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97838_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_0.html#inst_tag_97839"  onclick="showContent('inst_tag_97839')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_lpddr3_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97839_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_0.html#inst_tag_97839_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97839_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_0.html#inst_tag_97843"  onclick="showContent('inst_tag_97843')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dual_chan</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97843_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_0.html#inst_tag_97843_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97843_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_1.html#inst_tag_97846"  onclick="showContent('inst_tag_97846')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_1.html#inst_tag_97846_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_1.html#inst_tag_97846_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_1.html#inst_tag_97846_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_1.html#inst_tag_97847"  onclick="showContent('inst_tag_97847')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_start</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_1.html#inst_tag_97847_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_1.html#inst_tag_97847_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_1.html#inst_tag_97847_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_1.html#inst_tag_97855"  onclick="showContent('inst_tag_97855')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_done</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_1.html#inst_tag_97855_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_1.html#inst_tag_97855_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_1.html#inst_tag_97855_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_2.html#inst_tag_97859"  onclick="showContent('inst_tag_97859')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_ctrl_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_2.html#inst_tag_97859_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_2.html#inst_tag_97859_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_2.html#inst_tag_97859_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_3.html#inst_tag_97868"  onclick="showContent('inst_tag_97868')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_byp</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97868_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_3.html#inst_tag_97868_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97868_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_3.html#inst_tag_97874"  onclick="showContent('inst_tag_97874')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_e_cmos</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97874_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_3.html#inst_tag_97874_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97874_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_4.html#inst_tag_97877"  onclick="showContent('inst_tag_97877')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_vrefen_ca</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_4.html#inst_tag_97877_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_4.html#inst_tag_97877_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_4.html#inst_tag_97877_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_4.html#inst_tag_97879"  onclick="showContent('inst_tag_97879')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_4.html#inst_tag_97879_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_4.html#inst_tag_97879_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_4.html#inst_tag_97879_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_4.html#inst_tag_97880"  onclick="showContent('inst_tag_97880')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_result</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_4.html#inst_tag_97880_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_4.html#inst_tag_97880_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_4.html#inst_tag_97880_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_5.html#inst_tag_97887"  onclick="showContent('inst_tag_97887')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_ovlf</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_5.html#inst_tag_97887_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_5.html#inst_tag_97887_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_5.html#inst_tag_97887_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_5.html#inst_tag_97888"  onclick="showContent('inst_tag_97888')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_unlf</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_5.html#inst_tag_97888_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_5.html#inst_tag_97888_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_5.html#inst_tag_97888_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_5.html#inst_tag_97890"  onclick="showContent('inst_tag_97890')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_ctrl_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_5.html#inst_tag_97890_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_5.html#inst_tag_97890_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_5.html#inst_tag_97890_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_6.html#inst_tag_97899"  onclick="showContent('inst_tag_97899')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_byp</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97899_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_6.html#inst_tag_97899_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97899_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_6.html#inst_tag_97905"  onclick="showContent('inst_tag_97905')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_e_cmos</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97905_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_6.html#inst_tag_97905_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97905_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_7.html#inst_tag_97908"  onclick="showContent('inst_tag_97908')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_vrefen_ca</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_7.html#inst_tag_97908_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_7.html#inst_tag_97908_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_7.html#inst_tag_97908_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_7.html#inst_tag_97910"  onclick="showContent('inst_tag_97910')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_7.html#inst_tag_97910_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_7.html#inst_tag_97910_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_7.html#inst_tag_97910_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_7.html#inst_tag_97911"  onclick="showContent('inst_tag_97911')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_result</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_7.html#inst_tag_97911_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_7.html#inst_tag_97911_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_7.html#inst_tag_97911_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_8.html#inst_tag_97918"  onclick="showContent('inst_tag_97918')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_ovlf</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97918_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_8.html#inst_tag_97918_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97918_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_8.html#inst_tag_97919"  onclick="showContent('inst_tag_97919')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_unlf</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97919_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_8.html#inst_tag_97919_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97919_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_8.html#inst_tag_97920"  onclick="showContent('inst_tag_97920')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_fena_rcv</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97920_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_8.html#inst_tag_97920_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97920_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_8.html#inst_tag_97921"  onclick="showContent('inst_tag_97921')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_calvl_dq_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97921_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_8.html#inst_tag_97921_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97921_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_9.html#inst_tag_97928"  onclick="showContent('inst_tag_97928')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_en_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97928_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_9.html#inst_tag_97928_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97928_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_9.html#inst_tag_97935"  onclick="showContent('inst_tag_97935')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97935_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_9.html#inst_tag_97935_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97935_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_10.html#inst_tag_97938"  onclick="showContent('inst_tag_97938')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vref_range</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97938_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_10.html#inst_tag_97938_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97938_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_10.html#inst_tag_97940"  onclick="showContent('inst_tag_97940')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_byp_reg_dlldq</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97940_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_10.html#inst_tag_97940_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97940_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_10.html#inst_tag_97942"  onclick="showContent('inst_tag_97942')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_cmos_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97942_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_10.html#inst_tag_97942_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97942_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_10.html#inst_tag_97943"  onclick="showContent('inst_tag_97943')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rtt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97943_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_10.html#inst_tag_97943_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97943_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_11.html#inst_tag_97951"  onclick="showContent('inst_tag_97951')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_data_byte_dis</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97951_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_11.html#inst_tag_97951_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97951_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_11.html#inst_tag_97952"  onclick="showContent('inst_tag_97952')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97952_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_11.html#inst_tag_97952_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97952_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_11.html#inst_tag_97953"  onclick="showContent('inst_tag_97953')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97953_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_11.html#inst_tag_97953_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97953_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_11.html#inst_tag_97955"  onclick="showContent('inst_tag_97955')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97955_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_11.html#inst_tag_97955_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97955_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_12.html#inst_tag_97956"  onclick="showContent('inst_tag_97956')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97956_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_12.html#inst_tag_97956_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97956_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_12.html#inst_tag_97959"  onclick="showContent('inst_tag_97959')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gt_updt</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97959_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_12.html#inst_tag_97959_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97959_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_12.html#inst_tag_97960"  onclick="showContent('inst_tag_97960')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97960_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_12.html#inst_tag_97960_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97960_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_13.html#inst_tag_97966"  onclick="showContent('inst_tag_97966')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_status_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97966_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_13.html#inst_tag_97966_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97966_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_13.html#inst_tag_97972"  onclick="showContent('inst_tag_97972')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bist_err_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97972_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_13.html#inst_tag_97972_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97972_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_13.html#inst_tag_97975"  onclick="showContent('inst_tag_97975')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_ovfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97975_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_13.html#inst_tag_97975_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97975_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_14.html#inst_tag_97976"  onclick="showContent('inst_tag_97976')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_unfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97976_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_14.html#inst_tag_97976_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97976_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_14.html#inst_tag_97977"  onclick="showContent('inst_tag_97977')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_fena_rcv</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97977_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_14.html#inst_tag_97977_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97977_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_14.html#inst_tag_97978"  onclick="showContent('inst_tag_97978')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_calvl_dq_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97978_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_14.html#inst_tag_97978_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97978_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_14.html#inst_tag_97985"  onclick="showContent('inst_tag_97985')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_en_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97985_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_14.html#inst_tag_97985_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97985_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_15.html#inst_tag_97992"  onclick="showContent('inst_tag_97992')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97992_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_15.html#inst_tag_97992_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97992_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_15.html#inst_tag_97995"  onclick="showContent('inst_tag_97995')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vref_range</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97995_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_15.html#inst_tag_97995_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97995_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_16.html#inst_tag_97997"  onclick="showContent('inst_tag_97997')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_byp_reg_dlldq</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_97997_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_16.html#inst_tag_97997_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_97997_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_16.html#inst_tag_97999"  onclick="showContent('inst_tag_97999')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_cmos_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_97999_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_16.html#inst_tag_97999_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_97999_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_16.html#inst_tag_98000"  onclick="showContent('inst_tag_98000')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rtt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_98000_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_16.html#inst_tag_98000_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_98000_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_17.html#inst_tag_98008"  onclick="showContent('inst_tag_98008')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_data_byte_dis</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98008_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_17.html#inst_tag_98008_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98008_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_17.html#inst_tag_98009"  onclick="showContent('inst_tag_98009')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98009_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_17.html#inst_tag_98009_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98009_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_17.html#inst_tag_98010"  onclick="showContent('inst_tag_98010')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98010_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_17.html#inst_tag_98010_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98010_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_17.html#inst_tag_98012"  onclick="showContent('inst_tag_98012')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98012_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_17.html#inst_tag_98012_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98012_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_17.html#inst_tag_98013"  onclick="showContent('inst_tag_98013')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98013_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_17.html#inst_tag_98013_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98013_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_18.html#inst_tag_98016"  onclick="showContent('inst_tag_98016')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gt_updt</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98016_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_18.html#inst_tag_98016_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98016_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_18.html#inst_tag_98017"  onclick="showContent('inst_tag_98017')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98017_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_18.html#inst_tag_98017_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98017_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_18.html#inst_tag_98023"  onclick="showContent('inst_tag_98023')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_status_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98023_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_18.html#inst_tag_98023_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98023_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_19.html#inst_tag_98029"  onclick="showContent('inst_tag_98029')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bist_err_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98029_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_19.html#inst_tag_98029_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98029_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_19.html#inst_tag_98032"  onclick="showContent('inst_tag_98032')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_ovfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98032_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_19.html#inst_tag_98032_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98032_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_19.html#inst_tag_98033"  onclick="showContent('inst_tag_98033')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_unfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98033_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_19.html#inst_tag_98033_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98033_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_19.html#inst_tag_98034"  onclick="showContent('inst_tag_98034')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_fena_rcv</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98034_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_19.html#inst_tag_98034_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98034_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_19.html#inst_tag_98035"  onclick="showContent('inst_tag_98035')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_calvl_dq_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98035_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_19.html#inst_tag_98035_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98035_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_20.html#inst_tag_98042"  onclick="showContent('inst_tag_98042')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_en_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98042_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_20.html#inst_tag_98042_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98042_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_21.html#inst_tag_98049"  onclick="showContent('inst_tag_98049')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98049_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_21.html#inst_tag_98049_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98049_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_21.html#inst_tag_98052"  onclick="showContent('inst_tag_98052')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vref_range</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98052_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_21.html#inst_tag_98052_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98052_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_21.html#inst_tag_98054"  onclick="showContent('inst_tag_98054')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_byp_reg_dlldq</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98054_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_21.html#inst_tag_98054_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98054_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_22.html#inst_tag_98056"  onclick="showContent('inst_tag_98056')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_cmos_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98056_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_22.html#inst_tag_98056_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98056_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_22.html#inst_tag_98057"  onclick="showContent('inst_tag_98057')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rtt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98057_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_22.html#inst_tag_98057_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98057_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_22.html#inst_tag_98065"  onclick="showContent('inst_tag_98065')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_data_byte_dis</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98065_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_22.html#inst_tag_98065_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98065_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_23.html#inst_tag_98066"  onclick="showContent('inst_tag_98066')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98066_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_23.html#inst_tag_98066_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98066_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_23.html#inst_tag_98067"  onclick="showContent('inst_tag_98067')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98067_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_23.html#inst_tag_98067_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98067_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_23.html#inst_tag_98069"  onclick="showContent('inst_tag_98069')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98069_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_23.html#inst_tag_98069_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98069_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_23.html#inst_tag_98070"  onclick="showContent('inst_tag_98070')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98070_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_23.html#inst_tag_98070_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98070_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_23.html#inst_tag_98073"  onclick="showContent('inst_tag_98073')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gt_updt</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98073_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_23.html#inst_tag_98073_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98073_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_23.html#inst_tag_98074"  onclick="showContent('inst_tag_98074')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98074_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_23.html#inst_tag_98074_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98074_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_24.html#inst_tag_98080"  onclick="showContent('inst_tag_98080')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_status_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98080_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_24.html#inst_tag_98080_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98080_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_25.html#inst_tag_98086"  onclick="showContent('inst_tag_98086')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bist_err_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98086_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_25.html#inst_tag_98086_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98086_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_25.html#inst_tag_98089"  onclick="showContent('inst_tag_98089')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_ovfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98089_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_25.html#inst_tag_98089_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98089_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_25.html#inst_tag_98090"  onclick="showContent('inst_tag_98090')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_unfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98090_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_25.html#inst_tag_98090_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98090_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_25.html#inst_tag_98091"  onclick="showContent('inst_tag_98091')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_fena_rcv</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98091_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_25.html#inst_tag_98091_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98091_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_25.html#inst_tag_98092"  onclick="showContent('inst_tag_98092')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_calvl_dq_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98092_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_25.html#inst_tag_98092_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98092_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_26.html#inst_tag_98099"  onclick="showContent('inst_tag_98099')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_en_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98099_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_26.html#inst_tag_98099_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98099_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_27.html#inst_tag_98106"  onclick="showContent('inst_tag_98106')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98106_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_27.html#inst_tag_98106_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98106_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_27.html#inst_tag_98109"  onclick="showContent('inst_tag_98109')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vref_range</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98109_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_27.html#inst_tag_98109_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98109_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_27.html#inst_tag_98111"  onclick="showContent('inst_tag_98111')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_byp_reg_dlldq</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98111_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_27.html#inst_tag_98111_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98111_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_27.html#inst_tag_98113"  onclick="showContent('inst_tag_98113')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_cmos_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98113_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_27.html#inst_tag_98113_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98113_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_27.html#inst_tag_98114"  onclick="showContent('inst_tag_98114')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rtt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98114_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_27.html#inst_tag_98114_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98114_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_28.html#inst_tag_98122"  onclick="showContent('inst_tag_98122')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_data_byte_dis</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98122_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_28.html#inst_tag_98122_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98122_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_28.html#inst_tag_98123"  onclick="showContent('inst_tag_98123')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98123_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_28.html#inst_tag_98123_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98123_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_28.html#inst_tag_98124"  onclick="showContent('inst_tag_98124')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98124_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_28.html#inst_tag_98124_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98124_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_29.html#inst_tag_98126"  onclick="showContent('inst_tag_98126')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98126_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_29.html#inst_tag_98126_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98126_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_29.html#inst_tag_98127"  onclick="showContent('inst_tag_98127')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98127_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_29.html#inst_tag_98127_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98127_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_29.html#inst_tag_98130"  onclick="showContent('inst_tag_98130')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gt_updt</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98130_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_29.html#inst_tag_98130_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98130_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_29.html#inst_tag_98131"  onclick="showContent('inst_tag_98131')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98131_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_29.html#inst_tag_98131_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98131_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_30.html#inst_tag_98137"  onclick="showContent('inst_tag_98137')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_status_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98137_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_30.html#inst_tag_98137_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98137_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_30.html#inst_tag_98143"  onclick="showContent('inst_tag_98143')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bist_err_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98143_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_30.html#inst_tag_98143_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98143_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_31.html#inst_tag_98146"  onclick="showContent('inst_tag_98146')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_ovfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_31.html#inst_tag_98146_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_31.html#inst_tag_98146_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_31.html#inst_tag_98146_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_31.html#inst_tag_98147"  onclick="showContent('inst_tag_98147')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_unfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_31.html#inst_tag_98147_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_31.html#inst_tag_98147_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_31.html#inst_tag_98147_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_31.html#inst_tag_98149"  onclick="showContent('inst_tag_98149')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_1</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_31.html#inst_tag_98149_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_31.html#inst_tag_98149_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_31.html#inst_tag_98149_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_31.html#inst_tag_98153"  onclick="showContent('inst_tag_98153')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_5</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_31.html#inst_tag_98153_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_31.html#inst_tag_98153_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_31.html#inst_tag_98153_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_32.html#inst_tag_98157"  onclick="showContent('inst_tag_98157')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_9</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_32.html#inst_tag_98157_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_32.html#inst_tag_98157_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_32.html#inst_tag_98157_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_32.html#inst_tag_98161"  onclick="showContent('inst_tag_98161')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_13</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_32.html#inst_tag_98161_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_32.html#inst_tag_98161_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_32.html#inst_tag_98161_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_32.html#inst_tag_98165"  onclick="showContent('inst_tag_98165')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_17</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_32.html#inst_tag_98165_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_32.html#inst_tag_98165_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_32.html#inst_tag_98165_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_33.html#inst_tag_98169"  onclick="showContent('inst_tag_98169')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_21</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_33.html#inst_tag_98169_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_33.html#inst_tag_98169_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_33.html#inst_tag_98169_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_33.html#inst_tag_98173"  onclick="showContent('inst_tag_98173')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_25</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_33.html#inst_tag_98173_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_33.html#inst_tag_98173_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_33.html#inst_tag_98173_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_34.html#inst_tag_98177"  onclick="showContent('inst_tag_98177')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_29</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98177_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_34.html#inst_tag_98177_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98177_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_34.html#inst_tag_98181"  onclick="showContent('inst_tag_98181')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_33</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98181_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_34.html#inst_tag_98181_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98181_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_35.html#inst_tag_98189"  onclick="showContent('inst_tag_98189')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_41</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98189_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_35.html#inst_tag_98189_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98189_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_40.html#inst_tag_98237"  onclick="showContent('inst_tag_98237')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_89</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_40.html#inst_tag_98237_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_40.html#inst_tag_98237_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_40.html#inst_tag_98237_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_40.html#inst_tag_98241"  onclick="showContent('inst_tag_98241')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_93</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_40.html#inst_tag_98241_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_40.html#inst_tag_98241_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_40.html#inst_tag_98241_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_40.html#inst_tag_98245"  onclick="showContent('inst_tag_98245')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_97</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_40.html#inst_tag_98245_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_40.html#inst_tag_98245_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_40.html#inst_tag_98245_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_41.html#inst_tag_98249"  onclick="showContent('inst_tag_98249')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_101</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_41.html#inst_tag_98249_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_41.html#inst_tag_98249_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_41.html#inst_tag_98249_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_32.html#inst_tag_98158"  onclick="showContent('inst_tag_98158')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_10</a></td>
<td class="s8 cl rt"> 89.39</td>
<td class="s10 cl rt"><a href="mod690_32.html#inst_tag_98158_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_32.html#inst_tag_98158_Toggle" > 68.18</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_32.html#inst_tag_98158_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_33.html#inst_tag_98174"  onclick="showContent('inst_tag_98174')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_26</a></td>
<td class="s8 cl rt"> 89.39</td>
<td class="s10 cl rt"><a href="mod690_33.html#inst_tag_98174_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_33.html#inst_tag_98174_Toggle" > 68.18</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_33.html#inst_tag_98174_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_37.html#inst_tag_98208"  onclick="showContent('inst_tag_98208')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__rd_sync_wr_ptr_60</a></td>
<td class="s8 cl rt"> 89.39</td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98208_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_37.html#inst_tag_98208_Toggle" > 68.18</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98208_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_0.html#inst_tag_97844"  onclick="showContent('inst_tag_97844')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_chanen</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97844_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod690_0.html#inst_tag_97844_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97844_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_1.html#inst_tag_97853"  onclick="showContent('inst_tag_97853')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_freq_ratio</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod690_1.html#inst_tag_97853_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod690_1.html#inst_tag_97853_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_1.html#inst_tag_97853_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_32.html#inst_tag_98156"  onclick="showContent('inst_tag_98156')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_8</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt"><a href="mod690_32.html#inst_tag_98156_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod690_32.html#inst_tag_98156_Toggle" > 72.73</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_32.html#inst_tag_98156_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_33.html#inst_tag_98172"  onclick="showContent('inst_tag_98172')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_24</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt"><a href="mod690_33.html#inst_tag_98172_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod690_33.html#inst_tag_98172_Toggle" > 72.73</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_33.html#inst_tag_98172_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_37.html#inst_tag_98210"  onclick="showContent('inst_tag_98210')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__wr_sync_rd_ptr_62</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98210_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod690_37.html#inst_tag_98210_Toggle" > 72.73</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98210_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_31.html#inst_tag_98150"  onclick="showContent('inst_tag_98150')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_2</a></td>
<td class="s9 cl rt"> 92.42</td>
<td class="s10 cl rt"><a href="mod690_31.html#inst_tag_98150_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod690_31.html#inst_tag_98150_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_31.html#inst_tag_98150_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_31.html#inst_tag_98154"  onclick="showContent('inst_tag_98154')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_6</a></td>
<td class="s9 cl rt"> 92.42</td>
<td class="s10 cl rt"><a href="mod690_31.html#inst_tag_98154_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod690_31.html#inst_tag_98154_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_31.html#inst_tag_98154_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_32.html#inst_tag_98162"  onclick="showContent('inst_tag_98162')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_14</a></td>
<td class="s9 cl rt"> 92.42</td>
<td class="s10 cl rt"><a href="mod690_32.html#inst_tag_98162_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod690_32.html#inst_tag_98162_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_32.html#inst_tag_98162_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_33.html#inst_tag_98166"  onclick="showContent('inst_tag_98166')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_18</a></td>
<td class="s9 cl rt"> 92.42</td>
<td class="s10 cl rt"><a href="mod690_33.html#inst_tag_98166_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod690_33.html#inst_tag_98166_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_33.html#inst_tag_98166_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_33.html#inst_tag_98170"  onclick="showContent('inst_tag_98170')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_22</a></td>
<td class="s9 cl rt"> 92.42</td>
<td class="s10 cl rt"><a href="mod690_33.html#inst_tag_98170_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod690_33.html#inst_tag_98170_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_33.html#inst_tag_98170_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_36.html#inst_tag_98200"  onclick="showContent('inst_tag_98200')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__rd_sync_wr_ptr_52</a></td>
<td class="s9 cl rt"> 92.42</td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98200_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod690_36.html#inst_tag_98200_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98200_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_36.html#inst_tag_98204"  onclick="showContent('inst_tag_98204')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__rd_sync_wr_ptr_56</a></td>
<td class="s9 cl rt"> 92.42</td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98204_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod690_36.html#inst_tag_98204_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98204_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_39.html#inst_tag_98228"  onclick="showContent('inst_tag_98228')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_80</a></td>
<td class="s9 cl rt"> 92.42</td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98228_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod690_39.html#inst_tag_98228_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98228_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_41.html#inst_tag_98246"  onclick="showContent('inst_tag_98246')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_98</a></td>
<td class="s9 cl rt"> 92.42</td>
<td class="s10 cl rt"><a href="mod690_41.html#inst_tag_98246_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod690_41.html#inst_tag_98246_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_41.html#inst_tag_98246_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_2.html#inst_tag_97858"  onclick="showContent('inst_tag_97858')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_rn_calvl</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod690_2.html#inst_tag_97858_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_2.html#inst_tag_97858_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_2.html#inst_tag_97858_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_5.html#inst_tag_97889"  onclick="showContent('inst_tag_97889')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_rn_calvl</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod690_5.html#inst_tag_97889_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_5.html#inst_tag_97889_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_5.html#inst_tag_97889_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_8.html#inst_tag_97925"  onclick="showContent('inst_tag_97925')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_edge</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97925_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_8.html#inst_tag_97925_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97925_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_9.html#inst_tag_97934"  onclick="showContent('inst_tag_97934')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vref_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97934_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_9.html#inst_tag_97934_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97934_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_14.html#inst_tag_97982"  onclick="showContent('inst_tag_97982')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_edge</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97982_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_14.html#inst_tag_97982_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97982_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_15.html#inst_tag_97991"  onclick="showContent('inst_tag_97991')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vref_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97991_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_15.html#inst_tag_97991_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97991_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_20.html#inst_tag_98039"  onclick="showContent('inst_tag_98039')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_edge</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98039_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_20.html#inst_tag_98039_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98039_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_21.html#inst_tag_98048"  onclick="showContent('inst_tag_98048')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vref_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98048_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_21.html#inst_tag_98048_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98048_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_26.html#inst_tag_98096"  onclick="showContent('inst_tag_98096')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_edge</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98096_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_26.html#inst_tag_98096_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98096_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_26.html#inst_tag_98105"  onclick="showContent('inst_tag_98105')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vref_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98105_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_26.html#inst_tag_98105_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98105_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_9.html#inst_tag_97931"  onclick="showContent('inst_tag_97931')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_dly</a></td>
<td class="s9 cl rt"> 93.65</td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97931_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_9.html#inst_tag_97931_Toggle" > 80.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97931_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_15.html#inst_tag_97988"  onclick="showContent('inst_tag_97988')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_dly</a></td>
<td class="s9 cl rt"> 93.65</td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97988_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_15.html#inst_tag_97988_Toggle" > 80.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97988_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_20.html#inst_tag_98045"  onclick="showContent('inst_tag_98045')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_dly</a></td>
<td class="s9 cl rt"> 93.65</td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98045_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_20.html#inst_tag_98045_Toggle" > 80.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98045_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_26.html#inst_tag_98102"  onclick="showContent('inst_tag_98102')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_dly</a></td>
<td class="s9 cl rt"> 93.65</td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98102_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_26.html#inst_tag_98102_Toggle" > 80.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98102_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_31.html#inst_tag_98148"  onclick="showContent('inst_tag_98148')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt"><a href="mod690_31.html#inst_tag_98148_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_31.html#inst_tag_98148_Toggle" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_31.html#inst_tag_98148_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_31.html#inst_tag_98152"  onclick="showContent('inst_tag_98152')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_4</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt"><a href="mod690_31.html#inst_tag_98152_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_31.html#inst_tag_98152_Toggle" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_31.html#inst_tag_98152_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_32.html#inst_tag_98160"  onclick="showContent('inst_tag_98160')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_12</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt"><a href="mod690_32.html#inst_tag_98160_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_32.html#inst_tag_98160_Toggle" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_32.html#inst_tag_98160_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_32.html#inst_tag_98164"  onclick="showContent('inst_tag_98164')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_16</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt"><a href="mod690_32.html#inst_tag_98164_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_32.html#inst_tag_98164_Toggle" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_32.html#inst_tag_98164_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_33.html#inst_tag_98168"  onclick="showContent('inst_tag_98168')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_20</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt"><a href="mod690_33.html#inst_tag_98168_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_33.html#inst_tag_98168_Toggle" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_33.html#inst_tag_98168_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_36.html#inst_tag_98202"  onclick="showContent('inst_tag_98202')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__wr_sync_rd_ptr_54</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98202_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_36.html#inst_tag_98202_Toggle" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98202_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_37.html#inst_tag_98206"  onclick="showContent('inst_tag_98206')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__wr_sync_rd_ptr_58</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98206_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_37.html#inst_tag_98206_Toggle" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98206_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_39.html#inst_tag_98230"  onclick="showContent('inst_tag_98230')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_82</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98230_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_39.html#inst_tag_98230_Toggle" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98230_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_40.html#inst_tag_98244"  onclick="showContent('inst_tag_98244')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_96</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt"><a href="mod690_40.html#inst_tag_98244_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_40.html#inst_tag_98244_Toggle" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_40.html#inst_tag_98244_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_38.html#inst_tag_98224"  onclick="showContent('inst_tag_98224')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_76</a></td>
<td class="s9 cl rt"> 95.45</td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98224_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_38.html#inst_tag_98224_Toggle" > 86.36</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98224_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_39.html#inst_tag_98232"  onclick="showContent('inst_tag_98232')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_84</a></td>
<td class="s9 cl rt"> 95.45</td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98232_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_39.html#inst_tag_98232_Toggle" > 86.36</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98232_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_40.html#inst_tag_98242"  onclick="showContent('inst_tag_98242')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_94</a></td>
<td class="s9 cl rt"> 95.45</td>
<td class="s10 cl rt"><a href="mod690_40.html#inst_tag_98242_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_40.html#inst_tag_98242_Toggle" > 86.36</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_40.html#inst_tag_98242_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_9.html#inst_tag_97927"  onclick="showContent('inst_tag_97927')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_dly</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97927_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_9.html#inst_tag_97927_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97927_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_12.html#inst_tag_97965"  onclick="showContent('inst_tag_97965')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_set</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97965_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_12.html#inst_tag_97965_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97965_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_14.html#inst_tag_97984"  onclick="showContent('inst_tag_97984')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_dly</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97984_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_14.html#inst_tag_97984_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97984_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_18.html#inst_tag_98022"  onclick="showContent('inst_tag_98022')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_set</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98022_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_18.html#inst_tag_98022_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98022_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_20.html#inst_tag_98041"  onclick="showContent('inst_tag_98041')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_dly</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98041_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_20.html#inst_tag_98041_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98041_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_24.html#inst_tag_98079"  onclick="showContent('inst_tag_98079')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_set</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98079_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_24.html#inst_tag_98079_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98079_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_26.html#inst_tag_98098"  onclick="showContent('inst_tag_98098')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_dly</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98098_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_26.html#inst_tag_98098_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98098_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_30.html#inst_tag_98136"  onclick="showContent('inst_tag_98136')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_set</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98136_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod690_30.html#inst_tag_98136_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98136_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_31.html#inst_tag_98151"  onclick="showContent('inst_tag_98151')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_3</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod690_31.html#inst_tag_98151_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_31.html#inst_tag_98151_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_31.html#inst_tag_98151_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_31.html#inst_tag_98155"  onclick="showContent('inst_tag_98155')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_7</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod690_31.html#inst_tag_98155_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_31.html#inst_tag_98155_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_31.html#inst_tag_98155_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_32.html#inst_tag_98159"  onclick="showContent('inst_tag_98159')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_11</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod690_32.html#inst_tag_98159_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_32.html#inst_tag_98159_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_32.html#inst_tag_98159_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_32.html#inst_tag_98163"  onclick="showContent('inst_tag_98163')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_15</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod690_32.html#inst_tag_98163_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_32.html#inst_tag_98163_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_32.html#inst_tag_98163_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_33.html#inst_tag_98167"  onclick="showContent('inst_tag_98167')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_19</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod690_33.html#inst_tag_98167_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_33.html#inst_tag_98167_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_33.html#inst_tag_98167_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_33.html#inst_tag_98171"  onclick="showContent('inst_tag_98171')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_23</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod690_33.html#inst_tag_98171_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_33.html#inst_tag_98171_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_33.html#inst_tag_98171_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_33.html#inst_tag_98175"  onclick="showContent('inst_tag_98175')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_27</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod690_33.html#inst_tag_98175_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_33.html#inst_tag_98175_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_33.html#inst_tag_98175_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_34.html#inst_tag_98179"  onclick="showContent('inst_tag_98179')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_31</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98179_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_34.html#inst_tag_98179_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98179_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_34.html#inst_tag_98183"  onclick="showContent('inst_tag_98183')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_35</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98183_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_34.html#inst_tag_98183_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98183_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_35.html#inst_tag_98187"  onclick="showContent('inst_tag_98187')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_39</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98187_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_35.html#inst_tag_98187_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98187_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_35.html#inst_tag_98191"  onclick="showContent('inst_tag_98191')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_43</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98191_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_35.html#inst_tag_98191_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98191_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_36.html#inst_tag_98197"  onclick="showContent('inst_tag_98197')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_49</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98197_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_36.html#inst_tag_98197_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98197_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_40.html#inst_tag_98239"  onclick="showContent('inst_tag_98239')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_91</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod690_40.html#inst_tag_98239_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_40.html#inst_tag_98239_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_40.html#inst_tag_98239_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_40.html#inst_tag_98243"  onclick="showContent('inst_tag_98243')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_95</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod690_40.html#inst_tag_98243_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_40.html#inst_tag_98243_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_40.html#inst_tag_98243_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_41.html#inst_tag_98247"  onclick="showContent('inst_tag_98247')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_99</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod690_41.html#inst_tag_98247_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_41.html#inst_tag_98247_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_41.html#inst_tag_98247_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_41.html#inst_tag_98251"  onclick="showContent('inst_tag_98251')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_103</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod690_41.html#inst_tag_98251_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_41.html#inst_tag_98251_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_41.html#inst_tag_98251_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_39.html#inst_tag_98226"  onclick="showContent('inst_tag_98226')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_78</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98226_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_39.html#inst_tag_98226_Toggle" > 90.91</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98226_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_39.html#inst_tag_98234"  onclick="showContent('inst_tag_98234')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_86</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98234_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_39.html#inst_tag_98234_Toggle" > 90.91</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98234_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_40.html#inst_tag_98240"  onclick="showContent('inst_tag_98240')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_92</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt"><a href="mod690_40.html#inst_tag_98240_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_40.html#inst_tag_98240_Toggle" > 90.91</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_40.html#inst_tag_98240_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_34.html#inst_tag_98178"  onclick="showContent('inst_tag_98178')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_30</a></td>
<td class="s9 cl rt"> 98.48</td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98178_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_34.html#inst_tag_98178_Toggle" > 95.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98178_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_34.html#inst_tag_98182"  onclick="showContent('inst_tag_98182')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_34</a></td>
<td class="s9 cl rt"> 98.48</td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98182_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_34.html#inst_tag_98182_Toggle" > 95.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98182_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_35.html#inst_tag_98186"  onclick="showContent('inst_tag_98186')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_38</a></td>
<td class="s9 cl rt"> 98.48</td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98186_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_35.html#inst_tag_98186_Toggle" > 95.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98186_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_35.html#inst_tag_98190"  onclick="showContent('inst_tag_98190')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_42</a></td>
<td class="s9 cl rt"> 98.48</td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98190_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_35.html#inst_tag_98190_Toggle" > 95.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98190_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_35.html#inst_tag_98192"  onclick="showContent('inst_tag_98192')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_44</a></td>
<td class="s9 cl rt"> 98.48</td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98192_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_35.html#inst_tag_98192_Toggle" > 95.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98192_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_36.html#inst_tag_98196"  onclick="showContent('inst_tag_98196')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_48</a></td>
<td class="s9 cl rt"> 98.48</td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98196_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_36.html#inst_tag_98196_Toggle" > 95.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98196_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_37.html#inst_tag_98212"  onclick="showContent('inst_tag_98212')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__rd_sync_wr_ptr_64</a></td>
<td class="s9 cl rt"> 98.48</td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98212_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_37.html#inst_tag_98212_Toggle" > 95.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98212_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_38.html#inst_tag_98220"  onclick="showContent('inst_tag_98220')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_72</a></td>
<td class="s9 cl rt"> 98.48</td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98220_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_38.html#inst_tag_98220_Toggle" > 95.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98220_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_40.html#inst_tag_98238"  onclick="showContent('inst_tag_98238')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_90</a></td>
<td class="s9 cl rt"> 98.48</td>
<td class="s10 cl rt"><a href="mod690_40.html#inst_tag_98238_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_40.html#inst_tag_98238_Toggle" > 95.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_40.html#inst_tag_98238_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_41.html#inst_tag_98250"  onclick="showContent('inst_tag_98250')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_102</a></td>
<td class="s9 cl rt"> 98.48</td>
<td class="s10 cl rt"><a href="mod690_41.html#inst_tag_98250_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod690_41.html#inst_tag_98250_Toggle" > 95.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_41.html#inst_tag_98250_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_0.html#inst_tag_97836"  onclick="showContent('inst_tag_97836')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_ctl_blk.comp2phyclk</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97836_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97836_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97836_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_0.html#inst_tag_97837"  onclick="showContent('inst_tag_97837')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_clklocken</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97837_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97837_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97837_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_0.html#inst_tag_97840"  onclick="showContent('inst_tag_97840')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ddr4_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97840_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97840_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97840_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_0.html#inst_tag_97841"  onclick="showContent('inst_tag_97841')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ddr3_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97841_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97841_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97841_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_0.html#inst_tag_97842"  onclick="showContent('inst_tag_97842')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dual_rank</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97842_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97842_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97842_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_0.html#inst_tag_97845"  onclick="showContent('inst_tag_97845')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ranken</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97845_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97845_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_0.html#inst_tag_97845_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_1.html#inst_tag_97854"  onclick="showContent('inst_tag_97854')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_clklock</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_1.html#inst_tag_97854_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_1.html#inst_tag_97854_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_1.html#inst_tag_97854_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_2.html#inst_tag_97857"  onclick="showContent('inst_tag_97857')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_srst</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_2.html#inst_tag_97857_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_2.html#inst_tag_97857_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_2.html#inst_tag_97857_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_3.html#inst_tag_97870"  onclick="showContent('inst_tag_97870')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97870_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97870_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97870_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_3.html#inst_tag_97871"  onclick="showContent('inst_tag_97871')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97871_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97871_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97871_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_3.html#inst_tag_97872"  onclick="showContent('inst_tag_97872')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97872_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97872_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97872_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_3.html#inst_tag_97873"  onclick="showContent('inst_tag_97873')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_drvsel</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97873_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97873_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_3.html#inst_tag_97873_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_4.html#inst_tag_97876"  onclick="showContent('inst_tag_97876')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_init_complete</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_4.html#inst_tag_97876_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_4.html#inst_tag_97876_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_4.html#inst_tag_97876_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_5.html#inst_tag_97886"  onclick="showContent('inst_tag_97886')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_lock</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_5.html#inst_tag_97886_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_5.html#inst_tag_97886_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_5.html#inst_tag_97886_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_6.html#inst_tag_97901"  onclick="showContent('inst_tag_97901')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97901_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97901_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97901_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_6.html#inst_tag_97902"  onclick="showContent('inst_tag_97902')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97902_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97902_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97902_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_6.html#inst_tag_97903"  onclick="showContent('inst_tag_97903')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97903_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97903_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97903_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_6.html#inst_tag_97904"  onclick="showContent('inst_tag_97904')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_drvsel</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97904_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97904_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_6.html#inst_tag_97904_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_7.html#inst_tag_97907"  onclick="showContent('inst_tag_97907')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_init_complete</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_7.html#inst_tag_97907_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_7.html#inst_tag_97907_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_7.html#inst_tag_97907_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_8.html#inst_tag_97917"  onclick="showContent('inst_tag_97917')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_lock</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97917_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97917_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97917_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_8.html#inst_tag_97923"  onclick="showContent('inst_tag_97923')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97923_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97923_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_8.html#inst_tag_97923_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_9.html#inst_tag_97926"  onclick="showContent('inst_tag_97926')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97926_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97926_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97926_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_9.html#inst_tag_97930"  onclick="showContent('inst_tag_97930')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97930_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97930_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_9.html#inst_tag_97930_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_10.html#inst_tag_97937"  onclick="showContent('inst_tag_97937')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bypen_vref_set</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97937_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97937_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97937_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_10.html#inst_tag_97939"  onclick="showContent('inst_tag_97939')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dqsleadck</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97939_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97939_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97939_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_10.html#inst_tag_97945"  onclick="showContent('inst_tag_97945')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97945_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97945_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_10.html#inst_tag_97945_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_11.html#inst_tag_97946"  onclick="showContent('inst_tag_97946')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97946_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97946_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97946_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_11.html#inst_tag_97947"  onclick="showContent('inst_tag_97947')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97947_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97947_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97947_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_11.html#inst_tag_97948"  onclick="showContent('inst_tag_97948')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_drvsel</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97948_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97948_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97948_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_11.html#inst_tag_97949"  onclick="showContent('inst_tag_97949')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_init_complete</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97949_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97949_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97949_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_12.html#inst_tag_97958"  onclick="showContent('inst_tag_97958')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gt_dis</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97958_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97958_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97958_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_12.html#inst_tag_97961"  onclick="showContent('inst_tag_97961')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97961_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97961_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97961_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_12.html#inst_tag_97964"  onclick="showContent('inst_tag_97964')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97964_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97964_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_12.html#inst_tag_97964_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_13.html#inst_tag_97968"  onclick="showContent('inst_tag_97968')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97968_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97968_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97968_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_13.html#inst_tag_97970"  onclick="showContent('inst_tag_97970')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vt_done</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97970_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97970_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97970_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_13.html#inst_tag_97974"  onclick="showContent('inst_tag_97974')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_lock</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97974_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97974_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_13.html#inst_tag_97974_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_14.html#inst_tag_97980"  onclick="showContent('inst_tag_97980')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97980_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97980_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97980_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_14.html#inst_tag_97983"  onclick="showContent('inst_tag_97983')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97983_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97983_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_14.html#inst_tag_97983_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_15.html#inst_tag_97987"  onclick="showContent('inst_tag_97987')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97987_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97987_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97987_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_15.html#inst_tag_97994"  onclick="showContent('inst_tag_97994')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bypen_vref_set</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97994_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97994_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_15.html#inst_tag_97994_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_16.html#inst_tag_97996"  onclick="showContent('inst_tag_97996')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dqsleadck</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_97996_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_97996_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_97996_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_16.html#inst_tag_98002"  onclick="showContent('inst_tag_98002')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_98002_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_98002_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_98002_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_16.html#inst_tag_98003"  onclick="showContent('inst_tag_98003')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_98003_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_98003_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_98003_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_16.html#inst_tag_98004"  onclick="showContent('inst_tag_98004')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_98004_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_98004_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_98004_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_16.html#inst_tag_98005"  onclick="showContent('inst_tag_98005')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_drvsel</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_98005_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_98005_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_16.html#inst_tag_98005_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_17.html#inst_tag_98006"  onclick="showContent('inst_tag_98006')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_init_complete</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98006_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98006_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98006_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_17.html#inst_tag_98015"  onclick="showContent('inst_tag_98015')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gt_dis</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98015_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98015_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_17.html#inst_tag_98015_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_18.html#inst_tag_98018"  onclick="showContent('inst_tag_98018')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98018_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98018_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98018_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_18.html#inst_tag_98021"  onclick="showContent('inst_tag_98021')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98021_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98021_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98021_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_18.html#inst_tag_98025"  onclick="showContent('inst_tag_98025')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98025_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98025_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_18.html#inst_tag_98025_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_19.html#inst_tag_98027"  onclick="showContent('inst_tag_98027')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vt_done</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98027_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98027_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98027_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_19.html#inst_tag_98031"  onclick="showContent('inst_tag_98031')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_lock</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98031_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98031_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_19.html#inst_tag_98031_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_20.html#inst_tag_98037"  onclick="showContent('inst_tag_98037')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98037_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98037_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98037_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_20.html#inst_tag_98040"  onclick="showContent('inst_tag_98040')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98040_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98040_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98040_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_20.html#inst_tag_98044"  onclick="showContent('inst_tag_98044')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98044_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98044_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_20.html#inst_tag_98044_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_21.html#inst_tag_98051"  onclick="showContent('inst_tag_98051')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bypen_vref_set</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98051_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98051_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98051_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_21.html#inst_tag_98053"  onclick="showContent('inst_tag_98053')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dqsleadck</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98053_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98053_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_21.html#inst_tag_98053_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_22.html#inst_tag_98059"  onclick="showContent('inst_tag_98059')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98059_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98059_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98059_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_22.html#inst_tag_98060"  onclick="showContent('inst_tag_98060')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98060_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98060_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98060_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_22.html#inst_tag_98061"  onclick="showContent('inst_tag_98061')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98061_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98061_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98061_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_22.html#inst_tag_98062"  onclick="showContent('inst_tag_98062')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_drvsel</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98062_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98062_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98062_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_22.html#inst_tag_98063"  onclick="showContent('inst_tag_98063')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_init_complete</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98063_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98063_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_22.html#inst_tag_98063_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_23.html#inst_tag_98072"  onclick="showContent('inst_tag_98072')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gt_dis</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98072_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98072_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98072_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_23.html#inst_tag_98075"  onclick="showContent('inst_tag_98075')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98075_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98075_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_23.html#inst_tag_98075_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_24.html#inst_tag_98078"  onclick="showContent('inst_tag_98078')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98078_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98078_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98078_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_24.html#inst_tag_98082"  onclick="showContent('inst_tag_98082')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98082_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98082_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98082_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_24.html#inst_tag_98084"  onclick="showContent('inst_tag_98084')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vt_done</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98084_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98084_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_24.html#inst_tag_98084_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_25.html#inst_tag_98088"  onclick="showContent('inst_tag_98088')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_lock</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98088_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98088_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98088_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_25.html#inst_tag_98094"  onclick="showContent('inst_tag_98094')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98094_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98094_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_25.html#inst_tag_98094_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_26.html#inst_tag_98097"  onclick="showContent('inst_tag_98097')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98097_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98097_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98097_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_26.html#inst_tag_98101"  onclick="showContent('inst_tag_98101')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98101_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98101_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_26.html#inst_tag_98101_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_27.html#inst_tag_98108"  onclick="showContent('inst_tag_98108')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bypen_vref_set</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98108_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98108_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98108_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_27.html#inst_tag_98110"  onclick="showContent('inst_tag_98110')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dqsleadck</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98110_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98110_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_27.html#inst_tag_98110_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_28.html#inst_tag_98116"  onclick="showContent('inst_tag_98116')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98116_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98116_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98116_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_28.html#inst_tag_98117"  onclick="showContent('inst_tag_98117')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98117_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98117_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98117_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_28.html#inst_tag_98118"  onclick="showContent('inst_tag_98118')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98118_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98118_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98118_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_28.html#inst_tag_98119"  onclick="showContent('inst_tag_98119')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_drvsel</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98119_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98119_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98119_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_28.html#inst_tag_98120"  onclick="showContent('inst_tag_98120')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_init_complete</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98120_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98120_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_28.html#inst_tag_98120_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_29.html#inst_tag_98129"  onclick="showContent('inst_tag_98129')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gt_dis</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98129_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98129_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98129_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_29.html#inst_tag_98132"  onclick="showContent('inst_tag_98132')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98132_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98132_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98132_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_29.html#inst_tag_98135"  onclick="showContent('inst_tag_98135')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98135_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98135_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_29.html#inst_tag_98135_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_30.html#inst_tag_98139"  onclick="showContent('inst_tag_98139')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98139_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98139_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98139_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_30.html#inst_tag_98141"  onclick="showContent('inst_tag_98141')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vt_done</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98141_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98141_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98141_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_30.html#inst_tag_98145"  onclick="showContent('inst_tag_98145')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_lock</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98145_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98145_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_30.html#inst_tag_98145_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_34.html#inst_tag_98176"  onclick="showContent('inst_tag_98176')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_28</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98176_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98176_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98176_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_34.html#inst_tag_98180"  onclick="showContent('inst_tag_98180')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_32</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98180_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98180_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98180_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_34.html#inst_tag_98184"  onclick="showContent('inst_tag_98184')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_36</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98184_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98184_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98184_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_34.html#inst_tag_98185"  onclick="showContent('inst_tag_98185')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_37</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98185_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98185_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_34.html#inst_tag_98185_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_35.html#inst_tag_98188"  onclick="showContent('inst_tag_98188')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_40</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98188_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98188_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98188_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_35.html#inst_tag_98194"  onclick="showContent('inst_tag_98194')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_46</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98194_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98194_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98194_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_35.html#inst_tag_98195"  onclick="showContent('inst_tag_98195')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_47</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98195_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98195_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_35.html#inst_tag_98195_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_36.html#inst_tag_98198"  onclick="showContent('inst_tag_98198')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_50</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98198_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98198_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98198_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_36.html#inst_tag_98199"  onclick="showContent('inst_tag_98199')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_51</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98199_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98199_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98199_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_36.html#inst_tag_98203"  onclick="showContent('inst_tag_98203')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__wr_sync_rd_empty_state_55</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98203_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98203_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_36.html#inst_tag_98203_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_37.html#inst_tag_98207"  onclick="showContent('inst_tag_98207')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__wr_sync_rd_empty_state_59</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98207_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98207_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98207_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_37.html#inst_tag_98211"  onclick="showContent('inst_tag_98211')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__wr_sync_rd_empty_state_63</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98211_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98211_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98211_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_37.html#inst_tag_98214"  onclick="showContent('inst_tag_98214')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__wr_sync_rd_ptr_66</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98214_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98214_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98214_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_37.html#inst_tag_98215"  onclick="showContent('inst_tag_98215')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__wr_sync_rd_empty_state_67</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98215_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98215_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_37.html#inst_tag_98215_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_38.html#inst_tag_98219"  onclick="showContent('inst_tag_98219')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_71</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98219_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98219_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98219_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_38.html#inst_tag_98222"  onclick="showContent('inst_tag_98222')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_74</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98222_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98222_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98222_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_38.html#inst_tag_98223"  onclick="showContent('inst_tag_98223')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_75</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98223_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98223_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_38.html#inst_tag_98223_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_39.html#inst_tag_98227"  onclick="showContent('inst_tag_98227')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_79</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98227_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98227_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98227_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_39.html#inst_tag_98231"  onclick="showContent('inst_tag_98231')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_83</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98231_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98231_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98231_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_39.html#inst_tag_98235"  onclick="showContent('inst_tag_98235')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_87</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98235_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98235_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_39.html#inst_tag_98235_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_40.html#inst_tag_98236"  onclick="showContent('inst_tag_98236')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_88</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_40.html#inst_tag_98236_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_40.html#inst_tag_98236_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_40.html#inst_tag_98236_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690_41.html#inst_tag_98248"  onclick="showContent('inst_tag_98248')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_100</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_41.html#inst_tag_98248_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_41.html#inst_tag_98248_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_41.html#inst_tag_98248_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_dti_cdc_data_sync_gf'>
<a name="Line"></a>
Line Coverage for Module : <a name="450690191"></a>
<a href="mod690.html" >dti_cdc_data_sync_gf</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                          always @* begin 
55         1/1                din_src_ff = din_src;
56                          end
57                        end
58                      endgenerate
59                      
60                      always @(posedge clk_dest or negedge reset_n) begin: FIRST_STAGE_PROC
61         1/1            if (!reset_n) begin
62         1/1              ff_chain_reg0 &lt;= 0;
63         1/1              ff_chain_reg1 &lt;= 0;
64                        end
65                        else begin
66         1/1              ff_chain_reg0 &lt;= din_src_ff;
67         1/1              ff_chain_reg1 &lt;= ff_chain_reg0;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="592355757"></a>
<a href="mod690.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=30,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.25</td>
<td class="s0 cl rt">  4.76</td>
</tr></table>
<span class=inst><a href="mod690_1.html#inst_tag_97849_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outbypen_ctl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.25</td>
<td class="s0 cl rt">  4.76</td>
</tr></table>
<span class=inst><a href="mod690_1.html#inst_tag_97851_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outd_ctl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.25</td>
<td class="s0 cl rt">  4.76</td>
</tr></table>
<span class=inst><a href="mod690_2.html#inst_tag_97856_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_err_ctrl</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">126</td>
<td class="rt">6</td>
<td class="rt">4.76  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">63</td>
<td class="rt">3</td>
<td class="rt">4.76  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">63</td>
<td class="rt">3</td>
<td class="rt">4.76  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">126</td>
<td class="rt">6</td>
<td class="rt">4.76  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">63</td>
<td class="rt">3</td>
<td class="rt">4.76  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">63</td>
<td class="rt">3</td>
<td class="rt">4.76  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1996168587"></a>
<a href="mod690.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=7,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod690_2.html#inst_tag_97863_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_odt_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod690_2.html#inst_tag_97864_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_rstn_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod690_2.html#inst_tag_97865_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_actn_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod690_5.html#inst_tag_97894_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_odt_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod690_5.html#inst_tag_97895_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_rstn_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod690_6.html#inst_tag_97896_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_actn_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.55</td>
<td class="s1 cl rt"> 17.65</td>
</tr></table>
<span class=inst><a href="mod690_8.html#inst_tag_97922_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_cslvl_data</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.55</td>
<td class="s1 cl rt"> 17.65</td>
</tr></table>
<span class=inst><a href="mod690_14.html#inst_tag_97979_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_cslvl_data</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.55</td>
<td class="s1 cl rt"> 17.65</td>
</tr></table>
<span class=inst><a href="mod690_20.html#inst_tag_98036_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_cslvl_data</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.55</td>
<td class="s1 cl rt"> 17.65</td>
</tr></table>
<span class=inst><a href="mod690_25.html#inst_tag_98093_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_cslvl_data</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">34</td>
<td class="rt">10</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">34</td>
<td class="rt">10</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="209195911"></a>
<a href="mod690.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=3,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 85.19</td>
<td class="s5 cl rt"> 55.56</td>
</tr></table>
<span class=inst><a href="mod690_1.html#inst_tag_97848_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_io_mode</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_3.html#inst_tag_97873_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_6.html#inst_tag_97904_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod690_10.html#inst_tag_97944_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rtt_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_11.html#inst_tag_97948_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod690_16.html#inst_tag_98001_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rtt_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_16.html#inst_tag_98005_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod690_22.html#inst_tag_98058_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rtt_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_22.html#inst_tag_98062_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod690_27.html#inst_tag_98115_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rtt_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_28.html#inst_tag_98119_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_drvsel</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1102682249"></a>
<a href="mod690.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=5,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 84.62</td>
<td class="s5 cl rt"> 53.85</td>
</tr></table>
<span class=inst><a href="mod690_3.html#inst_tag_97875_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 84.62</td>
<td class="s5 cl rt"> 53.85</td>
</tr></table>
<span class=inst><a href="mod690_7.html#inst_tag_97906_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 84.62</td>
<td class="s5 cl rt"> 53.85</td>
</tr></table>
<span class=inst><a href="mod690_11.html#inst_tag_97950_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 84.62</td>
<td class="s5 cl rt"> 53.85</td>
</tr></table>
<span class=inst><a href="mod690_17.html#inst_tag_98007_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 84.62</td>
<td class="s5 cl rt"> 53.85</td>
</tr></table>
<span class=inst><a href="mod690_22.html#inst_tag_98064_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 84.62</td>
<td class="s5 cl rt"> 53.85</td>
</tr></table>
<span class=inst><a href="mod690_28.html#inst_tag_98121_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_limit</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">26</td>
<td class="rt">14</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">26</td>
<td class="rt">14</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="944545452"></a>
<a href="mod690.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=84,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.15</td>
<td class="s1 cl rt"> 13.45</td>
</tr></table>
<span class=inst><a href="mod690_4.html#inst_tag_97883_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_set_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.15</td>
<td class="s1 cl rt"> 13.45</td>
</tr></table>
<span class=inst><a href="mod690_4.html#inst_tag_97884_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_set_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.25</td>
<td class="s0 cl rt">  1.75</td>
</tr></table>
<span class=inst><a href="mod690_7.html#inst_tag_97914_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_set_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.25</td>
<td class="s0 cl rt">  1.75</td>
</tr></table>
<span class=inst><a href="mod690_7.html#inst_tag_97915_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_set_r1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">342</td>
<td class="rt">46</td>
<td class="rt">13.45 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">171</td>
<td class="rt">23</td>
<td class="rt">13.45 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">171</td>
<td class="rt">23</td>
<td class="rt">13.45 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">342</td>
<td class="rt">46</td>
<td class="rt">13.45 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">171</td>
<td class="rt">23</td>
<td class="rt">13.45 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">171</td>
<td class="rt">23</td>
<td class="rt">13.45 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[83:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[83:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="684290427"></a>
<a href="mod690.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=1,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_0.html#inst_tag_97836_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_ctl_blk.comp2phyclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_0.html#inst_tag_97837_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_clklocken</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_0.html#inst_tag_97838_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_lpddr4_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_0.html#inst_tag_97839_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_lpddr3_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_0.html#inst_tag_97840_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ddr4_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_0.html#inst_tag_97841_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ddr3_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_0.html#inst_tag_97842_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dual_rank</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_0.html#inst_tag_97843_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dual_chan</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_1.html#inst_tag_97846_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_1.html#inst_tag_97847_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_start</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_1.html#inst_tag_97854_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_clklock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_1.html#inst_tag_97855_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_2.html#inst_tag_97857_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_srst</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod690_2.html#inst_tag_97858_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_rn_calvl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_2.html#inst_tag_97859_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_ctrl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_3.html#inst_tag_97868_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_byp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_3.html#inst_tag_97870_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_3.html#inst_tag_97871_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_3.html#inst_tag_97872_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_3.html#inst_tag_97874_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_e_cmos</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_4.html#inst_tag_97876_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_4.html#inst_tag_97877_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_vrefen_ca</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_4.html#inst_tag_97879_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_4.html#inst_tag_97880_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_result</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_5.html#inst_tag_97886_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_5.html#inst_tag_97887_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_ovlf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_5.html#inst_tag_97888_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_unlf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod690_5.html#inst_tag_97889_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_rn_calvl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_5.html#inst_tag_97890_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_ctrl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_6.html#inst_tag_97899_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_byp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_6.html#inst_tag_97901_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_6.html#inst_tag_97902_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_6.html#inst_tag_97903_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_6.html#inst_tag_97905_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_e_cmos</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_7.html#inst_tag_97907_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_7.html#inst_tag_97908_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_vrefen_ca</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_7.html#inst_tag_97910_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_7.html#inst_tag_97911_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_result</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_8.html#inst_tag_97917_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_8.html#inst_tag_97918_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_ovlf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_8.html#inst_tag_97919_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_unlf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_8.html#inst_tag_97920_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_fena_rcv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_8.html#inst_tag_97921_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_calvl_dq_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_8.html#inst_tag_97923_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod690_8.html#inst_tag_97925_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_edge</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_9.html#inst_tag_97926_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_9.html#inst_tag_97928_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_en_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_9.html#inst_tag_97930_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod690_9.html#inst_tag_97934_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vref_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_9.html#inst_tag_97935_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_10.html#inst_tag_97937_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bypen_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_10.html#inst_tag_97938_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vref_range</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_10.html#inst_tag_97940_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_byp_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_10.html#inst_tag_97942_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_cmos_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_10.html#inst_tag_97943_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rtt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_10.html#inst_tag_97945_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_11.html#inst_tag_97946_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_11.html#inst_tag_97947_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_11.html#inst_tag_97949_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_11.html#inst_tag_97951_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_data_byte_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_11.html#inst_tag_97952_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_11.html#inst_tag_97953_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_11.html#inst_tag_97955_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_12.html#inst_tag_97956_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_12.html#inst_tag_97958_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gt_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_12.html#inst_tag_97959_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gt_updt</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_12.html#inst_tag_97960_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_13.html#inst_tag_97966_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_status_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_13.html#inst_tag_97968_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_13.html#inst_tag_97970_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vt_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_13.html#inst_tag_97972_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bist_err_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_13.html#inst_tag_97974_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_13.html#inst_tag_97975_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_ovfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_14.html#inst_tag_97976_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_unfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_14.html#inst_tag_97977_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_fena_rcv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_14.html#inst_tag_97978_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_calvl_dq_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_14.html#inst_tag_97980_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod690_14.html#inst_tag_97982_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_edge</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_14.html#inst_tag_97983_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_14.html#inst_tag_97985_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_en_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_15.html#inst_tag_97987_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod690_15.html#inst_tag_97991_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vref_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_15.html#inst_tag_97992_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_15.html#inst_tag_97994_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bypen_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_15.html#inst_tag_97995_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vref_range</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_16.html#inst_tag_97997_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_byp_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_16.html#inst_tag_97999_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_cmos_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_16.html#inst_tag_98000_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rtt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_16.html#inst_tag_98002_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_16.html#inst_tag_98003_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_16.html#inst_tag_98004_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_17.html#inst_tag_98006_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_17.html#inst_tag_98008_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_data_byte_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_17.html#inst_tag_98009_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_17.html#inst_tag_98010_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_17.html#inst_tag_98012_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_17.html#inst_tag_98013_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_17.html#inst_tag_98015_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gt_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_18.html#inst_tag_98016_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gt_updt</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_18.html#inst_tag_98017_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_18.html#inst_tag_98023_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_status_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_18.html#inst_tag_98025_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_19.html#inst_tag_98027_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vt_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_19.html#inst_tag_98029_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bist_err_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_19.html#inst_tag_98031_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_19.html#inst_tag_98032_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_ovfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_19.html#inst_tag_98033_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_unfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_19.html#inst_tag_98034_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_fena_rcv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_19.html#inst_tag_98035_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_calvl_dq_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_20.html#inst_tag_98037_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod690_20.html#inst_tag_98039_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_edge</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_20.html#inst_tag_98040_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_20.html#inst_tag_98042_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_en_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_20.html#inst_tag_98044_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod690_21.html#inst_tag_98048_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vref_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_21.html#inst_tag_98049_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_21.html#inst_tag_98051_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bypen_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_21.html#inst_tag_98052_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vref_range</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_21.html#inst_tag_98054_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_byp_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_22.html#inst_tag_98056_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_cmos_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_22.html#inst_tag_98057_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rtt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_22.html#inst_tag_98059_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_22.html#inst_tag_98060_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_22.html#inst_tag_98061_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_22.html#inst_tag_98063_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_22.html#inst_tag_98065_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_data_byte_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_23.html#inst_tag_98066_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_23.html#inst_tag_98067_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_23.html#inst_tag_98069_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_23.html#inst_tag_98070_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_23.html#inst_tag_98072_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gt_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_23.html#inst_tag_98073_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gt_updt</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_23.html#inst_tag_98074_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_24.html#inst_tag_98080_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_status_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_24.html#inst_tag_98082_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_24.html#inst_tag_98084_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vt_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_25.html#inst_tag_98086_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bist_err_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_25.html#inst_tag_98088_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_25.html#inst_tag_98089_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_ovfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_25.html#inst_tag_98090_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_unfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_25.html#inst_tag_98091_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_fena_rcv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_25.html#inst_tag_98092_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_calvl_dq_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_25.html#inst_tag_98094_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod690_26.html#inst_tag_98096_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_edge</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_26.html#inst_tag_98097_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_26.html#inst_tag_98099_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_en_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_26.html#inst_tag_98101_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod690_26.html#inst_tag_98105_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vref_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_27.html#inst_tag_98106_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_27.html#inst_tag_98108_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bypen_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_27.html#inst_tag_98109_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vref_range</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_27.html#inst_tag_98111_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_byp_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_27.html#inst_tag_98113_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_cmos_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_27.html#inst_tag_98114_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rtt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_28.html#inst_tag_98116_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_28.html#inst_tag_98117_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_28.html#inst_tag_98118_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_28.html#inst_tag_98120_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_28.html#inst_tag_98122_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_data_byte_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_28.html#inst_tag_98123_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_28.html#inst_tag_98124_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_29.html#inst_tag_98126_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_29.html#inst_tag_98127_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_29.html#inst_tag_98129_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gt_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_29.html#inst_tag_98130_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gt_updt</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_29.html#inst_tag_98131_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_30.html#inst_tag_98137_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_status_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_30.html#inst_tag_98139_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_30.html#inst_tag_98141_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vt_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_30.html#inst_tag_98143_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bist_err_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_30.html#inst_tag_98145_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_31.html#inst_tag_98146_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_ovfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_31.html#inst_tag_98147_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_unfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_31.html#inst_tag_98149_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod690_31.html#inst_tag_98151_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_3</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_31.html#inst_tag_98153_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_5</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod690_31.html#inst_tag_98155_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_7</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_32.html#inst_tag_98157_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_9</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod690_32.html#inst_tag_98159_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_11</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_32.html#inst_tag_98161_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_13</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod690_32.html#inst_tag_98163_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_15</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_32.html#inst_tag_98165_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_17</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod690_33.html#inst_tag_98167_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_19</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_33.html#inst_tag_98169_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_21</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod690_33.html#inst_tag_98171_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_23</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_33.html#inst_tag_98173_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_25</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod690_33.html#inst_tag_98175_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_27</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_34.html#inst_tag_98177_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_29</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod690_34.html#inst_tag_98179_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_31</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_34.html#inst_tag_98181_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_33</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod690_34.html#inst_tag_98183_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_35</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_34.html#inst_tag_98185_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_37</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod690_35.html#inst_tag_98187_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_39</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_35.html#inst_tag_98189_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_41</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod690_35.html#inst_tag_98191_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_43</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod690_35.html#inst_tag_98193_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_45</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_35.html#inst_tag_98195_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_47</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod690_36.html#inst_tag_98197_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_49</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_36.html#inst_tag_98199_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_51</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod690_36.html#inst_tag_98201_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__rd_sync_wr_full_state_53</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_36.html#inst_tag_98203_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__wr_sync_rd_empty_state_55</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod690_36.html#inst_tag_98205_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__rd_sync_wr_full_state_57</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_37.html#inst_tag_98207_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__wr_sync_rd_empty_state_59</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod690_37.html#inst_tag_98209_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__rd_sync_wr_full_state_61</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_37.html#inst_tag_98211_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__wr_sync_rd_empty_state_63</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod690_37.html#inst_tag_98213_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__rd_sync_wr_full_state_65</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_37.html#inst_tag_98215_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__wr_sync_rd_empty_state_67</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod690_38.html#inst_tag_98217_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_69</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_38.html#inst_tag_98219_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_71</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod690_38.html#inst_tag_98221_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_73</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_38.html#inst_tag_98223_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_75</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod690_38.html#inst_tag_98225_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_77</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_39.html#inst_tag_98227_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_79</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod690_39.html#inst_tag_98229_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_81</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_39.html#inst_tag_98231_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_83</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod690_39.html#inst_tag_98233_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_85</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_39.html#inst_tag_98235_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_87</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_40.html#inst_tag_98237_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_89</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod690_40.html#inst_tag_98239_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_91</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_40.html#inst_tag_98241_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_93</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod690_40.html#inst_tag_98243_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_95</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_40.html#inst_tag_98245_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_97</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod690_41.html#inst_tag_98247_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_99</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod690_41.html#inst_tag_98249_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_101</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod690_41.html#inst_tag_98251_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_103</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="598058230"></a>
<a href="mod690.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=6,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod690_3.html#inst_tag_97869_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_clk_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod690_4.html#inst_tag_97878_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_vrefset_ca</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod690_6.html#inst_tag_97900_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_clk_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod690_7.html#inst_tag_97909_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_vrefset_ca</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod690_8.html#inst_tag_97924_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod690_10.html#inst_tag_97936_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_byb_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod690_12.html#inst_tag_97962_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gtph_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod690_12.html#inst_tag_97963_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gtph_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod690_13.html#inst_tag_97971_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dti_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod690_14.html#inst_tag_97981_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod690_15.html#inst_tag_97993_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_byb_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod690_18.html#inst_tag_98019_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gtph_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod690_18.html#inst_tag_98020_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gtph_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod690_19.html#inst_tag_98028_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dti_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod690_20.html#inst_tag_98038_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod690_21.html#inst_tag_98050_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_byb_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod690_24.html#inst_tag_98076_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gtph_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod690_24.html#inst_tag_98077_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gtph_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod690_24.html#inst_tag_98085_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dti_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod690_25.html#inst_tag_98095_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod690_27.html#inst_tag_98107_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_byb_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod690_29.html#inst_tag_98133_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gtph_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod690_29.html#inst_tag_98134_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gtph_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod690_30.html#inst_tag_98142_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dti_vref_set</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">22</td>
<td class="rt">73.33 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">22</td>
<td class="rt">73.33 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1924263987"></a>
<a href="mod690.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=14,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.19</td>
<td class="s2 cl rt"> 22.58</td>
</tr></table>
<span class=inst><a href="mod690_2.html#inst_tag_97860_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.19</td>
<td class="s2 cl rt"> 22.58</td>
</tr></table>
<span class=inst><a href="mod690_2.html#inst_tag_97862_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cke_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.19</td>
<td class="s2 cl rt"> 22.58</td>
</tr></table>
<span class=inst><a href="mod690_4.html#inst_tag_97885_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.19</td>
<td class="s2 cl rt"> 22.58</td>
</tr></table>
<span class=inst><a href="mod690_5.html#inst_tag_97891_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.19</td>
<td class="s2 cl rt"> 22.58</td>
</tr></table>
<span class=inst><a href="mod690_5.html#inst_tag_97893_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cke_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.19</td>
<td class="s2 cl rt"> 22.58</td>
</tr></table>
<span class=inst><a href="mod690_8.html#inst_tag_97916_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_set</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">62</td>
<td class="rt">14</td>
<td class="rt">22.58 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">31</td>
<td class="rt">7</td>
<td class="rt">22.58 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">31</td>
<td class="rt">7</td>
<td class="rt">22.58 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">62</td>
<td class="rt">14</td>
<td class="rt">22.58 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">31</td>
<td class="rt">7</td>
<td class="rt">22.58 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">31</td>
<td class="rt">7</td>
<td class="rt">22.58 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="295428108"></a>
<a href="mod690.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=8,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_3.html#inst_tag_97867_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_bypc</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_6.html#inst_tag_97898_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_bypc</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_9.html#inst_tag_97929_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_dly_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_9.html#inst_tag_97932_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wdm_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_10.html#inst_tag_97941_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bypc_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_11.html#inst_tag_97954_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_12.html#inst_tag_97957_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_12.html#inst_tag_97964_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_13.html#inst_tag_97967_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_set_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.46</td>
<td class="s4 cl rt"> 47.37</td>
</tr></table>
<span class=inst><a href="mod690_13.html#inst_tag_97969_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_13.html#inst_tag_97973_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bist_err_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_15.html#inst_tag_97986_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_dly_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_15.html#inst_tag_97989_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wdm_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_16.html#inst_tag_97998_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bypc_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_17.html#inst_tag_98011_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_17.html#inst_tag_98014_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_18.html#inst_tag_98021_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_18.html#inst_tag_98024_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_set_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.46</td>
<td class="s4 cl rt"> 47.37</td>
</tr></table>
<span class=inst><a href="mod690_19.html#inst_tag_98026_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_19.html#inst_tag_98030_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bist_err_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_20.html#inst_tag_98043_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_dly_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_21.html#inst_tag_98046_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wdm_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_21.html#inst_tag_98055_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bypc_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_23.html#inst_tag_98068_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_23.html#inst_tag_98071_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_24.html#inst_tag_98078_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_24.html#inst_tag_98081_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_set_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.46</td>
<td class="s4 cl rt"> 47.37</td>
</tr></table>
<span class=inst><a href="mod690_24.html#inst_tag_98083_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_25.html#inst_tag_98087_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bist_err_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_26.html#inst_tag_98100_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_dly_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_26.html#inst_tag_98103_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wdm_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_27.html#inst_tag_98112_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bypc_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_28.html#inst_tag_98125_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_29.html#inst_tag_98128_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_29.html#inst_tag_98135_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_30.html#inst_tag_98138_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_set_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.46</td>
<td class="s4 cl rt"> 47.37</td>
</tr></table>
<span class=inst><a href="mod690_30.html#inst_tag_98140_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod690_30.html#inst_tag_98144_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bist_err_dq</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">38</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">19</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">19</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">38</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">19</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">19</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1798636453"></a>
<a href="mod690.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=133,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.75</td>
<td class="s1 cl rt"> 15.24</td>
</tr></table>
<span class=inst><a href="mod690_2.html#inst_tag_97861_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.75</td>
<td class="s1 cl rt"> 15.24</td>
</tr></table>
<span class=inst><a href="mod690_5.html#inst_tag_97892_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_dly</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">538</td>
<td class="rt">82</td>
<td class="rt">15.24 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">269</td>
<td class="rt">41</td>
<td class="rt">15.24 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">269</td>
<td class="rt">41</td>
<td class="rt">15.24 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">538</td>
<td class="rt">82</td>
<td class="rt">15.24 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">269</td>
<td class="rt">41</td>
<td class="rt">15.24 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">269</td>
<td class="rt">41</td>
<td class="rt">15.24 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[74:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[81:76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[82]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[95:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[96]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[102:97]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[109:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[116:111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[117]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[123:118]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[124]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[130:125]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[131]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[132]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[74:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[81:76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[82]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[95:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[96]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[102:97]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[109:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[116:111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[117]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[123:118]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[124]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[130:125]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[131]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[132]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1405312371"></a>
<a href="mod690.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=9,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.65</td>
<td class="s8 cl rt"> 80.95</td>
</tr></table>
<span class=inst><a href="mod690_9.html#inst_tag_97931_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.65</td>
<td class="s8 cl rt"> 80.95</td>
</tr></table>
<span class=inst><a href="mod690_15.html#inst_tag_97988_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.65</td>
<td class="s8 cl rt"> 80.95</td>
</tr></table>
<span class=inst><a href="mod690_20.html#inst_tag_98045_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.65</td>
<td class="s8 cl rt"> 80.95</td>
</tr></table>
<span class=inst><a href="mod690_26.html#inst_tag_98102_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_dly</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">42</td>
<td class="rt">34</td>
<td class="rt">80.95 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">21</td>
<td class="rt">17</td>
<td class="rt">80.95 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">21</td>
<td class="rt">17</td>
<td class="rt">80.95 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">42</td>
<td class="rt">34</td>
<td class="rt">80.95 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">21</td>
<td class="rt">17</td>
<td class="rt">80.95 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">21</td>
<td class="rt">17</td>
<td class="rt">80.95 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="231540938"></a>
<a href="mod690.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=28,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.88</td>
<td class="s1 cl rt"> 18.64</td>
</tr></table>
<span class=inst><a href="mod690_3.html#inst_tag_97866_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_ba_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.88</td>
<td class="s1 cl rt"> 18.64</td>
</tr></table>
<span class=inst><a href="mod690_6.html#inst_tag_97897_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_ba_dly</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">118</td>
<td class="rt">22</td>
<td class="rt">18.64 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">59</td>
<td class="rt">11</td>
<td class="rt">18.64 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">59</td>
<td class="rt">11</td>
<td class="rt">18.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">118</td>
<td class="rt">22</td>
<td class="rt">18.64 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">59</td>
<td class="rt">11</td>
<td class="rt">18.64 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">59</td>
<td class="rt">11</td>
<td class="rt">18.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="669962830"></a>
<a href="mod690.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=24,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.63</td>
<td class="s0 cl rt">  5.88</td>
</tr></table>
<span class=inst><a href="mod690_4.html#inst_tag_97881_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.63</td>
<td class="s0 cl rt">  5.88</td>
</tr></table>
<span class=inst><a href="mod690_7.html#inst_tag_97912_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_status</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">102</td>
<td class="rt">6</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">51</td>
<td class="rt">3</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">51</td>
<td class="rt">3</td>
<td class="rt">5.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">102</td>
<td class="rt">6</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">51</td>
<td class="rt">3</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">51</td>
<td class="rt">3</td>
<td class="rt">5.88  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1838031790"></a>
<a href="mod690.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=64,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod690_9.html#inst_tag_97927_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod690_9.html#inst_tag_97933_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wdq_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod690_12.html#inst_tag_97965_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod690_14.html#inst_tag_97984_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod690_15.html#inst_tag_97990_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wdq_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod690_18.html#inst_tag_98022_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod690_20.html#inst_tag_98041_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod690_21.html#inst_tag_98047_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wdq_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod690_24.html#inst_tag_98079_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod690_26.html#inst_tag_98098_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod690_26.html#inst_tag_98104_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wdq_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod690_30.html#inst_tag_98136_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_set</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">262</td>
<td class="rt">230</td>
<td class="rt">87.79 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">131</td>
<td class="rt">115</td>
<td class="rt">87.79 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">131</td>
<td class="rt">115</td>
<td class="rt">87.79 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">262</td>
<td class="rt">230</td>
<td class="rt">87.79 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">131</td>
<td class="rt">115</td>
<td class="rt">87.79 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">131</td>
<td class="rt">115</td>
<td class="rt">87.79 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[14:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[22:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[30:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[38:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[46:40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[54:48]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[62:56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[14:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[22:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[30:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[38:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[46:40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[54:48]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[62:56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1909936390"></a>
<a href="mod690.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=2,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod690_0.html#inst_tag_97844_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_chanen</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_0.html#inst_tag_97845_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ranken</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod690_1.html#inst_tag_97850_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outbypen_clk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod690_1.html#inst_tag_97852_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outd_clk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod690_1.html#inst_tag_97853_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_freq_ratio</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod690_4.html#inst_tag_97882_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod690_7.html#inst_tag_97913_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_10.html#inst_tag_97939_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dqsleadck</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_12.html#inst_tag_97961_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_16.html#inst_tag_97996_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dqsleadck</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_18.html#inst_tag_98018_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_21.html#inst_tag_98053_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dqsleadck</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_23.html#inst_tag_98075_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_27.html#inst_tag_98110_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dqsleadck</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_29.html#inst_tag_98132_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_status</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1491544568"></a>
<a href="mod690.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=4,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.94</td>
<td class="s8 cl rt"> 81.82</td>
</tr></table>
<span class=inst><a href="mod690_31.html#inst_tag_98148_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.42</td>
<td class="s7 cl rt"> 77.27</td>
</tr></table>
<span class=inst><a href="mod690_31.html#inst_tag_98150_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_2</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.94</td>
<td class="s8 cl rt"> 81.82</td>
</tr></table>
<span class=inst><a href="mod690_31.html#inst_tag_98152_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_4</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.42</td>
<td class="s7 cl rt"> 77.27</td>
</tr></table>
<span class=inst><a href="mod690_31.html#inst_tag_98154_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_6</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.91</td>
<td class="s7 cl rt"> 72.73</td>
</tr></table>
<span class=inst><a href="mod690_32.html#inst_tag_98156_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_8</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 89.39</td>
<td class="s6 cl rt"> 68.18</td>
</tr></table>
<span class=inst><a href="mod690_32.html#inst_tag_98158_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_10</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.94</td>
<td class="s8 cl rt"> 81.82</td>
</tr></table>
<span class=inst><a href="mod690_32.html#inst_tag_98160_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_12</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.42</td>
<td class="s7 cl rt"> 77.27</td>
</tr></table>
<span class=inst><a href="mod690_32.html#inst_tag_98162_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_14</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.94</td>
<td class="s8 cl rt"> 81.82</td>
</tr></table>
<span class=inst><a href="mod690_32.html#inst_tag_98164_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_16</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.42</td>
<td class="s7 cl rt"> 77.27</td>
</tr></table>
<span class=inst><a href="mod690_33.html#inst_tag_98166_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_18</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.94</td>
<td class="s8 cl rt"> 81.82</td>
</tr></table>
<span class=inst><a href="mod690_33.html#inst_tag_98168_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_20</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.42</td>
<td class="s7 cl rt"> 77.27</td>
</tr></table>
<span class=inst><a href="mod690_33.html#inst_tag_98170_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_22</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.91</td>
<td class="s7 cl rt"> 72.73</td>
</tr></table>
<span class=inst><a href="mod690_33.html#inst_tag_98172_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_24</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 89.39</td>
<td class="s6 cl rt"> 68.18</td>
</tr></table>
<span class=inst><a href="mod690_33.html#inst_tag_98174_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_26</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_34.html#inst_tag_98176_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_28</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.48</td>
<td class="s9 cl rt"> 95.45</td>
</tr></table>
<span class=inst><a href="mod690_34.html#inst_tag_98178_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_30</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_34.html#inst_tag_98180_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_32</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.48</td>
<td class="s9 cl rt"> 95.45</td>
</tr></table>
<span class=inst><a href="mod690_34.html#inst_tag_98182_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_34</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_34.html#inst_tag_98184_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_36</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.48</td>
<td class="s9 cl rt"> 95.45</td>
</tr></table>
<span class=inst><a href="mod690_35.html#inst_tag_98186_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_38</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_35.html#inst_tag_98188_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_40</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.48</td>
<td class="s9 cl rt"> 95.45</td>
</tr></table>
<span class=inst><a href="mod690_35.html#inst_tag_98190_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_42</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.48</td>
<td class="s9 cl rt"> 95.45</td>
</tr></table>
<span class=inst><a href="mod690_35.html#inst_tag_98192_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_44</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_35.html#inst_tag_98194_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_46</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.48</td>
<td class="s9 cl rt"> 95.45</td>
</tr></table>
<span class=inst><a href="mod690_36.html#inst_tag_98196_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_48</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_36.html#inst_tag_98198_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_50</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.42</td>
<td class="s7 cl rt"> 77.27</td>
</tr></table>
<span class=inst><a href="mod690_36.html#inst_tag_98200_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__rd_sync_wr_ptr_52</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.94</td>
<td class="s8 cl rt"> 81.82</td>
</tr></table>
<span class=inst><a href="mod690_36.html#inst_tag_98202_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__wr_sync_rd_ptr_54</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.42</td>
<td class="s7 cl rt"> 77.27</td>
</tr></table>
<span class=inst><a href="mod690_36.html#inst_tag_98204_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__rd_sync_wr_ptr_56</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.94</td>
<td class="s8 cl rt"> 81.82</td>
</tr></table>
<span class=inst><a href="mod690_37.html#inst_tag_98206_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__wr_sync_rd_ptr_58</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 89.39</td>
<td class="s6 cl rt"> 68.18</td>
</tr></table>
<span class=inst><a href="mod690_37.html#inst_tag_98208_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__rd_sync_wr_ptr_60</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.91</td>
<td class="s7 cl rt"> 72.73</td>
</tr></table>
<span class=inst><a href="mod690_37.html#inst_tag_98210_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__wr_sync_rd_ptr_62</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.48</td>
<td class="s9 cl rt"> 95.45</td>
</tr></table>
<span class=inst><a href="mod690_37.html#inst_tag_98212_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__rd_sync_wr_ptr_64</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_37.html#inst_tag_98214_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__wr_sync_rd_ptr_66</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.27</td>
<td class="s3 cl rt"> 31.82</td>
</tr></table>
<span class=inst><a href="mod690_38.html#inst_tag_98216_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_68</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.79</td>
<td class="s3 cl rt"> 36.36</td>
</tr></table>
<span class=inst><a href="mod690_38.html#inst_tag_98218_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_70</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.48</td>
<td class="s9 cl rt"> 95.45</td>
</tr></table>
<span class=inst><a href="mod690_38.html#inst_tag_98220_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_72</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_38.html#inst_tag_98222_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_74</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.45</td>
<td class="s8 cl rt"> 86.36</td>
</tr></table>
<span class=inst><a href="mod690_38.html#inst_tag_98224_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_76</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.97</td>
<td class="s9 cl rt"> 90.91</td>
</tr></table>
<span class=inst><a href="mod690_39.html#inst_tag_98226_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_78</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.42</td>
<td class="s7 cl rt"> 77.27</td>
</tr></table>
<span class=inst><a href="mod690_39.html#inst_tag_98228_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_80</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.94</td>
<td class="s8 cl rt"> 81.82</td>
</tr></table>
<span class=inst><a href="mod690_39.html#inst_tag_98230_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_82</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.45</td>
<td class="s8 cl rt"> 86.36</td>
</tr></table>
<span class=inst><a href="mod690_39.html#inst_tag_98232_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_84</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.97</td>
<td class="s9 cl rt"> 90.91</td>
</tr></table>
<span class=inst><a href="mod690_39.html#inst_tag_98234_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_86</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_40.html#inst_tag_98236_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_88</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.48</td>
<td class="s9 cl rt"> 95.45</td>
</tr></table>
<span class=inst><a href="mod690_40.html#inst_tag_98238_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_90</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.97</td>
<td class="s9 cl rt"> 90.91</td>
</tr></table>
<span class=inst><a href="mod690_40.html#inst_tag_98240_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_92</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.45</td>
<td class="s8 cl rt"> 86.36</td>
</tr></table>
<span class=inst><a href="mod690_40.html#inst_tag_98242_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_94</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.94</td>
<td class="s8 cl rt"> 81.82</td>
</tr></table>
<span class=inst><a href="mod690_40.html#inst_tag_98244_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_96</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.42</td>
<td class="s7 cl rt"> 77.27</td>
</tr></table>
<span class=inst><a href="mod690_41.html#inst_tag_98246_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_98</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod690_41.html#inst_tag_98248_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_100</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.48</td>
<td class="s9 cl rt"> 95.45</td>
</tr></table>
<span class=inst><a href="mod690_41.html#inst_tag_98250_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_102</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="450690191"></a>
<a href="mod690.html" >dti_cdc_data_sync_gf</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61           if (!reset_n) begin
             <font color = "green">-1-</font>  
62             ff_chain_reg0 <= 0;
           <font color = "green">    ==></font>
63             ff_chain_reg1 <= 0;
64           end
65           else begin
66             ff_chain_reg0 <= din_src_ff;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
